#INFO-MSG==>   Setting log file  : ./logs/post_route.log
#INFO-MSG==>    ALL post_route substeps :  dont_use tool_constraints cmax_interpolate route_options  route_options_drc antenna_rules remove_pg_hookup incr_route_opt insert_antenna_diodes_on_input tie_high incr_eco_detail_route opportunistic_local_fiducial_place incr_create_clock_shield add_filler_cells_d04 derive_pg add_pg_hookup incr_detailroute verify_zrt_route derive_pg check_route change_names 
#INFO-MSG==>    Current MW lib  : fdkex_51074_LIB
#INFO-MSG==>    Completed substeps : 
#INFO-MSG==>    Remaining substeps :  dont_use tool_constraints cmax_interpolate route_options  route_options_drc antenna_rules remove_pg_hookup incr_route_opt insert_antenna_diodes_on_input tie_high incr_eco_detail_route opportunistic_local_fiducial_place incr_create_clock_shield add_filler_cells_d04 derive_pg add_pg_hookup incr_detailroute verify_zrt_route derive_pg check_route change_names  
#INFO-MSG==>  Executing substep dont_use
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/common/dot3/d04/dont_use.tcl : START Tue Mar 31 04:58:56 MST 2015
#INFO-MSG==>  Setting APR dont_use cells
#INFO-MSG==>  Setting dont_use on seleted cells based on dont_use_default the ASIC flow
#INFO-MSG==>  Setting dont_use on vcc
   because SPECIAL: voltage pins
#INFO-MSG==>  Setting dont_use on vss
   because SPECIAL: voltage pins
#INFO-MSG==>  Setting dont_use on d04bfn00*ua5
   because HIGH_COST: Buffer count increases and synthesis uses only this drive strength if allowed
#INFO-MSG==>  Setting dont_use on d04bfn00?n0b3
   because SPECIAL:b3 and b4 were pruned to maintain cell P/N timing, area, totalZ across the family
#INFO-MSG==>  Setting dont_use on d04bfn00?n0b4
   because SPECIAL:b3 and b4 were pruned to maintain cell P/N timing, area, totalZ across the family
#INFO-MSG==>  Setting dont_use on d04hgy*
   because SPECIAL:Synchronizers and Metastable Hardened DFFs
#INFO-MSG==>  Setting dont_use on d04hhy*
   because  SPECIAL:Synchronizer Cell
#INFO-MSG==>  Setting dont_use on d04nob03wn0c0
   because  Incorrect transition value is library
#INFO-MSG==>  Setting dont_use on d04bbf*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bca*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bco*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bfy*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bin*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bly*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bmb*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bna*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bno*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bth*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bxo*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bdc*
   because FILL_ONLY:Functional bonus cells
#INFO-MSG==>  Setting dont_use on d04bgn*
   because FILL_ONLY:Functional bonus cells
#INFO-MSG==>  Setting dont_use on d04bfn00?nua5
   because LOW_DRIVE CELL
#INFO-MSG==>  Setting dont_use on d04ann04?n0a5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04ann04?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04ann04?n0b5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04con01?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04nab03?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04nan02?n0a5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04nan02?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04nan03?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04nan04?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04non02?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04non03?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04non04?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04orn03?n0a5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04orn04?n0a5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04orn04?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04orn04?n0b5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04bfn1*
   because ROUTE_ONLY:Min delay buffers/inverters.  Used during hold fixing
#INFO-MSG==>  Setting dont_use on d04inn12*
   because ROUTE_ONLY:Min delay buffers/inverters.  Used during hold fixing
#INFO-MSG==>  Setting dont_use on d04gbf*
   because CTS_ONLY:Clock buffers and inverters.  Used during CTS
#INFO-MSG==>  Setting dont_use on d04gin*
   because CTS_ONLY:Clock buffers and inverters.  Used during CTS
#INFO-MSG==>  Setting dont_use on d04gan*
   because RTL_ONLY:RTL instantition required. Clock logical cells
#INFO-MSG==>  Setting dont_use on d04gna*
   because RTL_ONLY:RTL instantition required. Clock logical cells
#INFO-MSG==>  Setting dont_use on d04gno*
   because RTL_ONLY:RTL instantition required. Clock logical cells
#INFO-MSG==>  Setting dont_use on d04gor*
   because RTL_ONLY:RTL instantition required. Clock logical cells
#INFO-MSG==>  Setting dont_use on d04gmx22*
   because RTL_ONLY:RTL instantition required. Clock logical cells
#INFO-MSG==>  Setting dont_use on d04cdc03*
   because RTL_ONLY:RTL instantition required. Clock divider.
#INFO-MSG==>  Setting dont_use on d04cgc00*
   because CTS_ONLY:Gated clock buffers.  CTS uses cgc01
#INFO-MSG==>  Setting dont_use on d04cgc02*
   because CTS_ONLY:Gated clock buffers.  CTS uses cgc01
#INFO-MSG==>  Setting dont_use on d04cgc03*
   because CTS_ONLY:Gated clock buffers.  CTS uses cgc01
#INFO-MSG==>  Setting dont_use on d04cgm22*
   because CTS_ONLY:Gated clock buffers.  CTS uses cgc01
#INFO-MSG==>  Setting dont_use on d04frt03?d0k0
   because Retention flop : incorrect embedded well tap causes DRC violation 
#INFO-MSG==>  Setting dont_use on d04f2*
   because HIGH_COST:Multi Bit Flop: Need special flow to use it. 
#INFO-MSG==>  Setting dont_use on d04f4*
   because HIGH_COST:Multi Bit Flop: Need special flow to use it. 
#INFO-MSG==>  Setting dont_use on d04qct01*
   because SPECIAL:Inconsitent direction of lib pins b/w logical and physical library
#INFO-MSG==>  Setting dont_use on d04qct00*
   because SPECIAL:Inconsitent direction of lib pins b/w logical and physical library
#INFO-MSG==>  Setting dont_use on d04cab13?d0b5
   because HIGH_COST:Have implant layers missing, and cause drcd NV*_UV* violations
#INFO-MSG==>  Setting dont_use on d04cab13?d0c5
   because HIGH_COST:Have implant layers missing, and cause drcd NV*_UV* violations
#INFO-MSG==>  Setting dont_use on d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0
   because SPECIAL: Cells with max_capacitance=0 in the lib file
==>INFORMATION: P_source_if_exists: dont_use.tcl : END Tue Mar 31 04:58:57 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:02 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:01 hrs : MEMORY : 4540560 KB
#INFO-MSG==>  Time to run substep dont_use in (hh:mm:ss) : 00:00:02 hrs
#INFO-MSG==>  Executing substep tool_constraints
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/tool_constraints.tcl : START Tue Mar 31 04:58:58 MST 2015
#INFO-MSG==>  Setting min_routing_layer: m0
#INFO-MSG==>  Setting max_routing_layer: m8
#INFO-MSG==>  Setting rc_ignore_layer:   m0 tm1
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
#INFO-MSG==>  Setting Delay Calculation as follows :
 Pre-route : Elmore
 Routed Clock : Arnoldi
 Post-route : Arnoldi
==>INFORMATION: P_source_if_exists: tool_constraints.tcl : END Tue Mar 31 04:58:59 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:01 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:01 hrs : MEMORY : 4540560 KB
#INFO-MSG==>  Time to run substep tool_constraints in (hh:mm:ss) : 00:00:02 hrs
#INFO-MSG==>  Executing substep cmax_interpolate
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/cmax_interpolate.tcl : START Tue Mar 31 04:58:59 MST 2015
#INFO-MSG==>  Reading Max-Cap LUT file - /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/erc/stdcell73_3x1r6u1_d04_rv_allfreq.csv
#INFO-MSG==>  Applying frequency based max-capacitance values...
#WARNING-MSG==>  Lib pin d04ani02xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xd0b7/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xd0c5/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xd0d3/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xd0f7/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xd0h7/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0b3/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0b4/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0b6/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0e0/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0e3/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04ann03xd0d3/o could not be found
#WARNING-MSG==>  Lib pin d04ann03xd0f7/o could not be found
#WARNING-MSG==>  Lib pin d04ann03xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04ann03xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04ann03xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04ann03xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04ann03xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04ann03xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xd0b7/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xd0c5/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xd0d7/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xd0f7/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xd0b3/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xd0c5/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xd0d3/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xd0f7/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xd0i0/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xd0b3/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xd0c5/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xd0d3/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xd0f7/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xd0i0/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xd0b3/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xd0c3/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xd0d5/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xd0f5/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04bbf00xn1b0/o could not be found
#WARNING-MSG==>  Lib pin d04bbf00xn1d0/o could not be found
#WARNING-MSG==>  Lib pin d04bbf00xn1g0/o could not be found
#WARNING-MSG==>  Lib pin d04bbf12xn1b0/o could not be found
#WARNING-MSG==>  Lib pin d04bbf13xn1b0/o could not be found
#WARNING-MSG==>  Lib pin d04bca03xn1b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bco03xn1b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0b3/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0b4/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0c5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0c7/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0i0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0o0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0b3/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0b4/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0c5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0d5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0e0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0e3/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn11xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn11xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn11xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn11xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn12xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn12xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn12xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn12xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn13xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn13xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn13xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn13xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04bfy0fxd1b0/o could not be found
#WARNING-MSG==>  Lib pin d04bfy0fxn1b0/o could not be found
#WARNING-MSG==>  Lib pin d04bin00xn1b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bin00xn1e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bin00xn1g0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bly0fxn1b0/o could not be found
#WARNING-MSG==>  Lib pin d04bmb22xn1b0/o could not be found
#WARNING-MSG==>  Lib pin d04bmb22xn1d0/o could not be found
#WARNING-MSG==>  Lib pin d04bna02xn1b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bna02xn1c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bna03xn1b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bno02xn1b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bno02xn1c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bno03xn1b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bxo02xn1b0/out could not be found
#WARNING-MSG==>  Lib pin d04bxo02xn1d0/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xd0b5/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xd0d3/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xd0d7/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xd0i5/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xd0b5/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xd0c5/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xd0d3/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xd0i5/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04cak01xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xd0c5/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xd0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak02xd0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak02xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak02xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak02xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak02xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak02xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak02xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak02xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak03xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xd0b3/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xd0b4/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xd0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xd0c5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xd0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0a5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0b3/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0b4/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0e3/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can07xd0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can07xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04can07xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04can07xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can07xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can07xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can07xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can07xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xd0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xd0c5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cdc03xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cdc03xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cdc03xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cdc23xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc02xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc02xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc02xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc02xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc02xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0d0/so could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0e0/so could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0f0/so could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0g0/so could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0h0/so could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cob11xd0c0/out could not be found
#WARNING-MSG==>  Lib pin d04cob11xd0c7/out could not be found
#WARNING-MSG==>  Lib pin d04cob11xd0d7/out could not be found
#WARNING-MSG==>  Lib pin d04cob11xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04cob11xd0i5/out could not be found
#WARNING-MSG==>  Lib pin d04cob11xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04cob11xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04cob11xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04cob11xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xd0b5/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xd0d0/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xd0d7/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xd0i5/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04con01xd0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xd0c3/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xd0c5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xd0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con02xd0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con02xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con02xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con02xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con02xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con02xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con02xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con02xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xd0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xd0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con04xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con04xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con04xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con04xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con04xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con04xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con04xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con04xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xd0b3/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04dly00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04f2n00ld0a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00ld0b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00ld0b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00ld0c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00nd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00nd0b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00nd0b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00nd0c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00wd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00wd0b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00wd0b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00wd0c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00yd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00yd0b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00yd0b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00yd0c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00ld6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00ld6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00ld6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00ld6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00nd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00nd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00nd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00nd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00wd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00wd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00wd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00wd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00yd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00yd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00yd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00yd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03ld6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03ld6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03ld6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03ld6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03nd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03nd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03nd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03nd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03wd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03wd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03wd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03wd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03yd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03yd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03yd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03yd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00ld0a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00ld0b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00ld0b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00ld0c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00nd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00nd0b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00nd0b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00nd0c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00wd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00wd0b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00wd0b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00wd0c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00yd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00yd0b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00yd0b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00yd0c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00ld6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00ld6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00ld6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00ld6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00ld8a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00ld8b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00nd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00nd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00nd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00nd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00nd8a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00nd8b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00wd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00wd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00wd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00wd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00wd8a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00wd8b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00yd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00yd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00yd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00yd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00yd8a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00yd8b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03ld6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03ld6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03ld6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03ld6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03nd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03nd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03nd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03nd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03wd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03wd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03wd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03wd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03yd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03yd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03yd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03yd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04fkn00xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fkn00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn00xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04fkn00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn00xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn00xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn00xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn10xd0a5/o1 could not be found
#WARNING-MSG==>  Lib pin d04fkn10xd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04fkn10xd0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04fkn10xd0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04fkn10xd0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04fkn10xd0g0/o1 could not be found
#WARNING-MSG==>  Lib pin d04fkn40xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fkn40xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn40xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04fkn40xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn40xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn40xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn80xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fkn80xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn80xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn80xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn80xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fky00xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fky00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fky00xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04fky00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fky00xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fky00xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fky00xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04frn00xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04frn00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04frn00xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04frn00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04frn00xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04frn00xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04frn00xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04frn03xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04frn03xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04frn03xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04frn03xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04frn03xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04frn03xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04frn03xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04frn0cxd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04frn0cxd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04frn0cxd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04frn0cxd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04frn0cxd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04frn43xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04frn43xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04frn43xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04frn43xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04frn43xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0a5/so could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0b0/so could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0b5/so could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0c0/so could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0e0/so could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0g0/so could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0k0/so could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0a5/so could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0b0/so could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0b5/so could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0c0/so could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0e0/so could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0g0/so could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0k0/so could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0a5/so could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0b0/so could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0c0/so could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0e0/so could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0g0/so could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0a5/so could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0b0/so could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0c0/so could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0e0/so could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0g0/so could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn03xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fyn03xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn03xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04fyn03xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn03xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn03xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn03xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0cxd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0cxd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0cxd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0cxd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0cxd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0fxd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0fxd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0fxd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0fxd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0fxd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn43xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fyn43xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn43xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn43xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn43xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn8fxd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fyn8fxd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn8fxd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn8fxd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn8fxd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fyy03xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fyy03xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fyy03xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04fyy03xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fyy03xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fyy03xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fyy03xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0b5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0c5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0d5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0f5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0g5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0h5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0i5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0j5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0k5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0b5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0c5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0d5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0f5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0g5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0h5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0i5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0j5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0k5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0b5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0c5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0d5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0f5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0g5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0h5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0i5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0j5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0k5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0b5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0c5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0d5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0f5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0g5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0h5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0i5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0j5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0k5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0b5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0c5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0d5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0f5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0g5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0h5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0i5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0j5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0k5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0b5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0c5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0d5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0f5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0g5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0h5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0i5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0j5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0k5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0b5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0c5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0d5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0f5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0g5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0h5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0i5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0j5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0k5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0b5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0c5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0d5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0f5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0g5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0h5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0i5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0j5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0k5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gor00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gor00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gor00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gor00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gor00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gor00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gor00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gor00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04hgy20xd0b0/so could not be found
#WARNING-MSG==>  Lib pin d04hgy20xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04hgy20xd0c0/so could not be found
#WARNING-MSG==>  Lib pin d04hgy20xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04hgy23xd0b0/so could not be found
#WARNING-MSG==>  Lib pin d04hgy23xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04hgy23xd0c0/so could not be found
#WARNING-MSG==>  Lib pin d04hgy23xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04hgy2cxd0b0/so could not be found
#WARNING-MSG==>  Lib pin d04hgy2cxd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04hgy2cxd0c0/so could not be found
#WARNING-MSG==>  Lib pin d04hgy2cxd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04inn00xd0b3/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xd0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xd0c5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xd0f7/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xd0i0/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xd0o7/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xd0q0/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0a5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0b3/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0c5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0e3/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0h5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn12xn0a5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn12xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn12xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn12xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xd0b3/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xd0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xd0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xd0n5/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04lbn10xd0a5/o1 could not be found
#WARNING-MSG==>  Lib pin d04lbn10xd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04lbn10xd0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04lbn10xd0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04lbn10xd0g0/o1 could not be found
#WARNING-MSG==>  Lib pin d04ltd10ld0a5/q could not be found
#WARNING-MSG==>  Lib pin d04ltd10nd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04ltd10wd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04ltd10xd0a5/o2 could not be found
#WARNING-MSG==>  Lib pin d04ltd10xd0a5/o1 could not be found
#WARNING-MSG==>  Lib pin d04ltd10xd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04ltd10yd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04ltn00xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04ltn80xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04ltn80xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn80xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn80xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn80xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04lyn03xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04lyn03xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04lyn03xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04lyn03xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04lyn0fxd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04lyn0fxd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04lyn0fxd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04lyn0fxd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04mbi24xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04mbi24xn0a5/o1 could not be found
#WARNING-MSG==>  Lib pin d04mbi24xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04mbi24xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04mbi24xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04mbi24xn0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04mbn22xd0c7/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xd0f7/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xd0i0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0b3/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0b4/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0b7/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0e0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0e3/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn23xd0c7/o could not be found
#WARNING-MSG==>  Lib pin d04mbn23xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04mbn23xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn23xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04mbn23xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn23xn0e0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn24xd0d5/o could not be found
#WARNING-MSG==>  Lib pin d04mbn24xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn24xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04mbn24xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn24xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04mbn24xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn24xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn24xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04mkn22xd0c7/out could not be found
#WARNING-MSG==>  Lib pin d04mkn22xd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04mkn22xd0e5/out could not be found
#WARNING-MSG==>  Lib pin d04mkn22xn0a5/out could not be found
#WARNING-MSG==>  Lib pin d04mkn22xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04mkn22xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04mkn22xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04mkn22xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04mkn22xn0e0/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xd0d3/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xd0g0/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xd0i0/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xd0d7/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xd0i5/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xd0k5/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04nak23xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak23xd0f7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak23xd0i0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak23xd0j5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak23xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak23xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak24xd0d3/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak24xd0f7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak24xd0i0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak24xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak24xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak24xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0b6/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0c3/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0g0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0h0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0i0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xn0a5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xn0b6/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xn0d5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xd0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xd0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xd0k0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xd0k5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xn0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xn0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0i0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xn0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xn0e5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nob02xd0d3/out could not be found
#WARNING-MSG==>  Lib pin d04nob02xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04nob02xd0g0/out could not be found
#WARNING-MSG==>  Lib pin d04nob02xd0i0/out could not be found
#WARNING-MSG==>  Lib pin d04nob02xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04nob02xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04nob02xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04nob02xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04nob02xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04nob03xd0e0/out could not be found
#WARNING-MSG==>  Lib pin d04nob03xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04nob03xd0k5/out could not be found
#WARNING-MSG==>  Lib pin d04nob03xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04nob03xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04nob03xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04nob03xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04nob03xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04nok23xd0d5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nok23xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nok23xd0j5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nok23xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nok23xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0c5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0f7/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0g0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0h5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0i0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0b3/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0c5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0d5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0e5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0g0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0k0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0k5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xn0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xd0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xn0d5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xn0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xn0g0/o1 could not be found
#WARNING-MSG==>  Lib pin d04oan01xd0c7/o could not be found
#WARNING-MSG==>  Lib pin d04oan01xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04oan01xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04oan01xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04oan01xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04oan01xn0e0/o could not be found
#WARNING-MSG==>  Lib pin d04ori02xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xd0c3/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xd0c5/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xd0d5/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xd0f7/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xd0i0/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xd0c7/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xd0f7/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xd0i0/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04orn04xd0d7/o could not be found
#WARNING-MSG==>  Lib pin d04orn04xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04orn04xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04orn04xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04orn04xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04orn04xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04orn04xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04orn04xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8a5/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8a5/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8b0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8b0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8c0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8c0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8d0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8d0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8e0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8e0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8a5/carryb could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8a5/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8b0/carryb could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8b0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8c0/carryb could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8c0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8d0/carryb could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8d0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8e0/carryb could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8e0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8a5/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8a5/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8b0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8b0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8b5/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8b5/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8c0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8c0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8d0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8d0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8e0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8e0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8g0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8g0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8k0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8k0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0a5/carry could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0a5/sum could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0b0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0b0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0b3/carry could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0b3/sum could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0c0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0c0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0d0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0d0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0f0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0f0/sum could not be found
#WARNING-MSG==>  Lib pin d04sca00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04sca00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04sca00xd0d0/o could not be found
#WARNING-MSG==>  Lib pin d04sca00xd0f0/o could not be found
#WARNING-MSG==>  Lib pin d04sca00xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sco00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04sco00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04sco00xd0d0/o could not be found
#WARNING-MSG==>  Lib pin d04sco00xd0f0/o could not be found
#WARNING-MSG==>  Lib pin d04sco00xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04slcd2nd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04slcd2yd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04slcd5nd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04slcd5yd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04slcn2nd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04slcn2yd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04slcn5nd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04slcn5yd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04slgd2ld0c0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd2ld0f0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd2ld0k0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd2nd0c0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd2nd0f0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd2nd0k0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd2yd0c0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd2yd0f0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd2yd0k0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5ld0c0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5ld0f0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5ld0k0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5nd0c0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5nd0f0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5nd0k0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5yd0c0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5yd0f0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5yd0k0/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2ld0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2ld0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2nd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2nd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2wd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2wd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2xd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2yd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2yd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5ld0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5ld0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5nd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5nd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5wd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5wd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5xd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5yd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5yd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04sva00ld0b0/o could not be found
#WARNING-MSG==>  Lib pin d04sva00nd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04sva00wd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04sva00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04sva00yd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04svb00ld0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04svb00nd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04svb00wd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04svb00xd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04svb00yd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04svc00ld0c0/o could not be found
#WARNING-MSG==>  Lib pin d04svc00nd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04svc00wd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04svc00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04svc00yd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04svo00ld0b0/o could not be found
#WARNING-MSG==>  Lib pin d04svo00nd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04svo00wd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04svo00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04svo00yd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04swa00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04swa00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04swa00xd0d0/o could not be found
#WARNING-MSG==>  Lib pin d04swa00xd0f0/o could not be found
#WARNING-MSG==>  Lib pin d04swa00xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04swb00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04swb00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04swb00xd0d0/o could not be found
#WARNING-MSG==>  Lib pin d04swb00xd0f0/o could not be found
#WARNING-MSG==>  Lib pin d04swb00xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04swb00xd0l0/o could not be found
#WARNING-MSG==>  Lib pin d04swi00xd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04swi00xd0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04swi00xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04swi00xd0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04swi00xd0h0/o1 could not be found
#WARNING-MSG==>  Lib pin d04swi00xd0l0/o1 could not be found
#WARNING-MSG==>  Lib pin d04swo00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04swo00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04swo00xd0d0/o could not be found
#WARNING-MSG==>  Lib pin d04swo00xd0f0/o could not be found
#WARNING-MSG==>  Lib pin d04swo00xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04xnb02xd0c7/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xd0f7/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xd0h0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xd0i0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0a5/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0b3/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0b4/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0b7/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0e0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0e3/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0g0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xd0c7/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xd0g3/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xn0a5/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xn0e0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xn0g0/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xd0e5/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xn0a5/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xn0e0/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xd0c7/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xd0f7/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xd0h0/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xd0i0/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0a5/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0b3/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0b4/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0b7/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0e0/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0e3/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0g0/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xd0c7/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xd0g5/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xn0a5/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xn0e0/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xn0g0/out could not be found
#WARNING-MSG==>  Lib pin d04xok04xd0c7/out could not be found
#WARNING-MSG==>  Lib pin d04xok04xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04xok04xn0a5/out could not be found
#WARNING-MSG==>  Lib pin d04xok04xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04xok04xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04xok04xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04xok04xn0e0/out could not be found
#WARNING-MSG==>  Lib pin d04xok04xn0f0/out could not be found
#INFO-MSG==>  Frequency based max-capacitance values applied successfully!
==>INFORMATION: P_source_if_exists: cmax_interpolate.tcl : END Tue Mar 31 04:59:03 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:04 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:03 hrs : MEMORY : 4540560 KB
#INFO-MSG==>  Time to run substep cmax_interpolate in (hh:mm:ss) : 00:00:04 hrs
#INFO-MSG==>  Executing substep route_options
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/route_options.tcl : START Tue Mar 31 04:59:03 MST 2015
#INFO-MSG==>  Removing dont_use attributes on hold-buffers and inverters
#INFO-MSG==>  Setting route_opt strategy
#INFO-MSG==>  Setting SI parameters
Information: Existing back annotation will be deleted.   (UID-1006)
==>INFORMATION: P_source_if_exists: route_options.tcl : END Tue Mar 31 04:59:04 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:01 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:00 hrs : MEMORY : 4540560 KB
#INFO-MSG==>  Time to run substep route_options in (hh:mm:ss) : 00:00:01 hrs
#INFO-MSG==>  Executing substep route_options_drc
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/route_options_drc.tcl : START Tue Mar 31 04:59:04 MST 2015
==>INFORMATION: P_source_if_exists: route_options_drc.tcl : END Tue Mar 31 04:59:05 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:00 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:00 hrs : MEMORY : 4540560 KB
#INFO-MSG==>  Time to run substep route_options_drc in (hh:mm:ss) : 00:00:01 hrs
#INFO-MSG==>  Executing substep antenna_rules
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/dot3/d04/antenna_rules.tcl : START Tue Mar 31 04:59:05 MST 2015
#INFO-MSG==>  Setting NAC rules prior to routing
#INFO-MSG==>  Set NAC rules before routing
==>INFORMATION: P_source_if_exists: antenna_rules.tcl : END Tue Mar 31 04:59:11 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:05 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:00 hrs : MEMORY : 4540560 KB
#INFO-MSG==>  Time to run substep antenna_rules in (hh:mm:ss) : 00:00:06 hrs
#INFO-MSG==>  Executing substep remove_pg_hookup
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/remove_pg_hookup.tcl : START Tue Mar 31 04:59:11 MST 2015
#INFO-MSG==>  
#INFO-MSG==>  Removing 276026 total power hookup vias/shapes on net vcc
#INFO-MSG==>     deleting 13865 metals
#INFO-MSG==>     deleting 6281 gcn objects
#INFO-MSG==>     deleting 15364 tcn objects
#INFO-MSG==>     deleting 80126 vcn objects
#INFO-MSG==>     deleting 80195 vias in layer v0
#INFO-MSG==>     deleting 80195 vias in layer v1
#INFO-MSG==>  
#INFO-MSG==>  Removing 157188 total power hookup vias/shapes on net vss
#INFO-MSG==>     deleting 304 metals
#INFO-MSG==>     deleting 838 gcn objects
#INFO-MSG==>     deleting 42478 vcn objects
#INFO-MSG==>     deleting 56784 vias in layer v0
#INFO-MSG==>     deleting 56784 vias in layer v1
#INFO-MSG==>  
#INFO-MSG==>   Completed stdcell power hookup removal. Removed 273958 powerhookup vias and 159256 powerhookup net_shapes in 00:00:33
==>INFORMATION: P_source_if_exists: remove_pg_hookup.tcl : END Tue Mar 31 04:59:45 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:34 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:30 hrs : MEMORY : 4540560 KB
#INFO-MSG==>  Time to run substep remove_pg_hookup in (hh:mm:ss) : 00:00:34 hrs
#INFO-MSG==>  Executing substep incr_route_opt
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/incr_route_opt.tcl : START Tue Mar 31 04:59:45 MST 2015
#INFO-MSG==>  Running post route incremental optimization
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : leakage
ROPT:    Incremental                           : Yes
ROPT:    Crosstalk reduction                   : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 10 
ROPT:    Crosstalk Optimization loops          : 1 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (user_define). (ROPT-020)
Information: Running track assign with timing driven mode true (user_define). (ROPT-020)
Information: Running detail route with timing driven mode true (user_define). (ROPT-020)
Information: Running global route with crosstalk driven mode true (route_opt default). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (route_opt default). (ROPT-021)

Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fdkex'
Information: The library cell 'd04tih00lnz00' in the library 'd04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' is not characterized for internal power. (PWR-536)
Information: The library cell 'd04tih00nnz00' in the library 'd04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' is not characterized for internal power. (PWR-536)
Information: The library cell 'd04tih00wnz00' in the library 'd04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' is not characterized for internal power. (PWR-536)
Information: The library cell 'd04tih00ynz00' in the library 'd04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)




Information: The design has 2482 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ps' 
Information: Design Library and main library timing units are matched - 0.001 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer gcn. (RCEX-018)
Information: Layer m0 is ignored for resistance and capacitance computation. (RCEX-019)
Warning: Inconsistent library data found for layer m6. (RCEX-018)
Warning: Inconsistent library data found for layer m8. (RCEX-018)
Information: Layer m9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer tm1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer c4 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 4 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is exceeding threshold (over 1000 pins) and will be skipped. (RCEX-020)
Warning: Net 'check_ecc_alu0/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-10/-10. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer m0 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer m0 : 0.11 0.1 (RCEX-011)
Information: Library Derived Cap for layer m1 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m1 : 0.056 0.052 (RCEX-011)
Information: Library Derived Cap for layer m2 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m2 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m3 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m3 : 0.064 0.059 (RCEX-011)
Information: Library Derived Cap for layer m4 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m4 : 0.05 0.046 (RCEX-011)
Information: Library Derived Cap for layer m5 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m5 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m6 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m6 : 0.013 0.012 (RCEX-011)
Information: Library Derived Cap for layer m7 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m7 : 0.006 0.0055 (RCEX-011)
Information: Library Derived Cap for layer m8 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m8 : 0.001 0.00095 (RCEX-011)
Information: Library Derived Cap for layer m9 : 0.33 0.33 (RCEX-011)
Information: Library Derived Res for layer m9 : 2.9e-05 2.7e-05 (RCEX-011)
Information: Library Derived Cap for layer tm1 : 0.51 0.51 (RCEX-011)
Information: Library Derived Res for layer tm1 : 6.5e-07 5.8e-07 (RCEX-011)
Information: Library Derived Cap for layer c4 : 0.7 0.7 (RCEX-011)
Information: Library Derived Res for layer c4 : 0 0 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Horizontal Res : 0.031 0.029 (RCEX-011)
Information: Library Derived Vertical Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Vertical Res : 0.047 0.043 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.041 0.038 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.26V) above low
                                   0.35 (0.26V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Warning: Design 'fdkex' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.26V) above low
                                   0.35 (0.26V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Warning: Design 'fdkex' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Total 59102 nets in the design, 58971 nets have timing window. (TIM-180)
CRPR with SI and timing window on (iteration 1)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Automatic time-borrowing...
 
****************************************
Report : qor
Design : fdkex
Version: J-2014.09-SP1
Date   : Tue Mar 31 05:03:28 2015
****************************************


  Timing Path Group 'COMB'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:        104.05
  Critical Path Slack:        -320.71
  Critical Path Clk Period:    500.00
  Total Negative Slack:       -640.54
  No. of Violating Paths:        2.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              12.00
  Critical Path Length:        396.39
  Critical Path Slack:        -357.95
  Critical Path Clk Period:    500.00
  Total Negative Slack:   -6494406.00
  No. of Violating Paths:    33668.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:        128.00
  Critical Path Slack:        -252.96
  Critical Path Clk Period:    500.00
  Total Negative Slack:      -5199.24
  No. of Violating Paths:       92.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REG2REG'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:        453.28
  Critical Path Slack:         -89.85
  Critical Path Clk Period:    500.00
  Total Negative Slack:     -17692.38
  No. of Violating Paths:      518.00
  Worst Hold Violation:        -23.81
  Total Hold Violation:      -1015.72
  No. of Hold Violations:      278.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:        265.43
  Critical Path Slack:           5.09
  Critical Path Clk Period:    500.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:       2634
  Leaf Cell Count:              58978
  Buf/Inv Cell Count:           26814
  Buf Cell Count:               24183
  Inv Cell Count:                2631
  CT Buf/Inv Cell Count:          534
  Combinational Cell Count:     44174
  Sequential Cell Count:        14804
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    11052.850591
  Noncombinational Area: 15932.221405
  Buf/Inv Area:           6232.886765
  Total Buffer Area:          5731.74
  Total Inverter Area:         501.15
  Macro/Black Box Area:     13.406399
  Net Area:                  0.000000
  Net XLength        :      294301.47
  Net YLength        :      279444.91
  -----------------------------------
  Cell Area:             26998.478395
  Design Area:           26998.478395
  Net Length        :       573746.38


  Design Rules
  -----------------------------------
  Total Number of Nets:         59102
  Nets With Violations:           588
  Max Trans Violations:             0
  Max Cap Violations:              29
  Max Fanout Violations:          574
  -----------------------------------


  Hostname: chlr16420

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:             8785.54
  -----------------------------------------
  Overall Compile Time:             9283.68
  Overall Compile Wall Clock Time: 1427794560.00

  --------------------------------------------------------------------

  Design  WNS: 357.95  TNS: 6516523.00  Number of Violating Paths: 34236  (with Crosstalk delta delays)


  Design (Hold)  WNS: 23.81  TNS: 1015.72  Number of Violating Paths: 278  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 357.9504 TNS: 6516523.0000  Number of Violating Path: 34236
ROPT:    (HOLD) WNS: 23.8117 TNS: 1015.7194  Number of Violating Path: 278
ROPT:    Number of DRC Violating Nets: 29
ROPT:    Number of Route Violation: 214 
ROPT:    Running Xtalk Reduction             Tue Mar 31 05:03:29 2015

  Beginning Crosstalk Reduction 
  ------------------------------

ROPT:    Running Crosstalk Reduction to improve TNS             Tue Mar 31 05:03:29 2015
Too few nets violating (0) -- terminate crosstalk reduction stage.
ROPT:    Xtalk Reduction Done             Tue Mar 31 05:03:31 2015
 
****************************************
Report : qor
Design : fdkex
Version: J-2014.09-SP1
Date   : Tue Mar 31 05:03:31 2015
****************************************


  Timing Path Group 'COMB'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:        104.05
  Critical Path Slack:        -320.71
  Critical Path Clk Period:    500.00
  Total Negative Slack:       -640.54
  No. of Violating Paths:        2.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              12.00
  Critical Path Length:        396.39
  Critical Path Slack:        -357.95
  Critical Path Clk Period:    500.00
  Total Negative Slack:   -6494406.00
  No. of Violating Paths:    33668.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:        128.00
  Critical Path Slack:        -252.96
  Critical Path Clk Period:    500.00
  Total Negative Slack:      -5199.24
  No. of Violating Paths:       92.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REG2REG'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:        453.28
  Critical Path Slack:         -89.85
  Critical Path Clk Period:    500.00
  Total Negative Slack:     -17692.38
  No. of Violating Paths:      518.00
  Worst Hold Violation:        -23.81
  Total Hold Violation:      -1015.72
  No. of Hold Violations:      278.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:        265.43
  Critical Path Slack:           5.09
  Critical Path Clk Period:    500.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:       2634
  Leaf Cell Count:              58978
  Buf/Inv Cell Count:           26814
  Buf Cell Count:               24183
  Inv Cell Count:                2631
  CT Buf/Inv Cell Count:          534
  Combinational Cell Count:     44174
  Sequential Cell Count:        14804
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    11052.850591
  Noncombinational Area: 15932.221405
  Buf/Inv Area:           6232.886765
  Total Buffer Area:          5731.74
  Total Inverter Area:         501.15
  Macro/Black Box Area:     13.406399
  Net Area:                  0.000000
  Net XLength        :      294301.47
  Net YLength        :      279444.91
  -----------------------------------
  Cell Area:             26998.478395
  Design Area:           26998.478395
  Net Length        :       573746.38


  Design Rules
  -----------------------------------
  Total Number of Nets:         59102
  Nets With Violations:           588
  Max Trans Violations:             0
  Max Cap Violations:              29
  Max Fanout Violations:          574
  -----------------------------------


  Hostname: chlr16420

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:             8785.54
  -----------------------------------------
  Overall Compile Time:             9283.68
  Overall Compile Wall Clock Time: 1427794560.00

  --------------------------------------------------------------------

  Design  WNS: 357.95  TNS: 6516523.00  Number of Violating Paths: 34236  (with Crosstalk delta delays)


  Design (Hold)  WNS: 23.81  TNS: 1015.72  Number of Violating Paths: 278  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 357.9504 TNS: 6516523.0000  Number of Violating Path: 34236
ROPT:    (HOLD) WNS: 23.8117 TNS: 1015.7194  Number of Violating Path: 278
ROPT:    Number of DRC Violating Nets: 29
ROPT:    Number of Route Violation: 214 
ROPT:    Running Incremental Optimization Stage             Tue Mar 31 05:03:32 2015

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fdkex'
Information: The library cell 'd04tih00lnz00' in the library 'd04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' is not characterized for internal power. (PWR-536)
Information: The library cell 'd04tih00nnz00' in the library 'd04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' is not characterized for internal power. (PWR-536)
Information: The library cell 'd04tih00wnz00' in the library 'd04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' is not characterized for internal power. (PWR-536)
Information: The library cell 'd04tih00ynz00' in the library 'd04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)




Information: The design has 2482 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ps' 
Information: Design Library and main library timing units are matched - 0.001 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

  Design  WNS: 357.95  TNS: 6516523.00  Number of Violating Paths: 34236  (with Crosstalk delta delays)

  Nets with DRC Violations: 588
  Total moveable cell area: 10777.0
  Total fixed cell area: 16221.5
  Total physical cell area: 26998.5
  Core area: (0 0 302400 303240)



  Design (Hold)  WNS: 23.81  TNS: 1015.72  Number of Violating Paths: 278  (with Crosstalk delta delays)

  Beginning On-Route Optimization 
  --------------------------------

Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
Information: The target library  has 4 Vth group. VT classification is based on area-leakage and the estimated accuracy is above 80%. (ROPT-028)
Information: Critical range constraint is used for TNS optimization. (PSYN-308)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Leakage Power Optimization
  -------------------------------------
Information: route_opt running in 4 threads . (ROPT-031)

                                  TOTAL                                                          
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:00:19   26998.5    357.95 6519706.0    5642.3                             59.0486  -1015.72
    0:00:19   26998.5    357.95 6519706.0    5642.3                             59.0485  -1015.72
    0:00:19   26998.5    357.95 6519706.0    5642.3                             59.0485  -1015.72
    0:00:19   26998.5    357.95 6519706.0    5642.3                             59.0484  -1015.72
    0:00:19   26998.5    357.95 6519706.0    5642.3                             59.0483  -1015.72
    0:00:19   26998.5    357.95 6519706.0    5642.3                             59.0482  -1015.72
    0:00:19   26998.5    357.95 6519706.0    5642.3                             59.0482  -1015.72
    0:00:19   26998.5    357.95 6519706.0    5642.3                             59.0482  -1015.72
    0:00:19   26998.5    357.95 6519706.0    5642.3                             59.0481  -1015.72
    0:00:19   26998.5    357.95 6519706.0    5642.3                             59.0481  -1015.72
    0:00:19   26998.5    357.95 6519706.0    5642.3                             59.0481  -1015.72
    0:00:19   26998.5    357.95 6519706.0    5642.3                             59.0481  -1015.72
    0:00:19   26998.5    357.95 6519706.0    5642.3                             59.0480  -1015.72
    0:00:19   26998.5    357.95 6519706.0    5642.3                             59.0480  -1015.72
    0:00:19   26998.5    357.95 6519706.0    5642.3                             59.0480  -1015.72
    0:00:19   26998.5    357.95 6519706.0    5642.3                             59.0480  -1015.72
    0:00:19   26998.5    357.95 6519706.0    5642.3                             59.0479  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0477  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0476  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0476  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0474  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0474  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0472  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0471  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0471  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0469  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0468  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0467  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0467  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0466  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0466  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0465  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0465  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0464  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0463  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0463  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0461  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0459  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0458  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0456  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0456  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0456  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0455  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0452  -1015.72
    0:00:20   26998.5    357.95 6519706.0    5642.3                             59.0452  -1015.72
    0:00:21   26998.5    357.95 6519660.0    5642.3                             59.0452  -1015.72
    0:00:21   26998.5    357.95 6519660.0    5642.3                             59.0448  -1015.72
    0:00:21   26998.5    357.95 6519660.0    5642.3                             59.0446  -1015.72
    0:00:21   26998.5    357.95 6519660.0    5642.3                             59.0444  -1015.72
    0:00:21   26998.5    357.95 6519660.0    5642.3                             59.0443  -1015.72
    0:00:21   26998.5    357.95 6519660.0    5642.3                             59.0442  -1015.72
    0:00:21   26998.5    357.95 6519660.0    5642.3                             59.0442  -1015.72
    0:00:21   26998.5    357.95 6519660.0    5642.3                             59.0440  -1015.51
    0:00:21   26998.5    357.95 6519660.0    5642.3                             59.0440  -1015.51
    0:00:21   26998.5    357.95 6519660.0    5642.3                             59.0439  -1015.51
    0:00:21   26998.5    357.95 6519660.0    5642.3                             59.0439  -1015.52
    0:00:21   26998.5    357.95 6519660.0    5642.3                             59.0439  -1015.52
    0:00:21   26998.5    357.95 6519660.0    5642.3                             59.0439  -1015.52
    0:00:21   26998.5    357.95 6519660.0    5642.3                             59.0439  -1015.52
    0:00:21   26998.5    357.95 6519660.0    5642.3                             59.0439  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0439  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0439  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0439  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0439  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0439  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0439  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0439  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0439  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0439  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0439  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0439  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0439  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0439  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0438  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0438  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0438  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0435  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0433  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0431  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0428  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0426  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0426  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0426  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0426  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0426  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0426  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0426  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0426  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0425  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0424  -1015.52
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0424  -1015.16
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0423  -1015.16
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0423  -1015.16
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0423  -1015.16
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0422  -1015.16
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0422  -1015.16
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0422  -1015.16
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0421  -1015.16
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0421  -1015.16
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0420  -1015.16
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0420  -1015.16
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0420  -1015.16
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0419  -1015.16
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0419  -1015.16
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0418  -1015.16
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0418  -1015.16
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0417  -1015.16
    0:00:22   26998.5    357.95 6519660.0    5642.3                             59.0417  -1015.16
    0:00:23   26998.5    357.95 6519660.0    5642.3                             59.0417  -1015.03
    0:00:23   26998.5    357.95 6519660.0    5642.3                             59.0416  -1015.03
    0:00:23   26998.5    357.95 6519660.0    5642.3                             59.0416  -1015.03
    0:00:23   26998.5    357.95 6519660.0    5642.3                             59.0415  -1015.03
    0:00:23   26998.5    357.95 6519660.0    5642.3                             59.0415  -1015.03
    0:00:23   26998.5    357.95 6519660.0    5642.3                             59.0415  -1015.03
    0:00:23   26998.5    357.95 6519660.0    5642.3                             59.0414  -1015.03
    0:00:23   26998.5    357.95 6519660.0    5642.3                             59.0414  -1015.03
    0:00:23   26998.5    357.95 6519660.0    5642.3                             59.0413  -1015.03
    0:00:23   26998.5    357.95 6519660.0    5642.3                             59.0413  -1015.03
    0:00:23   26998.5    357.95 6519660.0    5642.3                             59.0413  -1015.03
    0:00:23   26998.5    357.95 6519661.5    5642.3                             59.0412  -1015.03
    0:00:23   26998.5    357.95 6519661.5    5642.3                             59.0412  -1015.03
    0:00:23   26998.5    357.95 6519661.5    5642.3                             59.0409  -1015.03
    0:00:23   26998.5    357.95 6519661.5    5642.3                             59.0407  -1015.03
    0:00:23   26998.5    357.95 6519661.5    5642.3                             59.0404  -1015.03
    0:00:23   26998.5    357.95 6519661.5    5642.3                             59.0402  -1015.03
    0:00:23   26998.5    357.95 6519661.5    5642.3                             59.0399  -1015.03
    0:00:23   26998.5    357.95 6519661.5    5642.3                             59.0397  -1015.03
    0:00:23   26998.5    357.95 6519661.5    5642.3                             59.0394  -1015.03
    0:00:23   26998.5    357.95 6519661.5    5642.3                             59.0391  -1015.03
    0:00:23   26998.5    357.95 6519661.5    5642.3                             59.0388  -1015.03
    0:00:23   26998.5    357.95 6519661.5    5642.3                             59.0386  -1015.03
    0:00:23   26998.5    357.95 6519660.5    5642.3                             59.0383  -1015.03
    0:00:23   26998.5    357.95 6519660.5    5642.3                             59.0380  -1015.03
    0:00:23   26998.5    357.95 6519660.5    5642.3                             59.0377  -1015.03
    0:00:23   26998.5    357.95 6519660.5    5642.3                             59.0373  -1015.03
    0:00:23   26998.5    357.95 6519660.5    5642.3                             59.0370  -1015.03
    0:00:23   26998.5    357.95 6519660.5    5642.3                             59.0367  -1015.03
    0:00:23   26998.5    357.95 6519666.0    5642.3                             59.0364  -1015.03
    0:00:23   26998.5    357.95 6519666.0    5642.3                             59.0361  -1015.03
    0:00:23   26998.5    357.95 6519670.0    5642.3                             59.0358  -1015.03
    0:00:23   26998.5    357.95 6519726.5    5642.3                             59.0355  -1015.03
    0:00:23   26998.5    357.95 6519727.0    5642.3                             59.0352  -1015.03
    0:00:23   26998.5    357.95 6519727.0    5642.3                             59.0349  -1015.03
    0:00:23   26998.5    357.95 6519727.0    5642.3                             59.0346  -1015.03
    0:00:23   26998.5    357.95 6519727.0    5642.3                             59.0343  -1015.03
    0:00:23   26998.5    357.95 6519727.0    5642.3                             59.0340  -1015.03
    0:00:23   26998.5    357.95 6519727.0    5642.3                             59.0336  -1011.86
    0:00:23   26998.5    357.95 6519727.0    5642.3                             59.0333  -1011.86
    0:00:23   26998.5    357.95 6519727.0    5642.3                             59.0330  -1011.86
    0:00:23   26998.5    357.95 6519727.0    5642.3                             59.0327  -1011.86
    0:00:23   26998.5    357.95 6519727.0    5642.3                             59.0324  -1011.86
    0:00:23   26998.5    357.95 6519727.0    5642.3                             59.0321  -1011.86
    0:00:23   26998.5    357.95 6519727.0    5642.3                             59.0318  -1011.86
    0:00:23   26998.5    357.95 6519727.0    5642.3                             59.0317  -1011.86
    0:00:23   26998.5    357.95 6519727.0    5642.3                             59.0317  -1011.86
    0:00:23   26998.5    357.95 6519727.0    5642.3                             59.0316  -1011.86
    0:00:23   26998.5    357.95 6519726.5    5642.3                             59.0316  -1011.86
    0:00:23   26998.5    357.95 6519735.0    5642.3                             59.0313  -1011.86
    0:00:23   26998.5    357.95 6519735.0    5642.3                             59.0310  -1011.86
    0:00:23   26998.5    357.95 6519735.0    5642.3                             59.0307  -1011.86
    0:00:23   26998.5    357.95 6519735.0    5642.3                             59.0304  -1011.86
    0:00:23   26998.5    357.95 6519735.0    5642.3                             59.0301  -1011.86
    0:00:23   26998.5    357.95 6519737.5    5642.3                             59.0297  -1011.86
    0:00:23   26998.5    357.95 6519737.5    5642.3                             59.0297  -1011.86
    0:00:23   26998.5    357.95 6519737.5    5642.3                             59.0297  -1011.86
    0:00:23   26998.5    357.95 6519737.5    5642.3                             59.0296  -1011.86
    0:00:23   26998.5    357.95 6519737.5    5642.3                             59.0296  -1011.86
    0:00:23   26998.5    357.95 6519736.5    5642.3                             59.0296  -1011.86
    0:00:23   26998.5    357.95 6519736.5    5642.3                             59.0296  -1011.86
    0:00:23   26998.5    357.95 6519736.5    5642.3                             59.0296  -1011.86
    0:00:23   26998.5    357.95 6519736.5    5642.3                             59.0296  -1011.86
    0:00:23   26998.5    357.95 6519736.5    5642.3                             59.0296  -1011.86
    0:00:23   26998.5    357.95 6519736.5    5642.3                             59.0296  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0296  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0296  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0296  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0296  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0296  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0296  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0296  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0296  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0295  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0294  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0293  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0292  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0291  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0290  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0289  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0288  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0287  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0286  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0285  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0284  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0283  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0282  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0282  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0281  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0280  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0279  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0278  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0277  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0276  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0275  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0274  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0273  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0272  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0271  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0270  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0269  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0268  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0267  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0266  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0266  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0265  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0264  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0263  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0262  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0261  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0260  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0259  -1011.86
    0:00:24   26998.5    357.95 6519736.5    5642.3                             59.0258  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0257  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0256  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0255  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0254  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0253  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0252  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0251  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0250  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0249  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0249  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0248  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0247  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0246  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0245  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0244  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0243  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0242  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0241  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0240  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0239  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0238  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0237  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0236  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0235  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0234  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0233  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0233  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0232  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0231  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0230  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0229  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0228  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0227  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0226  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0225  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0224  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0223  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0222  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0221  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0220  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0219  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0218  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0217  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0217  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0216  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0215  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0214  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0213  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0213  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0213  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0213  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0212  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0212  -1011.86
    0:00:25   26998.5    357.95 6519736.5    5642.3                             59.0212  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0212  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0211  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0211  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0211  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0211  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0210  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0209  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0208  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0207  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0206  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0204  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0203  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0202  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0201  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0200  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0199  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0198  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0197  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0195  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0194  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0193  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0192  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0191  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0190  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0189  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0188  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0186  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0185  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0184  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0183  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0182  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0181  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0180  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0179  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0177  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0176  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0175  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0174  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0173  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0172  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0172  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0172  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0172  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0172  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0172  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0171  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0171  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0171  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0171  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0171  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0170  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0170  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0170  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0169  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0169  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0169  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0168  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0168  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0168  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0167  -1011.86
    0:00:26   26998.5    357.95 6519736.5    5642.3                             59.0167  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0167  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0166  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0166  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0166  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0165  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0165  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0165  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0164  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0164  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0164  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0163  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0163  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0163  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0162  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0162  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0162  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0161  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0161  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0161  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0160  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0160  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0160  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0159  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0159  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0159  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0158  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0158  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0158  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0157  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0157  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0157  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0156  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0156  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0156  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0155  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0155  -1011.86
    0:00:27   26998.5    357.95 6519736.5    5642.3                             59.0155  -1011.86
    0:00:28   26998.5    357.95 6519736.5    5642.3                             59.0154  -1011.86
    0:00:28   26998.5    357.95 6519736.5    5642.3                             59.0154  -1011.86
    0:00:28   26998.5    357.95 6519736.5    5642.3                             59.0154  -1011.86
    0:00:28   26998.5    357.95 6519736.5    5642.3                             59.0153  -1011.86
    0:00:28   26998.5    357.95 6519736.5    5642.3                             59.0153  -1011.86
    0:00:28   26998.5    357.95 6519736.5    5642.3                             59.0153  -1011.82
    0:00:28   26998.5    357.95 6519736.5    5642.3                             59.0152  -1011.82
    0:00:29   26998.5    357.95 6519736.5    5642.3                             59.0152  -1011.82
    0:00:30   26998.5    357.95 6519736.5    5642.3                             59.0152  -1011.82
    0:00:30   26998.5    357.95 6519736.5    5642.3                             59.0151  -1011.82
    0:00:30   26998.5    357.95 6519736.5    5642.3                             59.0151  -1011.82
    0:00:31   26998.5    357.95 6519736.5    5642.3                             59.0151  -1011.82
    0:00:31   26998.5    357.95 6519736.5    5642.3                             59.0150  -1011.82
    0:00:32   26998.5    357.95 6519736.5    5642.3                             59.0150  -1011.82
    0:00:32   26998.5    357.95 6519736.5    5642.3                             59.0150  -1011.82
    0:00:32   26998.5    357.95 6519736.5    5642.3                             59.0149  -1011.82
    0:00:32   26998.5    357.95 6519736.5    5642.3                             59.0149  -1011.82
    0:00:32   26998.5    357.95 6519736.5    5642.3                             59.0149  -1011.82
    0:00:32   26998.5    357.95 6519736.5    5642.3                             59.0148  -1011.82
    0:00:33   26998.5    357.95 6519736.5    5642.3                             59.0148  -1011.82
    0:00:33   26998.5    357.95 6519736.5    5642.3                             59.0148  -1011.82
    0:00:33   26998.5    357.95 6519736.5    5642.3                             59.0147  -1011.82
    0:00:33   26998.5    357.95 6519734.5    5642.3                             59.0147  -1011.82
    0:00:34   26998.5    357.95 6519734.5    5642.3                             59.0147  -1011.82
    0:00:34   26998.5    357.95 6519734.5    5642.3                             59.0146  -1011.82
    0:00:35   26998.5    357.95 6519734.5    5642.3                             59.0146  -1011.82
    0:00:35   26998.5    357.95 6519734.5    5642.3                             59.0146  -1011.82
    0:00:35   26998.5    357.95 6519734.5    5642.3                             59.0145  -1011.82
    0:00:35   26998.5    357.95 6519734.5    5642.3                             59.0145  -1011.82
    0:00:35   26998.5    357.95 6519734.5    5642.3                             59.0145  -1011.82
    0:00:35   26998.5    357.95 6519734.5    5642.3                             59.0144  -1011.82
    0:00:36   26998.5    357.95 6519734.5    5642.3                             59.0144  -1011.82
    0:00:36   26998.5    357.95 6519734.5    5642.3                             59.0144  -1011.82
    0:00:36   26998.5    357.95 6519734.5    5642.3                             59.0143  -1011.82
    0:00:36   26998.5    357.95 6519734.5    5642.3                             59.0143  -1011.82
    0:00:36   26998.5    357.95 6519734.5    5642.3                             59.0143  -1011.82
    0:00:36   26998.5    357.95 6519734.5    5642.3                             59.0142  -1011.82
    0:00:36   26998.5    357.95 6519734.5    5642.3                             59.0142  -1011.82
    0:00:36   26998.5    357.95 6519734.5    5642.3                             59.0142  -1011.82
    0:00:36   26998.5    357.95 6519734.5    5642.3                             59.0141  -1011.82
    0:00:37   26998.5    357.95 6519734.5    5642.3                             59.0141  -1011.82
    0:00:37   26998.5    357.95 6519734.5    5642.3                             59.0141  -1011.82
    0:00:37   26998.5    357.95 6519734.5    5642.3                             59.0140  -1011.82
    0:00:37   26998.5    357.95 6519734.5    5642.3                             59.0140  -1011.82
    0:00:38   26998.5    357.95 6519734.5    5642.3                             59.0140  -1011.82
    0:00:38   26998.5    357.95 6519734.5    5642.3                             59.0139  -1011.82
    0:00:38   26998.5    357.95 6519734.5    5642.3                             59.0139  -1011.82
    0:00:38   26998.5    357.95 6519734.5    5642.3                             59.0139  -1011.82
    0:00:39   26998.5    357.95 6519734.5    5642.3                             59.0138  -1011.82
    0:00:39   26998.5    357.95 6519734.5    5642.3                             59.0138  -1011.82
    0:00:39   26998.5    357.95 6519734.5    5642.3                             59.0138  -1011.82
    0:00:40   26998.5    357.95 6519734.5    5642.3                             59.0137  -1011.82
    0:00:40   26998.5    357.95 6519734.5    5642.3                             59.0137  -1011.82
    0:00:40   26998.5    357.95 6519734.5    5642.3                             59.0137  -1011.82
    0:00:40   26998.5    357.95 6519734.5    5642.3                             59.0136  -1011.82
    0:00:40   26998.5    357.95 6519734.5    5642.3                             59.0136  -1011.82
    0:00:40   26998.5    357.95 6519734.5    5642.3                             59.0136  -1011.82
    0:00:40   26998.5    357.95 6519734.5    5642.3                             59.0135  -1011.82
    0:00:41   26998.5    357.95 6519731.5    5642.3                             59.0135  -1011.82
    0:00:41   26998.5    357.95 6519730.0    5642.3                             59.0135  -1011.82
    0:00:41   26998.5    357.95 6519730.0    5642.3                             59.0134  -1011.82
    0:00:42   26998.5    357.95 6519730.0    5642.3                             59.0134  -1011.82
    0:00:42   26998.5    357.95 6519730.0    5642.3                             59.0134  -1011.82
    0:00:42   26998.5    357.95 6519730.0    5642.3                             59.0133  -1011.82
    0:00:42   26998.5    357.95 6519730.0    5642.3                             59.0133  -1011.82
    0:00:42   26998.5    357.95 6519730.0    5642.3                             59.0133  -1011.82
    0:00:42   26998.5    357.95 6519730.0    5642.3                             59.0132  -1011.82
    0:00:43   26998.5    357.95 6519730.0    5642.3                             59.0132  -1011.82
    0:00:43   26998.5    357.95 6519730.0    5642.3                             59.0132  -1011.82
    0:00:43   26998.5    357.95 6519730.0    5642.3                             59.0131  -1011.82
    0:00:43   26998.5    357.95 6519730.0    5642.3                             59.0131  -1011.82
    0:00:43   26998.5    357.95 6519730.0    5642.3                             59.0131  -1011.82
    0:00:43   26998.5    357.95 6519730.0    5642.3                             59.0130  -1011.82
    0:00:43   26998.5    357.95 6519730.0    5642.3                             59.0130  -1011.82
    0:00:44   26998.5    357.95 6519730.0    5642.3                             59.0130  -1011.82
    0:00:44   26998.5    357.95 6519730.0    5642.3                             59.0129  -1011.82
    0:00:44   26998.5    357.95 6519730.0    5642.3                             59.0129  -1011.04
    0:00:44   26998.5    357.95 6519730.0    5642.3                             59.0129  -1011.04
    0:00:44   26998.5    357.95 6519730.0    5642.3                             59.0128  -1011.04
    0:00:45   26998.5    357.95 6519730.0    5642.3                             59.0128  -1011.04
    0:00:45   26998.5    357.95 6519730.0    5642.3                             59.0127  -1011.04
    0:00:45   26998.5    357.95 6519730.0    5642.3                             59.0127  -1011.04
    0:00:45   26998.5    357.95 6519730.0    5642.3                             59.0127  -1011.04
    0:00:46   26998.5    357.95 6519730.0    5642.3                             59.0126  -1011.04
    0:00:46   26998.5    357.95 6519730.0    5642.3                             59.0126  -1011.04
    0:00:46   26998.5    357.95 6519730.0    5642.3                             59.0126  -1011.04
    0:00:46   26998.5    357.95 6519730.0    5642.3                             59.0126  -1011.04
    0:00:46   26998.5    357.95 6519730.0    5642.3                             59.0125  -1011.04
    0:00:46   26998.5    357.95 6519730.0    5642.3                             59.0125  -1011.04
    0:00:46   26998.5    357.95 6519730.0    5642.3                             59.0124  -1011.04
    0:00:46   26998.5    357.95 6519730.0    5642.3                             59.0124  -1011.04
    0:00:47   26998.5    357.95 6519730.0    5642.3                             59.0124  -1010.90
    0:00:47   26998.5    357.95 6519730.0    5642.3                             59.0123  -1010.90
    0:00:47   26998.5    357.95 6519730.0    5642.3                             59.0123  -1010.90
    0:00:47   26998.5    357.95 6519730.0    5642.3                             59.0123  -1010.90
    0:00:47   26998.5    357.95 6519730.0    5642.3                             59.0122  -1010.90
    0:00:47   26998.5    357.95 6519730.0    5642.3                             59.0122  -1010.90
    0:00:47   26998.5    357.95 6519730.0    5642.3                             59.0122  -1010.90
    0:00:47   26998.5    357.95 6519730.0    5642.3                             59.0121  -1010.90
    0:00:47   26998.5    357.95 6519730.0    5642.3                             59.0121  -1010.90
    0:00:47   26998.5    357.95 6519730.0    5642.3                             59.0121  -1010.90
    0:00:47   26998.5    357.95 6519727.0    5642.3                             59.0120  -1010.90
    0:00:47   26998.5    357.95 6519727.0    5642.3                             59.0120  -1010.90
    0:00:48   26998.5    357.95 6519727.0    5642.3                             59.0120  -1010.91
    0:00:48   26998.5    357.95 6519727.0    5642.3                             59.0119  -1010.91
    0:00:48   26998.5    357.95 6519727.0    5642.3                             59.0119  -1010.91
    0:00:48   26998.5    357.95 6519727.0    5642.3                             59.0119  -1010.91
    0:00:48   26998.5    357.95 6519725.0    5642.3                             59.0118  -1010.91
    0:00:48   26998.5    357.95 6519725.0    5642.3                             59.0118  -1010.91
    0:00:48   26998.5    357.95 6519725.0    5642.3                             59.0118  -1010.90
    0:00:49   26998.5    357.95 6519725.0    5642.3                             59.0117  -1010.90
    0:00:49   26998.5    357.95 6519725.0    5642.3                             59.0117  -1009.43
    0:00:49   26998.5    357.95 6519725.0    5642.3                             59.0117  -1009.43
    0:00:49   26998.5    357.95 6519725.0    5642.3                             59.0116  -1009.43
    0:00:49   26998.5    357.95 6519725.0    5642.3                             59.0116  -1009.43
    0:00:49   26998.5    357.95 6519724.5    5642.3                             59.0116  -1008.64
    0:00:49   26998.5    357.95 6519724.5    5642.3                             59.0115  -1008.64
    0:00:49   26998.5    357.95 6519724.5    5642.3                             59.0115  -1008.64
    0:00:50   26998.5    357.95 6519724.5    5642.3                             59.0115  -1008.64
    0:00:50   26998.5    357.95 6519724.5    5642.3                             59.0114  -1008.64
    0:00:50   26998.5    357.95 6519724.5    5642.3                             59.0114  -1008.54
    0:00:50   26998.5    357.95 6519724.5    5642.3                             59.0114  -1008.54
    0:00:50   26998.5    357.95 6519724.5    5642.3                             59.0113  -1008.54
    0:00:50   26998.5    357.95 6519724.5    5642.3                             59.0113  -1008.54
    0:00:50   26998.5    357.95 6519724.5    5642.3                             59.0113  -1008.54
    0:00:50   26998.5    357.95 6519724.5    5642.3                             59.0112  -1008.54
    0:00:51   26998.5    357.95 6519724.5    5642.3                             59.0112  -1008.54
    0:00:51   26998.5    357.95 6519724.5    5642.3                             59.0112  -1008.54
    0:00:51   26998.5    357.95 6519724.5    5642.3                             59.0111  -1007.30
    0:00:52   26998.5    357.95 6519724.5    5642.3                             59.0111  -1007.30
    0:00:52   26998.5    357.95 6519724.5    5642.3                             59.0111  -1007.30
    0:00:52   26998.5    357.95 6519724.5    5642.3                             59.0110  -1007.30
    0:00:52   26998.5    357.95 6519724.5    5642.3                             59.0110  -1007.30
    0:00:52   26998.5    357.95 6519724.5    5642.3                             59.0110  -1007.30
    0:00:52   26998.5    357.95 6519724.5    5642.3                             59.0109  -1007.30
    0:00:52   26998.5    357.95 6519724.5    5642.3                             59.0109  -1007.30
    0:00:52   26998.5    357.95 6519724.5    5642.3                             59.0109  -1007.30
    0:00:52   26998.5    357.95 6519724.5    5642.3                             59.0108  -1007.30
    0:00:53   26998.5    357.95 6519724.5    5642.3                             59.0108  -1007.30
    0:00:53   26998.5    357.95 6519724.5    5642.3                             59.0108  -1007.30
    0:00:53   26998.5    357.95 6519724.5    5642.3                             59.0107  -1007.30
    0:00:53   26998.5    357.95 6519724.5    5642.3                             59.0107  -1007.30
    0:00:53   26998.5    357.95 6519724.5    5642.3                             59.0107  -1007.30
    0:00:53   26998.5    357.95 6519724.5    5642.3                             59.0106  -1007.30
    0:00:53   26998.5    357.95 6519724.5    5642.3                             59.0106  -1007.30
    0:00:54   26998.5    357.95 6519724.5    5642.3                             59.0106  -1007.30
    0:00:54   26998.5    357.95 6519724.5    5642.3                             59.0105  -1007.30
    0:00:54   26998.5    357.95 6519724.5    5642.3                             59.0105  -1007.30
    0:00:54   26998.5    357.95 6519724.5    5642.3                             59.0105  -1007.30
    0:00:54   26998.5    357.95 6519724.5    5642.3                             59.0104  -1007.30
    0:00:54   26998.5    357.95 6519724.5    5642.3                             59.0104  -1007.30
    0:00:54   26998.5    357.95 6519724.5    5642.3                             59.0104  -1007.30
    0:00:55   26998.5    357.95 6519724.5    5642.3                             59.0103  -1007.30
    0:00:55   26998.5    357.95 6519724.5    5642.3                             59.0103  -1007.30
    0:00:55   26998.5    357.95 6519724.5    5642.3                             59.0103  -1007.30
    0:00:55   26998.5    357.95 6519724.0    5642.3                             59.0102  -1007.30
    0:00:56   26998.5    357.95 6519724.0    5642.3                             59.0102  -1007.30
    0:00:57   26998.5    357.95 6519724.0    5642.3                             59.0102  -1007.30
    0:00:57   26998.5    357.95 6519724.0    5642.3                             59.0101  -1007.30
    0:00:58   26998.5    357.95 6519724.0    5642.3                             59.0101  -1007.30
    0:00:58   26998.5    357.95 6519724.0    5642.3                             59.0101  -1007.30
    0:00:58   26998.5    357.95 6519724.0    5642.3                             59.0100  -1007.30
    0:00:58   26998.5    357.95 6519724.0    5642.3                             59.0100  -1007.30
    0:00:58   26998.5    357.95 6519724.0    5642.3                             59.0100  -1007.30
    0:00:59   26998.5    357.95 6519724.0    5642.3                             59.0099  -1007.30
    0:00:59   26998.5    357.95 6519724.0    5642.3                             59.0099  -1007.30
    0:01:00   26998.5    357.95 6519724.0    5642.3                             59.0099  -1007.30
    0:01:00   26998.5    357.95 6519724.0    5642.3                             59.0098  -1007.30
    0:01:00   26998.5    357.95 6519724.0    5642.3                             59.0098  -1007.30
    0:01:00   26998.5    357.95 6519724.0    5642.3                             59.0098  -1007.30
    0:01:01   26998.5    357.95 6519724.0    5642.3                             59.0097  -1007.30
    0:01:01   26998.5    357.95 6519724.0    5642.3                             59.0097  -1007.30
    0:01:01   26998.5    357.95 6519731.0    5642.3                             59.0097  -1007.30
    0:01:01   26998.5    357.95 6519731.0    5642.3                             59.0096  -1007.30
    0:01:01   26998.5    357.95 6519731.0    5642.3                             59.0096  -1007.30
    0:01:01   26998.5    357.95 6519731.0    5642.3                             59.0096  -1007.30
    0:01:02   26998.5    357.95 6519731.0    5642.3                             59.0095  -1007.30
    0:01:02   26998.5    357.95 6519731.0    5642.3                             59.0095  -1007.30
    0:01:02   26998.5    357.95 6519731.0    5642.3                             59.0095  -1007.30
    0:01:03   26998.5    357.95 6519731.0    5642.3                             59.0095  -1007.30
    0:01:03   26998.5    357.95 6519731.0    5642.3                             59.0095  -1007.30
    0:01:03   26998.5    357.95 6519731.0    5642.3                             59.0094  -1007.30
    0:01:04   26998.5    357.95 6519731.0    5642.3                             59.0094  -1007.30
    0:01:04   26998.5    357.95 6519731.0    5642.3                             59.0094  -1007.30
    0:01:04   26998.5    357.95 6519731.0    5642.3                             59.0093  -1007.30
    0:01:05   26998.5    357.95 6519731.0    5642.3                             59.0093  -1007.30
    0:01:05   26998.5    357.95 6519731.0    5642.3                             59.0093  -1007.30
    0:01:05   26998.5    357.95 6519731.5    5642.3                             59.0092  -1007.30
    0:01:05   26998.5    357.95 6519731.5    5642.3                             59.0092  -1007.30
    0:01:05   26998.5    357.95 6519731.5    5642.3                             59.0092  -1007.30
    0:01:06   26998.5    357.95 6519731.5    5642.3                             59.0091  -1007.30
    0:01:06   26998.5    357.95 6519731.5    5642.3                             59.0091  -1007.30
    0:01:06   26998.5    357.95 6519731.5    5642.3                             59.0091  -1007.30
    0:01:06   26998.5    357.95 6519731.5    5642.3                             59.0090  -1007.30
    0:01:07   26998.5    357.95 6519731.0    5642.3                             59.0090  -1007.30
    0:01:07   26998.5    357.95 6519731.0    5642.3                             59.0090  -1007.30
    0:01:07   26998.5    357.95 6519731.0    5642.3                             59.0089  -1007.30
    0:01:08   26998.5    357.95 6519731.0    5642.3                             59.0089  -1007.30
    0:01:08   26998.5    357.95 6519731.0    5642.3                             59.0089  -1007.30
    0:01:08   26998.5    357.95 6519731.0    5642.3                             59.0088  -1007.30
    0:01:08   26998.5    357.95 6519731.0    5642.3                             59.0088  -1007.30
    0:01:09   26998.5    357.95 6519731.0    5642.3                             59.0088  -1007.30
    0:01:09   26998.5    357.95 6519731.0    5642.3                             59.0087  -1007.30
    0:01:09   26998.5    357.95 6519731.0    5642.3                             59.0087  -1007.30
    0:01:09   26998.5    357.95 6519731.0    5642.3                             59.0087  -1007.30
    0:01:09   26998.5    357.95 6519731.0    5642.3                             59.0086  -1007.30
    0:01:10   26998.5    357.95 6519731.0    5642.3                             59.0086  -1007.30
    0:01:10   26998.5    357.95 6519731.0    5642.3                             59.0086  -1007.30
    0:01:11   26998.5    357.95 6519731.5    5642.3                             59.0085  -1007.30
    0:01:11   26998.5    357.95 6519731.5    5642.3                             59.0085  -1007.30
    0:01:11   26998.5    357.95 6519731.5    5642.3                             59.0085  -1007.30
    0:01:11   26998.5    357.95 6519731.5    5642.3                             59.0084  -1007.30
    0:01:11   26998.5    357.95 6519731.5    5642.3                             59.0084  -1007.30
    0:01:11   26998.5    357.95 6519731.5    5642.3                             59.0084  -1007.30
    0:01:11   26998.5    357.95 6519731.5    5642.3                             59.0083  -1007.30
    0:01:11   26998.5    357.95 6519735.0    5642.3                             59.0083  -1007.30
    0:01:12   26998.5    357.95 6519735.0    5642.3                             59.0083  -1007.30
    0:01:12   26998.5    357.95 6519735.0    5642.3                             59.0082  -1007.30
    0:01:12   26998.5    357.95 6519735.0    5642.3                             59.0082  -1007.30
    0:01:12   26998.5    357.95 6519735.0    5642.3                             59.0082  -1007.30
    0:01:12   26998.5    357.95 6519735.0    5642.3                             59.0081  -1007.30
    0:01:13   26998.5    357.95 6519735.0    5642.3                             59.0081  -1007.30
    0:01:13   26998.5    357.95 6519735.0    5642.3                             59.0081  -1007.30
    0:01:13   26998.5    357.95 6519735.0    5642.3                             59.0080  -1007.30
    0:01:13   26998.5    357.95 6519735.0    5642.3                             59.0080  -1007.30
    0:01:13   26998.5    357.95 6519735.0    5642.3                             59.0080  -1007.30
    0:01:13   26998.5    357.95 6519735.0    5642.3                             59.0079  -1007.30
    0:01:13   26998.5    357.95 6519735.0    5642.3                             59.0079  -1007.29
    0:01:14   26998.5    357.95 6519735.0    5642.3                             59.0079  -1007.29
    0:01:14   26998.5    357.95 6519735.0    5642.3                             59.0078  -1007.29
    0:01:14   26998.5    357.95 6519735.0    5642.3                             59.0078  -1007.29
    0:01:14   26998.5    357.95 6519735.0    5642.3                             59.0078  -1007.29
    0:01:14   26998.5    357.95 6519735.0    5642.3                             59.0077  -1007.29
    0:01:14   26998.5    357.95 6519735.0    5642.3                             59.0077  -1007.29
    0:01:15   26998.5    357.95 6519735.0    5642.3                             59.0077  -1007.29
    0:01:15   26998.5    357.95 6519735.0    5642.3                             59.0076  -1007.29
    0:01:15   26998.5    357.95 6519735.0    5642.3                             59.0076  -1007.29
    0:01:15   26998.5    357.95 6519735.0    5642.3                             59.0076  -1007.29
    0:01:15   26998.5    357.95 6519735.0    5642.3                             59.0075  -1007.29
    0:01:15   26998.5    357.95 6519735.0    5642.3                             59.0075  -1007.29
    0:01:15   26998.5    357.95 6519735.0    5642.3                             59.0075  -1007.29
    0:01:15   26998.5    357.95 6519735.0    5642.3                             59.0075  -1007.29
    0:01:16   26998.5    357.95 6519734.5    5642.3                             59.0074  -1007.29
    0:01:16   26998.5    357.95 6519734.5    5642.3                             59.0074  -1007.29
    0:01:16   26998.5    357.95 6519734.5    5642.3                             59.0074  -1007.29
    0:01:16   26998.5    357.95 6519734.5    5642.3                             59.0074  -1007.29
    0:01:17   26998.5    357.95 6519734.5    5642.3                             59.0074  -1007.29
    0:01:17   26998.5    357.95 6519734.5    5642.3                             59.0074  -1007.29
    0:01:17   26998.5    357.95 6519734.5    5642.3                             59.0074  -1007.29
    0:01:17   26998.5    357.95 6519734.5    5642.3                             59.0074  -1007.29
    0:01:17   26998.5    357.95 6519734.5    5642.3                             59.0074  -1007.29
    0:01:17   26998.5    357.95 6519734.5    5642.3                             59.0074  -1007.29
    0:01:17   26998.5    357.95 6519734.5    5642.3                             59.0073  -1007.29
    0:01:17   26998.5    357.95 6519734.5    5642.3                             59.0073  -1007.29
    0:01:17   26998.5    357.95 6519734.5    5642.3                             59.0073  -1007.29
    0:01:18   26998.5    357.95 6519734.5    5642.3                             59.0072  -1007.29
    0:01:18   26998.5    357.95 6519734.5    5642.3                             59.0070  -1007.29
    0:01:18   26998.5    357.95 6519734.5    5642.3                             59.0069  -1007.29
    0:01:18   26998.5    357.95 6519734.5    5642.3                             59.0067  -1007.29
    0:01:18   26998.5    357.95 6519734.5    5642.3                             59.0066  -1007.29
    0:01:19   26998.5    357.95 6519734.5    5642.3                             59.0064  -1007.29
    0:01:19   26998.5    357.95 6519734.5    5642.3                             59.0063  -1007.29
    0:01:19   26998.5    357.95 6519734.5    5642.3                             59.0061  -1007.29
    0:01:19   26998.5    357.95 6519734.5    5642.3                             59.0060  -1007.29
    0:01:20   26998.5    357.95 6519734.5    5642.3                             59.0058  -1007.29
    0:01:20   26998.5    357.95 6519734.5    5642.3                             59.0057  -1007.29
    0:01:20   26998.5    357.95 6519734.5    5642.3                             59.0055  -1007.29
    0:01:20   26998.5    357.95 6519734.5    5642.3                             59.0054  -1007.29
    0:01:20   26998.5    357.95 6519734.5    5642.3                             59.0052  -1007.29
    0:01:20   26998.5    357.95 6519734.5    5642.3                             59.0051  -1007.29
    0:01:20   26998.5    357.95 6519734.5    5642.3                             59.0049  -1007.29
    0:01:20   26998.5    357.95 6519734.5    5642.3                             59.0048  -1007.29
    0:01:21   26998.5    357.95 6519734.5    5642.3                             59.0046  -1007.29
    0:01:21   26998.5    357.95 6519734.5    5642.3                             59.0045  -1007.29
    0:01:21   26998.5    357.95 6519734.5    5642.3                             59.0043  -1007.29
    0:01:21   26998.5    357.95 6519734.5    5642.3                             59.0042  -1007.29
    0:01:21   26998.5    357.95 6519734.5    5642.3                             59.0040  -1007.29
    0:01:22   26998.5    357.95 6519734.5    5642.3                             59.0039  -1007.29
    0:01:22   26998.5    357.95 6519734.5    5642.3                             59.0037  -1007.29
    0:01:22   26998.5    357.95 6519734.5    5642.3                             59.0036  -1007.29
    0:01:22   26998.5    357.95 6519734.5    5642.3                             59.0035  -1007.29
    0:01:22   26998.5    357.95 6519734.5    5642.3                             59.0035  -1007.29
    0:01:22   26998.5    357.95 6519734.5    5642.3                             59.0035  -1007.29
    0:01:22   26998.5    357.95 6519734.5    5642.3                             59.0034  -1007.29
    0:01:22   26998.5    357.95 6519734.5    5642.3                             59.0034  -1007.29
    0:01:22   26998.5    357.95 6519734.5    5642.3                             59.0033  -1007.29
    0:01:22   26998.5    357.95 6519734.5    5642.3                             59.0033  -1007.29
    0:01:23   26998.5    357.95 6519734.5    5642.3                             59.0033  -1007.29
    0:01:23   26998.5    357.95 6519734.5    5642.3                             59.0032  -1007.29
    0:01:23   26998.5    357.95 6519734.5    5642.3                             59.0032  -1007.29
    0:01:23   26998.5    357.95 6519734.5    5642.3                             59.0032  -1007.29
    0:01:23   26998.5    357.95 6519734.0    5642.3                             59.0031  -1007.29
    0:01:23   26998.5    357.95 6519734.0    5642.3                             59.0031  -1007.29
    0:01:24   26998.5    357.95 6519734.0    5642.3                             59.0030  -1007.29
    0:01:24   26998.5    357.95 6519734.0    5642.3                             59.0029  -1007.29
    0:01:24   26998.5    357.95 6519734.0    5642.3                             59.0029  -1007.29
    0:01:24   26998.5    357.95 6519734.0    5642.3                             59.0028  -1007.29
    0:01:24   26998.5    357.95 6519734.0    5642.3                             59.0027  -1007.29
    0:01:24   26998.5    357.95 6519734.0    5642.3                             59.0026  -1007.29
    0:01:24   26998.5    357.95 6519734.0    5642.3                             59.0025  -1007.29
    0:01:24   26998.5    357.95 6519734.0    5642.3                             59.0024  -1007.29
    0:01:24   26998.5    357.95 6519734.0    5642.3                             59.0023  -1007.29
    0:01:24   26998.5    357.95 6519734.0    5642.3                             59.0022  -1007.29
    0:01:24   26998.5    357.95 6519734.0    5642.3                             59.0021  -1007.29
    0:01:24   26998.5    357.95 6519734.0    5642.3                             59.0020  -1007.29
    0:01:25   26998.5    357.95 6519734.0    5642.3                             59.0019  -1007.29
    0:01:25   26998.5    357.95 6519734.0    5642.3                             59.0018  -1007.29
    0:01:25   26998.5    357.95 6519734.0    5642.3                             59.0017  -1007.29
    0:01:25   26998.5    357.95 6519734.0    5642.3                             59.0016  -1007.29
    0:01:25   26998.5    357.95 6519734.0    5642.3                             59.0015  -1007.29
    0:01:25   26998.5    357.95 6519734.0    5642.3                             59.0014  -1007.29
    0:01:25   26998.5    357.95 6519734.0    5642.3                             59.0012  -1007.29
    0:01:25   26998.5    357.95 6519734.0    5642.3                             59.0011  -1007.29
    0:01:25   26998.5    357.95 6519734.0    5642.3                             59.0010  -1007.29
    0:01:25   26998.5    357.95 6519734.0    5642.3                             59.0009  -1007.29
    0:01:25   26998.5    357.95 6519734.0    5642.3                             59.0008  -1007.29
    0:01:25   26998.5    357.95 6519734.0    5642.3                             59.0007  -1007.29
    0:01:25   26998.5    357.95 6519734.0    5642.3                             59.0006  -1007.29
    0:01:25   26998.5    357.95 6519734.0    5642.3                             59.0005  -1007.29
    0:01:25   26998.5    357.95 6519734.0    5642.3                             59.0004  -1007.29
    0:01:26   26998.5    357.95 6519734.0    5642.3                             59.0003  -1007.29
    0:01:26   26998.5    357.95 6519734.0    5642.3                             59.0002  -1007.29
    0:01:26   26998.5    357.95 6519734.0    5642.3                             59.0001  -1007.29
    0:01:26   26998.5    357.95 6519734.0    5642.3                             59.0000  -1007.29
    0:01:26   26998.5    357.95 6519734.0    5642.3                             58.9999  -1007.29
    0:01:26   26998.5    357.95 6519734.0    5642.3                             58.9998  -1007.29
    0:01:26   26998.5    357.95 6519734.0    5642.3                             58.9997  -1007.29
    0:01:26   26998.5    357.95 6519734.0    5642.3                             58.9995  -1007.29
    0:01:26   26998.5    357.95 6519734.0    5642.3                             58.9995  -1007.29
    0:01:26   26998.5    357.95 6519734.0    5642.3                             58.9995  -1007.29
    0:01:26   26998.5    357.95 6519734.0    5642.3                             58.9995  -1007.29
    0:01:26   26998.5    357.95 6519734.0    5642.3                             58.9995  -1007.29
    0:01:26   26998.5    357.95 6519734.0    5642.3                             58.9995  -1007.29
    0:01:26   26998.5    357.95 6519734.0    5642.3                             58.9995  -1007.29
    0:01:28   26998.5    357.95 6519734.0    5642.3                             58.9994  -1007.29
    0:01:28   26998.5    357.95 6519734.0    5642.3                             58.9992  -1007.29
    0:01:29   26998.5    357.95 6519734.0    5642.3                             58.9992  -1007.29
    0:01:29   26998.5    357.95 6519734.0    5642.3                             58.9992  -1007.29
    0:01:29   26998.5    357.95 6519734.0    5642.3                             58.9992  -1007.29
    0:01:29   26998.5    357.95 6519736.0    5642.3                             58.9991  -1007.29
    0:01:30   26998.5    357.95 6519736.0    5642.3                             58.9991  -1005.86
    0:01:30   26998.5    357.95 6519736.0    5642.3                             58.9991  -1005.86
    0:01:30   26998.5    357.95 6519736.0    5642.3                             58.9991  -1005.86
    0:01:30   26998.5    357.95 6519736.0    5642.3                             58.9991  -1005.86
    0:01:30   26998.5    357.95 6519736.0    5642.3                             58.9990  -1005.86
    0:01:30   26998.5    357.95 6519736.0    5642.3                             58.9990  -1005.86
    0:01:30   26998.5    357.95 6519736.0    5642.3                             58.9990  -1005.86
    0:01:30   26998.5    357.95 6519736.0    5642.3                             58.9990  -1005.86
    0:01:30   26998.5    357.95 6519736.0    5642.3                             58.9990  -1005.86
    0:01:30   26998.5    357.95 6519736.0    5642.3                             58.9989  -1005.86
    0:01:30   26998.5    357.95 6519736.0    5642.3                             58.9989  -1005.86
    0:01:30   26998.5    357.95 6519736.0    5642.3                             58.9989  -1005.86
    0:01:30   26998.5    357.95 6519736.0    5642.3                             58.9989  -1005.86
    0:01:30   26998.5    357.95 6519736.0    5642.3                             58.9989  -1005.86
    0:01:30   26998.5    357.95 6519736.0    5642.3                             58.9988  -1005.86
    0:01:30   26998.5    357.95 6519736.0    5642.3                             58.9988  -1005.86
    0:01:31   26998.5    357.95 6519736.0    5642.3                             58.9988  -1005.86
    0:01:31   26998.5    357.95 6519736.0    5642.3                             58.9987  -1005.86
    0:01:31   26998.5    357.95 6519736.0    5642.3                             58.9986  -1005.86
    0:01:31   26998.5    357.95 6519736.0    5642.3                             58.9986  -1005.86
    0:01:31   26998.5    357.95 6519736.0    5642.3                             58.9985  -1005.86
    0:01:31   26998.5    357.95 6519736.0    5642.3                             58.9985  -1005.86
    0:01:31   26998.5    357.95 6519736.0    5642.3                             58.9984  -1005.86
    0:01:31   26998.5    357.95 6519736.0    5642.3                             58.9983  -1005.86
    0:01:32   26998.5    357.95 6519736.0    5642.3                             58.9983  -1005.86
    0:01:32   26998.5    357.95 6519736.0    5642.3                             58.9982  -1005.86
    0:01:32   26998.5    357.95 6519736.0    5642.3                             58.9982  -1005.86
    0:01:32   26998.5    357.95 6519736.0    5642.3                             58.9981  -1005.86
    0:01:32   26998.5    357.95 6519736.0    5642.3                             58.9980  -1005.86
    0:01:33   26998.5    357.95 6519736.0    5642.3                             58.9980  -1005.86
    0:01:33   26998.5    357.95 6519736.0    5642.3                             58.9979  -1005.86
    0:01:33   26998.5    357.95 6519736.0    5642.3                             58.9978  -1005.86
    0:01:33   26998.5    357.95 6519736.0    5642.3                             58.9978  -1005.86
    0:01:33   26998.5    357.95 6519736.0    5642.3                             58.9977  -1005.86
    0:01:33   26998.5    357.95 6519736.0    5642.3                             58.9977  -1005.86
    0:01:33   26998.5    357.95 6519736.0    5642.3                             58.9976  -1005.86
    0:01:34   26998.5    357.95 6519736.0    5642.3                             58.9975  -1005.86
    0:01:34   26998.5    357.95 6519736.0    5642.3                             58.9975  -1005.86
    0:01:34   26998.5    357.95 6519736.0    5642.3                             58.9974  -1005.86
    0:01:34   26998.5    357.95 6519736.0    5642.3                             58.9974  -1005.86
    0:01:34   26998.5    357.95 6519736.0    5642.3                             58.9973  -1005.86
    0:01:34   26998.5    357.95 6519736.0    5642.3                             58.9972  -1005.86
    0:01:34   26998.5    357.95 6519736.0    5642.3                             58.9972  -1005.86
    0:01:34   26998.5    357.95 6519736.0    5642.3                             58.9971  -1005.86
    0:01:34   26998.5    357.95 6519736.0    5642.3                             58.9970  -1005.86
    0:01:34   26998.5    357.95 6519736.0    5642.3                             58.9970  -1005.86
    0:01:35   26998.5    357.95 6519736.0    5642.3                             58.9969  -1005.86
    0:01:35   26998.5    357.95 6519736.0    5642.3                             58.9969  -1005.86
    0:01:35   26998.5    357.95 6519736.0    5642.3                             58.9968  -1005.86
    0:01:35   26998.5    357.95 6519736.0    5642.3                             58.9967  -1005.86
    0:01:35   26998.5    357.95 6519736.0    5642.3                             58.9967  -1005.86
    0:01:35   26998.5    357.95 6519736.0    5642.3                             58.9966  -1005.86
    0:01:35   26998.5    357.95 6519736.0    5642.3                             58.9966  -1005.86
    0:01:35   26998.5    357.95 6519736.0    5642.3                             58.9965  -1005.86
    0:01:35   26998.5    357.95 6519736.0    5642.3                             58.9964  -1005.86
    0:01:35   26998.5    357.95 6519736.0    5642.3                             58.9964  -1005.86
    0:01:35   26998.5    357.95 6519736.0    5642.3                             58.9963  -1005.86
    0:01:35   26998.5    357.95 6519736.0    5642.3                             58.9963  -1005.86
    0:01:35   26998.5    357.95 6519736.0    5642.3                             58.9962  -1005.86
    0:01:35   26998.5    357.95 6519736.0    5642.3                             58.9961  -1005.86
    0:01:35   26998.5    357.95 6519736.0    5642.3                             58.9961  -1005.86
    0:01:35   26998.5    357.95 6519736.0    5642.3                             58.9960  -1005.86
    0:01:35   26998.5    357.95 6519736.0    5642.3                             58.9959  -1005.86
    0:01:35   26998.5    357.95 6519736.0    5642.3                             58.9959  -1005.86
    0:01:35   26998.5    357.95 6519736.0    5642.3                             58.9958  -1005.86
    0:01:35   26998.5    357.95 6519736.0    5642.3                             58.9958  -1005.86
    0:01:35   26998.5    357.95 6519736.0    5642.3                             58.9957  -1005.86
    0:01:35   26998.5    357.95 6519736.0    5642.3                             58.9956  -1005.86
    0:01:36   26998.5    357.95 6519736.0    5642.3                             58.9956  -1005.86
    0:01:36   26998.5    357.95 6519736.0    5642.3                             58.9955  -1005.86
    0:01:36   26998.5    357.95 6519736.0    5642.3                             58.9954  -1005.86
    0:01:36   26998.5    357.95 6519736.0    5642.3                             58.9954  -1005.86
    0:01:36   26998.5    357.95 6519736.0    5642.3                             58.9953  -1005.86
    0:01:36   26998.5    357.95 6519736.0    5642.3                             58.9953  -1005.86
    0:01:36   26998.5    357.95 6519736.0    5642.3                             58.9952  -1005.86
    0:01:36   26998.5    357.95 6519736.0    5642.3                             58.9951  -1005.86
    0:01:36   26998.5    357.95 6519736.0    5642.3                             58.9951  -1005.86
    0:01:36   26998.5    357.95 6519736.0    5642.3                             58.9951  -1005.86
    0:01:39   26998.5    357.95 6519736.0    5642.3                             58.9951  -1005.86
    0:01:39   26998.5    357.95 6519736.0    5642.3                             58.9950  -1005.86
    0:01:39   26998.5    357.95 6519736.0    5642.3                             58.9950  -1005.86
    0:01:39   26998.5    357.95 6519736.0    5642.3                             58.9950  -1005.86
    0:01:39   26998.5    357.95 6519736.0    5642.3                             58.9950  -1005.86
    0:01:39   26998.5    357.95 6519736.0    5642.3                             58.9949  -1005.86
    0:01:40   26998.5    357.95 6519736.0    5642.3                             58.9949  -1005.86
    0:01:40   26998.5    357.95 6519736.0    5642.3                             58.9949  -1005.86
    0:01:40   26998.5    357.95 6519736.0    5642.3                             58.9949  -1005.86
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9949  -1005.86
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9948  -1005.86
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9948  -1005.86
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9948  -1005.86
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9948  -1005.86
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9947  -1005.86
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9947  -1005.86
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9947  -1005.86
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9947  -1005.86
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9946  -1005.86
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9946  -1005.86
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9946  -1005.86
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9946  -1005.86
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9946  -1005.86
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9945  -1005.86
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9945  -1005.86
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9944  -1005.86
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9944  -1005.86
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9944  -1005.86
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9943  -1005.86
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9942  -1005.86
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9942  -1005.86
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9941  -1005.71
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9940  -1005.71
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9939  -1005.71
    0:01:40   26998.5    357.95 6519736.5    5642.3                             58.9939  -1005.71
    0:01:40   26998.5    357.95 6519737.0    5642.3                             58.9938  -1005.71
    0:01:40   26998.5    357.95 6519737.0    5642.3                             58.9937  -1005.71
    0:01:40   26998.5    357.95 6519737.0    5642.3                             58.9936  -1005.71
    0:01:40   26998.5    357.95 6519737.0    5642.3                             58.9936  -1005.71
    0:01:40   26998.5    357.95 6519737.0    5642.3                             58.9935  -1005.71
    0:01:40   26998.5    357.95 6519737.0    5642.3                             58.9934  -1005.71
    0:01:40   26998.5    357.95 6519737.0    5642.3                             58.9933  -1005.71
    0:01:40   26998.5    357.95 6519737.0    5642.3                             58.9932  -1005.71
    0:01:40   26998.5    357.95 6519737.0    5642.3                             58.9932  -1005.71
    0:01:40   26998.5    357.95 6519737.0    5642.3                             58.9931  -1005.71
    0:01:40   26998.5    357.95 6519737.0    5642.3                             58.9930  -1005.71
    0:01:40   26998.5    357.95 6519737.0    5642.3                             58.9929  -1005.71
    0:01:40   26998.5    357.95 6519737.0    5642.3                             58.9929  -1005.71
    0:01:40   26998.5    357.95 6519737.0    5642.3                             58.9928  -1005.71
    0:01:40   26998.5    357.95 6519737.0    5642.3                             58.9927  -1005.71
    0:01:40   26998.5    357.95 6519737.0    5642.3                             58.9926  -1005.71
    0:01:40   26998.5    357.95 6519737.0    5642.3                             58.9926  -1005.38
    0:01:40   26998.5    357.95 6519737.0    5642.3                             58.9925  -1005.38
    0:01:40   26998.5    357.95 6519738.0    5642.3                             58.9924  -1005.38
    0:01:40   26998.5    357.95 6519738.0    5642.3                             58.9923  -1005.38
    0:01:40   26998.5    357.95 6519738.0    5642.3                             58.9923  -1005.38
    0:01:40   26998.5    357.95 6519738.0    5642.3                             58.9922  -1005.38
    0:01:40   26998.5    357.95 6519738.0    5642.3                             58.9921  -1005.39
    0:01:40   26998.5    357.95 6519738.0    5642.3                             58.9920  -1005.39
    0:01:40   26998.5    357.95 6519738.0    5642.3                             58.9920  -1005.39
    0:01:40   26998.5    357.95 6519738.0    5642.3                             58.9920  -1005.39
    0:01:41   26998.5    357.95 6519738.0    5642.3                             58.9920  -1005.39
    0:01:41   26998.5    357.95 6519738.0    5642.3                             58.9920  -1005.39
    0:01:41   26998.5    357.95 6519738.0    5642.3                             58.9919  -1005.39
    0:01:41   26998.5    357.95 6519738.0    5642.3                             58.9919  -1005.39
    0:01:41   26998.5    357.95 6519738.0    5642.3                             58.9918  -1005.39
    0:01:41   26998.5    357.95 6519738.0    5642.3                             58.9918  -1005.39
    0:01:41   26998.5    357.95 6519738.0    5642.3                             58.9917  -1005.39
    0:01:41   26998.5    357.95 6519738.5    5642.3                             58.9917  -1005.39
    0:01:41   26998.5    357.95 6519738.5    5642.3                             58.9916  -1005.39
    0:01:41   26998.5    357.95 6519738.5    5642.3                             58.9916  -1005.39
    0:01:41   26998.5    357.95 6519739.0    5642.3                             58.9916  -1005.39
    0:01:41   26998.5    357.95 6519739.0    5642.3                             58.9915  -1005.39
    0:01:41   26998.5    357.95 6519739.0    5642.3                             58.9915  -1005.39
    0:01:41   26998.5    357.95 6519739.0    5642.3                             58.9914  -1005.39
    0:01:41   26998.5    357.95 6519739.0    5642.3                             58.9914  -1005.39
    0:01:41   26998.5    357.95 6519739.0    5642.3                             58.9913  -1005.39
    0:01:41   26998.5    357.95 6519739.0    5642.3                             58.9913  -1005.39
    0:01:41   26998.5    357.95 6519739.0    5642.3                             58.9912  -1005.39
    0:01:41   26998.5    357.95 6519739.0    5642.3                             58.9912  -1005.39
    0:01:41   26998.5    357.95 6519739.0    5642.3                             58.9911  -1005.39
    0:01:41   26998.5    357.95 6519739.0    5642.3                             58.9911  -1005.39
    0:01:41   26998.5    357.95 6519739.0    5642.3                             58.9910  -1005.39
    0:01:41   26998.5    357.95 6519739.0    5642.3                             58.9910  -1005.39
    0:01:41   26998.5    357.95 6519739.0    5642.3                             58.9909  -1005.39
    0:01:41   26998.5    357.95 6519739.0    5642.3                             58.9909  -1005.39
    0:01:41   26998.5    357.95 6519739.0    5642.3                             58.9908  -1005.39
    0:01:41   26998.5    357.95 6519739.0    5642.3                             58.9908  -1005.39
    0:01:41   26998.5    357.95 6519739.0    5642.3                             58.9907  -1005.39
    0:01:41   26998.5    357.95 6519739.0    5642.3                             58.9907  -1005.39

  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                                          
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:01:42   26998.5    357.95 6519730.0    5642.3                             58.9910  -1005.39
    0:01:42   26998.5    357.95 6519730.0    5642.3                             58.9910  -1005.39
    0:01:42   26998.5    357.95 6519730.0    5642.3                             58.9910  -1005.39
    0:01:42   26998.6    357.95 6519726.0    5642.3                             58.9910  -1004.31
    0:01:42   26998.6    357.95 6519726.0    5642.3                             58.9910  -1004.31
    0:01:42   26998.6    357.95 6519726.0    5642.3                             58.9910  -1004.31
    0:01:42   26998.6    357.95 6519726.0    5642.3                             58.9910  -1004.31
    0:01:42   26998.6    357.95 6519726.0    5642.3                             58.9910  -1004.31
    0:01:42   26998.6    357.95 6519726.0    5642.3                             58.9910  -1004.31
    0:01:46   26998.6    357.95 6519726.0    5642.3                             58.9910  -1004.31
    0:01:46   26998.6    357.95 6519726.0    5642.3                             58.9910  -1004.31
    0:01:46   26998.6    357.95 6519726.0    5642.3                             58.9910  -1004.31
    0:01:50   26998.5    357.95 6519724.0    5642.3                             58.9908  -1004.31
    0:01:50   26998.5    357.95 6519724.0    5642.3                             58.9908  -1004.31
    0:01:50   26998.5    357.95 6519724.0    5642.3                             58.9908  -1004.31
    0:01:50   26998.5    357.95 6519724.0    5642.3                             58.9908  -1004.31
    0:01:55   26998.5    357.95 6519724.0    5642.3                             58.9908  -1004.31
    0:01:56   26998.5    357.95 6519721.5    5642.3                             58.9908  -1004.31
    0:01:59   26998.5    357.95 6519721.5    5642.3                             58.9909  -1004.31
    0:02:26   26998.8    357.95 6519721.0    5642.3                             58.9911  -1004.31
    0:02:26   26998.8    357.95 6519721.0    5642.3                             58.9911  -1004.31
    0:02:26   26998.8    357.95 6519721.0    5642.3                             58.9911  -1004.31
    0:02:27   26998.8    357.95 6519721.0    5642.3                             58.9908  -1004.13
    0:02:27   26998.8    357.95 6519721.0    5642.3                             58.9908  -1004.13
    0:02:27   26998.8    357.95 6519721.0    5642.3                             58.9908  -1004.13
    0:02:38   26998.8    357.95 6519722.0    5642.3                             58.9909  -1004.13
    0:02:38   26998.8    357.95 6519722.0    5642.3                             58.9909  -1004.13
    0:02:45   26998.8    357.95 6519721.5    5642.3                             58.9910  -1004.12
    0:02:45   26998.8    357.95 6519721.5    5642.3                             58.9910  -1004.12
    0:02:45   26998.8    357.95 6519721.5    5642.3                             58.9910  -1004.12
    0:02:46   26999.0    357.95 6519721.5    5642.3                             58.9910  -1003.88
    0:02:46   26999.0    357.95 6519721.5    5642.3                             58.9910  -1003.88
    0:02:46   26999.0    357.95 6519721.5    5642.3                             58.9910  -1003.88
    0:02:48   26998.9    357.95 6519717.0    5642.3                             58.9910  -1003.88
    0:02:51   26998.9    357.95 6519715.0    5642.3                             58.9911  -1003.88
    0:03:05   26998.8    357.95 6519712.0    5642.3                             58.9911  -1003.88
    0:03:05   26998.8    357.95 6519712.0    5642.3                             58.9911  -1003.88
    0:03:05   26998.8    357.95 6519712.0    5642.3                             58.9911  -1003.88
    0:03:05   26999.0    357.80 6516692.5    5642.3                             58.9906  -1003.88
    0:03:05   26999.0    357.80 6516692.5    5642.3                             58.9906  -1003.88
    0:03:05   26999.0    357.80 6516692.5    5642.3                             58.9906  -1003.88
    0:03:14   26999.0    357.80 6516693.0    5642.3                             58.9906  -1003.88
    0:03:24   26998.7    357.80 6516685.5    5642.3                             58.9905  -1003.88
    0:03:29   26999.1    357.80 6516685.5    5642.3                             58.9908  -1001.39
    0:03:29   26999.1    357.80 6516685.5    5642.3                             58.9908  -1001.39
    0:03:29   26999.0    357.80 6516685.5    5642.3                             58.9911  -1001.39
    0:03:29   26999.0    357.80 6516685.5    5642.3                             58.9911  -1001.39
    0:03:29   26999.0    357.80 6516685.5    5642.3                             58.9911  -1001.39
    0:03:31   26999.0    357.80 6516672.5    5642.3                             58.9912  -1001.38
    0:03:32   26999.0    357.80 6516667.0    5642.3                             58.9912  -1001.38
    0:03:35   26999.0    357.80 6516658.5    5642.3                             58.9912  -1001.38
    0:03:37   26999.0    357.80 6516658.0    5642.3                             58.9913  -1001.38
    0:03:37   26999.0    357.80 6516658.0    5642.3                             58.9913  -1001.38
    0:03:37   26999.0    357.80 6516658.0    5642.3                             58.9913  -1001.38
    0:03:37   26998.9    357.80 6516658.0    5642.3                             58.9915  -1001.38
    0:03:37   26998.9    357.80 6516658.0    5642.3                             58.9916  -1001.38
    0:03:38   26998.9    357.80 6516657.5    5642.3                             58.9916  -1001.38
    0:03:38   26998.9    357.80 6516657.5    5642.3                             58.9916  -1001.38
    0:03:38   26999.0    357.78 6513285.5    5642.3                             58.9913  -1001.38
    0:03:39   26998.9    357.78 6513193.0    5642.3                             58.9909  -1001.38
    0:03:39   26998.9    357.78 6513168.5    5642.3                             58.9911  -1001.38
    0:03:39   26998.9    357.78 6513168.5    5642.3                             58.9911  -1001.38
    0:03:39   26998.9    357.78 6513168.5    5642.3                             58.9911  -1001.38
    0:03:39   26998.9    357.78 6513161.0    5642.3                             58.9912  -1001.38
    0:03:39   26998.9    357.78 6513161.0    5642.3                             58.9912  -1001.38
    0:03:39   26998.9    357.78 6513186.0    5642.3                             58.9908  -1001.38
    0:03:39   26998.9    357.78 6513186.0    5642.3                             58.9908  -1001.38
    0:03:39   26998.9    357.78 6513186.0    5642.3                             58.9908  -1001.38
    0:03:40   26998.9    357.78 6513168.5    5642.3                             58.9904  -1001.38
    0:03:40   26998.9    357.78 6513168.5    5642.3                             58.9905  -1001.38
    0:03:40   26998.9    357.78 6513164.0    5642.3                             58.9906  -1001.38
    0:03:41   26998.7    357.78 6513164.0    5642.3                             58.9903  -1001.38
    0:03:41   26998.7    357.78 6513164.0    5642.3                             58.9904  -1001.38
    0:03:42   26998.7    357.78 6513165.5    5642.3                             58.9908  -1001.38
    0:03:42   26998.7    357.78 6513165.5    5642.3                             58.9907  -1001.38
    0:03:44   26998.6    357.78 6513165.5    5642.3                             58.9907  -1001.38
    0:03:44   26998.5    357.78 6513170.0    5642.3                             58.9902  -1001.38
    0:03:45   26998.3    357.78 6513170.0    5642.3                             58.9903  -1001.38
    0:03:45   26998.1    357.78 6513170.0    5642.3                             58.9903  -1001.38
    0:03:52   26998.1    357.78 6513170.0    5642.3                             58.9903  -1001.38
    0:03:55   26998.3    357.78 6513170.0    5642.1                             58.9905  -1001.38
    0:03:58   26998.2    357.78 6513169.0    5642.1                             58.9907  -1001.38
    0:03:58   26998.2    357.78 6513169.0    5642.1                             58.9908  -1001.38
    0:04:09   26998.2    357.78 6513146.5    5642.1                             58.9908  -1001.38
    0:04:10   26998.1    357.78 6513144.5    5642.1                             58.9911  -1001.38
    0:04:14   26997.9    357.78 6513144.0    5642.1                             58.9910  -1001.36
    0:04:18   26997.9    357.78 6513144.0    5642.1                             58.9908  -1001.36
    0:04:19   26997.9    357.78 6513144.5    5642.1                             58.9907  -1001.36
    0:04:20   26997.9    357.78 6513135.5    5642.1                             58.9911  -1001.36
    0:04:20   26998.3    357.78 6513135.5    5641.9                             58.9917  -1001.36
    0:04:22   26998.3    357.78 6513135.5    5641.9                             58.9917  -1001.36
    0:04:23   26998.2    357.78 6513135.5    5641.9                             58.9915  -1001.36
    0:04:27   26998.2    357.78 6513147.0    5641.9                             58.9916  -1001.36
    0:04:27   26998.2    357.78 6513147.0    5641.9                             58.9916  -1001.36
    0:04:27   26998.2    357.78 6513147.0    5641.9                             58.9916  -1001.36
    0:04:27   26998.0    357.78 6513147.0    5641.9                             58.9916  -1001.36
    0:04:28   26998.0    357.78 6513148.0    5641.9                             58.9915  -1001.36
    0:04:28   26998.0    357.78 6513148.0    5641.9                             58.9918  -1001.36
    0:04:28   26998.0    357.78 6513148.0    5641.9                             58.9918  -1001.36
    0:04:30   26998.0    357.78 6513178.5    5641.9                             58.9908  -1001.36
    0:04:30   26998.0    357.78 6513178.5    5641.9                             58.9908  -1001.36
    0:04:30   26998.0    357.78 6513178.5    5641.9                             58.9908  -1001.36
    0:04:30   26997.9    357.78 6513178.5    5641.9                             58.9908  -1001.36
    0:04:31   26997.9    357.78 6513178.5    5641.9                             58.9908  -1001.36
    0:04:31   26997.8    357.78 6513178.5    5641.9                             58.9908  -1001.36
    0:04:37   26997.8    357.78 6513175.5    5641.9                             58.9908  -1001.36
    0:04:40   26997.8    357.78 6513175.5    5641.9                             58.9905  -1001.36
    0:04:41   26997.8    357.78 6513174.5    5641.9                             58.9907  -1001.36
    0:04:41   26997.8    357.78 6513174.5    5641.9                             58.9907  -1001.36
    0:04:41   26997.8    357.78 6513174.5    5641.9                             58.9907  -1001.36
    0:05:00   26997.6    357.78 6513174.5    5641.9                             58.9903  -1001.36
    0:05:00   26997.6    357.78 6513174.5    5641.9                             58.9903  -1001.36
    0:05:06   26997.4    357.78 6513171.0    5641.9                             58.9901  -1001.36
    0:05:16   26997.1    357.78 6513168.0    5641.9                             58.9882  -1001.36
    0:05:17   26996.8    357.78 6513163.5    5641.9                             58.9864  -1001.36
    0:05:18   26996.4    357.78 6513163.5    5639.4                             58.9861  -1001.36
Information: route_opt running in 4 threads . (ROPT-031)

                                  TOTAL                                                          
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:05:18   26996.4    357.78 6511007.5    5639.4 flag_ded0                   58.9860  -1001.36
    0:05:19   26996.2    357.24 6509389.5    5639.4 flag_ded_alu                58.9848  -1001.36
    0:05:21   26995.0    354.17 6507991.0    5639.4 fifo0/data_mem_reg_28__51_/ss   58.9773  -1001.36
    0:05:23   26995.3    354.17 6508271.0    5639.4 fifo2/clk_gate_data_mem_reg_6__5_latch/en   58.9794  -1001.36
    0:05:23   26995.3    354.17 6508271.0    5639.4 fifo2/clk_gate_data_mem_reg_6__5_latch/en   58.9794  -1001.36
    0:05:23   26995.3    354.17 6508271.0    5639.4 fifo2/clk_gate_data_mem_reg_6__5_latch/en   58.9794  -1001.36
    0:05:25   26995.4    354.11 6508900.5    5639.4 fifo0/clk_gate_data_mem_reg_27__latch/te   58.9799  -1001.36
    0:05:26   26995.4    354.11 6508660.5    5639.4 fifo2/cnt_data_reg_3_/d     58.9801  -1001.36
    0:05:26   26995.7    349.39 6510457.0    5639.4 fifo0/clk_gate_data_mem_reg_27__latch/te   58.9804  -1001.36
    0:05:26   26995.7    349.39 6510457.0    5639.4 fifo0/clk_gate_data_mem_reg_27__latch/te   58.9804  -1001.36
    0:05:27   26995.3    348.57 6510511.5    5639.4 fifo2/clk_gate_data_mem_reg_28__4_latch/en   58.9787  -1001.36
    0:05:28   26995.0    347.06 6509624.0    5639.4 fifo0/clk_gate_data_mem_reg_27__latch/te   58.9769  -1001.36
    0:05:28   26995.0    347.06 6509624.0    5639.4 fifo0/clk_gate_data_mem_reg_27__latch/te   58.9769  -1001.36
    0:05:28   26995.7    346.45 6509792.5    5639.4 fifo2/clk_gate_data_mem_reg_1__0_latch/en   58.9796  -1001.36
    0:05:28   26996.4    346.68 6508955.0    5639.4 fifo2/cnt_data_reg_3_/d     58.9801  -1001.36
    0:05:29   26995.9    346.68 6508867.5    5639.4 fifo2/clk_gate_data_mem_reg_28__4_latch/en   58.9786  -1001.36
    0:05:29   26995.8    346.68 6508252.5    5639.4 fifo2/clk_gate_data_mem_reg_1__0_latch/en   58.9775  -1001.36
    0:05:29   26995.9    346.68 6507327.0    5639.4 fifo0/data_mem_reg_18__70_/ss   58.9783  -1001.36
    0:05:31   26996.2    346.68 6506820.0    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_7_/d   58.9798  -1001.36
    0:05:31   26996.4    346.68 6506705.5    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_59_/d   58.9807  -1001.36
    0:05:31   26995.9    346.68 6506717.5    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_59_/d   58.9796  -1001.36
    0:05:31   26996.1    346.68 6506709.0    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_7_/d   58.9799  -1001.36
    0:05:32   26996.2    346.68 6506654.0    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_59_/d   58.9804  -1001.36
    0:05:32   26996.4    346.68 6506638.0    5639.4 check_ecc_alu0/gen_ecc_alu0_ecc_reg_1_/d   58.9808  -1000.97
    0:05:32   26996.4    346.68 6506638.0    5639.4 check_ecc_alu0/gen_ecc_alu0_ecc_reg_1_/d   58.9808  -1000.97
    0:05:32   26996.4    346.68 6506638.0    5639.4 check_ecc_alu0/gen_ecc_alu0_ecc_reg_1_/d   58.9808  -1000.97
    0:05:32   26995.9    346.68 6506634.5    5639.4 check_ecc_alu0/gen_ecc_alu0_ecc_reg_1_/d   58.9773  -1000.97
    0:05:33   26995.9    346.68 6506631.0    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_87_/d   58.9770  -1000.97
    0:05:33   26996.2    346.68 6506626.0    5639.4 check_ecc_alu0/gen_ecc_alu0_ecc_reg_8_/d   58.9789  -1000.77
    0:05:33   26996.5    346.68 6506320.0    5639.4 check_ecc_in0_secded_in0_data_tmp_reg_55_/d   58.9796  -1000.77
    0:05:34   26995.6    346.68 6506334.0    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_87_/d   58.9770  -1000.77
    0:05:35   26995.5    346.68 6506330.5    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_88_/d   58.9768  -1000.77
    0:05:36   26995.7    346.68 6506321.5    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_96_/d   58.9773  -1000.77
    0:05:36   26996.1    346.68 6506271.5    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_64_/d   58.9785  -1000.77
    0:05:37   26996.1    346.68 6506265.0    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_55_/d   58.9789  -1000.77
    0:05:37   26996.1    346.68 6506280.5    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_96_/d   58.9786  -1000.77
    0:05:38   26996.1    346.68 6506244.0    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_55_/d   58.9790  -1000.77
    0:05:38   26996.0    346.68 6506226.0    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_55_/d   58.9790  -1000.77
    0:05:39   26996.5    346.68 6506220.5    5639.4 check_ecc_alu0/gen_ecc_alu0_ecc_reg_5_/d   58.9822  -1000.76
    0:05:39   26996.4    346.68 6506213.0    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_123_/d   58.9817  -1000.76
    0:05:39   26996.4    346.68 6506211.5    5639.4 check_ecc_alu0/gen_ecc_alu0_ecc_reg_1_/d   58.9826  -1000.76
    0:05:39   26996.4    346.68 6506190.5    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_87_/d   58.9828  -1000.76
    0:05:39   26996.4    346.68 6506190.5    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_87_/d   58.9828  -1000.76
    0:05:39   26996.4    346.68 6506190.5    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_87_/d   58.9828  -1000.76
    0:05:39   26995.9    346.68 6506218.0    5639.4 check_ecc_in0_secded_in0_data_tmp_reg_55_/d   58.9829  -1000.76
Information: route_opt running in 4 threads . (ROPT-031)
    0:05:40   26995.6    346.68 6493542.0    5639.4 flag_ded_alu                58.9814  -1000.76
    0:05:40   26995.6    346.68 6493542.0    5639.4 flag_ded_alu                58.9814  -1000.76
    0:05:40   26995.6    346.68 6493542.0    5639.4 flag_ded_alu                58.9814  -1000.76
    0:05:41   26995.5    346.68 6476924.5    5639.4 flag_ded_alu                58.9808  -1000.76
    0:05:43   26995.5    346.68 6475479.0    5639.4 flag_ded_alu                58.9811  -1000.76
    0:05:43   26995.6    346.68 6492176.5    5639.4 flag_ded_alu                58.9817  -1000.76
    0:05:46   26995.5    346.32 6491246.0    5639.4 fifo0/clk_gate_data_mem_reg_27__latch/te   58.9820  -1000.76
    0:05:46   26995.5    346.32 6491246.0    5639.4 fifo0/clk_gate_data_mem_reg_27__latch/te   58.9820  -1000.76
    0:05:48   26995.4    346.33 6491229.5    5639.4 fifo0/data_mem_reg_28__49_/ss   58.9811  -1000.76
    0:05:49   26995.6    346.33 6491135.5    5639.4 fifo2/clk_gate_data_mem_reg_13__7_latch/en   58.9820  -1000.76
    0:05:49   26995.6    346.33 6491135.5    5639.4 fifo2/clk_gate_data_mem_reg_13__7_latch/en   58.9820  -1000.76
    0:05:49   26995.6    346.33 6491135.5    5639.4 fifo2/clk_gate_data_mem_reg_13__7_latch/en   58.9820  -1000.76
    0:05:50   26995.8    346.33 6491172.5    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_74_/d   58.9824  -1000.76
    0:05:50   26995.9    346.33 6491167.5    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_93_/d   58.9827  -1000.76
    0:05:51   26995.7    346.33 6491165.5    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_59_/d   58.9822  -1000.76
    0:05:51   26995.7    346.33 6491084.0    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_59_/d   58.9825  -1000.76
    0:05:52   26995.7    346.33 6491074.5    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_74_/d   58.9822  -1000.76
    0:05:53   26995.6    346.33 6491071.0    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_19_/d   58.9822  -1000.76
    0:05:58   26995.6    346.33 6491066.0    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_74_/d   58.9819  -1000.76
    0:05:59   26995.7    346.33 6491067.0    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_81_/d   58.9838  -1000.76
    0:05:59   26995.8    346.33 6491057.0    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_7_/d   58.9845  -1000.76
Information: route_opt running in 4 threads . (ROPT-031)
    0:06:15   26996.1    346.33 6490568.5    5639.4 fifo2/clk_gate_data_mem_reg_30__7_latch/en   58.9864  -1000.76
    0:06:16   26995.8    345.72 6491056.5    5639.4 fifo0/clk_gate_data_mem_reg_27__latch/te   58.9848  -1000.76
    0:06:17   26996.0    343.27 6475345.0    5639.4 fifo0/data_mem_reg_28__51_/ss   58.9864  -1000.76
    0:06:20   26996.0    343.28 6473760.0    5639.4 fifo0/clk_gate_data_mem_reg_27__latch/te   58.9862  -1000.76
    0:06:22   26996.0    343.28 6471929.0    5639.4 fifo0/data_mem_reg_28__51_/ss   58.9862  -1000.76
    0:06:24   26996.0    343.28 6471420.5    5639.4 fifo0/clk_gate_data_mem_reg_4__0_latch/en   58.9862  -1000.76
    0:06:24   26996.0    343.28 6471420.5    5639.4 fifo0/clk_gate_data_mem_reg_4__0_latch/en   58.9862  -1000.76
    0:06:24   26996.0    343.28 6471420.5    5639.4 fifo0/clk_gate_data_mem_reg_4__0_latch/en   58.9862  -1000.76
    0:06:24   26995.7    343.28 6471392.5    5639.4 fifo0/data_mem_reg_18__70_/ss   58.9847  -1000.76
    0:06:28   26995.7    343.28 6471356.5    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_15_/d   58.9846  -1000.76


  Beginning Phase 1 Design Rule Fixing  (min_path)  (max_capacitance)  (max_fanout)  (min_capacitance)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------
Information: route_opt running in 4 threads . (ROPT-031)

                                  TOTAL                                                          
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:06:29   26995.8    343.28 6471356.5    5639.4 init_mask_alu0_seed5_reg_97_/si   58.9846  -1000.36
    0:06:29   26995.8    343.28 6471356.5    5639.4 init_mask_alu0_seed5_reg_97_/si   58.9846  -1000.36
    0:06:29   26996.0    343.28 6471356.5    5639.4 alu_core0_tmp_add_reg_48_/si   58.9846   -995.34
    0:06:29   26996.1    343.28 6471356.5    5639.4 init_mask_alu0_seed0_reg_65_/si   58.9846   -990.79
    0:06:29   26996.1    343.28 6471356.5    5639.4 init_mask_alu0_seed0_reg_65_/si   58.9846   -990.79
    0:06:29   26996.2    343.28 6471356.5    5639.4 check_ecc_in0_secded_in0_data_tmp_reg_24_/si   58.9846   -990.62
    0:06:29   26996.2    343.28 6471356.5    5639.4 alu_core0_dout_reg_52_/si   58.9829   -986.65
    0:06:29   26996.3    343.28 6471356.5    5639.4 init_mask_alu0_mask_reg_0__30_/si   58.9829   -984.72
    0:06:29   26996.5    343.28 6471356.5    5639.4 init_mask_alu0_seed0_reg_52_/si   58.9829   -982.97
    0:06:29   26996.6    343.28 6471356.5    5639.4 check_ecc_in0_secded_in0_data_tmp_reg_25_/si   58.9829   -982.92
    0:06:29   26996.7    343.28 6471354.0    5639.4 alu_core0_dout_reg_52_/d    58.9829   -979.25
    0:06:29   26996.9    343.28 6471354.0    5639.4 init_mask_alu0_seed0_reg_44_/si   58.9829   -978.69
    0:06:29   26997.0    343.28 6471354.0    5639.4 init_mask_alu0_mask_reg_2__78_/si   58.9830   -978.46
    0:06:29   26997.2    343.28 6471354.0    5639.4 init_mask_alu0_seed1_reg_121_/si   58.9830   -978.21
    0:06:29   26997.3    343.28 6471354.0    5639.4 init_mask_alu0_mask_reg_1__34_/si   58.9830   -975.66
    0:06:29   26997.4    343.28 6471354.0    5639.4 alu_core0_dout_reg_52_/d    58.9830   -974.35
    0:06:29   26997.6    343.28 6471354.0    5639.4 init_mask_alu0_mask_reg_0__19_/si   58.9830   -973.71
    0:06:29   26997.7    343.28 6471354.0    5639.4 init_mask_alu0_mask_reg_0__76_/si   58.9830   -972.72
    0:06:29   26997.9    343.28 6471354.0    5639.4 check_ecc_in0_secded_in0_data_tmp_reg_34_/si   58.9830   -972.45
    0:06:29   26998.0    343.28 6471354.0    5639.4 init_mask_alu0_mask_reg_5__16_/si   58.9830   -970.43
    0:06:29   26998.0    343.28 6471354.0    5639.4 init_mask_alu0_mask_reg_5__16_/si   58.9830   -970.43
    0:06:29   26998.1    343.28 6471354.0    5639.4 init_mask_alu0_mask_reg_6__48_/si   58.9830   -964.96
    0:06:29   26998.1    343.28 6471354.0    5639.4 init_mask_alu0_mask_reg_6__48_/si   58.9830   -964.96
    0:06:29   26998.3    343.28 6471354.0    5639.4 init_mask_alu0_mask_reg_3__29_/si   58.9831   -964.09
    0:06:29   26998.5    343.28 6471354.0    5639.4 alu_core0_dout_reg_15_/si   58.9827   -961.89
    0:06:29   26998.6    343.28 6471354.0    5639.4 alu_core0_dout_reg_57_/d    58.9827   -961.08
    0:06:29   26998.8    343.28 6471354.0    5639.4 init_mask_alu0_mask_reg_0__111_/si   58.9827   -958.96
    0:06:29   26998.9    343.28 6471354.0    5639.4 alu_core0_dout_reg_33_/d    58.9827   -957.69
    0:06:29   26999.1    343.28 6471354.0    5639.4 init_mask_alu0_mask_reg_3__82_/si   58.9827   -956.99
    0:06:29   26999.2    343.28 6471354.0    5639.4 check_ecc_in0_secded_in0_data_encoded_reg_43_/si   58.9827   -956.06
    0:06:29   26999.3    343.28 6471354.0    5639.4 alu_core0_dout_reg_57_/d    58.9828   -954.03
    0:06:29   26999.5    343.28 6471354.0    5639.4 init_mask_alu0_seed0_reg_110_/si   58.9828   -953.00
    0:06:29   26999.5    343.28 6471354.0    5639.4 alu_core0_dout_reg_15_/si   58.9853   -952.23
    0:06:29   26999.6    343.28 6471354.0    5639.4 init_mask_alu0_mask_reg_0__21_/si   58.9854   -950.52
    0:06:29   26999.8    343.28 6471354.0    5639.4 init_mask_alu0_mask_reg_4__65_/si   58.9854   -944.29
    0:06:29   26999.8    343.28 6471354.0    5639.4 init_mask_alu0_mask_reg_4__65_/si   58.9854   -944.29
    0:06:29   27000.0    343.28 6471351.5    5639.4 alu_core0_dout_reg_1_/si    58.9854   -929.04
    0:06:29   27000.0    343.28 6471351.5    5639.4 alu_core0_dout_reg_1_/si    58.9854   -929.04
    0:06:29   27000.0    343.28 6471351.5    5639.4 alu_core0_dout_reg_96_/d    58.9845   -928.78
    0:06:29   27000.1    343.28 6471351.5    5639.4 init_mask_alu0_mask_reg_4__68_/si   58.9845   -927.76
    0:06:29   27000.2    343.28 6471351.5    5639.4 init_mask_alu0_seed1_reg_75_/si   58.9846   -927.35
    0:06:29   27000.4    343.28 6471351.5    5639.4 init_mask_in0_seed6_reg_15_/si   58.9846   -924.17
    0:06:29   27000.4    343.28 6471351.5    5639.4 init_mask_in0_seed6_reg_15_/si   58.9846   -924.17
    0:06:29   27000.5    343.28 6471351.5    5639.4 init_mask_alu0_seed4_reg_27_/si   58.9846   -922.97
    0:06:29   27000.7    343.28 6471351.5    5639.4 init_mask_alu0_seed5_reg_127_/si   58.9846   -922.41
    0:06:29   27000.7    343.28 6471351.5    5639.4 init_mask_alu0_seed5_reg_127_/si   58.9846   -922.41
    0:06:29   27000.8    343.28 6471351.5    5639.4 gen_ecc_in1_ecc_reg_2_/si   58.9846   -916.13
    0:06:29   27000.8    343.28 6471351.5    5639.4 gen_ecc_in1_ecc_reg_2_/si   58.9846   -916.13
    0:06:29   27000.9    343.28 6471351.5    5639.4 init_mask_in0_seed4_reg_24_/si   58.9846   -914.43
    0:06:30   27001.0    343.28 6471351.5    5639.4 alu_core0_dout_reg_15_/si   58.9842   -913.80
    0:06:30   27001.1    343.28 6471351.5    5639.4 init_mask_alu0_seed7_reg_100_/si   58.9842   -912.82
    0:06:30   27001.1    343.28 6471351.5    5639.4 init_mask_alu0_seed7_reg_100_/si   58.9842   -912.82
    0:06:30   27001.2    343.28 6471351.5    5639.4 init_mask_alu0_seed4_reg_124_/si   58.9842   -906.07
    0:06:30   27001.2    343.28 6471351.5    5639.4 init_mask_alu0_seed4_reg_124_/si   58.9842   -906.07
    0:06:30   27001.4    343.28 6471351.5    5639.4 init_mask_alu0_seed4_reg_55_/si   58.9842   -903.98
    0:06:30   27001.5    343.28 6471351.5    5639.4 init_mask_alu0_seed0_reg_35_/si   58.9842   -903.84
    0:06:30   27001.7    343.28 6471351.5    5639.4 alu_core0_dout_reg_42_/d    58.9842   -903.27
    0:06:30   27001.7    343.28 6471349.5    5639.4 alu_core0_dout_reg_61_/d    58.9842   -903.10
    0:06:30   27001.8    343.28 6471349.5    5639.4 alu_core0_dout_reg_15_/si   58.9853   -901.94
    0:06:30   27001.9    343.28 6471349.5    5639.4 init_mask_alu0_seed6_reg_44_/si   58.9853   -900.33
    0:06:30   27001.9    343.28 6471349.5    5639.4 init_mask_alu0_seed6_reg_44_/si   58.9853   -900.33
    0:06:30   27002.0    343.28 6471349.5    5639.4 LOCKUP2/d                   58.9849   -897.66
    0:06:30   27002.2    343.28 6471349.5    5639.4 init_mask_alu0_mask_reg_0__97_/d   58.9849   -897.27
    0:06:30   27002.3    343.28 6471349.5    5639.4 init_mask_alu0_seed1_reg_28_/si   58.9849   -895.88
    0:06:30   27002.4    343.28 6471349.5    5639.4 init_mask_alu0_mask_reg_6__127_/d   58.9849   -895.75
    0:06:30   27002.6    343.28 6471349.5    5639.4 check_ecc_in1_secded_in0_data_rxc_reg_50_/si   58.9845   -895.27
    0:06:30   27002.8    343.28 6471349.5    5639.4 init_mask_alu0_seed6_reg_19_/si   58.9845   -894.53
    0:06:30   27002.8    343.28 6471349.5    5639.4 init_mask_alu0_seed6_reg_19_/si   58.9845   -894.53
    0:06:30   27002.9    343.28 6471349.5    5639.4 init_mask_alu0_seed4_reg_25_/si   58.9845   -893.15
    0:06:30   27003.1    343.28 6471349.5    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_118_/d   58.9845   -892.81
    0:06:30   27003.1    343.28 6471347.0    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_110_/d   58.9845   -892.29
    0:06:30   27003.2    343.28 6471347.0    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_134_/d   58.9845   -892.22
    0:06:30   27003.3    343.28 6471347.0    5639.4 init_mask_alu0_seed5_reg_35_/si   58.9845   -891.43
    0:06:30   27003.3    343.28 6471347.0    5639.4 init_mask_alu0_seed5_reg_35_/si   58.9845   -891.43
    0:06:30   27003.5    343.28 6471347.0    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_110_/d   58.9845   -889.64
    0:06:30   27003.6    343.28 6471347.0    5639.4 alu_core0_dout_reg_53_/d    58.9846   -889.05
    0:06:30   27003.8    343.28 6471347.0    5639.4 init_mask_alu0_mask_reg_0__83_/si   58.9846   -886.38
    0:06:30   27003.9    343.28 6471347.0    5639.4 init_mask_alu0_seed6_reg_25_/si   58.9846   -885.30
    0:06:30   27003.9    343.28 6471347.0    5639.4 init_mask_alu0_seed6_reg_25_/si   58.9846   -885.30
    0:06:30   27004.0    343.28 6471346.5    5639.4 check_ecc_alu0/secded_alu0_data_tmp_reg_123_/d   58.9846   -882.64
    0:06:30   27004.2    343.28 6471350.5    5639.4 check_ecc_alu0/secded_alu0_data_rxc_reg_0_/si   58.9846   -882.51
    0:06:30   27004.2    343.28 6471350.5    5639.4 check_ecc_alu0/secded_alu0_data_rxc_reg_0_/si   58.9846   -882.51
    0:06:30   27004.3    343.28 6471352.5    5639.4 check_ecc_alu0/secded_alu0_data_rxc_reg_27_/si   58.9846   -882.43
    0:06:30   27004.3    343.28 6471352.5    5639.4 check_ecc_alu0/secded_alu0_data_rxc_reg_27_/si   58.9846   -882.43
    0:06:30   27004.5    343.28 6471352.5    5639.4 fifo2/data_mem_reg_27__84_/si   58.9846   -881.02
    0:06:30   27004.6    343.28 6471352.5    5639.4 fifo2/data_mem_reg_21__88_/si   58.9846   -880.24
    0:06:30   27004.7    343.28 6471385.5    5639.4 alu_core0_dout_reg_88_/si   58.9846   -873.66
    0:06:30   27004.7    343.28 6471385.5    5639.4 alu_core0_dout_reg_88_/si   58.9846   -873.66
    0:06:30   27004.9    343.28 6471385.5    5639.4 init_mask_alu0_seed0_reg_41_/si   58.9847   -871.18
    0:06:30   27005.0    343.28 6471385.5    5639.4 fifo2/data_mem_reg_4__68_/si   58.9847   -870.71
    0:06:30   27005.2    343.28 6471385.5    5639.4 fifo2/data_rd_reg_129_/d    58.9847   -869.58
    0:06:30   27005.3    343.28 6471385.5    5639.4 fifo2/data_mem_reg_29__133_/si   58.9847   -869.36
    0:06:30   27005.4    343.28 6471385.5    5639.4 fifo2/data_mem_reg_29__129_/si   58.9847   -868.89
    0:06:30   27005.6    343.28 6471385.5    5639.4 fifo2/data_mem_reg_25__14_/si   58.9847   -868.30
    0:06:30   27005.7    343.28 6471385.5    5639.4 fifo2/data_mem_reg_25__109_/si   58.9847   -867.19
    0:06:30   27005.9    343.28 6471385.5    5639.4 fifo2/data_mem_reg_20__15_/si   58.9847   -865.83
    0:06:30   27006.0    343.28 6471385.5    5639.4 fifo2/data_mem_reg_19__5_/si   58.9848   -865.31
    0:06:30   27006.1    343.28 6471385.5    5639.4 fifo2/data_mem_reg_19__127_/si   58.9848   -865.06
    0:06:31   27006.3    343.28 6471385.5    5639.4 fifo2/data_mem_reg_14__3_/si   58.9848   -865.02
    0:06:31   27006.4    343.28 6471385.5    5639.4 fifo2/data_mem_reg_8__56_/si   58.9848   -864.79
    0:06:31   27006.8    343.28 6471385.5    5639.4 alu_core0_dout_reg_27_/si   58.9864   -854.76
    0:06:31   27006.9    343.28 6471385.5    5639.4 fifo2/data_mem_reg_11__15_/si   58.9865   -854.61
    0:06:31   27007.1    343.28 6471385.5    5639.4 fifo2/data_mem_reg_8__8_/si   58.9865   -853.56
    0:06:31   27007.2    343.28 6471385.5    5639.4 fifo2/data_mem_reg_5__53_/si   58.9865   -852.28
    0:06:31   27007.4    343.28 6471385.5    5639.4 fifo2/data_rd_reg_132_/d    58.9865   -850.04
    0:06:31   27007.5    343.28 6471385.5    5639.4 fifo2/data_mem_reg_26__72_/si   58.9865   -849.98
    0:06:31   27007.6    343.28 6471385.5    5639.4 fifo2/data_mem_reg_29__28_/si   58.9865   -847.69
    0:06:31   27007.8    343.28 6471385.5    5639.4 fifo2/data_mem_reg_0__68_/si   58.9865   -847.26
    0:06:31   27007.9    343.28 6471385.5    5639.4 fifo2/data_mem_reg_18__19_/si   58.9865   -846.31
    0:06:31   27008.1    343.28 6471385.5    5639.4 fifo2/data_mem_reg_19__3_/si   58.9866   -844.19
    0:06:31   27008.2    343.28 6471385.5    5639.4 fifo2/data_mem_reg_20__24_/si   58.9866   -843.36
    0:06:31   27008.3    343.28 6471385.5    5639.4 fifo2/data_rd_reg_89_/d     58.9866   -842.47
    0:06:31   27008.5    343.28 6471385.5    5639.4 fifo2/data_rd_reg_78_/d     58.9866   -842.02
    0:06:31   27008.6    343.28 6471385.5    5639.4 fifo2/data_rd_reg_115_/d    58.9866   -840.65
    0:06:31   27008.7    343.28 6471385.5    5639.4 alu_core0_dout_reg_103_/si   58.9875   -839.74
    0:06:31   27008.9    343.28 6471385.5    5639.4 fifo2/data_rd_reg_78_/d     58.9875   -839.02
    0:06:31   27009.0    343.28 6471385.5    5639.4 fifo2/data_mem_reg_3__93_/si   58.9876   -838.91
    0:06:31   27009.1    343.28 6471385.5    5639.4 fifo2/data_rd_reg_83_/d     58.9876   -836.36
    0:06:31   27009.3    343.28 6471385.5    5639.4 fifo2/data_rd_reg_48_/d     58.9876   -834.81
    0:06:31   27009.4    343.28 6471385.5    5639.4 fifo2/data_mem_reg_15__135_/si   58.9876   -834.72
    0:06:31   27009.6    343.28 6471385.5    5639.4 fifo2/data_mem_reg_14__50_/si   58.9876   -833.67
    0:06:31   27009.7    343.28 6471385.5    5639.4 fifo2/data_mem_reg_10__13_/si   58.9876   -833.57
    0:06:31   27009.8    343.28 6471385.5    5639.4 fifo2/data_mem_reg_14__27_/si   58.9876   -833.45
    0:06:31   27009.8    343.28 6471385.5    5639.4 fifo2/data_rd_reg_69_/d     58.9871   -832.38
    0:06:31   27010.0    343.28 6471385.5    5639.4 fifo2/data_mem_reg_0__73_/si   58.9872   -831.54
    0:06:31   27010.1    343.28 6471385.5    5639.4 fifo2/data_mem_reg_22__21_/si   58.9872   -831.03
    0:06:31   27010.3    343.28 6471385.5    5639.4 fifo2/data_rd_reg_124_/d    58.9872   -831.01
    0:06:32   27010.4    343.28 6471385.5    5639.4 fifo2/data_rd_reg_78_/d     58.9872   -829.47
    0:06:32   27010.5    343.28 6471385.5    5639.4 fifo2/data_rd_reg_83_/si    58.9872   -829.35
    0:06:32   27010.7    343.28 6471385.5    5639.4 fifo2/data_rd_reg_77_/d     58.9872   -828.83
    0:06:32   27010.7    343.28 6471385.5    5639.4 fifo2/data_rd_reg_74_/d     58.9857   -827.97
    0:06:32   27010.8    343.28 6471385.5    5639.4 fifo2/data_rd_reg_76_/d     58.9857   -826.13
    0:06:32   27011.0    343.28 6471385.5    5639.4 fifo2/data_rd_reg_58_/d     58.9857   -825.21
    0:06:32   27011.1    343.28 6471385.5    5639.4 fifo2/data_rd_reg_85_/d     58.9857   -824.04
    0:06:32   27011.2    343.28 6471385.5    5639.4 fifo2/data_mem_reg_24__69_/si   58.9857   -822.88
    0:06:32   27011.3    343.28 6471385.5    5638.4 fifo2/data_mem_reg_8__50_/d   58.9857   -817.46
    0:06:32   27011.3    343.28 6471385.5    5638.4 fifo2/data_mem_reg_8__50_/d   58.9857   -817.46
    0:06:32   27011.4    343.28 6471385.5    5638.4 fifo2/data_rd_reg_77_/d     58.9857   -817.00
    0:06:32   27011.5    343.28 6471385.5    5638.4 fifo2/data_rd_reg_81_/d     58.9857   -815.30
    0:06:32   27011.7    343.28 6471385.5    5638.4 fifo2/data_rd_reg_23_/si    58.9857   -814.50
    0:06:32   27011.7    343.28 6471385.5    5638.4 fifo2/data_rd_reg_23_/si    58.9857   -814.50
    0:06:32   27011.8    343.28 6471385.5    5638.4 fifo2/data_mem_reg_27__83_/si   58.9857   -813.15
    0:06:32   27011.8    343.28 6471385.5    5638.4 fifo2/data_rd_reg_52_/d     58.9868   -811.78
    0:06:32   27011.7    343.28 6471385.5    5638.4 fifo2/LOCKUP3/d             58.9856   -811.45
    0:06:32   27011.8    343.28 6471385.5    5638.4 fifo1/data_mem_reg_30__51_/si   58.9856   -810.59
    0:06:32   27011.9    343.28 6471385.5    5638.5 fifo2/data_mem_reg_20__75_/d   58.9854   -810.31
    0:06:32   27012.0    343.28 6471385.5    5638.5 fifo2/data_rd_reg_77_/d     58.9854   -808.68
    0:06:32   27012.2    343.28 6471385.5    5638.5 fifo2/data_mem_reg_1__71_/si   58.9854   -808.26
    0:06:32   27012.3    343.28 6471385.5    5638.5 fifo2/data_rd_reg_79_/d     58.9855   -806.66
    0:06:32   27012.4    343.28 6471385.5    5638.5 fifo1/data_mem_reg_27__34_/si   58.9855   -804.75
    0:06:32   27012.6    343.28 6471385.5    5638.5 fifo1/data_mem_reg_28__9_/si   58.9855   -804.32
    0:06:32   27012.7    343.28 6471385.5    5636.5 fifo2/data_mem_reg_0__30_/d   58.9844   -784.11
    0:06:32   27012.6    343.28 6471385.5    5636.5 fifo2/data_rd_reg_77_/d     58.9841   -783.07
    0:06:32   27012.6    343.28 6471385.5    5636.5 fifo2/data_rd_reg_79_/d     58.9837   -782.04
    0:06:32   27012.8    343.28 6471385.5    5636.5 fifo1/data_mem_reg_25__36_/si   58.9837   -781.43
    0:06:32   27012.9    343.28 6471385.5    5636.5 fifo1/data_mem_reg_26__4_/si   58.9837   -779.69
    0:06:32   27013.1    343.28 6471385.5    5636.5 fifo1/data_mem_reg_26__15_/si   58.9837   -779.28
    0:06:32   27013.2    343.28 6471385.5    5636.5 fifo2/data_mem_reg_4__84_/d   58.9838   -776.09
    0:06:33   27013.2    343.28 6471385.5    5636.5 fifo2/data_rd_reg_77_/d     58.9846   -775.96
    0:06:33   27013.3    343.28 6471385.5    5636.5 fifo2/data_rd_reg_55_/d     58.9846   -775.51
    0:06:33   27013.4    343.28 6471385.5    5636.5 fifo1/data_mem_reg_23__8_/si   58.9847   -775.13
    0:06:33   27013.6    343.28 6471385.5    5636.5 fifo1/data_mem_reg_16__38_/si   58.9847   -774.60
    0:06:33   27013.7    343.28 6471385.5    5636.5 fifo1/data_mem_reg_16__30_/si   58.9847   -773.13
    0:06:33   27013.9    343.28 6471385.5    5636.5 fifo1/data_mem_reg_8__54_/si   58.9847   -772.12
    0:06:33   27014.0    343.28 6471385.5    5636.5 fifo1/data_mem_reg_8__64_/si   58.9847   -771.36
    0:06:33   27014.1    343.28 6471385.5    5636.5 fifo1/data_mem_reg_5__62_/si   58.9847   -768.73
    0:06:33   27014.1    343.28 6471385.5    5636.5 fifo1/data_mem_reg_5__62_/si   58.9847   -768.73
    0:06:33   27014.3    343.28 6471385.5    5636.5 fifo1/data_mem_reg_10__12_/si   58.9847   -767.33
    0:06:33   27014.4    343.28 6471385.5    5636.5 fifo1/data_mem_reg_26__3_/si   58.9847   -767.32
    0:06:33   27014.6    343.28 6471385.5    5636.5 fifo1/data_rd_reg_43_/d     58.9848   -766.81
    0:06:33   27014.7    343.28 6471385.5    5636.5 fifo1/data_mem_reg_13__36_/si   58.9848   -766.68
    0:06:33   27014.8    343.28 6471385.5    5636.5 fifo1/data_mem_reg_17__44_/si   58.9848   -765.01
    0:06:33   27015.0    343.28 6471385.5    5636.5 fifo1/data_mem_reg_3__60_/si   58.9848   -764.71
    0:06:33   27015.1    343.28 6471385.5    5636.5 fifo1/data_mem_reg_15__22_/si   58.9848   -764.49
    0:06:33   27015.3    343.28 6471385.5    5636.5 fifo1/data_mem_reg_17__63_/si   58.9848   -763.38
    0:06:33   27015.2    343.28 6471385.5    5636.5 fifo1/data_rd_reg_21_/si    58.9830   -762.01
    0:06:33   27015.4    343.28 6471385.5    5636.5 fifo1/data_rd_reg_24_/d     58.9831   -761.48
    0:06:33   27015.5    343.28 6471385.5    5636.5 fifo1/data_mem_reg_28__67_/si   58.9831   -761.26
    0:06:33   27015.7    343.28 6471385.5    5636.5 fifo1/data_mem_reg_21__70_/si   58.9831   -760.98
    0:06:33   27016.4    343.28 6471385.5    5631.8 fifo0/data_mem_reg_25__64_/d   58.9831   -747.63
    0:06:33   27016.4    343.28 6471385.5    5631.8 fifo0/data_mem_reg_25__64_/d   58.9831   -747.63
    0:06:33   27016.5    343.28 6471385.5    5631.8 fifo0/data_mem_reg_21__26_/si   58.9831   -747.44
    0:06:33   27016.6    343.28 6471385.5    5631.8 fifo0/data_mem_reg_19__30_/si   58.9832   -747.17
    0:06:33   27016.7    343.28 6471385.5    5631.8 fifo0/data_rd_reg_34_/d     58.9821   -746.86
    0:06:34   27016.7    343.28 6471385.5    5631.8 fifo0/data_mem_reg_17__66_/d   58.9817   -746.63
    0:06:34   27016.7    343.28 6471385.5    5631.8 fifo0/data_mem_reg_17__66_/d   58.9817   -746.63
    0:06:34   27016.9    343.28 6471385.5    5631.8 fifo0/data_mem_reg_31__50_/si   58.9817   -745.74
    0:06:34   27017.0    343.28 6471385.5    5631.8 fifo0/data_mem_reg_31__48_/si   58.9817   -745.72
    0:06:34   27017.2    343.28 6471385.5    5631.8 fifo0/data_rd_reg_42_/d     58.9817   -744.15
    0:06:34   27017.3    343.28 6471385.5    5631.8 fifo0/data_rd_reg_55_/d     58.9817   -743.43
    0:06:34   27017.2    343.28 6471385.5    5631.8 fifo1/data_rd_reg_21_/si    58.9816   -742.88
    0:06:34   27017.4    343.28 6471385.5    5631.8 fifo0/data_mem_reg_8__66_/si   58.9817   -741.18
    0:06:34   27017.5    343.28 6471385.5    5631.8 fifo0/data_mem_reg_2__66_/si   58.9817   -740.97
    0:06:34   27017.6    343.28 6471385.5    5631.8 fifo0/data_rd_reg_55_/d     58.9817   -740.68
    0:06:34   27017.8    343.28 6471385.5    5631.8 fifo0/data_rd_reg_63_/d     58.9817   -739.44
    0:06:34   27017.9    343.28 6471385.5    5631.8 fifo0/data_mem_reg_8__64_/si   58.9817   -739.18
    0:06:34   27018.1    343.28 6471385.5    5631.8 fifo0/data_rd_reg_45_/d     58.9817   -738.62
    0:06:34   27018.2    343.28 6471385.5    5631.8 fifo0/data_mem_reg_3__14_/si   58.9817   -737.23
    0:06:34   27018.2    343.28 6471385.5    5631.8 fifo0/data_mem_reg_3__14_/si   58.9817   -737.23
    0:06:34   27018.3    343.28 6471385.5    5631.8 fifo0/data_rd_reg_45_/d     58.9817   -736.67
Information: route_opt running in 4 threads . (ROPT-031)

  Beginning Max Capacitance Fix
  ------------------------------

                                  TOTAL                                                          
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:06:34   27018.5    343.28 6471379.5    5631.5 din_rxc0[56]                58.9819   -736.14
    0:06:35   27018.7    343.28 6471379.5    5631.3 fifo0/n1510                 58.9820   -736.14
    0:06:35   27018.9    343.28 6471377.5    5631.2 din_rxc0[62]                58.9822   -736.14
    0:06:35   27019.0    343.28 6471376.0    5631.0 din_rxc0[61]                58.9824   -736.14
    0:06:35   27019.2    343.28 6471376.0    5630.9 fifo2/n2356                 58.9825   -736.14

  Beginning Post-DRC Delay Recovery
  ----------------------------------
Information: route_opt running in 4 threads . (ROPT-031)

                                  TOTAL                                                          
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:06:38   27019.1    343.28 6471665.0    5630.9 fifo2/clk_gate_data_mem_reg_18__3_latch/en   58.9817   -736.14
    0:06:38   27019.2    343.03 6471604.0    5630.9 fifo2/clk_gate_data_mem_reg_1__0_latch/en   58.9827   -736.14
    0:06:39   27019.2    343.03 6479611.0    5630.9 fifo0/data_mem_reg_28__51_/ss   58.9833   -736.14
    0:06:39   27019.2    342.57 6479157.5    5630.9 fifo2/clk_gate_data_mem_reg_28__4_latch/en   58.9833   -736.14
    0:06:39   27019.1    342.57 6479160.5    5630.9 fifo2/clk_gate_data_mem_reg_23__latch/en   58.9831   -736.14
    0:06:40   27019.0    342.57 6470876.0    5630.9 fifo0/data_mem_reg_25__54_/ss   58.9825   -736.14
    0:06:41   27019.3    342.57 6470789.5    5630.9 fifo0/clk_gate_data_mem_reg_7__0_latch/en   58.9828   -736.14
    0:06:41   27019.6    341.79 6470790.5    5630.9 fifo2/clk_gate_data_mem_reg_28__6_latch/en   58.9833   -736.14
    0:06:42   27019.6    341.79 6456371.5    5630.9 fifo0/data_mem_reg_25__54_/ss   58.9833   -736.14
    0:06:42   27019.6    341.79 6456371.5    5630.9 fifo0/data_mem_reg_25__54_/ss   58.9833   -736.14
    0:06:42   27019.6    341.79 6456371.5    5630.9 fifo0/data_mem_reg_25__54_/ss   58.9833   -736.14
    0:06:43   27019.0    341.79 6456421.5    5630.9 fifo0/data_mem_reg_25__54_/ss   58.9801   -736.14
    0:06:43   27018.4    341.79 6456390.5    5630.9 fifo0/clk_gate_data_mem_reg_22__0_latch/en   58.9775   -736.14
    0:06:43   27018.3    341.79 6456305.5    5630.9 fifo1/clk_gate_data_mem_reg_22__0_latch/te   58.9780   -736.14
    0:06:43   27017.6    341.79 6455817.5    5630.9 fifo2/clk_gate_data_mem_reg_9__7_latch/en   58.9746   -736.14
    0:06:44   27017.8    341.79 6455809.5    5630.9 gen_ecc_in0_ecc_reg_4_/d    58.9757   -736.14
    0:06:44   27017.4    341.79 6455873.0    5630.9 fifo0/data_mem_reg_25__51_/ss   58.9728   -736.14
    0:06:45   27017.1    341.79 6455850.5    5630.9 fifo2/clk_gate_data_mem_reg_6__3_latch/en   58.9706   -736.14
    0:06:45   27016.8    341.79 6455830.0    5630.9 fifo0/data_mem_reg_25__50_/ss   58.9688   -736.14
    0:06:45   27016.7    341.79 6455650.5    5630.9 fifo2/cnt_data_reg_3_/d     58.9684   -736.14
    0:06:45   27015.2    341.79 6455659.5    5630.9 fifo0/data_mem_reg_22__27_/ss   58.9590   -736.14
    0:06:45   27015.1    341.79 6455656.0    5630.9 gen_ecc_in1_ecc_reg_0_/d    58.9567   -736.14
    0:06:46   27015.0    341.79 6455645.0    5630.9 fifo0/data_mem_reg_11__65_/ss   58.9558   -736.14
    0:06:46   27015.0    341.79 6455673.0    5630.9 fifo0/data_mem_reg_25__51_/ss   58.9552   -736.14
    0:06:46   27014.8    341.79 6455678.5    5630.9 fifo0/data_mem_reg_25__52_/ss   58.9540   -736.14
    0:06:47   27014.4    341.79 6454126.5    5630.9 fifo0/clk_gate_data_mem_reg_31__1_latch/en   58.9512   -736.14
    0:06:47   27014.4    341.79 6453666.0    5630.9 fifo1/data_mem_reg_11__45_/ss   58.9512   -736.14
    0:06:47   27014.4    341.79 6453666.0    5630.9 fifo1/data_mem_reg_11__45_/ss   58.9512   -736.14
    0:06:47   27014.4    341.79 6453666.0    5630.9 fifo1/data_mem_reg_11__45_/ss   58.9512   -736.14
    0:06:48   27014.3    341.79 6453684.0    5630.9 fifo0/data_mem_reg_26__52_/ss   58.9508   -736.14
    0:06:48   27014.3    341.79 6453628.0    5630.9 fifo1/data_mem_reg_6__63_/ss   58.9503   -736.14
    0:06:50   27014.0    341.79 6453527.0    5630.9 fifo0/data_mem_reg_3__53_/ss   58.9487   -736.14
    0:06:50   27012.7    341.79 6453531.5    5630.9 fifo2/data_mem_reg_30__118_/ss   58.9403   -736.14
    0:06:51   27012.4    341.79 6453479.5    5630.9 fifo0/clk_gate_data_mem_reg_7__0_latch/en   58.9412   -736.14
    0:06:52   27011.3    341.79 6452264.0    5630.9 fifo1/data_mem_reg_9__4_/ss   58.9332   -736.14
    0:06:52   27011.3    341.79 6452264.0    5630.9 fifo1/data_mem_reg_9__4_/ss   58.9332   -736.14
    0:06:54   27011.5    341.79 6452118.0    5630.9 fifo0/data_mem_reg_13__48_/ss   58.9346   -736.14
    0:06:54   27011.5    341.79 6451837.5    5630.9 fifo0/data_mem_reg_14__21_/ss   58.9352   -736.14
    0:06:54   27011.2    341.79 6451792.0    5630.9 fifo2/clk_gate_data_mem_reg_0__2_latch/en   58.9348   -736.14
    0:06:54   27011.1    341.79 6451808.0    5630.9 fifo1/data_mem_reg_24__51_/ss   58.9338   -736.14
    0:06:54   27011.0    341.79 6451117.0    5630.9 fifo0/clk_gate_data_mem_reg_31__1_latch/en   58.9329   -736.14
    0:06:54   27010.9    341.79 6451115.0    5630.9 fifo2/cnt_data_reg_2_/d     58.9325   -736.14
    0:06:56   27010.8    341.79 6452386.0    5630.9 fifo2/clk_gate_data_mem_reg_8__7_latch/en   58.9329   -736.14
    0:06:56   27010.8    341.79 6452379.0    5630.9 fifo2/clk_gate_data_mem_reg_6__2_latch/en   58.9323   -736.14
    0:06:56   27010.7    341.79 6452306.0    5630.9 fifo0/data_mem_reg_8__68_/ss   58.9322   -736.14
    0:06:56   27010.7    341.79 6452306.0    5630.9 fifo0/data_mem_reg_8__68_/ss   58.9322   -736.14
    0:06:56   27010.7    341.79 6452306.0    5630.9 fifo0/data_mem_reg_8__68_/ss   58.9322   -736.14
    0:06:57   27010.6    341.79 6452322.0    5630.9 fifo2/clk_gate_data_mem_reg_15__4_latch/en   58.9311   -736.14
    0:06:58   27010.4    341.79 6452121.5    5630.9 fifo2/clk_gate_data_mem_reg_30__7_latch/te   58.9290   -736.14
    0:06:58   27010.3    341.79 6452142.0    5630.9 fifo0/data_mem_reg_5__62_/ss   58.9278   -736.14
    0:06:58   27010.1    341.79 6452114.0    5630.9 fifo1/data_mem_reg_9__4_/ss   58.9274   -736.14
    0:06:58   27010.1    341.79 6452114.0    5630.9 fifo1/data_mem_reg_9__4_/ss   58.9274   -736.14
    0:07:03   27010.0    341.79 6452115.0    5630.9 gen_ecc_in1_ecc_reg_2_/d    58.9268   -736.14
    0:07:03   27010.0    341.79 6452190.5    5630.9 fifo0/data_mem_reg_7__70_/ss   58.9265   -736.14
    0:07:04   27010.1    341.79 6452006.5    5630.9 fifo2/clk_gate_data_mem_reg_29__3_latch/en   58.9267   -736.14
    0:07:05   27010.1    341.79 6452005.0    5630.9 fifo1/data_mem_reg_18__53_/ss   58.9272   -736.14
    0:07:07   27009.9    341.79 6451843.5    5630.9 fifo2/data_mem_reg_30__118_/ss   58.9263   -736.14
    0:07:08   27009.8    341.79 6451831.5    5630.9 fifo0/data_mem_reg_24__68_/ss   58.9253   -736.14
    0:07:09   27009.7    341.79 6451832.0    5630.9 fifo0/data_mem_reg_25__3_/ss   58.9244   -736.14
    0:07:10   27009.9    341.79 6451729.0    5630.9 fifo0/data_mem_reg_24__68_/ss   58.9266   -736.14
    0:07:11   27009.8    341.79 6451754.5    5630.9 fifo2/clk_gate_data_mem_reg_5__6_latch/en   58.9263   -736.14
    0:07:18   27009.7    341.79 6451734.5    5630.9 alu_core0_dout_reg_48_/d    58.9263   -736.14
    0:07:19   27009.6    341.79 6451690.5    5630.9 fifo2/data_mem_reg_9__25_/rb   58.9260   -736.14
    0:07:20   27009.7    341.79 6451589.5    5630.9 fifo2/clk_gate_data_rd_reg_latch/en   58.9260   -736.14
    0:07:20   27009.7    341.79 6451589.5    5630.9 fifo2/clk_gate_data_rd_reg_latch/en   58.9260   -736.14
    0:07:20   27009.7    341.79 6451589.5    5630.9 fifo2/clk_gate_data_rd_reg_latch/en   58.9260   -736.14
    0:07:21   27009.5    341.79 6451470.0    5630.9 fifo1/data_mem_reg_14__56_/ss   58.9250   -736.14
    0:07:21   27009.5    341.79 6451470.0    5630.9 fifo1/data_mem_reg_14__56_/ss   58.9250   -736.14
    0:07:21   27009.5    341.79 6451470.0    5630.9 fifo1/data_mem_reg_14__56_/ss   58.9250   -736.14
    0:07:24   27009.4    341.79 6451472.0    5630.9 alu_core0_dout_reg_48_/d    58.9252   -736.14
    0:07:26   27009.3    341.79 6451441.5    5630.9 fifo2/data_mem_reg_3__113_/ss   58.9243   -736.14
    0:07:26   27009.3    341.79 6451416.0    5630.9 init_mask_in0_seed6_reg_15_/ss   58.9247   -736.14
    0:07:29   27008.2    341.79 6450456.0    5630.9 init_mask_in0_seed6_reg_15_/ss   58.9185   -736.14
    0:07:29   27008.2    341.79 6450456.0    5630.9 init_mask_in0_seed6_reg_15_/ss   58.9185   -736.14
    0:07:30   27008.5    341.79 6450371.5    5630.9 fifo0/clk_gate_data_mem_reg_14__0_latch/en   58.9200   -736.14
    0:07:30   27008.5    341.79 6450371.5    5630.9 fifo0/clk_gate_data_mem_reg_14__0_latch/en   58.9200   -736.14
    0:07:30   27008.5    341.79 6450371.5    5630.9 fifo0/clk_gate_data_mem_reg_14__0_latch/en   58.9200   -736.14
    0:07:40   27008.5    341.79 6450352.5    5630.9 fifo0/data_mem_reg_28__57_/rb   58.9205   -736.14
    0:07:40   27008.5    341.79 6450232.0    5630.9 fifo0/clk_gate_data_mem_reg_12__latch/en   58.9196   -736.14
    0:07:40   27008.3    341.79 6450170.5    5630.9 init_mask_in0_seed6_reg_72_/ss   58.9188   -736.14
    0:07:43   27007.8    341.79 6450141.5    5630.9 fifo1/data_mem_reg_9__1_/ss   58.9146   -736.14
    0:07:45   27007.7    341.79 6450173.5    5630.9 fifo0/data_mem_reg_28__57_/rb   58.9132   -736.14
    0:07:47   27007.6    341.79 6450159.0    5630.9 fifo0/data_mem_reg_23__3_/ss   58.9119   -736.14
    0:07:48   27007.5    341.79 6450049.5    5630.9 fifo2/clk_gate_data_mem_reg_23__latch/te   58.9109   -736.14
    0:07:49   27007.4    341.79 6450081.0    5630.9 alu_core0_dout_reg_19_/d    58.9107   -736.14
    0:07:49   27007.2    341.79 6450094.0    5630.9 fifo1/data_mem_reg_5__0_/ss   58.9090   -736.14
    0:07:52   27007.2    341.79 6450071.5    5630.9 fifo0/data_mem_reg_23__3_/ss   58.9092   -736.14
    0:07:55   27007.3    341.79 6445214.0    5630.9 fifo2/data_mem_reg_4__118_/rb   58.9102   -736.14
    0:07:55   27007.3    341.79 6445214.0    5630.9 fifo2/data_mem_reg_4__118_/rb   58.9102   -736.14
    0:07:55   27007.3    341.79 6445214.0    5630.9 fifo2/data_mem_reg_4__118_/rb   58.9102   -736.14
    0:07:55   27007.3    341.79 6445214.0    5630.9 fifo2/data_mem_reg_4__118_/rb   58.9102   -736.14
    0:07:58   27007.2    341.79 6445173.5    5630.9 fifo1/data_mem_reg_5__0_/ss   58.9098   -736.13
    0:08:15   27007.0    341.79 6445086.0    5630.9 fifo2/data_mem_reg_29__78_/ss   58.9088   -736.13
    0:08:19   27006.7    341.79 6445079.5    5630.9 fifo2/data_mem_reg_29__78_/ss   58.9058   -736.13
    0:08:22   27006.7    341.79 6445102.0    5630.9 fifo0/data_mem_reg_18__11_/ss   58.9055   -736.13
    0:08:26   27006.5    341.79 6445092.5    5630.9 alu_core0_dout_reg_4_/d     58.9025   -736.13
    0:08:33   27006.4    341.79 6445101.0    5630.9 fifo2/data_mem_reg_15__16_/ss   58.9030   -736.13
    0:08:36   27006.4    341.79 6445096.0    5630.9 fifo0/clk_gate_data_mem_reg_23__0_latch/en   58.9016   -736.13
    0:08:46   27006.2    341.79 6445111.0    5630.9 fifo1/data_mem_reg_1__70_/ss   58.9005   -736.13
    0:08:49   27005.5    341.79 6445098.5    5630.9 fifo1/clk_gate_data_mem_reg_22__0_latch/en   58.8963   -736.13
    0:08:52   27005.4    341.79 6445124.0    5630.9 init_mask_alu0_mask_reg_4__69_/ss   58.8950   -736.13
    0:08:54   27005.3    341.79 6445150.5    5630.9 fifo0/data_mem_reg_22__28_/rb   58.8940   -736.13
    0:09:03   27005.0    341.79 6445015.0    5630.9 fifo2/data_mem_reg_11__101_/ss   58.8916   -736.13
    0:09:06   27004.8    341.79 6445067.0    5630.9 alu_core0_dout_reg_9_/d     58.8899   -736.13
    0:09:07   27004.3    341.79 6441028.5    5630.9 init_mask_alu0_seed7_reg_113_/rb   58.8876   -736.13
    0:09:08   27004.1    341.79 6441095.5    5630.9 alu_core0_dout_reg_5_/d     58.8866   -736.13
    0:09:12   27004.0    341.79 6441080.0    5630.9 fifo1/data_mem_reg_25__37_/rb   58.8856   -736.13
    0:09:12   27004.0    341.79 6441068.0    5630.9 alu_core0_dout_reg_40_/d    58.8865   -736.06
    0:09:13   27002.9    341.79 6441048.0    5630.9 fifo2/data_mem_reg_4__121_/ss   58.8785   -736.06
    0:09:13   27002.8    341.79 6441040.0    5630.9 fifo2/data_mem_reg_30__129_/rb   58.8776   -736.06
    0:09:14   27002.7    341.79 6440979.5    5630.9 fifo0/data_mem_reg_12__32_/rb   58.8765   -736.06
    0:09:14   27002.6    341.79 6440746.5    5630.9 fifo1/data_mem_reg_22__23_/ss   58.8755   -736.06
    0:09:15   27002.5    341.79 6440757.5    5630.9 fifo1/data_mem_reg_1__28_/ss   58.8746   -736.06
    0:09:17   27002.7    341.79 6440690.5    5630.9 alu_core0_dout_reg_17_/d    58.8756   -736.05
    0:09:17   27002.5    341.79 6440585.0    5630.9 init_mask_in0_mask_reg_6__50_/ss   58.8732   -736.05
    0:09:17   27002.4    341.79 6440552.5    5630.9 fifo0/data_mem_reg_23__23_/rb   58.8722   -736.05
    0:09:18   27002.3    341.79 6440556.0    5630.9 alu_core0_tmp_add_reg_32_/ss   58.8713   -736.05
    0:09:19   27002.3    341.79 6440551.0    5630.9 fifo2/data_mem_reg_23__15_/ss   58.8710   -736.05
    0:09:20   27001.9    341.79 6440594.0    5630.9 fifo2/data_mem_reg_5__88_/rb   58.8691   -736.05
    0:09:20   27001.3    341.79 6440602.0    5630.9 fifo2/data_mem_reg_8__98_/rb   58.8662   -736.05
    0:09:21   27001.3    341.79 6440611.0    5630.9 alu_core0_dout_reg_38_/d    58.8658   -736.05
    0:09:22   27000.4    341.79 6440560.5    5630.9 fifo1/clk_gate_data_mem_reg_9__0_latch/en   58.8637   -736.05
    0:09:22   27000.2    341.79 6440518.5    5630.9 fifo1/data_mem_reg_14__21_/ss   58.8605   -736.05
    0:09:22   27000.0    341.79 6440570.0    5630.9 fifo2/data_mem_reg_30__10_/rb   58.8573   -736.05
    0:09:23   27000.0    341.79 6440403.5    5630.9 fifo2/data_mem_reg_1__131_/rb   58.8573   -736.05
    0:09:25   26999.9    341.79 6440404.5    5630.9 fifo1/data_mem_reg_14__21_/ss   58.8582   -736.05
    0:09:35   27000.3    341.79 6440389.0    5630.9 alu_core0_dout_reg_42_/d    58.8599   -735.99
    0:09:38   27000.3    341.79 6440366.0    5630.9 fifo2/data_mem_reg_8__98_/rb   58.8591   -735.99
    0:09:39   27000.2    341.79 6440352.0    5630.9 fifo1/cnt_data_reg_2_/d     58.8580   -735.99
    0:09:41   27000.2    341.79 6440250.5    5630.9 alu_core0_dout_reg_1_/d     58.8579   -735.99
    0:09:42   26999.9    341.79 6440305.5    5630.9 alu_core0_dout_reg_17_/d    58.8569   -735.99
    0:09:43   26999.9    341.79 6440293.5    5630.9 fifo1/cnt_data_reg_0_/d     58.8570   -735.99
    0:09:50   26999.8    341.79 6440202.5    5630.9 fifo2/data_mem_reg_27__30_/ss   58.8573   -735.99
    0:09:50   27000.1    341.79 6440109.0    5630.9 fifo1/clk_gate_data_mem_reg_6__3_latch/en   58.8577   -735.99
    0:09:51   26999.8    341.79 6437664.5    5630.9 init_mask_alu0_seed4_reg_108_/rb   58.8565   -735.99
    0:09:51   26999.8    341.79 6437590.0    5630.9 fifo0/data_mem_reg_0__43_/ss   58.8570   -735.99
    0:09:52   26999.8    341.79 6437489.0    5630.9 fifo1/data_mem_reg_4__24_/ss   58.8574   -735.99
    0:09:52   26999.9    341.79 6437404.0    5630.9 fifo2/data_mem_reg_13__93_/ss   58.8591   -735.99
    0:09:54   26999.8    341.79 6437450.0    5630.9 fifo0/data_mem_reg_10__42_/ss   58.8580   -735.99
    0:09:55   26999.5    341.79 6437337.0    5630.9 fifo2/data_mem_reg_4__124_/ss   58.8574   -735.99
    0:09:57   26999.4    341.79 6437261.5    5630.9 fifo2/data_mem_reg_5__0_/ss   58.8564   -735.99
    0:10:00   26999.1    341.79 6436981.0    5630.9 fifo1/cnt_data_reg_0_/d     58.8550   -735.99
    0:10:01   26999.2    341.79 6436886.5    5630.9 fifo1/data_mem_reg_14__45_/rb   58.8560   -735.99
    0:10:01   26998.9    341.79 6436926.0    5630.9 fifo2/data_mem_reg_2__121_/ss   58.8543   -735.99
    0:10:03   26998.8    341.79 6436950.5    5630.9 init_mask_alu0_seed7_reg_144_/ss   58.8532   -735.99
    0:10:08   26999.1    341.79 6436654.0    5630.9 fifo1/clk_gate_data_mem_reg_4__0_latch/en   58.8553   -735.99
    0:10:08   26998.6    341.79 6436724.5    5630.9 fifo2/data_mem_reg_8__126_/ss   58.8523   -735.99
    0:10:09   26998.5    341.79 6436550.5    5630.9 fifo2/data_mem_reg_26__121_/rb   58.8514   -735.99
    0:10:09   26998.6    341.64 6436656.0    5630.9 init_mask_in0_clk_gate_seed6_reg_6_latch/te   58.8523   -735.99
    0:10:09   26998.5    341.64 6436659.0    5630.9 fifo2/data_mem_reg_11__8_/rb   58.8514   -735.99
    0:10:10   26998.8    341.64 6436548.0    5630.9 alu_core0_dout_reg_86_/d    58.8525   -735.99
    0:10:10   26998.8    341.64 6436548.0    5630.9 alu_core0_dout_reg_86_/d    58.8525   -735.99
    0:10:10   26998.8    341.64 6436548.0    5630.9 alu_core0_dout_reg_86_/d    58.8525   -735.99
    0:10:11   26998.7    341.64 6436532.0    5630.9 fifo1/data_mem_reg_0__22_/ss   58.8514   -735.99
    0:10:12   26998.6    341.64 6436506.0    5630.9 fifo2/data_mem_reg_2__82_/ss   58.8508   -735.99
    0:10:12   26999.7    341.64 6436110.0    5630.9 alu_core0_tmp_add_reg_12_/d   58.8515   -735.99
    0:10:12   26999.7    341.64 6436110.0    5630.9 alu_core0_tmp_add_reg_12_/d   58.8515   -735.99
    0:10:12   26999.7    341.64 6436110.0    5630.9 alu_core0_tmp_add_reg_12_/d   58.8515   -735.99
    0:10:14   26999.4    341.64 6436078.5    5630.9 fifo1/clk_gate_data_mem_reg_29__3_latch/en   58.8501   -735.99
    0:10:15   26999.2    341.64 6435935.5    5630.9 fifo0/data_mem_reg_28__41_/rb   58.8491   -735.86
    0:10:16   26999.2    341.64 6435898.5    5630.9 init_mask_alu0_mask_reg_7__106_/ss   58.8498   -735.86
    0:10:16   26999.0    341.64 6435716.5    5630.9 fifo0/data_mem_reg_15__1_/rb   58.8488   -735.86
    0:10:17   26999.0    341.64 6435707.0    5630.9 fifo1/clk_gate_data_mem_reg_17__1_latch/en   58.8490   -735.86
    0:10:17   26999.2    341.64 6435592.0    5630.9 fifo1/clk_gate_data_mem_reg_16__0_latch/en   58.8493   -735.86
    0:10:19   26999.1    341.64 6435555.0    5630.9 fifo1/clk_gate_data_mem_reg_2__1_latch/en   58.8515   -735.86
    0:10:19   26999.1    341.64 6435556.0    5631.2 alu_core0_dout_reg_126_/d   58.8521   -735.08
    0:10:20   26999.0    341.64 6435494.0    5631.2 alu_core0_tmp_add_reg_4_/d   58.8510   -735.08
    0:10:21   26999.5    341.64 6435392.0    5631.2 init_mask_alu0_seed0_reg_123_/rb   58.8542   -735.08
    0:10:22   26998.4    341.64 6427685.5    5631.2 check_ecc_alu0/secded_alu0_data_encoded_reg_9_/rb   58.8476   -735.08
    0:10:22   26998.4    341.64 6427685.5    5631.2 check_ecc_alu0/secded_alu0_data_encoded_reg_9_/rb   58.8476   -735.08
    0:10:22   26998.4    341.64 6427685.5    5631.2 check_ecc_alu0/secded_alu0_data_encoded_reg_9_/rb   58.8476   -735.08
    0:10:23   26997.9    341.64 6427665.5    5631.2 fifo2/data_mem_reg_5__24_/ss   58.8449   -735.08
    0:10:23   26997.8    341.64 6427677.5    5631.2 gen_ecc_in0_ecc_reg_4_/ss   58.8439   -735.08
    0:10:23   26997.9    341.64 6427581.5    5631.2 init_mask_alu0_seed5_reg_25_/ss   58.8449   -735.08
    0:10:23   26998.2    341.64 6427481.5    5631.2 init_mask_in0_mask_reg_5__11_/ss   58.8476   -735.08
    0:10:24   26998.1    341.64 6426733.5    5631.2 check_ecc_alu0/secded_alu0_data_encoded_reg_23_/rb   58.8465   -735.08
    0:10:24   26998.1    341.64 6418921.5    5631.2 check_ecc_alu0/secded_alu0_data_encoded_reg_23_/rb   58.8465   -735.08
    0:10:24   26998.1    341.64 6418921.5    5631.2 check_ecc_alu0/secded_alu0_data_encoded_reg_23_/rb   58.8465   -735.08
    0:10:24   26998.1    341.64 6418921.5    5631.2 check_ecc_alu0/secded_alu0_data_encoded_reg_23_/rb   58.8465   -735.08
    0:10:24   26998.1    341.64 6418921.5    5631.2 check_ecc_alu0/secded_alu0_data_encoded_reg_23_/rb   58.8465   -735.08
    0:10:24   26998.1    341.64 6418921.5    5631.2 check_ecc_alu0/secded_alu0_data_encoded_reg_23_/rb   58.8465   -735.08
    0:10:24   26998.0    341.64 6418923.0    5631.2 fifo2/data_mem_reg_31__121_/ssb   58.8450   -735.08
    0:10:24   26998.4    341.64 6418593.0    5631.2 fifo0/data_mem_reg_31__16_/d   58.8477   -735.08
    0:10:24   26998.4    341.64 6418593.0    5631.2 fifo0/data_mem_reg_31__16_/d   58.8477   -735.08
    0:10:25   26998.2    341.64 6418458.5    5631.2 init_mask_alu0_seed7_reg_211_/ss   58.8455   -735.08
    0:10:25   26998.1    341.64 6418453.5    5631.2 fifo2/data_mem_reg_23__8_/rb   58.8452   -735.08
    0:10:26   26998.1    341.64 6418098.5    5631.2 init_mask_alu0_mask_reg_4__67_/rb   58.8452   -735.08
    0:10:26   26998.1    341.64 6418098.5    5631.2 init_mask_alu0_mask_reg_4__67_/rb   58.8452   -735.08
    0:10:26   26998.1    341.64 6418098.5    5631.2 init_mask_alu0_mask_reg_4__67_/rb   58.8452   -735.08
    0:10:26   26998.0    341.64 6418118.5    5631.2 init_mask_alu0_seed7_reg_211_/ss   58.8444   -735.08
    0:10:27   26998.0    341.64 6418034.5    5631.2 init_mask_in0_mask_reg_4__42_/ss   58.8448   -735.08
    0:10:27   26998.0    341.64 6418034.5    5631.2 init_mask_in0_mask_reg_4__42_/ss   58.8448   -735.08
    0:10:27   26998.0    341.64 6418034.5    5631.2 init_mask_in0_mask_reg_4__42_/ss   58.8448   -735.08
    0:10:27   26998.3    341.64 6418101.5    5631.2 init_mask_alu0_mask_reg_3__76_/rb   58.8471   -735.08
    0:10:27   26998.2    341.64 6418071.0    5631.2 fifo1/clk_gate_data_mem_reg_16__0_latch/en   58.8482   -735.08
    0:10:28   26998.6    341.64 6417519.0    5631.2 init_mask_alu0_mask_reg_5__98_/rb   58.8515   -735.08
    0:10:28   26998.5    341.64 6417474.0    5631.2 fifo1/data_mem_reg_31__58_/ssb   58.8501   -735.08
    0:10:28   26998.6    341.64 6417363.0    5631.2 fifo2/data_mem_reg_1__103_/rb   58.8510   -735.08
    0:10:28   26998.4    341.64 6416275.5    5631.2 fifo0/data_mem_reg_18__64_/rb   58.8496   -735.08
    0:10:29   26998.7    341.64 6416172.0    5631.2 fifo0/data_mem_reg_18__11_/d   58.8511   -735.08
    0:10:29   26998.6    341.64 6416121.5    5631.2 alu_core0_dout_reg_117_/rb   58.8502   -735.08
    0:10:30   26998.5    341.64 6416129.0    5631.2 fifo0/data_mem_reg_31__61_/d   58.8499   -735.08
    0:10:30   26998.5    341.64 6415562.5    5631.2 fifo0/data_mem_reg_18__64_/rb   58.8498   -735.08
    0:10:30   26998.4    341.64 6415629.5    5631.2 init_mask_in0_mask_reg_5__0_/ss   58.8504   -735.08
    0:10:31   26998.3    341.64 6414142.5    5631.2 fifo0/data_mem_reg_18__64_/rb   58.8494   -735.08
    0:10:31   26998.3    341.64 6413946.5    5631.2 init_mask_in0_seed0_reg_55_/ss   58.8494   -735.08
    0:10:31   26998.3    341.64 6413946.5    5631.2 init_mask_in0_seed0_reg_55_/ss   58.8494   -735.08
    0:10:31   26998.3    341.64 6413946.5    5631.2 init_mask_in0_seed0_reg_55_/ss   58.8494   -735.08
    0:10:31   26998.3    341.64 6413719.5    5631.2 fifo0/data_mem_reg_31__8_/d   58.8494   -735.08
    0:10:31   26998.3    341.64 6413719.5    5631.2 fifo0/data_mem_reg_31__8_/d   58.8494   -735.08
    0:10:31   26998.3    341.64 6413719.5    5631.2 fifo0/data_mem_reg_31__8_/d   58.8494   -735.08
    0:10:32   26998.5    341.64 6413567.5    5631.2 check_ecc_alu0/secded_alu0_data_encoded_reg_130_/rb   58.8508   -735.08
    0:10:32   26998.4    341.64 6413593.0    5631.2 init_mask_alu0_mask_reg_1__109_/rb   58.8502   -735.08
    0:10:35   26998.1    341.64 6413271.0    5631.2 init_mask_alu0_seed5_reg_59_/rb   58.8483   -735.08
    0:10:36   26998.0    341.64 6413251.5    5631.2 init_mask_alu0_seed5_reg_18_/rb   58.8474   -735.08
    0:10:39   26998.0    341.64 6412955.5    5631.2 init_mask_in0_mask_reg_1__58_/rb   58.8474   -735.08
    0:10:39   26998.0    341.64 6412955.5    5631.2 init_mask_in0_mask_reg_1__58_/rb   58.8474   -735.08
    0:10:39   26998.0    341.64 6412955.5    5631.2 init_mask_in0_mask_reg_1__58_/rb   58.8474   -735.08
    0:10:40   26997.7    341.64 6412901.0    5631.2 check_ecc_in1_secded_in0_data_encoded_reg_8_/rb   58.8455   -735.08
    0:10:41   26998.0    341.64 6412404.0    5631.2 fifo0/data_mem_reg_18__39_/rb   58.8459   -735.08
    0:10:41   26998.1    341.64 6412216.5    5631.2 init_mask_alu0_seed2_reg_120_/rb   58.8475   -735.08
    0:10:42   26998.2    341.64 6412130.0    5631.2 fifo0/data_mem_reg_19__12_/d   58.8477   -735.08
    0:10:42   26998.2    341.64 6411964.0    5631.2 init_mask_alu0_mask_reg_3__124_/rb   58.8482   -735.08
    0:10:43   26997.9    341.64 6411959.0    5631.2 init_mask_in0_seed6_reg_55_/rb   58.8466   -735.08
    0:10:43   26997.7    341.64 6411855.0    5631.2 init_mask_alu0_mask_reg_1__11_/rb   58.8452   -735.08
    0:10:51   26997.9    341.64 6411707.5    5629.2 fifo0/data_mem_reg_25__24_/d   58.8455   -735.08
    0:10:52   26997.8    341.64 6411675.0    5629.2 fifo0/data_mem_reg_25__16_/d   58.8446   -735.08
    0:10:52   26998.1    341.64 6411319.0    5629.2 fifo0/data_mem_reg_23__24_/d   58.8458   -735.08
    0:10:52   26998.0    341.64 6411344.5    5629.2 fifo0/data_mem_reg_10__59_/d   58.8456   -735.08
    0:11:01   26998.3    341.64 6410710.5    5627.2 fifo0/data_mem_reg_18__9_/d   58.8459   -735.08
    0:11:02   26998.2    341.64 6410669.0    5627.2 fifo0/data_mem_reg_5__62_/d   58.8448   -735.08
    0:11:04   26998.2    341.64 6410444.0    5627.2 fifo1/data_mem_reg_7__37_/d   58.8448   -735.08
    0:11:04   26998.2    341.64 6410444.0    5627.2 fifo1/data_mem_reg_7__37_/d   58.8448   -735.08
    0:11:05   26998.2    341.64 6410247.5    5627.2 fifo1/data_mem_reg_22__22_/d   58.8448   -735.08
    0:11:05   26998.2    341.64 6410247.5    5627.2 fifo1/data_mem_reg_22__22_/d   58.8448   -735.08
    0:11:05   26998.2    341.64 6410317.5    5627.2 fifo0/data_mem_reg_3__62_/d   58.8445   -735.08
    0:11:06   26998.2    341.64 6410178.0    5627.2 fifo0/data_mem_reg_18__9_/d   58.8442   -735.08
    0:11:06   26998.6    341.64 6409695.5    5627.2 check_ecc_alu0/secded_alu0_data_rxc_reg_57_/ss   58.8474   -735.08
    0:11:06   26998.6    341.64 6409695.5    5627.2 check_ecc_alu0/secded_alu0_data_rxc_reg_57_/ss   58.8474   -735.08
    0:11:07   26998.3    341.64 6409522.5    5627.2 fifo1/data_rd_reg_61_/rb    58.8458   -735.08
    0:11:08   26998.3    341.64 6409513.5    5627.2 fifo0/data_mem_reg_1__61_/d   58.8456   -735.08
    0:11:09   26998.3    341.64 6409245.5    5627.2 fifo0/data_mem_reg_18__9_/d   58.8474   -735.08
    0:11:10   26998.3    341.64 6409129.0    5627.2 fifo1/data_mem_reg_19__1_/d   58.8476   -735.08
    0:11:12   26998.3    341.64 6409083.0    5627.2 fifo0/data_mem_reg_25__19_/d   58.8468   -735.08
    0:11:13   26998.3    341.64 6408792.0    5627.2 fifo1/data_mem_reg_0__39_/d   58.8468   -735.08
    0:11:13   26998.3    341.64 6408792.0    5627.2 fifo1/data_mem_reg_0__39_/d   58.8468   -735.08
    0:11:14   26998.6    341.64 6408635.5    5627.2 fifo0/data_mem_reg_18__9_/d   58.8482   -735.08
    0:11:14   26998.6    341.64 6408531.5    5627.2 init_mask_in0_mask_reg_1__22_/rb   58.8482   -735.08
    0:11:14   26998.6    341.64 6408447.5    5627.2 fifo1/data_mem_reg_23__18_/d   58.8482   -735.08
    0:11:14   26998.6    341.64 6408447.5    5627.2 fifo1/data_mem_reg_23__18_/d   58.8482   -735.08
    0:11:15   26998.7    341.64 6408284.5    5627.2 fifo0/data_mem_reg_15__3_/d   58.8482   -735.08
    0:11:15   26998.7    341.64 6408284.5    5627.2 fifo0/data_mem_reg_15__3_/d   58.8482   -735.08
    0:11:15   26998.7    341.64 6408284.5    5627.2 fifo0/data_mem_reg_15__3_/d   58.8482   -735.08
    0:11:15   26998.7    341.64 6408284.5    5627.2 fifo0/data_mem_reg_15__3_/d   58.8482   -735.08
    0:11:15   26998.8    341.64 6408159.0    5627.2 fifo1/data_mem_reg_4__38_/d   58.8487   -735.08
    0:11:15   26998.8    341.64 6408159.0    5627.2 fifo1/data_mem_reg_4__38_/d   58.8487   -735.08
    0:11:15   26998.8    341.64 6408159.0    5627.2 fifo1/data_mem_reg_4__38_/d   58.8487   -735.08
    0:11:15   26998.8    341.64 6408159.0    5627.2 fifo1/data_mem_reg_4__38_/d   58.8487   -735.08
    0:11:15   26999.0    341.64 6408031.0    5627.2 fifo1/data_mem_reg_11__33_/d   58.8501   -735.08
    0:11:16   26999.1    341.64 6407935.5    5627.2 fifo1/data_mem_reg_7__43_/d   58.8518   -735.08
    0:11:17   26999.2    341.64 6407782.5    5627.2 fifo0/data_mem_reg_25__1_/d   58.8514   -735.08
    0:11:18   26999.3    341.64 6407564.5    5627.2 fifo0/data_mem_reg_25__1_/d   58.8525   -735.08
    0:11:18   26999.3    341.64 6407564.5    5627.2 fifo0/data_mem_reg_25__1_/d   58.8525   -735.08
    0:11:18   26999.3    341.64 6407564.5    5627.2 fifo0/data_mem_reg_25__1_/d   58.8525   -735.08
    0:11:18   26999.3    341.64 6407564.5    5627.2 fifo0/data_mem_reg_25__1_/d   58.8525   -735.08
    0:11:18   26999.3    341.64 6407431.0    5627.2 fifo1/data_mem_reg_9__29_/d   58.8526   -735.08
    0:11:18   26999.3    341.64 6407431.0    5627.2 fifo1/data_mem_reg_9__29_/d   58.8526   -735.08
    0:11:18   26999.3    341.64 6407431.0    5627.2 fifo1/data_mem_reg_9__29_/d   58.8526   -735.08
    0:11:18   26999.3    341.64 6407431.0    5627.2 fifo1/data_mem_reg_9__29_/d   58.8526   -735.08
    0:11:19   26999.4    341.64 6407310.0    5627.2 init_mask_in0_seed5_reg_5_/rb   58.8526   -735.08
    0:11:19   26999.4    341.64 6407070.0    5627.2 fifo1/data_mem_reg_22__10_/d   58.8526   -735.08
    0:11:19   26999.4    341.64 6407070.0    5627.2 fifo1/data_mem_reg_22__10_/d   58.8526   -735.08
    0:11:20   26999.3    341.64 6407088.0    5627.2 fifo0/data_mem_reg_18__19_/d   58.8524   -735.08
    0:11:20   26999.3    341.64 6406707.0    5627.2 fifo1/data_mem_reg_10__63_/d   58.8520   -735.08
    0:11:20   26999.3    341.64 6406707.0    5627.2 fifo1/data_mem_reg_10__63_/d   58.8520   -735.08
    0:11:20   26999.3    341.64 6406707.0    5627.2 fifo1/data_mem_reg_10__63_/d   58.8520   -735.08
    0:11:20   26999.3    341.64 6406707.0    5627.2 fifo1/data_mem_reg_10__63_/d   58.8520   -735.08
    0:11:22   26999.1    341.64 6406337.0    5627.2 fifo1/data_mem_reg_31__9_/d   58.8521   -735.08
    0:11:22   26999.1    341.64 6406337.0    5627.2 fifo1/data_mem_reg_31__9_/d   58.8521   -735.08
    0:11:22   26999.1    341.64 6406337.0    5627.2 fifo1/data_mem_reg_31__9_/d   58.8521   -735.08
    0:11:22   26999.1    341.64 6406337.0    5627.2 fifo1/data_mem_reg_31__9_/d   58.8521   -735.08
    0:11:22   26999.4    341.64 6406181.5    5627.2 fifo1/data_mem_reg_23__17_/d   58.8538   -735.08
    0:11:22   26999.3    341.64 6406165.5    5627.2 fifo1/data_mem_reg_31__14_/d   58.8536   -735.08
    0:11:25   26999.3    341.64 6405702.0    5627.2 fifo0/data_mem_reg_12__36_/d   58.8536   -735.08
    0:11:25   26999.3    341.64 6405702.0    5627.2 fifo0/data_mem_reg_12__36_/d   58.8536   -735.08
    0:11:25   26999.3    341.64 6405702.0    5627.2 fifo0/data_mem_reg_12__36_/d   58.8536   -735.08
    0:11:25   26999.3    341.64 6405702.0    5627.2 fifo0/data_mem_reg_12__36_/d   58.8536   -735.08
    0:11:25   26999.3    341.64 6405339.0    5627.2 fifo1/data_mem_reg_5__7_/d   58.8536   -735.08
    0:11:25   26999.3    341.64 6405339.0    5627.2 fifo1/data_mem_reg_5__7_/d   58.8536   -735.08
    0:11:29   26999.2    341.64 6405368.5    5627.2 fifo1/data_mem_reg_29__60_/d   58.8516   -735.08
    0:11:32   26999.4    341.64 6405249.5    5627.2 fifo1/data_mem_reg_30__38_/d   58.8530   -735.08
    0:11:33   26999.4    341.64 6405164.5    5627.2 fifo1/data_mem_reg_10__7_/d   58.8538   -735.08
    0:11:35   26999.0    341.64 6405027.5    5627.2 fifo1/data_mem_reg_10__7_/d   58.8508   -735.08
    0:11:35   26999.0    341.64 6405027.5    5627.2 fifo1/data_mem_reg_10__7_/d   58.8508   -735.08
    0:11:40   26998.8    341.64 6404985.0    5627.2 fifo1/data_mem_reg_6__20_/d   58.8499   -735.08
    0:11:41   26998.8    341.64 6404950.5    5627.2 fifo1/data_mem_reg_29__7_/d   58.8496   -735.08
    0:11:57   26998.8    341.64 6404949.5    5627.2 dout[63]                    58.8497   -735.08
    0:11:57   26998.8    341.64 6404949.5    5627.2 dout[63]                    58.8497   -735.08
    0:11:57   26998.8    341.64 6404949.5    5627.2 dout[63]                    58.8497   -735.08
    0:12:03   26998.9    341.64 6404782.5    5627.2 check_ecc_alu0/secded_alu0_data_tmp_reg_57_/d   58.8515   -735.08
    0:12:03   26998.9    341.64 6404830.5    5627.2 check_ecc_alu0/secded_alu0_data_tmp_reg_15_/d   58.8512   -735.08
    0:12:06   26998.7    341.64 6404821.5    5627.2 check_ecc_alu0/secded_alu0_data_tmp_reg_55_/d   58.8507   -735.08
    0:12:07   26998.7    341.64 6404821.5    5627.2 check_ecc_alu0/secded_alu0_data_tmp_reg_93_/d   58.8507   -735.08
    0:12:07   26998.8    341.64 6404864.0    5627.2 check_ecc_alu0/secded_alu0_data_tmp_reg_55_/d   58.8514   -735.08
    0:12:13   26998.8    341.64 6404872.0    5627.2 check_ecc_alu0/secded_alu0_data_tmp_reg_62_/d   58.8514   -735.08
    0:12:14   26998.8    341.64 6404872.0    5627.2 check_ecc_alu0/secded_alu0_data_tmp_reg_121_/d   58.8508   -735.08
    0:12:16   26998.8    341.64 6404894.5    5627.2 check_ecc_alu0/secded_alu0_data_tmp_reg_122_/d   58.8506   -735.08
    0:12:16   26998.7    341.64 6404884.0    5627.2 check_ecc_alu0/secded_alu0_data_tmp_reg_112_/d   58.8500   -735.08
    0:12:20   26998.4    341.64 6404883.5    5627.2 check_ecc_alu0/gen_ecc_alu0_ecc_reg_6_/d   58.8484   -735.08
    0:12:22   26998.4    341.64 6404881.0    5627.2 check_ecc_alu0/secded_alu0_data_tmp_reg_61_/d   58.8484   -735.08
    0:12:23   26998.4    341.64 6404872.0    5627.2 check_ecc_alu0/secded_alu0_data_tmp_reg_90_/d   58.8476   -735.08
    0:12:25   26998.4    341.64 6404872.0    5627.2 check_ecc_alu0/gen_ecc_alu0_ecc_reg_1_/d   58.8478   -735.08
    0:12:25   26998.4    341.64 6404872.0    5627.2 check_ecc_alu0/gen_ecc_alu0_ecc_reg_1_/d   58.8478   -735.08
    0:12:25   26998.4    341.64 6404872.0    5627.2 check_ecc_alu0/gen_ecc_alu0_ecc_reg_1_/d   58.8478   -735.08
    0:12:25   26998.4    341.64 6404872.0    5627.2 check_ecc_alu0/gen_ecc_alu0_ecc_reg_1_/d   58.8478   -735.08
    0:12:27   26997.8    341.64 6404820.0    5627.2 fifo1/data_rd_reg_9_/d      58.8447   -735.08
    0:12:29   26997.4    341.64 6404769.5    5627.2 check_ecc_alu0/secded_alu0_data_tmp_reg_96_/d   58.8446   -735.08
    0:12:39   26997.4    341.64 6404769.0    5627.2 check_ecc_alu0/secded_alu0_data_tmp_reg_9_/d   58.8442   -735.07
    0:12:41   26997.1    341.64 6404763.0    5627.2 check_ecc_alu0/gen_ecc_alu0_ecc_reg_6_/d   58.8498   -735.07
    0:12:42   26997.0    341.64 6404760.0    5627.2 check_ecc_alu0/secded_alu0_data_tmp_reg_25_/d   58.8493   -735.07
    0:12:44   26996.7    341.64 6404804.0    5627.2 check_ecc_in1_secded_in0_data_tmp_reg_56_/d   58.8479   -735.07
    0:12:46   26996.7    341.64 6404794.5    5627.2 check_ecc_alu0/gen_ecc_alu0_ecc_reg_7_/d   58.8529   -735.07
    0:12:48   26996.6    341.64 6404705.5    5627.2 alu_core0_tmp_add_reg_61_/d   58.8531   -735.10
    0:12:49   26996.6    341.64 6404698.5    5627.2 check_ecc_alu0/gen_ecc_alu0_ecc_reg_4_/d   58.8579   -735.10
    0:12:50   26996.6    341.64 6404652.5    5627.2 fifo2/data_rd_reg_64_/d     58.8585   -735.10
    0:12:50   26996.4    341.64 6404636.5    5627.2 alu_core0_tmp_add_reg_53_/d   58.8588   -735.08
    0:12:51   26996.4    341.64 6404629.5    5627.2 gen_ecc_alu0_ecc_reg_5_/d   58.8648   -735.08
    0:12:51   26996.4    341.64 6404590.0    5627.2 fifo2/data_rd_reg_100_/d    58.8654   -735.08
    0:12:51   26996.3    341.64 6404577.0    5627.2 gen_ecc_alu0_ecc_reg_7_/d   58.8700   -735.08
    0:12:52   26996.2    341.64 6404559.5    5627.2 fifo1/data_rd_reg_5_/d      58.8696   -735.08
    0:12:52   26996.2    341.64 6404561.5    5627.2 check_ecc_in1_secded_in0_data_tmp_reg_29_/d   58.8694   -735.08
    0:12:52   26996.1    341.64 6404544.0    5627.2 fifo2/data_rd_reg_107_/d    58.8690   -735.08
    0:12:53   26996.1    341.64 6404610.0    5627.2 check_ecc_in1_secded_in0_data_tmp_reg_29_/d   58.8690   -735.08
    0:12:55   26996.0    341.64 6404600.5    5627.2 check_ecc_in1_gen_ecc_in0_ecc_reg_6_/d   58.8716   -735.08
    0:12:55   26995.9    341.64 6404480.5    5627.2 check_ecc_alu0/secded_alu0_data_tmp_reg_28_/d   58.8706   -735.08
    0:12:56   26996.0    341.64 6404308.5    5627.2 check_ecc_alu0/secded_alu0_data_tmp_reg_4_/d   58.8709   -735.08
    0:12:56   26995.9    341.64 6404304.5    5627.2 fifo1/data_rd_reg_13_/d     58.8701   -735.08
    0:12:56   26995.9    341.64 6404282.5    5627.2 fifo1/data_rd_reg_5_/d      58.8712   -735.08
    0:12:56   26995.0    341.64 6404277.0    5627.2 fifo2/data_rd_reg_136_/d    58.8656   -735.08
    0:12:56   26994.9    341.64 6404251.0    5627.2 check_ecc_alu0/secded_alu0_data_tmp_reg_14_/d   58.8647   -735.08
    0:12:56   26994.8    341.64 6404220.5    5627.2 check_ecc_in1_secded_in0_data_tmp_reg_24_/d   58.8648   -735.08
    0:12:56   26994.7    341.64 6404211.5    5627.2 check_ecc_in0_gen_ecc_in0_ecc_reg_0_/d   58.8659   -735.08
    0:12:58   26994.7    341.64 6404183.0    5627.2 fifo0/data_rd_reg_16_/d     58.8665   -735.08
    0:12:58   26994.2    341.64 6404263.5    5627.2 fifo0/data_rd_reg_28_/d     58.8647   -735.08
    0:13:23   26994.2    341.64 6404257.5    5627.2 alu_core0_tmp_add_reg_63_/d   58.8648   -735.08
    0:13:28   26994.2    341.64 6404231.0    5627.2 alu_core0_tmp_add_reg_49_/d   58.8649   -735.08
    0:13:30   26994.1    341.64 6404208.5    5627.2 check_ecc_in1_gen_ecc_in0_ecc_reg_5_/d   58.8717   -735.08
    0:13:31   26993.9    341.64 6404217.0    5627.2 check_ecc_alu0/secded_alu0_data_tmp_reg_83_/d   58.8701   -735.08
    0:13:31   26993.7    341.64 6404214.5    5627.2 check_ecc_in1_secded_in0_data_tmp_reg_55_/d   58.8693   -735.08
    0:13:34   26993.5    341.64 6404204.0    5627.2 check_ecc_in0_gen_ecc_in0_ecc_reg_1_/d   58.8711   -735.08
    0:13:34   26992.9    341.64 6404202.0    5627.2 check_ecc_in0_gen_ecc_in0_ecc_reg_4_/d   58.8678   -735.08
    0:13:35   26992.9    341.64 6404186.5    5627.2 check_ecc_in1_secded_in0_data_tmp_reg_66_/d   58.8687   -735.08
    0:13:35   26993.5    341.64 6404158.0    5619.2 fifo2/data_rd_reg_57_/d     58.8693   -735.08
    0:13:36   26992.9    341.64 6404145.5    5619.2 check_ecc_in1_secded_in0_data_tmp_reg_66_/d   58.8662   -735.08
    0:13:38   26992.8    341.64 6404116.0    5619.2 fifo1/data_rd_reg_55_/d     58.8668   -735.08
    0:13:38   26992.8    341.64 6404106.0    5619.2 alu_core0_tmp_add_reg_49_/d   58.8668   -735.08
    0:13:41   26992.7    341.64 6404099.5    5619.2 fifo1/data_rd_reg_10_/d     58.8674   -735.08
    0:13:41   26992.6    341.64 6404075.0    5619.2 fifo0/data_rd_reg_27_/d     58.8672   -735.08
    0:13:44   26992.6    341.64 6404118.5    5619.2 check_ecc_in1_secded_in0_data_tmp_reg_66_/d   58.8657   -735.08
    0:13:44   26992.5    341.64 6404116.0    5619.2 fifo1/data_rd_reg_2_/d      58.8654   -735.08
    0:13:46   26992.5    341.64 6404092.0    5619.2 fifo2/data_rd_reg_30_/d     58.8660   -735.08
    0:13:46   26992.4    341.64 6404089.5    5619.2 fifo1/data_rd_reg_2_/d      58.8664   -735.08
    0:13:46   26992.2    341.64 6404110.0    5619.2 fifo1/data_rd_reg_2_/d      58.8660   -735.08
    0:13:47   26992.2    341.64 6404099.5    5619.2 fifo0/data_rd_reg_55_/d     58.8661   -735.08
    0:13:47   26991.8    341.64 6404027.0    5619.2 fifo0/data_rd_reg_61_/d     58.8653   -735.08
    0:13:47   26991.6    341.64 6404010.5    5619.2 fifo2/data_rd_reg_98_/d     58.8641   -735.08
    0:13:48   26991.5    341.64 6404007.5    5619.2 alu_core0_tmp_add_reg_48_/d   58.8638   -735.08
    0:13:50   26991.3    341.64 6404035.5    5619.2 fifo0/data_rd_reg_42_/d     58.8638   -735.08
    0:13:50   26991.1    341.64 6404033.0    5619.2 fifo2/data_rd_reg_24_/d     58.8624   -735.08
    0:13:50   26990.8    341.64 6404089.5    5619.2 check_ecc_alu0/secded_alu0_data_tmp_reg_128_/d   58.8604   -735.08
    0:13:51   26990.8    341.64 6404070.0    5619.2 fifo2/data_rd_reg_89_/d     58.8610   -735.08
    0:13:51   26991.1    341.64 6404059.5    5619.2 check_ecc_in0_gen_ecc_in0_ecc_reg_7_/d   58.8666   -735.08
    0:13:51   26991.7    341.64 6404058.0    5614.2 fifo0/data_rd_reg_12_/d     58.8669   -735.08
    0:13:52   26991.6    341.64 6404029.0    5614.2 fifo2/data_rd_reg_98_/d     58.8659   -735.08
    0:13:53   26991.3    341.64 6404037.5    5614.2 fifo2/data_rd_reg_133_/d    58.8639   -735.08
    0:13:55   26991.2    341.64 6404021.0    5614.2 fifo1/data_rd_reg_19_/d     58.8647   -735.08
    0:13:55   26991.2    341.64 6404007.5    5614.2 fifo0/data_rd_reg_64_/d     58.8655   -735.08
    0:13:55   26991.2    341.64 6403990.5    5614.2 fifo1/data_rd_reg_53_/d     58.8661   -735.08
    0:13:55   26990.7    341.64 6403994.5    5614.2 fifo0/data_rd_reg_8_/d      58.8628   -735.08
    0:13:55   26990.6    341.64 6403981.0    5614.2 check_ecc_alu0/secded_alu0_data_rxc_reg_86_/d   58.8629   -735.08
    0:13:56   26990.5    341.64 6403980.0    5614.2 fifo2/data_rd_reg_101_/d    58.8638   -735.08
    0:13:56   26991.5    341.64 6403964.0    5612.2 fifo1/data_rd_reg_58_/d     58.8647   -735.08
    0:13:56   26991.5    341.64 6403957.0    5612.2 alu_core0_tmp_add_reg_55_/d   58.8650   -735.08
    0:13:57   26991.3    341.64 6403954.5    5612.2 fifo2/data_rd_reg_90_/d     58.8652   -735.08
    0:13:57   26991.1    341.64 6403935.5    5612.2 fifo0/data_rd_reg_30_/d     58.8638   -735.08
    0:13:58   26990.9    341.64 6403944.5    5612.2 check_ecc_in0_secded_in0_data_rxc_reg_22_/d   58.8630   -735.08
    0:13:58   26990.7    341.64 6403952.0    5612.2 check_ecc_in0_secded_in0_data_rxc_reg_22_/d   58.8647   -735.08
    0:13:59   26990.6    341.64 6403955.0    5612.2 check_ecc_alu0/secded_alu0_data_rxc_reg_46_/d   58.8637   -735.08
    0:13:59   26990.6    341.64 6403947.5    5612.2 fifo2/data_rd_reg_110_/d    58.8660   -735.08
    0:13:59   26990.5    341.64 6403933.0    5612.2 fifo2/data_rd_reg_87_/d     58.8666   -735.08
    0:14:00   26990.3    341.64 6403900.0    5612.2 fifo2/data_mem_reg_6__81_/d   58.8670   -735.08
    0:14:01   26990.2    341.64 6403895.5    5612.2 fifo0/data_rd_reg_50_/d     58.8678   -735.08
    0:14:01   26990.1    341.64 6403894.0    5612.2 fifo0/data_rd_reg_16_/d     58.8684   -735.08
    0:14:01   26990.1    341.64 6403870.5    5612.2 check_ecc_in0_secded_in0_data_tmp_reg_69_/d   58.8681   -735.08
    0:14:01   26989.7    341.64 6403858.5    5612.2 fifo1/data_rd_reg_66_/d     58.8676   -735.08
    0:14:01   26989.7    341.64 6403847.0    5612.2 fifo0/data_rd_reg_70_/d     58.8682   -735.08
    0:14:02   26989.6    341.64 6403845.0    5612.2 alu_core0_tmp_add_reg_29_/d   58.8672   -735.08
    0:14:02   26989.6    341.64 6403834.0    5612.2 fifo0/data_rd_reg_20_/d     58.8674   -735.08
    0:14:02   26989.1    341.64 6403832.0    5612.2 check_ecc_in0_secded_in0_data_rxc_reg_14_/d   58.8644   -735.08
    0:14:06   26988.2    341.64 6403830.0    5612.2 fifo0/data_rd_reg_16_/d     58.8608   -735.08
    0:14:06   26988.2    341.64 6403829.0    5612.2 fifo1/data_rd_reg_50_/d     58.8607   -735.08
    0:14:08   26988.1    341.64 6403826.0    5612.2 fifo2/data_rd_reg_120_/d    58.8609   -735.09
    0:14:11   26988.0    341.64 6403818.5    5612.2 fifo2/data_rd_reg_1_/d      58.8611   -735.09
    0:14:15   26987.9    341.64 6403818.0    5612.2 fifo2/data_rd_reg_92_/d     58.8607   -735.09
    0:14:15   26987.8    341.64 6403829.5    5612.2 check_ecc_alu0/secded_alu0_data_tmp_reg_129_/d   58.8588   -735.09
    0:14:15   26987.8    341.64 6403829.5    5612.2 check_ecc_alu0/secded_alu0_data_tmp_reg_129_/d   58.8588   -735.09
    0:14:16   26987.3    341.64 6403821.0    5612.2 fifo0/data_rd_reg_62_/d     58.8583   -735.09
    0:14:20   26987.2    341.64 6403811.0    5612.2 fifo0/data_rd_reg_38_/d     58.8596   -735.09
    0:14:22   26986.7    341.64 6403807.0    5612.2 alu_core0_tmp_add_reg_34_/d   58.8583   -735.09
    0:14:22   26986.7    341.64 6403792.0    5612.2 fifo2/data_rd_reg_18_/d     58.8581   -735.09
    0:14:24   26986.7    341.64 6403788.5    5612.2 fifo0/data_rd_reg_22_/d     58.8581   -735.09
    0:14:27   26986.6    341.64 6403782.0    5612.2 check_ecc_in1_secded_in0_data_rxc_reg_34_/d   58.8587   -735.09
    0:14:28   26986.6    341.64 6403776.0    5612.2 fifo1/data_rd_reg_24_/d     58.8593   -735.09
    0:14:29   26986.4    341.64 6403774.5    5612.2 alu_core0_tmp_add_reg_40_/d   58.8586   -735.09
    0:14:32   26986.3    341.64 6403785.5    5612.2 check_ecc_in0_secded_in0_data_rxc_reg_4_/d   58.8582   -735.09
    0:14:34   26986.0    341.64 6403780.0    5612.2 fifo1/data_rd_reg_35_/d     58.8568   -735.09
    0:14:35   26986.0    341.64 6403773.5    5612.2 fifo2/data_rd_reg_122_/d    58.8581   -735.09
    0:14:37   26985.9    341.64 6403769.0    5612.2 fifo2/data_rd_reg_43_/d     58.8582   -735.09
    0:14:37   26985.9    341.64 6403787.5    5612.2 check_ecc_in0_secded_in0_data_rxc_reg_7_/d   58.8582   -735.09
    0:14:37   26985.8    341.64 6403784.0    5612.2 check_ecc_alu0/secded_alu0_data_rxc_reg_59_/d   58.8583   -735.09
    0:14:38   26985.7    341.64 6403781.0    5612.2 fifo2/data_rd_reg_93_/d     58.8581   -735.09
    0:14:38   26985.6    341.64 6403776.0    5612.2 check_ecc_alu0/secded_alu0_data_rxc_reg_62_/d   58.8582   -735.09
    0:14:38   26985.5    341.64 6403770.5    5612.2 fifo0/data_rd_reg_31_/d     58.8583   -735.09
    0:14:38   26985.4    341.64 6403765.0    5612.2 fifo2/data_rd_reg_94_/d     58.8582   -735.09
    0:14:38   26985.4    341.64 6403773.5    5612.2 fifo1/data_rd_reg_69_/d     58.8579   -735.09
    0:14:38   26985.4    341.64 6403773.5    5612.2 fifo1/data_rd_reg_69_/d     58.8579   -735.09
    0:14:38   26985.4    341.64 6403773.5    5612.2 fifo1/data_rd_reg_69_/d     58.8579   -735.09
    0:14:39   26986.2    341.64 6403719.5    5604.2 fifo1/data_rd_reg_69_/d     58.8589   -735.09
    0:14:39   26986.2    341.64 6403715.5    5604.2 fifo2/data_rd_reg_111_/d    58.8595   -735.09
    0:14:40   26986.2    341.64 6403712.0    5604.2 fifo0/data_rd_reg_63_/d     58.8594   -735.09
    0:14:41   26985.9    341.64 6403712.0    5604.2 fifo1/data_rd_reg_69_/d     58.8599   -735.09
    0:14:42   26985.9    341.64 6403711.5    5604.2 fifo0/data_rd_reg_21_/d     58.8598   -735.09
    0:14:45   26985.6    341.64 6403716.5    5604.2 fifo1/data_rd_reg_56_/d     58.8582   -735.09
    0:14:45   26985.3    341.64 6403714.5    5604.2 fifo0/data_mem_reg_3__24_/si   58.8582   -735.09
    0:14:45   26985.3    341.64 6403714.5    5604.2 fifo0/data_mem_reg_3__24_/si   58.8582   -735.09
    0:14:45   26985.3    341.64 6403712.0    5604.2 fifo0/data_rd_reg_44_/d     58.8591   -735.09
    0:14:45   26985.1    341.64 6403708.5    5604.2 fifo2/data_rd_reg_78_/d     58.8583   -735.09
    0:14:45   26985.0    341.64 6403706.5    5604.2 fifo2/data_rd_reg_96_/d     58.8587   -735.09
    0:14:47   26985.0    341.64 6403706.5    5604.2 fifo2/data_rd_reg_17_/d     58.8594   -735.09
    0:14:48   26985.2    341.64 6403622.0    5604.2 fifo0/data_rd_reg_4_/d      58.8600   -735.22
    0:14:50   26985.1    341.64 6403620.0    5604.2 fifo2/data_rd_reg_116_/d    58.8597   -735.22
    0:14:50   26985.1    341.64 6403619.0    5604.2 fifo2/data_rd_reg_1_/d      58.8598   -735.22
    0:14:51   26984.7    341.64 6403616.5    5604.2 fifo1/data_rd_reg_38_/d     58.8572   -735.22
    0:14:51   26984.7    341.64 6403637.0    5604.2 fifo0/data_rd_reg_21_/d     58.8571   -735.22
    0:14:51   26984.6    341.64 6403635.5    5604.2 alu_core0_tmp_add_reg_22_/d   58.8571   -735.22
    0:14:51   26984.4    341.64 6403635.5    5604.2 fifo2/data_rd_reg_32_/d     58.8577   -735.22
    0:14:51   26984.4    341.64 6403635.5    5604.2 fifo2/data_rd_reg_32_/d     58.8577   -735.22
    0:14:51   26984.4    341.64 6403634.5    5604.2 fifo2/data_rd_reg_57_/d     58.8582   -735.22
    0:14:51   26984.4    341.64 6403634.5    5604.2 fifo2/data_rd_reg_57_/d     58.8582   -735.22
    0:14:51   26984.4    341.64 6403634.5    5604.2 fifo2/data_rd_reg_57_/d     58.8582   -735.22
    0:14:51   26984.3    341.64 6403636.5    5604.2 check_ecc_alu0/secded_alu0_data_rxc_reg_112_/d   58.8573   -735.22
    0:14:52   26984.2    341.64 6403604.5    5604.2 fifo0/data_rd_reg_11_/d     58.8576   -735.22
Information: route_opt running in 4 threads . (ROPT-031)
    0:14:56   26984.1    341.64 6401208.0    5604.2 dout[94]                    58.8577   -735.22
    0:14:56   26984.1    341.64 6401208.0    5604.2 dout[94]                    58.8577   -735.22
    0:14:56   26984.1    341.64 6401208.0    5604.2 dout[94]                    58.8577   -735.22
    0:14:56   26984.1    341.64 6401208.0    5604.2 dout[94]                    58.8577   -735.22
    0:14:56   26984.0    341.64 6401208.5    5604.2 check_ecc_alu0/secded_alu0_data_tmp_reg_64_/d   58.8573   -735.22
    0:14:56   26983.6    341.64 6401161.5    5604.2 check_ecc_alu0/secded_alu0_data_tmp_reg_59_/d   58.8556   -735.22
    0:14:56   26983.4    341.64 6401096.5    5604.2 check_ecc_alu0/secded_alu0_data_tmp_reg_64_/d   58.8557   -735.22
    0:15:01   26983.5    341.64 6400993.0    5604.2 check_ecc_in0_secded_in0_data_tmp_reg_55_/d   58.8563   -735.22
    0:15:10   26983.4    341.64 6400992.0    5604.2 check_ecc_alu0/secded_alu0_data_tmp_reg_81_/d   58.8559   -735.22
    0:15:11   26983.3    341.64 6400985.0    5604.2 check_ecc_alu0/secded_alu0_data_tmp_reg_93_/d   58.8555   -735.22

  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 12 routable metal layers
    Top most routable layer is set to be metal9
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
  Reading misc information ...
    array <core> has 0 vertical and 760 horizontal rows
    array <bonuscore> has 0 vertical and 760 horizontal rows
    array <core2h> has 0 vertical and 760 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    1140 rows didn't pass legal unit tile check and skipped
    24 route guides
    4385 pre-routes for placement blockage/checking
    3085 pre-routes for map congestion calculation
    tracks of layer 1 are not even
    tracks of layer 3 are not even
    tracks of layer 4 are not even
    tracks of layer 5 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
    tracks of layer 8 are not even
    tracks of layer 9 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary (Region mode)
  Design : fdkex
  Version: J-2014.09-SP1
  Date   : Tue Mar 31 05:19:04 2015
****************************************
Std cell utilization: 14.54%  (385315/(3283200-633155))
(Non-fixed only)
Chip area:            3283200  sites, bbox (0.00 0.00 302.40 303.24) um
Std cell area:        966105   sites, (non-fixed:385315 fixed:580790)
                      59163    cells, (non-fixed:43665  fixed:15498)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      633155   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       743 
Avg. std cell width:  0.71 um 
Site array:           core     (width: 0.070 um, height: 0.399 um, rows: 760)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fdkex
  Version: J-2014.09-SP1
  Date   : Tue Mar 31 05:19:04 2015
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
m1         none          ---         ---       via additive      ---
m2         none          ---         ---       via additive      ---
m3         none          ---         ---       via additive      ---
m4         none          ---         ---       via additive      ---
m5         none          ---         ---       via additive      ---
m6         none          ---         ---       via additive      ---
m7         none          ---         ---       via additive      ---
m8         none          ---         ---       via additive      ---
tm1        none          ---         ---       via additive      ---
m9         none          ---         ---       via additive      ---
m0         none          ---         ---       via additive      ---
c4         none          ---         ---       via additive      ---
Legalizing 762 illegal cells...
Starting legalizer.
Optimizing multi-row cells:(0 sec)
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.7 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.4 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.4 sec)
Legalization complete (2 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fdkex
  Version: J-2014.09-SP1
  Date   : Tue Mar 31 05:19:11 2015
****************************************

avg cell displacement:    0.308 um ( 0.77 row height)
max cell displacement:    1.738 um ( 4.36 row height)
std deviation:            0.270 um ( 0.68 row height)
number of cell moved:       800 cells (out of 43665 cells)

Largest displacement cells:
  Cell: fifo1/U728 (d04non02yn0f0)
    Input location: (41.930 35.511)
    Legal location: (43.190 36.708)
    Displacement: 1.738 um, e.g. 4.36 row height.
  Cell: U21575 (d04xob03yn0d0)
    Input location: (86.590 103.740)
    Legal location: (85.120 104.538)
    Displacement: 1.673 um, e.g. 4.19 row height.
  Cell: fifo1/cts1027 (d04bfn13wn0c0)
    Input location: (60.900 80.199)
    Legal location: (60.760 78.603)
    Displacement: 1.602 um, e.g. 4.02 row height.
  Cell: fifo2/post_route39 (d04bfn11wn0a5)
    Input location: (133.210 154.839)
    Legal location: (132.020 155.610)
    Displacement: 1.418 um, e.g. 3.55 row height.
  Cell: cts920 (d04bfn11wn0b5)
    Input location: (75.530 231.021)
    Legal location: (74.480 230.223)
    Displacement: 1.319 um, e.g. 3.31 row height.
  Cell: U14864 (d04xnk04nn0b5)
    Input location: (13.090 80.598)
    Legal location: (12.670 79.401)
    Displacement: 1.269 um, e.g. 3.18 row height.
  Cell: fifo1/cts1064 (d04bfn11wn0b0)
    Input location: (41.020 20.748)
    Legal location: (41.230 19.551)
    Displacement: 1.215 um, e.g. 3.05 row height.

Total 7 cells has large displacement (e.g. > 1.197 um or 3 row height)

Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
...100%

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 12 routable metal layers
    Top most routable layer is set to be metal9
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
  Reading misc information ...
    array <core> has 0 vertical and 760 horizontal rows
    array <bonuscore> has 0 vertical and 760 horizontal rows
    array <core2h> has 0 vertical and 760 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    1140 rows didn't pass legal unit tile check and skipped
    24 route guides
    4385 pre-routes for placement blockage/checking
    3085 pre-routes for map congestion calculation
    tracks of layer 1 are not even
    tracks of layer 3 are not even
    tracks of layer 4 are not even
    tracks of layer 5 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
    tracks of layer 8 are not even
    tracks of layer 9 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
(fixed placement) Spacing Rule Violations     : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
Number of Spacing Rule Violations     : 0
******************************************** 
Information: Route preservation is disabled. (ROPT-034)
Information: Updating database...
ROPT:    Incremental Optimization Stage Done             Tue Mar 31 05:20:00 2015
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Tue Mar 31 05:20:03 2015

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Found antenna rule mode 1, diode mode 15:
        metal ratio 1400, cut ratio 0,metal gate diffusion length based ratio -1 cut gate length based ratio -1 metal pratio 0, cut pratio 475, metal gate diffusion length based pratio -1, cut gate diffusion length based pratio -1  metal nratio 0, cut nratio 475, metal nratio 35, cut nratio -1
        layer m0: max ratio 1400 max pratio 850 max nratio 2850 layer m0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m1: max ratio 1400 max pratio 850 max nratio 2850 layer m1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m2: max ratio 1400 max pratio 850 max nratio 2850 layer m2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m3: max ratio 1400 max pratio 850 max nratio 2850 layer m3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m4: max ratio 1400 max pratio 850 max nratio 2850 layer m4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m5: max ratio 1400 max pratio 850 max nratio 2850 layer m5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m6: max ratio 1400 max pratio 850 max nratio 2850 layer m6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m7: max ratio 1400 max pratio 850 max nratio 2850 layer m7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m8: max ratio 1400 max pratio 850 max nratio 2850 layer m8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m9: max ratio 560 max pratio 850 max nratio 2850  layer m9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer tm1: max ratio 560 max pratio 850 max nratio 2850 layer tm1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer c4: max ratio 560 max pratio 850 max nratio 2850  layer c4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer v0: max ratio 0 max pratio 45 max nratio 45       layer v0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v1: max ratio 0 max pratio 180 max nratio 180     layer v1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v2: max ratio 0 max pratio 180 max nratio 180     layer v2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v3: max ratio 0 max pratio 180 max nratio 180     layer v3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v4: max ratio 0 max pratio 210 max nratio 210     layer v4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v5: max ratio 0 max pratio 275 max nratio 275     layer v5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v6: max ratio 0 max pratio 275 max nratio 275     layer v6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v7: max ratio 0 max pratio 475 max nratio 475     layer v7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v8: max ratio 0 max pratio 475 max nratio 475     layer v8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v9: max ratio 0 max pratio 35 max nratio 35       layer v9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer tv1: max ratio 0 max pratio 35 max nratio 35      layer tv1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
Cell Min-Routing-Layer = m0
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
track auto-fill added 2 tracks on m0
track auto-fill added 1 tracks on m1
track auto-fill added 0 tracks on m2
track auto-fill added 0 tracks on m3
track auto-fill added 0 tracks on m4
track auto-fill added 0 tracks on m5
track auto-fill added 1 tracks on m6
track auto-fill added 1 tracks on m7
track auto-fill added 203 tracks on m8
track auto-fill added 2 tracks on m9
track auto-fill added 2 tracks on tm1
track auto-fill added 2 tracks on c4
Create cell instance master for d04bgn01lnz00
Create cell instance master for d04gnc02lnz00
Create cell instance master for d04gnci1lnz00
Create cell instance master for d04bgn01nnz00
Create cell instance master for d04gnci1nnz00
Create cell instance master for d04gnc02nnz00
Create cell instance master for d04gnc01nnz00
Create cell instance master for d04bgn01wnz00
Create cell instance master for d04gnci1wnz00
Create cell instance master for d04gnc02wnz00
Create cell instance master for d04gnc01wnz00
Create cell instance master for d04bgn01ynz00
Create cell instance master for d04gnc01ynz00
Create cell instance master for d04gnc02ynz00
Create cell instance master for d04gnci1ynz00
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer tv1:
  TV1A
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Total number of nets = 59180, of which 0 are not extracted
Total number of open nets = 2834, of which 0 are frozen
soft rule shld_1 is redundant
soft rule shld_3 is redundant
[DBIn Done] Elapsed real time: 0:00:18 
[DBIn Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:09 total=0:00:10
[DBIn Done] Stage (MB): Used  225  Alloctr  234  Proc    1 
[DBIn Done] Total (MB): Used  230  Alloctr  240  Proc 5227 
[ECO: Extraction] Elapsed real time: 0:00:18 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:01 usr=0:00:09 total=0:00:10
[ECO: Extraction] Stage (MB): Used  221  Alloctr  230  Proc    1 
[ECO: Extraction] Total (MB): Used  225  Alloctr  235  Proc 5227 
Num of eco nets = 59180
Num of open eco nets = 2834
[ECO: Init] Elapsed real time: 0:00:18 
[ECO: Init] Elapsed cpu  time: sys=0:00:01 usr=0:00:09 total=0:00:11
[ECO: Init] Stage (MB): Used  235  Alloctr  241  Proc    1 
[ECO: Init] Total (MB): Used  240  Alloctr  247  Proc 5227 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  244  Alloctr  251  Proc 5227 
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :        true                
-default                                                :        true                
-effort                                                 :        medium              
-double_pattern_utilization_by_layer_name               :        {}                  
-exclude_blocked_gcells_from_congestion_report          :        false               
-extra_blocked_layer_utilization_reduction              :        0                   
-force_full_effort                                      :        false               
-layer_based_congestion_map                             :        true                
-macro_boundary_track_utilization                       :        100                 
-macro_boundary_width                                   :        5                   
-macro_corner_track_utilization                         :        95                  
-timing_driven                                          :        true                
-timing_driven_effort_level                             :        high                
-voltage_area_corner_track_utilization                  :        100                 

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,302.40,303.24)
Number of routing layers = 12
layer m0, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.06
layer m1, dir Ver, min width = 0.04, min space = 0.03 pitch = 0.07
layer m2, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.05
layer m3, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m4, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.06
layer m5, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m6, dir Hor, min width = 0.04, min space = 0.04 pitch = 0.08
layer m7, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.11
layer m8, dir Hor, min width = 0.13, min space = 0.13 pitch = 0.25
layer m9, dir Ver, min width = 0.54, min space = 0.54 pitch = 1.08
layer tm1, dir Hor, min width = 5.50, min space = 5.50 pitch = 16.00
layer c4, dir Ver, min width = 85.00, min space = 45.00 pitch = 130.30
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   49  Alloctr   49  Proc    0 
[End of Build Tech Data] Total (MB): Used  304  Alloctr  310  Proc 5227 
Net statistics:
Total number of nets     = 59180
Number of nets to route  = 2834
Number of nets with min-layer-mode soft = 1400
Number of nets with min-layer-mode soft-cost-medium = 1400
Number of nets with max-layer-mode hard = 968
2643 nets are partially connected,
 of which 2643 are detail routed and 0 are global routed.
56346 nets are fully connected,
 of which 56346 are detail routed and 0 are global routed.
423 nets have non-default rule ndr_defaultW_3T_noSh_Lth
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   17  Alloctr   18  Proc    0 
[End of Build All Nets] Total (MB): Used  322  Alloctr  329  Proc 5227 
Average gCell capacity  4.50     on layer (1)    m0
Average gCell capacity  4.27     on layer (2)    m1
Average gCell capacity  5.32     on layer (3)    m2
Average gCell capacity  6.65     on layer (4)    m3
Average gCell capacity  5.75     on layer (5)    m4
Average gCell capacity  6.64     on layer (6)    m5
Average gCell capacity  3.75     on layer (7)    m6
Average gCell capacity  3.08     on layer (8)    m7
Average gCell capacity  0.87     on layer (9)    m8
Average gCell capacity  0.12     on layer (10)   m9
Average gCell capacity  0.00     on layer (11)   tm1
Average gCell capacity  0.00     on layer (12)   c4
Average number of tracks per gCell 6.50  on layer (1)    m0
Average number of tracks per gCell 5.70  on layer (2)    m1
Average number of tracks per gCell 7.00  on layer (3)    m2
Average number of tracks per gCell 7.13  on layer (4)    m3
Average number of tracks per gCell 6.50  on layer (5)    m4
Average number of tracks per gCell 7.13  on layer (6)    m5
Average number of tracks per gCell 4.25  on layer (7)    m6
Average number of tracks per gCell 3.33  on layer (8)    m7
Average number of tracks per gCell 1.26  on layer (9)    m8
Average number of tracks per gCell 0.24  on layer (10)   m9
Average number of tracks per gCell 0.03  on layer (11)   tm1
Average number of tracks per gCell 0.00  on layer (12)   c4
Number of gCells = 6912960
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:01 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   -1  Alloctr    9  Proc    0 
[End of Build Congestion map] Total (MB): Used  321  Alloctr  339  Proc 5227 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   72  Alloctr   81  Proc    0 
[End of Build Data] Total (MB): Used  327  Alloctr  342  Proc 5227 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used    6  Alloctr    3  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  327  Alloctr  342  Proc 5227 
Information: Using 4 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  328  Alloctr  342  Proc 5227 
Initial. Routing result:
Initial. Both Dirs: Overflow = 22323 Max = 3 GRCs = 12761 (1.10%)
Initial. H routing: Overflow = 21865 Max = 3 (GRCs = 28) GRCs = 12286 (2.13%)
Initial. V routing: Overflow =   457 Max = 2 (GRCs =  3) GRCs =   475 (0.08%)
Initial. m0         Overflow =    54 Max = 1 (GRCs = 54) GRCs =    55 (0.01%)
Initial. m1         Overflow =   231 Max = 2 (GRCs =  1) GRCs =   251 (0.04%)
Initial. m2         Overflow =    32 Max = 1 (GRCs = 25) GRCs =    41 (0.01%)
Initial. m3         Overflow =    11 Max = 1 (GRCs = 11) GRCs =    11 (0.00%)
Initial. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m6         Overflow =   720 Max = 3 (GRCs = 28) GRCs =   606 (0.10%)
Initial. m7         Overflow =   215 Max = 2 (GRCs =  2) GRCs =   213 (0.04%)
Initial. m8         Overflow = 21059 Max = 2 (GRCs = 9797) GRCs = 11584 (2.01%)
Initial. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
m0       97.8 1.06 0.08 0.21 0.00 0.34 0.01 0.00 0.00 0.00 0.49 0.00 0.00 0.01
m1       91.4 3.12 0.75 1.65 0.00 1.65 0.19 0.01 0.00 0.00 1.11 0.00 0.00 0.04
m2       61.5 12.5 2.23 12.6 0.00 4.48 4.78 0.60 1.03 0.00 0.15 0.00 0.00 0.00
m3       61.1 13.1 7.18 8.99 2.41 4.48 1.97 0.32 0.34 0.00 0.04 0.00 0.00 0.00
m4       72.6 16.4 0.00 8.11 0.00 2.06 0.69 0.00 0.08 0.00 0.00 0.00 0.00 0.00
m5       86.5 10.4 1.63 1.03 0.11 0.16 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m6       81.0 3.88 4.08 6.95 0.00 1.10 1.37 0.48 0.12 0.00 0.84 0.00 0.02 0.09
m7       78.0 0.00 6.73 6.25 0.00 4.85 2.13 0.72 0.00 0.00 1.27 0.00 0.00 0.04
m8       94.2 0.00 0.00 0.00 0.00 3.02 0.00 0.00 0.00 0.00 0.85 0.00 0.00 1.91
m9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
tm1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
c4       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    81.2 6.46 2.42 4.89 0.27 2.36 1.19 0.23 0.17 0.00 0.51 0.00 0.00 0.22


Initial. Total Wire Length = 2841.74
Initial. Layer m0 wire length = 62.84
Initial. Layer m1 wire length = 381.86
Initial. Layer m2 wire length = 648.70
Initial. Layer m3 wire length = 446.58
Initial. Layer m4 wire length = 149.71
Initial. Layer m5 wire length = 221.24
Initial. Layer m6 wire length = 91.52
Initial. Layer m7 wire length = 381.82
Initial. Layer m8 wire length = 457.48
Initial. Layer m9 wire length = 0.00
Initial. Layer tm1 wire length = 0.00
Initial. Layer c4 wire length = 0.00
Initial. Total Number of Contacts = 3524
Initial. Via VIA0AX count = 224
Initial. Via VIA1A count = 2045
Initial. Via VIA2A count = 775
Initial. Via VIA3C_32 count = 185
Initial. Via VIA4A count = 130
Initial. Via VIA5B count = 65
Initial. Via VIA6A44 count = 61
Initial. Via VIA7F count = 39
Initial. Via VIA8A count = 0
Initial. Via VIA9A count = 0
Initial. Via TV1A count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  328  Alloctr  343  Proc 5227 
phase1. Routing result:
phase1. Both Dirs: Overflow = 22302 Max = 3 GRCs = 12736 (1.10%)
phase1. H routing: Overflow = 21854 Max = 3 (GRCs = 28) GRCs = 12271 (2.12%)
phase1. V routing: Overflow =   448 Max = 2 (GRCs =  2) GRCs =   465 (0.08%)
phase1. m0         Overflow =    53 Max = 1 (GRCs = 53) GRCs =    54 (0.01%)
phase1. m1         Overflow =   223 Max = 1 (GRCs = 223) GRCs =   242 (0.04%)
phase1. m2         Overflow =    31 Max = 1 (GRCs = 22) GRCs =    41 (0.01%)
phase1. m3         Overflow =    10 Max = 1 (GRCs = 10) GRCs =    10 (0.00%)
phase1. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m6         Overflow =   717 Max = 3 (GRCs = 28) GRCs =   604 (0.10%)
phase1. m7         Overflow =   215 Max = 2 (GRCs =  2) GRCs =   213 (0.04%)
phase1. m8         Overflow = 21053 Max = 2 (GRCs = 9799) GRCs = 11572 (2.00%)
phase1. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
m0       97.8 1.05 0.08 0.21 0.00 0.34 0.01 0.00 0.00 0.00 0.49 0.00 0.00 0.01
m1       91.4 3.11 0.75 1.65 0.00 1.65 0.19 0.01 0.00 0.00 1.11 0.00 0.00 0.04
m2       61.6 12.6 2.24 12.6 0.00 4.46 4.73 0.59 1.01 0.00 0.14 0.00 0.00 0.00
m3       61.1 13.2 7.18 8.98 2.40 4.47 1.95 0.32 0.33 0.00 0.04 0.00 0.00 0.00
m4       72.6 16.4 0.00 8.10 0.00 2.05 0.69 0.00 0.08 0.00 0.00 0.00 0.00 0.00
m5       86.6 10.4 1.63 1.03 0.11 0.16 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m6       81.1 3.87 4.08 6.94 0.00 1.09 1.37 0.48 0.12 0.00 0.84 0.00 0.02 0.09
m7       78.0 0.00 6.72 6.24 0.00 4.85 2.13 0.72 0.00 0.00 1.27 0.00 0.00 0.04
m8       94.2 0.00 0.00 0.00 0.00 3.01 0.00 0.00 0.00 0.00 0.85 0.00 0.00 1.91
m9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
tm1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
c4       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    81.3 6.47 2.42 4.88 0.27 2.35 1.18 0.23 0.16 0.00 0.51 0.00 0.00 0.22


phase1. Total Wire Length = 2834.58
phase1. Layer m0 wire length = 59.02
phase1. Layer m1 wire length = 371.83
phase1. Layer m2 wire length = 639.62
phase1. Layer m3 wire length = 447.03
phase1. Layer m4 wire length = 161.05
phase1. Layer m5 wire length = 220.92
phase1. Layer m6 wire length = 93.89
phase1. Layer m7 wire length = 387.61
phase1. Layer m8 wire length = 453.62
phase1. Layer m9 wire length = 0.00
phase1. Layer tm1 wire length = 0.00
phase1. Layer c4 wire length = 0.00
phase1. Total Number of Contacts = 3567
phase1. Via VIA0AX count = 229
phase1. Via VIA1A count = 2042
phase1. Via VIA2A count = 799
phase1. Via VIA3C_32 count = 193
phase1. Via VIA4A count = 133
phase1. Via VIA5B count = 68
phase1. Via VIA6A44 count = 64
phase1. Via VIA7F count = 39
phase1. Via VIA8A count = 0
phase1. Via VIA9A count = 0
phase1. Via TV1A count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  328  Alloctr  343  Proc 5227 
phase2. Routing result:
phase2. Both Dirs: Overflow = 22187 Max = 3 GRCs = 12523 (1.08%)
phase2. H routing: Overflow = 21745 Max = 3 (GRCs = 28) GRCs = 12065 (2.09%)
phase2. V routing: Overflow =   442 Max = 2 (GRCs =  2) GRCs =   458 (0.08%)
phase2. m0         Overflow =    53 Max = 1 (GRCs = 53) GRCs =    54 (0.01%)
phase2. m1         Overflow =   220 Max = 1 (GRCs = 220) GRCs =   238 (0.04%)
phase2. m2         Overflow =    30 Max = 1 (GRCs = 22) GRCs =    40 (0.01%)
phase2. m3         Overflow =    10 Max = 1 (GRCs = 10) GRCs =    10 (0.00%)
phase2. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m6         Overflow =   713 Max = 3 (GRCs = 28) GRCs =   602 (0.10%)
phase2. m7         Overflow =   212 Max = 2 (GRCs =  2) GRCs =   210 (0.04%)
phase2. m8         Overflow = 20948 Max = 2 (GRCs = 9797) GRCs = 11369 (1.97%)
phase2. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
m0       97.8 1.05 0.08 0.21 0.00 0.34 0.01 0.00 0.00 0.00 0.49 0.00 0.00 0.01
m1       91.4 3.11 0.75 1.65 0.00 1.65 0.19 0.01 0.00 0.00 1.11 0.00 0.00 0.04
m2       61.6 12.6 2.24 12.6 0.00 4.45 4.73 0.59 1.01 0.00 0.14 0.00 0.00 0.00
m3       61.1 13.2 7.18 8.98 2.40 4.47 1.95 0.32 0.33 0.00 0.04 0.00 0.00 0.00
m4       72.6 16.4 0.00 8.10 0.00 2.05 0.69 0.00 0.08 0.00 0.00 0.00 0.00 0.00
m5       86.6 10.4 1.63 1.03 0.11 0.16 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m6       81.0 3.88 4.09 6.95 0.00 1.10 1.37 0.48 0.12 0.00 0.84 0.00 0.02 0.09
m7       78.0 0.00 6.73 6.25 0.00 4.86 2.13 0.71 0.00 0.00 1.27 0.00 0.00 0.04
m8       94.2 0.00 0.00 0.00 0.00 3.00 0.00 0.00 0.00 0.00 0.81 0.00 0.00 1.90
m9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
tm1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
c4       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    81.5 6.40 2.39 4.83 0.27 2.33 1.17 0.22 0.16 0.00 0.50 0.00 0.00 0.22


phase2. Total Wire Length = 2834.89
phase2. Layer m0 wire length = 59.02
phase2. Layer m1 wire length = 363.25
phase2. Layer m2 wire length = 623.34
phase2. Layer m3 wire length = 442.07
phase2. Layer m4 wire length = 147.54
phase2. Layer m5 wire length = 200.21
phase2. Layer m6 wire length = 151.80
phase2. Layer m7 wire length = 425.31
phase2. Layer m8 wire length = 422.36
phase2. Layer m9 wire length = 0.00
phase2. Layer tm1 wire length = 0.00
phase2. Layer c4 wire length = 0.00
phase2. Total Number of Contacts = 3602
phase2. Via VIA0AX count = 229
phase2. Via VIA1A count = 2033
phase2. Via VIA2A count = 810
phase2. Via VIA3C_32 count = 206
phase2. Via VIA4A count = 144
phase2. Via VIA5B count = 76
phase2. Via VIA6A44 count = 69
phase2. Via VIA7F count = 35
phase2. Via VIA8A count = 0
phase2. Via VIA9A count = 0
phase2. Via TV1A count = 0
phase2. completed.
Number of multi gcell level routed nets = 1
[End of Whole Chip Routing] Elapsed real time: 0:00:06 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Whole Chip Routing] Stage (MB): Used   73  Alloctr   82  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  328  Alloctr  343  Proc 5227 

Congestion utilization per direction:
Average vertical track utilization   =  6.65 %
Peak    vertical track utilization   = 75.00 %
Average horizontal track utilization =  7.58 %
Peak    horizontal track utilization = 92.86 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -41  Alloctr  -49  Proc    0 
[GR: Done] Total (MB): Used  316  Alloctr  322  Proc 5227 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:07 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[GR: Done] Stage (MB): Used   72  Alloctr   71  Proc    0 
[GR: Done] Total (MB): Used  316  Alloctr  322  Proc 5227 
Warning: Shape {584 82348 644 82376} on layer m2 is not on min manufacturing grid. Snap it to {584 82348 644 82376}. The shape belongs to Net: vss. (ZRT-543)
Warning: Shape {406 82348 612 82376} on layer m2 is not on min manufacturing grid. Snap it to {406 82348 613 82376}. The shape belongs to Net: vss. (ZRT-543)
Warning: Shape {51506 61212 54078 61240} on layer m2 is not on min manufacturing grid. Snap it to {51506 61212 54079 61240}. The shape belongs to Net: fifo1/n1776. (ZRT-543)
Warning: Shape {54050 61212 54103 61240} on layer m2 is not on min manufacturing grid. Snap it to {54050 61212 54103 61240}. The shape belongs to Net: fifo1/n1776. (ZRT-543)
Warning: Shape {13350 74616 13456 74648} on layer m4 is not on min manufacturing grid. Snap it to {13350 74616 13456 74648}. The shape belongs to Net: n2607. (ZRT-543)
Warning: Shape {99536 152572 99834 152600} on layer m2 is not on min manufacturing grid. Snap it to {99536 152572 99834 152600}. The shape belongs to Net: n1241. (ZRT-543)
Warning: Shape {100716 155324 100761 155352} on layer m2 is not on min manufacturing grid. Snap it to {100716 155324 100762 155352}. The shape belongs to Net: n3209. (ZRT-543)
Warning: Shape {100733 155324 101022 155352} on layer m2 is not on min manufacturing grid. Snap it to {100733 155324 101022 155352}. The shape belongs to Net: n3209. (ZRT-543)
Warning: Shape {53538 61631 53566 62582} on layer m3 is not on min manufacturing grid. Snap it to {53538 61631 53566 62582}. The shape belongs to Net: fifo1/n1859. (ZRT-543)
Warning: Shape {53538 61108 53566 61659} on layer m3 is not on min manufacturing grid. Snap it to {53538 61108 53566 61660}. The shape belongs to Net: fifo1/n1859. (ZRT-543)
Warning: Shape {110796 168948 110852 169414} on layer m7 is not on min manufacturing grid. Snap it to {110796 168948 110852 169414}. The shape belongs to Net: n795. (ZRT-543)
Warning: Shape {110796 166838 110852 169004} on layer m7 is not on min manufacturing grid. Snap it to {110796 166838 110852 169005}. The shape belongs to Net: n795. (ZRT-543)
Warning: Shape {17416 33670 18966 33698} on layer m2 is not on min manufacturing grid. Snap it to {17416 33670 18967 33698}. The shape belongs to Net: fifo1/n1861. (ZRT-543)
Warning: Shape {18938 33670 19033 33698} on layer m2 is not on min manufacturing grid. Snap it to {18938 33670 19033 33698}. The shape belongs to Net: fifo1/n1861. (ZRT-543)
Warning: Shape {82778 85898 84014 85926} on layer m2 is not on min manufacturing grid. Snap it to {82778 85898 84014 85926}. The shape belongs to Net: n11111. (ZRT-543)
Warning: Shape {82379 153318 82910 153346} on layer m2 is not on min manufacturing grid. Snap it to {82379 153318 82910 153346}. The shape belongs to Net: n1222. (ZRT-543)
Warning: Shape {134438 104440 134466 104751} on layer m5 is not on min manufacturing grid. Snap it to {134438 104440 134466 104752}. The shape belongs to Net: ecc0[0]. (ZRT-543)
Warning: Shape {142994 95746 143055 95774} on layer m2 is not on min manufacturing grid. Snap it to {142994 95746 143056 95774}. The shape belongs to Net: ecc0[0]. (ZRT-543)
Warning: Shape {120683 102760 121498 102788} on layer m2 is not on min manufacturing grid. Snap it to {120683 102760 121498 102788}. The shape belongs to Net: fifo0/n7269. (ZRT-543)
Warning: Shape {77591 143742 81334 143770} on layer m2 is not on min manufacturing grid. Snap it to {77591 143742 81334 143770}. The shape belongs to Net: n1256. (ZRT-543)
Total number of nets = 59180, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:11 
[End of Global Routing] Elapsed cpu  time: sys=0:00:02 usr=0:00:12 total=0:00:14
[End of Global Routing] Stage (MB): Used    6  Alloctr    8  Proc    0 
[End of Global Routing] Total (MB): Used  251  Alloctr  259  Proc 5227 
[ECO: GR] Elapsed real time: 0:00:30 
[ECO: GR] Elapsed cpu  time: sys=0:00:03 usr=0:00:22 total=0:00:25
[ECO: GR] Stage (MB): Used  246  Alloctr  254  Proc    2 
[ECO: GR] Total (MB): Used  251  Alloctr  259  Proc 5227 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :        true                
-default                                                :        true                
-timing_driven                                          :        true                

Information: Using 4 threads for routing. (ZRT-444)
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.001000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        true                
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {{d04gnc01lnz00} }  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        true                
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {}                  
-save_cell_prefix                                       :        DR                  
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               


        There were 0 out of 207530 pins with no spots.


[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   24  Alloctr   20  Proc    0 
[Track Assign: Read routes] Total (MB): Used  271  Alloctr  276  Proc 5227 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/29      
Routed partition 2/29      
Routed partition 3/29      
Routed partition 4/29      
Routed partition 5/29      
Routed partition 6/29      
Routed partition 7/29      
Routed partition 8/29      
Routed partition 9/29      
Routed partition 10/29     
Routed partition 11/29     
Routed partition 12/29     
Routed partition 13/29     
Routed partition 14/29     
Routed partition 15/29     
Routed partition 16/29     
Routed partition 17/29     
Routed partition 18/29     
Routed partition 19/29     
Routed partition 20/29     
Routed partition 21/29     
Routed partition 22/29     
Routed partition 23/29     
Routed partition 24/29     
Routed partition 25/29     
Routed partition 26/29     
Routed partition 27/29     
Routed partition 28/29     
Routed partition 29/29     

Assign Vertical partitions, iteration 0
Routed partition 1/29      
Routed partition 2/29      
Routed partition 3/29      
Routed partition 4/29      
Routed partition 5/29      
Routed partition 6/29      
Routed partition 7/29      
Routed partition 8/29      
Routed partition 9/29      
Routed partition 10/29     
Routed partition 11/29     
Routed partition 12/29     
Routed partition 13/29     
Routed partition 14/29     
Routed partition 15/29     
Routed partition 16/29     
Routed partition 17/29     
Routed partition 18/29     
Routed partition 19/29     
Routed partition 20/29     
Routed partition 21/29     
Routed partition 22/29     
Routed partition 23/29     
Routed partition 24/29     
Routed partition 25/29     
Routed partition 26/29     
Routed partition 27/29     
Routed partition 28/29     
Routed partition 29/29     

Number of wires with overlap after iteration 0 = 5900 of 10934


[Track Assign: Iteration 0] Elapsed real time: 0:01:52 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:01:47 total=0:01:47
[Track Assign: Iteration 0] Stage (MB): Used   29  Alloctr   24  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  275  Alloctr  280  Proc 5227 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/29      
Routed partition 2/29      
Routed partition 3/29      
Routed partition 4/29      
Routed partition 5/29      
Routed partition 6/29      
Routed partition 7/29      
Routed partition 8/29      
Routed partition 9/29      
Routed partition 10/29     
Routed partition 11/29     
Routed partition 12/29     
Routed partition 13/29     
Routed partition 14/29     
Routed partition 15/29     
Routed partition 16/29     
Routed partition 17/29     
Routed partition 18/29     
Routed partition 19/29     
Routed partition 20/29     
Routed partition 21/29     
Routed partition 22/29     
Routed partition 23/29     
Routed partition 24/29     
Routed partition 25/29     
Routed partition 26/29     
Routed partition 27/29     
Routed partition 28/29     
Routed partition 29/29     

Assign Vertical partitions, iteration 1
Routed partition 1/29      
Routed partition 2/29      
Routed partition 3/29      
Routed partition 4/29      
Routed partition 5/29      
Routed partition 6/29      
Routed partition 7/29      
Routed partition 8/29      
Routed partition 9/29      
Routed partition 10/29     
Routed partition 11/29     
Routed partition 12/29     
Routed partition 13/29     
Routed partition 14/29     
Routed partition 15/29     
Routed partition 16/29     
Routed partition 17/29     
Routed partition 18/29     
Routed partition 19/29     
Routed partition 20/29     
Routed partition 21/29     
Routed partition 22/29     
Routed partition 23/29     
Routed partition 24/29     
Routed partition 25/29     
Routed partition 26/29     
Routed partition 27/29     
Routed partition 28/29     
Routed partition 29/29     

[Track Assign: Iteration 1] Elapsed real time: 0:03:41 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:03:33 total=0:03:33
[Track Assign: Iteration 1] Stage (MB): Used   29  Alloctr   24  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  275  Alloctr  280  Proc 5227 

Number of wires with overlap after iteration 1 = 2959 of 7282


Wire length and via report:
---------------------------
Number of m0 wires: 127                  VCNAX: 0
Number of m1 wires: 2327                 VIA0AX: 457
Number of m2 wires: 3595                 VIA1A: 5398
Number of m3 wires: 729                  VIA2A: 1224
Number of m4 wires: 215                  VIA3C_32: 420
Number of m5 wires: 128                  VIA4A: 214
Number of m6 wires: 67           VIA5B: 95
Number of m7 wires: 66           VIA6A44: 75
Number of m8 wires: 28           VIA7F: 50
Number of m9 wires: 0            VIA8A: 0
Number of tm1 wires: 0           VIA9A: 0
Number of c4 wires: 0            TV1A: 0
Total number of wires: 7282              vias: 7933

Total m0 wire length: 35.9
Total m1 wire length: 349.7
Total m2 wire length: 826.2
Total m3 wire length: 456.1
Total m4 wire length: 249.0
Total m5 wire length: 277.6
Total m6 wire length: 154.6
Total m7 wire length: 398.6
Total m8 wire length: 421.3
Total m9 wire length: 0.0
Total tm1 wire length: 0.0
Total c4 wire length: 0.0
Total wire length: 3168.8

Longest m0 wire length: 3.2
Longest m1 wire length: 3.1
Longest m2 wire length: 7.7
Longest m3 wire length: 8.3
Longest m4 wire length: 20.6
Longest m5 wire length: 15.0
Longest m6 wire length: 16.0
Longest m7 wire length: 43.2
Longest m8 wire length: 75.4
Longest m9 wire length: 0.0
Longest tm1 wire length: 0.0
Longest c4 wire length: 0.0

Total number of nets = 59180, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

[Track Assign: Done] Elapsed real time: 0:03:41 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:03:33 total=0:03:33
[Track Assign: Done] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Track Assign: Done] Total (MB): Used  260  Alloctr  269  Proc 5227 
[ECO: CDR] Elapsed real time: 0:04:12 
[ECO: CDR] Elapsed cpu  time: sys=0:00:03 usr=0:03:56 total=0:03:59
[ECO: CDR] Stage (MB): Used  255  Alloctr  264  Proc    2 
[ECO: CDR] Total (MB): Used  260  Alloctr  269  Proc 5227 
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.001000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        true                
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {{d04gnc01lnz00} }  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        true                
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {}                  
-save_cell_prefix                                       :        DR                  
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               

Warning: Limited std master d04bgn01lnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01nnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01wnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01ynz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
Warning: MV-aware diode insertion is not enabled because vdd or vss type diodes are not defined. (MV-546a)
[INIT LEGALITY CHECKER] Elapsed real time: 0:00:14 
[INIT LEGALITY CHECKER] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[INIT LEGALITY CHECKER] Stage (MB): Used    0  Alloctr    0  Proc    0 
[INIT LEGALITY CHECKER] Total (MB): Used  275  Alloctr  282  Proc 5228 
Antenna diodes, if needed, will be: 
        d04gnc01lnz00 
Total number of nets = 59180, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 4 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 15
      Metal lay (m0)0; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v0)1; maxRatio 2147483647.000 maxPRatio 45.000 maxNRatio 45.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m1)1; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v1)2; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m2)2; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v2)3; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m3)3; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v3)4; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m4)4; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v4)5; maxRatio 2147483647.000 maxPRatio 210.000 maxNRatio 210.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m5)5; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v5)6; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m6)6; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v6)7; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m7)7; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v7)8; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m8)8; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v8)9; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m9)9; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v9)10; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (tm1)10; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (tv1)11; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (c4)11; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: uniform partition
Routed  1/5776 Partitions, Violations = 0
Routed  28/5776 Partitions, Violations =        8
Routed  56/5776 Partitions, Violations =        7
Routed  84/5776 Partitions, Violations =        15
Routed  112/5776 Partitions, Violations =       7
Routed  140/5776 Partitions, Violations =       9
Routed  168/5776 Partitions, Violations =       7
Routed  196/5776 Partitions, Violations =       18
Routed  224/5776 Partitions, Violations =       72
Routed  252/5776 Partitions, Violations =       23
Routed  280/5776 Partitions, Violations =       24
Routed  308/5776 Partitions, Violations =       22
Routed  336/5776 Partitions, Violations =       34
Routed  364/5776 Partitions, Violations =       37
Routed  392/5776 Partitions, Violations =       49
Routed  420/5776 Partitions, Violations =       39
Routed  448/5776 Partitions, Violations =       48
Routed  476/5776 Partitions, Violations =       53
Routed  504/5776 Partitions, Violations =       66
Routed  532/5776 Partitions, Violations =       59
Routed  560/5776 Partitions, Violations =       56
Routed  590/5776 Partitions, Violations =       58
Routed  616/5776 Partitions, Violations =       64
Routed  644/5776 Partitions, Violations =       61
Routed  672/5776 Partitions, Violations =       61
Routed  702/5776 Partitions, Violations =       60
Routed  728/5776 Partitions, Violations =       78
Routed  756/5776 Partitions, Violations =       81
Routed  784/5776 Partitions, Violations =       80
Routed  816/5776 Partitions, Violations =       71
Routed  840/5776 Partitions, Violations =       69
Routed  868/5776 Partitions, Violations =       72
Routed  901/5776 Partitions, Violations =       70
Routed  924/5776 Partitions, Violations =       69
Routed  952/5776 Partitions, Violations =       76
Routed  984/5776 Partitions, Violations =       98
Routed  1008/5776 Partitions, Violations =      74
Routed  1036/5776 Partitions, Violations =      74
Routed  1064/5776 Partitions, Violations =      90
Routed  1092/5776 Partitions, Violations =      93
Routed  1127/5776 Partitions, Violations =      114
Routed  1148/5776 Partitions, Violations =      111
Routed  1176/5776 Partitions, Violations =      106
Routed  1204/5776 Partitions, Violations =      91
Routed  1232/5776 Partitions, Violations =      97
Routed  1260/5776 Partitions, Violations =      94
Routed  1288/5776 Partitions, Violations =      97
Routed  1324/5776 Partitions, Violations =      156
Routed  1344/5776 Partitions, Violations =      151
Routed  1380/5776 Partitions, Violations =      126
Routed  1400/5776 Partitions, Violations =      134
Routed  1438/5776 Partitions, Violations =      111
Routed  1456/5776 Partitions, Violations =      133
Routed  1491/5776 Partitions, Violations =      137
Routed  1512/5776 Partitions, Violations =      124
Routed  1552/5776 Partitions, Violations =      128
Routed  1568/5776 Partitions, Violations =      131
Routed  1606/5776 Partitions, Violations =      135
Routed  1624/5776 Partitions, Violations =      130
Routed  1656/5776 Partitions, Violations =      122
Routed  1680/5776 Partitions, Violations =      121
Routed  1715/5776 Partitions, Violations =      174
Routed  1736/5776 Partitions, Violations =      182
Routed  1775/5776 Partitions, Violations =      135
Routed  1792/5776 Partitions, Violations =      131
Routed  1820/5776 Partitions, Violations =      149
Routed  1848/5776 Partitions, Violations =      148
Routed  1876/5776 Partitions, Violations =      156
Routed  1904/5776 Partitions, Violations =      159
Routed  1932/5776 Partitions, Violations =      150
Routed  1966/5776 Partitions, Violations =      135
Routed  1988/5776 Partitions, Violations =      133
Routed  2025/5776 Partitions, Violations =      145
Routed  2044/5776 Partitions, Violations =      145
Routed  2088/5776 Partitions, Violations =      139
Routed  2100/5776 Partitions, Violations =      139
Routed  2128/5776 Partitions, Violations =      143
Routed  2156/5776 Partitions, Violations =      154
Routed  2184/5776 Partitions, Violations =      140
Routed  2219/5776 Partitions, Violations =      144
Routed  2240/5776 Partitions, Violations =      147
Routed  2282/5776 Partitions, Violations =      146
Routed  2296/5776 Partitions, Violations =      158
Routed  2324/5776 Partitions, Violations =      161
Routed  2360/5776 Partitions, Violations =      145
Routed  2380/5776 Partitions, Violations =      145
Routed  2421/5776 Partitions, Violations =      158
Routed  2436/5776 Partitions, Violations =      158
Routed  2464/5776 Partitions, Violations =      196
Routed  2499/5776 Partitions, Violations =      196
Routed  2520/5776 Partitions, Violations =      193
Routed  2568/5776 Partitions, Violations =      177
Routed  2576/5776 Partitions, Violations =      173
Routed  2604/5776 Partitions, Violations =      158
Routed  2638/5776 Partitions, Violations =      158
Routed  2660/5776 Partitions, Violations =      167
Routed  2714/5776 Partitions, Violations =      174
Routed  2718/5776 Partitions, Violations =      174
Routed  2744/5776 Partitions, Violations =      169
Routed  2781/5776 Partitions, Violations =      169
Routed  2800/5776 Partitions, Violations =      159
Routed  2862/5776 Partitions, Violations =      156
Routed  2864/5776 Partitions, Violations =      156
Routed  2884/5776 Partitions, Violations =      159
Routed  2940/5776 Partitions, Violations =      160
Routed  2941/5776 Partitions, Violations =      160
Routed  2968/5776 Partitions, Violations =      155
Routed  3015/5776 Partitions, Violations =      158
Routed  3024/5776 Partitions, Violations =      158
Routed  3052/5776 Partitions, Violations =      180
Routed  3090/5776 Partitions, Violations =      184
Routed  3108/5776 Partitions, Violations =      165
Routed  3165/5776 Partitions, Violations =      163
Routed  3166/5776 Partitions, Violations =      163
Routed  3192/5776 Partitions, Violations =      158
Routed  3233/5776 Partitions, Violations =      161
Routed  3248/5776 Partitions, Violations =      168
Routed  3308/5776 Partitions, Violations =      159
Routed  3309/5776 Partitions, Violations =      159
Routed  3366/5776 Partitions, Violations =      159
Routed  3367/5776 Partitions, Violations =      159
Routed  3388/5776 Partitions, Violations =      164
Routed  3444/5776 Partitions, Violations =      161
Routed  3445/5776 Partitions, Violations =      161
Routed  3472/5776 Partitions, Violations =      183
Routed  3513/5776 Partitions, Violations =      190
Routed  3528/5776 Partitions, Violations =      172
Routed  3581/5776 Partitions, Violations =      165
Routed  3584/5776 Partitions, Violations =      165
Routed  3643/5776 Partitions, Violations =      165
Routed  3644/5776 Partitions, Violations =      165
Routed  3668/5776 Partitions, Violations =      169
Routed  3705/5776 Partitions, Violations =      169
Routed  3724/5776 Partitions, Violations =      175
Routed  3776/5776 Partitions, Violations =      177
Routed  3780/5776 Partitions, Violations =      177
Routed  3838/5776 Partitions, Violations =      169
Routed  3839/5776 Partitions, Violations =      169
Routed  3864/5776 Partitions, Violations =      169
Routed  3899/5776 Partitions, Violations =      169
Routed  3920/5776 Partitions, Violations =      173
Routed  3965/5776 Partitions, Violations =      169
Routed  3976/5776 Partitions, Violations =      176
Routed  4019/5776 Partitions, Violations =      177
Routed  4032/5776 Partitions, Violations =      170
Routed  4074/5776 Partitions, Violations =      170
Routed  4117/5776 Partitions, Violations =      170
Routed  4118/5776 Partitions, Violations =      170
Routed  4144/5776 Partitions, Violations =      172
Routed  4187/5776 Partitions, Violations =      171
Routed  4200/5776 Partitions, Violations =      172
Routed  4237/5776 Partitions, Violations =      172
Routed  4257/5776 Partitions, Violations =      173
Routed  4292/5776 Partitions, Violations =      173
Routed  4329/5776 Partitions, Violations =      173
Routed  4340/5776 Partitions, Violations =      172
Routed  4398/5776 Partitions, Violations =      172
Routed  4399/5776 Partitions, Violations =      172
Routed  4444/5776 Partitions, Violations =      172
Routed  4452/5776 Partitions, Violations =      172
Routed  4483/5776 Partitions, Violations =      172
Routed  4530/5776 Partitions, Violations =      173
Routed  4536/5776 Partitions, Violations =      172
Routed  4571/5776 Partitions, Violations =      172
Routed  4602/5776 Partitions, Violations =      172
Routed  4633/5776 Partitions, Violations =      172
Routed  4664/5776 Partitions, Violations =      172
Routed  4695/5776 Partitions, Violations =      172
Routed  4704/5776 Partitions, Violations =      193
Routed  4732/5776 Partitions, Violations =      198
Routed  4771/5776 Partitions, Violations =      197
Routed  4810/5776 Partitions, Violations =      198
Routed  4841/5776 Partitions, Violations =      198
Routed  4844/5776 Partitions, Violations =      198
Routed  4873/5776 Partitions, Violations =      201
Routed  4900/5776 Partitions, Violations =      204
Routed  4928/5776 Partitions, Violations =      202
Routed  4957/5776 Partitions, Violations =      173
Routed  4984/5776 Partitions, Violations =      173
Routed  5028/5776 Partitions, Violations =      173
Routed  5043/5776 Partitions, Violations =      173
Routed  5068/5776 Partitions, Violations =      173
Routed  5099/5776 Partitions, Violations =      173
Routed  5135/5776 Partitions, Violations =      173
Routed  5153/5776 Partitions, Violations =      173
Routed  5180/5776 Partitions, Violations =      173
Routed  5208/5776 Partitions, Violations =      173
Routed  5240/5776 Partitions, Violations =      173
Routed  5272/5776 Partitions, Violations =      173
Routed  5305/5776 Partitions, Violations =      173
Routed  5335/5776 Partitions, Violations =      173
Routed  5364/5776 Partitions, Violations =      173
Routed  5392/5776 Partitions, Violations =      173
Routed  5420/5776 Partitions, Violations =      173
Routed  5447/5776 Partitions, Violations =      173
Routed  5472/5776 Partitions, Violations =      173
Routed  5496/5776 Partitions, Violations =      173
Routed  5519/5776 Partitions, Violations =      173
Routed  5544/5776 Partitions, Violations =      173
Routed  5593/5776 Partitions, Violations =      173
Routed  5609/5776 Partitions, Violations =      173
Routed  5663/5776 Partitions, Violations =      173
Routed  5664/5776 Partitions, Violations =      173
Routed  5749/5776 Partitions, Violations =      173
Routed  5750/5776 Partitions, Violations =      173
Routed  5751/5776 Partitions, Violations =      173
Routed  5768/5776 Partitions, Violations =      178

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      173
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net spacing : 1
        Diff net var rule spacing : 18
        Diff net via-cut spacing : 1
        Same net via-cut spacing : 3
        Less than minimum length : 9
        Less than minimum edge length : 3
        Needs fat contact : 1
        Enclosed via spacing : 6
        Short : 2
        Off-grid : 5
        Illegal width route : 7
        Illegal track route : 7
        Multiple pin connections : 31
        Internal-only types : 79

[Iter 0] Elapsed real time: 0:00:46 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:01:49 total=0:01:50
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used  276  Alloctr  285  Proc 5228 

End DR iteration 0 with 5776 parts

Start DR iteration 1: non-uniform partition
Routed  1/104 Partitions, Violations =  160
Routed  2/104 Partitions, Violations =  159
Routed  3/104 Partitions, Violations =  148
Routed  4/104 Partitions, Violations =  132
Routed  5/104 Partitions, Violations =  128
Routed  6/104 Partitions, Violations =  128
Routed  7/104 Partitions, Violations =  127
Routed  8/104 Partitions, Violations =  127
Routed  9/104 Partitions, Violations =  123
Routed  10/104 Partitions, Violations = 123
Routed  11/104 Partitions, Violations = 123
Routed  12/104 Partitions, Violations = 111
Routed  13/104 Partitions, Violations = 111
Routed  14/104 Partitions, Violations = 107
Routed  15/104 Partitions, Violations = 105
Routed  16/104 Partitions, Violations = 105
Routed  17/104 Partitions, Violations = 105
Routed  18/104 Partitions, Violations = 105
Routed  19/104 Partitions, Violations = 97
Routed  20/104 Partitions, Violations = 97
Routed  21/104 Partitions, Violations = 97
Routed  22/104 Partitions, Violations = 93
Routed  23/104 Partitions, Violations = 91
Routed  24/104 Partitions, Violations = 87
Routed  25/104 Partitions, Violations = 85
Routed  26/104 Partitions, Violations = 85
Routed  27/104 Partitions, Violations = 81
Routed  28/104 Partitions, Violations = 81
Routed  29/104 Partitions, Violations = 81
Routed  30/104 Partitions, Violations = 81
Routed  31/104 Partitions, Violations = 76
Routed  32/104 Partitions, Violations = 75
Routed  33/104 Partitions, Violations = 75
Routed  34/104 Partitions, Violations = 74
Routed  35/104 Partitions, Violations = 74
Routed  36/104 Partitions, Violations = 71
Routed  37/104 Partitions, Violations = 71
Routed  38/104 Partitions, Violations = 71
Routed  39/104 Partitions, Violations = 68
Routed  40/104 Partitions, Violations = 68
Routed  41/104 Partitions, Violations = 66
Routed  42/104 Partitions, Violations = 66
Routed  43/104 Partitions, Violations = 63
Routed  44/104 Partitions, Violations = 62
Routed  45/104 Partitions, Violations = 62
Routed  46/104 Partitions, Violations = 61
Routed  47/104 Partitions, Violations = 60
Routed  48/104 Partitions, Violations = 59
Routed  49/104 Partitions, Violations = 58
Routed  50/104 Partitions, Violations = 55
Routed  51/104 Partitions, Violations = 55
Routed  52/104 Partitions, Violations = 55
Routed  53/104 Partitions, Violations = 54
Routed  54/104 Partitions, Violations = 53
Routed  55/104 Partitions, Violations = 51
Routed  56/104 Partitions, Violations = 49
Routed  57/104 Partitions, Violations = 49
Routed  58/104 Partitions, Violations = 49
Routed  59/104 Partitions, Violations = 46
Routed  60/104 Partitions, Violations = 46
Routed  61/104 Partitions, Violations = 46
Routed  62/104 Partitions, Violations = 46
Routed  63/104 Partitions, Violations = 42
Routed  64/104 Partitions, Violations = 42
Routed  65/104 Partitions, Violations = 42
Routed  66/104 Partitions, Violations = 41
Routed  67/104 Partitions, Violations = 39
Routed  68/104 Partitions, Violations = 38
Routed  69/104 Partitions, Violations = 37
Routed  70/104 Partitions, Violations = 37
Routed  71/104 Partitions, Violations = 37
Routed  72/104 Partitions, Violations = 33
Routed  73/104 Partitions, Violations = 33
Routed  74/104 Partitions, Violations = 33
Routed  75/104 Partitions, Violations = 33
Routed  76/104 Partitions, Violations = 29
Routed  77/104 Partitions, Violations = 29
Routed  78/104 Partitions, Violations = 29
Routed  79/104 Partitions, Violations = 28
Routed  80/104 Partitions, Violations = 26
Routed  81/104 Partitions, Violations = 24
Routed  82/104 Partitions, Violations = 24
Routed  83/104 Partitions, Violations = 24
Routed  84/104 Partitions, Violations = 21
Routed  85/104 Partitions, Violations = 21
Routed  86/104 Partitions, Violations = 21
Routed  87/104 Partitions, Violations = 19
Routed  88/104 Partitions, Violations = 18
Routed  89/104 Partitions, Violations = 18
Routed  90/104 Partitions, Violations = 18
Routed  91/104 Partitions, Violations = 14
Routed  92/104 Partitions, Violations = 14
Routed  93/104 Partitions, Violations = 14
Routed  94/104 Partitions, Violations = 13
Routed  95/104 Partitions, Violations = 10
Routed  96/104 Partitions, Violations = 10
Routed  97/104 Partitions, Violations = 10
Routed  98/104 Partitions, Violations = 8
Routed  99/104 Partitions, Violations = 8
Routed  100/104 Partitions, Violations =        8
Routed  101/104 Partitions, Violations =        5
Routed  102/104 Partitions, Violations =        5
Routed  103/104 Partitions, Violations =        4
Routed  104/104 Partitions, Violations =        3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        @@@@ Total number of instance ports with antenna violations =   0

        Enclosed via spacing : 1
        Short : 2

[Iter 1] Elapsed real time: 0:00:47 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:01:52 total=0:01:53
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used  276  Alloctr  285  Proc 5228 

End DR iteration 1 with 104 parts

Start DR iteration 2: non-uniform partition
Routed  1/2 Partitions, Violations =    0
Routed  2/2 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 2] Elapsed real time: 0:00:48 
[Iter 2] Elapsed cpu  time: sys=0:00:01 usr=0:01:52 total=0:01:53
[Iter 2] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 2] Total (MB): Used  276  Alloctr  285  Proc 5228 

End DR iteration 2 with 2 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    564569 micron
Total Number of Contacts =             519814
Total Number of Wires =                400354
Total Number of PtConns =              8838
Total Number of Routed Wires =       400354
Total Routed Wire Length =           564157 micron
Total Number of Routed Contacts =       519814
        Layer          m0 :       5001 micron
        Layer          m1 :      18281 micron
        Layer          m2 :     136173 micron
        Layer          m3 :     158711 micron
        Layer          m4 :      89766 micron
        Layer          m5 :      36887 micron
        Layer          m6 :      50042 micron
        Layer          m7 :      56916 micron
        Layer          m8 :      12792 micron
        Layer          m9 :          0 micron
        Layer         tm1 :          0 micron
        Layer          c4 :          0 micron
        Via         VIA7F :        381
        Via      VIA7F_DA :        223
        Via      VIA7F_DC :       1536
        Via       VIA6A44 :       1038
        Via    VIA6A44_DA :        122
        Via    VIA6A44_DB :        269
        Via    VIA6A44_DC :      25692
        Via         VIA5B :        942
        Via      VIA5B_44 :          2
        Via      VIA5B_DA :        192
        Via      VIA5B_DB :          5
        Via      VIA5B_DC :      22919
        Via   VIA5B_44_DA :          1
        Via   VIA5B_44_DC :        104
        Via         VIA4C :          2
        Via      VIA4A_32 :       1082
        Via   VIA4A_32_DA :        150
        Via   VIA4A_32_DB :         11
        Via   VIA4A_32_DC :      28490
        Via      VIA4C_DC :        479
        Via         VIA3S :          2
        Via         VIA3O :          1
        Via         VIA3C :         26
        Via      VIA3C_32 :       1810
        Via      VIA3C_DB :          1
        Via      VIA3C_DC :        896
        Via   VIA3C_32_DC :      51231
        Via         VIA2A :       4208
        Via         VIA2O :         33
        Via         VIA2C :         83
        Via      VIA2A_DB :       1586
        Via      VIA2A_DC :     154381
        Via      VIA2C_DA :          1
        Via      VIA2C_DB :         94
        Via      VIA2C_DC :       3537
        Via         VIA1A :       6273
        Via         VIA1F :         78
        Via      VIA1A_DA :       6153
        Via      VIA1A_DB :       1352
        Via      VIA1A_DC :     180652
        Via        VIA0AX :      17143
        Via        VIA0CX :       1022
        Via         VIA0A :       5592
        Via         VIA0B :         19

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 92.36% (480077 / 519814 vias)
 
    Layer v0         =  0.00% (0      / 23776   vias)
        Un-optimized = 100.00% (23776   vias)
    Layer v1         = 96.73% (188157 / 194508  vias)
        Weight 30    = 92.88% (180652  vias)
        Weight 10    =  3.86% (7505    vias)
        Un-optimized =  3.27% (6351    vias)
    Layer v2         = 97.36% (159599 / 163923  vias)
        Weight 30    = 96.34% (157918  vias)
        Weight 10    =  1.03% (1681    vias)
        Un-optimized =  2.64% (4324    vias)
    Layer v3         = 96.59% (52128  / 53967   vias)
        Weight 30    = 96.59% (52127   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  3.41% (1839    vias)
    Layer v4         = 96.41% (29130  / 30214   vias)
        Weight 30    = 95.88% (28969   vias)
        Weight 10    =  0.53% (161     vias)
        Un-optimized =  3.59% (1084    vias)
    Layer v5         = 96.09% (23221  / 24165   vias)
        Weight 30    = 95.27% (23023   vias)
        Weight 10    =  0.82% (198     vias)
        Un-optimized =  3.91% (944     vias)
    Layer v6         = 96.17% (26083  / 27121   vias)
        Weight 30    = 94.73% (25692   vias)
        Weight 10    =  1.44% (391     vias)
        Un-optimized =  3.83% (1038    vias)
    Layer v7         = 82.20% (1759   / 2140    vias)
        Weight 30    = 71.78% (1536    vias)
        Weight 10    = 10.42% (223     vias)
        Un-optimized = 17.80% (381     vias)
 
  Total double via conversion rate    =  0.00% (0 / 519814 vias)
 
    Layer v0         =  0.00% (0      / 23776   vias)
    Layer v1         =  0.00% (0      / 194508  vias)
    Layer v2         =  0.00% (0      / 163923  vias)
    Layer v3         =  0.00% (0      / 53967   vias)
    Layer v4         =  0.00% (0      / 30214   vias)
    Layer v5         =  0.00% (0      / 24165   vias)
    Layer v6         =  0.00% (0      / 27121   vias)
    Layer v7         =  0.00% (0      / 2140    vias)
 
  The optimized via conversion rate based on total routed via count = 92.36% (480077 / 519814 vias)
 
    Layer v0         =  0.00% (0      / 23776   vias)
        Un-optimized = 100.00% (23776   vias)
    Layer v1         = 96.73% (188157 / 194508  vias)
        Weight 30    = 92.88% (180652  vias)
        Weight 10    =  3.86% (7505    vias)
        Un-optimized =  3.27% (6351    vias)
    Layer v2         = 97.36% (159599 / 163923  vias)
        Weight 30    = 96.34% (157918  vias)
        Weight 10    =  1.03% (1681    vias)
        Un-optimized =  2.64% (4324    vias)
    Layer v3         = 96.59% (52128  / 53967   vias)
        Weight 30    = 96.59% (52127   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  3.41% (1839    vias)
    Layer v4         = 96.41% (29130  / 30214   vias)
        Weight 30    = 95.88% (28969   vias)
        Weight 10    =  0.53% (161     vias)
        Un-optimized =  3.59% (1084    vias)
    Layer v5         = 96.09% (23221  / 24165   vias)
        Weight 30    = 95.27% (23023   vias)
        Weight 10    =  0.82% (198     vias)
        Un-optimized =  3.91% (944     vias)
    Layer v6         = 96.17% (26083  / 27121   vias)
        Weight 30    = 94.73% (25692   vias)
        Weight 10    =  1.44% (391     vias)
        Un-optimized =  3.83% (1038    vias)
    Layer v7         = 82.20% (1759   / 2140    vias)
        Weight 30    = 71.78% (1536    vias)
        Weight 10    = 10.42% (223     vias)
        Un-optimized = 17.80% (381     vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.001000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        true                
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {{d04gnc01lnz00} }  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        true                
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {}                  
-save_cell_prefix                                       :        DR                  
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               

[Dr init] Elapsed real time: 0:00:48 
[Dr init] Elapsed cpu  time: sys=0:00:01 usr=0:01:52 total=0:01:54
[Dr init] Stage (MB): Used   15  Alloctr   14  Proc    0 
[Dr init] Total (MB): Used  275  Alloctr  283  Proc 5228 

Begin timing soft drc check ...

Created 7863 soft drcs

Information: Merged away 1533 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6330
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  277  Alloctr  285  Proc 5228 
Total number of nets = 59180, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 4 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 15
      Metal lay (m0)0; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v0)1; maxRatio 2147483647.000 maxPRatio 45.000 maxNRatio 45.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m1)1; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v1)2; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m2)2; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v2)3; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m3)3; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v3)4; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m4)4; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v4)5; maxRatio 2147483647.000 maxPRatio 210.000 maxNRatio 210.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m5)5; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v5)6; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m6)6; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v6)7; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m7)7; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v7)8; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m8)8; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v8)9; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m9)9; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v9)10; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (tm1)10; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (tv1)11; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (c4)11; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: non-uniform partition
Routed  1/699 Partitions, Violations =  0
Routed  3/699 Partitions, Violations =  0
Routed  6/699 Partitions, Violations =  0
Routed  9/699 Partitions, Violations =  2
Routed  12/699 Partitions, Violations = 2
Routed  15/699 Partitions, Violations = 2
Routed  18/699 Partitions, Violations = 3
Routed  21/699 Partitions, Violations = 3
Routed  24/699 Partitions, Violations = 3
Routed  27/699 Partitions, Violations = 7
Routed  30/699 Partitions, Violations = 8
Routed  33/699 Partitions, Violations = 8
Routed  36/699 Partitions, Violations = 8
Routed  39/699 Partitions, Violations = 8
Routed  42/699 Partitions, Violations = 8
Routed  45/699 Partitions, Violations = 8
Routed  48/699 Partitions, Violations = 10
Routed  51/699 Partitions, Violations = 10
Routed  54/699 Partitions, Violations = 10
Routed  57/699 Partitions, Violations = 10
Routed  60/699 Partitions, Violations = 11
Routed  63/699 Partitions, Violations = 11
Routed  66/699 Partitions, Violations = 11
Routed  69/699 Partitions, Violations = 12
Routed  72/699 Partitions, Violations = 12
Routed  75/699 Partitions, Violations = 13
Routed  78/699 Partitions, Violations = 13
Routed  81/699 Partitions, Violations = 13
Routed  84/699 Partitions, Violations = 13
Routed  87/699 Partitions, Violations = 15
Routed  90/699 Partitions, Violations = 16
Routed  93/699 Partitions, Violations = 18
Routed  96/699 Partitions, Violations = 19
Routed  99/699 Partitions, Violations = 20
Routed  102/699 Partitions, Violations =        21
Routed  105/699 Partitions, Violations =        21
Routed  108/699 Partitions, Violations =        23
Routed  111/699 Partitions, Violations =        23
Routed  114/699 Partitions, Violations =        23
Routed  117/699 Partitions, Violations =        46
Routed  120/699 Partitions, Violations =        48
Routed  123/699 Partitions, Violations =        49
Routed  126/699 Partitions, Violations =        49
Routed  129/699 Partitions, Violations =        52
Routed  132/699 Partitions, Violations =        54
Routed  135/699 Partitions, Violations =        54
Routed  138/699 Partitions, Violations =        54
Routed  141/699 Partitions, Violations =        57
Routed  144/699 Partitions, Violations =        56
Routed  147/699 Partitions, Violations =        56
Routed  150/699 Partitions, Violations =        58
Routed  153/699 Partitions, Violations =        58
Routed  156/699 Partitions, Violations =        58
Routed  159/699 Partitions, Violations =        59
Routed  162/699 Partitions, Violations =        59
Routed  165/699 Partitions, Violations =        60
Routed  168/699 Partitions, Violations =        60
Routed  171/699 Partitions, Violations =        60
Routed  174/699 Partitions, Violations =        60
Routed  177/699 Partitions, Violations =        60
Routed  180/699 Partitions, Violations =        60
Routed  183/699 Partitions, Violations =        61
Routed  186/699 Partitions, Violations =        68
Routed  189/699 Partitions, Violations =        74
Routed  192/699 Partitions, Violations =        78
Routed  195/699 Partitions, Violations =        78
Routed  198/699 Partitions, Violations =        78
Routed  201/699 Partitions, Violations =        81
Routed  204/699 Partitions, Violations =        81
Routed  207/699 Partitions, Violations =        83
Routed  210/699 Partitions, Violations =        83
Routed  213/699 Partitions, Violations =        83
Routed  216/699 Partitions, Violations =        83
Routed  219/699 Partitions, Violations =        83
Routed  222/699 Partitions, Violations =        85
Routed  225/699 Partitions, Violations =        83
Routed  228/699 Partitions, Violations =        83
Routed  231/699 Partitions, Violations =        83
Routed  234/699 Partitions, Violations =        83
Routed  237/699 Partitions, Violations =        83
Routed  240/699 Partitions, Violations =        83
Routed  243/699 Partitions, Violations =        84
Routed  246/699 Partitions, Violations =        85
Routed  249/699 Partitions, Violations =        87
Routed  252/699 Partitions, Violations =        87
Routed  255/699 Partitions, Violations =        92
Routed  258/699 Partitions, Violations =        92
Routed  261/699 Partitions, Violations =        92
Routed  264/699 Partitions, Violations =        93
Routed  267/699 Partitions, Violations =        97
Routed  270/699 Partitions, Violations =        98
Routed  273/699 Partitions, Violations =        100
Routed  276/699 Partitions, Violations =        100
Routed  279/699 Partitions, Violations =        100
Routed  282/699 Partitions, Violations =        100
Routed  285/699 Partitions, Violations =        100
Routed  288/699 Partitions, Violations =        100
Routed  291/699 Partitions, Violations =        101
Routed  294/699 Partitions, Violations =        101
Routed  297/699 Partitions, Violations =        99
Routed  300/699 Partitions, Violations =        99
Routed  303/699 Partitions, Violations =        99
Routed  306/699 Partitions, Violations =        116
Routed  309/699 Partitions, Violations =        118
Routed  312/699 Partitions, Violations =        119
Routed  315/699 Partitions, Violations =        121
Routed  318/699 Partitions, Violations =        121
Routed  321/699 Partitions, Violations =        123
Routed  324/699 Partitions, Violations =        125
Routed  327/699 Partitions, Violations =        126
Routed  330/699 Partitions, Violations =        127
Routed  333/699 Partitions, Violations =        128
Routed  336/699 Partitions, Violations =        129
Routed  339/699 Partitions, Violations =        132
Routed  342/699 Partitions, Violations =        132
Routed  345/699 Partitions, Violations =        132
Routed  348/699 Partitions, Violations =        136
Routed  351/699 Partitions, Violations =        141
Routed  354/699 Partitions, Violations =        141
Routed  357/699 Partitions, Violations =        141
Routed  360/699 Partitions, Violations =        143
Routed  363/699 Partitions, Violations =        145
Routed  366/699 Partitions, Violations =        153
Routed  369/699 Partitions, Violations =        157
Routed  372/699 Partitions, Violations =        159
Routed  375/699 Partitions, Violations =        160
Routed  378/699 Partitions, Violations =        161
Routed  381/699 Partitions, Violations =        162
Routed  384/699 Partitions, Violations =        160
Routed  387/699 Partitions, Violations =        160
Routed  390/699 Partitions, Violations =        162
Routed  393/699 Partitions, Violations =        160
Routed  396/699 Partitions, Violations =        160
Routed  399/699 Partitions, Violations =        160
Routed  402/699 Partitions, Violations =        161
Routed  405/699 Partitions, Violations =        161
Routed  408/699 Partitions, Violations =        161
Routed  411/699 Partitions, Violations =        165
Routed  414/699 Partitions, Violations =        169
Routed  417/699 Partitions, Violations =        169
Routed  420/699 Partitions, Violations =        173
Routed  423/699 Partitions, Violations =        174
Routed  426/699 Partitions, Violations =        178
Routed  429/699 Partitions, Violations =        179
Routed  432/699 Partitions, Violations =        180
Routed  435/699 Partitions, Violations =        181
Routed  438/699 Partitions, Violations =        182
Routed  441/699 Partitions, Violations =        183
Routed  444/699 Partitions, Violations =        186
Routed  447/699 Partitions, Violations =        190
Routed  450/699 Partitions, Violations =        190
Routed  453/699 Partitions, Violations =        188
Routed  456/699 Partitions, Violations =        189
Routed  459/699 Partitions, Violations =        190
Routed  462/699 Partitions, Violations =        192
Routed  465/699 Partitions, Violations =        194
Routed  468/699 Partitions, Violations =        194
Routed  471/699 Partitions, Violations =        195
Routed  474/699 Partitions, Violations =        191
Routed  477/699 Partitions, Violations =        191
Routed  480/699 Partitions, Violations =        192
Routed  483/699 Partitions, Violations =        193
Routed  486/699 Partitions, Violations =        194
Routed  489/699 Partitions, Violations =        196
Routed  492/699 Partitions, Violations =        195
Routed  495/699 Partitions, Violations =        199
Routed  498/699 Partitions, Violations =        200
Routed  501/699 Partitions, Violations =        203
Routed  504/699 Partitions, Violations =        203
Routed  507/699 Partitions, Violations =        208
Routed  510/699 Partitions, Violations =        210
Routed  513/699 Partitions, Violations =        212
Routed  516/699 Partitions, Violations =        217
Routed  519/699 Partitions, Violations =        194
Routed  522/699 Partitions, Violations =        197
Routed  525/699 Partitions, Violations =        201
Routed  528/699 Partitions, Violations =        205
Routed  531/699 Partitions, Violations =        204
Routed  534/699 Partitions, Violations =        212
Routed  537/699 Partitions, Violations =        211
Routed  540/699 Partitions, Violations =        209
Routed  543/699 Partitions, Violations =        212
Routed  546/699 Partitions, Violations =        226
Routed  549/699 Partitions, Violations =        234
Routed  552/699 Partitions, Violations =        236
Routed  555/699 Partitions, Violations =        236
Routed  558/699 Partitions, Violations =        236
Routed  561/699 Partitions, Violations =        234
Routed  564/699 Partitions, Violations =        234
Routed  567/699 Partitions, Violations =        238
Routed  570/699 Partitions, Violations =        239
Routed  573/699 Partitions, Violations =        247
Routed  576/699 Partitions, Violations =        249
Routed  579/699 Partitions, Violations =        247
Routed  582/699 Partitions, Violations =        251
Routed  585/699 Partitions, Violations =        251
Routed  588/699 Partitions, Violations =        254
Routed  591/699 Partitions, Violations =        287
Routed  594/699 Partitions, Violations =        288
Routed  597/699 Partitions, Violations =        284
Routed  600/699 Partitions, Violations =        285
Routed  603/699 Partitions, Violations =        286
Routed  606/699 Partitions, Violations =        291
Routed  609/699 Partitions, Violations =        291
Routed  612/699 Partitions, Violations =        291
Routed  615/699 Partitions, Violations =        291
Routed  618/699 Partitions, Violations =        295
Routed  621/699 Partitions, Violations =        296
Routed  624/699 Partitions, Violations =        300
Routed  627/699 Partitions, Violations =        298
Routed  630/699 Partitions, Violations =        302
Routed  633/699 Partitions, Violations =        305
Routed  636/699 Partitions, Violations =        307
Routed  639/699 Partitions, Violations =        305
Routed  642/699 Partitions, Violations =        309
Routed  645/699 Partitions, Violations =        320
Routed  648/699 Partitions, Violations =        322
Routed  651/699 Partitions, Violations =        323
Routed  654/699 Partitions, Violations =        320
Routed  657/699 Partitions, Violations =        338
Routed  660/699 Partitions, Violations =        334
Routed  663/699 Partitions, Violations =        330
Routed  666/699 Partitions, Violations =        341
Routed  669/699 Partitions, Violations =        347
Routed  672/699 Partitions, Violations =        354
Routed  675/699 Partitions, Violations =        333
Routed  678/699 Partitions, Violations =        343
Routed  681/699 Partitions, Violations =        344
Routed  684/699 Partitions, Violations =        341
Routed  687/699 Partitions, Violations =        342
Routed  690/699 Partitions, Violations =        304
Routed  693/699 Partitions, Violations =        282
Routed  696/699 Partitions, Violations =        300
Routed  699/699 Partitions, Violations =        268

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3183
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net spacing : 1
        Diff net via-cut spacing : 3
        Same net via-cut spacing : 2
        Less than minimum length : 11
        Less than minimum edge length : 8
        Needs fat contact : 4
        Enclosed via spacing : 4
        Off-grid : 2
        Illegal width route : 5
        Illegal track route : 10
        Multiple pin connections : 45
        Internal Soft Spacing types : 2915

[Iter 0] Elapsed real time: 0:01:07 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:02:40 total=0:02:41
[Iter 0] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 0] Total (MB): Used  278  Alloctr  288  Proc 5228 

End DR iteration 0 with 699 parts

Start DR iteration 1: non-uniform partition
Routed  1/10 Partitions, Violations =   268
Routed  2/10 Partitions, Violations =   268
Routed  3/10 Partitions, Violations =   268
Routed  4/10 Partitions, Violations =   269
Routed  5/10 Partitions, Violations =   269
Routed  6/10 Partitions, Violations =   268
Routed  7/10 Partitions, Violations =   268
Routed  8/10 Partitions, Violations =   268
Routed  9/10 Partitions, Violations =   268
Routed  10/10 Partitions, Violations =  268

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3168
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net spacing : 1
        Diff net via-cut spacing : 3
        Same net via-cut spacing : 2
        Less than minimum length : 11
        Less than minimum edge length : 8
        Needs fat contact : 4
        Enclosed via spacing : 4
        Off-grid : 2
        Illegal width route : 5
        Illegal track route : 10
        Multiple pin connections : 44
        Internal Soft Spacing types : 2900

[Iter 1] Elapsed real time: 0:01:07 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:02:41 total=0:02:42
[Iter 1] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 1] Total (MB): Used  278  Alloctr  288  Proc 5228 

End DR iteration 1 with 10 parts

Information: Merged away 65 aligned/redundant DRCs. (ZRT-305)
        @@@@ Total nets not meeting constraints =       0

Stop DR since reached max number of iterations


Begin revisit internal-only type DRCs ...

Checked 1/101 Partitions, Violations =  193
Checked 4/101 Partitions, Violations =  191
Checked 8/101 Partitions, Violations =  187
Checked 12/101 Partitions, Violations = 183
Checked 16/101 Partitions, Violations = 179
Checked 20/101 Partitions, Violations = 174
Checked 24/101 Partitions, Violations = 168
Checked 28/101 Partitions, Violations = 166
Checked 32/101 Partitions, Violations = 161
Checked 36/101 Partitions, Violations = 157
Checked 40/101 Partitions, Violations = 154
Checked 44/101 Partitions, Violations = 148
Checked 48/101 Partitions, Violations = 145
Checked 52/101 Partitions, Violations = 141
Checked 56/101 Partitions, Violations = 136
Checked 60/101 Partitions, Violations = 133
Checked 64/101 Partitions, Violations = 128
Checked 68/101 Partitions, Violations = 123
Checked 72/101 Partitions, Violations = 120
Checked 76/101 Partitions, Violations = 116
Checked 80/101 Partitions, Violations = 111
Checked 84/101 Partitions, Violations = 107
Checked 88/101 Partitions, Violations = 104
Checked 92/101 Partitions, Violations = 98
Checked 96/101 Partitions, Violations = 95
Checked 100/101 Partitions, Violations =        89

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      96

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used  278  Alloctr  287  Proc 5228 
[DR] Elapsed real time: 0:01:08 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:02:42 total=0:02:43
[DR] Stage (MB): Used    7  Alloctr    7  Proc    0 
[DR] Total (MB): Used  267  Alloctr  276  Proc 5228 
[DR: Done] Elapsed real time: 0:01:08 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:02:42 total=0:02:43
[DR: Done] Stage (MB): Used    7  Alloctr    7  Proc    0 
[DR: Done] Total (MB): Used  267  Alloctr  276  Proc 5228 
Information: Merged away 1 aligned/redundant DRCs. (ZRT-305)


Finished timing optimization in DR ...



Begin DRC fixing after timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.001000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        true                
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {{d04gnc01lnz00} }  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        true                
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {}                  
-save_cell_prefix                                       :        DR                  
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               

[Dr init] Elapsed real time: 0:01:08 
[Dr init] Elapsed cpu  time: sys=0:00:01 usr=0:02:42 total=0:02:43
[Dr init] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Dr init] Total (MB): Used  274  Alloctr  284  Proc 5228 
Total number of nets = 59180, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 4 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 15
      Metal lay (m0)0; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v0)1; maxRatio 2147483647.000 maxPRatio 45.000 maxNRatio 45.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m1)1; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v1)2; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m2)2; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v2)3; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m3)3; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v3)4; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m4)4; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v4)5; maxRatio 2147483647.000 maxPRatio 210.000 maxNRatio 210.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m5)5; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v5)6; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m6)6; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v6)7; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m7)7; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v7)8; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m8)8; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v8)9; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m9)9; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v9)10; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (tm1)10; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (tv1)11; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (c4)11; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: non-uniform partition
Routed  1/55 Partitions, Violations =   73
Routed  2/55 Partitions, Violations =   72
Routed  3/55 Partitions, Violations =   64
Routed  4/55 Partitions, Violations =   64
Routed  5/55 Partitions, Violations =   58
Routed  6/55 Partitions, Violations =   56
Routed  7/55 Partitions, Violations =   56
Routed  8/55 Partitions, Violations =   56
Routed  9/55 Partitions, Violations =   50
Routed  10/55 Partitions, Violations =  50
Routed  11/55 Partitions, Violations =  46
Routed  12/55 Partitions, Violations =  46
Routed  13/55 Partitions, Violations =  45
Routed  14/55 Partitions, Violations =  45
Routed  15/55 Partitions, Violations =  44
Routed  16/55 Partitions, Violations =  42
Routed  17/55 Partitions, Violations =  42
Routed  18/55 Partitions, Violations =  40
Routed  19/55 Partitions, Violations =  39
Routed  20/55 Partitions, Violations =  40
Routed  21/55 Partitions, Violations =  39
Routed  22/55 Partitions, Violations =  37
Routed  23/55 Partitions, Violations =  37
Routed  24/55 Partitions, Violations =  36
Routed  25/55 Partitions, Violations =  35
Routed  26/55 Partitions, Violations =  34
Routed  27/55 Partitions, Violations =  32
Routed  28/55 Partitions, Violations =  32
Routed  29/55 Partitions, Violations =  32
Routed  30/55 Partitions, Violations =  31
Routed  31/55 Partitions, Violations =  29
Routed  32/55 Partitions, Violations =  28
Routed  33/55 Partitions, Violations =  27
Routed  34/55 Partitions, Violations =  22
Routed  35/55 Partitions, Violations =  22
Routed  36/55 Partitions, Violations =  21
Routed  37/55 Partitions, Violations =  21
Routed  38/55 Partitions, Violations =  20
Routed  39/55 Partitions, Violations =  20
Routed  40/55 Partitions, Violations =  19
Routed  41/55 Partitions, Violations =  18
Routed  42/55 Partitions, Violations =  16
Routed  43/55 Partitions, Violations =  16
Routed  44/55 Partitions, Violations =  14
Routed  45/55 Partitions, Violations =  14
Routed  46/55 Partitions, Violations =  10
Routed  47/55 Partitions, Violations =  10
Routed  48/55 Partitions, Violations =  10
Routed  49/55 Partitions, Violations =  9
Routed  50/55 Partitions, Violations =  8
Routed  51/55 Partitions, Violations =  8
Routed  52/55 Partitions, Violations =  7
Routed  53/55 Partitions, Violations =  6
Routed  54/55 Partitions, Violations =  5
Routed  55/55 Partitions, Violations =  4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        @@@@ Total number of instance ports with antenna violations =   0

        Less than minimum length : 1
        Multiple pin connections : 1
        Internal-only types : 2

[Iter 0] Elapsed real time: 0:01:09 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:02:44 total=0:02:45
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used  276  Alloctr  285  Proc 5228 

End DR iteration 0 with 55 parts

Start DR iteration 1: non-uniform partition
Routed  1/3 Partitions, Violations =    0
Routed  2/3 Partitions, Violations =    0
Routed  3/3 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:01:09 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:02:45 total=0:02:46
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used  276  Alloctr  285  Proc 5228 

End DR iteration 1 with 3 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:01:10 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:02:45 total=0:02:46
[DR] Stage (MB): Used    6  Alloctr    6  Proc    0 
[DR] Total (MB): Used  266  Alloctr  275  Proc 5228 
[DR: Done] Elapsed real time: 0:01:10 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:02:45 total=0:02:46
[DR: Done] Stage (MB): Used    6  Alloctr    6  Proc    0 
[DR: Done] Total (MB): Used  266  Alloctr  275  Proc 5228 

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    564686 micron
Total Number of Contacts =             522135
Total Number of Wires =                402936
Total Number of PtConns =              9402
Total Number of Routed Wires =       402936
Total Routed Wire Length =           564256 micron
Total Number of Routed Contacts =       522135
        Layer          m0 :       5213 micron
        Layer          m1 :      18349 micron
        Layer          m2 :     134889 micron
        Layer          m3 :     158306 micron
        Layer          m4 :      90823 micron
        Layer          m5 :      37604 micron
        Layer          m6 :      50194 micron
        Layer          m7 :      56601 micron
        Layer          m8 :      12708 micron
        Layer          m9 :          0 micron
        Layer         tm1 :          0 micron
        Layer          c4 :          0 micron
        Via         VIA7F :        413
        Via      VIA7F_DA :        223
        Via      VIA7F_DC :       1502
        Via       VIA6A44 :       1333
        Via    VIA6A44_DA :        122
        Via    VIA6A44_DB :        265
        Via    VIA6A44_DC :      25409
        Via         VIA5B :       1521
        Via      VIA5B_44 :          1
        Via      VIA5B_DA :        183
        Via      VIA5B_DB :          5
        Via      VIA5B_DC :      22556
        Via   VIA5B_44_DA :          1
        Via   VIA5B_44_DC :        102
        Via         VIA4C :         18
        Via      VIA4A_32 :       2432
        Via   VIA4A_32_DA :        146
        Via   VIA4A_32_DB :         11
        Via   VIA4A_32_DC :      27846
        Via      VIA4C_DC :        468
        Via         VIA3S :          1
        Via         VIA3C :        115
        Via      VIA3C_32 :       5147
        Via      VIA3C_DB :          1
        Via      VIA3C_DC :        836
        Via   VIA3C_32_DC :      49372
        Via         VIA2A :       9710
        Via         VIA2O :         34
        Via         VIA2C :        226
        Via      VIA2A_DB :       1528
        Via      VIA2A_DC :     149106
        Via      VIA2C_DA :          1
        Via      VIA2C_DB :         91
        Via      VIA2C_DC :       3401
        Via         VIA1A :      10716
        Via         VIA1F :         77
        Via      VIA1A_DA :       5946
        Via      VIA1A_DB :       1304
        Via      VIA1A_DC :     175803
        Via        VIA0AX :      17379
        Via        VIA0CX :       1094
        Via         VIA0A :       5669
        Via         VIA0B :         21

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 89.29% (466228 / 522135 vias)
 
    Layer v0         =  0.00% (0      / 24163   vias)
        Un-optimized = 100.00% (24163   vias)
    Layer v1         = 94.43% (183053 / 193846  vias)
        Weight 30    = 90.69% (175803  vias)
        Weight 10    =  3.74% (7250    vias)
        Un-optimized =  5.57% (10793   vias)
    Layer v2         = 93.92% (154127 / 164097  vias)
        Weight 30    = 92.94% (152507  vias)
        Weight 10    =  0.99% (1620    vias)
        Un-optimized =  6.08% (9970    vias)
    Layer v3         = 90.51% (50209  / 55472   vias)
        Weight 30    = 90.51% (50208   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  9.49% (5263    vias)
    Layer v4         = 92.08% (28471  / 30921   vias)
        Weight 30    = 91.57% (28314   vias)
        Weight 10    =  0.51% (157     vias)
        Un-optimized =  7.92% (2450    vias)
    Layer v5         = 93.75% (22847  / 24369   vias)
        Weight 30    = 92.98% (22658   vias)
        Weight 10    =  0.78% (189     vias)
        Un-optimized =  6.25% (1522    vias)
    Layer v6         = 95.09% (25796  / 27129   vias)
        Weight 30    = 93.66% (25409   vias)
        Weight 10    =  1.43% (387     vias)
        Un-optimized =  4.91% (1333    vias)
    Layer v7         = 80.68% (1725   / 2138    vias)
        Weight 30    = 70.25% (1502    vias)
        Weight 10    = 10.43% (223     vias)
        Un-optimized = 19.32% (413     vias)
 
  Total double via conversion rate    =  0.00% (0 / 522135 vias)
 
    Layer v0         =  0.00% (0      / 24163   vias)
    Layer v1         =  0.00% (0      / 193846  vias)
    Layer v2         =  0.00% (0      / 164097  vias)
    Layer v3         =  0.00% (0      / 55472   vias)
    Layer v4         =  0.00% (0      / 30921   vias)
    Layer v5         =  0.00% (0      / 24369   vias)
    Layer v6         =  0.00% (0      / 27129   vias)
    Layer v7         =  0.00% (0      / 2138    vias)
 
  The optimized via conversion rate based on total routed via count = 89.29% (466228 / 522135 vias)
 
    Layer v0         =  0.00% (0      / 24163   vias)
        Un-optimized = 100.00% (24163   vias)
    Layer v1         = 94.43% (183053 / 193846  vias)
        Weight 30    = 90.69% (175803  vias)
        Weight 10    =  3.74% (7250    vias)
        Un-optimized =  5.57% (10793   vias)
    Layer v2         = 93.92% (154127 / 164097  vias)
        Weight 30    = 92.94% (152507  vias)
        Weight 10    =  0.99% (1620    vias)
        Un-optimized =  6.08% (9970    vias)
    Layer v3         = 90.51% (50209  / 55472   vias)
        Weight 30    = 90.51% (50208   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  9.49% (5263    vias)
    Layer v4         = 92.08% (28471  / 30921   vias)
        Weight 30    = 91.57% (28314   vias)
        Weight 10    =  0.51% (157     vias)
        Un-optimized =  7.92% (2450    vias)
    Layer v5         = 93.75% (22847  / 24369   vias)
        Weight 30    = 92.98% (22658   vias)
        Weight 10    =  0.78% (189     vias)
        Un-optimized =  6.25% (1522    vias)
    Layer v6         = 95.09% (25796  / 27129   vias)
        Weight 30    = 93.66% (25409   vias)
        Weight 10    =  1.43% (387     vias)
        Un-optimized =  4.91% (1333    vias)
    Layer v7         = 80.68% (1725   / 2138    vias)
        Weight 30    = 70.25% (1502    vias)
        Weight 10    = 10.43% (223     vias)
        Un-optimized = 19.32% (413     vias)
 

Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.001000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        true                
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {{d04gnc01lnz00} }  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        true                
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {}                  
-save_cell_prefix                                       :        DR                  
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    8  Alloctr    8  Proc    1 
[Dr init] Total (MB): Used  274  Alloctr  283  Proc 5229 

Redundant via optimization will attempt to replace the following vias: 

       VIA1A    ->   VIA1A_DC      VIA1A_DC(r)

       VIA1A    ->   VIA1A_DB      VIA1A_DA      VIA1A_DB(r)   VIA1A_DA(r)

       VIA1A(r) ->   VIA1A_DC      VIA1A_DC(r)

       VIA1A(r) ->   VIA1A_DB      VIA1A_DA      VIA1A_DB(r)   VIA1A_DA(r)

       VIA2A    ->   VIA2A_DC      VIA2A_DC(r)

       VIA2A    ->   VIA2A_DB      VIA2A_DA      VIA2A_DB(r)   VIA2A_DA(r)

       VIA2A(r) ->   VIA2A_DC      VIA2A_DC(r)

       VIA2A(r) ->   VIA2A_DB      VIA2A_DA      VIA2A_DB(r)   VIA2A_DA(r)

       VIA5B    ->   VIA5B_DC      VIA5B_DC(r)

       VIA5B    ->   VIA5B_DB      VIA5B_DA      VIA5B_DB(r)   VIA5B_DA(r)

       VIA5B(r) ->   VIA5B_DC      VIA5B_DC(r)

       VIA5B(r) ->   VIA5B_DB      VIA5B_DA      VIA5B_DB(r)   VIA5B_DA(r)

     VIA6A44    -> VIA6A44_DC    VIA6A44_DC(r)

     VIA6A44    -> VIA6A44_DB    VIA6A44_DA    VIA6A44_DB(r) VIA6A44_DA(r)

     VIA6A44(r) -> VIA6A44_DC    VIA6A44_DC(r)

     VIA6A44(r) -> VIA6A44_DB    VIA6A44_DA    VIA6A44_DB(r) VIA6A44_DA(r)

    VIA5B_44    -> VIA5B_44_DC    VIA5B_44_DC(r)

    VIA5B_44    -> VIA5B_44_DB    VIA5B_44_DA    VIA5B_44_DB(r) VIA5B_44_DA(r)

    VIA5B_44(r) -> VIA5B_44_DC    VIA5B_44_DC(r)

    VIA5B_44(r) -> VIA5B_44_DB    VIA5B_44_DA    VIA5B_44_DB(r) VIA5B_44_DA(r)

       VIA2C    ->   VIA2C_DC      VIA2C_DC(r)

       VIA2C    ->   VIA2C_DB      VIA2C_DA      VIA2C_DB(r)   VIA2C_DA(r)

       VIA2C(r) ->   VIA2C_DC      VIA2C_DC(r)

       VIA2C(r) ->   VIA2C_DB      VIA2C_DA      VIA2C_DB(r)   VIA2C_DA(r)

       VIA4C    ->   VIA4C_DC      VIA4C_DC(r)

       VIA4C    ->   VIA4C_DB      VIA4C_DA      VIA4C_DB(r)   VIA4C_DA(r)

       VIA4C(r) ->   VIA4C_DC      VIA4C_DC(r)

       VIA4C(r) ->   VIA4C_DB      VIA4C_DA      VIA4C_DB(r)   VIA4C_DA(r)

       VIA3C    ->   VIA3C_DC      VIA3C_DC(r)

       VIA3C    ->   VIA3C_DB      VIA3C_DA      VIA3C_DB(r)   VIA3C_DA(r)

       VIA3C(r) ->   VIA3C_DC      VIA3C_DC(r)

       VIA3C(r) ->   VIA3C_DB      VIA3C_DA      VIA3C_DB(r)   VIA3C_DA(r)

    VIA3C_32    -> VIA3C_32_DC    VIA3C_32_DC(r)

    VIA3C_32    -> VIA3C_32_DB    VIA3C_32_DA    VIA3C_32_DB(r) VIA3C_32_DA(r)

    VIA3C_32(r) -> VIA3C_32_DC    VIA3C_32_DC(r)

    VIA3C_32(r) -> VIA3C_32_DB    VIA3C_32_DA    VIA3C_32_DB(r) VIA3C_32_DA(r)

       VIA7F    ->   VIA7F_DC      VIA7F_DC(r)

       VIA7F    ->   VIA7F_DB      VIA7F_DA      VIA7F_DB(r)   VIA7F_DA(r)

       VIA7F(r) ->   VIA7F_DC      VIA7F_DC(r)

       VIA7F(r) ->   VIA7F_DB      VIA7F_DA      VIA7F_DB(r)   VIA7F_DA(r)

    VIA4A_32    -> VIA4A_32_DC    VIA4A_32_DC(r)

    VIA4A_32    -> VIA4A_32_DB    VIA4A_32_DA    VIA4A_32_DB(r) VIA4A_32_DA(r)

    VIA4A_32(r) -> VIA4A_32_DC    VIA4A_32_DC(r)

    VIA4A_32(r) -> VIA4A_32_DB    VIA4A_32_DA    VIA4A_32_DB(r) VIA4A_32_DA(r)



        There were 0 out of 207530 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   13  Alloctr   13  Proc    1 
[Technology Processing] Total (MB): Used  280  Alloctr  289  Proc 5229 

Begin Redundant via insertion ...

Routed  1/792 Partitions, Violations =  1
Routed  3/792 Partitions, Violations =  3
Routed  6/792 Partitions, Violations =  5
Routed  9/792 Partitions, Violations =  10
Routed  12/792 Partitions, Violations = 10
Routed  15/792 Partitions, Violations = 10
Routed  18/792 Partitions, Violations = 11
Routed  21/792 Partitions, Violations = 11
Routed  24/792 Partitions, Violations = 12
Routed  27/792 Partitions, Violations = 13
Routed  30/792 Partitions, Violations = 13
Routed  33/792 Partitions, Violations = 13
Routed  36/792 Partitions, Violations = 13
Routed  39/792 Partitions, Violations = 13
Routed  42/792 Partitions, Violations = 13
Routed  45/792 Partitions, Violations = 13
Routed  48/792 Partitions, Violations = 13
Routed  51/792 Partitions, Violations = 14
Routed  54/792 Partitions, Violations = 14
Routed  57/792 Partitions, Violations = 14
Routed  60/792 Partitions, Violations = 14
Routed  63/792 Partitions, Violations = 14
Routed  66/792 Partitions, Violations = 14
Routed  69/792 Partitions, Violations = 14
Routed  72/792 Partitions, Violations = 14
Routed  75/792 Partitions, Violations = 14
Routed  78/792 Partitions, Violations = 22
Routed  81/792 Partitions, Violations = 23
Routed  84/792 Partitions, Violations = 23
Routed  87/792 Partitions, Violations = 24
Routed  90/792 Partitions, Violations = 24
Routed  93/792 Partitions, Violations = 25
Routed  96/792 Partitions, Violations = 25
Routed  99/792 Partitions, Violations = 26
Routed  102/792 Partitions, Violations =        26
Routed  105/792 Partitions, Violations =        26
Routed  108/792 Partitions, Violations =        26
Routed  111/792 Partitions, Violations =        26
Routed  114/792 Partitions, Violations =        26
Routed  117/792 Partitions, Violations =        26
Routed  120/792 Partitions, Violations =        30
Routed  123/792 Partitions, Violations =        30
Routed  126/792 Partitions, Violations =        30
Routed  129/792 Partitions, Violations =        30
Routed  132/792 Partitions, Violations =        30
Routed  135/792 Partitions, Violations =        30
Routed  138/792 Partitions, Violations =        30
Routed  141/792 Partitions, Violations =        30
Routed  144/792 Partitions, Violations =        30
Routed  147/792 Partitions, Violations =        30
Routed  150/792 Partitions, Violations =        30
Routed  153/792 Partitions, Violations =        30
Routed  156/792 Partitions, Violations =        30
Routed  159/792 Partitions, Violations =        30
Routed  162/792 Partitions, Violations =        32
Routed  165/792 Partitions, Violations =        32
Routed  168/792 Partitions, Violations =        32
Routed  171/792 Partitions, Violations =        32
Routed  174/792 Partitions, Violations =        32
Routed  177/792 Partitions, Violations =        32
Routed  180/792 Partitions, Violations =        32
Routed  183/792 Partitions, Violations =        32
Routed  186/792 Partitions, Violations =        32
Routed  189/792 Partitions, Violations =        32
Routed  192/792 Partitions, Violations =        32
Routed  195/792 Partitions, Violations =        32
Routed  198/792 Partitions, Violations =        32
Routed  201/792 Partitions, Violations =        32
Routed  204/792 Partitions, Violations =        32
Routed  207/792 Partitions, Violations =        32
Routed  210/792 Partitions, Violations =        32
Routed  213/792 Partitions, Violations =        32
Routed  216/792 Partitions, Violations =        32
Routed  219/792 Partitions, Violations =        32
Routed  222/792 Partitions, Violations =        32
Routed  225/792 Partitions, Violations =        32
Routed  228/792 Partitions, Violations =        32
Routed  231/792 Partitions, Violations =        32
Routed  234/792 Partitions, Violations =        32
Routed  237/792 Partitions, Violations =        32
Routed  240/792 Partitions, Violations =        32
Routed  243/792 Partitions, Violations =        32
Routed  246/792 Partitions, Violations =        32
Routed  249/792 Partitions, Violations =        32
Routed  252/792 Partitions, Violations =        32
Routed  255/792 Partitions, Violations =        32
Routed  258/792 Partitions, Violations =        32
Routed  261/792 Partitions, Violations =        32
Routed  264/792 Partitions, Violations =        32
Routed  267/792 Partitions, Violations =        32
Routed  270/792 Partitions, Violations =        32
Routed  273/792 Partitions, Violations =        32
Routed  276/792 Partitions, Violations =        32
Routed  279/792 Partitions, Violations =        32
Routed  282/792 Partitions, Violations =        32
Routed  285/792 Partitions, Violations =        32
Routed  288/792 Partitions, Violations =        32
Routed  291/792 Partitions, Violations =        32
Routed  294/792 Partitions, Violations =        32
Routed  297/792 Partitions, Violations =        32
Routed  300/792 Partitions, Violations =        32
Routed  303/792 Partitions, Violations =        32
Routed  306/792 Partitions, Violations =        32
Routed  309/792 Partitions, Violations =        32
Routed  312/792 Partitions, Violations =        32
Routed  315/792 Partitions, Violations =        32
Routed  318/792 Partitions, Violations =        32
Routed  321/792 Partitions, Violations =        32
Routed  324/792 Partitions, Violations =        32
Routed  327/792 Partitions, Violations =        32
Routed  330/792 Partitions, Violations =        32
Routed  333/792 Partitions, Violations =        32
Routed  336/792 Partitions, Violations =        32
Routed  339/792 Partitions, Violations =        32
Routed  342/792 Partitions, Violations =        32
Routed  345/792 Partitions, Violations =        32
Routed  348/792 Partitions, Violations =        32
Routed  351/792 Partitions, Violations =        32
Routed  354/792 Partitions, Violations =        32
Routed  357/792 Partitions, Violations =        32
Routed  360/792 Partitions, Violations =        32
Routed  363/792 Partitions, Violations =        32
Routed  366/792 Partitions, Violations =        32
Routed  369/792 Partitions, Violations =        32
Routed  372/792 Partitions, Violations =        32
Routed  375/792 Partitions, Violations =        32
Routed  378/792 Partitions, Violations =        32
Routed  381/792 Partitions, Violations =        32
Routed  384/792 Partitions, Violations =        32
Routed  387/792 Partitions, Violations =        32
Routed  390/792 Partitions, Violations =        32
Routed  393/792 Partitions, Violations =        33
Routed  396/792 Partitions, Violations =        33
Routed  399/792 Partitions, Violations =        33
Routed  402/792 Partitions, Violations =        34
Routed  405/792 Partitions, Violations =        35
Routed  408/792 Partitions, Violations =        36
Routed  411/792 Partitions, Violations =        36
Routed  414/792 Partitions, Violations =        38
Routed  417/792 Partitions, Violations =        38
Routed  420/792 Partitions, Violations =        38
Routed  423/792 Partitions, Violations =        38
Routed  426/792 Partitions, Violations =        38
Routed  429/792 Partitions, Violations =        38
Routed  432/792 Partitions, Violations =        38
Routed  435/792 Partitions, Violations =        38
Routed  438/792 Partitions, Violations =        38
Routed  441/792 Partitions, Violations =        38
Routed  444/792 Partitions, Violations =        38
Routed  447/792 Partitions, Violations =        38
Routed  450/792 Partitions, Violations =        38
Routed  453/792 Partitions, Violations =        38
Routed  456/792 Partitions, Violations =        38
Routed  459/792 Partitions, Violations =        38
Routed  462/792 Partitions, Violations =        40
Routed  465/792 Partitions, Violations =        40
Routed  468/792 Partitions, Violations =        40
Routed  471/792 Partitions, Violations =        40
Routed  474/792 Partitions, Violations =        40
Routed  477/792 Partitions, Violations =        40
Routed  480/792 Partitions, Violations =        39
Routed  483/792 Partitions, Violations =        40
Routed  486/792 Partitions, Violations =        40
Routed  489/792 Partitions, Violations =        40
Routed  492/792 Partitions, Violations =        40
Routed  495/792 Partitions, Violations =        40
Routed  498/792 Partitions, Violations =        40
Routed  501/792 Partitions, Violations =        40
Routed  504/792 Partitions, Violations =        40
Routed  507/792 Partitions, Violations =        40
Routed  510/792 Partitions, Violations =        40
Routed  513/792 Partitions, Violations =        40
Routed  516/792 Partitions, Violations =        40
Routed  519/792 Partitions, Violations =        40
Routed  522/792 Partitions, Violations =        40
Routed  525/792 Partitions, Violations =        40
Routed  528/792 Partitions, Violations =        39
Routed  531/792 Partitions, Violations =        39
Routed  534/792 Partitions, Violations =        39
Routed  537/792 Partitions, Violations =        39
Routed  540/792 Partitions, Violations =        39
Routed  543/792 Partitions, Violations =        39
Routed  546/792 Partitions, Violations =        39
Routed  549/792 Partitions, Violations =        39
Routed  552/792 Partitions, Violations =        39
Routed  555/792 Partitions, Violations =        39
Routed  558/792 Partitions, Violations =        39
Routed  561/792 Partitions, Violations =        39
Routed  564/792 Partitions, Violations =        39
Routed  567/792 Partitions, Violations =        39
Routed  570/792 Partitions, Violations =        39
Routed  573/792 Partitions, Violations =        41
Routed  576/792 Partitions, Violations =        41
Routed  579/792 Partitions, Violations =        41
Routed  582/792 Partitions, Violations =        41
Routed  585/792 Partitions, Violations =        41
Routed  588/792 Partitions, Violations =        41
Routed  591/792 Partitions, Violations =        42
Routed  594/792 Partitions, Violations =        42
Routed  597/792 Partitions, Violations =        42
Routed  600/792 Partitions, Violations =        42
Routed  603/792 Partitions, Violations =        42
Routed  606/792 Partitions, Violations =        42
Routed  609/792 Partitions, Violations =        42
Routed  612/792 Partitions, Violations =        41
Routed  615/792 Partitions, Violations =        41
Routed  618/792 Partitions, Violations =        42
Routed  621/792 Partitions, Violations =        42
Routed  624/792 Partitions, Violations =        42
Routed  627/792 Partitions, Violations =        42
Routed  630/792 Partitions, Violations =        42
Routed  633/792 Partitions, Violations =        42
Routed  636/792 Partitions, Violations =        42
Routed  639/792 Partitions, Violations =        42
Routed  642/792 Partitions, Violations =        50
Routed  645/792 Partitions, Violations =        48
Routed  648/792 Partitions, Violations =        48
Routed  651/792 Partitions, Violations =        48
Routed  654/792 Partitions, Violations =        49
Routed  657/792 Partitions, Violations =        50
Routed  660/792 Partitions, Violations =        51
Routed  663/792 Partitions, Violations =        52
Routed  666/792 Partitions, Violations =        51
Routed  669/792 Partitions, Violations =        52
Routed  672/792 Partitions, Violations =        54
Routed  675/792 Partitions, Violations =        45
Routed  678/792 Partitions, Violations =        47
Routed  681/792 Partitions, Violations =        48
Routed  684/792 Partitions, Violations =        48
Routed  687/792 Partitions, Violations =        49
Routed  690/792 Partitions, Violations =        50
Routed  693/792 Partitions, Violations =        49
Routed  696/792 Partitions, Violations =        50
Routed  699/792 Partitions, Violations =        50
Routed  702/792 Partitions, Violations =        50
Routed  705/792 Partitions, Violations =        50
Routed  708/792 Partitions, Violations =        50
Routed  711/792 Partitions, Violations =        50
Routed  714/792 Partitions, Violations =        41
Routed  717/792 Partitions, Violations =        41
Routed  720/792 Partitions, Violations =        41
Routed  723/792 Partitions, Violations =        41
Routed  726/792 Partitions, Violations =        41
Routed  729/792 Partitions, Violations =        41
Routed  732/792 Partitions, Violations =        41
Routed  735/792 Partitions, Violations =        41
Routed  738/792 Partitions, Violations =        41
Routed  741/792 Partitions, Violations =        41
Routed  744/792 Partitions, Violations =        41
Routed  747/792 Partitions, Violations =        41
Routed  750/792 Partitions, Violations =        41
Routed  753/792 Partitions, Violations =        41
Routed  756/792 Partitions, Violations =        41
Routed  759/792 Partitions, Violations =        40
Routed  762/792 Partitions, Violations =        40
Routed  765/792 Partitions, Violations =        40
Routed  768/792 Partitions, Violations =        42
Routed  771/792 Partitions, Violations =        42
Routed  774/792 Partitions, Violations =        42
Routed  777/792 Partitions, Violations =        42
Routed  780/792 Partitions, Violations =        43
Routed  783/792 Partitions, Violations =        43
Routed  786/792 Partitions, Violations =        43
Routed  789/792 Partitions, Violations =        42
Routed  792/792 Partitions, Violations =        42

RedundantVia finished with 42 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      42
        Less than minimum length : 4
        Internal-only types : 38


Total Wire Length =                    564572 micron
Total Number of Contacts =             522134
Total Number of Wires =                402266
Total Number of PtConns =              7357
Total Number of Routed Wires =       402266
Total Routed Wire Length =           564209 micron
Total Number of Routed Contacts =       522134
        Layer          m0 :       5213 micron
        Layer          m1 :      18346 micron
        Layer          m2 :     134858 micron
        Layer          m3 :     158291 micron
        Layer          m4 :      90792 micron
        Layer          m5 :      37592 micron
        Layer          m6 :      50173 micron
        Layer          m7 :      56597 micron
        Layer          m8 :      12708 micron
        Layer          m9 :          0 micron
        Layer         tm1 :          0 micron
        Layer          c4 :          0 micron
        Via         VIA7F :        206
        Via      VIA7F_DA :        227
        Via      VIA7F_DC :       1705
        Via       VIA6A44 :        298
        Via    VIA6A44_DA :        122
        Via    VIA6A44_DB :        321
        Via    VIA6A44_DC :      26388
        Via         VIA5B :          1
        Via      VIA5B_DA :        205
        Via      VIA5B_DB :          5
        Via      VIA5B_DC :      24054
        Via   VIA5B_44_DA :          1
        Via   VIA5B_44_DC :        103
        Via      VIA4A_32 :          5
        Via   VIA4A_32_DA :        147
        Via   VIA4A_32_DB :         11
        Via   VIA4A_32_DC :      30272
        Via      VIA4C_DC :        486
        Via         VIA3S :          1
        Via      VIA3C_32 :         15
        Via      VIA3C_DB :          1
        Via      VIA3C_DC :        951
        Via   VIA3C_32_DC :      54504
        Via         VIA2A :         79
        Via         VIA2O :         34
        Via      VIA2A_DB :       1597
        Via      VIA2A_DC :     158668
        Via      VIA2C_DA :          1
        Via      VIA2C_DB :         94
        Via      VIA2C_DC :       3624
        Via         VIA1A :        350
        Via         VIA1F :         77
        Via      VIA1A_DA :       6237
        Via      VIA1A_DB :       1562
        Via      VIA1A_DC :     185619
        Via        VIA0AX :      17379
        Via        VIA0CX :       1094
        Via         VIA0A :       5669
        Via         VIA0B :         21

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 95.17% (496905 / 522134 vias)
 
    Layer v0         =  0.00% (0      / 24163   vias)
        Un-optimized = 100.00% (24163   vias)
    Layer v1         = 99.78% (193418 / 193845  vias)
        Weight 30    = 95.76% (185619  vias)
        Weight 10    =  4.02% (7799    vias)
        Un-optimized =  0.22% (427     vias)
    Layer v2         = 99.93% (163984 / 164097  vias)
        Weight 30    = 98.90% (162292  vias)
        Weight 10    =  1.03% (1692    vias)
        Un-optimized =  0.07% (113     vias)
    Layer v3         = 99.97% (55456  / 55472   vias)
        Weight 30    = 99.97% (55455   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.03% (16      vias)
    Layer v4         = 99.98% (30916  / 30921   vias)
        Weight 30    = 99.47% (30758   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.02% (5       vias)
    Layer v5         = 100.00% (24368  / 24369   vias)
        Weight 30    = 99.13% (24157   vias)
        Weight 10    =  0.87% (211     vias)
        Un-optimized =  0.00% (1       vias)
    Layer v6         = 98.90% (26831  / 27129   vias)
        Weight 30    = 97.27% (26388   vias)
        Weight 10    =  1.63% (443     vias)
        Un-optimized =  1.10% (298     vias)
    Layer v7         = 90.36% (1932   / 2138    vias)
        Weight 30    = 79.75% (1705    vias)
        Weight 10    = 10.62% (227     vias)
        Un-optimized =  9.64% (206     vias)
 
  Total double via conversion rate    =  0.00% (0 / 522134 vias)
 
    Layer v0         =  0.00% (0      / 24163   vias)
    Layer v1         =  0.00% (0      / 193845  vias)
    Layer v2         =  0.00% (0      / 164097  vias)
    Layer v3         =  0.00% (0      / 55472   vias)
    Layer v4         =  0.00% (0      / 30921   vias)
    Layer v5         =  0.00% (0      / 24369   vias)
    Layer v6         =  0.00% (0      / 27129   vias)
    Layer v7         =  0.00% (0      / 2138    vias)
 
  The optimized via conversion rate based on total routed via count = 95.17% (496905 / 522134 vias)
 
    Layer v0         =  0.00% (0      / 24163   vias)
        Un-optimized = 100.00% (24163   vias)
    Layer v1         = 99.78% (193418 / 193845  vias)
        Weight 30    = 95.76% (185619  vias)
        Weight 10    =  4.02% (7799    vias)
        Un-optimized =  0.22% (427     vias)
    Layer v2         = 99.93% (163984 / 164097  vias)
        Weight 30    = 98.90% (162292  vias)
        Weight 10    =  1.03% (1692    vias)
        Un-optimized =  0.07% (113     vias)
    Layer v3         = 99.97% (55456  / 55472   vias)
        Weight 30    = 99.97% (55455   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.03% (16      vias)
    Layer v4         = 99.98% (30916  / 30921   vias)
        Weight 30    = 99.47% (30758   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.02% (5       vias)
    Layer v5         = 100.00% (24368  / 24369   vias)
        Weight 30    = 99.13% (24157   vias)
        Weight 10    =  0.87% (211     vias)
        Un-optimized =  0.00% (1       vias)
    Layer v6         = 98.90% (26831  / 27129   vias)
        Weight 30    = 97.27% (26388   vias)
        Weight 10    =  1.63% (443     vias)
        Un-optimized =  1.10% (298     vias)
    Layer v7         = 90.36% (1932   / 2138    vias)
        Weight 30    = 79.75% (1705    vias)
        Weight 10    = 10.62% (227     vias)
        Un-optimized =  9.64% (206     vias)
 

[RedundantVia] Elapsed real time: 0:00:09 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:24
[RedundantVia] Stage (MB): Used   16  Alloctr   15  Proc    1 
[RedundantVia] Total (MB): Used  283  Alloctr  291  Proc 5229 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:01:19 
[Dr init] Elapsed cpu  time: sys=0:00:01 usr=0:03:09 total=0:03:10
[Dr init] Stage (MB): Used   23  Alloctr   22  Proc    1 
[Dr init] Total (MB): Used  283  Alloctr  291  Proc 5229 
Total number of nets = 59180, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 4 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 15
      Metal lay (m0)0; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v0)1; maxRatio 2147483647.000 maxPRatio 45.000 maxNRatio 45.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m1)1; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v1)2; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m2)2; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v2)3; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m3)3; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v3)4; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m4)4; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v4)5; maxRatio 2147483647.000 maxPRatio 210.000 maxNRatio 210.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m5)5; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v5)6; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m6)6; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v6)7; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m7)7; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v7)8; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m8)8; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v8)9; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m9)9; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v9)10; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (tm1)10; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (tv1)11; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (c4)11; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 1: non-uniform partition
Routed  1/27 Partitions, Violations =   33
Routed  2/27 Partitions, Violations =   31
Routed  3/27 Partitions, Violations =   25
Routed  4/27 Partitions, Violations =   25
Routed  5/27 Partitions, Violations =   21
Routed  6/27 Partitions, Violations =   21
Routed  7/27 Partitions, Violations =   17
Routed  8/27 Partitions, Violations =   17
Routed  9/27 Partitions, Violations =   16
Routed  10/27 Partitions, Violations =  14
Routed  11/27 Partitions, Violations =  12
Routed  12/27 Partitions, Violations =  12
Routed  13/27 Partitions, Violations =  12
Routed  14/27 Partitions, Violations =  9
Routed  15/27 Partitions, Violations =  9
Routed  16/27 Partitions, Violations =  9
Routed  17/27 Partitions, Violations =  7
Routed  18/27 Partitions, Violations =  7
Routed  19/27 Partitions, Violations =  7
Routed  20/27 Partitions, Violations =  4
Routed  21/27 Partitions, Violations =  4
Routed  22/27 Partitions, Violations =  3
Routed  23/27 Partitions, Violations =  3
Routed  24/27 Partitions, Violations =  1
Routed  25/27 Partitions, Violations =  1
Routed  26/27 Partitions, Violations =  0
Routed  27/27 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:01:20 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:03:11 total=0:03:12
[Iter 1] Stage (MB): Used   25  Alloctr   24  Proc    1 
[Iter 1] Total (MB): Used  285  Alloctr  293  Proc 5229 

End DR iteration 1 with 27 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:01:20 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:03:11 total=0:03:12
[DR] Stage (MB): Used   15  Alloctr   14  Proc    1 
[DR] Total (MB): Used  275  Alloctr  283  Proc 5229 

Nets that have been changed:
Net 1 = fifo0/n30
Net 2 = fifo0/n31
Net 3 = fifo0/n32
Net 4 = fifo0/n33
Net 5 = fifo0/n34
Net 6 = fifo0/n35
Net 7 = fifo0/n36
Net 8 = fifo0/n37
Net 9 = fifo0/n38
Net 10 = fifo0/n39
Net 11 = fifo0/n40
Net 12 = fifo0/n41
Net 13 = fifo1/n23
Net 14 = fifo1/n24
Net 15 = fifo1/n25
Net 16 = fifo1/n26
Net 17 = fifo1/n27
Net 18 = fifo1/n28
Net 19 = fifo1/n29
Net 20 = fifo1/n30
Net 21 = fifo1/n31
Net 22 = fifo1/n32
Net 23 = fifo1/n33
Net 24 = fifo1/n34
Net 25 = fifo1/n35
Net 26 = fifo1/n36
Net 27 = fifo1/n37
Net 28 = fifo1/n38
Net 29 = fifo1/n39
Net 30 = fifo1/n40
Net 31 = fifo1/n41
Net 32 = fifo1/n42
Net 33 = fifo1/n43
Net 34 = fifo1/n44
Net 35 = fifo1/n45
Net 36 = fifo0/n1
Net 37 = fifo0/n2
Net 38 = fifo0/n13
Net 39 = fifo0/n16
Net 40 = fifo0/n17
Net 41 = fifo0/n18
Net 42 = fifo0/n19
Net 43 = fifo0/n20
Net 44 = fifo0/n21
Net 45 = fifo0/n22
Net 46 = fifo0/n23
Net 47 = fifo0/n24
Net 48 = fifo0/n25
Net 49 = fifo0/n26
Net 50 = fifo0/n27
Net 51 = fifo0/n28
Net 52 = fifo0/n29
Net 53 = fifo2/n38
Net 54 = fifo2/n39
Net 55 = fifo2/n40
Net 56 = fifo2/n41
Net 57 = fifo2/n42
Net 58 = fifo2/n43
Net 59 = fifo2/n44
Net 60 = fifo2/n45
Net 61 = fifo2/n46
Net 62 = fifo2/n47
Net 63 = fifo2/n48
Net 64 = fifo2/n49
Net 65 = fifo2/n50
Net 66 = fifo2/n51
Net 67 = fifo2/n52
Net 68 = fifo2/n53
Net 69 = fifo2/n54
Net 70 = fifo2/n55
Net 71 = fifo2/n56
Net 72 = fifo2/n57
Net 73 = fifo2/n58
Net 74 = fifo2/n59
Net 75 = fifo2/n60
Net 76 = fifo2/n61
Net 77 = fifo2/n62
Net 78 = fifo2/n63
Net 79 = fifo2/n64
Net 80 = fifo2/n65
Net 81 = fifo2/n66
Net 82 = fifo2/n67
Net 83 = fifo2/n68
Net 84 = fifo1/n3
Net 85 = fifo1/n5
Net 86 = fifo1/n6
Net 87 = fifo1/n14
Net 88 = fifo1/n18
Net 89 = fifo1/n19
Net 90 = fifo1/n20
Net 91 = fifo1/n21
Net 92 = fifo1/n22
Net 93 = check_ecc_alu0/n2
Net 94 = check_ecc_alu0/n66
Net 95 = check_ecc_alu0/n77
Net 96 = check_ecc_alu0/n79
Net 97 = check_ecc_alu0/n80
Net 98 = check_ecc_alu0/n121
Net 99 = check_ecc_alu0/n126
Net 100 = check_ecc_alu0/n146
.... and 7865 other nets
Total number of changed nets = 7965 (out of 59180)

[DR: Done] Elapsed real time: 0:01:27 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:03:11 total=0:03:12
[DR: Done] Stage (MB): Used   12  Alloctr   11  Proc    1 
[DR: Done] Total (MB): Used  272  Alloctr  281  Proc 5229 
[ECO: DR] Elapsed real time: 0:05:39 
[ECO: DR] Elapsed cpu  time: sys=0:00:05 usr=0:07:07 total=0:07:12
[ECO: DR] Stage (MB): Used  268  Alloctr  275  Proc    3 
[ECO: DR] Total (MB): Used  272  Alloctr  281  Proc 5229 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    564572 micron
Total Number of Contacts =             522134
Total Number of Wires =                402266
Total Number of PtConns =              7361
Total Number of Routed Wires =       402266
Total Routed Wire Length =           564209 micron
Total Number of Routed Contacts =       522134
        Layer          m0 :       5213 micron
        Layer          m1 :      18346 micron
        Layer          m2 :     134858 micron
        Layer          m3 :     158291 micron
        Layer          m4 :      90792 micron
        Layer          m5 :      37592 micron
        Layer          m6 :      50173 micron
        Layer          m7 :      56597 micron
        Layer          m8 :      12708 micron
        Layer          m9 :          0 micron
        Layer         tm1 :          0 micron
        Layer          c4 :          0 micron
        Via         VIA7F :        206
        Via      VIA7F_DA :        227
        Via      VIA7F_DC :       1705
        Via       VIA6A44 :        298
        Via    VIA6A44_DA :        122
        Via    VIA6A44_DB :        321
        Via    VIA6A44_DC :      26388
        Via         VIA5B :          1
        Via      VIA5B_DA :        205
        Via      VIA5B_DB :          5
        Via      VIA5B_DC :      24054
        Via   VIA5B_44_DA :          1
        Via   VIA5B_44_DC :        103
        Via      VIA4A_32 :          5
        Via   VIA4A_32_DA :        147
        Via   VIA4A_32_DB :         11
        Via   VIA4A_32_DC :      30272
        Via      VIA4C_DC :        486
        Via         VIA3S :          1
        Via      VIA3C_32 :         15
        Via      VIA3C_DB :          1
        Via      VIA3C_DC :        951
        Via   VIA3C_32_DC :      54504
        Via         VIA2A :         79
        Via         VIA2O :         34
        Via      VIA2A_DB :       1597
        Via      VIA2A_DC :     158668
        Via      VIA2C_DA :          1
        Via      VIA2C_DB :         94
        Via      VIA2C_DC :       3624
        Via         VIA1A :        350
        Via         VIA1F :         77
        Via      VIA1A_DA :       6237
        Via      VIA1A_DB :       1562
        Via      VIA1A_DC :     185619
        Via        VIA0AX :      17379
        Via        VIA0CX :       1094
        Via         VIA0A :       5669
        Via         VIA0B :         21

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 95.17% (496905 / 522134 vias)
 
    Layer v0         =  0.00% (0      / 24163   vias)
        Un-optimized = 100.00% (24163   vias)
    Layer v1         = 99.78% (193418 / 193845  vias)
        Weight 30    = 95.76% (185619  vias)
        Weight 10    =  4.02% (7799    vias)
        Un-optimized =  0.22% (427     vias)
    Layer v2         = 99.93% (163984 / 164097  vias)
        Weight 30    = 98.90% (162292  vias)
        Weight 10    =  1.03% (1692    vias)
        Un-optimized =  0.07% (113     vias)
    Layer v3         = 99.97% (55456  / 55472   vias)
        Weight 30    = 99.97% (55455   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.03% (16      vias)
    Layer v4         = 99.98% (30916  / 30921   vias)
        Weight 30    = 99.47% (30758   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.02% (5       vias)
    Layer v5         = 100.00% (24368  / 24369   vias)
        Weight 30    = 99.13% (24157   vias)
        Weight 10    =  0.87% (211     vias)
        Un-optimized =  0.00% (1       vias)
    Layer v6         = 98.90% (26831  / 27129   vias)
        Weight 30    = 97.27% (26388   vias)
        Weight 10    =  1.63% (443     vias)
        Un-optimized =  1.10% (298     vias)
    Layer v7         = 90.36% (1932   / 2138    vias)
        Weight 30    = 79.75% (1705    vias)
        Weight 10    = 10.62% (227     vias)
        Un-optimized =  9.64% (206     vias)
 
  Total double via conversion rate    =  0.00% (0 / 522134 vias)
 
    Layer v0         =  0.00% (0      / 24163   vias)
    Layer v1         =  0.00% (0      / 193845  vias)
    Layer v2         =  0.00% (0      / 164097  vias)
    Layer v3         =  0.00% (0      / 55472   vias)
    Layer v4         =  0.00% (0      / 30921   vias)
    Layer v5         =  0.00% (0      / 24369   vias)
    Layer v6         =  0.00% (0      / 27129   vias)
    Layer v7         =  0.00% (0      / 2138    vias)
 
  The optimized via conversion rate based on total routed via count = 95.17% (496905 / 522134 vias)
 
    Layer v0         =  0.00% (0      / 24163   vias)
        Un-optimized = 100.00% (24163   vias)
    Layer v1         = 99.78% (193418 / 193845  vias)
        Weight 30    = 95.76% (185619  vias)
        Weight 10    =  4.02% (7799    vias)
        Un-optimized =  0.22% (427     vias)
    Layer v2         = 99.93% (163984 / 164097  vias)
        Weight 30    = 98.90% (162292  vias)
        Weight 10    =  1.03% (1692    vias)
        Un-optimized =  0.07% (113     vias)
    Layer v3         = 99.97% (55456  / 55472   vias)
        Weight 30    = 99.97% (55455   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.03% (16      vias)
    Layer v4         = 99.98% (30916  / 30921   vias)
        Weight 30    = 99.47% (30758   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.02% (5       vias)
    Layer v5         = 100.00% (24368  / 24369   vias)
        Weight 30    = 99.13% (24157   vias)
        Weight 10    =  0.87% (211     vias)
        Un-optimized =  0.00% (1       vias)
    Layer v6         = 98.90% (26831  / 27129   vias)
        Weight 30    = 97.27% (26388   vias)
        Weight 10    =  1.63% (443     vias)
        Un-optimized =  1.10% (298     vias)
    Layer v7         = 90.36% (1932   / 2138    vias)
        Weight 30    = 79.75% (1705    vias)
        Weight 10    = 10.62% (227     vias)
        Un-optimized =  9.64% (206     vias)
 

Total number of nets = 59180
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    564572 micron
Total Number of Contacts =             522134
Total Number of Wires =                402266
Total Number of PtConns =              7361
Total Number of Routed Wires =       402266
Total Routed Wire Length =           564209 micron
Total Number of Routed Contacts =       522134
        Layer          m0 :       5213 micron
        Layer          m1 :      18346 micron
        Layer          m2 :     134858 micron
        Layer          m3 :     158291 micron
        Layer          m4 :      90792 micron
        Layer          m5 :      37592 micron
        Layer          m6 :      50173 micron
        Layer          m7 :      56597 micron
        Layer          m8 :      12708 micron
        Layer          m9 :          0 micron
        Layer         tm1 :          0 micron
        Layer          c4 :          0 micron
        Via         VIA7F :        206
        Via      VIA7F_DA :        227
        Via      VIA7F_DC :       1705
        Via       VIA6A44 :        298
        Via    VIA6A44_DA :        122
        Via    VIA6A44_DB :        321
        Via    VIA6A44_DC :      26388
        Via         VIA5B :          1
        Via      VIA5B_DA :        205
        Via      VIA5B_DB :          5
        Via      VIA5B_DC :      24054
        Via   VIA5B_44_DA :          1
        Via   VIA5B_44_DC :        103
        Via      VIA4A_32 :          5
        Via   VIA4A_32_DA :        147
        Via   VIA4A_32_DB :         11
        Via   VIA4A_32_DC :      30272
        Via      VIA4C_DC :        486
        Via         VIA3S :          1
        Via      VIA3C_32 :         15
        Via      VIA3C_DB :          1
        Via      VIA3C_DC :        951
        Via   VIA3C_32_DC :      54504
        Via         VIA2A :         79
        Via         VIA2O :         34
        Via      VIA2A_DB :       1597
        Via      VIA2A_DC :     158668
        Via      VIA2C_DA :          1
        Via      VIA2C_DB :         94
        Via      VIA2C_DC :       3624
        Via         VIA1A :        350
        Via         VIA1F :         77
        Via      VIA1A_DA :       6237
        Via      VIA1A_DB :       1562
        Via      VIA1A_DC :     185619
        Via        VIA0AX :      17379
        Via        VIA0CX :       1094
        Via         VIA0A :       5669
        Via         VIA0B :         21

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 95.17% (496905 / 522134 vias)
 
    Layer v0         =  0.00% (0      / 24163   vias)
        Un-optimized = 100.00% (24163   vias)
    Layer v1         = 99.78% (193418 / 193845  vias)
        Weight 30    = 95.76% (185619  vias)
        Weight 10    =  4.02% (7799    vias)
        Un-optimized =  0.22% (427     vias)
    Layer v2         = 99.93% (163984 / 164097  vias)
        Weight 30    = 98.90% (162292  vias)
        Weight 10    =  1.03% (1692    vias)
        Un-optimized =  0.07% (113     vias)
    Layer v3         = 99.97% (55456  / 55472   vias)
        Weight 30    = 99.97% (55455   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.03% (16      vias)
    Layer v4         = 99.98% (30916  / 30921   vias)
        Weight 30    = 99.47% (30758   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.02% (5       vias)
    Layer v5         = 100.00% (24368  / 24369   vias)
        Weight 30    = 99.13% (24157   vias)
        Weight 10    =  0.87% (211     vias)
        Un-optimized =  0.00% (1       vias)
    Layer v6         = 98.90% (26831  / 27129   vias)
        Weight 30    = 97.27% (26388   vias)
        Weight 10    =  1.63% (443     vias)
        Un-optimized =  1.10% (298     vias)
    Layer v7         = 90.36% (1932   / 2138    vias)
        Weight 30    = 79.75% (1705    vias)
        Weight 10    = 10.62% (227     vias)
        Un-optimized =  9.64% (206     vias)
 
  Total double via conversion rate    =  0.00% (0 / 522134 vias)
 
    Layer v0         =  0.00% (0      / 24163   vias)
    Layer v1         =  0.00% (0      / 193845  vias)
    Layer v2         =  0.00% (0      / 164097  vias)
    Layer v3         =  0.00% (0      / 55472   vias)
    Layer v4         =  0.00% (0      / 30921   vias)
    Layer v5         =  0.00% (0      / 24369   vias)
    Layer v6         =  0.00% (0      / 27129   vias)
    Layer v7         =  0.00% (0      / 2138    vias)
 
  The optimized via conversion rate based on total routed via count = 95.17% (496905 / 522134 vias)
 
    Layer v0         =  0.00% (0      / 24163   vias)
        Un-optimized = 100.00% (24163   vias)
    Layer v1         = 99.78% (193418 / 193845  vias)
        Weight 30    = 95.76% (185619  vias)
        Weight 10    =  4.02% (7799    vias)
        Un-optimized =  0.22% (427     vias)
    Layer v2         = 99.93% (163984 / 164097  vias)
        Weight 30    = 98.90% (162292  vias)
        Weight 10    =  1.03% (1692    vias)
        Un-optimized =  0.07% (113     vias)
    Layer v3         = 99.97% (55456  / 55472   vias)
        Weight 30    = 99.97% (55455   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.03% (16      vias)
    Layer v4         = 99.98% (30916  / 30921   vias)
        Weight 30    = 99.47% (30758   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.02% (5       vias)
    Layer v5         = 100.00% (24368  / 24369   vias)
        Weight 30    = 99.13% (24157   vias)
        Weight 10    =  0.87% (211     vias)
        Un-optimized =  0.00% (1       vias)
    Layer v6         = 98.90% (26831  / 27129   vias)
        Weight 30    = 97.27% (26388   vias)
        Weight 10    =  1.63% (443     vias)
        Un-optimized =  1.10% (298     vias)
    Layer v7         = 90.36% (1932   / 2138    vias)
        Weight 30    = 79.75% (1705    vias)
        Weight 10    = 10.62% (227     vias)
        Un-optimized =  9.64% (206     vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 7965 nets
[DBOUT] Elapsed real time: 0:00:03 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DBOUT] Stage (MB): Used -257  Alloctr -259  Proc    0 
[DBOUT] Total (MB): Used   15  Alloctr   21  Proc 5229 
[ECO: End] Elapsed real time: 0:05:42 
[ECO: End] Elapsed cpu  time: sys=0:00:05 usr=0:07:09 total=0:07:15
[ECO: End] Stage (MB): Used    5  Alloctr    9  Proc    3 
[ECO: End] Total (MB): Used    9  Alloctr   15  Proc 5229 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Tue Mar 31 05:25:46 2015

  Loading design 'fdkex'
Information: The library cell 'd04tih00lnz00' in the library 'd04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' is not characterized for internal power. (PWR-536)
Information: The library cell 'd04tih00nnz00' in the library 'd04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' is not characterized for internal power. (PWR-536)
Information: The library cell 'd04tih00wnz00' in the library 'd04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' is not characterized for internal power. (PWR-536)
Information: The library cell 'd04tih00ynz00' in the library 'd04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)




Information: The design has 2482 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ps' 
Information: Design Library and main library timing units are matched - 0.001 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer gcn. (RCEX-018)
Information: Layer m0 is ignored for resistance and capacitance computation. (RCEX-019)
Warning: Inconsistent library data found for layer m6. (RCEX-018)
Warning: Inconsistent library data found for layer m8. (RCEX-018)
Information: Layer m9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer tm1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer c4 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 4 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is exceeding threshold (over 1000 pins) and will be skipped. (RCEX-020)
Warning: Net 'check_ecc_alu0/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-10/-10. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer m0 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer m0 : 0.11 0.1 (RCEX-011)
Information: Library Derived Cap for layer m1 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m1 : 0.056 0.052 (RCEX-011)
Information: Library Derived Cap for layer m2 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m2 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m3 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m3 : 0.064 0.059 (RCEX-011)
Information: Library Derived Cap for layer m4 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m4 : 0.05 0.046 (RCEX-011)
Information: Library Derived Cap for layer m5 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m5 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m6 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m6 : 0.013 0.012 (RCEX-011)
Information: Library Derived Cap for layer m7 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m7 : 0.006 0.0055 (RCEX-011)
Information: Library Derived Cap for layer m8 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m8 : 0.001 0.00095 (RCEX-011)
Information: Library Derived Cap for layer m9 : 0.33 0.33 (RCEX-011)
Information: Library Derived Res for layer m9 : 2.9e-05 2.7e-05 (RCEX-011)
Information: Library Derived Cap for layer tm1 : 0.51 0.51 (RCEX-011)
Information: Library Derived Res for layer tm1 : 6.5e-07 5.8e-07 (RCEX-011)
Information: Library Derived Cap for layer c4 : 0.7 0.7 (RCEX-011)
Information: Library Derived Res for layer c4 : 0 0 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Horizontal Res : 0.031 0.029 (RCEX-011)
Information: Library Derived Vertical Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Vertical Res : 0.047 0.043 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.041 0.038 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.26V) above low
                                   0.35 (0.26V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Warning: Design 'fdkex' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.26V) above low
                                   0.35 (0.26V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Warning: Design 'fdkex' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Total 59287 nets in the design, 59156 nets have timing window. (TIM-180)
CRPR with SI and timing window on (iteration 1)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : fdkex
Version: J-2014.09-SP1
Date   : Tue Mar 31 05:27:26 2015
****************************************


  Timing Path Group 'COMB'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:        106.17
  Critical Path Slack:        -322.83
  Critical Path Clk Period:    500.00
  Total Negative Slack:       -644.29
  No. of Violating Paths:        2.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:        277.00
  Critical Path Slack:        -339.74
  Critical Path Clk Period:    500.00
  Total Negative Slack:   -6345561.00
  No. of Violating Paths:    33669.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:        127.98
  Critical Path Slack:        -253.05
  Critical Path Clk Period:    500.00
  Total Negative Slack:      -5226.38
  No. of Violating Paths:       97.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REG2REG'
  -----------------------------------
  Levels of Logic:              19.00
  Critical Path Length:        438.16
  Critical Path Slack:         -74.52
  Critical Path Clk Period:    500.00
  Total Negative Slack:     -14914.07
  No. of Violating Paths:      499.00
  Worst Hold Violation:        -24.72
  Total Hold Violation:       -770.68
  No. of Hold Violations:      130.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:        349.63
  Critical Path Slack:           3.79
  Critical Path Clk Period:    500.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:       2634
  Leaf Cell Count:              59163
  Buf/Inv Cell Count:           26999
  Buf Cell Count:               24360
  Inv Cell Count:                2639
  CT Buf/Inv Cell Count:          534
  Combinational Cell Count:     44359
  Sequential Cell Count:        14804
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    11037.684602
  Noncombinational Area: 15932.221405
  Buf/Inv Area:           6234.031896
  Total Buffer Area:          5738.86
  Total Inverter Area:         495.17
  Macro/Black Box Area:     13.406399
  Net Area:                  0.000000
  Net XLength        :      294620.59
  Net YLength        :      279978.34
  -----------------------------------
  Cell Area:             26983.312406
  Design Area:           26983.312406
  Net Length        :       574598.94


  Design Rules
  -----------------------------------
  Total Number of Nets:         59287
  Nets With Violations:           577
  Max Trans Violations:             0
  Max Cap Violations:              24
  Max Fanout Violations:          566
  -----------------------------------


  Hostname: chlr16420

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:            10908.75
  -----------------------------------------
  Overall Compile Time:            11416.49
  Overall Compile Wall Clock Time: 1427795456.00

  --------------------------------------------------------------------

  Design  WNS: 339.74  TNS: 6365128.00  Number of Violating Paths: 34224  (with Crosstalk delta delays)


  Design (Hold)  WNS: 24.72  TNS: 770.68  Number of Violating Paths: 130  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 339.7443 TNS: 6365128.0000  Number of Violating Path: 34224
ROPT:    (HOLD) WNS: 24.7188 TNS: 770.6849  Number of Violating Path: 130
ROPT:    Number of DRC Violating Nets: 24
ROPT:    Number of Route Violation: 0 
Warning: Undo stack cleared by command 'route_opt' (HDUEDIT-104)
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named fdkex_fdksave_incrDetailRoute. (UIG-5)
==>INFORMATION: P_source_if_exists: incr_route_opt.tcl : END Tue Mar 31 05:27:40 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:27:54 hrs : CPU RUNTIME in (hh:mm:ss) : 00:55:47 hrs : MEMORY : 4540560 KB
#INFO-MSG==>  Time to run substep incr_route_opt in (hh:mm:ss) : 00:27:55 hrs
#INFO-MSG==>  Executing substep insert_antenna_diodes_on_input
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/insert_antenna_diodes_on_input.tcl : START Tue Mar 31 05:27:40 MST 2015
Warning: No port objects matched '*' (SEL-004)
Warning: Attribute 'dont_use' does not exist on lib_cell 'd04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm/d04gnc01lnz00' (ATTR-3)
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_71/a'.
Connecting net 'din1[10]' to pin 'IN_PORT_DIODE_71/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_72/a'.
Connecting net 'din1[9]' to pin 'IN_PORT_DIODE_72/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_73/a'.
Connecting net 'din1[8]' to pin 'IN_PORT_DIODE_73/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_74/a'.
Connecting net 'din1[7]' to pin 'IN_PORT_DIODE_74/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_75/a'.
Connecting net 'din1[6]' to pin 'IN_PORT_DIODE_75/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_76/a'.
Connecting net 'din1[5]' to pin 'IN_PORT_DIODE_76/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_61/a'.
Connecting net 'din1[4]' to pin 'IN_PORT_DIODE_61/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_62/a'.
Connecting net 'din1[3]' to pin 'IN_PORT_DIODE_62/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_63/a'.
Connecting net 'din1[2]' to pin 'IN_PORT_DIODE_63/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_64/a'.
Connecting net 'din1[1]' to pin 'IN_PORT_DIODE_64/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_65/a'.
Connecting net 'din1[0]' to pin 'IN_PORT_DIODE_65/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_66/a'.
Connecting net 'din0[63]' to pin 'IN_PORT_DIODE_66/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_67/a'.
Connecting net 'din0[62]' to pin 'IN_PORT_DIODE_67/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_68/a'.
Connecting net 'din0[61]' to pin 'IN_PORT_DIODE_68/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_53/a'.
Connecting net 'din0[60]' to pin 'IN_PORT_DIODE_53/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_54/a'.
Connecting net 'din0[59]' to pin 'IN_PORT_DIODE_54/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_55/a'.
Connecting net 'din0[58]' to pin 'IN_PORT_DIODE_55/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_56/a'.
Connecting net 'din0[57]' to pin 'IN_PORT_DIODE_56/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_57/a'.
Connecting net 'din0[56]' to pin 'IN_PORT_DIODE_57/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_58/a'.
Connecting net 'din0[55]' to pin 'IN_PORT_DIODE_58/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_59/a'.
Connecting net 'din0[54]' to pin 'IN_PORT_DIODE_59/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_60/a'.
Connecting net 'din0[53]' to pin 'IN_PORT_DIODE_60/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_45/a'.
Connecting net 'din0[52]' to pin 'IN_PORT_DIODE_45/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_46/a'.
Connecting net 'din0[51]' to pin 'IN_PORT_DIODE_46/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_47/a'.
Connecting net 'din0[50]' to pin 'IN_PORT_DIODE_47/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_48/a'.
Connecting net 'din0[49]' to pin 'IN_PORT_DIODE_48/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_49/a'.
Connecting net 'din0[48]' to pin 'IN_PORT_DIODE_49/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_50/a'.
Connecting net 'din0[47]' to pin 'IN_PORT_DIODE_50/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_51/a'.
Connecting net 'din0[46]' to pin 'IN_PORT_DIODE_51/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_52/a'.
Connecting net 'din0[45]' to pin 'IN_PORT_DIODE_52/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_37/a'.
Connecting net 'din0[44]' to pin 'IN_PORT_DIODE_37/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_38/a'.
Connecting net 'din0[43]' to pin 'IN_PORT_DIODE_38/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_39/a'.
Connecting net 'din0[42]' to pin 'IN_PORT_DIODE_39/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_40/a'.
Connecting net 'din0[41]' to pin 'IN_PORT_DIODE_40/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_41/a'.
Connecting net 'din0[40]' to pin 'IN_PORT_DIODE_41/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_42/a'.
Connecting net 'din0[39]' to pin 'IN_PORT_DIODE_42/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_43/a'.
Connecting net 'din0[38]' to pin 'IN_PORT_DIODE_43/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_44/a'.
Connecting net 'din0[37]' to pin 'IN_PORT_DIODE_44/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_29/a'.
Connecting net 'din0[36]' to pin 'IN_PORT_DIODE_29/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_30/a'.
Connecting net 'din0[35]' to pin 'IN_PORT_DIODE_30/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_31/a'.
Connecting net 'din0[34]' to pin 'IN_PORT_DIODE_31/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_32/a'.
Connecting net 'din0[33]' to pin 'IN_PORT_DIODE_32/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_33/a'.
Connecting net 'din0[32]' to pin 'IN_PORT_DIODE_33/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_34/a'.
Connecting net 'din0[31]' to pin 'IN_PORT_DIODE_34/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_35/a'.
Connecting net 'din0[30]' to pin 'IN_PORT_DIODE_35/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_36/a'.
Connecting net 'din0[29]' to pin 'IN_PORT_DIODE_36/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_21/a'.
Connecting net 'din0[28]' to pin 'IN_PORT_DIODE_21/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_22/a'.
Connecting net 'din0[27]' to pin 'IN_PORT_DIODE_22/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_23/a'.
Connecting net 'din0[26]' to pin 'IN_PORT_DIODE_23/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_24/a'.
Connecting net 'din0[25]' to pin 'IN_PORT_DIODE_24/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_25/a'.
Connecting net 'din0[24]' to pin 'IN_PORT_DIODE_25/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_26/a'.
Connecting net 'din0[23]' to pin 'IN_PORT_DIODE_26/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_27/a'.
Connecting net 'din0[22]' to pin 'IN_PORT_DIODE_27/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_28/a'.
Connecting net 'din0[21]' to pin 'IN_PORT_DIODE_28/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_13/a'.
Connecting net 'din0[20]' to pin 'IN_PORT_DIODE_13/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_14/a'.
Connecting net 'din0[19]' to pin 'IN_PORT_DIODE_14/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_15/a'.
Connecting net 'din0[18]' to pin 'IN_PORT_DIODE_15/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_16/a'.
Connecting net 'din0[17]' to pin 'IN_PORT_DIODE_16/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_17/a'.
Connecting net 'din0[16]' to pin 'IN_PORT_DIODE_17/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_18/a'.
Connecting net 'din0[15]' to pin 'IN_PORT_DIODE_18/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_19/a'.
Connecting net 'din0[14]' to pin 'IN_PORT_DIODE_19/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_20/a'.
Connecting net 'din0[13]' to pin 'IN_PORT_DIODE_20/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_5/a'.
Connecting net 'din0[12]' to pin 'IN_PORT_DIODE_5/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_6/a'.
Connecting net 'din0[11]' to pin 'IN_PORT_DIODE_6/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_7/a'.
Connecting net 'din0[10]' to pin 'IN_PORT_DIODE_7/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_8/a'.
Connecting net 'din0[9]' to pin 'IN_PORT_DIODE_8/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_9/a'.
Connecting net 'din0[8]' to pin 'IN_PORT_DIODE_9/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_10/a'.
Connecting net 'din0[7]' to pin 'IN_PORT_DIODE_10/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_11/a'.
Connecting net 'din0[6]' to pin 'IN_PORT_DIODE_11/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_12/a'.
Connecting net 'din0[5]' to pin 'IN_PORT_DIODE_12/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_0/a'.
Connecting net 'din0[4]' to pin 'IN_PORT_DIODE_0/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_1/a'.
Connecting net 'din0[3]' to pin 'IN_PORT_DIODE_1/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_2/a'.
Connecting net 'din0[2]' to pin 'IN_PORT_DIODE_2/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_3/a'.
Connecting net 'din0[1]' to pin 'IN_PORT_DIODE_3/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_4/a'.
Connecting net 'din0[0]' to pin 'IN_PORT_DIODE_4/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_125/a'.
Connecting net 'sel_op[2]' to pin 'IN_PORT_DIODE_125/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_126/a'.
Connecting net 'sel_op[1]' to pin 'IN_PORT_DIODE_126/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_127/a'.
Connecting net 'sel_op[0]' to pin 'IN_PORT_DIODE_127/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_128/a'.
Connecting net 'din1[63]' to pin 'IN_PORT_DIODE_128/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_129/a'.
Connecting net 'din1[62]' to pin 'IN_PORT_DIODE_129/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_130/a'.
Connecting net 'din1[61]' to pin 'IN_PORT_DIODE_130/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_117/a'.
Connecting net 'din1[60]' to pin 'IN_PORT_DIODE_117/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_118/a'.
Connecting net 'din1[59]' to pin 'IN_PORT_DIODE_118/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_119/a'.
Connecting net 'din1[58]' to pin 'IN_PORT_DIODE_119/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_120/a'.
Connecting net 'din1[57]' to pin 'IN_PORT_DIODE_120/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_121/a'.
Connecting net 'din1[56]' to pin 'IN_PORT_DIODE_121/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_122/a'.
Connecting net 'din1[55]' to pin 'IN_PORT_DIODE_122/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_123/a'.
Connecting net 'din1[54]' to pin 'IN_PORT_DIODE_123/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_124/a'.
Connecting net 'din1[53]' to pin 'IN_PORT_DIODE_124/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_109/a'.
Connecting net 'din1[52]' to pin 'IN_PORT_DIODE_109/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_110/a'.
Connecting net 'din1[51]' to pin 'IN_PORT_DIODE_110/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_111/a'.
Connecting net 'din1[50]' to pin 'IN_PORT_DIODE_111/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_112/a'.
Connecting net 'din1[49]' to pin 'IN_PORT_DIODE_112/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_113/a'.
Connecting net 'din1[48]' to pin 'IN_PORT_DIODE_113/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_114/a'.
Connecting net 'din1[47]' to pin 'IN_PORT_DIODE_114/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_115/a'.
Connecting net 'din1[46]' to pin 'IN_PORT_DIODE_115/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_116/a'.
Connecting net 'din1[45]' to pin 'IN_PORT_DIODE_116/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_101/a'.
Connecting net 'din1[44]' to pin 'IN_PORT_DIODE_101/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_102/a'.
Connecting net 'din1[43]' to pin 'IN_PORT_DIODE_102/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_103/a'.
Connecting net 'din1[42]' to pin 'IN_PORT_DIODE_103/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_104/a'.
Connecting net 'din1[41]' to pin 'IN_PORT_DIODE_104/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_105/a'.
Connecting net 'din1[40]' to pin 'IN_PORT_DIODE_105/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_106/a'.
Connecting net 'din1[39]' to pin 'IN_PORT_DIODE_106/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_107/a'.
Connecting net 'din1[38]' to pin 'IN_PORT_DIODE_107/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_108/a'.
Connecting net 'din1[37]' to pin 'IN_PORT_DIODE_108/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_93/a'.
Connecting net 'din1[36]' to pin 'IN_PORT_DIODE_93/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_94/a'.
Connecting net 'din1[35]' to pin 'IN_PORT_DIODE_94/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_95/a'.
Connecting net 'din1[34]' to pin 'IN_PORT_DIODE_95/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_96/a'.
Connecting net 'din1[33]' to pin 'IN_PORT_DIODE_96/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_97/a'.
Connecting net 'din1[32]' to pin 'IN_PORT_DIODE_97/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_98/a'.
Connecting net 'din1[31]' to pin 'IN_PORT_DIODE_98/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_99/a'.
Connecting net 'din1[30]' to pin 'IN_PORT_DIODE_99/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_100/a'.
Connecting net 'din1[29]' to pin 'IN_PORT_DIODE_100/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_85/a'.
Connecting net 'din1[28]' to pin 'IN_PORT_DIODE_85/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_86/a'.
Connecting net 'din1[27]' to pin 'IN_PORT_DIODE_86/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_87/a'.
Connecting net 'din1[26]' to pin 'IN_PORT_DIODE_87/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_88/a'.
Connecting net 'din1[25]' to pin 'IN_PORT_DIODE_88/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_89/a'.
Connecting net 'din1[24]' to pin 'IN_PORT_DIODE_89/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_90/a'.
Connecting net 'din1[23]' to pin 'IN_PORT_DIODE_90/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_91/a'.
Connecting net 'din1[22]' to pin 'IN_PORT_DIODE_91/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_92/a'.
Connecting net 'din1[21]' to pin 'IN_PORT_DIODE_92/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_77/a'.
Connecting net 'din1[20]' to pin 'IN_PORT_DIODE_77/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_78/a'.
Connecting net 'din1[19]' to pin 'IN_PORT_DIODE_78/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_79/a'.
Connecting net 'din1[18]' to pin 'IN_PORT_DIODE_79/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_80/a'.
Connecting net 'din1[17]' to pin 'IN_PORT_DIODE_80/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_81/a'.
Connecting net 'din1[16]' to pin 'IN_PORT_DIODE_81/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_82/a'.
Connecting net 'din1[15]' to pin 'IN_PORT_DIODE_82/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_83/a'.
Connecting net 'din1[14]' to pin 'IN_PORT_DIODE_83/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_84/a'.
Connecting net 'din1[13]' to pin 'IN_PORT_DIODE_84/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_69/a'.
Connecting net 'din1[12]' to pin 'IN_PORT_DIODE_69/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_70/a'.
Connecting net 'din1[11]' to pin 'IN_PORT_DIODE_70/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_156/a'.
Connecting net 'test_si19' to pin 'IN_PORT_DIODE_156/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_157/a'.
Connecting net 'test_si18' to pin 'IN_PORT_DIODE_157/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_158/a'.
Connecting net 'test_si17' to pin 'IN_PORT_DIODE_158/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_159/a'.
Connecting net 'test_si16' to pin 'IN_PORT_DIODE_159/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_148/a'.
Connecting net 'test_si15' to pin 'IN_PORT_DIODE_148/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_149/a'.
Connecting net 'test_si14' to pin 'IN_PORT_DIODE_149/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_150/a'.
Connecting net 'test_si13' to pin 'IN_PORT_DIODE_150/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_151/a'.
Connecting net 'test_si12' to pin 'IN_PORT_DIODE_151/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_152/a'.
Connecting net 'test_si11' to pin 'IN_PORT_DIODE_152/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_153/a'.
Connecting net 'test_si10' to pin 'IN_PORT_DIODE_153/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_154/a'.
Connecting net 'test_si9' to pin 'IN_PORT_DIODE_154/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_155/a'.
Connecting net 'test_si8' to pin 'IN_PORT_DIODE_155/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_140/a'.
Connecting net 'test_si7' to pin 'IN_PORT_DIODE_140/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_141/a'.
Connecting net 'test_si6' to pin 'IN_PORT_DIODE_141/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_142/a'.
Connecting net 'test_si5' to pin 'IN_PORT_DIODE_142/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_143/a'.
Connecting net 'test_si4' to pin 'IN_PORT_DIODE_143/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_144/a'.
Connecting net 'test_si3' to pin 'IN_PORT_DIODE_144/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_145/a'.
Connecting net 'test_si2' to pin 'IN_PORT_DIODE_145/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_146/a'.
Connecting net 'test_si1' to pin 'IN_PORT_DIODE_146/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_147/a'.
Connecting net 'test_tm' to pin 'IN_PORT_DIODE_147/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_132/a'.
Connecting net 'scan_enable' to pin 'IN_PORT_DIODE_132/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_133/a'.
Connecting net 'en_rd_alu' to pin 'IN_PORT_DIODE_133/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_134/a'.
Connecting net 'en_wr_alu' to pin 'IN_PORT_DIODE_134/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_135/a'.
Connecting net 'en_rd1' to pin 'IN_PORT_DIODE_135/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_136/a'.
Connecting net 'en_wr1' to pin 'IN_PORT_DIODE_136/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_137/a'.
Connecting net 'en_rd0' to pin 'IN_PORT_DIODE_137/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_138/a'.
Connecting net 'en_wr0' to pin 'IN_PORT_DIODE_138/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_139/a'.
Connecting net 'en_init' to pin 'IN_PORT_DIODE_139/a'.
Disconnecting net 'vss' from pin 'IN_PORT_DIODE_131/a'.
Connecting net 'rstb' to pin 'IN_PORT_DIODE_131/a'.
==>INFORMATION: P_source_if_exists: insert_antenna_diodes_on_input.tcl : END Tue Mar 31 05:27:42 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:01 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:01 hrs : MEMORY : 4540560 KB
#INFO-MSG==>  Time to run substep insert_antenna_diodes_on_input in (hh:mm:ss) : 00:00:02 hrs
#INFO-MSG==>  Executing substep tie_high
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/tie_high.tcl : START Tue Mar 31 05:27:42 MST 2015
Information: Removed 20 tie cells. (ICX-076)
reconnected total 269 tie highs and 1937 tie lows
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc_tapcore2h. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc_tapcore2h. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc_tapcore2h. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc_tapcore2h. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/ln/d04_ln. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/nn/d04_nn. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/wn/d04_wn. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/yn/d04_yn. (PSYN-878)
Information: linking reference library : /nfs/ch/disks/ch_ciaf_disk032/fdk73/shelf/repo/halo/dot3/fram/1.6/7/intel73halo_d04. (PSYN-878)
Warning: The 'vcc' cell in the 'd04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vcc' cell in the 'd04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vss' cell in the 'd04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vss' cell in the 'd04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vcc' cell in the 'd04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vcc' cell in the 'd04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vss' cell in the 'd04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vss' cell in the 'd04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vcc' cell in the 'd04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vcc' cell in the 'd04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vss' cell in the 'd04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vss' cell in the 'd04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vcc' cell in the 'd04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vcc' cell in the 'd04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vss' cell in the 'd04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vss' cell in the 'd04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Information: Loading local_link_library attribute {d04_ln_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb, d04_wn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb, d04_nn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb, d04_yn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb, d04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb, d04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb, d04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb, d04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb}. (MWDC-290)

  Linking design 'fdkex'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (5 designs)               fdkex.CEL, etc
  d04_ln_p1273_3x1r6u1_psss_0.75v_-10c_ccst (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/ln/d04_ln_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb
  d04_wn_p1273_3x1r6u1_psss_0.75v_-10c_ccst (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/wn/d04_wn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb
  d04_nn_p1273_3x1r6u1_psss_0.75v_-10c_ccst (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/nn/d04_nn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb
  d04_yn_p1273_3x1r6u1_psss_0.75v_-10c_ccst (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/yn/d04_yn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb
  d04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/ln/d04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb
  d04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/nn/d04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb
  d04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/wn/d04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb
  d04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/yn/d04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb
  dw_foundation.sldb (library)
                              /p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.26V) above low
                                   0.35 (0.26V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Warning: Design 'fdkex' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
*********************************
 Tue Mar 31 05:29:00 2015
*********************************

=== Place ECO Design ===

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 12 routable metal layers
    Top most routable layer is set to be metal9
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
    Speed = medium
    Flow Control = 1stCut(auto)
    Flow Control = 2ndCut(auto)
    Location Constraint = seePGrPGsPGpCKrCKsPHx
  Reading netlist information from DB ...
    59252 placeable cells
    0 cover cells
    1039 IO cells/pins
    2642 fixed core/macro cells
    62933 cell instances
    59427 nets
    423 nets have special rules
    423 nets have shielding rules
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <core> has 0 vertical and 760 horizontal rows
    array <bonuscore> has 0 vertical and 760 horizontal rows
    array <core2h> has 0 vertical and 760 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    1140 rows didn't pass legal unit tile check and skipped
    region mode: (opt netlist) free-style
    24 route guides
    4385 pre-routes for placement blockage/checking
    3085 pre-routes for map congestion calculation
    No cell region in data base
    No plan group found in data base
    All region and plan group constraints are ignored
    3412 nets have positive weight
    average positive net weight (>=2) = 2.4
    positive net weight range = [2, 6]
    standard deviation of net weight = 0.85
    0 net(s) treated as CLOCK for clustering
    1391 clock nets, 15338 clocked instances (25.89%)
    Auto Set : first cut = vertical
    tracks of layer 1 are not even
    tracks of layer 3 are not even
    tracks of layer 4 are not even
    tracks of layer 5 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
    tracks of layer 8 are not even
    tracks of layer 9 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell d04tap02ldz05 bounding box not multiple of tile. (APL-026)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Preprocessing design ...
    splitting rows by natural obstacles ...
        Unit Tile        Demand      Available
             core      999744       3283200
    calculating design statistics ...
    Auto Set : first cut = vertical
    split into 3293 row segments
    RowArea1 = total row area = 91699.78 micron^2
    RowArea2 = RowArea1 - macros = 91699.78 micron^2
    RowArea3 = RowArea2 - fixed standard cells = 90379.47 micron^2
    RowArea4 = RowArea3 - hard blockages and preroutes = 90379.47 micron^2
    RowArea5 = RowArea4 - IO pads and FC drivers = 90379.47 micron^2
    RowArea6 = RowArea5 - soft blockages = 90379.47 micron^2
    RowArea7 = RowArea6 - misc unusable area = 90379.47 micron^2
    59252 placeable standard cells in 26990.77 micron^2
    2642 fixed standard cells in 1320.31 micron^2
    2642 nonplaceable cells/macros in 1320.31 micron^2
    1039 IO pads cells/pins in 0.00 micron^2
    cell/row utilization of array <core> = 29.86%
... design style 1
... number of base array 1 0
INFO:... use original rows...
    max local area utilization set to be 85.97%
... design style 1
... number of base array 1 0
INFO:... use original rows...
    Initialization Time: 3 seconds.
    PR summary UTIL CHECKPOINT #3138

Starting ECO Placement ...
    no cell outside core area to be placed
    269 cells overlap in focus area
... design style 1
... number of base array 1 0
INFO:... use original rows...
Before Overlap Removal:
        horizontal bboxLength = 229143 (micron)
        vertical   bboxLength = 210635 (micron)
        total      bboxLength = 439778 (micron)
        average length per net = 7.40 (micron)
after local window search:
        horizontal bboxLength = 229143 (micron)
        vertical   bboxLength = 210635 (micron)
        total      bboxLength = 439778 (micron)
        average length per net = 7.40 (micron)
    Global Placement Time:      0 seconds.

Starting Hybrid Overlap Removal ...
  Starting Area-based Overlap Removal ...
    Removing MH cell overlaps ...
        [0%] [10%] [20%] [30%] [40%] [50%] [60%] [70%] [80%] [90%] [100%]
    cell overlaps dropped from 0 down to 0
      placement of 0 cells are changed (0 moved, 0 rotated)
    Cutting rows for 20409 MH cells
  Starting Row-based Overlap Removal ...
    Assigning SH cells to rows ...
        [0%] [10%] [20%] [30%] [40%] [50%] [60%] [70%] [80%] [90%] [100%] 
     Report for legalization
       Total moved cells: 20678
       Total movement manhattan(total x,  total y) 362428.0(1905009.9  -1542581.9)
       Max displacement:  Manhattan 446.9;  X  217.8;  Y 272.1.
       Average movement: (against all cells) 6.12,  (against moved cells) 17.53
       Max displacement cell is: post_place401
     End legalization report
    Removing SH cells overlaps in rows ...
      placement of 345 cells are changed (345 moved, 109 rotated)
    overlaps removal finished
    Overlap Removal Time:       1 seconds.

Starting Detailed Optimization ...
    345 cell instances are ECO movable
        horizontal bboxLength (wireLength) = 229192 (326326) (micron)
        vertical   bboxLength (wireLength) = 210645 (300898) (micron)
        total      bboxLength (wireLength) = 439837 (627225) (micron)
        average length per net = 7.40 (10.55) (micron)
        Weighted Improvement (F) = 19.28
        Weighted Improvement (S-I) = 0.00
        Weighted Improvement (M) = 7.26
        Weighted Improvement (S-II) = 0.00
        Weighted Improvement (F) = 0.77
        Weighted Improvement (S-I) = 0.00
        Weighted Improvement (M) = 0.01
        Weighted Improvement (S-II) = 0.00
        Weighted Improvement (F) = 0.00
        Total Weighted Improvement (F) = 20.05
        Total Weighted Improvement (M) = 7.27
        Total Weighted Improvement (S-I) = 0.00
        Total Weighted Improvement (S-II) = 0.00
        Total Weighted Improvement (all)  = 27.32
    Detailed Placement Time:    0 seconds.

Writing Cell Placement ...
ECO report: Placement of 345 cells in core area are changed
            344 cells moved, 141 cells rotated
            max displaced cell instance = check_ecc_alu0/place82
            Total movement: manhattan(totalX, totalY) 125(73, 52) (micron)
            Max displacement: manhattan: 2, X: 2, Y: 1.
            Average displacement: (against all cells)0.0, (against moved cells)0.4
            Those cells are hilighted. To unhilight them, 
            please use <Unhilight> button.
    DB Update Time:     0 seconds.

Reporting placement quality ...
    >>>>> Placement Quality Report <<<<<
        @@@ horizontal bboxLength (wireLength) = 229166 (326299) (micron)
        @@@ vertical   bboxLength (wireLength) = 210645 (300898) (micron)
        @@@ total      bboxLength (wireLength) = 439811 (627197) (micron)
        @@@ average length per net = 7.40 (10.55) (micron)
        No placement map created
    >>>>> End of Report <<<<<
    Placement Report Time:      0 seconds.

@@@ Total CPU     Time =    0:00:02
@@@ Total Elapsed Time =    0:00:04
@@@ Peak  Memory  Used =    0.00M bytes

=== End of ECO Place ===
INFO: 269 Tie-high cells of lib cell d04tih00wnz00 instantiated
INFO: 0 Tie-low cells of lib cell d04til00wnz00 instantiated
 connect_tie_cells completed successfully
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc_tapcore2h. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc_tapcore2h. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc_tapcore2h. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc_tapcore2h. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/ln/d04_ln. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/nn/d04_nn. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/wn/d04_wn. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/yn/d04_yn. (PSYN-878)
Information: linking reference library : /nfs/ch/disks/ch_ciaf_disk032/fdk73/shelf/repo/halo/dot3/fram/1.6/7/intel73halo_d04. (PSYN-878)
Warning: The 'vcc' cell in the 'd04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vcc' cell in the 'd04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vss' cell in the 'd04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vss' cell in the 'd04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vcc' cell in the 'd04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vcc' cell in the 'd04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vss' cell in the 'd04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vss' cell in the 'd04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vcc' cell in the 'd04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vcc' cell in the 'd04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vss' cell in the 'd04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vss' cell in the 'd04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vcc' cell in the 'd04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vcc' cell in the 'd04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vss' cell in the 'd04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vss' cell in the 'd04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Information: Loading local_link_library attribute {d04_ln_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb, d04_wn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb, d04_nn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb, d04_yn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb, d04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb, d04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb, d04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb, d04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb}. (MWDC-290)

  Linking design 'fdkex'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (5 designs)               fdkex.CEL, etc
  d04_ln_p1273_3x1r6u1_psss_0.75v_-10c_ccst (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/ln/d04_ln_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb
  d04_wn_p1273_3x1r6u1_psss_0.75v_-10c_ccst (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/wn/d04_wn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb
  d04_nn_p1273_3x1r6u1_psss_0.75v_-10c_ccst (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/nn/d04_nn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb
  d04_yn_p1273_3x1r6u1_psss_0.75v_-10c_ccst (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/yn/d04_yn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb
  d04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/ln/d04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb
  d04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/nn/d04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb
  d04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/wn/d04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb
  d04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/yn/d04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb
  dw_foundation.sldb (library)
                              /p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/libraries/syn/dw_foundation.sldb

==>INFORMATION: P_source_if_exists: tie_high.tcl : END Tue Mar 31 05:29:14 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:01:32 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:33 hrs : MEMORY : 4540560 KB
#INFO-MSG==>  Time to run substep tie_high in (hh:mm:ss) : 00:01:32 hrs
#INFO-MSG==>  Executing substep incr_eco_detail_route
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/incr_eco_detail_route.tcl : START Tue Mar 31 05:29:14 MST 2015
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

Warning: Limited std master d04bgn01lnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01nnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01wnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01ynz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fdkex'




Information: The design has 2482 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ps' 
Information: Design Library and main library timing units are matched - 0.001 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: Layer m0 is ignored for resistance and capacitance computation. (RCEX-019)
Warning: Inconsistent library data found for layer m6. (RCEX-018)
Warning: Inconsistent library data found for layer m8. (RCEX-018)
Information: Layer m9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer tm1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer c4 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer m0 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer m0 : 0.11 0.1 (RCEX-011)
Information: Library Derived Cap for layer m1 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m1 : 0.056 0.052 (RCEX-011)
Information: Library Derived Cap for layer m2 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m2 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m3 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m3 : 0.064 0.059 (RCEX-011)
Information: Library Derived Cap for layer m4 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m4 : 0.05 0.046 (RCEX-011)
Information: Library Derived Cap for layer m5 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m5 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m6 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m6 : 0.013 0.012 (RCEX-011)
Information: Library Derived Cap for layer m7 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m7 : 0.006 0.0055 (RCEX-011)
Information: Library Derived Cap for layer m8 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m8 : 0.001 0.00095 (RCEX-011)
Information: Library Derived Cap for layer m9 : 0.33 0.33 (RCEX-011)
Information: Library Derived Res for layer m9 : 2.9e-05 2.7e-05 (RCEX-011)
Information: Library Derived Cap for layer tm1 : 0.51 0.51 (RCEX-011)
Information: Library Derived Res for layer tm1 : 6.5e-07 5.8e-07 (RCEX-011)
Information: Library Derived Cap for layer c4 : 0.7 0.7 (RCEX-011)
Information: Library Derived Res for layer c4 : 0 0 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Horizontal Res : 0.031 0.029 (RCEX-011)
Information: Library Derived Vertical Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Vertical Res : 0.047 0.043 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.041 0.038 (RCEX-011)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 12 routable metal layers
    Top most routable layer is set to be metal9
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
Warning: Limited std master d04bgn01lnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01nnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01wnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01ynz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
  Reading misc information ...
    array <core> has 0 vertical and 760 horizontal rows
    array <bonuscore> has 0 vertical and 760 horizontal rows
    array <core2h> has 0 vertical and 760 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    1140 rows didn't pass legal unit tile check and skipped
    24 route guides
    4385 pre-routes for placement blockage/checking
    3085 pre-routes for map congestion calculation
    tracks of layer 1 are not even
    tracks of layer 3 are not even
    tracks of layer 4 are not even
    tracks of layer 5 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
    tracks of layer 8 are not even
    tracks of layer 9 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary (Region mode)
  Design : fdkex
  Version: J-2014.09-SP1
  Date   : Tue Mar 31 05:29:30 2015
****************************************
Std cell utilization: 14.57%  (386062/(3283200-633155))
(Non-fixed only)
Chip area:            3283200  sites, bbox (0.00 0.00 302.40 303.24) um
Std cell area:        966852   sites, (non-fixed:386062 fixed:580790)
                      59412    cells, (non-fixed:43914  fixed:15498)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      633155   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       743 
Avg. std cell width:  0.71 um 
Site array:           core     (width: 0.070 um, height: 0.399 um, rows: 760)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fdkex
  Version: J-2014.09-SP1
  Date   : Tue Mar 31 05:29:30 2015
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
m1         none          ---         ---       via additive      ---
m2         none          ---         ---       via additive      ---
m3         none          ---         ---       via additive      ---
m4         none          ---         ---       via additive      ---
m5         none          ---         ---       via additive      ---
m6         none          ---         ---       via additive      ---
m7         none          ---         ---       via additive      ---
m8         none          ---         ---       via additive      ---
tm1        none          ---         ---       via additive      ---
m9         none          ---         ---       via additive      ---
m0         none          ---         ---       via additive      ---
c4         none          ---         ---       via additive      ---
Legalizing 0 illegal cells...
Starting legalizer.
Optimizing multi-row cells:(0 sec)
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fdkex
  Version: J-2014.09-SP1
  Date   : Tue Mar 31 05:29:31 2015
****************************************

No cell displacement.

Warning: Limited std master d04bgn01lnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01nnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01wnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01ynz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
...100%

  Placement Legalization Complete
  -------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 12 routable metal layers
    Top most routable layer is set to be metal9
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
Warning: Limited std master d04bgn01lnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01nnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01wnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01ynz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
  Reading misc information ...
    array <core> has 0 vertical and 760 horizontal rows
    array <bonuscore> has 0 vertical and 760 horizontal rows
    array <core2h> has 0 vertical and 760 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    1140 rows didn't pass legal unit tile check and skipped
    24 route guides
    4385 pre-routes for placement blockage/checking
    3085 pre-routes for map congestion calculation
    tracks of layer 1 are not even
    tracks of layer 3 are not even
    tracks of layer 4 are not even
    tracks of layer 5 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
    tracks of layer 8 are not even
    tracks of layer 9 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
(fixed placement) Spacing Rule Violations     : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
Number of Spacing Rule Violations     : 0
******************************************** 
Information: Updating database...
#INFO-MSG==>  Running eco route for tie nets and diode pins

Warning: Limited std master d04bgn01lnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01nnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01wnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01ynz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fdkex'




Information: The design has 2482 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ps' 
Information: Design Library and main library timing units are matched - 0.001 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer gcn. (RCEX-018)
Information: Layer m0 is ignored for resistance and capacitance computation. (RCEX-019)
Warning: Inconsistent library data found for layer m6. (RCEX-018)
Warning: Inconsistent library data found for layer m8. (RCEX-018)
Information: Layer m9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer tm1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer c4 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 4 threads (RCEX-208)
Warning: Net 'n13328' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n11679' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n11737' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n11490' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n11057' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n10432' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n10435' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n10333' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n10256' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n10231' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n10232' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n10019' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n10020' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n9857' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n9868' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n9755' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n9774' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n9776' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n9723' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n9551' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n9553' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n9492' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n9459' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n9235' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n9161' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n8772' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n8719' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n8695' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n8701' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n8604' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n8277' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n8257' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n8042' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n7998' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n7915' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n7944' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n7950' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n7908' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n7833' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n7737' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n7690' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n7635' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n7568' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n7574' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n7586' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n7412' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n7416' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n7426' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n7232' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n7113' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n7124' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n7133' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n7067' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n7000' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n6897' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n6802' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n6613' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n2127' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_alu0_seed0[120]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_in0_seed1[58]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_in0_seed1_16' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_alu0_seed0[75]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_alu0_seed1_5' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_alu0_seed3[87]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n16840' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_in0_seed0[61]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_alu0_seed1[114]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_alu0_seed1_47' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_alu0_seed2[119]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'check_ecc_in1_ecc_rx[1]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n16843' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_alu0_seed2_39' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_alu0_seed1[112]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_alu0_seed2[100]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_alu0_seed2[75]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_alu0_seed0_13' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_in0_seed1_17' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_in0_seed2_17' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_alu0_seed0_14' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_in0_seed3_8' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_in0_seed0[59]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_in0_seed0[49]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_in0_seed0_8' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_alu0_seed0_24' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'mask_in[346]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_in0_seed1_2' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_alu0_seed2[102]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_in0_seed3_4' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_in0_seed0[51]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_in0_seed1[47]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'init_mask_alu0_seed3_55' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'mask_in[220]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'mask_in[275]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'mask_in[197]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n16839' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n16842' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n16486' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n16483' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n20900' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'n16841' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'net31762' is exceeding threshold (over 1000 pins) and will be skipped. (RCEX-020)
Warning: not to display message after 100.(RCEX-060)
Warning: total 303 open nets.(RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-10/-10. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer m0 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer m0 : 0.11 0.1 (RCEX-011)
Information: Library Derived Cap for layer m1 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m1 : 0.056 0.052 (RCEX-011)
Information: Library Derived Cap for layer m2 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m2 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m3 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m3 : 0.064 0.059 (RCEX-011)
Information: Library Derived Cap for layer m4 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m4 : 0.05 0.046 (RCEX-011)
Information: Library Derived Cap for layer m5 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m5 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m6 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m6 : 0.013 0.012 (RCEX-011)
Information: Library Derived Cap for layer m7 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m7 : 0.006 0.0055 (RCEX-011)
Information: Library Derived Cap for layer m8 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m8 : 0.001 0.00095 (RCEX-011)
Information: Library Derived Cap for layer m9 : 0.33 0.33 (RCEX-011)
Information: Library Derived Res for layer m9 : 2.9e-05 2.7e-05 (RCEX-011)
Information: Library Derived Cap for layer tm1 : 0.51 0.51 (RCEX-011)
Information: Library Derived Res for layer tm1 : 6.5e-07 5.8e-07 (RCEX-011)
Information: Library Derived Cap for layer c4 : 0.7 0.7 (RCEX-011)
Information: Library Derived Res for layer c4 : 0 0 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Horizontal Res : 0.031 0.029 (RCEX-011)
Information: Library Derived Vertical Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Vertical Res : 0.047 0.043 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.041 0.038 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.26V) above low
                                   0.35 (0.26V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Warning: Design 'fdkex' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.26V) above low
                                   0.35 (0.26V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Warning: Design 'fdkex' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Total 59535 nets in the design, 59156 nets have timing window. (TIM-180)
CRPR with SI and timing window on (iteration 1)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Automatic time-borrowing...
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fdkex
Version: J-2014.09-SP1
Date   : Tue Mar 31 05:31:59 2015
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow_1.00   Library: d04_ln_p1273_3x1r6u1_psss_0.75v_-10c_ccst
        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/-10/-10

Information: Percent of Arnoldi-based delays = 48.05%

Information: Percent of CCS-based delays = 48.05%

  Startpoint: scan_enable
              (input port clocked by clk)
  Endpoint: flag_ded_alu
            (output port clocked by clk)
  Path Group: COMB
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)            346.03     346.03
  input external delay                   333.33     679.37 r
  scan_enable (in)                        17.84     697.21 r
  post_place107/o1 (d04inn00yn0b5)        17.63 *   714.84 f
  post_place318/o1 (d04inn00ynuf5)        14.79 c   729.63 r
  post_place162/o (d04bfn00yduk0)         23.13 c   752.76 r
  U20652/o1 (d04nan02yd0f0)               16.95 c   769.71 f
  post_place532/o1 (d04nan02yd0i0)        16.82 c   786.53 r
  flag_ded_alu (out)                       4.77 c   791.30 r
  data arrival time                                 791.30

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)            346.03     846.03
  clock reconvergence pessimism            0.00     846.03
  clock uncertainty                      -50.00     796.03
  output external delay                 -333.33     462.70
  data required time                                462.70
  -----------------------------------------------------------
  data required time                                462.70
  data arrival time                                -791.30
  -----------------------------------------------------------
  slack (VIOLATED)                                 -328.60


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_27__latch
            (gating element for clock clk)
  Path Group: INPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                           346.03     346.03
  input external delay                                  333.33     679.37 f
  test_tm (in)                                            7.86     687.23 f
  place1/o (d04bfn00ynud5)                               20.55 *   707.78 f
  post_place170/o (d04bfn00yduk0)                        36.67 c   744.45 f
  place4/o (d04bfn00yduk0)                               76.43 c   820.88 f
  fifo0/IN49 (fifo_width_data72_1)                        0.00     820.88 f
  fifo0/post_place207/o1 (d04inn00ynuh5)                 10.45 c   831.32 r
  fifo0/post_place208/o1 (d04inn00yduq0)                  7.02 c   838.35 f
  fifo0/place2/o (d04bfn00yduk0)                         61.80 c   900.15 f
  fifo0/place579/o (d04bfn00yduo0)                       32.41 c   932.56 f
  fifo0/clk_gate_data_mem_reg_27__latch/te (d04cgc01nd0g0)
                                                         27.30 c   959.87 f
  data arrival time                                                959.87

  clock clk (rise edge)                                 500.00     500.00
  clock network delay (propagated)                      230.47     730.47
  clock reconvergence pessimism                           0.00     730.47
  clock uncertainty                                     -50.00     680.47
  fifo0/clk_gate_data_mem_reg_27__latch/clk (d04cgc01nd0g0)
                                                          0.00     680.47 r
  clock gating setup time                               -63.85     616.63
  data required time                                               616.63
  --------------------------------------------------------------------------
  data required time                                               616.63
  data arrival time                                               -959.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -343.24


  Startpoint: LOCKUP1 (negative level-sensitive latch clocked by clk)
  Endpoint: test_so14 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  250.00     250.00
  clock network delay (propagated)       337.76     587.76
  LOCKUP1/clkb (d04ltn80ld0c0)             0.00     587.76 f
  LOCKUP1/o (d04ltn80ld0c0)               94.57     682.33 r
  route3/o (d04bfn00ynue3)                28.18 c   710.51 r
  test_so14 (out)                          5.23 c   715.75 r
  data arrival time                                 715.75

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)            346.03     846.03
  clock reconvergence pessimism            0.00     846.03
  clock uncertainty                      -50.00     796.03
  output external delay                 -333.33     462.70
  data required time                                462.70
  -----------------------------------------------------------
  data required time                                462.70
  data arrival time                                -715.75
  -----------------------------------------------------------
  slack (VIOLATED)                                 -253.05


  Startpoint: fifo2/data_rd_reg_128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_data_tmp_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REG2REG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                      377.25     377.25
  fifo2/data_rd_reg_128_/clk (d04fyj03yd0c0)              0.00     377.25 r
  fifo2/data_rd_reg_128_/o (d04fyj03yd0c0)               50.88 c   428.13 r
  fifo2/data_rd[128] (fifo_width_data137)                 0.00     428.13 r
  check_ecc_alu0/data_ecc[128] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)
                                                          0.00     428.13 r
  check_ecc_alu0/U746/out (d04xnb02yn0g0)                34.97 c   463.11 f
  check_ecc_alu0/post_place12/o (d04bfn00ynud5)          29.23 c   492.34 f
  check_ecc_alu0/post_place11/out (d04xob02yn0g0)        48.12 c   540.45 r
  check_ecc_alu0/U2671/o1 (d04nan02yd0g0)                20.33 c   560.78 f
  check_ecc_alu0/place327/o1 (d04inn00ynuf5)             11.66 c   572.44 r
  check_ecc_alu0/place326/o1 (d04nan03yd0f5)             19.07 c   591.51 f
  check_ecc_alu0/post_place38/o1 (d04inn00ynuf5)         26.75 c   618.26 r
  check_ecc_alu0/U840/o1 (d04can03yn0b5)                 21.47 c   639.72 f
  check_ecc_alu0/U843/o1 (d04nan02yn0c0)                 14.77 &   654.50 r
  check_ecc_alu0/post_place148/o1 (d04inn00yn0b5)         7.70 &   662.20 f
  check_ecc_alu0/post_place147/o1 (d04nan02yn0c0)        12.97 &   675.17 r
  check_ecc_alu0/place260/o1 (d04non02yn0e5)             10.73 c   685.90 f
  check_ecc_alu0/place259/o (d04orn02yd0i0)              26.72 c   712.62 f
  check_ecc_alu0/place522/o1 (d04nan03yd0e0)             14.18 c   726.80 r
  check_ecc_alu0/post_place59/o1 (d04inn00ynuf5)          9.31 c   736.11 f
  check_ecc_alu0/post_place60/o (d04ann02yn0e3)          25.87 c   761.98 f
  check_ecc_alu0/place508/o1 (d04inn00yd0f7)             15.58 c   777.56 r
  check_ecc_alu0/place352/o (d04orn02yn0b0)              25.51 c   803.06 r
  check_ecc_alu0/place354/o1 (d04nan02yn0c0)             11.61 &   814.67 f
  check_ecc_alu0/secded_alu0_data_tmp_reg_93_/d (d04fyj03yd0b0)
                                                          0.72 &   815.39 f
  data arrival time                                                815.39

  clock clk (rise edge)                                 500.00     500.00
  clock network delay (propagated)                      336.41     836.41
  clock reconvergence pessimism                           0.00     836.41
  clock uncertainty                                     -50.00     786.41
  check_ecc_alu0/secded_alu0_data_tmp_reg_93_/clk (d04fyj03yd0b0)
                                                          0.00     786.41 r
  library setup time                                    -45.53     740.88
  data required time                                               740.88
  --------------------------------------------------------------------------
  data required time                                               740.88
  data arrival time                                               -815.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -74.50


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_30__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                      332.26     332.26
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                0.00     332.26 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                 78.37     410.62 r
  fifo2/place743/o1 (d04inn00ynub3)                      34.56 &   445.19 f
  fifo2/U1903/o (d04orn02ln0a5)                          68.24 &   513.43 f
  fifo2/U1904/o1 (d04non02yn0d0)                         34.23 c   547.65 r
  fifo2/U530/o1 (d04inn00wn0a5)                          45.76 c   593.41 f
  fifo2/U764/o (d04orn02yd0f7)                           38.84 c   632.25 f
  fifo2/place893/o1 (d04inn00yduq0)                      10.60 c   642.86 r
  fifo2/clk_gate_data_mem_reg_30__7_latch/en (d04cgc01nd0h0)
                                                         39.03 c   681.89 r
  data arrival time                                                681.89

  clock clk (rise edge)                                 500.00     500.00
  clock network delay (propagated)                      288.82     788.82
  clock reconvergence pessimism                           0.00     788.82
  clock uncertainty                                     -50.00     738.82
  fifo2/clk_gate_data_mem_reg_30__7_latch/clk (d04cgc01nd0h0)
                                                          0.00     738.82 r
  clock gating setup time                               -53.14     685.68
  data required time                                               685.68
  --------------------------------------------------------------------------
  data required time                                               685.68
  data arrival time                                               -681.89
  --------------------------------------------------------------------------
  slack (MET)                                                        3.79


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Found antenna rule mode 1, diode mode 15:
        metal ratio 1400, cut ratio 0,metal gate diffusion length based ratio -1 cut gate length based ratio -1 metal pratio 0, cut pratio 475, metal gate diffusion length based pratio -1, cut gate diffusion length based pratio -1  metal nratio 0, cut nratio 475, metal nratio 35, cut nratio -1
        layer m0: max ratio 1400 max pratio 850 max nratio 2850 layer m0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m1: max ratio 1400 max pratio 850 max nratio 2850 layer m1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m2: max ratio 1400 max pratio 850 max nratio 2850 layer m2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m3: max ratio 1400 max pratio 850 max nratio 2850 layer m3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m4: max ratio 1400 max pratio 850 max nratio 2850 layer m4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m5: max ratio 1400 max pratio 850 max nratio 2850 layer m5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m6: max ratio 1400 max pratio 850 max nratio 2850 layer m6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m7: max ratio 1400 max pratio 850 max nratio 2850 layer m7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m8: max ratio 1400 max pratio 850 max nratio 2850 layer m8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m9: max ratio 560 max pratio 850 max nratio 2850  layer m9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer tm1: max ratio 560 max pratio 850 max nratio 2850 layer tm1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer c4: max ratio 560 max pratio 850 max nratio 2850  layer c4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer v0: max ratio 0 max pratio 45 max nratio 45       layer v0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v1: max ratio 0 max pratio 180 max nratio 180     layer v1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v2: max ratio 0 max pratio 180 max nratio 180     layer v2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v3: max ratio 0 max pratio 180 max nratio 180     layer v3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v4: max ratio 0 max pratio 210 max nratio 210     layer v4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v5: max ratio 0 max pratio 275 max nratio 275     layer v5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v6: max ratio 0 max pratio 275 max nratio 275     layer v6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v7: max ratio 0 max pratio 475 max nratio 475     layer v7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v8: max ratio 0 max pratio 475 max nratio 475     layer v8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v9: max ratio 0 max pratio 35 max nratio 35       layer v9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer tv1: max ratio 0 max pratio 35 max nratio 35      layer tv1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
Cell Min-Routing-Layer = m0
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
track auto-fill added 2 tracks on m0
track auto-fill added 1 tracks on m1
track auto-fill added 0 tracks on m2
track auto-fill added 0 tracks on m3
track auto-fill added 0 tracks on m4
track auto-fill added 0 tracks on m5
track auto-fill added 1 tracks on m6
track auto-fill added 1 tracks on m7
track auto-fill added 203 tracks on m8
track auto-fill added 2 tracks on m9
track auto-fill added 2 tracks on tm1
track auto-fill added 2 tracks on c4
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer tv1:
  TV1A
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Total number of nets = 59427, of which 0 are not extracted
Total number of open nets = 573, of which 0 are frozen
soft rule shld_1 is redundant
soft rule shld_3 is redundant
[DBIn Done] Elapsed real time: 0:00:15 
[DBIn Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:10 total=0:00:11
[DBIn Done] Stage (MB): Used  225  Alloctr  229  Proc    1 
[DBIn Done] Total (MB): Used  235  Alloctr  244  Proc 5230 
[ECO: Extraction] Elapsed real time: 0:00:15 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:01 usr=0:00:10 total=0:00:11
[ECO: Extraction] Stage (MB): Used  220  Alloctr  225  Proc    1 
[ECO: Extraction] Total (MB): Used  230  Alloctr  240  Proc 5230 
Num of eco nets = 573
Num of open eco nets = 573
[ECO: Init] Elapsed real time: 0:00:16 
[ECO: Init] Elapsed cpu  time: sys=0:00:01 usr=0:00:10 total=0:00:11
[ECO: Init] Stage (MB): Used  234  Alloctr  236  Proc    1 
[ECO: Init] Total (MB): Used  244  Alloctr  251  Proc 5230 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  248  Alloctr  255  Proc 5230 
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :        true                
-default                                                :        true                
-effort                                                 :        medium              
-double_pattern_utilization_by_layer_name               :        {}                  
-exclude_blocked_gcells_from_congestion_report          :        false               
-extra_blocked_layer_utilization_reduction              :        0                   
-force_full_effort                                      :        false               
-layer_based_congestion_map                             :        true                
-macro_boundary_track_utilization                       :        100                 
-macro_boundary_width                                   :        5                   
-macro_corner_track_utilization                         :        95                  
-timing_driven                                          :        true                
-timing_driven_effort_level                             :        high                
-voltage_area_corner_track_utilization                  :        100                 

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,302.40,303.24)
Number of routing layers = 12
layer m0, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.06
layer m1, dir Ver, min width = 0.04, min space = 0.03 pitch = 0.07
layer m2, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.05
layer m3, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m4, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.06
layer m5, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m6, dir Hor, min width = 0.04, min space = 0.04 pitch = 0.08
layer m7, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.11
layer m8, dir Hor, min width = 0.13, min space = 0.13 pitch = 0.25
layer m9, dir Ver, min width = 0.54, min space = 0.54 pitch = 1.08
layer tm1, dir Hor, min width = 5.50, min space = 5.50 pitch = 16.00
layer c4, dir Ver, min width = 85.00, min space = 45.00 pitch = 130.30
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   49  Alloctr   49  Proc    0 
[End of Build Tech Data] Total (MB): Used  308  Alloctr  315  Proc 5230 
Net statistics:
Total number of nets     = 59427
Number of nets to route  = 573
Number of nets with min-layer-mode soft = 3
Number of nets with min-layer-mode soft-cost-medium = 3
304 nets are partially connected,
 of which 304 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build All Nets] Total (MB): Used  319  Alloctr  325  Proc 5230 
Average gCell capacity  4.50     on layer (1)    m0
Average gCell capacity  4.27     on layer (2)    m1
Average gCell capacity  5.32     on layer (3)    m2
Average gCell capacity  6.65     on layer (4)    m3
Average gCell capacity  5.75     on layer (5)    m4
Average gCell capacity  6.64     on layer (6)    m5
Average gCell capacity  3.75     on layer (7)    m6
Average gCell capacity  3.08     on layer (8)    m7
Average gCell capacity  0.87     on layer (9)    m8
Average gCell capacity  0.12     on layer (10)   m9
Average gCell capacity  0.00     on layer (11)   tm1
Average gCell capacity  0.00     on layer (12)   c4
Average number of tracks per gCell 6.50  on layer (1)    m0
Average number of tracks per gCell 5.70  on layer (2)    m1
Average number of tracks per gCell 7.00  on layer (3)    m2
Average number of tracks per gCell 7.13  on layer (4)    m3
Average number of tracks per gCell 6.50  on layer (5)    m4
Average number of tracks per gCell 7.13  on layer (6)    m5
Average number of tracks per gCell 4.25  on layer (7)    m6
Average number of tracks per gCell 3.33  on layer (8)    m7
Average number of tracks per gCell 1.26  on layer (9)    m8
Average number of tracks per gCell 0.24  on layer (10)   m9
Average number of tracks per gCell 0.03  on layer (11)   tm1
Average number of tracks per gCell 0.00  on layer (12)   c4
Number of gCells = 6912960
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:01 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   -1  Alloctr    9  Proc    0 
[End of Build Congestion map] Total (MB): Used  317  Alloctr  335  Proc 5230 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   58  Alloctr   70  Proc    0 
[End of Build Data] Total (MB): Used  318  Alloctr  335  Proc 5230 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  318  Alloctr  335  Proc 5230 
Information: Using 4 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  318  Alloctr  336  Proc 5230 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m0         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
m0       99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m1       99.9 0.01 0.00 0.01 0.00 0.01 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
m2       99.7 0.23 0.05 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m3       99.6 0.31 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m4       99.7 0.23 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m5       99.7 0.19 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m6       99.9 0.03 0.02 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m7       99.9 0.00 0.05 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m8       99.9 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
m9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
tm1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
c4       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    99.8 0.11 0.02 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00


Initial. Total Wire Length = 184.44
Initial. Layer m0 wire length = 3.95
Initial. Layer m1 wire length = 35.02
Initial. Layer m2 wire length = 116.95
Initial. Layer m3 wire length = 20.61
Initial. Layer m4 wire length = 2.06
Initial. Layer m5 wire length = 4.72
Initial. Layer m6 wire length = 0.49
Initial. Layer m7 wire length = 0.63
Initial. Layer m8 wire length = 0.00
Initial. Layer m9 wire length = 0.00
Initial. Layer tm1 wire length = 0.00
Initial. Layer c4 wire length = 0.00
Initial. Total Number of Contacts = 2897
Initial. Via VIA0AX count = 588
Initial. Via VIA1A count = 1930
Initial. Via VIA2A count = 181
Initial. Via VIA3C_32 count = 96
Initial. Via VIA4A count = 65
Initial. Via VIA5B count = 30
Initial. Via VIA6A44 count = 7
Initial. Via VIA7F count = 0
Initial. Via VIA8A count = 0
Initial. Via VIA9A count = 0
Initial. Via TV1A count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  318  Alloctr  336  Proc 5230 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m0         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
m0       99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m1       99.9 0.01 0.00 0.01 0.00 0.01 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
m2       99.7 0.23 0.05 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m3       99.6 0.30 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m4       99.7 0.23 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m5       99.7 0.19 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m6       99.9 0.03 0.02 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m7       99.9 0.00 0.05 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m8       99.9 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
m9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
tm1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
c4       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    99.8 0.11 0.02 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00


phase1. Total Wire Length = 186.02
phase1. Layer m0 wire length = 3.90
phase1. Layer m1 wire length = 37.92
phase1. Layer m2 wire length = 118.23
phase1. Layer m3 wire length = 19.01
phase1. Layer m4 wire length = 2.64
phase1. Layer m5 wire length = 4.02
phase1. Layer m6 wire length = 0.30
phase1. Layer m7 wire length = 0.00
phase1. Layer m8 wire length = 0.00
phase1. Layer m9 wire length = 0.00
phase1. Layer tm1 wire length = 0.00
phase1. Layer c4 wire length = 0.00
phase1. Total Number of Contacts = 2871
phase1. Via VIA0AX count = 595
phase1. Via VIA1A count = 1927
phase1. Via VIA2A count = 171
phase1. Via VIA3C_32 count = 91
phase1. Via VIA4A count = 58
phase1. Via VIA5B count = 26
phase1. Via VIA6A44 count = 3
phase1. Via VIA7F count = 0
phase1. Via VIA8A count = 0
phase1. Via VIA9A count = 0
phase1. Via TV1A count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  318  Alloctr  336  Proc 5230 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m0         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
m0       99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m1       99.9 0.01 0.00 0.01 0.00 0.01 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
m2       99.7 0.23 0.05 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m3       99.6 0.30 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m4       99.7 0.23 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m5       99.7 0.19 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m6       99.9 0.03 0.02 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m7       99.9 0.00 0.05 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m8       99.9 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
m9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
tm1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
c4       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    99.8 0.11 0.02 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00


phase2. Total Wire Length = 186.02
phase2. Layer m0 wire length = 3.90
phase2. Layer m1 wire length = 37.92
phase2. Layer m2 wire length = 118.23
phase2. Layer m3 wire length = 19.01
phase2. Layer m4 wire length = 2.64
phase2. Layer m5 wire length = 4.02
phase2. Layer m6 wire length = 0.30
phase2. Layer m7 wire length = 0.00
phase2. Layer m8 wire length = 0.00
phase2. Layer m9 wire length = 0.00
phase2. Layer tm1 wire length = 0.00
phase2. Layer c4 wire length = 0.00
phase2. Total Number of Contacts = 2871
phase2. Via VIA0AX count = 595
phase2. Via VIA1A count = 1927
phase2. Via VIA2A count = 171
phase2. Via VIA3C_32 count = 91
phase2. Via VIA4A count = 58
phase2. Via VIA5B count = 26
phase2. Via VIA6A44 count = 3
phase2. Via VIA7F count = 0
phase2. Via VIA8A count = 0
phase2. Via VIA9A count = 0
phase2. Via TV1A count = 0
phase2. completed.
Number of multi gcell level routed nets = 0
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used   59  Alloctr   70  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  318  Alloctr  336  Proc 5230 

Congestion utilization per direction:
Average vertical track utilization   =  0.03 %
Peak    vertical track utilization   = 44.44 %
Average horizontal track utilization =  0.03 %
Peak    horizontal track utilization = 31.58 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -36  Alloctr  -45  Proc    0 
[GR: Done] Total (MB): Used  312  Alloctr  318  Proc 5230 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:04 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[GR: Done] Stage (MB): Used   63  Alloctr   63  Proc    0 
[GR: Done] Total (MB): Used  312  Alloctr  318  Proc 5230 
Total number of nets = 59427, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:09 
[End of Global Routing] Elapsed cpu  time: sys=0:00:02 usr=0:00:08 total=0:00:10
[End of Global Routing] Stage (MB): Used    6  Alloctr    7  Proc    0 
[End of Global Routing] Total (MB): Used  255  Alloctr  263  Proc 5230 
[ECO: GR] Elapsed real time: 0:00:25 
[ECO: GR] Elapsed cpu  time: sys=0:00:03 usr=0:00:18 total=0:00:22
[ECO: GR] Stage (MB): Used  245  Alloctr  248  Proc    1 
[ECO: GR] Total (MB): Used  255  Alloctr  263  Proc 5230 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :        true                
-default                                                :        true                
-timing_driven                                          :        true                

Information: Using 4 threads for routing. (ZRT-444)
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.001000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        true                
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {{d04gnc01lnz00} }  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        true                
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {}                  
-save_cell_prefix                                       :        DR                  
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               


        There were 0 out of 206108 pins with no spots.


[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   24  Alloctr   21  Proc    0 
[Track Assign: Read routes] Total (MB): Used  276  Alloctr  280  Proc 5230 

Start initial assignment
Routed partition 1/20      
Routed partition 2/20      
Routed partition 3/20      
Routed partition 4/20      
Routed partition 5/20      
Routed partition 6/20      
Routed partition 7/20      
Routed partition 8/20      
Routed partition 9/20      
Routed partition 10/20     
Routed partition 11/20     
Routed partition 12/20     
Routed partition 13/20     
Routed partition 14/20     
Routed partition 15/20     
Routed partition 16/20     
Routed partition 17/20     
Routed partition 18/20     
Routed partition 19/20     
Routed partition 20/20     

Number of wires with overlap after iteration 0 = 3054 of 6081


[Track Assign: Iteration 0] Elapsed real time: 0:00:31 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:30 total=0:00:30
[Track Assign: Iteration 0] Stage (MB): Used   29  Alloctr   25  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  280  Alloctr  284  Proc 5230 

Reroute to fix overlaps
Routed partition 1/20      
Routed partition 2/20      
Routed partition 3/20      
Routed partition 4/20      
Routed partition 5/20      
Routed partition 6/20      
Routed partition 7/20      
Routed partition 8/20      
Routed partition 9/20      
Routed partition 10/20     
Routed partition 11/20     
Routed partition 12/20     
Routed partition 13/20     
Routed partition 14/20     
Routed partition 15/20     
Routed partition 16/20     
Routed partition 17/20     
Routed partition 18/20     
Routed partition 19/20     
Routed partition 20/20     

[Track Assign: Iteration 1] Elapsed real time: 0:01:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:01:00 total=0:01:00
[Track Assign: Iteration 1] Stage (MB): Used   29  Alloctr   25  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  280  Alloctr  284  Proc 5230 

Number of wires with overlap after iteration 1 = 697 of 1791


Wire length and via report:
---------------------------
Number of m0 wires: 57           VCNAX: 0
Number of m1 wires: 753                  VIA0AX: 335
Number of m2 wires: 771                  VIA1A: 3164
Number of m3 wires: 104                  VIA2A: 223
Number of m4 wires: 46           VIA3C_32: 97
Number of m5 wires: 36           VIA4A: 58
Number of m6 wires: 22           VIA5B: 26
Number of m7 wires: 2            VIA6A44: 5
Number of m8 wires: 0            VIA7F: 0
Number of m9 wires: 0            VIA8A: 0
Number of tm1 wires: 0           VIA9A: 0
Number of c4 wires: 0            TV1A: 0
Total number of wires: 1791              vias: 3908

Total m0 wire length: 8.2
Total m1 wire length: 69.1
Total m2 wire length: 198.2
Total m3 wire length: 25.7
Total m4 wire length: 4.6
Total m5 wire length: 5.7
Total m6 wire length: 0.6
Total m7 wire length: 0.4
Total m8 wire length: 0.0
Total m9 wire length: 0.0
Total tm1 wire length: 0.0
Total c4 wire length: 0.0
Total wire length: 312.4

Longest m0 wire length: 1.6
Longest m1 wire length: 1.1
Longest m2 wire length: 1.8
Longest m3 wire length: 1.1
Longest m4 wire length: 0.8
Longest m5 wire length: 0.4
Longest m6 wire length: 0.3
Longest m7 wire length: 0.4
Longest m8 wire length: 0.0
Longest m9 wire length: 0.0
Longest tm1 wire length: 0.0
Longest c4 wire length: 0.0

Total number of nets = 59427, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

[Track Assign: Done] Elapsed real time: 0:01:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:01 total=0:01:01
[Track Assign: Done] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Track Assign: Done] Total (MB): Used  265  Alloctr  272  Proc 5230 
[ECO: CDR] Elapsed real time: 0:01:28 
[ECO: CDR] Elapsed cpu  time: sys=0:00:03 usr=0:01:20 total=0:01:23
[ECO: CDR] Stage (MB): Used  255  Alloctr  257  Proc    1 
[ECO: CDR] Total (MB): Used  265  Alloctr  272  Proc 5230 
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.001000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        true                
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {{d04gnc01lnz00} }  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        true                
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {}                  
-save_cell_prefix                                       :        DR                  
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 15
      Metal lay (m0)0; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v0)1; maxRatio 2147483647.000 maxPRatio 45.000 maxNRatio 45.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m1)1; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v1)2; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m2)2; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v2)3; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m3)3; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v3)4; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m4)4; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v4)5; maxRatio 2147483647.000 maxPRatio 210.000 maxNRatio 210.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m5)5; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v5)6; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m6)6; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v6)7; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m7)7; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v7)8; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m8)8; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v8)9; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m9)9; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v9)10; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (tm1)10; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (tv1)11; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (c4)11; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin ECO DRC check ...

Checked 1/361 Partitions, Violations =  0
Checked 14/361 Partitions, Violations = 0
Checked 28/361 Partitions, Violations = 0
Checked 42/361 Partitions, Violations = 0
Checked 56/361 Partitions, Violations = 0
Checked 70/361 Partitions, Violations = 0
Checked 84/361 Partitions, Violations = 0
Checked 98/361 Partitions, Violations = 0
Checked 112/361 Partitions, Violations =        887
Checked 126/361 Partitions, Violations =        1783
Checked 140/361 Partitions, Violations =        2095
Checked 154/361 Partitions, Violations =        2266
Checked 168/361 Partitions, Violations =        2796
Checked 182/361 Partitions, Violations =        2892
Checked 196/361 Partitions, Violations =        2900
Checked 210/361 Partitions, Violations =        3438
Checked 224/361 Partitions, Violations =        3454
Checked 238/361 Partitions, Violations =        3532
Checked 252/361 Partitions, Violations =        3676
Checked 266/361 Partitions, Violations =        4339
Checked 280/361 Partitions, Violations =        4384
Checked 294/361 Partitions, Violations =        4384
Checked 308/361 Partitions, Violations =        4384
Checked 322/361 Partitions, Violations =        4384
Checked 336/361 Partitions, Violations =        4384
Checked 350/361 Partitions, Violations =        4675

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5022

[DRC CHECK] Elapsed real time: 0:00:06 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  280  Alloctr  287  Proc 5230 

Total Wire Length =                    559931 micron
Total Number of Contacts =             520018
Total Number of Wires =                397360
Total Number of PtConns =              7384
Total Number of Routed Wires =       397360
Total Routed Wire Length =           559566 micron
Total Number of Routed Contacts =       520018
        Layer          m0 :       5183 micron
        Layer          m1 :      18174 micron
        Layer          m2 :     132729 micron
        Layer          m3 :     156365 micron
        Layer          m4 :      90410 micron
        Layer          m5 :      37589 micron
        Layer          m6 :      50174 micron
        Layer          m7 :      56598 micron
        Layer          m8 :      12709 micron
        Layer          m9 :          0 micron
        Layer         tm1 :          0 micron
        Layer          c4 :          0 micron
        Via         VIA7F :        206
        Via      VIA7F_DA :        227
        Via      VIA7F_DC :       1705
        Via       VIA6A44 :        303
        Via    VIA6A44_DA :        122
        Via    VIA6A44_DB :        321
        Via    VIA6A44_DC :      26388
        Via         VIA5B :         27
        Via      VIA5B_DA :        205
        Via      VIA5B_DB :          5
        Via      VIA5B_DC :      24054
        Via   VIA5B_44_DA :          1
        Via   VIA5B_44_DC :        103
        Via         VIA4A :         58
        Via      VIA4A_32 :          5
        Via   VIA4A_32_DA :        147
        Via   VIA4A_32_DB :         11
        Via   VIA4A_32_DC :      30262
        Via      VIA4C_DC :        486
        Via      VIA3C_32 :        112
        Via      VIA3C_DB :          1
        Via      VIA3C_DC :        948
        Via   VIA3C_32_DC :      53991
        Via         VIA2A :        298
        Via      VIA2A_DB :       1583
        Via      VIA2A_DC :     156164
        Via      VIA2C_DA :          1
        Via      VIA2C_DB :         94
        Via      VIA2C_DC :       3598
        Via         VIA1A :       3288
        Via      VIA1F_PG :        198
        Via      VIA1A_DA :       6214
        Via      VIA1A_DB :       1554
        Via      VIA1A_DC :     182963
        Via        VIA0AX :      17604
        Via        VIA0CX :       1084
        Via         VIA0A :       5666
        Via         VIA0B :         21

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 94.45% (491148 / 520018 vias)
 
    Layer v0         =  0.00% (0      / 24375   vias)
        Un-optimized = 100.00% (24375   vias)
    Layer v1         = 98.21% (190731 / 194217  vias)
        Weight 30    = 94.21% (182963  vias)
        Weight 10    =  4.00% (7768    vias)
        Un-optimized =  1.79% (3486    vias)
    Layer v2         = 99.82% (161440 / 161738  vias)
        Weight 30    = 98.78% (159762  vias)
        Weight 10    =  1.04% (1678    vias)
        Un-optimized =  0.18% (298     vias)
    Layer v3         = 99.80% (54940  / 55052   vias)
        Weight 30    = 99.79% (54939   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.20% (112     vias)
    Layer v4         = 99.80% (30906  / 30969   vias)
        Weight 30    = 99.29% (30748   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.20% (63      vias)
    Layer v5         = 99.89% (24368  / 24395   vias)
        Weight 30    = 99.02% (24157   vias)
        Weight 10    =  0.86% (211     vias)
        Un-optimized =  0.11% (27      vias)
    Layer v6         = 98.88% (26831  / 27134   vias)
        Weight 30    = 97.25% (26388   vias)
        Weight 10    =  1.63% (443     vias)
        Un-optimized =  1.12% (303     vias)
    Layer v7         = 90.36% (1932   / 2138    vias)
        Weight 30    = 79.75% (1705    vias)
        Weight 10    = 10.62% (227     vias)
        Un-optimized =  9.64% (206     vias)
 
  Total double via conversion rate    =  0.00% (0 / 520018 vias)
 
    Layer v0         =  0.00% (0      / 24375   vias)
    Layer v1         =  0.00% (0      / 194217  vias)
    Layer v2         =  0.00% (0      / 161738  vias)
    Layer v3         =  0.00% (0      / 55052   vias)
    Layer v4         =  0.00% (0      / 30969   vias)
    Layer v5         =  0.00% (0      / 24395   vias)
    Layer v6         =  0.00% (0      / 27134   vias)
    Layer v7         =  0.00% (0      / 2138    vias)
 
  The optimized via conversion rate based on total routed via count = 94.45% (491148 / 520018 vias)
 
    Layer v0         =  0.00% (0      / 24375   vias)
        Un-optimized = 100.00% (24375   vias)
    Layer v1         = 98.21% (190731 / 194217  vias)
        Weight 30    = 94.21% (182963  vias)
        Weight 10    =  4.00% (7768    vias)
        Un-optimized =  1.79% (3486    vias)
    Layer v2         = 99.82% (161440 / 161738  vias)
        Weight 30    = 98.78% (159762  vias)
        Weight 10    =  1.04% (1678    vias)
        Un-optimized =  0.18% (298     vias)
    Layer v3         = 99.80% (54940  / 55052   vias)
        Weight 30    = 99.79% (54939   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.20% (112     vias)
    Layer v4         = 99.80% (30906  / 30969   vias)
        Weight 30    = 99.29% (30748   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.20% (63      vias)
    Layer v5         = 99.89% (24368  / 24395   vias)
        Weight 30    = 99.02% (24157   vias)
        Weight 10    =  0.86% (211     vias)
        Un-optimized =  0.11% (27      vias)
    Layer v6         = 98.88% (26831  / 27134   vias)
        Weight 30    = 97.25% (26388   vias)
        Weight 10    =  1.63% (443     vias)
        Un-optimized =  1.12% (303     vias)
    Layer v7         = 90.36% (1932   / 2138    vias)
        Weight 30    = 79.75% (1705    vias)
        Weight 10    = 10.62% (227     vias)
        Un-optimized =  9.64% (206     vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  281  Alloctr  288  Proc 5230 
Warning: Limited std master d04bgn01lnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01nnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01wnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01ynz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
Warning: MV-aware diode insertion is not enabled because vdd or vss type diodes are not defined. (MV-546a)
[INIT LEGALITY CHECKER] Elapsed real time: 0:00:12 
[INIT LEGALITY CHECKER] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[INIT LEGALITY CHECKER] Stage (MB): Used    0  Alloctr    0  Proc    0 
[INIT LEGALITY CHECKER] Total (MB): Used  280  Alloctr  287  Proc 5230 
Antenna diodes, if needed, will be: 
        d04gnc01lnz00 
Total number of nets = 59427, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 4 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 15
      Metal lay (m0)0; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v0)1; maxRatio 2147483647.000 maxPRatio 45.000 maxNRatio 45.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m1)1; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v1)2; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m2)2; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v2)3; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m3)3; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v3)4; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m4)4; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v4)5; maxRatio 2147483647.000 maxPRatio 210.000 maxNRatio 210.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m5)5; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v5)6; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m6)6; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v6)7; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m7)7; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v7)8; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m8)8; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v8)9; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m9)9; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v9)10; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (tm1)10; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (tv1)11; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (c4)11; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: non-uniform partition
Routed  1/1082 Partitions, Violations = 4570
Routed  5/1082 Partitions, Violations = 4439
Routed  10/1082 Partitions, Violations =        4310
Routed  15/1082 Partitions, Violations =        4186
Routed  20/1082 Partitions, Violations =        3724
Routed  25/1082 Partitions, Violations =        3675
Routed  30/1082 Partitions, Violations =        3631
Routed  35/1082 Partitions, Violations =        3232
Routed  40/1082 Partitions, Violations =        3159
Routed  45/1082 Partitions, Violations =        2887
Routed  50/1082 Partitions, Violations =        2845
Routed  55/1082 Partitions, Violations =        2722
Routed  60/1082 Partitions, Violations =        2682
Routed  65/1082 Partitions, Violations =        2632
Routed  70/1082 Partitions, Violations =        2547
Routed  75/1082 Partitions, Violations =        2510
Routed  80/1082 Partitions, Violations =        2474
Routed  85/1082 Partitions, Violations =        2428
Routed  90/1082 Partitions, Violations =        2383
Routed  95/1082 Partitions, Violations =        2338
Routed  100/1082 Partitions, Violations =       2325
Routed  105/1082 Partitions, Violations =       2292
Routed  110/1082 Partitions, Violations =       2267
Routed  115/1082 Partitions, Violations =       2245
Routed  120/1082 Partitions, Violations =       2228
Routed  125/1082 Partitions, Violations =       2204
Routed  130/1082 Partitions, Violations =       2193
Routed  135/1082 Partitions, Violations =       2158
Routed  140/1082 Partitions, Violations =       2114
Routed  145/1082 Partitions, Violations =       2074
Routed  150/1082 Partitions, Violations =       2051
Routed  155/1082 Partitions, Violations =       2022
Routed  160/1082 Partitions, Violations =       2007
Routed  165/1082 Partitions, Violations =       1990
Routed  170/1082 Partitions, Violations =       1971
Routed  175/1082 Partitions, Violations =       1937
Routed  180/1082 Partitions, Violations =       1896
Routed  185/1082 Partitions, Violations =       1869
Routed  190/1082 Partitions, Violations =       1859
Routed  195/1082 Partitions, Violations =       1831
Routed  200/1082 Partitions, Violations =       1815
Routed  205/1082 Partitions, Violations =       1795
Routed  210/1082 Partitions, Violations =       1770
Routed  215/1082 Partitions, Violations =       1749
Routed  220/1082 Partitions, Violations =       1741
Routed  225/1082 Partitions, Violations =       1715
Routed  230/1082 Partitions, Violations =       1688
Routed  235/1082 Partitions, Violations =       1679
Routed  240/1082 Partitions, Violations =       1652
Routed  245/1082 Partitions, Violations =       1637
Routed  250/1082 Partitions, Violations =       1619
Routed  255/1082 Partitions, Violations =       1595
Routed  260/1082 Partitions, Violations =       1574
Routed  265/1082 Partitions, Violations =       1544
Routed  270/1082 Partitions, Violations =       1527
Routed  275/1082 Partitions, Violations =       1510
Routed  280/1082 Partitions, Violations =       1503
Routed  285/1082 Partitions, Violations =       1482
Routed  290/1082 Partitions, Violations =       1472
Routed  295/1082 Partitions, Violations =       1458
Routed  300/1082 Partitions, Violations =       1435
Routed  305/1082 Partitions, Violations =       1378
Routed  310/1082 Partitions, Violations =       1370
Routed  315/1082 Partitions, Violations =       1351
Routed  320/1082 Partitions, Violations =       1338
Routed  325/1082 Partitions, Violations =       1327
Routed  330/1082 Partitions, Violations =       1320
Routed  335/1082 Partitions, Violations =       1309
Routed  340/1082 Partitions, Violations =       1306
Routed  345/1082 Partitions, Violations =       1300
Routed  350/1082 Partitions, Violations =       1282
Routed  355/1082 Partitions, Violations =       1272
Routed  360/1082 Partitions, Violations =       1263
Routed  365/1082 Partitions, Violations =       1245
Routed  370/1082 Partitions, Violations =       1232
Routed  375/1082 Partitions, Violations =       1225
Routed  380/1082 Partitions, Violations =       1219
Routed  385/1082 Partitions, Violations =       1209
Routed  390/1082 Partitions, Violations =       1195
Routed  395/1082 Partitions, Violations =       1191
Routed  400/1082 Partitions, Violations =       1186
Routed  405/1082 Partitions, Violations =       1176
Routed  410/1082 Partitions, Violations =       1165
Routed  415/1082 Partitions, Violations =       1160
Routed  420/1082 Partitions, Violations =       1155
Routed  425/1082 Partitions, Violations =       1145
Routed  430/1082 Partitions, Violations =       1143
Routed  435/1082 Partitions, Violations =       1133
Routed  440/1082 Partitions, Violations =       1126
Routed  445/1082 Partitions, Violations =       1115
Routed  450/1082 Partitions, Violations =       1106
Routed  455/1082 Partitions, Violations =       1100
Routed  460/1082 Partitions, Violations =       1089
Routed  465/1082 Partitions, Violations =       1080
Routed  470/1082 Partitions, Violations =       1072
Routed  475/1082 Partitions, Violations =       1059
Routed  480/1082 Partitions, Violations =       1044
Routed  485/1082 Partitions, Violations =       1039
Routed  490/1082 Partitions, Violations =       1032
Routed  495/1082 Partitions, Violations =       1024
Routed  500/1082 Partitions, Violations =       1018
Routed  505/1082 Partitions, Violations =       1012
Routed  510/1082 Partitions, Violations =       1007
Routed  515/1082 Partitions, Violations =       1001
Routed  520/1082 Partitions, Violations =       992
Routed  525/1082 Partitions, Violations =       984
Routed  530/1082 Partitions, Violations =       981
Routed  535/1082 Partitions, Violations =       976
Routed  540/1082 Partitions, Violations =       965
Routed  545/1082 Partitions, Violations =       967
Routed  550/1082 Partitions, Violations =       964
Routed  555/1082 Partitions, Violations =       957
Routed  560/1082 Partitions, Violations =       951
Routed  565/1082 Partitions, Violations =       942
Routed  570/1082 Partitions, Violations =       933
Routed  575/1082 Partitions, Violations =       928
Routed  580/1082 Partitions, Violations =       922
Routed  585/1082 Partitions, Violations =       910
Routed  590/1082 Partitions, Violations =       906
Routed  595/1082 Partitions, Violations =       897
Routed  600/1082 Partitions, Violations =       892
Routed  605/1082 Partitions, Violations =       885
Routed  610/1082 Partitions, Violations =       879
Routed  615/1082 Partitions, Violations =       869
Routed  620/1082 Partitions, Violations =       864
Routed  625/1082 Partitions, Violations =       863
Routed  630/1082 Partitions, Violations =       857
Routed  635/1082 Partitions, Violations =       847
Routed  640/1082 Partitions, Violations =       842
Routed  645/1082 Partitions, Violations =       829
Routed  650/1082 Partitions, Violations =       821
Routed  655/1082 Partitions, Violations =       809
Routed  660/1082 Partitions, Violations =       802
Routed  665/1082 Partitions, Violations =       794
Routed  670/1082 Partitions, Violations =       787
Routed  675/1082 Partitions, Violations =       781
Routed  680/1082 Partitions, Violations =       774
Routed  685/1082 Partitions, Violations =       769
Routed  690/1082 Partitions, Violations =       761
Routed  695/1082 Partitions, Violations =       754
Routed  700/1082 Partitions, Violations =       750
Routed  705/1082 Partitions, Violations =       741
Routed  710/1082 Partitions, Violations =       731
Routed  715/1082 Partitions, Violations =       723
Routed  720/1082 Partitions, Violations =       717
Routed  725/1082 Partitions, Violations =       709
Routed  730/1082 Partitions, Violations =       705
Routed  735/1082 Partitions, Violations =       700
Routed  740/1082 Partitions, Violations =       693
Routed  745/1082 Partitions, Violations =       684
Routed  750/1082 Partitions, Violations =       673
Routed  755/1082 Partitions, Violations =       662
Routed  760/1082 Partitions, Violations =       657
Routed  765/1082 Partitions, Violations =       637
Routed  770/1082 Partitions, Violations =       633
Routed  775/1082 Partitions, Violations =       628
Routed  780/1082 Partitions, Violations =       623
Routed  785/1082 Partitions, Violations =       617
Routed  790/1082 Partitions, Violations =       607
Routed  795/1082 Partitions, Violations =       600
Routed  800/1082 Partitions, Violations =       594
Routed  805/1082 Partitions, Violations =       590
Routed  810/1082 Partitions, Violations =       583
Routed  815/1082 Partitions, Violations =       573
Routed  820/1082 Partitions, Violations =       565
Routed  825/1082 Partitions, Violations =       558
Routed  830/1082 Partitions, Violations =       548
Routed  835/1082 Partitions, Violations =       542
Routed  840/1082 Partitions, Violations =       539
Routed  845/1082 Partitions, Violations =       528
Routed  850/1082 Partitions, Violations =       514
Routed  855/1082 Partitions, Violations =       509
Routed  860/1082 Partitions, Violations =       499
Routed  865/1082 Partitions, Violations =       493
Routed  870/1082 Partitions, Violations =       486
Routed  875/1082 Partitions, Violations =       479
Routed  880/1082 Partitions, Violations =       471
Routed  885/1082 Partitions, Violations =       467
Routed  890/1082 Partitions, Violations =       463
Routed  895/1082 Partitions, Violations =       454
Routed  900/1082 Partitions, Violations =       448
Routed  905/1082 Partitions, Violations =       438
Routed  910/1082 Partitions, Violations =       425
Routed  915/1082 Partitions, Violations =       421
Routed  920/1082 Partitions, Violations =       408
Routed  925/1082 Partitions, Violations =       403
Routed  930/1082 Partitions, Violations =       393
Routed  935/1082 Partitions, Violations =       384
Routed  940/1082 Partitions, Violations =       379
Routed  945/1082 Partitions, Violations =       374
Routed  950/1082 Partitions, Violations =       367
Routed  955/1082 Partitions, Violations =       358
Routed  960/1082 Partitions, Violations =       353
Routed  965/1082 Partitions, Violations =       341
Routed  970/1082 Partitions, Violations =       331
Routed  975/1082 Partitions, Violations =       324
Routed  980/1082 Partitions, Violations =       316
Routed  985/1082 Partitions, Violations =       310
Routed  990/1082 Partitions, Violations =       303
Routed  995/1082 Partitions, Violations =       287
Routed  1000/1082 Partitions, Violations =      283
Routed  1005/1082 Partitions, Violations =      271
Routed  1010/1082 Partitions, Violations =      264
Routed  1015/1082 Partitions, Violations =      257
Routed  1020/1082 Partitions, Violations =      249
Routed  1025/1082 Partitions, Violations =      243
Routed  1030/1082 Partitions, Violations =      237
Routed  1035/1082 Partitions, Violations =      229
Routed  1040/1082 Partitions, Violations =      218
Routed  1045/1082 Partitions, Violations =      216
Routed  1050/1082 Partitions, Violations =      213
Routed  1055/1082 Partitions, Violations =      210
Routed  1060/1082 Partitions, Violations =      208
Routed  1065/1082 Partitions, Violations =      208
Routed  1070/1082 Partitions, Violations =      207
Routed  1075/1082 Partitions, Violations =      206
Routed  1080/1082 Partitions, Violations =      203

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      201
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net spacing : 16
        Diff net via-cut spacing : 25
        Same net via-cut spacing : 3
        Enclosed via spacing : 9
        Short : 82
        Illegal MSR : 6
        Multiple pin connections : 58
        Internal-only types : 2

[Iter 0] Elapsed real time: 0:00:22 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:36 total=0:00:36
[Iter 0] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 0] Total (MB): Used  281  Alloctr  288  Proc 5230 

End DR iteration 0 with 1082 parts

Start DR iteration 1: non-uniform partition
Routed  1/68 Partitions, Violations =   136
Routed  2/68 Partitions, Violations =   127
Routed  3/68 Partitions, Violations =   127
Routed  4/68 Partitions, Violations =   127
Routed  5/68 Partitions, Violations =   114
Routed  6/68 Partitions, Violations =   111
Routed  7/68 Partitions, Violations =   111
Routed  8/68 Partitions, Violations =   108
Routed  9/68 Partitions, Violations =   105
Routed  10/68 Partitions, Violations =  96
Routed  11/68 Partitions, Violations =  96
Routed  12/68 Partitions, Violations =  96
Routed  13/68 Partitions, Violations =  89
Routed  14/68 Partitions, Violations =  87
Routed  15/68 Partitions, Violations =  87
Routed  16/68 Partitions, Violations =  87
Routed  17/68 Partitions, Violations =  87
Routed  18/68 Partitions, Violations =  78
Routed  19/68 Partitions, Violations =  78
Routed  20/68 Partitions, Violations =  78
Routed  21/68 Partitions, Violations =  74
Routed  22/68 Partitions, Violations =  72
Routed  23/68 Partitions, Violations =  72
Routed  24/68 Partitions, Violations =  72
Routed  25/68 Partitions, Violations =  72
Routed  26/68 Partitions, Violations =  67
Routed  27/68 Partitions, Violations =  67
Routed  28/68 Partitions, Violations =  67
Routed  29/68 Partitions, Violations =  66
Routed  30/68 Partitions, Violations =  65
Routed  31/68 Partitions, Violations =  62
Routed  32/68 Partitions, Violations =  62
Routed  33/68 Partitions, Violations =  60
Routed  34/68 Partitions, Violations =  60
Routed  35/68 Partitions, Violations =  60
Routed  36/68 Partitions, Violations =  60
Routed  37/68 Partitions, Violations =  55
Routed  38/68 Partitions, Violations =  55
Routed  39/68 Partitions, Violations =  55
Routed  40/68 Partitions, Violations =  51
Routed  41/68 Partitions, Violations =  51
Routed  42/68 Partitions, Violations =  49
Routed  43/68 Partitions, Violations =  49
Routed  44/68 Partitions, Violations =  43
Routed  45/68 Partitions, Violations =  45
Routed  46/68 Partitions, Violations =  47
Routed  47/68 Partitions, Violations =  47
Routed  48/68 Partitions, Violations =  40
Routed  49/68 Partitions, Violations =  40
Routed  50/68 Partitions, Violations =  38
Routed  51/68 Partitions, Violations =  37
Routed  52/68 Partitions, Violations =  35
Routed  53/68 Partitions, Violations =  33
Routed  54/68 Partitions, Violations =  33
Routed  55/68 Partitions, Violations =  28
Routed  56/68 Partitions, Violations =  28
Routed  57/68 Partitions, Violations =  28
Routed  58/68 Partitions, Violations =  26
Routed  59/68 Partitions, Violations =  20
Routed  60/68 Partitions, Violations =  20
Routed  61/68 Partitions, Violations =  17
Routed  62/68 Partitions, Violations =  17
Routed  63/68 Partitions, Violations =  14
Routed  64/68 Partitions, Violations =  14
Routed  65/68 Partitions, Violations =  14
Routed  66/68 Partitions, Violations =  14
Routed  67/68 Partitions, Violations =  12
Routed  68/68 Partitions, Violations =  10

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      10
        @@@@ Total number of instance ports with antenna violations =   0

        Multiple pin connections : 6
        Internal-only types : 4

[Iter 1] Elapsed real time: 0:00:23 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:37 total=0:00:38
[Iter 1] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 1] Total (MB): Used  281  Alloctr  288  Proc 5230 

End DR iteration 1 with 68 parts

Start DR iteration 2: non-uniform partition
Routed  1/7 Partitions, Violations =    3
Routed  2/7 Partitions, Violations =    3
Routed  3/7 Partitions, Violations =    3
Routed  4/7 Partitions, Violations =    1
Routed  5/7 Partitions, Violations =    1
Routed  6/7 Partitions, Violations =    1
Routed  7/7 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 2] Elapsed real time: 0:00:23 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:37 total=0:00:38
[Iter 2] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 2] Total (MB): Used  281  Alloctr  288  Proc 5230 

End DR iteration 2 with 7 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = d04tih00wnz00!U242_net
Net 2 = d04tih00wnz00!U243_net
Net 3 = d04tih00wnz00!U244_net
Net 4 = d04tih00wnz00!U245_net
Net 5 = d04tih00wnz00!U246_net
Net 6 = d04tih00wnz00!U247_net
Net 7 = d04tih00wnz00!U248_net
Net 8 = d04tih00wnz00!U249_net
Net 9 = d04tih00wnz00!U250_net
Net 10 = d04tih00wnz00!U251_net
Net 11 = d04tih00wnz00!U252_net
Net 12 = d04tih00wnz00!U253_net
Net 13 = d04tih00wnz00!U254_net
Net 14 = d04tih00wnz00!U255_net
Net 15 = d04tih00wnz00!U256_net
Net 16 = d04tih00wnz00!U257_net
Net 17 = d04tih00wnz00!U258_net
Net 18 = d04tih00wnz00!U259_net
Net 19 = d04tih00wnz00!U260_net
Net 20 = d04tih00wnz00!U261_net
Net 21 = d04tih00wnz00!U262_net
Net 22 = d04tih00wnz00!U263_net
Net 23 = d04tih00wnz00!U264_net
Net 24 = d04tih00wnz00!U265_net
Net 25 = d04tih00wnz00!U266_net
Net 26 = d04tih00wnz00!U267_net
Net 27 = d04tih00wnz00!U268_net
Net 28 = d04tih00wnz00!U202_net
Net 29 = d04tih00wnz00!U203_net
Net 30 = d04tih00wnz00!U204_net
Net 31 = d04tih00wnz00!U205_net
Net 32 = d04tih00wnz00!U206_net
Net 33 = d04tih00wnz00!U207_net
Net 34 = d04tih00wnz00!U208_net
Net 35 = d04tih00wnz00!U209_net
Net 36 = d04tih00wnz00!U210_net
Net 37 = d04tih00wnz00!U211_net
Net 38 = d04tih00wnz00!U212_net
Net 39 = d04tih00wnz00!U213_net
Net 40 = d04tih00wnz00!U214_net
Net 41 = d04tih00wnz00!U215_net
Net 42 = d04tih00wnz00!U216_net
Net 43 = d04tih00wnz00!U217_net
Net 44 = d04tih00wnz00!U218_net
Net 45 = d04tih00wnz00!U219_net
Net 46 = d04tih00wnz00!U220_net
Net 47 = d04tih00wnz00!U221_net
Net 48 = d04tih00wnz00!U222_net
Net 49 = d04tih00wnz00!U223_net
Net 50 = d04tih00wnz00!U224_net
Net 51 = d04tih00wnz00!U225_net
Net 52 = d04tih00wnz00!U226_net
Net 53 = d04tih00wnz00!U227_net
Net 54 = d04tih00wnz00!U228_net
Net 55 = d04tih00wnz00!U229_net
Net 56 = d04tih00wnz00!U230_net
Net 57 = d04tih00wnz00!U231_net
Net 58 = d04tih00wnz00!U232_net
Net 59 = d04tih00wnz00!U233_net
Net 60 = d04tih00wnz00!U234_net
Net 61 = d04tih00wnz00!U235_net
Net 62 = d04tih00wnz00!U236_net
Net 63 = d04tih00wnz00!U237_net
Net 64 = d04tih00wnz00!U238_net
Net 65 = d04tih00wnz00!U239_net
Net 66 = d04tih00wnz00!U240_net
Net 67 = d04tih00wnz00!U241_net
Net 68 = d04tih00wnz00!U162_net
Net 69 = d04tih00wnz00!U163_net
Net 70 = d04tih00wnz00!U164_net
Net 71 = d04tih00wnz00!U165_net
Net 72 = d04tih00wnz00!U166_net
Net 73 = d04tih00wnz00!U167_net
Net 74 = d04tih00wnz00!U168_net
Net 75 = d04tih00wnz00!U169_net
Net 76 = d04tih00wnz00!U170_net
Net 77 = d04tih00wnz00!U171_net
Net 78 = d04tih00wnz00!U172_net
Net 79 = d04tih00wnz00!U173_net
Net 80 = d04tih00wnz00!U174_net
Net 81 = d04tih00wnz00!U175_net
Net 82 = d04tih00wnz00!U176_net
Net 83 = d04tih00wnz00!U177_net
Net 84 = d04tih00wnz00!U178_net
Net 85 = d04tih00wnz00!U179_net
Net 86 = d04tih00wnz00!U180_net
Net 87 = d04tih00wnz00!U181_net
Net 88 = d04tih00wnz00!U182_net
Net 89 = d04tih00wnz00!U183_net
Net 90 = d04tih00wnz00!U184_net
Net 91 = d04tih00wnz00!U185_net
Net 92 = d04tih00wnz00!U186_net
Net 93 = d04tih00wnz00!U187_net
Net 94 = d04tih00wnz00!U188_net
Net 95 = d04tih00wnz00!U189_net
Net 96 = d04tih00wnz00!U190_net
Net 97 = d04tih00wnz00!U191_net
Net 98 = d04tih00wnz00!U192_net
Net 99 = d04tih00wnz00!U193_net
Net 100 = d04tih00wnz00!U194_net
.... and 547 other nets
Total number of changed nets = 647 (out of 59427)

[DR: Done] Elapsed real time: 0:00:25 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:38 total=0:00:39
[DR: Done] Stage (MB): Used    5  Alloctr    4  Proc    0 
[DR: Done] Total (MB): Used  270  Alloctr  277  Proc 5230 
[ECO: DR] Elapsed real time: 0:01:53 
[ECO: DR] Elapsed cpu  time: sys=0:00:04 usr=0:01:58 total=0:02:02
[ECO: DR] Stage (MB): Used  260  Alloctr  262  Proc    1 
[ECO: DR] Total (MB): Used  270  Alloctr  277  Proc 5230 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    559866 micron
Total Number of Contacts =             519162
Total Number of Wires =                397023
Total Number of PtConns =              7421
Total Number of Routed Wires =       397023
Total Routed Wire Length =           559500 micron
Total Number of Routed Contacts =       519162
        Layer          m0 :       5186 micron
        Layer          m1 :      18137 micron
        Layer          m2 :     132680 micron
        Layer          m3 :     156381 micron
        Layer          m4 :      90416 micron
        Layer          m5 :      37586 micron
        Layer          m6 :      50174 micron
        Layer          m7 :      56598 micron
        Layer          m8 :      12709 micron
        Layer          m9 :          0 micron
        Layer         tm1 :          0 micron
        Layer          c4 :          0 micron
        Via         VIA7F :        206
        Via      VIA7F_DA :        227
        Via      VIA7F_DC :       1705
        Via       VIA6A44 :        302
        Via    VIA6A44_DA :        122
        Via    VIA6A44_DB :        321
        Via    VIA6A44_DC :      26387
        Via         VIA5B :         42
        Via      VIA5B_DA :        204
        Via      VIA5B_DB :          5
        Via      VIA5B_DC :      24033
        Via   VIA5B_44_DA :          1
        Via   VIA5B_44_DC :        103
        Via      VIA4A_32 :         68
        Via   VIA4A_32_DA :        147
        Via   VIA4A_32_DB :         11
        Via   VIA4A_32_DC :      30239
        Via      VIA4C_DC :        486
        Via         VIA3S :          2
        Via         VIA3O :          3
        Via         VIA3C :          1
        Via      VIA3C_32 :        137
        Via      VIA3C_DB :          1
        Via      VIA3C_DC :        947
        Via   VIA3C_32_DC :      53964
        Via         VIA2A :        398
        Via         VIA2O :         17
        Via         VIA2C :          2
        Via      VIA2A_DB :       1581
        Via      VIA2A_DC :     156079
        Via      VIA2C_DA :          1
        Via      VIA2C_DB :         94
        Via      VIA2C_DC :       3594
        Via         VIA1A :       1222
        Via         VIA1F :       1799
        Via      VIA1F_PG :          1
        Via      VIA1A_DA :       6200
        Via      VIA1A_DB :       1551
        Via      VIA1A_DC :     182818
        Via        VIA0AX :      17361
        Via        VIA0CX :       1088
        Via         VIA0A :       5671
        Via         VIA0B :         21

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 94.54% (490821 / 519162 vias)
 
    Layer v0         =  0.00% (0      / 24141   vias)
        Un-optimized = 100.00% (24141   vias)
    Layer v1         = 98.44% (190569 / 193591  vias)
        Weight 30    = 94.44% (182818  vias)
        Weight 10    =  4.00% (7751    vias)
        Un-optimized =  1.56% (3022    vias)
    Layer v2         = 99.74% (161349 / 161766  vias)
        Weight 30    = 98.71% (159673  vias)
        Weight 10    =  1.04% (1676    vias)
        Un-optimized =  0.26% (417     vias)
    Layer v3         = 99.74% (54912  / 55055   vias)
        Weight 30    = 99.74% (54911   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.26% (143     vias)
    Layer v4         = 99.78% (30883  / 30951   vias)
        Weight 30    = 99.27% (30725   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.22% (68      vias)
    Layer v5         = 99.83% (24346  / 24388   vias)
        Weight 30    = 98.97% (24136   vias)
        Weight 10    =  0.86% (210     vias)
        Un-optimized =  0.17% (42      vias)
    Layer v6         = 98.89% (26830  / 27132   vias)
        Weight 30    = 97.25% (26387   vias)
        Weight 10    =  1.63% (443     vias)
        Un-optimized =  1.11% (302     vias)
    Layer v7         = 90.36% (1932   / 2138    vias)
        Weight 30    = 79.75% (1705    vias)
        Weight 10    = 10.62% (227     vias)
        Un-optimized =  9.64% (206     vias)
 
  Total double via conversion rate    =  0.00% (0 / 519162 vias)
 
    Layer v0         =  0.00% (0      / 24141   vias)
    Layer v1         =  0.00% (0      / 193591  vias)
    Layer v2         =  0.00% (0      / 161766  vias)
    Layer v3         =  0.00% (0      / 55055   vias)
    Layer v4         =  0.00% (0      / 30951   vias)
    Layer v5         =  0.00% (0      / 24388   vias)
    Layer v6         =  0.00% (0      / 27132   vias)
    Layer v7         =  0.00% (0      / 2138    vias)
 
  The optimized via conversion rate based on total routed via count = 94.54% (490821 / 519162 vias)
 
    Layer v0         =  0.00% (0      / 24141   vias)
        Un-optimized = 100.00% (24141   vias)
    Layer v1         = 98.44% (190569 / 193591  vias)
        Weight 30    = 94.44% (182818  vias)
        Weight 10    =  4.00% (7751    vias)
        Un-optimized =  1.56% (3022    vias)
    Layer v2         = 99.74% (161349 / 161766  vias)
        Weight 30    = 98.71% (159673  vias)
        Weight 10    =  1.04% (1676    vias)
        Un-optimized =  0.26% (417     vias)
    Layer v3         = 99.74% (54912  / 55055   vias)
        Weight 30    = 99.74% (54911   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.26% (143     vias)
    Layer v4         = 99.78% (30883  / 30951   vias)
        Weight 30    = 99.27% (30725   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.22% (68      vias)
    Layer v5         = 99.83% (24346  / 24388   vias)
        Weight 30    = 98.97% (24136   vias)
        Weight 10    =  0.86% (210     vias)
        Un-optimized =  0.17% (42      vias)
    Layer v6         = 98.89% (26830  / 27132   vias)
        Weight 30    = 97.25% (26387   vias)
        Weight 10    =  1.63% (443     vias)
        Un-optimized =  1.11% (302     vias)
    Layer v7         = 90.36% (1932   / 2138    vias)
        Weight 30    = 79.75% (1705    vias)
        Weight 10    = 10.62% (227     vias)
        Un-optimized =  9.64% (206     vias)
 

Total number of nets = 59427
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    559866 micron
Total Number of Contacts =             519162
Total Number of Wires =                397023
Total Number of PtConns =              7421
Total Number of Routed Wires =       397023
Total Routed Wire Length =           559500 micron
Total Number of Routed Contacts =       519162
        Layer          m0 :       5186 micron
        Layer          m1 :      18137 micron
        Layer          m2 :     132680 micron
        Layer          m3 :     156381 micron
        Layer          m4 :      90416 micron
        Layer          m5 :      37586 micron
        Layer          m6 :      50174 micron
        Layer          m7 :      56598 micron
        Layer          m8 :      12709 micron
        Layer          m9 :          0 micron
        Layer         tm1 :          0 micron
        Layer          c4 :          0 micron
        Via         VIA7F :        206
        Via      VIA7F_DA :        227
        Via      VIA7F_DC :       1705
        Via       VIA6A44 :        302
        Via    VIA6A44_DA :        122
        Via    VIA6A44_DB :        321
        Via    VIA6A44_DC :      26387
        Via         VIA5B :         42
        Via      VIA5B_DA :        204
        Via      VIA5B_DB :          5
        Via      VIA5B_DC :      24033
        Via   VIA5B_44_DA :          1
        Via   VIA5B_44_DC :        103
        Via      VIA4A_32 :         68
        Via   VIA4A_32_DA :        147
        Via   VIA4A_32_DB :         11
        Via   VIA4A_32_DC :      30239
        Via      VIA4C_DC :        486
        Via         VIA3S :          2
        Via         VIA3O :          3
        Via         VIA3C :          1
        Via      VIA3C_32 :        137
        Via      VIA3C_DB :          1
        Via      VIA3C_DC :        947
        Via   VIA3C_32_DC :      53964
        Via         VIA2A :        398
        Via         VIA2O :         17
        Via         VIA2C :          2
        Via      VIA2A_DB :       1581
        Via      VIA2A_DC :     156079
        Via      VIA2C_DA :          1
        Via      VIA2C_DB :         94
        Via      VIA2C_DC :       3594
        Via         VIA1A :       1222
        Via         VIA1F :       1799
        Via      VIA1F_PG :          1
        Via      VIA1A_DA :       6200
        Via      VIA1A_DB :       1551
        Via      VIA1A_DC :     182818
        Via        VIA0AX :      17361
        Via        VIA0CX :       1088
        Via         VIA0A :       5671
        Via         VIA0B :         21

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 94.54% (490821 / 519162 vias)
 
    Layer v0         =  0.00% (0      / 24141   vias)
        Un-optimized = 100.00% (24141   vias)
    Layer v1         = 98.44% (190569 / 193591  vias)
        Weight 30    = 94.44% (182818  vias)
        Weight 10    =  4.00% (7751    vias)
        Un-optimized =  1.56% (3022    vias)
    Layer v2         = 99.74% (161349 / 161766  vias)
        Weight 30    = 98.71% (159673  vias)
        Weight 10    =  1.04% (1676    vias)
        Un-optimized =  0.26% (417     vias)
    Layer v3         = 99.74% (54912  / 55055   vias)
        Weight 30    = 99.74% (54911   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.26% (143     vias)
    Layer v4         = 99.78% (30883  / 30951   vias)
        Weight 30    = 99.27% (30725   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.22% (68      vias)
    Layer v5         = 99.83% (24346  / 24388   vias)
        Weight 30    = 98.97% (24136   vias)
        Weight 10    =  0.86% (210     vias)
        Un-optimized =  0.17% (42      vias)
    Layer v6         = 98.89% (26830  / 27132   vias)
        Weight 30    = 97.25% (26387   vias)
        Weight 10    =  1.63% (443     vias)
        Un-optimized =  1.11% (302     vias)
    Layer v7         = 90.36% (1932   / 2138    vias)
        Weight 30    = 79.75% (1705    vias)
        Weight 10    = 10.62% (227     vias)
        Un-optimized =  9.64% (206     vias)
 
  Total double via conversion rate    =  0.00% (0 / 519162 vias)
 
    Layer v0         =  0.00% (0      / 24141   vias)
    Layer v1         =  0.00% (0      / 193591  vias)
    Layer v2         =  0.00% (0      / 161766  vias)
    Layer v3         =  0.00% (0      / 55055   vias)
    Layer v4         =  0.00% (0      / 30951   vias)
    Layer v5         =  0.00% (0      / 24388   vias)
    Layer v6         =  0.00% (0      / 27132   vias)
    Layer v7         =  0.00% (0      / 2138    vias)
 
  The optimized via conversion rate based on total routed via count = 94.54% (490821 / 519162 vias)
 
    Layer v0         =  0.00% (0      / 24141   vias)
        Un-optimized = 100.00% (24141   vias)
    Layer v1         = 98.44% (190569 / 193591  vias)
        Weight 30    = 94.44% (182818  vias)
        Weight 10    =  4.00% (7751    vias)
        Un-optimized =  1.56% (3022    vias)
    Layer v2         = 99.74% (161349 / 161766  vias)
        Weight 30    = 98.71% (159673  vias)
        Weight 10    =  1.04% (1676    vias)
        Un-optimized =  0.26% (417     vias)
    Layer v3         = 99.74% (54912  / 55055   vias)
        Weight 30    = 99.74% (54911   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.26% (143     vias)
    Layer v4         = 99.78% (30883  / 30951   vias)
        Weight 30    = 99.27% (30725   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.22% (68      vias)
    Layer v5         = 99.83% (24346  / 24388   vias)
        Weight 30    = 98.97% (24136   vias)
        Weight 10    =  0.86% (210     vias)
        Un-optimized =  0.17% (42      vias)
    Layer v6         = 98.89% (26830  / 27132   vias)
        Weight 30    = 97.25% (26387   vias)
        Weight 10    =  1.63% (443     vias)
        Un-optimized =  1.11% (302     vias)
    Layer v7         = 90.36% (1932   / 2138    vias)
        Weight 30    = 79.75% (1705    vias)
        Weight 10    = 10.62% (227     vias)
        Un-optimized =  9.64% (206     vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 647 nets
[DBOUT] Elapsed real time: 0:00:01 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DBOUT] Stage (MB): Used -249  Alloctr -251  Proc    0 
[DBOUT] Total (MB): Used   20  Alloctr   26  Proc 5230 
[ECO: End] Elapsed real time: 0:01:54 
[ECO: End] Elapsed cpu  time: sys=0:00:04 usr=0:01:59 total=0:02:04
[ECO: End] Stage (MB): Used    5  Alloctr    5  Proc    1 
[ECO: End] Total (MB): Used   14  Alloctr   20  Proc 5230 
Information: RC extraction has been freed. (PSYN-503)

Warning: Limited std master d04bgn01lnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01nnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01wnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01ynz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fdkex'




Information: The design has 2482 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ps' 
Information: Design Library and main library timing units are matched - 0.001 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer gcn. (RCEX-018)
Information: Layer m0 is ignored for resistance and capacitance computation. (RCEX-019)
Warning: Inconsistent library data found for layer m6. (RCEX-018)
Warning: Inconsistent library data found for layer m8. (RCEX-018)
Information: Layer m9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer tm1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer c4 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 4 threads (RCEX-208)
Warning: Net 'net31762' is exceeding threshold (over 1000 pins) and will be skipped. (RCEX-020)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-10/-10. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.26V) above low
                                   0.35 (0.26V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Warning: Design 'fdkex' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.26V) above low
                                   0.35 (0.26V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Warning: Design 'fdkex' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Total 59535 nets in the design, 59156 nets have timing window. (TIM-180)
CRPR with SI and timing window on (iteration 1)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fdkex
Version: J-2014.09-SP1
Date   : Tue Mar 31 05:35:59 2015
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow_1.00   Library: d04_ln_p1273_3x1r6u1_psss_0.75v_-10c_ccst
        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/-10/-10

Information: Percent of Arnoldi-based delays = 48.16%

Information: Percent of CCS-based delays = 48.16%

  Startpoint: scan_enable
              (input port clocked by clk)
  Endpoint: flag_ded_alu
            (output port clocked by clk)
  Path Group: COMB
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)            346.03     346.03
  input external delay                   333.33     679.37 r
  scan_enable (in)                        18.01     697.38 r
  post_place107/o1 (d04inn00yn0b5)        17.73 &   715.11 f
  post_place318/o1 (d04inn00ynuf5)        14.81 c   729.91 r
  post_place162/o (d04bfn00yduk0)         23.13 c   753.05 r
  U20652/o1 (d04nan02yd0f0)               16.95 c   770.00 f
  post_place532/o1 (d04nan02yd0i0)        16.82 c   786.82 r
  flag_ded_alu (out)                       4.77 c   791.59 r
  data arrival time                                 791.59

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)            346.03     846.03
  clock reconvergence pessimism            0.00     846.03
  clock uncertainty                      -50.00     796.03
  output external delay                 -333.33     462.70
  data required time                                462.70
  -----------------------------------------------------------
  data required time                                462.70
  data arrival time                                -791.59
  -----------------------------------------------------------
  slack (VIOLATED)                                 -328.89


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_27__latch
            (gating element for clock clk)
  Path Group: INPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                           346.03     346.03
  input external delay                                  333.33     679.37 f
  test_tm (in)                                            8.07     687.44 f
  place1/o (d04bfn00ynud5)                               20.43 c   707.87 f
  post_place170/o (d04bfn00yduk0)                        36.67 c   744.54 f
  place4/o (d04bfn00yduk0)                               76.43 c   820.97 f
  fifo0/IN49 (fifo_width_data72_1)                        0.00     820.97 f
  fifo0/post_place207/o1 (d04inn00ynuh5)                 10.45 c   831.42 r
  fifo0/post_place208/o1 (d04inn00yduq0)                  7.02 c   838.44 f
  fifo0/place2/o (d04bfn00yduk0)                         61.80 c   900.24 f
  fifo0/place579/o (d04bfn00yduo0)                       32.41 c   932.66 f
  fifo0/clk_gate_data_mem_reg_27__latch/te (d04cgc01nd0g0)
                                                         27.31 c   959.96 f
  data arrival time                                                959.96

  clock clk (rise edge)                                 500.00     500.00
  clock network delay (propagated)                      230.47     730.47
  clock reconvergence pessimism                           0.00     730.47
  clock uncertainty                                     -50.00     680.47
  fifo0/clk_gate_data_mem_reg_27__latch/clk (d04cgc01nd0g0)
                                                          0.00     680.47 r
  clock gating setup time                               -63.85     616.63
  data required time                                               616.63
  --------------------------------------------------------------------------
  data required time                                               616.63
  data arrival time                                               -959.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -343.34


  Startpoint: LOCKUP1 (negative level-sensitive latch clocked by clk)
  Endpoint: test_so14 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  250.00     250.00
  clock network delay (propagated)       337.76     587.76
  LOCKUP1/clkb (d04ltn80ld0c0)             0.00     587.76 f
  LOCKUP1/o (d04ltn80ld0c0)               94.57     682.33 r
  route3/o (d04bfn00ynue3)                28.18 c   710.51 r
  test_so14 (out)                          5.23 c   715.75 r
  data arrival time                                 715.75

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)            346.03     846.03
  clock reconvergence pessimism            0.00     846.03
  clock uncertainty                      -50.00     796.03
  output external delay                 -333.33     462.70
  data required time                                462.70
  -----------------------------------------------------------
  data required time                                462.70
  data arrival time                                -715.75
  -----------------------------------------------------------
  slack (VIOLATED)                                 -253.05


  Startpoint: fifo2/data_rd_reg_128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_data_tmp_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REG2REG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                      377.25     377.25
  fifo2/data_rd_reg_128_/clk (d04fyj03yd0c0)              0.00     377.25 r
  fifo2/data_rd_reg_128_/o (d04fyj03yd0c0)               50.89 c   428.14 r
  fifo2/data_rd[128] (fifo_width_data137)                 0.00     428.14 r
  check_ecc_alu0/data_ecc[128] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)
                                                          0.00     428.14 r
  check_ecc_alu0/U746/out (d04xnb02yn0g0)                34.97 c   463.11 f
  check_ecc_alu0/post_place12/o (d04bfn00ynud5)          29.22 c   492.33 f
  check_ecc_alu0/post_place11/out (d04xob02yn0g0)        48.12 c   540.45 r
  check_ecc_alu0/U2671/o1 (d04nan02yd0g0)                20.32 c   560.78 f
  check_ecc_alu0/place327/o1 (d04inn00ynuf5)             11.66 c   572.44 r
  check_ecc_alu0/place326/o1 (d04nan03yd0f5)             19.07 c   591.51 f
  check_ecc_alu0/post_place38/o1 (d04inn00ynuf5)         26.75 c   618.26 r
  check_ecc_alu0/U840/o1 (d04can03yn0b5)                 21.47 c   639.72 f
  check_ecc_alu0/U843/o1 (d04nan02yn0c0)                 14.77 &   654.50 r
  check_ecc_alu0/post_place148/o1 (d04inn00yn0b5)         7.70 &   662.20 f
  check_ecc_alu0/post_place147/o1 (d04nan02yn0c0)        12.97 &   675.17 r
  check_ecc_alu0/place260/o1 (d04non02yn0e5)             10.73 c   685.90 f
  check_ecc_alu0/place259/o (d04orn02yd0i0)              26.72 c   712.62 f
  check_ecc_alu0/place522/o1 (d04nan03yd0e0)             14.18 c   726.80 r
  check_ecc_alu0/post_place59/o1 (d04inn00ynuf5)          9.31 c   736.11 f
  check_ecc_alu0/post_place60/o (d04ann02yn0e3)          25.87 c   761.98 f
  check_ecc_alu0/place508/o1 (d04inn00yd0f7)             15.58 c   777.56 r
  check_ecc_alu0/place352/o (d04orn02yn0b0)              25.51 c   803.06 r
  check_ecc_alu0/place354/o1 (d04nan02yn0c0)             11.61 &   814.67 f
  check_ecc_alu0/secded_alu0_data_tmp_reg_93_/d (d04fyj03yd0b0)
                                                          0.72 &   815.38 f
  data arrival time                                                815.38

  clock clk (rise edge)                                 500.00     500.00
  clock network delay (propagated)                      336.41     836.41
  clock reconvergence pessimism                           0.00     836.41
  clock uncertainty                                     -50.00     786.41
  check_ecc_alu0/secded_alu0_data_tmp_reg_93_/clk (d04fyj03yd0b0)
                                                          0.00     786.41 r
  library setup time                                    -45.53     740.88
  data required time                                               740.88
  --------------------------------------------------------------------------
  data required time                                               740.88
  data arrival time                                               -815.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -74.50


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_30__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                      332.28     332.28
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                0.00     332.28 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                 78.37     410.64 r
  fifo2/place743/o1 (d04inn00ynub3)                      34.56 &   445.20 f
  fifo2/U1903/o (d04orn02ln0a5)                          68.24 &   513.45 f
  fifo2/U1904/o1 (d04non02yn0d0)                         34.23 c   547.67 r
  fifo2/U530/o1 (d04inn00wn0a5)                          45.76 c   593.43 f
  fifo2/U764/o (d04orn02yd0f7)                           38.84 c   632.27 f
  fifo2/place893/o1 (d04inn00yduq0)                      10.60 c   642.87 r
  fifo2/clk_gate_data_mem_reg_30__7_latch/en (d04cgc01nd0h0)
                                                         39.03 c   681.91 r
  data arrival time                                                681.91

  clock clk (rise edge)                                 500.00     500.00
  clock network delay (propagated)                      288.84     788.84
  clock reconvergence pessimism                           0.00     788.84
  clock uncertainty                                     -50.00     738.84
  fifo2/clk_gate_data_mem_reg_30__7_latch/clk (d04cgc01nd0h0)
                                                          0.00     738.84 r
  clock gating setup time                               -53.14     685.70
  data required time                                               685.70
  --------------------------------------------------------------------------
  data required time                                               685.70
  data arrival time                                               -681.91
  --------------------------------------------------------------------------
  slack (MET)                                                        3.79


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Found antenna rule mode 1, diode mode 15:
        metal ratio 1400, cut ratio 0,metal gate diffusion length based ratio -1 cut gate length based ratio -1 metal pratio 0, cut pratio 475, metal gate diffusion length based pratio -1, cut gate diffusion length based pratio -1  metal nratio 0, cut nratio 475, metal nratio 35, cut nratio -1
        layer m0: max ratio 1400 max pratio 850 max nratio 2850 layer m0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m1: max ratio 1400 max pratio 850 max nratio 2850 layer m1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m2: max ratio 1400 max pratio 850 max nratio 2850 layer m2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m3: max ratio 1400 max pratio 850 max nratio 2850 layer m3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m4: max ratio 1400 max pratio 850 max nratio 2850 layer m4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m5: max ratio 1400 max pratio 850 max nratio 2850 layer m5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m6: max ratio 1400 max pratio 850 max nratio 2850 layer m6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m7: max ratio 1400 max pratio 850 max nratio 2850 layer m7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m8: max ratio 1400 max pratio 850 max nratio 2850 layer m8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m9: max ratio 560 max pratio 850 max nratio 2850  layer m9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer tm1: max ratio 560 max pratio 850 max nratio 2850 layer tm1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer c4: max ratio 560 max pratio 850 max nratio 2850  layer c4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer v0: max ratio 0 max pratio 45 max nratio 45       layer v0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v1: max ratio 0 max pratio 180 max nratio 180     layer v1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v2: max ratio 0 max pratio 180 max nratio 180     layer v2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v3: max ratio 0 max pratio 180 max nratio 180     layer v3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v4: max ratio 0 max pratio 210 max nratio 210     layer v4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v5: max ratio 0 max pratio 275 max nratio 275     layer v5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v6: max ratio 0 max pratio 275 max nratio 275     layer v6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v7: max ratio 0 max pratio 475 max nratio 475     layer v7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v8: max ratio 0 max pratio 475 max nratio 475     layer v8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v9: max ratio 0 max pratio 35 max nratio 35       layer v9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer tv1: max ratio 0 max pratio 35 max nratio 35      layer tv1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
Cell Min-Routing-Layer = m0
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
track auto-fill added 2 tracks on m0
track auto-fill added 1 tracks on m1
track auto-fill added 0 tracks on m2
track auto-fill added 0 tracks on m3
track auto-fill added 0 tracks on m4
track auto-fill added 0 tracks on m5
track auto-fill added 1 tracks on m6
track auto-fill added 1 tracks on m7
track auto-fill added 203 tracks on m8
track auto-fill added 2 tracks on m9
track auto-fill added 2 tracks on tm1
track auto-fill added 2 tracks on c4
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer tv1:
  TV1A
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Total number of nets = 59427, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
soft rule shld_1 is redundant
soft rule shld_3 is redundant
[DBIn Done] Elapsed real time: 0:00:21 
[DBIn Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:10 total=0:00:11
[DBIn Done] Stage (MB): Used  225  Alloctr  229  Proc    1 
[DBIn Done] Total (MB): Used  240  Alloctr  250  Proc 5230 
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.001000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        true                
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {{d04gnc01lnz00} }  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        true                
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {}                  
-save_cell_prefix                                       :        DR                  
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               


Begin full DRC check ...

Information: Using 4 threads for routing. (ZRT-444)
Checked 1/361 Partitions, Violations =  0
Checked 14/361 Partitions, Violations = 0
Checked 29/361 Partitions, Violations = 10
Checked 42/361 Partitions, Violations = 30
Checked 56/361 Partitions, Violations = 38
Checked 70/361 Partitions, Violations = 52
Checked 84/361 Partitions, Violations = 62
Checked 98/361 Partitions, Violations = 74
Checked 112/361 Partitions, Violations =        80
Checked 128/361 Partitions, Violations =        82
Checked 144/361 Partitions, Violations =        92
Checked 154/361 Partitions, Violations =        100
Checked 168/361 Partitions, Violations =        104
Checked 187/361 Partitions, Violations =        122
Checked 196/361 Partitions, Violations =        136
Checked 210/361 Partitions, Violations =        136
Checked 225/361 Partitions, Violations =        146
Checked 238/361 Partitions, Violations =        152
Checked 252/361 Partitions, Violations =        158
Checked 266/361 Partitions, Violations =        172
Checked 283/361 Partitions, Violations =        172
Checked 302/361 Partitions, Violations =        176
Checked 308/361 Partitions, Violations =        176
Checked 322/361 Partitions, Violations =        178
Checked 341/361 Partitions, Violations =        178
Checked 350/361 Partitions, Violations =        178
[DRC CHECK] Elapsed real time: 0:00:16 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:45 total=0:00:45
[DRC CHECK] Stage (MB): Used    1  Alloctr    2  Proc    0 
[DRC CHECK] Total (MB): Used  261  Alloctr  269  Proc 5230 
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.001000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        true                
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {{d04gnc01lnz00} }  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        true                
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {}                  
-save_cell_prefix                                       :        DR                  
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               

[Dr init] Elapsed real time: 0:00:38 
[Dr init] Elapsed cpu  time: sys=0:00:01 usr=0:00:57 total=0:00:58
[Dr init] Stage (MB): Used  255  Alloctr  256  Proc    1 
[Dr init] Total (MB): Used  269  Alloctr  277  Proc 5230 
Warning: Limited std master d04bgn01lnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01nnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01wnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01ynz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
Warning: MV-aware diode insertion is not enabled because vdd or vss type diodes are not defined. (MV-546a)
[INIT LEGALITY CHECKER] Elapsed real time: 0:00:09 
[INIT LEGALITY CHECKER] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[INIT LEGALITY CHECKER] Stage (MB): Used    0  Alloctr    0  Proc    0 
[INIT LEGALITY CHECKER] Total (MB): Used  271  Alloctr  279  Proc 5230 
Antenna diodes, if needed, will be: 
        d04gnc01lnz00 
Total number of nets = 59427, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 4 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 11

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 15
      Metal lay (m0)0; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v0)1; maxRatio 2147483647.000 maxPRatio 45.000 maxNRatio 45.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m1)1; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v1)2; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m2)2; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v2)3; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m3)3; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v3)4; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m4)4; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v4)5; maxRatio 2147483647.000 maxPRatio 210.000 maxNRatio 210.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m5)5; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v5)6; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m6)6; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v6)7; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m7)7; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v7)8; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m8)8; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v8)9; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m9)9; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v9)10; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (tm1)10; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (tv1)11; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (c4)11; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 11: non-uniform partition
Routed  1/82 Partitions, Violations =   170
Routed  2/82 Partitions, Violations =   167
Routed  3/82 Partitions, Violations =   167
Routed  4/82 Partitions, Violations =   167
Routed  5/82 Partitions, Violations =   159
Routed  6/82 Partitions, Violations =   159
Routed  7/82 Partitions, Violations =   160
Routed  8/82 Partitions, Violations =   157
Routed  9/82 Partitions, Violations =   155
Routed  10/82 Partitions, Violations =  153
Routed  11/82 Partitions, Violations =  151
Routed  12/82 Partitions, Violations =  152
Routed  13/82 Partitions, Violations =  148
Routed  14/82 Partitions, Violations =  147
Routed  15/82 Partitions, Violations =  147
Routed  16/82 Partitions, Violations =  137
Routed  17/82 Partitions, Violations =  136
Routed  18/82 Partitions, Violations =  134
Routed  19/82 Partitions, Violations =  134
Routed  20/82 Partitions, Violations =  132
Routed  21/82 Partitions, Violations =  130
Routed  22/82 Partitions, Violations =  130
Routed  23/82 Partitions, Violations =  127
Routed  24/82 Partitions, Violations =  124
Routed  25/82 Partitions, Violations =  124
Routed  26/82 Partitions, Violations =  124
Routed  27/82 Partitions, Violations =  124
Routed  28/82 Partitions, Violations =  117
Routed  29/82 Partitions, Violations =  117
Routed  30/82 Partitions, Violations =  118
Routed  31/82 Partitions, Violations =  112
Routed  32/82 Partitions, Violations =  108
Routed  33/82 Partitions, Violations =  107
Routed  34/82 Partitions, Violations =  107
Routed  35/82 Partitions, Violations =  105
Routed  36/82 Partitions, Violations =  105
Routed  37/82 Partitions, Violations =  103
Routed  38/82 Partitions, Violations =  99
Routed  39/82 Partitions, Violations =  93
Routed  40/82 Partitions, Violations =  91
Routed  41/82 Partitions, Violations =  91
Routed  42/82 Partitions, Violations =  89
Routed  43/82 Partitions, Violations =  89
Routed  44/82 Partitions, Violations =  83
Routed  45/82 Partitions, Violations =  81
Routed  46/82 Partitions, Violations =  81
Routed  47/82 Partitions, Violations =  82
Routed  48/82 Partitions, Violations =  76
Routed  49/82 Partitions, Violations =  76
Routed  50/82 Partitions, Violations =  76
Routed  51/82 Partitions, Violations =  77
Routed  52/82 Partitions, Violations =  69
Routed  53/82 Partitions, Violations =  69
Routed  54/82 Partitions, Violations =  67
Routed  55/82 Partitions, Violations =  63
Routed  56/82 Partitions, Violations =  63
Routed  57/82 Partitions, Violations =  63
Routed  58/82 Partitions, Violations =  63
Routed  59/82 Partitions, Violations =  55
Routed  60/82 Partitions, Violations =  55
Routed  61/82 Partitions, Violations =  53
Routed  62/82 Partitions, Violations =  49
Routed  63/82 Partitions, Violations =  50
Routed  64/82 Partitions, Violations =  47
Routed  65/82 Partitions, Violations =  46
Routed  66/82 Partitions, Violations =  44
Routed  67/82 Partitions, Violations =  42
Routed  68/82 Partitions, Violations =  42
Routed  69/82 Partitions, Violations =  38
Routed  70/82 Partitions, Violations =  36
Routed  71/82 Partitions, Violations =  36
Routed  72/82 Partitions, Violations =  32
Routed  73/82 Partitions, Violations =  30
Routed  74/82 Partitions, Violations =  28
Routed  75/82 Partitions, Violations =  29
Routed  76/82 Partitions, Violations =  25
Routed  77/82 Partitions, Violations =  23
Routed  78/82 Partitions, Violations =  21
Routed  79/82 Partitions, Violations =  19
Routed  80/82 Partitions, Violations =  19
Routed  81/82 Partitions, Violations =  19
Routed  82/82 Partitions, Violations =  17

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      17
        @@@@ Total number of instance ports with antenna violations =   0

        Same net via-cut spacing : 1
        Multiple pin connections : 13
        Internal-only types : 3

[Iter 11] Elapsed real time: 0:00:49 
[Iter 11] Elapsed cpu  time: sys=0:00:02 usr=0:01:03 total=0:01:05
[Iter 11] Stage (MB): Used  257  Alloctr  258  Proc    1 
[Iter 11] Total (MB): Used  271  Alloctr  279  Proc 5230 

End DR iteration 11 with 82 parts

Start DR iteration 12: non-uniform partition
Routed  1/15 Partitions, Violations =   12
Routed  2/15 Partitions, Violations =   12
Routed  3/15 Partitions, Violations =   13
Routed  4/15 Partitions, Violations =   9
Routed  5/15 Partitions, Violations =   9
Routed  6/15 Partitions, Violations =   7
Routed  7/15 Partitions, Violations =   6
Routed  8/15 Partitions, Violations =   6
Routed  9/15 Partitions, Violations =   5
Routed  10/15 Partitions, Violations =  4
Routed  11/15 Partitions, Violations =  3
Routed  12/15 Partitions, Violations =  3
Routed  13/15 Partitions, Violations =  2
Routed  14/15 Partitions, Violations =  1
Routed  15/15 Partitions, Violations =  1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        @@@@ Total number of instance ports with antenna violations =   0

        Internal-only types : 1

[Iter 12] Elapsed real time: 0:00:49 
[Iter 12] Elapsed cpu  time: sys=0:00:02 usr=0:01:04 total=0:01:06
[Iter 12] Stage (MB): Used  257  Alloctr  258  Proc    1 
[Iter 12] Total (MB): Used  271  Alloctr  279  Proc 5230 

End DR iteration 12 with 15 parts

Start DR iteration 13: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 13] Elapsed real time: 0:00:49 
[Iter 13] Elapsed cpu  time: sys=0:00:02 usr=0:01:05 total=0:01:07
[Iter 13] Stage (MB): Used  257  Alloctr  258  Proc    1 
[Iter 13] Total (MB): Used  271  Alloctr  279  Proc 5230 

End DR iteration 13 with 1 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:49 
[DR] Elapsed cpu  time: sys=0:00:02 usr=0:01:05 total=0:01:07
[DR] Stage (MB): Used  247  Alloctr  249  Proc    1 
[DR] Total (MB): Used  261  Alloctr  269  Proc 5230 

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    559873 micron
Total Number of Contacts =             519193
Total Number of Wires =                397797
Total Number of PtConns =              7424
Total Number of Routed Wires =       397797
Total Routed Wire Length =           559508 micron
Total Number of Routed Contacts =       519193
        Layer          m0 :       5189 micron
        Layer          m1 :      18142 micron
        Layer          m2 :     132677 micron
        Layer          m3 :     156381 micron
        Layer          m4 :      90417 micron
        Layer          m5 :      37586 micron
        Layer          m6 :      50174 micron
        Layer          m7 :      56598 micron
        Layer          m8 :      12709 micron
        Layer          m9 :          0 micron
        Layer         tm1 :          0 micron
        Layer          c4 :          0 micron
        Via         VIA7F :        206
        Via      VIA7F_DA :        227
        Via      VIA7F_DC :       1705
        Via       VIA6A44 :        302
        Via    VIA6A44_DA :        122
        Via    VIA6A44_DB :        321
        Via    VIA6A44_DC :      26387
        Via         VIA5B :         42
        Via      VIA5B_DA :        204
        Via      VIA5B_DB :          5
        Via      VIA5B_DC :      24033
        Via   VIA5B_44_DA :          1
        Via   VIA5B_44_DC :        103
        Via      VIA4A_32 :         71
        Via   VIA4A_32_DA :        147
        Via   VIA4A_32_DB :         11
        Via   VIA4A_32_DC :      30238
        Via      VIA4C_DC :        486
        Via         VIA3S :          2
        Via         VIA3O :          3
        Via      VIA3C_32 :        149
        Via      VIA3C_DB :          1
        Via      VIA3C_DC :        947
        Via   VIA3C_32_DC :      53959
        Via         VIA2A :        464
        Via         VIA2O :         17
        Via         VIA2C :          1
        Via      VIA2A_DB :       1580
        Via      VIA2A_DC :     156017
        Via      VIA2C_DA :          1
        Via      VIA2C_DB :         94
        Via      VIA2C_DC :       3594
        Via         VIA1A :       1311
        Via         VIA1F :       1799
        Via      VIA1F_PG :          1
        Via      VIA1A_DA :       6192
        Via      VIA1A_DB :       1551
        Via      VIA1A_DC :     182750
        Via        VIA0AX :      17364
        Via        VIA0CX :       1094
        Via         VIA0A :       5670
        Via         VIA0B :         21

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 94.51% (490676 / 519193 vias)
 
    Layer v0         =  0.00% (0      / 24149   vias)
        Un-optimized = 100.00% (24149   vias)
    Layer v1         = 98.39% (190493 / 193604  vias)
        Weight 30    = 94.39% (182750  vias)
        Weight 10    =  4.00% (7743    vias)
        Un-optimized =  1.61% (3111    vias)
    Layer v2         = 99.70% (161286 / 161768  vias)
        Weight 30    = 98.67% (159611  vias)
        Weight 10    =  1.04% (1675    vias)
        Un-optimized =  0.30% (482     vias)
    Layer v3         = 99.72% (54907  / 55061   vias)
        Weight 30    = 99.72% (54906   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.28% (154     vias)
    Layer v4         = 99.77% (30882  / 30953   vias)
        Weight 30    = 99.26% (30724   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.23% (71      vias)
    Layer v5         = 99.83% (24346  / 24388   vias)
        Weight 30    = 98.97% (24136   vias)
        Weight 10    =  0.86% (210     vias)
        Un-optimized =  0.17% (42      vias)
    Layer v6         = 98.89% (26830  / 27132   vias)
        Weight 30    = 97.25% (26387   vias)
        Weight 10    =  1.63% (443     vias)
        Un-optimized =  1.11% (302     vias)
    Layer v7         = 90.36% (1932   / 2138    vias)
        Weight 30    = 79.75% (1705    vias)
        Weight 10    = 10.62% (227     vias)
        Un-optimized =  9.64% (206     vias)
 
  Total double via conversion rate    =  0.00% (0 / 519193 vias)
 
    Layer v0         =  0.00% (0      / 24149   vias)
    Layer v1         =  0.00% (0      / 193604  vias)
    Layer v2         =  0.00% (0      / 161768  vias)
    Layer v3         =  0.00% (0      / 55061   vias)
    Layer v4         =  0.00% (0      / 30953   vias)
    Layer v5         =  0.00% (0      / 24388   vias)
    Layer v6         =  0.00% (0      / 27132   vias)
    Layer v7         =  0.00% (0      / 2138    vias)
 
  The optimized via conversion rate based on total routed via count = 94.51% (490676 / 519193 vias)
 
    Layer v0         =  0.00% (0      / 24149   vias)
        Un-optimized = 100.00% (24149   vias)
    Layer v1         = 98.39% (190493 / 193604  vias)
        Weight 30    = 94.39% (182750  vias)
        Weight 10    =  4.00% (7743    vias)
        Un-optimized =  1.61% (3111    vias)
    Layer v2         = 99.70% (161286 / 161768  vias)
        Weight 30    = 98.67% (159611  vias)
        Weight 10    =  1.04% (1675    vias)
        Un-optimized =  0.30% (482     vias)
    Layer v3         = 99.72% (54907  / 55061   vias)
        Weight 30    = 99.72% (54906   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.28% (154     vias)
    Layer v4         = 99.77% (30882  / 30953   vias)
        Weight 30    = 99.26% (30724   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.23% (71      vias)
    Layer v5         = 99.83% (24346  / 24388   vias)
        Weight 30    = 98.97% (24136   vias)
        Weight 10    =  0.86% (210     vias)
        Un-optimized =  0.17% (42      vias)
    Layer v6         = 98.89% (26830  / 27132   vias)
        Weight 30    = 97.25% (26387   vias)
        Weight 10    =  1.63% (443     vias)
        Un-optimized =  1.11% (302     vias)
    Layer v7         = 90.36% (1932   / 2138    vias)
        Weight 30    = 79.75% (1705    vias)
        Weight 10    = 10.62% (227     vias)
        Un-optimized =  9.64% (206     vias)
 

Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.001000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        true                
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {{d04gnc01lnz00} }  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        true                
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {}                  
-save_cell_prefix                                       :        DR                  
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Dr init] Total (MB): Used  269  Alloctr  277  Proc 5230 

Redundant via optimization will attempt to replace the following vias: 

       VIA1A    ->   VIA1A_DC      VIA1A_DC(r)

       VIA1A    ->   VIA1A_DB      VIA1A_DA      VIA1A_DB(r)   VIA1A_DA(r)

       VIA1A(r) ->   VIA1A_DC      VIA1A_DC(r)

       VIA1A(r) ->   VIA1A_DB      VIA1A_DA      VIA1A_DB(r)   VIA1A_DA(r)

       VIA2A    ->   VIA2A_DC      VIA2A_DC(r)

       VIA2A    ->   VIA2A_DB      VIA2A_DA      VIA2A_DB(r)   VIA2A_DA(r)

       VIA2A(r) ->   VIA2A_DC      VIA2A_DC(r)

       VIA2A(r) ->   VIA2A_DB      VIA2A_DA      VIA2A_DB(r)   VIA2A_DA(r)

       VIA5B    ->   VIA5B_DC      VIA5B_DC(r)

       VIA5B    ->   VIA5B_DB      VIA5B_DA      VIA5B_DB(r)   VIA5B_DA(r)

       VIA5B(r) ->   VIA5B_DC      VIA5B_DC(r)

       VIA5B(r) ->   VIA5B_DB      VIA5B_DA      VIA5B_DB(r)   VIA5B_DA(r)

     VIA6A44    -> VIA6A44_DC    VIA6A44_DC(r)

     VIA6A44    -> VIA6A44_DB    VIA6A44_DA    VIA6A44_DB(r) VIA6A44_DA(r)

     VIA6A44(r) -> VIA6A44_DC    VIA6A44_DC(r)

     VIA6A44(r) -> VIA6A44_DB    VIA6A44_DA    VIA6A44_DB(r) VIA6A44_DA(r)

    VIA5B_44    -> VIA5B_44_DC    VIA5B_44_DC(r)

    VIA5B_44    -> VIA5B_44_DB    VIA5B_44_DA    VIA5B_44_DB(r) VIA5B_44_DA(r)

    VIA5B_44(r) -> VIA5B_44_DC    VIA5B_44_DC(r)

    VIA5B_44(r) -> VIA5B_44_DB    VIA5B_44_DA    VIA5B_44_DB(r) VIA5B_44_DA(r)

       VIA2C    ->   VIA2C_DC      VIA2C_DC(r)

       VIA2C    ->   VIA2C_DB      VIA2C_DA      VIA2C_DB(r)   VIA2C_DA(r)

       VIA2C(r) ->   VIA2C_DC      VIA2C_DC(r)

       VIA2C(r) ->   VIA2C_DB      VIA2C_DA      VIA2C_DB(r)   VIA2C_DA(r)

       VIA4C    ->   VIA4C_DC      VIA4C_DC(r)

       VIA4C    ->   VIA4C_DB      VIA4C_DA      VIA4C_DB(r)   VIA4C_DA(r)

       VIA4C(r) ->   VIA4C_DC      VIA4C_DC(r)

       VIA4C(r) ->   VIA4C_DB      VIA4C_DA      VIA4C_DB(r)   VIA4C_DA(r)

       VIA3C    ->   VIA3C_DC      VIA3C_DC(r)

       VIA3C    ->   VIA3C_DB      VIA3C_DA      VIA3C_DB(r)   VIA3C_DA(r)

       VIA3C(r) ->   VIA3C_DC      VIA3C_DC(r)

       VIA3C(r) ->   VIA3C_DB      VIA3C_DA      VIA3C_DB(r)   VIA3C_DA(r)

    VIA3C_32    -> VIA3C_32_DC    VIA3C_32_DC(r)

    VIA3C_32    -> VIA3C_32_DB    VIA3C_32_DA    VIA3C_32_DB(r) VIA3C_32_DA(r)

    VIA3C_32(r) -> VIA3C_32_DC    VIA3C_32_DC(r)

    VIA3C_32(r) -> VIA3C_32_DB    VIA3C_32_DA    VIA3C_32_DB(r) VIA3C_32_DA(r)

       VIA7F    ->   VIA7F_DC      VIA7F_DC(r)

       VIA7F    ->   VIA7F_DB      VIA7F_DA      VIA7F_DB(r)   VIA7F_DA(r)

       VIA7F(r) ->   VIA7F_DC      VIA7F_DC(r)

       VIA7F(r) ->   VIA7F_DB      VIA7F_DA      VIA7F_DB(r)   VIA7F_DA(r)

    VIA4A_32    -> VIA4A_32_DC    VIA4A_32_DC(r)

    VIA4A_32    -> VIA4A_32_DB    VIA4A_32_DA    VIA4A_32_DB(r) VIA4A_32_DA(r)

    VIA4A_32(r) -> VIA4A_32_DC    VIA4A_32_DC(r)

    VIA4A_32(r) -> VIA4A_32_DB    VIA4A_32_DA    VIA4A_32_DB(r) VIA4A_32_DA(r)



        There were 0 out of 206108 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   18  Alloctr   17  Proc    0 
[Technology Processing] Total (MB): Used  280  Alloctr  287  Proc 5230 

Begin Redundant via insertion ...

Routed  1/400 Partitions, Violations =  0
Routed  2/400 Partitions, Violations =  0
Routed  14/400 Partitions, Violations = 0
Routed  15/400 Partitions, Violations = 0
Routed  16/400 Partitions, Violations = 0
Routed  17/400 Partitions, Violations = 0
Routed  18/400 Partitions, Violations = 0
Routed  19/400 Partitions, Violations = 1
Routed  20/400 Partitions, Violations = 1
Routed  31/400 Partitions, Violations = 4
Routed  32/400 Partitions, Violations = 4
Routed  33/400 Partitions, Violations = 3
Routed  34/400 Partitions, Violations = 3
Routed  35/400 Partitions, Violations = 4
Routed  36/400 Partitions, Violations = 3
Routed  37/400 Partitions, Violations = 3
Routed  38/400 Partitions, Violations = 3
Routed  39/400 Partitions, Violations = 6
Routed  40/400 Partitions, Violations = 4
Routed  41/400 Partitions, Violations = 6
Routed  42/400 Partitions, Violations = 6
Routed  43/400 Partitions, Violations = 6
Routed  44/400 Partitions, Violations = 6
Routed  55/400 Partitions, Violations = 6
Routed  56/400 Partitions, Violations = 6
Routed  57/400 Partitions, Violations = 6
Routed  58/400 Partitions, Violations = 6
Routed  59/400 Partitions, Violations = 6
Routed  60/400 Partitions, Violations = 6
Routed  61/400 Partitions, Violations = 6
Routed  62/400 Partitions, Violations = 6
Routed  63/400 Partitions, Violations = 6
Routed  73/400 Partitions, Violations = 6
Routed  74/400 Partitions, Violations = 6
Routed  75/400 Partitions, Violations = 6
Routed  76/400 Partitions, Violations = 6
Routed  77/400 Partitions, Violations = 6
Routed  78/400 Partitions, Violations = 6
Routed  79/400 Partitions, Violations = 6
Routed  80/400 Partitions, Violations = 6
Routed  81/400 Partitions, Violations = 6
Routed  82/400 Partitions, Violations = 6
Routed  84/400 Partitions, Violations = 6
Routed  86/400 Partitions, Violations = 6
Routed  88/400 Partitions, Violations = 6
Routed  90/400 Partitions, Violations = 6
Routed  98/400 Partitions, Violations = 6
Routed  99/400 Partitions, Violations = 6
Routed  100/400 Partitions, Violations =        6
Routed  101/400 Partitions, Violations =        7
Routed  102/400 Partitions, Violations =        7
Routed  103/400 Partitions, Violations =        8
Routed  104/400 Partitions, Violations =        8
Routed  106/400 Partitions, Violations =        8
Routed  108/400 Partitions, Violations =        10
Routed  110/400 Partitions, Violations =        10
Routed  118/400 Partitions, Violations =        11
Routed  119/400 Partitions, Violations =        11
Routed  120/400 Partitions, Violations =        11
Routed  121/400 Partitions, Violations =        11
Routed  122/400 Partitions, Violations =        11
Routed  123/400 Partitions, Violations =        11
Routed  124/400 Partitions, Violations =        11
Routed  126/400 Partitions, Violations =        11
Routed  128/400 Partitions, Violations =        10
Routed  130/400 Partitions, Violations =        10
Routed  138/400 Partitions, Violations =        11
Routed  139/400 Partitions, Violations =        11
Routed  140/400 Partitions, Violations =        11
Routed  141/400 Partitions, Violations =        11
Routed  142/400 Partitions, Violations =        11
Routed  143/400 Partitions, Violations =        11
Routed  144/400 Partitions, Violations =        11
Routed  146/400 Partitions, Violations =        11
Routed  148/400 Partitions, Violations =        11
Routed  150/400 Partitions, Violations =        11
Routed  156/400 Partitions, Violations =        11
Routed  157/400 Partitions, Violations =        11
Routed  159/400 Partitions, Violations =        11
Routed  160/400 Partitions, Violations =        11
Routed  161/400 Partitions, Violations =        11
Routed  162/400 Partitions, Violations =        11
Routed  164/400 Partitions, Violations =        12
Routed  166/400 Partitions, Violations =        12
Routed  168/400 Partitions, Violations =        12
Routed  170/400 Partitions, Violations =        11
Routed  177/400 Partitions, Violations =        11
Routed  178/400 Partitions, Violations =        11
Routed  179/400 Partitions, Violations =        12
Routed  180/400 Partitions, Violations =        13
Routed  181/400 Partitions, Violations =        13
Routed  182/400 Partitions, Violations =        13
Routed  184/400 Partitions, Violations =        13
Routed  186/400 Partitions, Violations =        13
Routed  188/400 Partitions, Violations =        20
Routed  190/400 Partitions, Violations =        20
Routed  198/400 Partitions, Violations =        21
Routed  199/400 Partitions, Violations =        25
Routed  200/400 Partitions, Violations =        25
Routed  201/400 Partitions, Violations =        25
Routed  202/400 Partitions, Violations =        25
Routed  203/400 Partitions, Violations =        23
Routed  204/400 Partitions, Violations =        23
Routed  206/400 Partitions, Violations =        24
Routed  208/400 Partitions, Violations =        25
Routed  215/400 Partitions, Violations =        20
Routed  216/400 Partitions, Violations =        20
Routed  217/400 Partitions, Violations =        25
Routed  218/400 Partitions, Violations =        25
Routed  219/400 Partitions, Violations =        25
Routed  220/400 Partitions, Violations =        21
Routed  222/400 Partitions, Violations =        25
Routed  224/400 Partitions, Violations =        25
Routed  226/400 Partitions, Violations =        25
Routed  228/400 Partitions, Violations =        25
Routed  235/400 Partitions, Violations =        25
Routed  236/400 Partitions, Violations =        27
Routed  237/400 Partitions, Violations =        27
Routed  238/400 Partitions, Violations =        27
Routed  239/400 Partitions, Violations =        27
Routed  240/400 Partitions, Violations =        25
Routed  242/400 Partitions, Violations =        27
Routed  244/400 Partitions, Violations =        27
Routed  246/400 Partitions, Violations =        27
Routed  248/400 Partitions, Violations =        27
Routed  256/400 Partitions, Violations =        27
Routed  257/400 Partitions, Violations =        27
Routed  258/400 Partitions, Violations =        27
Routed  259/400 Partitions, Violations =        27
Routed  260/400 Partitions, Violations =        27
Routed  261/400 Partitions, Violations =        27
Routed  262/400 Partitions, Violations =        28
Routed  264/400 Partitions, Violations =        30
Routed  266/400 Partitions, Violations =        32
Routed  268/400 Partitions, Violations =        33
Routed  275/400 Partitions, Violations =        33
Routed  276/400 Partitions, Violations =        33
Routed  277/400 Partitions, Violations =        37
Routed  278/400 Partitions, Violations =        37
Routed  279/400 Partitions, Violations =        37
Routed  280/400 Partitions, Violations =        36
Routed  282/400 Partitions, Violations =        37
Routed  284/400 Partitions, Violations =        37
Routed  286/400 Partitions, Violations =        38
Routed  288/400 Partitions, Violations =        36
Routed  290/400 Partitions, Violations =        38
Routed  295/400 Partitions, Violations =        39
Routed  296/400 Partitions, Violations =        39
Routed  297/400 Partitions, Violations =        39
Routed  298/400 Partitions, Violations =        40
Routed  300/400 Partitions, Violations =        38
Routed  302/400 Partitions, Violations =        39
Routed  304/400 Partitions, Violations =        40
Routed  306/400 Partitions, Violations =        40
Routed  308/400 Partitions, Violations =        40
Routed  316/400 Partitions, Violations =        40
Routed  317/400 Partitions, Violations =        40
Routed  318/400 Partitions, Violations =        40
Routed  319/400 Partitions, Violations =        40
Routed  320/400 Partitions, Violations =        40
Routed  321/400 Partitions, Violations =        40
Routed  322/400 Partitions, Violations =        40
Routed  324/400 Partitions, Violations =        40
Routed  335/400 Partitions, Violations =        40
Routed  336/400 Partitions, Violations =        40
Routed  338/400 Partitions, Violations =        40
Routed  339/400 Partitions, Violations =        40
Routed  340/400 Partitions, Violations =        40
Routed  341/400 Partitions, Violations =        40
Routed  342/400 Partitions, Violations =        40
Routed  343/400 Partitions, Violations =        40
Routed  344/400 Partitions, Violations =        40
Routed  345/400 Partitions, Violations =        40
Routed  346/400 Partitions, Violations =        40
Routed  361/400 Partitions, Violations =        40
Routed  362/400 Partitions, Violations =        40
Routed  364/400 Partitions, Violations =        40
Routed  365/400 Partitions, Violations =        40
Routed  366/400 Partitions, Violations =        40
Routed  367/400 Partitions, Violations =        40
Routed  381/400 Partitions, Violations =        40
Routed  382/400 Partitions, Violations =        40
Routed  384/400 Partitions, Violations =        40
Routed  385/400 Partitions, Violations =        40
Routed  386/400 Partitions, Violations =        40
Routed  387/400 Partitions, Violations =        40
Routed  388/400 Partitions, Violations =        40
Routed  392/400 Partitions, Violations =        40
Routed  393/400 Partitions, Violations =        40
Routed  394/400 Partitions, Violations =        40
Routed  395/400 Partitions, Violations =        40
Routed  396/400 Partitions, Violations =        40
Routed  397/400 Partitions, Violations =        40
Routed  398/400 Partitions, Violations =        40
Routed  399/400 Partitions, Violations =        40
Routed  400/400 Partitions, Violations =        40

RedundantVia finished with 40 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      40
        Less than minimum length : 38
        Internal-only types : 2


Total Wire Length =                    559866 micron
Total Number of Contacts =             519193
Total Number of Wires =                397779
Total Number of PtConns =              7310
Total Number of Routed Wires =       397779
Total Routed Wire Length =           559506 micron
Total Number of Routed Contacts =       519193
        Layer          m0 :       5189 micron
        Layer          m1 :      18142 micron
        Layer          m2 :     132675 micron
        Layer          m3 :     156380 micron
        Layer          m4 :      90416 micron
        Layer          m5 :      37586 micron
        Layer          m6 :      50171 micron
        Layer          m7 :      56598 micron
        Layer          m8 :      12709 micron
        Layer          m9 :          0 micron
        Layer         tm1 :          0 micron
        Layer          c4 :          0 micron
        Via         VIA7F :        194
        Via      VIA7F_DA :        227
        Via      VIA7F_DC :       1717
        Via       VIA6A44 :        288
        Via    VIA6A44_DA :        122
        Via    VIA6A44_DB :        321
        Via    VIA6A44_DC :      26401
        Via      VIA5B_DA :        206
        Via      VIA5B_DB :          5
        Via      VIA5B_DC :      24073
        Via   VIA5B_44_DA :          1
        Via   VIA5B_44_DC :        103
        Via   VIA4A_32_DA :        147
        Via   VIA4A_32_DB :         11
        Via   VIA4A_32_DC :      30309
        Via      VIA4C_DC :        486
        Via         VIA3S :          2
        Via         VIA3O :          3
        Via      VIA3C_DB :          1
        Via      VIA3C_DC :        947
        Via   VIA3C_32_DC :      54108
        Via         VIA2A :          9
        Via         VIA2O :         17
        Via      VIA2A_DB :       1582
        Via      VIA2A_DC :     156470
        Via      VIA2C_DA :          1
        Via      VIA2C_DB :         94
        Via      VIA2C_DC :       3595
        Via         VIA1A :         60
        Via         VIA1F :       1799
        Via      VIA1F_PG :          1
        Via      VIA1A_DA :       6257
        Via      VIA1A_DB :       1564
        Via      VIA1A_DC :     183923
        Via        VIA0AX :      17364
        Via        VIA0CX :       1094
        Via         VIA0A :       5670
        Via         VIA0B :         21

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 94.89% (492671 / 519193 vias)
 
    Layer v0         =  0.00% (0      / 24149   vias)
        Un-optimized = 100.00% (24149   vias)
    Layer v1         = 99.04% (191744 / 193604  vias)
        Weight 30    = 95.00% (183923  vias)
        Weight 10    =  4.04% (7821    vias)
        Un-optimized =  0.96% (1860    vias)
    Layer v2         = 99.98% (161742 / 161768  vias)
        Weight 30    = 98.95% (160065  vias)
        Weight 10    =  1.04% (1677    vias)
        Un-optimized =  0.02% (26      vias)
    Layer v3         = 99.99% (55056  / 55061   vias)
        Weight 30    = 99.99% (55055   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.01% (5       vias)
    Layer v4         = 100.00% (30953  / 30953   vias)
        Weight 30    = 99.49% (30795   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v5         = 100.00% (24388  / 24388   vias)
        Weight 30    = 99.13% (24176   vias)
        Weight 10    =  0.87% (212     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v6         = 98.94% (26844  / 27132   vias)
        Weight 30    = 97.31% (26401   vias)
        Weight 10    =  1.63% (443     vias)
        Un-optimized =  1.06% (288     vias)
    Layer v7         = 90.93% (1944   / 2138    vias)
        Weight 30    = 80.31% (1717    vias)
        Weight 10    = 10.62% (227     vias)
        Un-optimized =  9.07% (194     vias)
 
  Total double via conversion rate    =  0.00% (0 / 519193 vias)
 
    Layer v0         =  0.00% (0      / 24149   vias)
    Layer v1         =  0.00% (0      / 193604  vias)
    Layer v2         =  0.00% (0      / 161768  vias)
    Layer v3         =  0.00% (0      / 55061   vias)
    Layer v4         =  0.00% (0      / 30953   vias)
    Layer v5         =  0.00% (0      / 24388   vias)
    Layer v6         =  0.00% (0      / 27132   vias)
    Layer v7         =  0.00% (0      / 2138    vias)
 
  The optimized via conversion rate based on total routed via count = 94.89% (492671 / 519193 vias)
 
    Layer v0         =  0.00% (0      / 24149   vias)
        Un-optimized = 100.00% (24149   vias)
    Layer v1         = 99.04% (191744 / 193604  vias)
        Weight 30    = 95.00% (183923  vias)
        Weight 10    =  4.04% (7821    vias)
        Un-optimized =  0.96% (1860    vias)
    Layer v2         = 99.98% (161742 / 161768  vias)
        Weight 30    = 98.95% (160065  vias)
        Weight 10    =  1.04% (1677    vias)
        Un-optimized =  0.02% (26      vias)
    Layer v3         = 99.99% (55056  / 55061   vias)
        Weight 30    = 99.99% (55055   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.01% (5       vias)
    Layer v4         = 100.00% (30953  / 30953   vias)
        Weight 30    = 99.49% (30795   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v5         = 100.00% (24388  / 24388   vias)
        Weight 30    = 99.13% (24176   vias)
        Weight 10    =  0.87% (212     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v6         = 98.94% (26844  / 27132   vias)
        Weight 30    = 97.31% (26401   vias)
        Weight 10    =  1.63% (443     vias)
        Un-optimized =  1.06% (288     vias)
    Layer v7         = 90.93% (1944   / 2138    vias)
        Weight 30    = 80.31% (1717    vias)
        Weight 10    = 10.62% (227     vias)
        Un-optimized =  9.07% (194     vias)
 

[RedundantVia] Elapsed real time: 0:00:07 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:24
[RedundantVia] Stage (MB): Used   20  Alloctr   20  Proc    0 
[RedundantVia] Total (MB): Used  282  Alloctr  289  Proc 5230 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:57 
[Dr init] Elapsed cpu  time: sys=0:00:02 usr=0:01:29 total=0:01:31
[Dr init] Stage (MB): Used  267  Alloctr  269  Proc    1 
[Dr init] Total (MB): Used  282  Alloctr  289  Proc 5230 
Total number of nets = 59427, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 4 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 14

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 15
      Metal lay (m0)0; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v0)1; maxRatio 2147483647.000 maxPRatio 45.000 maxNRatio 45.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m1)1; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v1)2; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m2)2; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v2)3; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m3)3; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v3)4; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m4)4; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v4)5; maxRatio 2147483647.000 maxPRatio 210.000 maxNRatio 210.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m5)5; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v5)6; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m6)6; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v6)7; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m7)7; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v7)8; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m8)8; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v8)9; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m9)9; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v9)10; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (tm1)10; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (tv1)11; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (c4)11; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 14: non-uniform partition
Routed  1/36 Partitions, Violations =   35
Routed  2/36 Partitions, Violations =   33
Routed  3/36 Partitions, Violations =   33
Routed  4/36 Partitions, Violations =   30
Routed  5/36 Partitions, Violations =   30
Routed  6/36 Partitions, Violations =   29
Routed  7/36 Partitions, Violations =   29
Routed  8/36 Partitions, Violations =   29
Routed  9/36 Partitions, Violations =   26
Routed  10/36 Partitions, Violations =  25
Routed  11/36 Partitions, Violations =  24
Routed  12/36 Partitions, Violations =  24
Routed  13/36 Partitions, Violations =  21
Routed  14/36 Partitions, Violations =  21
Routed  15/36 Partitions, Violations =  21
Routed  16/36 Partitions, Violations =  20
Routed  17/36 Partitions, Violations =  19
Routed  18/36 Partitions, Violations =  17
Routed  19/36 Partitions, Violations =  17
Routed  20/36 Partitions, Violations =  15
Routed  21/36 Partitions, Violations =  13
Routed  22/36 Partitions, Violations =  13
Routed  23/36 Partitions, Violations =  13
Routed  24/36 Partitions, Violations =  13
Routed  25/36 Partitions, Violations =  9
Routed  26/36 Partitions, Violations =  9
Routed  27/36 Partitions, Violations =  9
Routed  28/36 Partitions, Violations =  7
Routed  29/36 Partitions, Violations =  6
Routed  30/36 Partitions, Violations =  5
Routed  31/36 Partitions, Violations =  5
Routed  32/36 Partitions, Violations =  5
Routed  33/36 Partitions, Violations =  0
Routed  34/36 Partitions, Violations =  0
Routed  35/36 Partitions, Violations =  0
Routed  36/36 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 14] Elapsed real time: 0:00:58 
[Iter 14] Elapsed cpu  time: sys=0:00:02 usr=0:01:31 total=0:01:33
[Iter 14] Stage (MB): Used  269  Alloctr  271  Proc    1 
[Iter 14] Total (MB): Used  284  Alloctr  291  Proc 5230 

End DR iteration 14 with 36 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:58 
[DR] Elapsed cpu  time: sys=0:00:02 usr=0:01:31 total=0:01:33
[DR] Stage (MB): Used  259  Alloctr  261  Proc    1 
[DR] Total (MB): Used  274  Alloctr  281  Proc 5230 
[DR: Done] Elapsed real time: 0:00:58 
[DR: Done] Elapsed cpu  time: sys=0:00:02 usr=0:01:31 total=0:01:33
[DR: Done] Stage (MB): Used  257  Alloctr  259  Proc    1 
[DR: Done] Total (MB): Used  272  Alloctr  280  Proc 5230 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    559869 micron
Total Number of Contacts =             519193
Total Number of Wires =                397779
Total Number of PtConns =              7348
Total Number of Routed Wires =       397779
Total Routed Wire Length =           559506 micron
Total Number of Routed Contacts =       519193
        Layer          m0 :       5189 micron
        Layer          m1 :      18142 micron
        Layer          m2 :     132675 micron
        Layer          m3 :     156380 micron
        Layer          m4 :      90416 micron
        Layer          m5 :      37586 micron
        Layer          m6 :      50173 micron
        Layer          m7 :      56598 micron
        Layer          m8 :      12709 micron
        Layer          m9 :          0 micron
        Layer         tm1 :          0 micron
        Layer          c4 :          0 micron
        Via         VIA7F :        194
        Via      VIA7F_DA :        227
        Via      VIA7F_DC :       1717
        Via       VIA6A44 :        288
        Via    VIA6A44_DA :        122
        Via    VIA6A44_DB :        321
        Via    VIA6A44_DC :      26401
        Via      VIA5B_DA :        206
        Via      VIA5B_DB :          5
        Via      VIA5B_DC :      24073
        Via   VIA5B_44_DA :          1
        Via   VIA5B_44_DC :        103
        Via   VIA4A_32_DA :        147
        Via   VIA4A_32_DB :         11
        Via   VIA4A_32_DC :      30309
        Via      VIA4C_DC :        486
        Via         VIA3S :          2
        Via         VIA3O :          3
        Via      VIA3C_DB :          1
        Via      VIA3C_DC :        947
        Via   VIA3C_32_DC :      54108
        Via         VIA2A :          9
        Via         VIA2O :         17
        Via      VIA2A_DB :       1582
        Via      VIA2A_DC :     156470
        Via      VIA2C_DA :          1
        Via      VIA2C_DB :         94
        Via      VIA2C_DC :       3595
        Via         VIA1A :         60
        Via         VIA1F :       1799
        Via      VIA1F_PG :          1
        Via      VIA1A_DA :       6257
        Via      VIA1A_DB :       1564
        Via      VIA1A_DC :     183923
        Via        VIA0AX :      17364
        Via        VIA0CX :       1094
        Via         VIA0A :       5670
        Via         VIA0B :         21

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 94.89% (492671 / 519193 vias)
 
    Layer v0         =  0.00% (0      / 24149   vias)
        Un-optimized = 100.00% (24149   vias)
    Layer v1         = 99.04% (191744 / 193604  vias)
        Weight 30    = 95.00% (183923  vias)
        Weight 10    =  4.04% (7821    vias)
        Un-optimized =  0.96% (1860    vias)
    Layer v2         = 99.98% (161742 / 161768  vias)
        Weight 30    = 98.95% (160065  vias)
        Weight 10    =  1.04% (1677    vias)
        Un-optimized =  0.02% (26      vias)
    Layer v3         = 99.99% (55056  / 55061   vias)
        Weight 30    = 99.99% (55055   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.01% (5       vias)
    Layer v4         = 100.00% (30953  / 30953   vias)
        Weight 30    = 99.49% (30795   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v5         = 100.00% (24388  / 24388   vias)
        Weight 30    = 99.13% (24176   vias)
        Weight 10    =  0.87% (212     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v6         = 98.94% (26844  / 27132   vias)
        Weight 30    = 97.31% (26401   vias)
        Weight 10    =  1.63% (443     vias)
        Un-optimized =  1.06% (288     vias)
    Layer v7         = 90.93% (1944   / 2138    vias)
        Weight 30    = 80.31% (1717    vias)
        Weight 10    = 10.62% (227     vias)
        Un-optimized =  9.07% (194     vias)
 
  Total double via conversion rate    =  0.00% (0 / 519193 vias)
 
    Layer v0         =  0.00% (0      / 24149   vias)
    Layer v1         =  0.00% (0      / 193604  vias)
    Layer v2         =  0.00% (0      / 161768  vias)
    Layer v3         =  0.00% (0      / 55061   vias)
    Layer v4         =  0.00% (0      / 30953   vias)
    Layer v5         =  0.00% (0      / 24388   vias)
    Layer v6         =  0.00% (0      / 27132   vias)
    Layer v7         =  0.00% (0      / 2138    vias)
 
  The optimized via conversion rate based on total routed via count = 94.89% (492671 / 519193 vias)
 
    Layer v0         =  0.00% (0      / 24149   vias)
        Un-optimized = 100.00% (24149   vias)
    Layer v1         = 99.04% (191744 / 193604  vias)
        Weight 30    = 95.00% (183923  vias)
        Weight 10    =  4.04% (7821    vias)
        Un-optimized =  0.96% (1860    vias)
    Layer v2         = 99.98% (161742 / 161768  vias)
        Weight 30    = 98.95% (160065  vias)
        Weight 10    =  1.04% (1677    vias)
        Un-optimized =  0.02% (26      vias)
    Layer v3         = 99.99% (55056  / 55061   vias)
        Weight 30    = 99.99% (55055   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.01% (5       vias)
    Layer v4         = 100.00% (30953  / 30953   vias)
        Weight 30    = 99.49% (30795   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v5         = 100.00% (24388  / 24388   vias)
        Weight 30    = 99.13% (24176   vias)
        Weight 10    =  0.87% (212     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v6         = 98.94% (26844  / 27132   vias)
        Weight 30    = 97.31% (26401   vias)
        Weight 10    =  1.63% (443     vias)
        Un-optimized =  1.06% (288     vias)
    Layer v7         = 90.93% (1944   / 2138    vias)
        Weight 30    = 80.31% (1717    vias)
        Weight 10    = 10.62% (227     vias)
        Un-optimized =  9.07% (194     vias)
 

Total number of nets = 59427
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
[DBOUT] Elapsed real time: 0:00:03 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DBOUT] Stage (MB): Used -246  Alloctr -248  Proc    0 
[DBOUT] Total (MB): Used   25  Alloctr   31  Proc 5230 
Information: RC extraction has been freed. (PSYN-503)
==>INFORMATION: P_source_if_exists: incr_eco_detail_route.tcl : END Tue Mar 31 05:37:15 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:08:01 hrs : CPU RUNTIME in (hh:mm:ss) : 00:14:19 hrs : MEMORY : 4540560 KB
#INFO-MSG==>  Time to run substep incr_eco_detail_route in (hh:mm:ss) : 00:08:01 hrs
#INFO-MSG==>  Executing substep opportunistic_local_fiducial_place
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/opportunistic_local_fiducial_place.tcl : START Tue Mar 31 05:37:16 MST 2015
#INFO-MSG==>  Working on d04qfd02nnz00 cells insertion ...
Insert Local Fiducial Start time: Tue Mar 31 05:37:16 2015
 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 1 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 12 routable metal layers
    Top most routable layer is set to be metal9
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
  Reading netlist information from DB ...
    59252 placeable cells
    0 cover cells
    1039 IO cells/pins
    2642 fixed core/macro cells
    62933 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <core> has 0 vertical and 760 horizontal rows
    array <bonuscore> has 0 vertical and 760 horizontal rows
    array <core2h> has 0 vertical and 760 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    1140 rows didn't pass legal unit tile check and skipped
    72 hard placement blockages
    24 route guides
    4385 pre-routes for placement blockage/checking
    3085 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
    tracks of layer 1 are not even
    tracks of layer 3 are not even
    tracks of layer 4 are not even
    tracks of layer 5 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
    tracks of layer 8 are not even
    tracks of layer 9 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell d04tap02ldz05 bounding box not multiple of tile. (APL-026)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
NOTE: the following cells are either overlapped, 
      placed not exactly on row, or placed out of filling area:
>> check_ecc_alu0/U2787
>> check_ecc_alu0/U2786
>> check_ecc_alu0/U2761
>> check_ecc_alu0/U2759
>> cts2558
>> cts2557
>> cts2548
>> check_ecc_alu0/U1472
>> check_ecc_alu0/U1082
>> check_ecc_alu0/U1064
    Pass II: mark placed cells
Warning: ref cell d04bar01nnz64 use different unit tile bonuscore
Warning: ref cell d04tap02ldz05 use different unit tile core2h
    split into 3853 row segments
  Processing filler cells...
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <d04qfd02nnz00> and connecting PG nets...
    The first filler cell name is xofiller_post_route_fiducial__d04qfd02nnz00_1
    The last filler cell name is xofiller_post_route_fiducial__d04qfd02nnz00_54102
    54102 filler cells with master <d04qfd02nnz00> were inserted
=== End of Filler Cell Insertion ===


-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                108204 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  108204 (MW-339)
Warning: Undo stack cleared by command 'insert_stdcell_filler' (HDUEDIT-104)
Cell Min-Routing-Layer = m0
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
track auto-fill added 2 tracks on m0
track auto-fill added 1 tracks on m1
track auto-fill added 0 tracks on m2
track auto-fill added 0 tracks on m3
track auto-fill added 0 tracks on m4
track auto-fill added 0 tracks on m5
track auto-fill added 1 tracks on m6
track auto-fill added 1 tracks on m7
track auto-fill added 203 tracks on m8
track auto-fill added 2 tracks on m9
track auto-fill added 2 tracks on tm1
track auto-fill added 2 tracks on c4
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer tv1:
  TV1A
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Total number of nets = 59427, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
soft rule shld_1 is redundant
soft rule shld_3 is redundant
[DBIn Done] Elapsed real time: 0:00:07 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[DBIn Done] Stage (MB): Used  200  Alloctr  204  Proc    0 
[DBIn Done] Total (MB): Used  221  Alloctr  230  Proc 5230 
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.001000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        true                
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {{d04gnc01lnz00} }  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        true                
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {}                  
-save_cell_prefix                                       :        DR                  
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used  239  Alloctr  246  Proc 5230 
Warning: 198 standard cell PG pins connected to net NULL and not PG. (ZRT-416)

Begin Filler DRC check ...

Information: Using 4 threads for routing. (ZRT-444)
Partition 1, Fillers with Violations = 8
Partition 5, Fillers with Violations = 0
Partition 3, Fillers with Violations = 9
Partition 9, Fillers with Violations = 0
Partition 7, Fillers with Violations = 8
Partition 11, Fillers with Violations = 0
Partition 4, Fillers with Violations = 13
Partition 10, Fillers with Violations = 0
Partition 6, Fillers with Violations = 3
Partition 2, Fillers with Violations = 5
Partition 8, Fillers with Violations = 0
Partition 12, Fillers with Violations = 0
Partition 14, Fillers with Violations = 0
Partition 18, Fillers with Violations = 0
Partition 16, Fillers with Violations = 0
Partition 20, Fillers with Violations = 10
Partition 15, Fillers with Violations = 0
Partition 13, Fillers with Violations = 0
Partition 17, Fillers with Violations = 0
Partition 19, Fillers with Violations = 0
Partition 23, Fillers with Violations = 1
Partition 21, Fillers with Violations = 5
Partition 25, Fillers with Violations = 10
Partition 27, Fillers with Violations = 8
Partition 29, Fillers with Violations = 1
Partition 22, Fillers with Violations = 2
Partition 24, Fillers with Violations = 4
Partition 28, Fillers with Violations = 6
Partition 26, Fillers with Violations = 12
Partition 36, Fillers with Violations = 0
Partition 32, Fillers with Violations = 0
Partition 34, Fillers with Violations = 0
Partition 30, Fillers with Violations = 0
Partition 37, Fillers with Violations = 0
Partition 33, Fillers with Violations = 0
Partition 35, Fillers with Violations = 0
Partition 31, Fillers with Violations = 0
Partition 38, Fillers with Violations = 0
Partition 39, Fillers with Violations = 8
Partition 41, Fillers with Violations = 4
Partition 43, Fillers with Violations = 8
Partition 45, Fillers with Violations = 4
Partition 47, Fillers with Violations = 6
Partition 42, Fillers with Violations = 1
Partition 44, Fillers with Violations = 3
Partition 40, Fillers with Violations = 6
Partition 48, Fillers with Violations = 1
Partition 46, Fillers with Violations = 5
Partition 54, Fillers with Violations = 0
Partition 50, Fillers with Violations = 0
Partition 52, Fillers with Violations = 0
Partition 51, Fillers with Violations = 0
Partition 56, Fillers with Violations = 0
Partition 49, Fillers with Violations = 0
Partition 58, Fillers with Violations = 4
Partition 53, Fillers with Violations = 0
Partition 55, Fillers with Violations = 0
Partition 57, Fillers with Violations = 0
Partition 60, Fillers with Violations = 3
Partition 62, Fillers with Violations = 4
Partition 64, Fillers with Violations = 9
Partition 66, Fillers with Violations = 8
Partition 68, Fillers with Violations = 0
Partition 65, Fillers with Violations = 3
Partition 59, Fillers with Violations = 4
Partition 63, Fillers with Violations = 10
Partition 61, Fillers with Violations = 7
Partition 69, Fillers with Violations = 0
Partition 71, Fillers with Violations = 0
Partition 73, Fillers with Violations = 0
Partition 75, Fillers with Violations = 0
Partition 67, Fillers with Violations = 3
Partition 77, Fillers with Violations = 8
Partition 72, Fillers with Violations = 0
Partition 78, Fillers with Violations = 5
Partition 74, Fillers with Violations = 0
Partition 76, Fillers with Violations = 0
Partition 70, Fillers with Violations = 0
Partition 81, Fillers with Violations = 2
Partition 85, Fillers with Violations = 9
Partition 79, Fillers with Violations = 7
Partition 83, Fillers with Violations = 4
Partition 87, Fillers with Violations = 0
Partition 80, Fillers with Violations = 2
Partition 89, Fillers with Violations = 0
Partition 86, Fillers with Violations = 5
Partition 82, Fillers with Violations = 9
Partition 84, Fillers with Violations = 4
Partition 90, Fillers with Violations = 0
Partition 88, Fillers with Violations = 0
Partition 92, Fillers with Violations = 0
Partition 96, Fillers with Violations = 4
Partition 98, Fillers with Violations = 8
Partition 94, Fillers with Violations = 0
Partition 99, Fillers with Violations = 9
Partition 91, Fillers with Violations = 0
Partition 93, Fillers with Violations = 0
Partition 95, Fillers with Violations = 0
Partition 97, Fillers with Violations = 23
Partition 100, Fillers with Violations = 20
Partition 108, Fillers with Violations = 0
Partition 106, Fillers with Violations = 0
Partition 102, Fillers with Violations = 1
Partition 104, Fillers with Violations = 7
Partition 109, Fillers with Violations = 0
Partition 107, Fillers with Violations = 0
Partition 105, Fillers with Violations = 0
Partition 101, Fillers with Violations = 1
Partition 114, Fillers with Violations = 0
Partition 112, Fillers with Violations = 0
Partition 103, Fillers with Violations = 4
Partition 110, Fillers with Violations = 0
Partition 115, Fillers with Violations = 11
Partition 111, Fillers with Violations = 0
Partition 113, Fillers with Violations = 0
Partition 119, Fillers with Violations = 14
Partition 117, Fillers with Violations = 39
Partition 123, Fillers with Violations = 11
Partition 125, Fillers with Violations = 0
Partition 121, Fillers with Violations = 6
Partition 118, Fillers with Violations = 24
Partition 124, Fillers with Violations = 4
Partition 116, Fillers with Violations = 17
Partition 122, Fillers with Violations = 3
Partition 120, Fillers with Violations = 5
Partition 126, Fillers with Violations = 0
Partition 128, Fillers with Violations = 0
Partition 132, Fillers with Violations = 0
Partition 130, Fillers with Violations = 0
Partition 134, Fillers with Violations = 9
Partition 127, Fillers with Violations = 0
Partition 133, Fillers with Violations = 0
Partition 131, Fillers with Violations = 0
Partition 135, Fillers with Violations = 0
Partition 129, Fillers with Violations = 0
Partition 137, Fillers with Violations = 10
Partition 139, Fillers with Violations = 13
Partition 141, Fillers with Violations = 3
Partition 136, Fillers with Violations = 8
Partition 143, Fillers with Violations = 9
Partition 138, Fillers with Violations = 4
Partition 145, Fillers with Violations = 3
Partition 147, Fillers with Violations = 0
Partition 140, Fillers with Violations = 12
Partition 142, Fillers with Violations = 9
Partition 144, Fillers with Violations = 8
Partition 148, Fillers with Violations = 0
Partition 150, Fillers with Violations = 0
Partition 152, Fillers with Violations = 0
Partition 151, Fillers with Violations = 0
Partition 146, Fillers with Violations = 0
Partition 149, Fillers with Violations = 0
Partition 155, Fillers with Violations = 2
Partition 153, Fillers with Violations = 11
Partition 157, Fillers with Violations = 13
Partition 161, Fillers with Violations = 9
Partition 159, Fillers with Violations = 8
Partition 154, Fillers with Violations = 4
Partition 162, Fillers with Violations = 3
Partition 156, Fillers with Violations = 9
Partition 158, Fillers with Violations = 5
Partition 165, Fillers with Violations = 0
Partition 163, Fillers with Violations = 5
Partition 168, Fillers with Violations = 0
Partition 160, Fillers with Violations = 13
Partition 166, Fillers with Violations = 0
Partition 169, Fillers with Violations = 0
Partition 171, Fillers with Violations = 0
Partition 164, Fillers with Violations = 3
Partition 172, Fillers with Violations = 7
Partition 167, Fillers with Violations = 0
Partition 174, Fillers with Violations = 4
Partition 176, Fillers with Violations = 9
Partition 170, Fillers with Violations = 0
Partition 173, Fillers with Violations = 1
Partition 178, Fillers with Violations = 6
Partition 175, Fillers with Violations = 2
Partition 180, Fillers with Violations = 6
Partition 182, Fillers with Violations = 12
Partition 177, Fillers with Violations = 4
Partition 184, Fillers with Violations = 0
Partition 179, Fillers with Violations = 9
Partition 186, Fillers with Violations = 0
Partition 181, Fillers with Violations = 6
Partition 183, Fillers with Violations = 12
Partition 190, Fillers with Violations = 0
Partition 185, Fillers with Violations = 0
Partition 188, Fillers with Violations = 0
Partition 191, Fillers with Violations = 18
Partition 187, Fillers with Violations = 0
Partition 193, Fillers with Violations = 20
Partition 189, Fillers with Violations = 0
Partition 195, Fillers with Violations = 2
Partition 192, Fillers with Violations = 0
Partition 197, Fillers with Violations = 11
Partition 199, Fillers with Violations = 5
Partition 194, Fillers with Violations = 9
Partition 201, Fillers with Violations = 5
Partition 196, Fillers with Violations = 6
Partition 198, Fillers with Violations = 2
Partition 203, Fillers with Violations = 6
Partition 207, Fillers with Violations = 0
Partition 200, Fillers with Violations = 5
Partition 202, Fillers with Violations = 4
Partition 205, Fillers with Violations = 0
Partition 208, Fillers with Violations = 0
Partition 204, Fillers with Violations = 0
Partition 210, Fillers with Violations = 16
Partition 209, Fillers with Violations = 0
Partition 206, Fillers with Violations = 0
Partition 214, Fillers with Violations = 11
Partition 212, Fillers with Violations = 13
Partition 216, Fillers with Violations = 1
Partition 218, Fillers with Violations = 9
Partition 220, Fillers with Violations = 5
Partition 211, Fillers with Violations = 10
Partition 215, Fillers with Violations = 16
Partition 213, Fillers with Violations = 15
Partition 217, Fillers with Violations = 6
Partition 219, Fillers with Violations = 2
Partition 225, Fillers with Violations = 0
Partition 221, Fillers with Violations = 12
Partition 223, Fillers with Violations = 0
Partition 227, Fillers with Violations = 0
Partition 229, Fillers with Violations = 12
Partition 222, Fillers with Violations = 2
Partition 224, Fillers with Violations = 0
Partition 228, Fillers with Violations = 0
Partition 230, Fillers with Violations = 18
Partition 232, Fillers with Violations = 11
Partition 226, Fillers with Violations = 0
Partition 236, Fillers with Violations = 7
Partition 234, Fillers with Violations = 20
Partition 231, Fillers with Violations = 12
Partition 238, Fillers with Violations = 2
Partition 240, Fillers with Violations = 5
Partition 242, Fillers with Violations = 0
Partition 233, Fillers with Violations = 8
Partition 237, Fillers with Violations = 2
Partition 239, Fillers with Violations = 11
Partition 235, Fillers with Violations = 6
Partition 241, Fillers with Violations = 8
Partition 243, Fillers with Violations = 0
Partition 248, Fillers with Violations = 6
Partition 247, Fillers with Violations = 0
Partition 250, Fillers with Violations = 29
Partition 245, Fillers with Violations = 0
Partition 252, Fillers with Violations = 0
Partition 244, Fillers with Violations = 0
Partition 254, Fillers with Violations = 6
Partition 246, Fillers with Violations = 0
Partition 249, Fillers with Violations = 0
Partition 251, Fillers with Violations = 26
Partition 256, Fillers with Violations = 5
Partition 253, Fillers with Violations = 14
Partition 258, Fillers with Violations = 4
Partition 262, Fillers with Violations = 0
Partition 255, Fillers with Violations = 2
Partition 260, Fillers with Violations = 11
Partition 257, Fillers with Violations = 4
Partition 265, Fillers with Violations = 0
Partition 259, Fillers with Violations = 4
Partition 263, Fillers with Violations = 0
Partition 266, Fillers with Violations = 0
Partition 261, Fillers with Violations = 0
Partition 269, Fillers with Violations = 9
Partition 264, Fillers with Violations = 0
Partition 267, Fillers with Violations = 0
Partition 271, Fillers with Violations = 0
Partition 273, Fillers with Violations = 9
Partition 268, Fillers with Violations = 0
Partition 275, Fillers with Violations = 5
Partition 270, Fillers with Violations = 3
Partition 274, Fillers with Violations = 4
Partition 277, Fillers with Violations = 4
Partition 272, Fillers with Violations = 7
Partition 279, Fillers with Violations = 3
Partition 283, Fillers with Violations = 0
Partition 281, Fillers with Violations = 0
Partition 276, Fillers with Violations = 7
Partition 278, Fillers with Violations = 12
Partition 284, Fillers with Violations = 0
Partition 282, Fillers with Violations = 0
Partition 285, Fillers with Violations = 0
Partition 280, Fillers with Violations = 0
Partition 290, Fillers with Violations = 8
Partition 288, Fillers with Violations = 0
Partition 286, Fillers with Violations = 0
Partition 294, Fillers with Violations = 7
Partition 292, Fillers with Violations = 8
Partition 295, Fillers with Violations = 3
Partition 289, Fillers with Violations = 1
Partition 291, Fillers with Violations = 5
Partition 287, Fillers with Violations = 0
Partition 296, Fillers with Violations = 10
Partition 298, Fillers with Violations = 0
Partition 293, Fillers with Violations = 10
Partition 302, Fillers with Violations = 0
Partition 304, Fillers with Violations = 0
Partition 305, Fillers with Violations = 0
Partition 297, Fillers with Violations = 15
Partition 300, Fillers with Violations = 0
Partition 306, Fillers with Violations = 0
Partition 303, Fillers with Violations = 0
Partition 301, Fillers with Violations = 0
Partition 309, Fillers with Violations = 0
Partition 307, Fillers with Violations = 0
Partition 299, Fillers with Violations = 0
Partition 313, Fillers with Violations = 2
Partition 311, Fillers with Violations = 0
Partition 315, Fillers with Violations = 6
Partition 312, Fillers with Violations = 0
Partition 308, Fillers with Violations = 0
Partition 310, Fillers with Violations = 0
Partition 319, Fillers with Violations = 0
Partition 317, Fillers with Violations = 0
Partition 321, Fillers with Violations = 0
Partition 314, Fillers with Violations = 4
Partition 316, Fillers with Violations = 1
Partition 318, Fillers with Violations = 0
Partition 323, Fillers with Violations = 0
Partition 324, Fillers with Violations = 0
Partition 320, Fillers with Violations = 0
Partition 322, Fillers with Violations = 0
Partition 326, Fillers with Violations = 0
Partition 328, Fillers with Violations = 0
Partition 330, Fillers with Violations = 0
Partition 325, Fillers with Violations = 0
Partition 332, Fillers with Violations = 0
Partition 327, Fillers with Violations = 0
Partition 334, Fillers with Violations = 0
Partition 331, Fillers with Violations = 0
Partition 329, Fillers with Violations = 0
Partition 336, Fillers with Violations = 0
Partition 338, Fillers with Violations = 0
Partition 333, Fillers with Violations = 0
Partition 335, Fillers with Violations = 0
Partition 342, Fillers with Violations = 0
Partition 337, Fillers with Violations = 0
Partition 340, Fillers with Violations = 0
Partition 345, Fillers with Violations = 0
Partition 343, Fillers with Violations = 0
Partition 347, Fillers with Violations = 0
Partition 339, Fillers with Violations = 0
Partition 341, Fillers with Violations = 0
Partition 348, Fillers with Violations = 0
Partition 346, Fillers with Violations = 0
Partition 344, Fillers with Violations = 0
Partition 352, Fillers with Violations = 0
Partition 358, Fillers with Violations = 0
Partition 354, Fillers with Violations = 0
Partition 350, Fillers with Violations = 0
Partition 356, Fillers with Violations = 0
Partition 349, Fillers with Violations = 0
Partition 359, Fillers with Violations = 0
Partition 355, Fillers with Violations = 0
Partition 351, Fillers with Violations = 0
Partition 357, Fillers with Violations = 1
Partition 353, Fillers with Violations = 0
Partition 360, Fillers with Violations = 0
Partition 361, Fillers with Violations = 0
[End Removing Filler Cells] Elapsed real time: 0:00:12 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:35 total=0:00:35
[End Removing Filler Cells] Stage (MB): Used   -5  Alloctr   -4  Proc    0 
[End Removing Filler Cells] Total (MB): Used  234  Alloctr  242  Proc 5230 
Updating the database ...
Delete xofiller_post_route_fiducial__d04qfd02nnz00_147 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_150 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_423 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_424 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_425 due to Diff net via-cut spacing violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_426 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_427 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_429 due to Diff net spacing violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_431 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_432 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_434 due to Diff net via-cut spacing violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_841 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_982 due to Diff net via-cut spacing violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_1302 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_1305 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_1306 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_1626 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_1627 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_1629 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_1630 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_1787 due to Diff net spacing violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_1945 due to Enclosed via spacing violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_2265 due to Diff net via-cut spacing violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_2266 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_2267 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_2268 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_2420 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_2421 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_2502 due to Diff net via-cut spacing violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_2503 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_2504 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_2650 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_2715 due to Diff net via-cut spacing violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_2855 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_2859 due to Enclosed via spacing violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_2860 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_2993 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_3058 due to Diff net via-cut spacing violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_3121 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_3188 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_3190 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_3253 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_3255 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_3257 due to Diff net spacing violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_3258 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_3324 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_3644 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_3647 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_3648 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd02nnz00_3772 due to Short violation
Reporting for the first 50 deleted cells
Deleted 1311 cell instances
[DBOUT] Elapsed real time: 0:00:08 
[DBOUT] Elapsed cpu  time: sys=0:00:01 usr=0:00:06 total=0:00:08
[DBOUT] Stage (MB): Used -208  Alloctr -210  Proc    0 
[DBOUT] Total (MB): Used   23  Alloctr   29  Proc 5230 
Information: RC extraction has been freed. (PSYN-503)
#INFO-MSG==>  Processed 10000 fiducials
#INFO-MSG==>  Processed 20000 fiducials
#INFO-MSG==>  Processed 30000 fiducials
#INFO-MSG==>  Processed 40000 fiducials
#INFO-MSG==>  Processed 50000 fiducials
#INFO-MSG==>  Inserted 1245 fiducial cell: d04qfd02nnz00 to keep
Insert Local Fiducial Runtime(hh:mm:ss) 00:01:05 
#INFO-MSG==>  Working on d04qfd01ndz00 cells insertion ...
Insert Local Fiducial Start time: Tue Mar 31 05:38:21 2015
 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 1 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 12 routable metal layers
    Top most routable layer is set to be metal9
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
  Reading netlist information from DB ...
    60497 placeable cells
    0 cover cells
    1039 IO cells/pins
    2642 fixed core/macro cells
    64178 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <core> has 0 vertical and 760 horizontal rows
    array <bonuscore> has 0 vertical and 760 horizontal rows
    array <core2h> has 0 vertical and 760 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    1140 rows didn't pass legal unit tile check and skipped
    72 hard placement blockages
    24 route guides
    4385 pre-routes for placement blockage/checking
    3085 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
    tracks of layer 1 are not even
    tracks of layer 3 are not even
    tracks of layer 4 are not even
    tracks of layer 5 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
    tracks of layer 8 are not even
    tracks of layer 9 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell d04tap02ldz05 bounding box not multiple of tile. (APL-026)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
NOTE: the following cells are either overlapped, 
      placed not exactly on row, or placed out of filling area:
>> check_ecc_alu0/U2787
>> check_ecc_alu0/U2786
>> check_ecc_alu0/U2761
>> check_ecc_alu0/U2759
>> cts2558
>> cts2557
>> cts2548
>> check_ecc_alu0/U1472
>> check_ecc_alu0/U1082
>> check_ecc_alu0/U1064
    Pass II: mark placed cells
Warning: ref cell d04bar01nnz64 use different unit tile bonuscore
Warning: ref cell d04tap02ldz05 use different unit tile core2h
    split into 3853 row segments
  Processing filler cells...
... design style 1
... number of base array 1 0
INFO:... use original rows...
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <d04qfd01ndz00> and connecting PG nets...
    The first filler cell name is xofiller_post_route_fiducial__d04qfd01ndz00_1
    The last filler cell name is xofiller_post_route_fiducial__d04qfd01ndz00_51869
    51869 filler cells with master <d04qfd01ndz00> were inserted
=== End of Filler Cell Insertion ===


-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                103738 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  103738 (MW-339)
Warning: Undo stack cleared by command 'insert_stdcell_filler' (HDUEDIT-104)
Cell Min-Routing-Layer = m0
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
track auto-fill added 2 tracks on m0
track auto-fill added 1 tracks on m1
track auto-fill added 0 tracks on m2
track auto-fill added 0 tracks on m3
track auto-fill added 0 tracks on m4
track auto-fill added 0 tracks on m5
track auto-fill added 1 tracks on m6
track auto-fill added 1 tracks on m7
track auto-fill added 203 tracks on m8
track auto-fill added 2 tracks on m9
track auto-fill added 2 tracks on tm1
track auto-fill added 2 tracks on c4
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer tv1:
  TV1A
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Total number of nets = 59427, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
soft rule shld_1 is redundant
soft rule shld_3 is redundant
[DBIn Done] Elapsed real time: 0:00:07 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[DBIn Done] Stage (MB): Used  200  Alloctr  204  Proc    0 
[DBIn Done] Total (MB): Used  224  Alloctr  234  Proc 5230 
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.001000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        true                
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {{d04gnc01lnz00} }  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        true                
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {}                  
-save_cell_prefix                                       :        DR                  
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used  243  Alloctr  250  Proc 5230 
Warning: 198 standard cell PG pins connected to net NULL and not PG. (ZRT-416)

Begin Filler DRC check ...

Information: Using 4 threads for routing. (ZRT-444)
Partition 3, Fillers with Violations = 11
Partition 1, Fillers with Violations = 10
Partition 5, Fillers with Violations = 1
Partition 2, Fillers with Violations = 2
Partition 9, Fillers with Violations = 0
Partition 11, Fillers with Violations = 0
Partition 4, Fillers with Violations = 10
Partition 7, Fillers with Violations = 5
Partition 15, Fillers with Violations = 0
Partition 13, Fillers with Violations = 0
Partition 8, Fillers with Violations = 1
Partition 6, Fillers with Violations = 3
Partition 10, Fillers with Violations = 0
Partition 12, Fillers with Violations = 0
Partition 14, Fillers with Violations = 0
Partition 20, Fillers with Violations = 3
Partition 18, Fillers with Violations = 0
Partition 22, Fillers with Violations = 6
Partition 24, Fillers with Violations = 8
Partition 16, Fillers with Violations = 0
Partition 19, Fillers with Violations = 0
Partition 21, Fillers with Violations = 3
Partition 23, Fillers with Violations = 5
Partition 25, Fillers with Violations = 7
Partition 17, Fillers with Violations = 0
Partition 27, Fillers with Violations = 7
Partition 29, Fillers with Violations = 0
Partition 26, Fillers with Violations = 8
Partition 31, Fillers with Violations = 0
Partition 33, Fillers with Violations = 0
Partition 28, Fillers with Violations = 8
Partition 30, Fillers with Violations = 0
Partition 35, Fillers with Violations = 0
Partition 32, Fillers with Violations = 0
Partition 39, Fillers with Violations = 6
Partition 41, Fillers with Violations = 7
Partition 43, Fillers with Violations = 9
Partition 37, Fillers with Violations = 0
Partition 34, Fillers with Violations = 0
Partition 40, Fillers with Violations = 8
Partition 42, Fillers with Violations = 0
Partition 36, Fillers with Violations = 0
Partition 44, Fillers with Violations = 1
Partition 46, Fillers with Violations = 4
Partition 48, Fillers with Violations = 1
Partition 38, Fillers with Violations = 0
Partition 45, Fillers with Violations = 5
Partition 54, Fillers with Violations = 0
Partition 50, Fillers with Violations = 0
Partition 47, Fillers with Violations = 4
Partition 52, Fillers with Violations = 0
Partition 55, Fillers with Violations = 0
Partition 57, Fillers with Violations = 0
Partition 51, Fillers with Violations = 0
Partition 49, Fillers with Violations = 0
Partition 58, Fillers with Violations = 3
Partition 60, Fillers with Violations = 3
Partition 53, Fillers with Violations = 0
Partition 62, Fillers with Violations = 1
Partition 56, Fillers with Violations = 0
Partition 64, Fillers with Violations = 11
Partition 59, Fillers with Violations = 1
Partition 61, Fillers with Violations = 5
Partition 66, Fillers with Violations = 10
Partition 63, Fillers with Violations = 9
Partition 65, Fillers with Violations = 1
Partition 68, Fillers with Violations = 0
Partition 72, Fillers with Violations = 0
Partition 70, Fillers with Violations = 0
Partition 67, Fillers with Violations = 1
Partition 74, Fillers with Violations = 0
Partition 76, Fillers with Violations = 0
Partition 71, Fillers with Violations = 0
Partition 69, Fillers with Violations = 0
Partition 73, Fillers with Violations = 0
Partition 77, Fillers with Violations = 5
Partition 75, Fillers with Violations = 0
Partition 81, Fillers with Violations = 9
Partition 83, Fillers with Violations = 8
Partition 79, Fillers with Violations = 5
Partition 85, Fillers with Violations = 7
Partition 87, Fillers with Violations = 0
Partition 82, Fillers with Violations = 10
Partition 78, Fillers with Violations = 5
Partition 80, Fillers with Violations = 2
Partition 84, Fillers with Violations = 5
Partition 90, Fillers with Violations = 0
Partition 86, Fillers with Violations = 4
Partition 88, Fillers with Violations = 0
Partition 96, Fillers with Violations = 4
Partition 94, Fillers with Violations = 0
Partition 97, Fillers with Violations = 14
Partition 98, Fillers with Violations = 6
Partition 92, Fillers with Violations = 0
Partition 95, Fillers with Violations = 0
Partition 89, Fillers with Violations = 0
Partition 99, Fillers with Violations = 6
Partition 101, Fillers with Violations = 3
Partition 91, Fillers with Violations = 0
Partition 93, Fillers with Violations = 0
Partition 103, Fillers with Violations = 3
Partition 100, Fillers with Violations = 10
Partition 105, Fillers with Violations = 0
Partition 102, Fillers with Violations = 0
Partition 107, Fillers with Violations = 0
Partition 104, Fillers with Violations = 3
Partition 109, Fillers with Violations = 0
Partition 111, Fillers with Violations = 0
Partition 108, Fillers with Violations = 0
Partition 115, Fillers with Violations = 7
Partition 106, Fillers with Violations = 0
Partition 116, Fillers with Violations = 7
Partition 113, Fillers with Violations = 0
Partition 110, Fillers with Violations = 0
Partition 118, Fillers with Violations = 11
Partition 114, Fillers with Violations = 0
Partition 120, Fillers with Violations = 7
Partition 117, Fillers with Violations = 15
Partition 122, Fillers with Violations = 2
Partition 112, Fillers with Violations = 0
Partition 119, Fillers with Violations = 4
Partition 124, Fillers with Violations = 3
Partition 121, Fillers with Violations = 5
Partition 126, Fillers with Violations = 0
Partition 123, Fillers with Violations = 6
Partition 129, Fillers with Violations = 0
Partition 125, Fillers with Violations = 0
Partition 127, Fillers with Violations = 0
Partition 131, Fillers with Violations = 0
Partition 134, Fillers with Violations = 14
Partition 133, Fillers with Violations = 0
Partition 128, Fillers with Violations = 0
Partition 135, Fillers with Violations = 4
Partition 137, Fillers with Violations = 7
Partition 130, Fillers with Violations = 0
Partition 136, Fillers with Violations = 9
Partition 139, Fillers with Violations = 11
Partition 141, Fillers with Violations = 2
Partition 132, Fillers with Violations = 0
Partition 138, Fillers with Violations = 4
Partition 140, Fillers with Violations = 8
Partition 145, Fillers with Violations = 2
Partition 143, Fillers with Violations = 5
Partition 151, Fillers with Violations = 0
Partition 142, Fillers with Violations = 2
Partition 147, Fillers with Violations = 0
Partition 144, Fillers with Violations = 2
Partition 149, Fillers with Violations = 0
Partition 146, Fillers with Violations = 0
Partition 148, Fillers with Violations = 0
Partition 152, Fillers with Violations = 0
Partition 153, Fillers with Violations = 18
Partition 155, Fillers with Violations = 5
Partition 157, Fillers with Violations = 10
Partition 159, Fillers with Violations = 2
Partition 150, Fillers with Violations = 0
Partition 158, Fillers with Violations = 2
Partition 154, Fillers with Violations = 6
Partition 156, Fillers with Violations = 6
Partition 162, Fillers with Violations = 1
Partition 160, Fillers with Violations = 6
Partition 164, Fillers with Violations = 2
Partition 168, Fillers with Violations = 0
Partition 163, Fillers with Violations = 10
Partition 166, Fillers with Violations = 0
Partition 161, Fillers with Violations = 5
Partition 165, Fillers with Violations = 0
Partition 169, Fillers with Violations = 0
Partition 171, Fillers with Violations = 0
Partition 174, Fillers with Violations = 2
Partition 167, Fillers with Violations = 0
Partition 172, Fillers with Violations = 8
Partition 175, Fillers with Violations = 4
Partition 177, Fillers with Violations = 3
Partition 170, Fillers with Violations = 0
Partition 179, Fillers with Violations = 8
Partition 176, Fillers with Violations = 7
Partition 173, Fillers with Violations = 3
Partition 181, Fillers with Violations = 2
Partition 178, Fillers with Violations = 3
Partition 183, Fillers with Violations = 7
Partition 180, Fillers with Violations = 8
Partition 187, Fillers with Violations = 0
Partition 185, Fillers with Violations = 0
Partition 182, Fillers with Violations = 8
Partition 191, Fillers with Violations = 28
Partition 189, Fillers with Violations = 0
Partition 184, Fillers with Violations = 0
Partition 192, Fillers with Violations = 1
Partition 186, Fillers with Violations = 0
Partition 193, Fillers with Violations = 20
Partition 195, Fillers with Violations = 0
Partition 190, Fillers with Violations = 0
Partition 188, Fillers with Violations = 0
Partition 194, Fillers with Violations = 4
Partition 197, Fillers with Violations = 15
Partition 199, Fillers with Violations = 4
Partition 201, Fillers with Violations = 3
Partition 196, Fillers with Violations = 8
Partition 198, Fillers with Violations = 1
Partition 200, Fillers with Violations = 5
Partition 203, Fillers with Violations = 4
Partition 205, Fillers with Violations = 0
Partition 202, Fillers with Violations = 2
Partition 204, Fillers with Violations = 0
Partition 207, Fillers with Violations = 0
Partition 210, Fillers with Violations = 16
Partition 209, Fillers with Violations = 0
Partition 212, Fillers with Violations = 4
Partition 214, Fillers with Violations = 6
Partition 208, Fillers with Violations = 0
Partition 211, Fillers with Violations = 9
Partition 213, Fillers with Violations = 6
Partition 216, Fillers with Violations = 2
Partition 206, Fillers with Violations = 0
Partition 218, Fillers with Violations = 8
Partition 220, Fillers with Violations = 4
Partition 215, Fillers with Violations = 12
Partition 222, Fillers with Violations = 2
Partition 217, Fillers with Violations = 7
Partition 219, Fillers with Violations = 4
Partition 221, Fillers with Violations = 8
Partition 225, Fillers with Violations = 0
Partition 223, Fillers with Violations = 0
Partition 231, Fillers with Violations = 9
Partition 229, Fillers with Violations = 10
Partition 227, Fillers with Violations = 0
Partition 228, Fillers with Violations = 0
Partition 230, Fillers with Violations = 9
Partition 224, Fillers with Violations = 0
Partition 226, Fillers with Violations = 0
Partition 234, Fillers with Violations = 4
Partition 236, Fillers with Violations = 6
Partition 232, Fillers with Violations = 9
Partition 238, Fillers with Violations = 5
Partition 240, Fillers with Violations = 5
Partition 235, Fillers with Violations = 4
Partition 233, Fillers with Violations = 5
Partition 237, Fillers with Violations = 6
Partition 239, Fillers with Violations = 9
Partition 244, Fillers with Violations = 0
Partition 242, Fillers with Violations = 0
Partition 250, Fillers with Violations = 8
Partition 248, Fillers with Violations = 9
Partition 241, Fillers with Violations = 7
Partition 246, Fillers with Violations = 0
Partition 249, Fillers with Violations = 0
Partition 251, Fillers with Violations = 12
Partition 243, Fillers with Violations = 0
Partition 252, Fillers with Violations = 0
Partition 247, Fillers with Violations = 0
Partition 245, Fillers with Violations = 0
Partition 256, Fillers with Violations = 2
Partition 254, Fillers with Violations = 4
Partition 258, Fillers with Violations = 3
Partition 262, Fillers with Violations = 0
Partition 260, Fillers with Violations = 4
Partition 253, Fillers with Violations = 3
Partition 255, Fillers with Violations = 0
Partition 257, Fillers with Violations = 3
Partition 259, Fillers with Violations = 4
Partition 265, Fillers with Violations = 0
Partition 261, Fillers with Violations = 0
Partition 263, Fillers with Violations = 0
Partition 269, Fillers with Violations = 11
Partition 267, Fillers with Violations = 0
Partition 266, Fillers with Violations = 0
Partition 264, Fillers with Violations = 0
Partition 270, Fillers with Violations = 6
Partition 272, Fillers with Violations = 7
Partition 274, Fillers with Violations = 3
Partition 268, Fillers with Violations = 1
Partition 276, Fillers with Violations = 3
Partition 271, Fillers with Violations = 4
Partition 273, Fillers with Violations = 2
Partition 278, Fillers with Violations = 10
Partition 275, Fillers with Violations = 6
Partition 277, Fillers with Violations = 11
Partition 280, Fillers with Violations = 1
Partition 282, Fillers with Violations = 0
Partition 284, Fillers with Violations = 0
Partition 279, Fillers with Violations = 3
Partition 286, Fillers with Violations = 0
Partition 281, Fillers with Violations = 0
Partition 285, Fillers with Violations = 0
Partition 283, Fillers with Violations = 0
Partition 289, Fillers with Violations = 2
Partition 293, Fillers with Violations = 6
Partition 291, Fillers with Violations = 4
Partition 295, Fillers with Violations = 1
Partition 287, Fillers with Violations = 0
Partition 297, Fillers with Violations = 6
Partition 292, Fillers with Violations = 5
Partition 290, Fillers with Violations = 9
Partition 294, Fillers with Violations = 6
Partition 288, Fillers with Violations = 0
Partition 296, Fillers with Violations = 6
Partition 298, Fillers with Violations = 0
Partition 304, Fillers with Violations = 0
Partition 305, Fillers with Violations = 0
Partition 300, Fillers with Violations = 0
Partition 309, Fillers with Violations = 0
Partition 302, Fillers with Violations = 0
Partition 299, Fillers with Violations = 0
Partition 301, Fillers with Violations = 0
Partition 310, Fillers with Violations = 0
Partition 307, Fillers with Violations = 0
Partition 312, Fillers with Violations = 0
Partition 306, Fillers with Violations = 0
Partition 314, Fillers with Violations = 4
Partition 303, Fillers with Violations = 0
Partition 315, Fillers with Violations = 5
Partition 308, Fillers with Violations = 0
Partition 313, Fillers with Violations = 3
Partition 311, Fillers with Violations = 0
Partition 316, Fillers with Violations = 0
Partition 318, Fillers with Violations = 0
Partition 322, Fillers with Violations = 0
Partition 320, Fillers with Violations = 0
Partition 324, Fillers with Violations = 0
Partition 317, Fillers with Violations = 0
Partition 319, Fillers with Violations = 0
Partition 323, Fillers with Violations = 0
Partition 321, Fillers with Violations = 0
Partition 325, Fillers with Violations = 0
Partition 327, Fillers with Violations = 0
Partition 329, Fillers with Violations = 0
Partition 331, Fillers with Violations = 0
Partition 333, Fillers with Violations = 0
Partition 328, Fillers with Violations = 0
Partition 326, Fillers with Violations = 0
Partition 330, Fillers with Violations = 0
Partition 332, Fillers with Violations = 0
Partition 334, Fillers with Violations = 0
Partition 336, Fillers with Violations = 0
Partition 340, Fillers with Violations = 0
Partition 342, Fillers with Violations = 0
Partition 338, Fillers with Violations = 0
Partition 335, Fillers with Violations = 0
Partition 343, Fillers with Violations = 0
Partition 339, Fillers with Violations = 0
Partition 341, Fillers with Violations = 0
Partition 346, Fillers with Violations = 0
Partition 337, Fillers with Violations = 0
Partition 344, Fillers with Violations = 0
Partition 349, Fillers with Violations = 0
Partition 345, Fillers with Violations = 0
Partition 355, Fillers with Violations = 0
Partition 347, Fillers with Violations = 0
Partition 351, Fillers with Violations = 0
Partition 356, Fillers with Violations = 0
Partition 353, Fillers with Violations = 0
Partition 348, Fillers with Violations = 0
Partition 352, Fillers with Violations = 0
Partition 357, Fillers with Violations = 1
Partition 361, Fillers with Violations = 0
Partition 350, Fillers with Violations = 0
Partition 359, Fillers with Violations = 0
Partition 358, Fillers with Violations = 0
Partition 354, Fillers with Violations = 0
Partition 360, Fillers with Violations = 0
[End Removing Filler Cells] Elapsed real time: 0:00:16 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:53 total=0:00:53
[End Removing Filler Cells] Stage (MB): Used   -5  Alloctr   -3  Proc    0 
[End Removing Filler Cells] Total (MB): Used  238  Alloctr  246  Proc 5230 
Updating the database ...
Delete xofiller_post_route_fiducial__d04qfd01ndz00_16 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_23 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_300 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_302 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_304 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_305 due to Diff net via-cut spacing violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_306 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_580 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_582 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_848 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_999 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_1000 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_1001 due to Enclosed via spacing violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_1138 due to Diff net spacing violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_1139 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_1140 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_1463 due to Diff net spacing violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_1626 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_1627 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_1790 due to Diff net via-cut spacing violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_1952 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_1953 due to Diff net via-cut spacing violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_1954 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_2115 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_2116 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_2280 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_2441 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_2442 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_2444 due to Diff net via-cut spacing violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_2578 due to Diff net via-cut spacing violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_2690 due to Diff net via-cut spacing violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_2827 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_2967 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_3093 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_3094 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_3096 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_3099 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_3100 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_3101 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_3102 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_3104 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_3105 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_3236 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_3493 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_3496 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_3751 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_3876 due to Diff net via-cut spacing violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_3972 due to Diff net via-cut spacing violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_3973 due to Short violation
Delete xofiller_post_route_fiducial__d04qfd01ndz00_3974 due to Diff net spacing violation
Reporting for the first 50 deleted cells
Deleted 1019 cell instances
[DBOUT] Elapsed real time: 0:00:08 
[DBOUT] Elapsed cpu  time: sys=0:00:01 usr=0:00:06 total=0:00:07
[DBOUT] Stage (MB): Used -208  Alloctr -211  Proc    0 
[DBOUT] Total (MB): Used   27  Alloctr   33  Proc 5230 
Information: RC extraction has been freed. (PSYN-503)
#INFO-MSG==>  Processed 10000 fiducials
#INFO-MSG==>  Processed 20000 fiducials
#INFO-MSG==>  Processed 30000 fiducials
#INFO-MSG==>  Processed 40000 fiducials
#INFO-MSG==>  Processed 50000 fiducials
#INFO-MSG==>  Inserted 1189 fiducial cell: d04qfd01ndz00 to keep
Insert Local Fiducial Runtime(hh:mm:ss) 00:01:07 
==>INFORMATION: P_source_if_exists: opportunistic_local_fiducial_place.tcl : END Tue Mar 31 05:39:28 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:02:12 hrs : CPU RUNTIME in (hh:mm:ss) : 00:02:41 hrs : MEMORY : 4540560 KB
#INFO-MSG==>  Time to run substep opportunistic_local_fiducial_place in (hh:mm:ss) : 00:02:12 hrs
#INFO-MSG==>  Executing substep incr_create_clock_shield
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/incr_create_clock_shield.tcl : START Tue Mar 31 05:39:29 MST 2015
Found antenna rule mode 1, diode mode 15:
        metal ratio 1400, cut ratio 0,metal gate diffusion length based ratio -1 cut gate length based ratio -1 metal pratio 0, cut pratio 475, metal gate diffusion length based pratio -1, cut gate diffusion length based pratio -1  metal nratio 0, cut nratio 475, metal nratio 35, cut nratio -1
        layer m0: max ratio 1400 max pratio 850 max nratio 2850 layer m0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m1: max ratio 1400 max pratio 850 max nratio 2850 layer m1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m2: max ratio 1400 max pratio 850 max nratio 2850 layer m2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m3: max ratio 1400 max pratio 850 max nratio 2850 layer m3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m4: max ratio 1400 max pratio 850 max nratio 2850 layer m4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m5: max ratio 1400 max pratio 850 max nratio 2850 layer m5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m6: max ratio 1400 max pratio 850 max nratio 2850 layer m6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m7: max ratio 1400 max pratio 850 max nratio 2850 layer m7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m8: max ratio 1400 max pratio 850 max nratio 2850 layer m8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m9: max ratio 560 max pratio 850 max nratio 2850  layer m9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer tm1: max ratio 560 max pratio 850 max nratio 2850 layer tm1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer c4: max ratio 560 max pratio 850 max nratio 2850  layer c4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer v0: max ratio 0 max pratio 45 max nratio 45       layer v0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v1: max ratio 0 max pratio 180 max nratio 180     layer v1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v2: max ratio 0 max pratio 180 max nratio 180     layer v2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v3: max ratio 0 max pratio 180 max nratio 180     layer v3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v4: max ratio 0 max pratio 210 max nratio 210     layer v4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v5: max ratio 0 max pratio 275 max nratio 275     layer v5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v6: max ratio 0 max pratio 275 max nratio 275     layer v6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v7: max ratio 0 max pratio 475 max nratio 475     layer v7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v8: max ratio 0 max pratio 475 max nratio 475     layer v8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v9: max ratio 0 max pratio 35 max nratio 35       layer v9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer tv1: max ratio 0 max pratio 35 max nratio 35      layer tv1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
Cell Min-Routing-Layer = m0
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
track auto-fill added 2 tracks on m0
track auto-fill added 1 tracks on m1
track auto-fill added 0 tracks on m2
track auto-fill added 0 tracks on m3
track auto-fill added 0 tracks on m4
track auto-fill added 0 tracks on m5
track auto-fill added 1 tracks on m6
track auto-fill added 1 tracks on m7
track auto-fill added 203 tracks on m8
track auto-fill added 2 tracks on m9
track auto-fill added 2 tracks on tm1
track auto-fill added 2 tracks on c4
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer tv1:
  TV1A
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
[DBIn Done] Elapsed real time: 0:00:13 
[DBIn Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:05 total=0:00:06
[DBIn Done] Stage (MB): Used  194  Alloctr  198  Proc    0 
[DBIn Done] Total (MB): Used  222  Alloctr  231  Proc 5230 
[Shielding: Start] Elapsed real time: 0:00:00 
[Shielding: Start] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Shielding: Start] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Shielding: Start] Total (MB): Used  217  Alloctr  227  Proc 5230 
Total number of nets = 59427, of which 1 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of nets = 59427, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
[Shielding: End] Elapsed real time: 0:00:01 
[Shielding: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Shielding: End] Stage (MB): Used   34  Alloctr   34  Proc    0 
[Shielding: End] Total (MB): Used  251  Alloctr  261  Proc 5230 
[Shielding: Start] Elapsed real time: 0:00:00 
[Shielding: Start] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Shielding: Start] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Shielding: Start] Total (MB): Used  251  Alloctr  262  Proc 5230 
[Shielding: End] Elapsed real time: 0:00:00 
[Shielding: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Shielding: End] Stage (MB): Used    0  Alloctr   -1  Proc    0 
[Shielding: End] Total (MB): Used  251  Alloctr  260  Proc 5230 
Information: RC extraction has been freed. (PSYN-503)
Warning: Undo stack cleared by command 'create_zrt_shield' (HDUEDIT-104)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc_tapcore2h. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc_tapcore2h. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc_tapcore2h. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc_tapcore2h. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/ln/d04_ln. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/nn/d04_nn. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/wn/d04_wn. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/yn/d04_yn. (PSYN-878)
Information: linking reference library : /nfs/ch/disks/ch_ciaf_disk032/fdk73/shelf/repo/halo/dot3/fram/1.6/7/intel73halo_d04. (PSYN-878)
Warning: The 'vcc' cell in the 'd04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vcc' cell in the 'd04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vss' cell in the 'd04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vss' cell in the 'd04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vcc' cell in the 'd04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vcc' cell in the 'd04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vss' cell in the 'd04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vss' cell in the 'd04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vcc' cell in the 'd04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vcc' cell in the 'd04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vss' cell in the 'd04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vss' cell in the 'd04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vcc' cell in the 'd04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vcc' cell in the 'd04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vss' cell in the 'd04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vss' cell in the 'd04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Information: Loading local_link_library attribute {d04_ln_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb, d04_wn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb, d04_nn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb, d04_yn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb, d04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb, d04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb, d04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb, d04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb}. (MWDC-290)

  Linking design 'fdkex'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (5 designs)               fdkex.CEL, etc
  d04_ln_p1273_3x1r6u1_psss_0.75v_-10c_ccst (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/ln/d04_ln_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb
  d04_wn_p1273_3x1r6u1_psss_0.75v_-10c_ccst (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/wn/d04_wn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb
  d04_nn_p1273_3x1r6u1_psss_0.75v_-10c_ccst (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/nn/d04_nn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb
  d04_yn_p1273_3x1r6u1_psss_0.75v_-10c_ccst (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/yn/d04_yn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb
  d04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/ln/d04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb
  d04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/nn/d04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb
  d04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/wn/d04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb
  d04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/yn/d04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb
  dw_foundation.sldb (library)
                              /p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Found antenna rule mode 1, diode mode 15:
        metal ratio 1400, cut ratio 0,metal gate diffusion length based ratio -1 cut gate length based ratio -1 metal pratio 0, cut pratio 475, metal gate diffusion length based pratio -1, cut gate diffusion length based pratio -1  metal nratio 0, cut nratio 475, metal nratio 35, cut nratio -1
        layer m0: max ratio 1400 max pratio 850 max nratio 2850 layer m0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m1: max ratio 1400 max pratio 850 max nratio 2850 layer m1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m2: max ratio 1400 max pratio 850 max nratio 2850 layer m2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m3: max ratio 1400 max pratio 850 max nratio 2850 layer m3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m4: max ratio 1400 max pratio 850 max nratio 2850 layer m4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m5: max ratio 1400 max pratio 850 max nratio 2850 layer m5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m6: max ratio 1400 max pratio 850 max nratio 2850 layer m6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m7: max ratio 1400 max pratio 850 max nratio 2850 layer m7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m8: max ratio 1400 max pratio 850 max nratio 2850 layer m8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m9: max ratio 560 max pratio 850 max nratio 2850  layer m9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer tm1: max ratio 560 max pratio 850 max nratio 2850 layer tm1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer c4: max ratio 560 max pratio 850 max nratio 2850  layer c4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer v0: max ratio 0 max pratio 45 max nratio 45       layer v0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v1: max ratio 0 max pratio 180 max nratio 180     layer v1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v2: max ratio 0 max pratio 180 max nratio 180     layer v2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v3: max ratio 0 max pratio 180 max nratio 180     layer v3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v4: max ratio 0 max pratio 210 max nratio 210     layer v4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v5: max ratio 0 max pratio 275 max nratio 275     layer v5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v6: max ratio 0 max pratio 275 max nratio 275     layer v6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v7: max ratio 0 max pratio 475 max nratio 475     layer v7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v8: max ratio 0 max pratio 475 max nratio 475     layer v8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v9: max ratio 0 max pratio 35 max nratio 35       layer v9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer tv1: max ratio 0 max pratio 35 max nratio 35      layer tv1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
Cell Min-Routing-Layer = m0
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
track auto-fill added 2 tracks on m0
track auto-fill added 1 tracks on m1
track auto-fill added 0 tracks on m2
track auto-fill added 0 tracks on m3
track auto-fill added 0 tracks on m4
track auto-fill added 0 tracks on m5
track auto-fill added 1 tracks on m6
track auto-fill added 1 tracks on m7
track auto-fill added 203 tracks on m8
track auto-fill added 2 tracks on m9
track auto-fill added 2 tracks on tm1
track auto-fill added 2 tracks on c4
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer tv1:
  TV1A
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
soft rule shld_1 is redundant
soft rule shld_3 is redundant
[DBIn Done] Elapsed real time: 0:00:09 
[DBIn Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:05 total=0:00:06
[DBIn Done] Stage (MB): Used  194  Alloctr  198  Proc    0 
[DBIn Done] Total (MB): Used  227  Alloctr  237  Proc 5230 
[ReportShielding: Start] Elapsed real time: 0:00:00 
[ReportShielding: Start] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ReportShielding: Start] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ReportShielding: Start] Total (MB): Used  222  Alloctr  232  Proc 5230 

No nets with associated shielding were found
[ReportShielding: End] Elapsed real time: 0:00:00 
[ReportShielding: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ReportShielding: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ReportShielding: End] Total (MB): Used  222  Alloctr  232  Proc 5230 
==>INFORMATION: P_source_if_exists: incr_create_clock_shield.tcl : END Tue Mar 31 05:40:19 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:51 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:28 hrs : MEMORY : 4540560 KB
#INFO-MSG==>  Time to run substep incr_create_clock_shield in (hh:mm:ss) : 00:00:51 hrs
#INFO-MSG==>  Executing substep add_filler_cells_d04
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/add_filler_cells_d04.tcl : START Tue Mar 31 05:40:19 MST 2015
 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 5 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 12 routable metal layers
    Top most routable layer is set to be metal9
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
  Reading netlist information from DB ...
    0 placeable cells
    0 cover cells
    1039 IO cells/pins
    64328 fixed core/macro cells
    65367 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <core> has 0 vertical and 0 horizontal rows
    array <bonuscore> has 0 vertical and 760 horizontal rows
    array <core2h> has 0 vertical and 760 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    1140 rows didn't pass legal unit tile check and skipped
    224 hard placement blockages
    24 route guides
    4385 pre-routes for placement blockage/checking
    3085 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
    tracks of layer 1 are not even
    tracks of layer 3 are not even
    tracks of layer 4 are not even
    tracks of layer 5 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
    tracks of layer 8 are not even
    tracks of layer 9 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell d04tap02ldz05 bounding box not multiple of tile. (APL-026)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
Warning: ref cell d04nak24nn0d0 use different unit tile core
Warning: ref cell d04nan04nd0i0 use different unit tile core
Warning: ref cell d04xob02yn0b3 use different unit tile core
Warning: ref cell d04bfn00ynub3 use different unit tile core
Warning: ref cell d04con01wd0c7 use different unit tile core
Warning: ref cell d04cak04yn0b5 use different unit tile core
Warning: ref cell d04cak01ln0c0 use different unit tile core
Warning: ref cell d04rrb22yn0b0 use different unit tile core
Warning: ref cell d04nan02nd0h0 use different unit tile core
Warning: ref cell d04orn02yd0c3 use different unit tile core
Warning: ref cell d04tih00wnz00 use different unit tile core
Warning: ref cell d04qfd02nnz00 use different unit tile core
Warning: ref cell d04qfd01ndz00 use different unit tile core
Warning: ref cell d04non02ld0c0 use different unit tile core
Warning: ref cell d04bfn00nnuc0 use different unit tile core
Warning: ref cell d04bfn00lnuc0 use different unit tile core
Warning: ref cell d04bfn00yd0c0 use different unit tile core
Warning: ref cell d04bfn00wnub4 use different unit tile core
Warning: ref cell d04bfn00ynub4 use different unit tile core
Warning: ref cell d04bfn00nd0b4 use different unit tile core
Warning: ref cell d04nan02nd0c7 use different unit tile core
Warning: ref cell d04bfn00nn0b5 use different unit tile core
Warning: ref cell d04bfn00ld0c5 use different unit tile core
Warning: ref cell d04bfn00ld0o0 use different unit tile core
Warning: ref cell d04nan03yn0c0 use different unit tile core
Warning: ref cell d04xnb02nn0b3 use different unit tile core
Warning: ref cell d04nan02ld0b7 use different unit tile core
Warning: ref cell d04nan02nd0c3 use different unit tile core
Warning: ref cell d04xob02yn0b7 use different unit tile core
Warning: ref cell d04bfn00wn0b5 use different unit tile core
Warning: ref cell d04inn00wn0b3 use different unit tile core
Warning: ref cell d04con04yn0b5 use different unit tile core
Warning: ref cell d04nak24nn0c0 use different unit tile core
Warning: ref cell d04can03wn0b7 use different unit tile core
Warning: ref cell d04nan02nd0b5 use different unit tile core
Warning: ref cell d04xob02wn0d0 use different unit tile core
Warning: ref cell d04non02wd0f7 use different unit tile core
Warning: ref cell d04con02yd0c0 use different unit tile core
Warning: ref cell d04inn00ln0d0 use different unit tile core
Warning: ref cell d04bfn00wd0c5 use different unit tile core
Warning: ref cell d04bfn00wd0h0 use different unit tile core
Warning: ref cell d04bfn00ln0d0 use different unit tile core
Warning: ref cell d04inn00yn0h5 use different unit tile core
Warning: ref cell d04nab02nd0f5 use different unit tile core
Warning: ref cell d04inn00yd0b3 use different unit tile core
Warning: ref cell d04bfn00ynuc0 use different unit tile core
Warning: ref cell d04inn00wn0h5 use different unit tile core
Warning: ref cell d04cob11yd0c7 use different unit tile core
Warning: ref cell d04ann03ln0b0 use different unit tile core
Warning: ref cell d04can03wn0b4 use different unit tile core
Warning: ref cell d04nab03yn0f0 use different unit tile core
Warning: ref cell d04bfn00nnub4 use different unit tile core
Warning: ref cell d04bfn00ld0b0 use different unit tile core
Warning: ref cell d04bfn00yd0b4 use different unit tile core
Warning: ref cell d04aon03yn0b5 use different unit tile core
Warning: ref cell d04inn00yn0i5 use different unit tile core
Warning: ref cell d04nan02ld0b5 use different unit tile core
Warning: ref cell d04bfn00ld0b4 use different unit tile core
Warning: ref cell d04bfn00yd0b0 use different unit tile core
Warning: ref cell d04bfn00ld0c0 use different unit tile core
Warning: ref cell d04bfn00nn0b0 use different unit tile core
Warning: ref cell d04nan04ld0c7 use different unit tile core
Warning: ref cell d04nan02wd0b5 use different unit tile core
Warning: ref cell d04cgc01nd0d0 use different unit tile core
Warning: ref cell d04cgc01nd0b0 use different unit tile core
Warning: ref cell d04gbf00nd0i0 use different unit tile core
Warning: ref cell d04gbf00nd0j5 use different unit tile core
Warning: ref cell d04bfn12wn0b0 use different unit tile core
Warning: ref cell d04bfn11wn0a5 use different unit tile core
Warning: ref cell d04bfn13wn0c0 use different unit tile core
Warning: ref cell d04bfn13wn0b0 use different unit tile core
Warning: ref cell d04bfn11wn0b0 use different unit tile core
Warning: ref cell d04bfn13wn0a5 use different unit tile core
Warning: ref cell d04bfn11wn0c0 use different unit tile core
Warning: ref cell d04bfn11wn0b5 use different unit tile core
Warning: ref cell d04bfn12wn0c0 use different unit tile core
Warning: ref cell d04bfn12wn0a5 use different unit tile core
Warning: ref cell d04bfn12wn0b5 use different unit tile core
Warning: ref cell d04bfn13wn0b5 use different unit tile core
Warning: ref cell d04xnb02wn0d0 use different unit tile core
Warning: ref cell d04ann02wn0b3 use different unit tile core
Warning: ref cell d04bfn00yd0c5 use different unit tile core
Warning: ref cell d04aon03nn0c0 use different unit tile core
Warning: ref cell d04gbf10nd0d0 use different unit tile core
Warning: ref cell d04gbf10nd0c0 use different unit tile core
Warning: ref cell d04gbf20nd0l0 use different unit tile core
Warning: ref cell d04gbf10nd0h0 use different unit tile core
Warning: ref cell d04inn00wn0f5 use different unit tile core
Warning: ref cell d04gbf00nd0f5 use different unit tile core
Warning: ref cell d04gbf00nd0g5 use different unit tile core
Warning: ref cell d04gbf00nd0b0 use different unit tile core
Warning: ref cell d04gbf00nd0j0 use different unit tile core
Warning: ref cell d04gbf30nd0e5 use different unit tile core
Warning: ref cell d04gbf10nd0g0 use different unit tile core
Warning: ref cell d04cgc01nd0h0 use different unit tile core
Warning: ref cell d04cgc01nd0j0 use different unit tile core
Warning: ref cell d04gbf10nd0d5 use different unit tile core
Warning: ref cell d04cgc01nd0i0 use different unit tile core
Warning: ref cell d04gbf00nd0h5 use different unit tile core
Warning: ref cell d04cgc01nd0c0 use different unit tile core
Warning: ref cell d04gbf00nd0l0 use different unit tile core
Warning: ref cell d04cgc01nd0g0 use different unit tile core
Warning: ref cell d04gbf00nd0i5 use different unit tile core
Warning: ref cell d04cgc01nd0e0 use different unit tile core
Warning: ref cell d04gbf00nd0c5 use different unit tile core
Warning: ref cell d04gbf10nd0f0 use different unit tile core
Warning: ref cell d04gbf10nd0f5 use different unit tile core
Warning: ref cell d04gbf30nd0b5 use different unit tile core
Warning: ref cell d04cgc01nd0f0 use different unit tile core
Warning: ref cell d04cob11yd0d7 use different unit tile core
Warning: ref cell d04inn00wd0b5 use different unit tile core
Warning: ref cell d04cob13nd0b5 use different unit tile core
Warning: ref cell d04non02ln0d5 use different unit tile core
Warning: ref cell d04con03nd0c7 use different unit tile core
Warning: ref cell d04inn00yd0c7 use different unit tile core
Warning: ref cell d04bfn00ld0h0 use different unit tile core
Warning: ref cell d04bfn00nnue3 use different unit tile core
Warning: ref cell d04bfn00yn0b5 use different unit tile core
Warning: ref cell d04nab03yd0i5 use different unit tile core
Warning: ref cell d04nan04yn0f0 use different unit tile core
Warning: ref cell d04bfn00nduo0 use different unit tile core
Warning: ref cell d04cab13yn0f0 use different unit tile core
Warning: ref cell d04nan04yn0e5 use different unit tile core
Warning: ref cell d04gbf00nd0h0 use different unit tile core
Warning: ref cell d04gbf00nd0c0 use different unit tile core
Warning: ref cell d04gbf00nd0g0 use different unit tile core
Warning: ref cell d04gbf00nd0e0 use different unit tile core
Warning: ref cell d04gbf00nd0d0 use different unit tile core
Warning: ref cell d04gbf00nd0f0 use different unit tile core
Warning: ref cell d04gbf00nd0d5 use different unit tile core
Warning: ref cell d04gbf00nd0b5 use different unit tile core
Warning: ref cell d04gbf00nd0e5 use different unit tile core
Warning: ref cell d04can03ld0c5 use different unit tile core
Warning: ref cell d04nab02wn0b5 use different unit tile core
Warning: ref cell d04kok01wd0b0 use different unit tile core
Warning: ref cell d04inn00nd0c5 use different unit tile core
Warning: ref cell d04aon03yn0f0 use different unit tile core
Warning: ref cell d04nan03wd0d7 use different unit tile core
Warning: ref cell d04nak24ld0f7 use different unit tile core
Warning: ref cell d04orn02ln0a5 use different unit tile core
Warning: ref cell d04fky00yd0a5 use different unit tile core
Warning: ref cell d04bfn00yn0c5 use different unit tile core
Warning: ref cell d04aon03ln0a5 use different unit tile core
Warning: ref cell d04non04yn0c0 use different unit tile core
Warning: ref cell d04ann04nd0b7 use different unit tile core
Warning: ref cell d04inn00nn0c5 use different unit tile core
Warning: ref cell d04can03wn0b5 use different unit tile core
Warning: ref cell d04nan02wd0e0 use different unit tile core
Warning: ref cell d04ann02nn0b0 use different unit tile core
Warning: ref cell d04can03wd0b5 use different unit tile core
Warning: ref cell d04can03ln0c0 use different unit tile core
Warning: ref cell d04nan02nd0d0 use different unit tile core
Warning: ref cell d04inn00lnuf5 use different unit tile core
Warning: ref cell d04non02nd0c7 use different unit tile core
Warning: ref cell d04inn00wnud0 use different unit tile core
Warning: ref cell d04inn00wn0c5 use different unit tile core
Warning: ref cell d04bfn00wduh0 use different unit tile core
Warning: ref cell d04cab13yn0d0 use different unit tile core
Warning: ref cell d04non02wn0c0 use different unit tile core
Warning: ref cell d04nan04nn0b5 use different unit tile core
Warning: ref cell d04nan04nn0c0 use different unit tile core
Warning: ref cell d04fky00nd0b0 use different unit tile core
Warning: ref cell d04orn02nn0a5 use different unit tile core
Warning: ref cell d04nan02nd0b7 use different unit tile core
Warning: ref cell d04can03ln0b5 use different unit tile core
Warning: ref cell d04nan04ln0b5 use different unit tile core
Warning: ref cell d04nan04wn0b5 use different unit tile core
Warning: ref cell d04orn02nn0c0 use different unit tile core
Warning: ref cell d04inn00wnue3 use different unit tile core
Warning: ref cell d04bfn00wduk0 use different unit tile core
Warning: ref cell d04inn00ndui0 use different unit tile core
Warning: ref cell d04fky00ld0b0 use different unit tile core
Warning: ref cell d04nan04ln0d0 use different unit tile core
Warning: ref cell d04nan04nn0d0 use different unit tile core
Warning: ref cell d04nak24ln0c0 use different unit tile core
Warning: ref cell d04orn04wn0c0 use different unit tile core
Warning: ref cell d04non02nn0e0 use different unit tile core
Warning: ref cell d04can03nd0b5 use different unit tile core
Warning: ref cell d04aon03wn0a5 use different unit tile core
Warning: ref cell d04orn02wn0a5 use different unit tile core
Warning: ref cell d04non02wd0c5 use different unit tile core
Warning: ref cell d04cak01yd0b7 use different unit tile core
Warning: ref cell d04non02ld0c5 use different unit tile core
Warning: ref cell d04aon11yd0d5 use different unit tile core
Warning: ref cell d04cob11yn0b0 use different unit tile core
Warning: ref cell d04bfn00wnue3 use different unit tile core
Warning: ref cell d04mbn22nn0b4 use different unit tile core
Warning: ref cell d04mkn22ld0c7 use different unit tile core
Warning: ref cell d04con03nd0b5 use different unit tile core
Warning: ref cell d04nan03yd0b7 use different unit tile core
Warning: ref cell d04mkn22wn0a5 use different unit tile core
Warning: ref cell d04xnb02yn0f0 use different unit tile core
Warning: ref cell d04nab02wd0f5 use different unit tile core
Warning: ref cell d04ann02ln0b4 use different unit tile core
Warning: ref cell d04inn00wdui0 use different unit tile core
Warning: ref cell d04xnk04ln0e0 use different unit tile core
Warning: ref cell d04xnk04nn0a5 use different unit tile core
Warning: ref cell d04xnk04ld0f5 use different unit tile core
Warning: ref cell d04xob03ln0a5 use different unit tile core
Warning: ref cell d04xnk04nn0e0 use different unit tile core
Warning: ref cell d04xnk04wn0b5 use different unit tile core
Warning: ref cell d04mbn22nn0d0 use different unit tile core
Warning: ref cell d04mkn22nd0c7 use different unit tile core
Warning: ref cell d04non02nn0c5 use different unit tile core
Warning: ref cell d04can03yd0b3 use different unit tile core
Warning: ref cell d04bfn00wd0b3 use different unit tile core
Warning: ref cell d04ann02wn0c0 use different unit tile core
Warning: ref cell d04nan02nd0c0 use different unit tile core
Warning: ref cell d04bfn00wd0a5 use different unit tile core
Warning: ref cell d04nan02yd0b6 use different unit tile core
Warning: ref cell d04ann02nn0c0 use different unit tile core
Warning: ref cell d04ann02nd0d3 use different unit tile core
Warning: ref cell d04xnb02nn0b4 use different unit tile core
Warning: ref cell d04inn00ld0b5 use different unit tile core
Warning: ref cell d04con10wn0b0 use different unit tile core
Warning: ref cell d04inn00wnub3 use different unit tile core
Warning: ref cell d04mkn22ln0a5 use different unit tile core
Warning: ref cell d04ann02ln0c0 use different unit tile core
Warning: ref cell d04ann02nd0b7 use different unit tile core
Warning: ref cell d04nan02ld0c3 use different unit tile core
Warning: ref cell d04nan02wn0d0 use different unit tile core
Warning: ref cell d04bfn00wd0b5 use different unit tile core
Warning: ref cell d04xob03nn0b0 use different unit tile core
Warning: ref cell d04nab02nd0d3 use different unit tile core
Warning: ref cell d04nan02nd0b6 use different unit tile core
Warning: ref cell d04xnb02ln0b0 use different unit tile core
Warning: ref cell d04oan01yn0c0 use different unit tile core
Warning: ref cell d04nan02wd0d0 use different unit tile core
Warning: ref cell d04oan01wn0a5 use different unit tile core
Warning: ref cell d04non02wd0f0 use different unit tile core
Warning: ref cell d04nob02nn0c0 use different unit tile core
Warning: ref cell d04cak01nd0d0 use different unit tile core
Warning: ref cell d04ann02wn0b6 use different unit tile core
Warning: ref cell d04bfn00nn0c5 use different unit tile core
Warning: ref cell d04ann02yn0b3 use different unit tile core
Warning: ref cell d04ann02nn0b4 use different unit tile core
Warning: ref cell d04ann02ln0b3 use different unit tile core
Warning: ref cell d04ann02nn0b3 use different unit tile core
Warning: ref cell d04oan01wn0b0 use different unit tile core
Warning: ref cell d04cak01wn0b0 use different unit tile core
Warning: ref cell d04xnk04ln0b0 use different unit tile core
Warning: ref cell d04non02ld0f5 use different unit tile core
Warning: ref cell d04xnk04nn0b0 use different unit tile core
Warning: ref cell d04cob11nn0b0 use different unit tile core
Warning: ref cell d04kak01nn0b0 use different unit tile core
Warning: ref cell d04nan03nnuc0 use different unit tile core
Warning: ref cell d04bfn00nd0c5 use different unit tile core
Warning: ref cell d04xob02yn0f0 use different unit tile core
Warning: ref cell d04inn00wd0c5 use different unit tile core
Warning: ref cell d04inn00nd0f7 use different unit tile core
Warning: ref cell d04nan02wd0b7 use different unit tile core
Warning: ref cell d04inn00yd0b5 use different unit tile core
Warning: ref cell d04con01yd0d7 use different unit tile core
Warning: ref cell d04bfn00ld0b3 use different unit tile core
Warning: ref cell d04nan02wd0c3 use different unit tile core
Warning: ref cell d04nan02wd0c0 use different unit tile core
Warning: ref cell d04nan02wd0b6 use different unit tile core
Warning: ref cell d04nan03nd0b7 use different unit tile core
Warning: ref cell d04can03yn0b3 use different unit tile core
Warning: ref cell d04kok01yn0d0 use different unit tile core
Warning: ref cell d04mkn22yn0c0 use different unit tile core
Warning: ref cell d04cob11yn0f0 use different unit tile core
Warning: ref cell d04ann02yn0f0 use different unit tile core
Warning: ref cell d04bfn00nd0b3 use different unit tile core
Warning: ref cell d04bfn00wn0c0 use different unit tile core
Warning: ref cell d04nan03nd0e0 use different unit tile core
Warning: ref cell d04inn00nd0q0 use different unit tile core
Warning: ref cell d04non02ln0b3 use different unit tile core
Warning: ref cell d04con01ld0c5 use different unit tile core
Warning: ref cell d04ann02ln0b6 use different unit tile core
Warning: ref cell d04xnk04nn0b5 use different unit tile core
Warning: ref cell d04xnk04ln0b5 use different unit tile core
Warning: ref cell d04non02ld0d0 use different unit tile core
Warning: ref cell d04non02ln0c0 use different unit tile core
Warning: ref cell d04nan02ln0b6 use different unit tile core
Warning: ref cell d04non02nd0d0 use different unit tile core
Warning: ref cell d04con01nd0c5 use different unit tile core
Warning: ref cell d04con03ln0b0 use different unit tile core
Warning: ref cell d04ann03yn0f0 use different unit tile core
Warning: ref cell d04can03yn0f0 use different unit tile core
Warning: ref cell d04cob13yn0f0 use different unit tile core
Warning: ref cell d04bfn00yd0b5 use different unit tile core
Warning: ref cell d04can03yn0e0 use different unit tile core
Warning: ref cell d04non03yd0g0 use different unit tile core
Warning: ref cell d04orn02yd0d5 use different unit tile core
Warning: ref cell d04inn00yn0e3 use different unit tile core
Warning: ref cell d04can03wd0c5 use different unit tile core
Warning: ref cell d04can03nd0b0 use different unit tile core
Warning: ref cell d04can03yd0c5 use different unit tile core
Warning: ref cell d04inn00nn0d0 use different unit tile core
Warning: ref cell d04can03nn0b7 use different unit tile core
Warning: ref cell d04fyj03ld0g0 use different unit tile core
Warning: ref cell d04inn00yn0b3 use different unit tile core
Warning: ref cell d04orn02yn0d0 use different unit tile core
Warning: ref cell d04con03yd0b5 use different unit tile core
Warning: ref cell d04non02yd0c5 use different unit tile core
Warning: ref cell d04non02nn0b3 use different unit tile core
Warning: ref cell d04mkn22ld0d5 use different unit tile core
Warning: ref cell d04mkn22ln0d0 use different unit tile core
Warning: ref cell d04nan02nn0b6 use different unit tile core
Warning: ref cell d04nan02wn0b5 use different unit tile core
Warning: ref cell d04mkn22wd0c7 use different unit tile core
Warning: ref cell d04xob02yd0c7 use different unit tile core
Warning: ref cell d04can03yd0b5 use different unit tile core
Warning: ref cell d04inn00wd0f7 use different unit tile core
Warning: ref cell d04inn00ln0b3 use different unit tile core
Warning: ref cell d04can03nn0c0 use different unit tile core
Warning: ref cell d04non02ln0b5 use different unit tile core
Warning: ref cell d04non02nd0g0 use different unit tile core
Warning: ref cell d04non02wd0h5 use different unit tile core
Warning: ref cell d04non02nd0i0 use different unit tile core
Warning: ref cell d04bfn00yduh0 use different unit tile core
Warning: ref cell d04aon11yd0f5 use different unit tile core
Warning: ref cell d04mkn22wn0b5 use different unit tile core
Warning: ref cell d04con03yn0d0 use different unit tile core
Warning: ref cell d04cob13yn0d0 use different unit tile core
Warning: ref cell d04xob03yn0c0 use different unit tile core
Warning: ref cell d04xob02yn0c0 use different unit tile core
Warning: ref cell d04cob13yd0b5 use different unit tile core
Warning: ref cell d04xnb03yn0b0 use different unit tile core
Warning: ref cell d04inn00yd0q0 use different unit tile core
Warning: ref cell d04xnb03yd0g3 use different unit tile core
Warning: ref cell d04bfn00yn0b0 use different unit tile core
Warning: ref cell d04inn00ynub3 use different unit tile core
Warning: ref cell d04xnk04ln0a5 use different unit tile core
Warning: ref cell d04xnb03yn0e0 use different unit tile core
Warning: ref cell d04xnb02yn0b3 use different unit tile core
Warning: ref cell d04kok01yn0f0 use different unit tile core
Warning: ref cell d04con02nn0c0 use different unit tile core
Warning: ref cell d04con01nd0b5 use different unit tile core
Warning: ref cell d04ann03yn0b5 use different unit tile core
Warning: ref cell d04ann03yn0c0 use different unit tile core
Warning: ref cell d04fyj43yd0b0 use different unit tile core
Warning: ref cell d04non02wn0b5 use different unit tile core
Warning: ref cell d04can03yn0b7 use different unit tile core
Warning: ref cell d04non02yn0b3 use different unit tile core
Warning: ref cell d04can03yn8b0 use different unit tile core
Warning: ref cell d04non02nn0b5 use different unit tile core
Warning: ref cell d04ann03yd0f7 use different unit tile core
Warning: ref cell d04orn02yn0f0 use different unit tile core
Warning: ref cell d04ann02yd0k0 use different unit tile core
Warning: ref cell d04ann04yn0c0 use different unit tile core
Warning: ref cell d04ann04yd0d7 use different unit tile core
Warning: ref cell d04ann02yd0b7 use different unit tile core
Warning: ref cell d04ann02yd0f7 use different unit tile core
Warning: ref cell d04inn00ln0c5 use different unit tile core
Warning: ref cell d04inn00wn0d0 use different unit tile core
Warning: ref cell d04fky00yd0b0 use different unit tile core
Warning: ref cell d04nan04yd0c7 use different unit tile core
Warning: ref cell d04nob03yn0d0 use different unit tile core
Warning: ref cell d04ltn80yd0g0 use different unit tile core
Warning: ref cell d04nak24yn0f0 use different unit tile core
Warning: ref cell d04nan02yd0b5 use different unit tile core
Warning: ref cell d04bfn00yd0a5 use different unit tile core
Warning: ref cell d04orn02yd0c5 use different unit tile core
Warning: ref cell d04aon03yn0d0 use different unit tile core
Warning: ref cell d04orn04yn0c0 use different unit tile core
Warning: ref cell d04nan03ynuc0 use different unit tile core
Warning: ref cell d04ann04yd0b7 use different unit tile core
Warning: ref cell d04ann03yn0d0 use different unit tile core
Warning: ref cell d04non02yd0i0 use different unit tile core
Warning: ref cell d04nan04yn0c0 use different unit tile core
Warning: ref cell d04nan04yd0d0 use different unit tile core
Warning: ref cell d04fky00yd0e0 use different unit tile core
Warning: ref cell d04nan04yn0b5 use different unit tile core
Warning: ref cell d04nan04yd0e0 use different unit tile core
Warning: ref cell d04nan04yn0d0 use different unit tile core
Warning: ref cell d04nak24yn0c0 use different unit tile core
Warning: ref cell d04fky00yd0g0 use different unit tile core
Warning: ref cell d04can03yn0d0 use different unit tile core
Warning: ref cell d04can03yn0b0 use different unit tile core
Warning: ref cell d04orn02yn0a5 use different unit tile core
Warning: ref cell d04can03yn0b4 use different unit tile core
Warning: ref cell d04nan03yd0e0 use different unit tile core
Warning: ref cell d04nob02yd0i0 use different unit tile core
Warning: ref cell d04non02yd0d0 use different unit tile core
Warning: ref cell d04nan02yn0b6 use different unit tile core
Warning: ref cell d04con01yd0c3 use different unit tile core
Warning: ref cell d04mbn22yn0d0 use different unit tile core
Warning: ref cell d04nob02yd0d3 use different unit tile core
Warning: ref cell d04bfn00yn0d5 use different unit tile core
Warning: ref cell d04xnb02yn0c0 use different unit tile core
Warning: ref cell d04nab02yn0b5 use different unit tile core
Warning: ref cell d04nan02yd0b7 use different unit tile core
Warning: ref cell d04xnk04yn0f0 use different unit tile core
Warning: ref cell d04nab02yd0f5 use different unit tile core
Warning: ref cell d04xnk04yn0e0 use different unit tile core
Warning: ref cell d04xob03yn0b0 use different unit tile core
Warning: ref cell d04xnb02yn0b7 use different unit tile core
Warning: ref cell d04non02yn0f0 use different unit tile core
Warning: ref cell d04ann02yn0b6 use different unit tile core
Warning: ref cell d04con03nn0d0 use different unit tile core
Warning: ref cell d04cab11yn0c0 use different unit tile core
Warning: ref cell d04nan02yd0f0 use different unit tile core
Warning: ref cell d04con03yd0c7 use different unit tile core
Warning: ref cell d04aon01yn0a5 use different unit tile core
Warning: ref cell d04cak02yn0c0 use different unit tile core
Warning: ref cell d04xok04yn0c0 use different unit tile core
Warning: ref cell d04xnk04yd0f5 use different unit tile core
Warning: ref cell d04nab02yd0d3 use different unit tile core
Warning: ref cell d04non02yn0e5 use different unit tile core
Warning: ref cell d04xnb02yd0h0 use different unit tile core
Warning: ref cell d04con01yd0c5 use different unit tile core
Warning: ref cell d04con01yn0f0 use different unit tile core
Warning: ref cell d04mkn22yd0d5 use different unit tile core
Warning: ref cell d04con01yd0b5 use different unit tile core
Warning: ref cell d04mbn22yn0a5 use different unit tile core
Warning: ref cell d04mkn22yn0d0 use different unit tile core
Warning: ref cell d04xnk04yn0b5 use different unit tile core
Warning: ref cell d04nan03yd0d0 use different unit tile core
Warning: ref cell d04xnk04yn0a5 use different unit tile core
Warning: ref cell d04non02yn0c5 use different unit tile core
Warning: ref cell d04non02yd0c7 use different unit tile core
Warning: ref cell d04cak01yn0d0 use different unit tile core
Warning: ref cell d04can03yn0c0 use different unit tile core
Warning: ref cell d04ann02yn0e0 use different unit tile core
Warning: ref cell d04cak04yn0b0 use different unit tile core
Warning: ref cell d04cak01yn0c0 use different unit tile core
Warning: ref cell d04nan02yd0d0 use different unit tile core
Warning: ref cell d04xnk04yn0b0 use different unit tile core
Warning: ref cell d04xnb02yd0i0 use different unit tile core
Warning: ref cell d04non02yd0g0 use different unit tile core
Warning: ref cell d04nan02yn0f0 use different unit tile core
Warning: ref cell d04cak01yd0c5 use different unit tile core
Warning: ref cell d04non02yd0c0 use different unit tile core
Warning: ref cell d04nan02yd0c3 use different unit tile core
Warning: ref cell d04mkn22yd0c7 use different unit tile core
Warning: ref cell d04non02yn0b5 use different unit tile core
Warning: ref cell d04inn00ynui5 use different unit tile core
Warning: ref cell d04bfn00yduo0 use different unit tile core
Warning: ref cell d04bfn00yd0o0 use different unit tile core
Warning: ref cell d04inn00yd0c5 use different unit tile core
Warning: ref cell d04xnb02yn0b0 use different unit tile core
Warning: ref cell d04non02yn0d5 use different unit tile core
Warning: ref cell d04xnb02yn0b4 use different unit tile core
Warning: ref cell d04xob02yn0d0 use different unit tile core
Warning: ref cell d04xob03yd0g5 use different unit tile core
Warning: ref cell d04orn02yn0c0 use different unit tile core
Warning: ref cell d04ann02yn0c0 use different unit tile core
Warning: ref cell d04xob03yn0g0 use different unit tile core
Warning: ref cell d04nan02yd0h0 use different unit tile core
Warning: ref cell d04xob02yn0g0 use different unit tile core
Warning: ref cell d04xnb03yd0c7 use different unit tile core
Warning: ref cell d04xnb03yn0d0 use different unit tile core
Warning: ref cell d04xob02yn0b0 use different unit tile core
Warning: ref cell d04ann02yn0b4 use different unit tile core
Warning: ref cell d04orn02yn0b5 use different unit tile core
Warning: ref cell d04xob02yn0b4 use different unit tile core
Warning: ref cell d04oan01yn0a5 use different unit tile core
Warning: ref cell d04ann02yn0b0 use different unit tile core
Warning: ref cell d04aon01yn0d0 use different unit tile core
Warning: ref cell d04bfn00nn0c0 use different unit tile core
Warning: ref cell d04nan02yd0c0 use different unit tile core
Warning: ref cell d04non02yd0f5 use different unit tile core
Warning: ref cell d04gnc01lnz00 use different unit tile core
Warning: ref cell d04qfd02ndz00 use different unit tile core
Warning: ref cell d04qna03nd0d0 use different unit tile core
Warning: ref cell d04qna02nd0c7 use different unit tile core
Warning: ref cell d04qbf00nd0h0 use different unit tile core
Warning: ref cell d04qbf00nd0o0 use different unit tile core
Warning: ref cell d04qin00nd0i0 use different unit tile core
Warning: ref cell d04qno03nd0d0 use different unit tile core
Warning: ref cell d04qno02nd0c7 use different unit tile core
Warning: ref cell d04qin00nd0q0 use different unit tile core
Warning: ref cell d04bfn00yn0c0 use different unit tile core
Warning: ref cell d04bfn00yd0h0 use different unit tile core
Warning: ref cell d04bfn00nn0e0 use different unit tile core
Warning: ref cell d04bfn00ynue3 use different unit tile core
Warning: ref cell d04bfn00ld0k0 use different unit tile core
Warning: ref cell d04bfn00yn0e0 use different unit tile core
Warning: ref cell d04bfn00ln0c0 use different unit tile core
Warning: ref cell d04bfn00yn0e3 use different unit tile core
Warning: ref cell d04inn00yd0f7 use different unit tile core
Warning: ref cell d04inn00yn0d0 use different unit tile core
Warning: ref cell d04inn00yn0c5 use different unit tile core
Warning: ref cell d04inn00yd0i0 use different unit tile core
Warning: ref cell d04inn00yd0o7 use different unit tile core
Warning: ref cell d04cak02nn0c0 use different unit tile core
Warning: ref cell d04kok01yn0b0 use different unit tile core
Warning: ref cell d04non03nn0f0 use different unit tile core
Warning: ref cell d04nob03ln0b0 use different unit tile core
Warning: ref cell d04xok04nn0b5 use different unit tile core
Warning: ref cell d04can16nn0b5 use different unit tile core
Warning: ref cell d04cab13yn0c0 use different unit tile core
Warning: ref cell d04con02nn0b0 use different unit tile core
Warning: ref cell d04ann02yn0d0 use different unit tile core
Warning: ref cell d04oan01yn0b0 use different unit tile core
Warning: ref cell d04kak01yn0b0 use different unit tile core
Warning: ref cell d04nab03yn0c0 use different unit tile core
Warning: ref cell d04aon03yn0b0 use different unit tile core
Warning: ref cell d04ann02wn0a5 use different unit tile core
Warning: ref cell d04xnb03yn0b5 use different unit tile core
Warning: ref cell d04oan01nn0b0 use different unit tile core
Warning: ref cell d04nob02yn0b5 use different unit tile core
Warning: ref cell d04cob11nn0c0 use different unit tile core
Warning: ref cell fdk73d84_asic_halo_hic use different unit tile core
Warning: ref cell fdk73d84_asic_halo_hhc use different unit tile core
Warning: ref cell fdk73d84_asic_halo_hvn use different unit tile core
Warning: ref cell fdk73d84_asic_halo_hib use different unit tile core
Warning: ref cell fdk73d84_asic_halo_hhb use different unit tile core
Warning: ref cell d04tap02ldz05 use different unit tile core2h
Warning: ref cell d04cob11yn0c0 use different unit tile core
Warning: ref cell d04cak01nn0c0 use different unit tile core
Warning: ref cell d04ann02ln0a5 use different unit tile core
Warning: ref cell d04xnb02yn0e0 use different unit tile core
Warning: ref cell d04mkn22yn0a5 use different unit tile core
Warning: ref cell d04aon03yn0a5 use different unit tile core
Warning: ref cell d04con01yn0d0 use different unit tile core
Warning: ref cell d04ltn80yd0a5 use different unit tile core
Warning: ref cell d04aon03yd0b3 use different unit tile core
Warning: ref cell d04mkn22yn0b5 use different unit tile core
Warning: ref cell d04ann02yd0c5 use different unit tile core
Warning: ref cell d04cab11yn0b0 use different unit tile core
Warning: ref cell d04nob02yn0b0 use different unit tile core
Warning: ref cell d04can16nn0b0 use different unit tile core
Warning: ref cell d04con01yd0c7 use different unit tile core
Warning: ref cell d04con01wn0c0 use different unit tile core
Warning: ref cell d04cak01nd0c7 use different unit tile core
Warning: ref cell d04aon01yn0b5 use different unit tile core
Warning: ref cell d04bfn00wnud5 use different unit tile core
Warning: ref cell d04con03nn0c0 use different unit tile core
Warning: ref cell d04con02yn0b0 use different unit tile core
Warning: ref cell d04bfn00wn0f0 use different unit tile core
Warning: ref cell d04cak01nn0f0 use different unit tile core
Warning: ref cell d04cak01nd0i5 use different unit tile core
Warning: ref cell d04con01nn0c0 use different unit tile core
Warning: ref cell d04ann03yn0a5 use different unit tile core
Warning: ref cell d04mkn22nn0b5 use different unit tile core
Warning: ref cell d04cak04nn0b0 use different unit tile core
Warning: ref cell d04cak01yd0f5 use different unit tile core
Warning: ref cell d04con01ln0c0 use different unit tile core
Warning: ref cell d04cak02nn0b0 use different unit tile core
Warning: ref cell d04con02nn0d0 use different unit tile core
Warning: ref cell d04cak01yn0b0 use different unit tile core
Warning: ref cell d04mbn22yn0b0 use different unit tile core
Warning: ref cell d04aon11yn0b0 use different unit tile core
Warning: ref cell d04con01nd0c7 use different unit tile core
Warning: ref cell d04nan03yn0b5 use different unit tile core
Warning: ref cell d04cak01wd0b7 use different unit tile core
Warning: ref cell d04con01ld0c7 use different unit tile core
Warning: ref cell d04con01wd0b5 use different unit tile core
Warning: ref cell d04ann02wn0b5 use different unit tile core
Warning: ref cell d04xnk04ln0c0 use different unit tile core
Warning: ref cell d04xob02ln0b5 use different unit tile core
Warning: ref cell d04kok01nn0b0 use different unit tile core
Warning: ref cell d04ann02nn0e3 use different unit tile core
Warning: ref cell d04oan01ln0b5 use different unit tile core
Warning: ref cell d04mkn22yn0b0 use different unit tile core
Warning: ref cell d04ann02nn0d0 use different unit tile core
Warning: ref cell d04cak01yd0c7 use different unit tile core
Warning: ref cell d04cab11nn0b0 use different unit tile core
Warning: ref cell d04con01ld0d7 use different unit tile core
Warning: ref cell d04cak01nd0f5 use different unit tile core
Warning: ref cell d04ltn80ld0e0 use different unit tile core
Warning: ref cell d04rrb22yn0a5 use different unit tile core
Warning: ref cell d04orn02yn0b0 use different unit tile core
Warning: ref cell d04nab03yd0f5 use different unit tile core
Warning: ref cell d04orn02yd0f7 use different unit tile core
Warning: ref cell d04nob02wn0b0 use different unit tile core
Warning: ref cell d04xob02wn0a5 use different unit tile core
Warning: ref cell d04bfn00ld0c7 use different unit tile core
Warning: ref cell d04nan03yd0d7 use different unit tile core
Warning: ref cell d04orn02wd0c5 use different unit tile core
Warning: ref cell d04nob02nn0b5 use different unit tile core
Warning: ref cell d04non04nn0b5 use different unit tile core
Warning: ref cell d04ann02ld0d3 use different unit tile core
Warning: ref cell d04ann02yn0a5 use different unit tile core
Warning: ref cell d04ann02nn0a5 use different unit tile core
Warning: ref cell d04xnb02yn0d0 use different unit tile core
Warning: ref cell d04nab02yn0b0 use different unit tile core
Warning: ref cell d04ann03yd0d3 use different unit tile core
Warning: ref cell d04con03yd0d7 use different unit tile core
Warning: ref cell d04nob02yn0c0 use different unit tile core
Warning: ref cell d04cab13yn0b0 use different unit tile core
Warning: ref cell d04fyj03wd0c0 use different unit tile core
Warning: ref cell d04ann02yn0b5 use different unit tile core
Warning: ref cell d04nab02wn0c0 use different unit tile core
Warning: ref cell d04nob03yn0b5 use different unit tile core
Warning: ref cell d04nob02wd0d3 use different unit tile core
Warning: ref cell d04can03wn0a5 use different unit tile core
Warning: ref cell d04can03wd0c7 use different unit tile core
Warning: ref cell d04rrb22wn0a5 use different unit tile core
Warning: ref cell d04bfn00wd0i0 use different unit tile core
Warning: ref cell d04kak01wn0b0 use different unit tile core
Warning: ref cell d04nab02wn0b0 use different unit tile core
Warning: ref cell d04cob13nn0b0 use different unit tile core
Warning: ref cell d04kok01wn0b0 use different unit tile core
Warning: ref cell d04xnb02wn0a5 use different unit tile core
Warning: ref cell d04aon11wn0b0 use different unit tile core
Warning: ref cell d04nab02nn0c0 use different unit tile core
Warning: ref cell d04ann02wd0b7 use different unit tile core
Warning: ref cell d04rrb22wn0b5 use different unit tile core
Warning: ref cell d04ann02yd0d3 use different unit tile core
Warning: ref cell d04xob02ln0a5 use different unit tile core
Warning: ref cell d04ann04nd0d7 use different unit tile core
Warning: ref cell d04can03nn0b5 use different unit tile core
Warning: ref cell d04can03ld0c7 use different unit tile core
Warning: ref cell d04can03ln0a5 use different unit tile core
Warning: ref cell d04ann03nn0a5 use different unit tile core
Warning: ref cell d04inn00wduq0 use different unit tile core
Warning: ref cell d04non02nn0f5 use different unit tile core
Warning: ref cell d04fyj03nd0g0 use different unit tile core
Warning: ref cell d04nan04ld0d7 use different unit tile core
Warning: ref cell d04orn02yd0i0 use different unit tile core
Warning: ref cell d04bfn00ln0f0 use different unit tile core
Warning: ref cell d04fyj43yd0g0 use different unit tile core
Warning: ref cell d04orn02wn0b0 use different unit tile core
Warning: ref cell d04nan04ld0b7 use different unit tile core
Warning: ref cell d04cak01ln0b0 use different unit tile core
Warning: ref cell d04nan02nn0b5 use different unit tile core
Warning: ref cell d04ann02yn0e3 use different unit tile core
Warning: ref cell d04ann02ln0b5 use different unit tile core
Warning: ref cell d04fyj43yd0c0 use different unit tile core
Warning: ref cell d04fky00ld0a5 use different unit tile core
Warning: ref cell d04cak01nn0b5 use different unit tile core
Warning: ref cell d04ltn80ld0c0 use different unit tile core
Warning: ref cell d04ann04nd0c5 use different unit tile core
Warning: ref cell d04nan04wd0b7 use different unit tile core
Warning: ref cell d04ann04yd0c5 use different unit tile core
Warning: ref cell d04nan03nn0b5 use different unit tile core
Warning: ref cell d04orn02wn0b5 use different unit tile core
Warning: ref cell d04cab13nn0b0 use different unit tile core
Warning: ref cell d04nak24wn0c0 use different unit tile core
Warning: ref cell d04non02yn0c0 use different unit tile core
Warning: ref cell d04nab02nn0b0 use different unit tile core
Warning: ref cell d04nan03yn0f0 use different unit tile core
Warning: ref cell d04fyj03wd0b0 use different unit tile core
Warning: ref cell d04inn00ydui0 use different unit tile core
Warning: ref cell d04nan02yd0c7 use different unit tile core
Warning: ref cell d04nan03nn0d0 use different unit tile core
Warning: ref cell d04nan03yd0f5 use different unit tile core
Warning: ref cell d04nan04nd0b7 use different unit tile core
Warning: ref cell d04con03nn0b0 use different unit tile core
Warning: ref cell d04non02wn0b3 use different unit tile core
Warning: ref cell d04nab02nn0f0 use different unit tile core
Warning: ref cell d04ann02nd0f7 use different unit tile core
Warning: ref cell d04inn00nduo7 use different unit tile core
Warning: ref cell d04can03nn0a5 use different unit tile core
Warning: ref cell d04nan04nd0d7 use different unit tile core
Warning: ref cell d04nab02yd0i0 use different unit tile core
Warning: ref cell d04inn00nduq0 use different unit tile core
Warning: ref cell d04can03yn0e3 use different unit tile core
Warning: ref cell d04non02yn0d0 use different unit tile core
Warning: ref cell d04nob03yn0b0 use different unit tile core
Warning: ref cell d04bfn00yn0d0 use different unit tile core
Warning: ref cell d04can03wn0b0 use different unit tile core
Warning: ref cell d04fky00wd0a5 use different unit tile core
Warning: ref cell d04ann04ld0b7 use different unit tile core
Warning: ref cell d04rrb22ln0b5 use different unit tile core
Warning: ref cell d04fyj03ld0c0 use different unit tile core
Warning: ref cell d04fyj03nd0b0 use different unit tile core
Warning: ref cell d04ltn80yd0e0 use different unit tile core
Warning: ref cell d04fyj03ld0b0 use different unit tile core
Warning: ref cell d04fyj03nd0c0 use different unit tile core
Warning: ref cell d04bfn00yd0i0 use different unit tile core
Warning: ref cell d04con04yn0f0 use different unit tile core
Warning: ref cell d04ann02yd0h7 use different unit tile core
Warning: ref cell d04nob02ln0b0 use different unit tile core
Warning: ref cell d04con02yn0c0 use different unit tile core
Warning: ref cell d04ann02nn0b5 use different unit tile core
Warning: ref cell d04con02yn0d0 use different unit tile core
Warning: ref cell d04nan02yd0g0 use different unit tile core
Warning: ref cell d04con03yn0c0 use different unit tile core
Warning: ref cell d04non02nd0h5 use different unit tile core
Warning: ref cell d04nob02yn0f0 use different unit tile core
Warning: ref cell d04nob02yd0f5 use different unit tile core
Warning: ref cell d04fyj03yd0c0 use different unit tile core
Warning: ref cell d04inn00wn0a5 use different unit tile core
Warning: ref cell d04cak01yn0b5 use different unit tile core
Warning: ref cell d04cak01yd0i5 use different unit tile core
Warning: ref cell d04orn02nn0b0 use different unit tile core
Warning: ref cell d04cob13nn0c0 use different unit tile core
Warning: ref cell d04nan02yn0b5 use different unit tile core
Warning: ref cell d04nab02yd0g0 use different unit tile core
Warning: ref cell d04bfn00wnub5 use different unit tile core
Warning: ref cell d04bfn00wn0a5 use different unit tile core
Warning: ref cell d04inn00yn0b5 use different unit tile core
Warning: ref cell d04nan04yd0d7 use different unit tile core
Warning: ref cell d04non02yn0f5 use different unit tile core
Warning: ref cell d04nob02yd0g0 use different unit tile core
Warning: ref cell d04xob02yn0e0 use different unit tile core
Warning: ref cell d04nan02yn0d5 use different unit tile core
Warning: ref cell d04xob03nn0b5 use different unit tile core
Warning: ref cell d04nan02ln0c0 use different unit tile core
Warning: ref cell d04nan02wn0b6 use different unit tile core
Warning: ref cell d04bfn00lduk0 use different unit tile core
Warning: ref cell d04fyj03yd0g0 use different unit tile core
Warning: ref cell d04non02yn0e0 use different unit tile core
Warning: ref cell d04inn00ynue3 use different unit tile core
Warning: ref cell d04nob02nn0b0 use different unit tile core
Warning: ref cell d04non02nd0f0 use different unit tile core
Warning: ref cell d04mkn22nn0a5 use different unit tile core
Warning: ref cell d04con04yn0d0 use different unit tile core
Warning: ref cell d04nan04yd0b7 use different unit tile core
Warning: ref cell d04inn00yduo7 use different unit tile core
Warning: ref cell d04inn00lnud0 use different unit tile core
Warning: ref cell d04can03yn0b5 use different unit tile core
Warning: ref cell d04bfn00yd0c7 use different unit tile core
Warning: ref cell d04oan01yn0b5 use different unit tile core
Warning: ref cell d04inn00nn0b5 use different unit tile core
Warning: ref cell d04non02yd0f7 use different unit tile core
Warning: ref cell d04xob03nn0a5 use different unit tile core
Warning: ref cell d04xnb02yn0g0 use different unit tile core
Warning: ref cell d04nab02nn0d0 use different unit tile core
Warning: ref cell d04con01nn0d0 use different unit tile core
Warning: ref cell d04mkn22nn0b0 use different unit tile core
Warning: ref cell d04nan02nn0c0 use different unit tile core
Warning: ref cell d04inn00nnue3 use different unit tile core
Warning: ref cell d04con03wn0c0 use different unit tile core
Warning: ref cell d04mkn22nn0d0 use different unit tile core
Warning: ref cell d04inn00nnuh5 use different unit tile core
Warning: ref cell d04cak01nn0b0 use different unit tile core
Warning: ref cell d04con01yn0c0 use different unit tile core
Warning: ref cell d04xnk04yn0d0 use different unit tile core
Warning: ref cell d04fyj03yd0b0 use different unit tile core
Warning: ref cell d04xob03yn0d0 use different unit tile core
Warning: ref cell d04inn00nnud0 use different unit tile core
Warning: ref cell d04nab02yn0d0 use different unit tile core
Warning: ref cell d04nan04yd0f0 use different unit tile core
Warning: ref cell d04non02nn0b7 use different unit tile core
Warning: ref cell d04non02ln0b7 use different unit tile core
Warning: ref cell d04non02wn0b7 use different unit tile core
Warning: ref cell d04xob03yn0e0 use different unit tile core
Warning: ref cell d04nan04yn0e0 use different unit tile core
Warning: ref cell d04non02nn0f0 use different unit tile core
Warning: ref cell d04can03wd0b3 use different unit tile core
Warning: ref cell d04can03yn0a5 use different unit tile core
Warning: ref cell d04nab02wn0d0 use different unit tile core
Warning: ref cell d04non02ld0f0 use different unit tile core
Warning: ref cell d04mkn22ln0b5 use different unit tile core
Warning: ref cell d04nab02ld0f5 use different unit tile core
Warning: ref cell d04non02nn0d0 use different unit tile core
Warning: ref cell d04con03yn0b0 use different unit tile core
Warning: ref cell d04xnb02ln0a5 use different unit tile core
Warning: ref cell d04bfn00nd0i0 use different unit tile core
Warning: ref cell d04bfn00ld0i0 use different unit tile core
Warning: ref cell d04xob03ld0c7 use different unit tile core
Warning: ref cell d04xnb02ln0d0 use different unit tile core
Warning: ref cell d04non02nn0c0 use different unit tile core
Warning: ref cell d04bfn00yd0k0 use different unit tile core
Warning: ref cell d04inn00nnuc5 use different unit tile core
Warning: ref cell d04inn00wn0b5 use different unit tile core
Warning: ref cell d04inn00ln0b5 use different unit tile core
Warning: ref cell d04bfn00ln0a5 use different unit tile core
Warning: ref cell d04inn00ynuc5 use different unit tile core
Warning: ref cell d04inn00ldui0 use different unit tile core
Warning: ref cell d04bfn00lnud5 use different unit tile core
Warning: ref cell d04nan04nn0e0 use different unit tile core
Warning: ref cell d04nab02ld0d3 use different unit tile core
Warning: ref cell d04xob02yn0a5 use different unit tile core
Warning: ref cell d04bfn00nn0f0 use different unit tile core
Warning: ref cell d04xnb02ln0b5 use different unit tile core
Warning: ref cell d04nan02ln0b5 use different unit tile core
Warning: ref cell d04nan02ln0d0 use different unit tile core
Warning: ref cell d04nan02wn0c0 use different unit tile core
Warning: ref cell d04xnk04nn0d0 use different unit tile core
Warning: ref cell d04xnk04ln0d0 use different unit tile core
Warning: ref cell d04nob02ln0b5 use different unit tile core
Warning: ref cell d04xnk04yn0c0 use different unit tile core
Warning: ref cell d04xnk04nn0c0 use different unit tile core
Warning: ref cell d04can03nn0d0 use different unit tile core
Warning: ref cell d04can03nd0c7 use different unit tile core
Warning: ref cell d04can03nn0b0 use different unit tile core
Warning: ref cell d04xob03ln0d0 use different unit tile core
Warning: ref cell d04nan02nn0d0 use different unit tile core
Warning: ref cell d04cob13nn0d0 use different unit tile core
Warning: ref cell d04nab02nd0g0 use different unit tile core
Warning: ref cell d04cob13yn0b0 use different unit tile core
Warning: ref cell d04inn00wnuc5 use different unit tile core
Warning: ref cell d04bfn00nn0a5 use different unit tile core
Warning: ref cell d04xnb02wn0b5 use different unit tile core
Warning: ref cell d04non02nn0d5 use different unit tile core
Warning: ref cell d04nan02yd0i0 use different unit tile core
Warning: ref cell d04inn00ynuh5 use different unit tile core
Warning: ref cell d04bfn00yn0a5 use different unit tile core
Warning: ref cell d04non02yd0f0 use different unit tile core
Warning: ref cell d04nan03yn0e0 use different unit tile core
Warning: ref cell d04nan02yd0e0 use different unit tile core
Warning: ref cell d04inn00ynud0 use different unit tile core
Warning: ref cell d04inn00yduq0 use different unit tile core
Warning: ref cell d04inn00nnuf5 use different unit tile core
Warning: ref cell d04cak01yn0f0 use different unit tile core
Warning: ref cell d04bfn00yn0f0 use different unit tile core
Warning: ref cell d04bfn00ynub5 use different unit tile core
Warning: ref cell d04inn00ynuf5 use different unit tile core
Warning: ref cell d04nan02yn0d0 use different unit tile core
Warning: ref cell d04xnb02yn0b5 use different unit tile core
Warning: ref cell d04nan02nn0d5 use different unit tile core
Warning: ref cell d04inn00nn0a5 use different unit tile core
Warning: ref cell d04xnb02nn0d0 use different unit tile core
Warning: ref cell d04bfn00wd0c7 use different unit tile core
Warning: ref cell d04inn00ld0f7 use different unit tile core
Warning: ref cell d04nab02ln0b0 use different unit tile core
Warning: ref cell d04con03nd0d7 use different unit tile core
Warning: ref cell d04xob02nn0a5 use different unit tile core
Warning: ref cell d04non02ld0c7 use different unit tile core
Warning: ref cell d04non03nn0b5 use different unit tile core
Warning: ref cell d04xnb02nn0a5 use different unit tile core
Warning: ref cell d04xob02yd0h0 use different unit tile core
Warning: ref cell d04xob03yn0a5 use different unit tile core
Warning: ref cell d04bfn00yduk0 use different unit tile core
Warning: ref cell d04xob03nd0c7 use different unit tile core
Warning: ref cell d04xob03nn0d0 use different unit tile core
Warning: ref cell d04non02yd0h5 use different unit tile core
Warning: ref cell d04bfn00nnud5 use different unit tile core
Warning: ref cell d04nab02yn0f0 use different unit tile core
Warning: ref cell d04xob03yd0c7 use different unit tile core
Warning: ref cell d04xnk04yd0e5 use different unit tile core
Warning: ref cell d04cob13yn0c0 use different unit tile core
Warning: ref cell d04bfn00ynud5 use different unit tile core
Warning: ref cell d04inn00yn0a5 use different unit tile core
Warning: ref cell d04nab02yn0c0 use different unit tile core
Warning: ref cell d04xob02yn0b5 use different unit tile core
Warning: ref cell d04nob02yn0d0 use different unit tile core
Warning: ref cell d04non02yn0b7 use different unit tile core
Warning: ref cell d04nan02yn0c0 use different unit tile core
Warning: ref cell d04bfn00nnub5 use different unit tile core
Warning: ref cell d04bfn00nduk0 use different unit tile core
Warning: ref cell d04bfn00nd0c7 use different unit tile core
Warning: ref cell d04xnb02nn0b5 use different unit tile core
Warning: ref cell d04nan03yn0d0 use different unit tile core
Warning: ref cell d04inn00ln0a5 use different unit tile core
Warning: ref cell d04xnb02yn0a5 use different unit tile core
Warning: ref cell d04xob02nn0b5 use different unit tile core
Warning: ref cell d04xob03yn0b5 use different unit tile core
Warning: ref cell d04bfn00nn0d0 use different unit tile core
NOTE: the following cells are placed off placement grid:
>> cts2544
>> cts2545
>> cts2546
>> cts2547
>> cts2551
>> cts2552
>> cts2553
>> cts2554
>> cts2555
>> cts2556
    split into 12920 row segments
  Processing filler cells...
Warning: Limited std master d04bar00nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar00nnz32: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar01nnz16: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar01nnz08: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar01nnz04: orientation(s) = { R0 R0_MY }.  (APL-082)
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <d04bar00nnz64> and connecting PG nets...
    The first filler cell name is xofiller_d04bar00nnz64_1
    The last filler cell name is xofiller_d04bar00nnz64_6801
    6801 filler cells with master <d04bar00nnz64> were inserted
Filling cell with master <d04bar00nnz32> and connecting PG nets...
    The first filler cell name is xofiller_d04bar00nnz32_1
    The last filler cell name is xofiller_d04bar00nnz32_670
    670 filler cells with master <d04bar00nnz32> were inserted
Filling cell with master <d04bar01nnz16> and connecting PG nets...
    The first filler cell name is xofiller_d04bar01nnz16_1
    The last filler cell name is xofiller_d04bar01nnz16_1863
    1863 filler cells with master <d04bar01nnz16> were inserted
Filling cell with master <d04bar01nnz08> and connecting PG nets...
    The first filler cell name is xofiller_d04bar01nnz08_1
    The last filler cell name is xofiller_d04bar01nnz08_3575
    3575 filler cells with master <d04bar01nnz08> were inserted
Filling cell with master <d04bar01nnz04> and connecting PG nets...
    The first filler cell name is xofiller_d04bar01nnz04_1
    The last filler cell name is xofiller_d04bar01nnz04_5001
    5001 filler cells with master <d04bar01nnz04> were inserted
=== End of Filler Cell Insertion ===


-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                35820 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  35820 (MW-339)
Warning: Undo stack cleared by command 'insert_stdcell_filler' (HDUEDIT-104)
 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 5 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 12 routable metal layers
    Top most routable layer is set to be metal9
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
Warning: Limited std master d04bar00nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar00nnz32: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar01nnz16: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar01nnz08: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar01nnz04: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
  Reading netlist information from DB ...
    17910 placeable cells
    0 cover cells
    1039 IO cells/pins
    64328 fixed core/macro cells
    83277 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <core> has 0 vertical and 0 horizontal rows
    array <bonuscore> has 0 vertical and 760 horizontal rows
    array <core2h> has 0 vertical and 760 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    1140 rows didn't pass legal unit tile check and skipped
    224 hard placement blockages
    24 route guides
    4385 pre-routes for placement blockage/checking
    3085 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
    tracks of layer 1 are not even
    tracks of layer 3 are not even
    tracks of layer 4 are not even
    tracks of layer 5 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
    tracks of layer 8 are not even
    tracks of layer 9 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell d04tap02ldz05 bounding box not multiple of tile. (APL-026)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
NOTE: the following cells are either overlapped, 
      placed not exactly on row, or placed out of filling area:
>> xofiller_d04bar00nnz64_1023
>> xofiller_d04bar00nnz64_1024
>> xofiller_d04bar00nnz64_1025
>> xofiller_d04bar00nnz64_1026
>> xofiller_d04bar00nnz64_1027
>> xofiller_d04bar00nnz64_1028
>> xofiller_d04bar00nnz64_1029
>> xofiller_d04bar00nnz64_1030
>> xofiller_d04bar00nnz64_1031
>> xofiller_d04bar00nnz64_1032
    Pass II: mark placed cells
Warning: ref cell d04nak24nn0d0 use different unit tile core
Warning: ref cell d04nan04nd0i0 use different unit tile core
Warning: ref cell d04xob02yn0b3 use different unit tile core
Warning: ref cell d04bfn00ynub3 use different unit tile core
Warning: ref cell d04con01wd0c7 use different unit tile core
Warning: ref cell d04cak04yn0b5 use different unit tile core
Warning: ref cell d04cak01ln0c0 use different unit tile core
Warning: ref cell d04rrb22yn0b0 use different unit tile core
Warning: ref cell d04nan02nd0h0 use different unit tile core
Warning: ref cell d04orn02yd0c3 use different unit tile core
Warning: ref cell d04tih00wnz00 use different unit tile core
Warning: ref cell d04qfd02nnz00 use different unit tile core
Warning: ref cell d04qfd01ndz00 use different unit tile core
Warning: ref cell d04non02ld0c0 use different unit tile core
Warning: ref cell d04bfn00nnuc0 use different unit tile core
Warning: ref cell d04bfn00lnuc0 use different unit tile core
Warning: ref cell d04bfn00yd0c0 use different unit tile core
Warning: ref cell d04bfn00wnub4 use different unit tile core
Warning: ref cell d04bfn00ynub4 use different unit tile core
Warning: ref cell d04bfn00nd0b4 use different unit tile core
Warning: ref cell d04nan02nd0c7 use different unit tile core
Warning: ref cell d04bfn00nn0b5 use different unit tile core
Warning: ref cell d04bfn00ld0c5 use different unit tile core
Warning: ref cell d04bfn00ld0o0 use different unit tile core
Warning: ref cell d04nan03yn0c0 use different unit tile core
Warning: ref cell d04xnb02nn0b3 use different unit tile core
Warning: ref cell d04nan02ld0b7 use different unit tile core
Warning: ref cell d04nan02nd0c3 use different unit tile core
Warning: ref cell d04xob02yn0b7 use different unit tile core
Warning: ref cell d04bfn00wn0b5 use different unit tile core
Warning: ref cell d04inn00wn0b3 use different unit tile core
Warning: ref cell d04con04yn0b5 use different unit tile core
Warning: ref cell d04nak24nn0c0 use different unit tile core
Warning: ref cell d04can03wn0b7 use different unit tile core
Warning: ref cell d04nan02nd0b5 use different unit tile core
Warning: ref cell d04xob02wn0d0 use different unit tile core
Warning: ref cell d04non02wd0f7 use different unit tile core
Warning: ref cell d04con02yd0c0 use different unit tile core
Warning: ref cell d04inn00ln0d0 use different unit tile core
Warning: ref cell d04bfn00wd0c5 use different unit tile core
Warning: ref cell d04bfn00wd0h0 use different unit tile core
Warning: ref cell d04bfn00ln0d0 use different unit tile core
Warning: ref cell d04inn00yn0h5 use different unit tile core
Warning: ref cell d04nab02nd0f5 use different unit tile core
Warning: ref cell d04inn00yd0b3 use different unit tile core
Warning: ref cell d04bfn00ynuc0 use different unit tile core
Warning: ref cell d04inn00wn0h5 use different unit tile core
Warning: ref cell d04cob11yd0c7 use different unit tile core
Warning: ref cell d04ann03ln0b0 use different unit tile core
Warning: ref cell d04can03wn0b4 use different unit tile core
Warning: ref cell d04nab03yn0f0 use different unit tile core
Warning: ref cell d04bfn00nnub4 use different unit tile core
Warning: ref cell d04bfn00ld0b0 use different unit tile core
Warning: ref cell d04bfn00yd0b4 use different unit tile core
Warning: ref cell d04aon03yn0b5 use different unit tile core
Warning: ref cell d04inn00yn0i5 use different unit tile core
Warning: ref cell d04nan02ld0b5 use different unit tile core
Warning: ref cell d04bfn00ld0b4 use different unit tile core
Warning: ref cell d04bfn00yd0b0 use different unit tile core
Warning: ref cell d04bfn00ld0c0 use different unit tile core
Warning: ref cell d04bfn00nn0b0 use different unit tile core
Warning: ref cell d04nan04ld0c7 use different unit tile core
Warning: ref cell d04nan02wd0b5 use different unit tile core
Warning: ref cell d04cgc01nd0d0 use different unit tile core
Warning: ref cell d04cgc01nd0b0 use different unit tile core
Warning: ref cell d04gbf00nd0i0 use different unit tile core
Warning: ref cell d04gbf00nd0j5 use different unit tile core
Warning: ref cell d04bfn12wn0b0 use different unit tile core
Warning: ref cell d04bfn11wn0a5 use different unit tile core
Warning: ref cell d04bfn13wn0c0 use different unit tile core
Warning: ref cell d04bfn13wn0b0 use different unit tile core
Warning: ref cell d04bfn11wn0b0 use different unit tile core
Warning: ref cell d04bfn13wn0a5 use different unit tile core
Warning: ref cell d04bfn11wn0c0 use different unit tile core
Warning: ref cell d04bfn11wn0b5 use different unit tile core
Warning: ref cell d04bfn12wn0c0 use different unit tile core
Warning: ref cell d04bfn12wn0a5 use different unit tile core
Warning: ref cell d04bfn12wn0b5 use different unit tile core
Warning: ref cell d04bfn13wn0b5 use different unit tile core
Warning: ref cell d04xnb02wn0d0 use different unit tile core
Warning: ref cell d04ann02wn0b3 use different unit tile core
Warning: ref cell d04bfn00yd0c5 use different unit tile core
Warning: ref cell d04aon03nn0c0 use different unit tile core
Warning: ref cell d04gbf10nd0d0 use different unit tile core
Warning: ref cell d04gbf10nd0c0 use different unit tile core
Warning: ref cell d04gbf20nd0l0 use different unit tile core
Warning: ref cell d04gbf10nd0h0 use different unit tile core
Warning: ref cell d04inn00wn0f5 use different unit tile core
Warning: ref cell d04gbf00nd0f5 use different unit tile core
Warning: ref cell d04gbf00nd0g5 use different unit tile core
Warning: ref cell d04gbf00nd0b0 use different unit tile core
Warning: ref cell d04gbf00nd0j0 use different unit tile core
Warning: ref cell d04gbf30nd0e5 use different unit tile core
Warning: ref cell d04gbf10nd0g0 use different unit tile core
Warning: ref cell d04cgc01nd0h0 use different unit tile core
Warning: ref cell d04cgc01nd0j0 use different unit tile core
Warning: ref cell d04gbf10nd0d5 use different unit tile core
Warning: ref cell d04cgc01nd0i0 use different unit tile core
Warning: ref cell d04gbf00nd0h5 use different unit tile core
Warning: ref cell d04cgc01nd0c0 use different unit tile core
Warning: ref cell d04gbf00nd0l0 use different unit tile core
Warning: ref cell d04cgc01nd0g0 use different unit tile core
Warning: ref cell d04gbf00nd0i5 use different unit tile core
Warning: ref cell d04cgc01nd0e0 use different unit tile core
Warning: ref cell d04gbf00nd0c5 use different unit tile core
Warning: ref cell d04gbf10nd0f0 use different unit tile core
Warning: ref cell d04gbf10nd0f5 use different unit tile core
Warning: ref cell d04gbf30nd0b5 use different unit tile core
Warning: ref cell d04cgc01nd0f0 use different unit tile core
Warning: ref cell d04cob11yd0d7 use different unit tile core
Warning: ref cell d04inn00wd0b5 use different unit tile core
Warning: ref cell d04cob13nd0b5 use different unit tile core
Warning: ref cell d04non02ln0d5 use different unit tile core
Warning: ref cell d04con03nd0c7 use different unit tile core
Warning: ref cell d04inn00yd0c7 use different unit tile core
Warning: ref cell d04bfn00ld0h0 use different unit tile core
Warning: ref cell d04bfn00nnue3 use different unit tile core
Warning: ref cell d04bfn00yn0b5 use different unit tile core
Warning: ref cell d04nab03yd0i5 use different unit tile core
Warning: ref cell d04nan04yn0f0 use different unit tile core
Warning: ref cell d04bfn00nduo0 use different unit tile core
Warning: ref cell d04cab13yn0f0 use different unit tile core
Warning: ref cell d04nan04yn0e5 use different unit tile core
Warning: ref cell d04gbf00nd0h0 use different unit tile core
Warning: ref cell d04gbf00nd0c0 use different unit tile core
Warning: ref cell d04gbf00nd0g0 use different unit tile core
Warning: ref cell d04gbf00nd0e0 use different unit tile core
Warning: ref cell d04gbf00nd0d0 use different unit tile core
Warning: ref cell d04gbf00nd0f0 use different unit tile core
Warning: ref cell d04gbf00nd0d5 use different unit tile core
Warning: ref cell d04gbf00nd0b5 use different unit tile core
Warning: ref cell d04gbf00nd0e5 use different unit tile core
Warning: ref cell d04can03ld0c5 use different unit tile core
Warning: ref cell d04nab02wn0b5 use different unit tile core
Warning: ref cell d04kok01wd0b0 use different unit tile core
Warning: ref cell d04inn00nd0c5 use different unit tile core
Warning: ref cell d04aon03yn0f0 use different unit tile core
Warning: ref cell d04nan03wd0d7 use different unit tile core
Warning: ref cell d04nak24ld0f7 use different unit tile core
Warning: ref cell d04orn02ln0a5 use different unit tile core
Warning: ref cell d04fky00yd0a5 use different unit tile core
Warning: ref cell d04bfn00yn0c5 use different unit tile core
Warning: ref cell d04aon03ln0a5 use different unit tile core
Warning: ref cell d04non04yn0c0 use different unit tile core
Warning: ref cell d04ann04nd0b7 use different unit tile core
Warning: ref cell d04inn00nn0c5 use different unit tile core
Warning: ref cell d04can03wn0b5 use different unit tile core
Warning: ref cell d04nan02wd0e0 use different unit tile core
Warning: ref cell d04ann02nn0b0 use different unit tile core
Warning: ref cell d04can03wd0b5 use different unit tile core
Warning: ref cell d04can03ln0c0 use different unit tile core
Warning: ref cell d04nan02nd0d0 use different unit tile core
Warning: ref cell d04inn00lnuf5 use different unit tile core
Warning: ref cell d04non02nd0c7 use different unit tile core
Warning: ref cell d04inn00wnud0 use different unit tile core
Warning: ref cell d04inn00wn0c5 use different unit tile core
Warning: ref cell d04bfn00wduh0 use different unit tile core
Warning: ref cell d04cab13yn0d0 use different unit tile core
Warning: ref cell d04non02wn0c0 use different unit tile core
Warning: ref cell d04nan04nn0b5 use different unit tile core
Warning: ref cell d04nan04nn0c0 use different unit tile core
Warning: ref cell d04fky00nd0b0 use different unit tile core
Warning: ref cell d04orn02nn0a5 use different unit tile core
Warning: ref cell d04nan02nd0b7 use different unit tile core
Warning: ref cell d04can03ln0b5 use different unit tile core
Warning: ref cell d04nan04ln0b5 use different unit tile core
Warning: ref cell d04nan04wn0b5 use different unit tile core
Warning: ref cell d04orn02nn0c0 use different unit tile core
Warning: ref cell d04inn00wnue3 use different unit tile core
Warning: ref cell d04bfn00wduk0 use different unit tile core
Warning: ref cell d04inn00ndui0 use different unit tile core
Warning: ref cell d04fky00ld0b0 use different unit tile core
Warning: ref cell d04nan04ln0d0 use different unit tile core
Warning: ref cell d04nan04nn0d0 use different unit tile core
Warning: ref cell d04nak24ln0c0 use different unit tile core
Warning: ref cell d04orn04wn0c0 use different unit tile core
Warning: ref cell d04non02nn0e0 use different unit tile core
Warning: ref cell d04can03nd0b5 use different unit tile core
Warning: ref cell d04aon03wn0a5 use different unit tile core
Warning: ref cell d04orn02wn0a5 use different unit tile core
Warning: ref cell d04non02wd0c5 use different unit tile core
Warning: ref cell d04cak01yd0b7 use different unit tile core
Warning: ref cell d04non02ld0c5 use different unit tile core
Warning: ref cell d04aon11yd0d5 use different unit tile core
Warning: ref cell d04cob11yn0b0 use different unit tile core
Warning: ref cell d04bfn00wnue3 use different unit tile core
Warning: ref cell d04mbn22nn0b4 use different unit tile core
Warning: ref cell d04mkn22ld0c7 use different unit tile core
Warning: ref cell d04con03nd0b5 use different unit tile core
Warning: ref cell d04nan03yd0b7 use different unit tile core
Warning: ref cell d04mkn22wn0a5 use different unit tile core
Warning: ref cell d04xnb02yn0f0 use different unit tile core
Warning: ref cell d04nab02wd0f5 use different unit tile core
Warning: ref cell d04ann02ln0b4 use different unit tile core
Warning: ref cell d04inn00wdui0 use different unit tile core
Warning: ref cell d04xnk04ln0e0 use different unit tile core
Warning: ref cell d04xnk04nn0a5 use different unit tile core
Warning: ref cell d04xnk04ld0f5 use different unit tile core
Warning: ref cell d04xob03ln0a5 use different unit tile core
Warning: ref cell d04xnk04nn0e0 use different unit tile core
Warning: ref cell d04xnk04wn0b5 use different unit tile core
Warning: ref cell d04mbn22nn0d0 use different unit tile core
Warning: ref cell d04mkn22nd0c7 use different unit tile core
Warning: ref cell d04non02nn0c5 use different unit tile core
Warning: ref cell d04can03yd0b3 use different unit tile core
Warning: ref cell d04bfn00wd0b3 use different unit tile core
Warning: ref cell d04ann02wn0c0 use different unit tile core
Warning: ref cell d04nan02nd0c0 use different unit tile core
Warning: ref cell d04bfn00wd0a5 use different unit tile core
Warning: ref cell d04nan02yd0b6 use different unit tile core
Warning: ref cell d04ann02nn0c0 use different unit tile core
Warning: ref cell d04ann02nd0d3 use different unit tile core
Warning: ref cell d04xnb02nn0b4 use different unit tile core
Warning: ref cell d04inn00ld0b5 use different unit tile core
Warning: ref cell d04con10wn0b0 use different unit tile core
Warning: ref cell d04inn00wnub3 use different unit tile core
Warning: ref cell d04mkn22ln0a5 use different unit tile core
Warning: ref cell d04ann02ln0c0 use different unit tile core
Warning: ref cell d04ann02nd0b7 use different unit tile core
Warning: ref cell d04nan02ld0c3 use different unit tile core
Warning: ref cell d04nan02wn0d0 use different unit tile core
Warning: ref cell d04bfn00wd0b5 use different unit tile core
Warning: ref cell d04xob03nn0b0 use different unit tile core
Warning: ref cell d04nab02nd0d3 use different unit tile core
Warning: ref cell d04nan02nd0b6 use different unit tile core
Warning: ref cell d04xnb02ln0b0 use different unit tile core
Warning: ref cell d04oan01yn0c0 use different unit tile core
Warning: ref cell d04nan02wd0d0 use different unit tile core
Warning: ref cell d04oan01wn0a5 use different unit tile core
Warning: ref cell d04non02wd0f0 use different unit tile core
Warning: ref cell d04nob02nn0c0 use different unit tile core
Warning: ref cell d04cak01nd0d0 use different unit tile core
Warning: ref cell d04ann02wn0b6 use different unit tile core
Warning: ref cell d04bfn00nn0c5 use different unit tile core
Warning: ref cell d04ann02yn0b3 use different unit tile core
Warning: ref cell d04ann02nn0b4 use different unit tile core
Warning: ref cell d04ann02ln0b3 use different unit tile core
Warning: ref cell d04ann02nn0b3 use different unit tile core
Warning: ref cell d04oan01wn0b0 use different unit tile core
Warning: ref cell d04cak01wn0b0 use different unit tile core
Warning: ref cell d04xnk04ln0b0 use different unit tile core
Warning: ref cell d04non02ld0f5 use different unit tile core
Warning: ref cell d04xnk04nn0b0 use different unit tile core
Warning: ref cell d04cob11nn0b0 use different unit tile core
Warning: ref cell d04kak01nn0b0 use different unit tile core
Warning: ref cell d04nan03nnuc0 use different unit tile core
Warning: ref cell d04bfn00nd0c5 use different unit tile core
Warning: ref cell d04xob02yn0f0 use different unit tile core
Warning: ref cell d04inn00wd0c5 use different unit tile core
Warning: ref cell d04inn00nd0f7 use different unit tile core
Warning: ref cell d04nan02wd0b7 use different unit tile core
Warning: ref cell d04inn00yd0b5 use different unit tile core
Warning: ref cell d04con01yd0d7 use different unit tile core
Warning: ref cell d04bfn00ld0b3 use different unit tile core
Warning: ref cell d04nan02wd0c3 use different unit tile core
Warning: ref cell d04nan02wd0c0 use different unit tile core
Warning: ref cell d04nan02wd0b6 use different unit tile core
Warning: ref cell d04nan03nd0b7 use different unit tile core
Warning: ref cell d04can03yn0b3 use different unit tile core
Warning: ref cell d04kok01yn0d0 use different unit tile core
Warning: ref cell d04mkn22yn0c0 use different unit tile core
Warning: ref cell d04cob11yn0f0 use different unit tile core
Warning: ref cell d04ann02yn0f0 use different unit tile core
Warning: ref cell d04bfn00nd0b3 use different unit tile core
Warning: ref cell d04bfn00wn0c0 use different unit tile core
Warning: ref cell d04nan03nd0e0 use different unit tile core
Warning: ref cell d04inn00nd0q0 use different unit tile core
Warning: ref cell d04non02ln0b3 use different unit tile core
Warning: ref cell d04con01ld0c5 use different unit tile core
Warning: ref cell d04ann02ln0b6 use different unit tile core
Warning: ref cell d04xnk04nn0b5 use different unit tile core
Warning: ref cell d04xnk04ln0b5 use different unit tile core
Warning: ref cell d04non02ld0d0 use different unit tile core
Warning: ref cell d04non02ln0c0 use different unit tile core
Warning: ref cell d04nan02ln0b6 use different unit tile core
Warning: ref cell d04non02nd0d0 use different unit tile core
Warning: ref cell d04con01nd0c5 use different unit tile core
Warning: ref cell d04con03ln0b0 use different unit tile core
Warning: ref cell d04ann03yn0f0 use different unit tile core
Warning: ref cell d04can03yn0f0 use different unit tile core
Warning: ref cell d04cob13yn0f0 use different unit tile core
Warning: ref cell d04bfn00yd0b5 use different unit tile core
Warning: ref cell d04can03yn0e0 use different unit tile core
Warning: ref cell d04non03yd0g0 use different unit tile core
Warning: ref cell d04orn02yd0d5 use different unit tile core
Warning: ref cell d04inn00yn0e3 use different unit tile core
Warning: ref cell d04can03wd0c5 use different unit tile core
Warning: ref cell d04can03nd0b0 use different unit tile core
Warning: ref cell d04can03yd0c5 use different unit tile core
Warning: ref cell d04inn00nn0d0 use different unit tile core
Warning: ref cell d04can03nn0b7 use different unit tile core
Warning: ref cell d04fyj03ld0g0 use different unit tile core
Warning: ref cell d04inn00yn0b3 use different unit tile core
Warning: ref cell d04orn02yn0d0 use different unit tile core
Warning: ref cell d04con03yd0b5 use different unit tile core
Warning: ref cell d04non02yd0c5 use different unit tile core
Warning: ref cell d04non02nn0b3 use different unit tile core
Warning: ref cell d04mkn22ld0d5 use different unit tile core
Warning: ref cell d04mkn22ln0d0 use different unit tile core
Warning: ref cell d04nan02nn0b6 use different unit tile core
Warning: ref cell d04nan02wn0b5 use different unit tile core
Warning: ref cell d04mkn22wd0c7 use different unit tile core
Warning: ref cell d04xob02yd0c7 use different unit tile core
Warning: ref cell d04can03yd0b5 use different unit tile core
Warning: ref cell d04inn00wd0f7 use different unit tile core
Warning: ref cell d04inn00ln0b3 use different unit tile core
Warning: ref cell d04can03nn0c0 use different unit tile core
Warning: ref cell d04non02ln0b5 use different unit tile core
Warning: ref cell d04non02nd0g0 use different unit tile core
Warning: ref cell d04non02wd0h5 use different unit tile core
Warning: ref cell d04non02nd0i0 use different unit tile core
Warning: ref cell d04bfn00yduh0 use different unit tile core
Warning: ref cell d04aon11yd0f5 use different unit tile core
Warning: ref cell d04mkn22wn0b5 use different unit tile core
Warning: ref cell d04con03yn0d0 use different unit tile core
Warning: ref cell d04cob13yn0d0 use different unit tile core
Warning: ref cell d04xob03yn0c0 use different unit tile core
Warning: ref cell d04xob02yn0c0 use different unit tile core
Warning: ref cell d04cob13yd0b5 use different unit tile core
Warning: ref cell d04xnb03yn0b0 use different unit tile core
Warning: ref cell d04inn00yd0q0 use different unit tile core
Warning: ref cell d04xnb03yd0g3 use different unit tile core
Warning: ref cell d04bfn00yn0b0 use different unit tile core
Warning: ref cell d04inn00ynub3 use different unit tile core
Warning: ref cell d04xnk04ln0a5 use different unit tile core
Warning: ref cell d04xnb03yn0e0 use different unit tile core
Warning: ref cell d04xnb02yn0b3 use different unit tile core
Warning: ref cell d04kok01yn0f0 use different unit tile core
Warning: ref cell d04con02nn0c0 use different unit tile core
Warning: ref cell d04con01nd0b5 use different unit tile core
Warning: ref cell d04ann03yn0b5 use different unit tile core
Warning: ref cell d04ann03yn0c0 use different unit tile core
Warning: ref cell d04fyj43yd0b0 use different unit tile core
Warning: ref cell d04non02wn0b5 use different unit tile core
Warning: ref cell d04can03yn0b7 use different unit tile core
Warning: ref cell d04non02yn0b3 use different unit tile core
Warning: ref cell d04can03yn8b0 use different unit tile core
Warning: ref cell d04non02nn0b5 use different unit tile core
Warning: ref cell d04ann03yd0f7 use different unit tile core
Warning: ref cell d04orn02yn0f0 use different unit tile core
Warning: ref cell d04ann02yd0k0 use different unit tile core
Warning: ref cell d04ann04yn0c0 use different unit tile core
Warning: ref cell d04ann04yd0d7 use different unit tile core
Warning: ref cell d04ann02yd0b7 use different unit tile core
Warning: ref cell d04ann02yd0f7 use different unit tile core
Warning: ref cell d04inn00ln0c5 use different unit tile core
Warning: ref cell d04inn00wn0d0 use different unit tile core
Warning: ref cell d04fky00yd0b0 use different unit tile core
Warning: ref cell d04nan04yd0c7 use different unit tile core
Warning: ref cell d04nob03yn0d0 use different unit tile core
Warning: ref cell d04ltn80yd0g0 use different unit tile core
Warning: ref cell d04nak24yn0f0 use different unit tile core
Warning: ref cell d04nan02yd0b5 use different unit tile core
Warning: ref cell d04bfn00yd0a5 use different unit tile core
Warning: ref cell d04orn02yd0c5 use different unit tile core
Warning: ref cell d04aon03yn0d0 use different unit tile core
Warning: ref cell d04orn04yn0c0 use different unit tile core
Warning: ref cell d04nan03ynuc0 use different unit tile core
Warning: ref cell d04ann04yd0b7 use different unit tile core
Warning: ref cell d04ann03yn0d0 use different unit tile core
Warning: ref cell d04non02yd0i0 use different unit tile core
Warning: ref cell d04nan04yn0c0 use different unit tile core
Warning: ref cell d04nan04yd0d0 use different unit tile core
Warning: ref cell d04fky00yd0e0 use different unit tile core
Warning: ref cell d04nan04yn0b5 use different unit tile core
Warning: ref cell d04nan04yd0e0 use different unit tile core
Warning: ref cell d04nan04yn0d0 use different unit tile core
Warning: ref cell d04nak24yn0c0 use different unit tile core
Warning: ref cell d04fky00yd0g0 use different unit tile core
Warning: ref cell d04can03yn0d0 use different unit tile core
Warning: ref cell d04can03yn0b0 use different unit tile core
Warning: ref cell d04orn02yn0a5 use different unit tile core
Warning: ref cell d04can03yn0b4 use different unit tile core
Warning: ref cell d04nan03yd0e0 use different unit tile core
Warning: ref cell d04nob02yd0i0 use different unit tile core
Warning: ref cell d04non02yd0d0 use different unit tile core
Warning: ref cell d04nan02yn0b6 use different unit tile core
Warning: ref cell d04con01yd0c3 use different unit tile core
Warning: ref cell d04mbn22yn0d0 use different unit tile core
Warning: ref cell d04nob02yd0d3 use different unit tile core
Warning: ref cell d04bfn00yn0d5 use different unit tile core
Warning: ref cell d04xnb02yn0c0 use different unit tile core
Warning: ref cell d04nab02yn0b5 use different unit tile core
Warning: ref cell d04nan02yd0b7 use different unit tile core
Warning: ref cell d04xnk04yn0f0 use different unit tile core
Warning: ref cell d04nab02yd0f5 use different unit tile core
Warning: ref cell d04xnk04yn0e0 use different unit tile core
Warning: ref cell d04xob03yn0b0 use different unit tile core
Warning: ref cell d04xnb02yn0b7 use different unit tile core
Warning: ref cell d04non02yn0f0 use different unit tile core
Warning: ref cell d04ann02yn0b6 use different unit tile core
Warning: ref cell d04con03nn0d0 use different unit tile core
Warning: ref cell d04cab11yn0c0 use different unit tile core
Warning: ref cell d04nan02yd0f0 use different unit tile core
Warning: ref cell d04con03yd0c7 use different unit tile core
Warning: ref cell d04aon01yn0a5 use different unit tile core
Warning: ref cell d04cak02yn0c0 use different unit tile core
Warning: ref cell d04xok04yn0c0 use different unit tile core
Warning: ref cell d04xnk04yd0f5 use different unit tile core
Warning: ref cell d04nab02yd0d3 use different unit tile core
Warning: ref cell d04non02yn0e5 use different unit tile core
Warning: ref cell d04xnb02yd0h0 use different unit tile core
Warning: ref cell d04con01yd0c5 use different unit tile core
Warning: ref cell d04con01yn0f0 use different unit tile core
Warning: ref cell d04mkn22yd0d5 use different unit tile core
Warning: ref cell d04con01yd0b5 use different unit tile core
Warning: ref cell d04mbn22yn0a5 use different unit tile core
Warning: ref cell d04mkn22yn0d0 use different unit tile core
Warning: ref cell d04xnk04yn0b5 use different unit tile core
Warning: ref cell d04nan03yd0d0 use different unit tile core
Warning: ref cell d04xnk04yn0a5 use different unit tile core
Warning: ref cell d04non02yn0c5 use different unit tile core
Warning: ref cell d04non02yd0c7 use different unit tile core
Warning: ref cell d04cak01yn0d0 use different unit tile core
Warning: ref cell d04can03yn0c0 use different unit tile core
Warning: ref cell d04ann02yn0e0 use different unit tile core
Warning: ref cell d04cak04yn0b0 use different unit tile core
Warning: ref cell d04cak01yn0c0 use different unit tile core
Warning: ref cell d04nan02yd0d0 use different unit tile core
Warning: ref cell d04xnk04yn0b0 use different unit tile core
Warning: ref cell d04xnb02yd0i0 use different unit tile core
Warning: ref cell d04non02yd0g0 use different unit tile core
Warning: ref cell d04nan02yn0f0 use different unit tile core
Warning: ref cell d04cak01yd0c5 use different unit tile core
Warning: ref cell d04non02yd0c0 use different unit tile core
Warning: ref cell d04nan02yd0c3 use different unit tile core
Warning: ref cell d04mkn22yd0c7 use different unit tile core
Warning: ref cell d04non02yn0b5 use different unit tile core
Warning: ref cell d04inn00ynui5 use different unit tile core
Warning: ref cell d04bfn00yduo0 use different unit tile core
Warning: ref cell d04bfn00yd0o0 use different unit tile core
Warning: ref cell d04inn00yd0c5 use different unit tile core
Warning: ref cell d04xnb02yn0b0 use different unit tile core
Warning: ref cell d04non02yn0d5 use different unit tile core
Warning: ref cell d04xnb02yn0b4 use different unit tile core
Warning: ref cell d04xob02yn0d0 use different unit tile core
Warning: ref cell d04xob03yd0g5 use different unit tile core
Warning: ref cell d04orn02yn0c0 use different unit tile core
Warning: ref cell d04ann02yn0c0 use different unit tile core
Warning: ref cell d04xob03yn0g0 use different unit tile core
Warning: ref cell d04nan02yd0h0 use different unit tile core
Warning: ref cell d04xob02yn0g0 use different unit tile core
Warning: ref cell d04xnb03yd0c7 use different unit tile core
Warning: ref cell d04xnb03yn0d0 use different unit tile core
Warning: ref cell d04xob02yn0b0 use different unit tile core
Warning: ref cell d04ann02yn0b4 use different unit tile core
Warning: ref cell d04orn02yn0b5 use different unit tile core
Warning: ref cell d04xob02yn0b4 use different unit tile core
Warning: ref cell d04oan01yn0a5 use different unit tile core
Warning: ref cell d04ann02yn0b0 use different unit tile core
Warning: ref cell d04aon01yn0d0 use different unit tile core
Warning: ref cell d04bfn00nn0c0 use different unit tile core
Warning: ref cell d04nan02yd0c0 use different unit tile core
Warning: ref cell d04non02yd0f5 use different unit tile core
Warning: ref cell d04gnc01lnz00 use different unit tile core
Warning: ref cell d04qfd02ndz00 use different unit tile core
Warning: ref cell d04qna03nd0d0 use different unit tile core
Warning: ref cell d04qna02nd0c7 use different unit tile core
Warning: ref cell d04qbf00nd0h0 use different unit tile core
Warning: ref cell d04qbf00nd0o0 use different unit tile core
Warning: ref cell d04qin00nd0i0 use different unit tile core
Warning: ref cell d04qno03nd0d0 use different unit tile core
Warning: ref cell d04qno02nd0c7 use different unit tile core
Warning: ref cell d04qin00nd0q0 use different unit tile core
Warning: ref cell d04bfn00yn0c0 use different unit tile core
Warning: ref cell d04bfn00yd0h0 use different unit tile core
Warning: ref cell d04bfn00nn0e0 use different unit tile core
Warning: ref cell d04bfn00ynue3 use different unit tile core
Warning: ref cell d04bfn00ld0k0 use different unit tile core
Warning: ref cell d04bfn00yn0e0 use different unit tile core
Warning: ref cell d04bfn00ln0c0 use different unit tile core
Warning: ref cell d04bfn00yn0e3 use different unit tile core
Warning: ref cell d04inn00yd0f7 use different unit tile core
Warning: ref cell d04inn00yn0d0 use different unit tile core
Warning: ref cell d04inn00yn0c5 use different unit tile core
Warning: ref cell d04inn00yd0i0 use different unit tile core
Warning: ref cell d04inn00yd0o7 use different unit tile core
Warning: ref cell d04cak02nn0c0 use different unit tile core
Warning: ref cell d04kok01yn0b0 use different unit tile core
Warning: ref cell d04non03nn0f0 use different unit tile core
Warning: ref cell d04nob03ln0b0 use different unit tile core
Warning: ref cell d04xok04nn0b5 use different unit tile core
Warning: ref cell d04can16nn0b5 use different unit tile core
Warning: ref cell d04cab13yn0c0 use different unit tile core
Warning: ref cell d04con02nn0b0 use different unit tile core
Warning: ref cell d04ann02yn0d0 use different unit tile core
Warning: ref cell d04oan01yn0b0 use different unit tile core
Warning: ref cell d04kak01yn0b0 use different unit tile core
Warning: ref cell d04nab03yn0c0 use different unit tile core
Warning: ref cell d04aon03yn0b0 use different unit tile core
Warning: ref cell d04ann02wn0a5 use different unit tile core
Warning: ref cell d04xnb03yn0b5 use different unit tile core
Warning: ref cell d04oan01nn0b0 use different unit tile core
Warning: ref cell d04nob02yn0b5 use different unit tile core
Warning: ref cell d04cob11nn0c0 use different unit tile core
Warning: ref cell fdk73d84_asic_halo_hic use different unit tile core
Warning: ref cell fdk73d84_asic_halo_hhc use different unit tile core
Warning: ref cell fdk73d84_asic_halo_hvn use different unit tile core
Warning: ref cell fdk73d84_asic_halo_hib use different unit tile core
Warning: ref cell fdk73d84_asic_halo_hhb use different unit tile core
Warning: ref cell d04tap02ldz05 use different unit tile core2h
Warning: ref cell d04cob11yn0c0 use different unit tile core
Warning: ref cell d04cak01nn0c0 use different unit tile core
Warning: ref cell d04ann02ln0a5 use different unit tile core
Warning: ref cell d04xnb02yn0e0 use different unit tile core
Warning: ref cell d04mkn22yn0a5 use different unit tile core
Warning: ref cell d04aon03yn0a5 use different unit tile core
Warning: ref cell d04con01yn0d0 use different unit tile core
Warning: ref cell d04ltn80yd0a5 use different unit tile core
Warning: ref cell d04aon03yd0b3 use different unit tile core
Warning: ref cell d04mkn22yn0b5 use different unit tile core
Warning: ref cell d04ann02yd0c5 use different unit tile core
Warning: ref cell d04cab11yn0b0 use different unit tile core
Warning: ref cell d04nob02yn0b0 use different unit tile core
Warning: ref cell d04can16nn0b0 use different unit tile core
Warning: ref cell d04con01yd0c7 use different unit tile core
Warning: ref cell d04con01wn0c0 use different unit tile core
Warning: ref cell d04cak01nd0c7 use different unit tile core
Warning: ref cell d04aon01yn0b5 use different unit tile core
Warning: ref cell d04bfn00wnud5 use different unit tile core
Warning: ref cell d04con03nn0c0 use different unit tile core
Warning: ref cell d04con02yn0b0 use different unit tile core
Warning: ref cell d04bfn00wn0f0 use different unit tile core
Warning: ref cell d04cak01nn0f0 use different unit tile core
Warning: ref cell d04cak01nd0i5 use different unit tile core
Warning: ref cell d04con01nn0c0 use different unit tile core
Warning: ref cell d04ann03yn0a5 use different unit tile core
Warning: ref cell d04mkn22nn0b5 use different unit tile core
Warning: ref cell d04cak04nn0b0 use different unit tile core
Warning: ref cell d04cak01yd0f5 use different unit tile core
Warning: ref cell d04con01ln0c0 use different unit tile core
Warning: ref cell d04cak02nn0b0 use different unit tile core
Warning: ref cell d04con02nn0d0 use different unit tile core
Warning: ref cell d04cak01yn0b0 use different unit tile core
Warning: ref cell d04mbn22yn0b0 use different unit tile core
Warning: ref cell d04aon11yn0b0 use different unit tile core
Warning: ref cell d04con01nd0c7 use different unit tile core
Warning: ref cell d04nan03yn0b5 use different unit tile core
Warning: ref cell d04cak01wd0b7 use different unit tile core
Warning: ref cell d04con01ld0c7 use different unit tile core
Warning: ref cell d04con01wd0b5 use different unit tile core
Warning: ref cell d04ann02wn0b5 use different unit tile core
Warning: ref cell d04xnk04ln0c0 use different unit tile core
Warning: ref cell d04xob02ln0b5 use different unit tile core
Warning: ref cell d04kok01nn0b0 use different unit tile core
Warning: ref cell d04ann02nn0e3 use different unit tile core
Warning: ref cell d04oan01ln0b5 use different unit tile core
Warning: ref cell d04mkn22yn0b0 use different unit tile core
Warning: ref cell d04ann02nn0d0 use different unit tile core
Warning: ref cell d04cak01yd0c7 use different unit tile core
Warning: ref cell d04cab11nn0b0 use different unit tile core
Warning: ref cell d04con01ld0d7 use different unit tile core
Warning: ref cell d04cak01nd0f5 use different unit tile core
Warning: ref cell d04ltn80ld0e0 use different unit tile core
Warning: ref cell d04rrb22yn0a5 use different unit tile core
Warning: ref cell d04orn02yn0b0 use different unit tile core
Warning: ref cell d04nab03yd0f5 use different unit tile core
Warning: ref cell d04orn02yd0f7 use different unit tile core
Warning: ref cell d04nob02wn0b0 use different unit tile core
Warning: ref cell d04xob02wn0a5 use different unit tile core
Warning: ref cell d04bfn00ld0c7 use different unit tile core
Warning: ref cell d04nan03yd0d7 use different unit tile core
Warning: ref cell d04orn02wd0c5 use different unit tile core
Warning: ref cell d04nob02nn0b5 use different unit tile core
Warning: ref cell d04non04nn0b5 use different unit tile core
Warning: ref cell d04ann02ld0d3 use different unit tile core
Warning: ref cell d04ann02yn0a5 use different unit tile core
Warning: ref cell d04ann02nn0a5 use different unit tile core
Warning: ref cell d04xnb02yn0d0 use different unit tile core
Warning: ref cell d04nab02yn0b0 use different unit tile core
Warning: ref cell d04ann03yd0d3 use different unit tile core
Warning: ref cell d04con03yd0d7 use different unit tile core
Warning: ref cell d04nob02yn0c0 use different unit tile core
Warning: ref cell d04cab13yn0b0 use different unit tile core
Warning: ref cell d04fyj03wd0c0 use different unit tile core
Warning: ref cell d04ann02yn0b5 use different unit tile core
Warning: ref cell d04nab02wn0c0 use different unit tile core
Warning: ref cell d04nob03yn0b5 use different unit tile core
Warning: ref cell d04nob02wd0d3 use different unit tile core
Warning: ref cell d04can03wn0a5 use different unit tile core
Warning: ref cell d04can03wd0c7 use different unit tile core
Warning: ref cell d04rrb22wn0a5 use different unit tile core
Warning: ref cell d04bfn00wd0i0 use different unit tile core
Warning: ref cell d04kak01wn0b0 use different unit tile core
Warning: ref cell d04nab02wn0b0 use different unit tile core
Warning: ref cell d04cob13nn0b0 use different unit tile core
Warning: ref cell d04kok01wn0b0 use different unit tile core
Warning: ref cell d04xnb02wn0a5 use different unit tile core
Warning: ref cell d04aon11wn0b0 use different unit tile core
Warning: ref cell d04nab02nn0c0 use different unit tile core
Warning: ref cell d04ann02wd0b7 use different unit tile core
Warning: ref cell d04rrb22wn0b5 use different unit tile core
Warning: ref cell d04ann02yd0d3 use different unit tile core
Warning: ref cell d04xob02ln0a5 use different unit tile core
Warning: ref cell d04ann04nd0d7 use different unit tile core
Warning: ref cell d04can03nn0b5 use different unit tile core
Warning: ref cell d04can03ld0c7 use different unit tile core
Warning: ref cell d04can03ln0a5 use different unit tile core
Warning: ref cell d04ann03nn0a5 use different unit tile core
Warning: ref cell d04inn00wduq0 use different unit tile core
Warning: ref cell d04non02nn0f5 use different unit tile core
Warning: ref cell d04fyj03nd0g0 use different unit tile core
Warning: ref cell d04nan04ld0d7 use different unit tile core
Warning: ref cell d04orn02yd0i0 use different unit tile core
Warning: ref cell d04bfn00ln0f0 use different unit tile core
Warning: ref cell d04fyj43yd0g0 use different unit tile core
Warning: ref cell d04orn02wn0b0 use different unit tile core
Warning: ref cell d04nan04ld0b7 use different unit tile core
Warning: ref cell d04cak01ln0b0 use different unit tile core
Warning: ref cell d04nan02nn0b5 use different unit tile core
Warning: ref cell d04ann02yn0e3 use different unit tile core
Warning: ref cell d04ann02ln0b5 use different unit tile core
Warning: ref cell d04fyj43yd0c0 use different unit tile core
Warning: ref cell d04fky00ld0a5 use different unit tile core
Warning: ref cell d04cak01nn0b5 use different unit tile core
Warning: ref cell d04ltn80ld0c0 use different unit tile core
Warning: ref cell d04ann04nd0c5 use different unit tile core
Warning: ref cell d04nan04wd0b7 use different unit tile core
Warning: ref cell d04ann04yd0c5 use different unit tile core
Warning: ref cell d04nan03nn0b5 use different unit tile core
Warning: ref cell d04orn02wn0b5 use different unit tile core
Warning: ref cell d04cab13nn0b0 use different unit tile core
Warning: ref cell d04nak24wn0c0 use different unit tile core
Warning: ref cell d04non02yn0c0 use different unit tile core
Warning: ref cell d04nab02nn0b0 use different unit tile core
Warning: ref cell d04nan03yn0f0 use different unit tile core
Warning: ref cell d04fyj03wd0b0 use different unit tile core
Warning: ref cell d04inn00ydui0 use different unit tile core
Warning: ref cell d04nan02yd0c7 use different unit tile core
Warning: ref cell d04nan03nn0d0 use different unit tile core
Warning: ref cell d04nan03yd0f5 use different unit tile core
Warning: ref cell d04nan04nd0b7 use different unit tile core
Warning: ref cell d04con03nn0b0 use different unit tile core
Warning: ref cell d04non02wn0b3 use different unit tile core
Warning: ref cell d04nab02nn0f0 use different unit tile core
Warning: ref cell d04ann02nd0f7 use different unit tile core
Warning: ref cell d04inn00nduo7 use different unit tile core
Warning: ref cell d04can03nn0a5 use different unit tile core
Warning: ref cell d04nan04nd0d7 use different unit tile core
Warning: ref cell d04nab02yd0i0 use different unit tile core
Warning: ref cell d04inn00nduq0 use different unit tile core
Warning: ref cell d04can03yn0e3 use different unit tile core
Warning: ref cell d04non02yn0d0 use different unit tile core
Warning: ref cell d04nob03yn0b0 use different unit tile core
Warning: ref cell d04bfn00yn0d0 use different unit tile core
Warning: ref cell d04can03wn0b0 use different unit tile core
Warning: ref cell d04fky00wd0a5 use different unit tile core
Warning: ref cell d04ann04ld0b7 use different unit tile core
Warning: ref cell d04rrb22ln0b5 use different unit tile core
Warning: ref cell d04fyj03ld0c0 use different unit tile core
Warning: ref cell d04fyj03nd0b0 use different unit tile core
Warning: ref cell d04ltn80yd0e0 use different unit tile core
Warning: ref cell d04fyj03ld0b0 use different unit tile core
Warning: ref cell d04fyj03nd0c0 use different unit tile core
Warning: ref cell d04bfn00yd0i0 use different unit tile core
Warning: ref cell d04con04yn0f0 use different unit tile core
Warning: ref cell d04ann02yd0h7 use different unit tile core
Warning: ref cell d04nob02ln0b0 use different unit tile core
Warning: ref cell d04con02yn0c0 use different unit tile core
Warning: ref cell d04ann02nn0b5 use different unit tile core
Warning: ref cell d04con02yn0d0 use different unit tile core
Warning: ref cell d04nan02yd0g0 use different unit tile core
Warning: ref cell d04con03yn0c0 use different unit tile core
Warning: ref cell d04non02nd0h5 use different unit tile core
Warning: ref cell d04nob02yn0f0 use different unit tile core
Warning: ref cell d04nob02yd0f5 use different unit tile core
Warning: ref cell d04fyj03yd0c0 use different unit tile core
Warning: ref cell d04inn00wn0a5 use different unit tile core
Warning: ref cell d04cak01yn0b5 use different unit tile core
Warning: ref cell d04cak01yd0i5 use different unit tile core
Warning: ref cell d04orn02nn0b0 use different unit tile core
Warning: ref cell d04cob13nn0c0 use different unit tile core
Warning: ref cell d04nan02yn0b5 use different unit tile core
Warning: ref cell d04nab02yd0g0 use different unit tile core
Warning: ref cell d04bfn00wnub5 use different unit tile core
Warning: ref cell d04bfn00wn0a5 use different unit tile core
Warning: ref cell d04inn00yn0b5 use different unit tile core
Warning: ref cell d04nan04yd0d7 use different unit tile core
Warning: ref cell d04non02yn0f5 use different unit tile core
Warning: ref cell d04nob02yd0g0 use different unit tile core
Warning: ref cell d04xob02yn0e0 use different unit tile core
Warning: ref cell d04nan02yn0d5 use different unit tile core
Warning: ref cell d04xob03nn0b5 use different unit tile core
Warning: ref cell d04nan02ln0c0 use different unit tile core
Warning: ref cell d04nan02wn0b6 use different unit tile core
Warning: ref cell d04bfn00lduk0 use different unit tile core
Warning: ref cell d04fyj03yd0g0 use different unit tile core
Warning: ref cell d04non02yn0e0 use different unit tile core
Warning: ref cell d04inn00ynue3 use different unit tile core
Warning: ref cell d04nob02nn0b0 use different unit tile core
Warning: ref cell d04non02nd0f0 use different unit tile core
Warning: ref cell d04mkn22nn0a5 use different unit tile core
Warning: ref cell d04con04yn0d0 use different unit tile core
Warning: ref cell d04nan04yd0b7 use different unit tile core
Warning: ref cell d04inn00yduo7 use different unit tile core
Warning: ref cell d04inn00lnud0 use different unit tile core
Warning: ref cell d04can03yn0b5 use different unit tile core
Warning: ref cell d04bfn00yd0c7 use different unit tile core
Warning: ref cell d04oan01yn0b5 use different unit tile core
Warning: ref cell d04inn00nn0b5 use different unit tile core
Warning: ref cell d04non02yd0f7 use different unit tile core
Warning: ref cell d04xob03nn0a5 use different unit tile core
Warning: ref cell d04xnb02yn0g0 use different unit tile core
Warning: ref cell d04nab02nn0d0 use different unit tile core
Warning: ref cell d04con01nn0d0 use different unit tile core
Warning: ref cell d04mkn22nn0b0 use different unit tile core
Warning: ref cell d04nan02nn0c0 use different unit tile core
Warning: ref cell d04inn00nnue3 use different unit tile core
Warning: ref cell d04con03wn0c0 use different unit tile core
Warning: ref cell d04mkn22nn0d0 use different unit tile core
Warning: ref cell d04inn00nnuh5 use different unit tile core
Warning: ref cell d04cak01nn0b0 use different unit tile core
Warning: ref cell d04con01yn0c0 use different unit tile core
Warning: ref cell d04xnk04yn0d0 use different unit tile core
Warning: ref cell d04fyj03yd0b0 use different unit tile core
Warning: ref cell d04xob03yn0d0 use different unit tile core
Warning: ref cell d04inn00nnud0 use different unit tile core
Warning: ref cell d04nab02yn0d0 use different unit tile core
Warning: ref cell d04nan04yd0f0 use different unit tile core
Warning: ref cell d04non02nn0b7 use different unit tile core
Warning: ref cell d04non02ln0b7 use different unit tile core
Warning: ref cell d04non02wn0b7 use different unit tile core
Warning: ref cell d04xob03yn0e0 use different unit tile core
Warning: ref cell d04nan04yn0e0 use different unit tile core
Warning: ref cell d04non02nn0f0 use different unit tile core
Warning: ref cell d04can03wd0b3 use different unit tile core
Warning: ref cell d04can03yn0a5 use different unit tile core
Warning: ref cell d04nab02wn0d0 use different unit tile core
Warning: ref cell d04non02ld0f0 use different unit tile core
Warning: ref cell d04mkn22ln0b5 use different unit tile core
Warning: ref cell d04nab02ld0f5 use different unit tile core
Warning: ref cell d04non02nn0d0 use different unit tile core
Warning: ref cell d04con03yn0b0 use different unit tile core
Warning: ref cell d04xnb02ln0a5 use different unit tile core
Warning: ref cell d04bfn00nd0i0 use different unit tile core
Warning: ref cell d04bfn00ld0i0 use different unit tile core
Warning: ref cell d04xob03ld0c7 use different unit tile core
Warning: ref cell d04xnb02ln0d0 use different unit tile core
Warning: ref cell d04non02nn0c0 use different unit tile core
Warning: ref cell d04bfn00yd0k0 use different unit tile core
Warning: ref cell d04inn00nnuc5 use different unit tile core
Warning: ref cell d04inn00wn0b5 use different unit tile core
Warning: ref cell d04inn00ln0b5 use different unit tile core
Warning: ref cell d04bfn00ln0a5 use different unit tile core
Warning: ref cell d04inn00ynuc5 use different unit tile core
Warning: ref cell d04inn00ldui0 use different unit tile core
Warning: ref cell d04bfn00lnud5 use different unit tile core
Warning: ref cell d04nan04nn0e0 use different unit tile core
Warning: ref cell d04nab02ld0d3 use different unit tile core
Warning: ref cell d04xob02yn0a5 use different unit tile core
Warning: ref cell d04bfn00nn0f0 use different unit tile core
Warning: ref cell d04xnb02ln0b5 use different unit tile core
Warning: ref cell d04nan02ln0b5 use different unit tile core
Warning: ref cell d04nan02ln0d0 use different unit tile core
Warning: ref cell d04nan02wn0c0 use different unit tile core
Warning: ref cell d04xnk04nn0d0 use different unit tile core
Warning: ref cell d04xnk04ln0d0 use different unit tile core
Warning: ref cell d04nob02ln0b5 use different unit tile core
Warning: ref cell d04xnk04yn0c0 use different unit tile core
Warning: ref cell d04xnk04nn0c0 use different unit tile core
Warning: ref cell d04can03nn0d0 use different unit tile core
Warning: ref cell d04can03nd0c7 use different unit tile core
Warning: ref cell d04can03nn0b0 use different unit tile core
Warning: ref cell d04xob03ln0d0 use different unit tile core
Warning: ref cell d04nan02nn0d0 use different unit tile core
Warning: ref cell d04cob13nn0d0 use different unit tile core
Warning: ref cell d04nab02nd0g0 use different unit tile core
Warning: ref cell d04cob13yn0b0 use different unit tile core
Warning: ref cell d04inn00wnuc5 use different unit tile core
Warning: ref cell d04bfn00nn0a5 use different unit tile core
Warning: ref cell d04xnb02wn0b5 use different unit tile core
Warning: ref cell d04non02nn0d5 use different unit tile core
Warning: ref cell d04nan02yd0i0 use different unit tile core
Warning: ref cell d04inn00ynuh5 use different unit tile core
Warning: ref cell d04bfn00yn0a5 use different unit tile core
Warning: ref cell d04non02yd0f0 use different unit tile core
Warning: ref cell d04nan03yn0e0 use different unit tile core
Warning: ref cell d04nan02yd0e0 use different unit tile core
Warning: ref cell d04inn00ynud0 use different unit tile core
Warning: ref cell d04inn00yduq0 use different unit tile core
Warning: ref cell d04inn00nnuf5 use different unit tile core
Warning: ref cell d04cak01yn0f0 use different unit tile core
Warning: ref cell d04bfn00yn0f0 use different unit tile core
Warning: ref cell d04bfn00ynub5 use different unit tile core
Warning: ref cell d04inn00ynuf5 use different unit tile core
Warning: ref cell d04nan02yn0d0 use different unit tile core
Warning: ref cell d04xnb02yn0b5 use different unit tile core
Warning: ref cell d04nan02nn0d5 use different unit tile core
Warning: ref cell d04inn00nn0a5 use different unit tile core
Warning: ref cell d04xnb02nn0d0 use different unit tile core
Warning: ref cell d04bfn00wd0c7 use different unit tile core
Warning: ref cell d04inn00ld0f7 use different unit tile core
Warning: ref cell d04nab02ln0b0 use different unit tile core
Warning: ref cell d04con03nd0d7 use different unit tile core
Warning: ref cell d04xob02nn0a5 use different unit tile core
Warning: ref cell d04non02ld0c7 use different unit tile core
Warning: ref cell d04non03nn0b5 use different unit tile core
Warning: ref cell d04xnb02nn0a5 use different unit tile core
Warning: ref cell d04xob02yd0h0 use different unit tile core
Warning: ref cell d04xob03yn0a5 use different unit tile core
Warning: ref cell d04bfn00yduk0 use different unit tile core
Warning: ref cell d04xob03nd0c7 use different unit tile core
Warning: ref cell d04xob03nn0d0 use different unit tile core
Warning: ref cell d04non02yd0h5 use different unit tile core
Warning: ref cell d04bfn00nnud5 use different unit tile core
Warning: ref cell d04nab02yn0f0 use different unit tile core
Warning: ref cell d04xob03yd0c7 use different unit tile core
Warning: ref cell d04xnk04yd0e5 use different unit tile core
Warning: ref cell d04cob13yn0c0 use different unit tile core
Warning: ref cell d04bfn00ynud5 use different unit tile core
Warning: ref cell d04inn00yn0a5 use different unit tile core
Warning: ref cell d04nab02yn0c0 use different unit tile core
Warning: ref cell d04xob02yn0b5 use different unit tile core
Warning: ref cell d04nob02yn0d0 use different unit tile core
Warning: ref cell d04non02yn0b7 use different unit tile core
Warning: ref cell d04nan02yn0c0 use different unit tile core
Warning: ref cell d04bfn00nnub5 use different unit tile core
Warning: ref cell d04bfn00nduk0 use different unit tile core
Warning: ref cell d04bfn00nd0c7 use different unit tile core
Warning: ref cell d04xnb02nn0b5 use different unit tile core
Warning: ref cell d04nan03yn0d0 use different unit tile core
Warning: ref cell d04inn00ln0a5 use different unit tile core
Warning: ref cell d04xnb02yn0a5 use different unit tile core
Warning: ref cell d04xob02nn0b5 use different unit tile core
Warning: ref cell d04xob03yn0b5 use different unit tile core
Warning: ref cell d04bfn00nn0d0 use different unit tile core
NOTE: the following cells are placed off placement grid:
>> cts2543
>> cts2544
>> cts2545
>> cts2546
>> cts2547
>> cts2548
>> cts2549
>> cts2550
>> cts2551
>> cts2552
    split into 13300 row segments
  Processing filler cells...
Warning: Limited std master d04bar00nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar00nnz32: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar01nnz16: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar01nnz08: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar01nnz04: orientation(s) = { R0 R0_MY }.  (APL-082)
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <d04bar00nnz64> and connecting PG nets...
    The first filler cell name is xofiller_d04bar00nnz64_6802
    The last filler cell name is xofiller_d04bar00nnz64_11818
    5017 filler cells with master <d04bar00nnz64> were inserted
Filling cell with master <d04bar00nnz32> and connecting PG nets...
    The first filler cell name is xofiller_d04bar00nnz32_671
    The last filler cell name is xofiller_d04bar00nnz32_2589
    1919 filler cells with master <d04bar00nnz32> were inserted
Filling cell with master <d04bar01nnz16> and connecting PG nets...
    The first filler cell name is xofiller_d04bar01nnz16_1864
    The last filler cell name is xofiller_d04bar01nnz16_5140
    3277 filler cells with master <d04bar01nnz16> were inserted
Filling cell with master <d04bar01nnz08> and connecting PG nets...
    The first filler cell name is xofiller_d04bar01nnz08_3576
    The last filler cell name is xofiller_d04bar01nnz08_8292
    4717 filler cells with master <d04bar01nnz08> were inserted
Filling cell with master <d04bar01nnz04> and connecting PG nets...
    The first filler cell name is xofiller_d04bar01nnz04_5002
    The last filler cell name is xofiller_d04bar01nnz04_11668
    6667 filler cells with master <d04bar01nnz04> were inserted
=== End of Filler Cell Insertion ===


-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                43194 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  43194 (MW-339)
Warning: Undo stack cleared by command 'insert_stdcell_filler' (HDUEDIT-104)
 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 1 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = FALSE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 12 routable metal layers
    Top most routable layer is set to be metal9
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
Warning: Limited std master d04bar00nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar00nnz32: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar01nnz16: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar01nnz08: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar01nnz04: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
  Reading netlist information from DB ...
    61686 placeable cells
    0 cover cells
    1039 IO cells/pins
    42149 fixed core/macro cells
    104874 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <core> has 0 vertical and 760 horizontal rows
    array <bonuscore> has 0 vertical and 760 horizontal rows
    array <core2h> has 0 vertical and 760 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    1140 rows didn't pass legal unit tile check and skipped
    24 route guides
    4385 pre-routes for placement blockage/checking
    3085 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
    tracks of layer 1 are not even
    tracks of layer 3 are not even
    tracks of layer 4 are not even
    tracks of layer 5 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
    tracks of layer 8 are not even
    tracks of layer 9 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell d04tap02ldz05 bounding box not multiple of tile. (APL-026)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
Warning: ref cell d04bar00nnz64 use different unit tile bonuscore
Warning: ref cell d04bar00nnz32 use different unit tile bonuscore
Warning: ref cell d04bar01nnz16 use different unit tile bonuscore
Warning: ref cell d04bar01nnz08 use different unit tile bonuscore
Warning: ref cell d04bar01nnz04 use different unit tile bonuscore
Warning: ref cell d04bar01nnz64 use different unit tile bonuscore
Warning: ref cell d04tap02ldz05 use different unit tile core2h
    split into 760 row segments
  Processing filler cells...
... design style 1
... number of base array 1 0
INFO:... use original rows...
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <d04dcp00wdz64> and connecting PG nets...
    The first filler cell name is xofiller_d04dcp00wdz64_1
    The last filler cell name is xofiller_d04dcp00wdz64_5639
    5639 filler cells with master <d04dcp00wdz64> were inserted
=== End of Filler Cell Insertion ===


Cell Min-Routing-Layer = m0
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
track auto-fill added 2 tracks on m0
track auto-fill added 1 tracks on m1
track auto-fill added 0 tracks on m2
track auto-fill added 0 tracks on m3
track auto-fill added 0 tracks on m4
track auto-fill added 0 tracks on m5
track auto-fill added 1 tracks on m6
track auto-fill added 1 tracks on m7
track auto-fill added 203 tracks on m8
track auto-fill added 2 tracks on m9
track auto-fill added 2 tracks on tm1
track auto-fill added 2 tracks on c4
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer tv1:
  TV1A
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Total number of nets = 59427, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
soft rule shld_1 is redundant
soft rule shld_3 is redundant
[DBIn Done] Elapsed real time: 0:00:07 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[DBIn Done] Stage (MB): Used  200  Alloctr  204  Proc    0 
[DBIn Done] Total (MB): Used  238  Alloctr  248  Proc 5230 
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-turn_off_double_pattern                                :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.001000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        true                
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {{d04gnc01lnz00} }  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        true                
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {}                  
-save_cell_prefix                                       :        DR                  
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used  256  Alloctr  263  Proc 5230 
Warning: 198 standard cell PG pins connected to net NULL and not PG. (ZRT-416)

Begin Filler DRC check ...

Information: Using 4 threads for routing. (ZRT-444)
Partition 3, Fillers with Violations = 19
Partition 5, Fillers with Violations = 10
Partition 1, Fillers with Violations = 9
Partition 7, Fillers with Violations = 6
Partition 9, Fillers with Violations = 0
Partition 4, Fillers with Violations = 12
Partition 6, Fillers with Violations = 1
Partition 2, Fillers with Violations = 13
Partition 8, Fillers with Violations = 0
Partition 12, Fillers with Violations = 0
Partition 14, Fillers with Violations = 0
Partition 10, Fillers with Violations = 0
Partition 18, Fillers with Violations = 0
Partition 16, Fillers with Violations = 0
Partition 19, Fillers with Violations = 0
Partition 13, Fillers with Violations = 0
Partition 11, Fillers with Violations = 0
Partition 15, Fillers with Violations = 0
Partition 17, Fillers with Violations = 0
Partition 20, Fillers with Violations = 7
Partition 22, Fillers with Violations = 7
Partition 24, Fillers with Violations = 12
Partition 26, Fillers with Violations = 14
Partition 28, Fillers with Violations = 10
Partition 25, Fillers with Violations = 9
Partition 21, Fillers with Violations = 13
Partition 23, Fillers with Violations = 11
Partition 27, Fillers with Violations = 14
Partition 33, Fillers with Violations = 0
Partition 31, Fillers with Violations = 0
Partition 35, Fillers with Violations = 0
Partition 29, Fillers with Violations = 1
Partition 37, Fillers with Violations = 0
Partition 32, Fillers with Violations = 0
Partition 30, Fillers with Violations = 0
Partition 34, Fillers with Violations = 0
Partition 36, Fillers with Violations = 0
Partition 38, Fillers with Violations = 0
Partition 39, Fillers with Violations = 12
Partition 41, Fillers with Violations = 6
Partition 43, Fillers with Violations = 10
Partition 45, Fillers with Violations = 12
Partition 47, Fillers with Violations = 18
Partition 49, Fillers with Violations = 0
Partition 44, Fillers with Violations = 3
Partition 46, Fillers with Violations = 9
Partition 40, Fillers with Violations = 5
Partition 42, Fillers with Violations = 16
Partition 50, Fillers with Violations = 0
Partition 56, Fillers with Violations = 0
Partition 54, Fillers with Violations = 0
Partition 52, Fillers with Violations = 0
Partition 48, Fillers with Violations = 4
Partition 55, Fillers with Violations = 0
Partition 51, Fillers with Violations = 0
Partition 57, Fillers with Violations = 0
Partition 53, Fillers with Violations = 0
Partition 58, Fillers with Violations = 13
Partition 62, Fillers with Violations = 20
Partition 60, Fillers with Violations = 18
Partition 64, Fillers with Violations = 16
Partition 66, Fillers with Violations = 24
Partition 68, Fillers with Violations = 0
Partition 59, Fillers with Violations = 14
Partition 63, Fillers with Violations = 16
Partition 61, Fillers with Violations = 11
Partition 65, Fillers with Violations = 6
Partition 69, Fillers with Violations = 0
Partition 71, Fillers with Violations = 0
Partition 73, Fillers with Violations = 0
Partition 75, Fillers with Violations = 0
Partition 67, Fillers with Violations = 1
Partition 70, Fillers with Violations = 0
Partition 72, Fillers with Violations = 0
Partition 74, Fillers with Violations = 0
Partition 76, Fillers with Violations = 0
Partition 77, Fillers with Violations = 18
Partition 81, Fillers with Violations = 12
Partition 83, Fillers with Violations = 11
Partition 79, Fillers with Violations = 8
Partition 87, Fillers with Violations = 0
Partition 85, Fillers with Violations = 21
Partition 78, Fillers with Violations = 11
Partition 80, Fillers with Violations = 10
Partition 82, Fillers with Violations = 12
Partition 84, Fillers with Violations = 13
Partition 88, Fillers with Violations = 1
Partition 92, Fillers with Violations = 0
Partition 94, Fillers with Violations = 0
Partition 90, Fillers with Violations = 0
Partition 96, Fillers with Violations = 9
Partition 93, Fillers with Violations = 0
Partition 86, Fillers with Violations = 4
Partition 95, Fillers with Violations = 0
Partition 91, Fillers with Violations = 0
Partition 89, Fillers with Violations = 0
Partition 99, Fillers with Violations = 31
Partition 101, Fillers with Violations = 19
Partition 97, Fillers with Violations = 22
Partition 103, Fillers with Violations = 13
Partition 100, Fillers with Violations = 25
Partition 105, Fillers with Violations = 7
Partition 98, Fillers with Violations = 27
Partition 102, Fillers with Violations = 8
Partition 104, Fillers with Violations = 13
Partition 109, Fillers with Violations = 0
Partition 107, Fillers with Violations = 0
Partition 111, Fillers with Violations = 0
Partition 113, Fillers with Violations = 0
Partition 106, Fillers with Violations = 0
Partition 115, Fillers with Violations = 6
Partition 108, Fillers with Violations = 0
Partition 110, Fillers with Violations = 0
Partition 112, Fillers with Violations = 0
Partition 114, Fillers with Violations = 0
Partition 118, Fillers with Violations = 62
Partition 116, Fillers with Violations = 58
Partition 120, Fillers with Violations = 14
Partition 122, Fillers with Violations = 2
Partition 117, Fillers with Violations = 36
Partition 119, Fillers with Violations = 27
Partition 121, Fillers with Violations = 9
Partition 124, Fillers with Violations = 4
Partition 128, Fillers with Violations = 0
Partition 130, Fillers with Violations = 0
Partition 123, Fillers with Violations = 9
Partition 129, Fillers with Violations = 0
Partition 126, Fillers with Violations = 0
Partition 132, Fillers with Violations = 0
Partition 136, Fillers with Violations = 20
Partition 134, Fillers with Violations = 11
Partition 125, Fillers with Violations = 0
Partition 131, Fillers with Violations = 0
Partition 127, Fillers with Violations = 0
Partition 133, Fillers with Violations = 0
Partition 135, Fillers with Violations = 19
Partition 137, Fillers with Violations = 12
Partition 139, Fillers with Violations = 32
Partition 141, Fillers with Violations = 9
Partition 143, Fillers with Violations = 1
Partition 145, Fillers with Violations = 1
Partition 138, Fillers with Violations = 19
Partition 147, Fillers with Violations = 0
Partition 144, Fillers with Violations = 4
Partition 142, Fillers with Violations = 7
Partition 146, Fillers with Violations = 0
Partition 140, Fillers with Violations = 22
Partition 152, Fillers with Violations = 0
Partition 148, Fillers with Violations = 0
Partition 150, Fillers with Violations = 0
Partition 153, Fillers with Violations = 16
Partition 151, Fillers with Violations = 0
Partition 149, Fillers with Violations = 0
Partition 155, Fillers with Violations = 6
Partition 157, Fillers with Violations = 27
Partition 159, Fillers with Violations = 39
Partition 161, Fillers with Violations = 13
Partition 154, Fillers with Violations = 11
Partition 156, Fillers with Violations = 18
Partition 158, Fillers with Violations = 29
Partition 160, Fillers with Violations = 27
Partition 162, Fillers with Violations = 10
Partition 164, Fillers with Violations = 8
Partition 166, Fillers with Violations = 0
Partition 170, Fillers with Violations = 0
Partition 168, Fillers with Violations = 0
Partition 165, Fillers with Violations = 0
Partition 167, Fillers with Violations = 0
Partition 163, Fillers with Violations = 7
Partition 169, Fillers with Violations = 0
Partition 171, Fillers with Violations = 0
Partition 174, Fillers with Violations = 8
Partition 172, Fillers with Violations = 8
Partition 176, Fillers with Violations = 18
Partition 178, Fillers with Violations = 39
Partition 173, Fillers with Violations = 1
Partition 180, Fillers with Violations = 6
Partition 177, Fillers with Violations = 24
Partition 175, Fillers with Violations = 11
Partition 182, Fillers with Violations = 15
Partition 186, Fillers with Violations = 0
Partition 184, Fillers with Violations = 0
Partition 179, Fillers with Violations = 22
Partition 181, Fillers with Violations = 5
Partition 183, Fillers with Violations = 6
Partition 187, Fillers with Violations = 0
Partition 189, Fillers with Violations = 0
Partition 185, Fillers with Violations = 0
Partition 191, Fillers with Violations = 31
Partition 188, Fillers with Violations = 0
Partition 190, Fillers with Violations = 0
Partition 195, Fillers with Violations = 4
Partition 193, Fillers with Violations = 11
Partition 197, Fillers with Violations = 8
Partition 201, Fillers with Violations = 14
Partition 199, Fillers with Violations = 11
Partition 194, Fillers with Violations = 14
Partition 192, Fillers with Violations = 16
Partition 196, Fillers with Violations = 8
Partition 198, Fillers with Violations = 7
Partition 200, Fillers with Violations = 11
Partition 204, Fillers with Violations = 0
Partition 208, Fillers with Violations = 0
Partition 206, Fillers with Violations = 0
Partition 202, Fillers with Violations = 9
Partition 210, Fillers with Violations = 25
Partition 209, Fillers with Violations = 0
Partition 205, Fillers with Violations = 0
Partition 207, Fillers with Violations = 0
Partition 211, Fillers with Violations = 15
Partition 215, Fillers with Violations = 23
Partition 203, Fillers with Violations = 4
Partition 213, Fillers with Violations = 26
Partition 217, Fillers with Violations = 8
Partition 219, Fillers with Violations = 15
Partition 212, Fillers with Violations = 26
Partition 221, Fillers with Violations = 17
Partition 214, Fillers with Violations = 22
Partition 216, Fillers with Violations = 8
Partition 220, Fillers with Violations = 6
Partition 222, Fillers with Violations = 1
Partition 218, Fillers with Violations = 12
Partition 228, Fillers with Violations = 0
Partition 224, Fillers with Violations = 0
Partition 226, Fillers with Violations = 0
Partition 229, Fillers with Violations = 17
Partition 231, Fillers with Violations = 24
Partition 227, Fillers with Violations = 0
Partition 225, Fillers with Violations = 0
Partition 223, Fillers with Violations = 0
Partition 232, Fillers with Violations = 19
Partition 230, Fillers with Violations = 18
Partition 234, Fillers with Violations = 26
Partition 236, Fillers with Violations = 12
Partition 240, Fillers with Violations = 13
Partition 238, Fillers with Violations = 11
Partition 233, Fillers with Violations = 10
Partition 241, Fillers with Violations = 6
Partition 239, Fillers with Violations = 20
Partition 235, Fillers with Violations = 6
Partition 242, Fillers with Violations = 0
Partition 237, Fillers with Violations = 13
Partition 246, Fillers with Violations = 0
Partition 244, Fillers with Violations = 0
Partition 247, Fillers with Violations = 0
Partition 248, Fillers with Violations = 11
Partition 243, Fillers with Violations = 0
Partition 245, Fillers with Violations = 0
Partition 250, Fillers with Violations = 29
Partition 252, Fillers with Violations = 21
Partition 254, Fillers with Violations = 4
Partition 256, Fillers with Violations = 9
Partition 249, Fillers with Violations = 10
Partition 253, Fillers with Violations = 27
Partition 251, Fillers with Violations = 30
Partition 257, Fillers with Violations = 13
Partition 255, Fillers with Violations = 17
Partition 259, Fillers with Violations = 12
Partition 261, Fillers with Violations = 1
Partition 263, Fillers with Violations = 0
Partition 265, Fillers with Violations = 0
Partition 262, Fillers with Violations = 0
Partition 267, Fillers with Violations = 0
Partition 260, Fillers with Violations = 8
Partition 258, Fillers with Violations = 7
Partition 264, Fillers with Violations = 0
Partition 266, Fillers with Violations = 0
Partition 268, Fillers with Violations = 3
Partition 270, Fillers with Violations = 10
Partition 276, Fillers with Violations = 9
Partition 272, Fillers with Violations = 12
Partition 269, Fillers with Violations = 10
Partition 274, Fillers with Violations = 7
Partition 279, Fillers with Violations = 0
Partition 277, Fillers with Violations = 11
Partition 271, Fillers with Violations = 6
Partition 273, Fillers with Violations = 2
Partition 275, Fillers with Violations = 13
Partition 278, Fillers with Violations = 10
Partition 280, Fillers with Violations = 0
Partition 284, Fillers with Violations = 0
Partition 282, Fillers with Violations = 0
Partition 286, Fillers with Violations = 0
Partition 288, Fillers with Violations = 0
Partition 281, Fillers with Violations = 0
Partition 283, Fillers with Violations = 0
Partition 285, Fillers with Violations = 0
Partition 287, Fillers with Violations = 0
Partition 289, Fillers with Violations = 1
Partition 293, Fillers with Violations = 12
Partition 291, Fillers with Violations = 3
Partition 295, Fillers with Violations = 12
Partition 299, Fillers with Violations = 0
Partition 297, Fillers with Violations = 9
Partition 290, Fillers with Violations = 5
Partition 294, Fillers with Violations = 19
Partition 292, Fillers with Violations = 8
Partition 298, Fillers with Violations = 0
Partition 302, Fillers with Violations = 0
Partition 304, Fillers with Violations = 0
Partition 296, Fillers with Violations = 19
Partition 300, Fillers with Violations = 1
Partition 305, Fillers with Violations = 0
Partition 307, Fillers with Violations = 0
Partition 301, Fillers with Violations = 0
Partition 309, Fillers with Violations = 0
Partition 303, Fillers with Violations = 0
Partition 306, Fillers with Violations = 0
Partition 308, Fillers with Violations = 0
Partition 311, Fillers with Violations = 0
Partition 313, Fillers with Violations = 0
Partition 317, Fillers with Violations = 0
Partition 315, Fillers with Violations = 4
Partition 310, Fillers with Violations = 0
Partition 318, Fillers with Violations = 0
Partition 312, Fillers with Violations = 6
Partition 316, Fillers with Violations = 1
Partition 314, Fillers with Violations = 8
Partition 321, Fillers with Violations = 0
Partition 323, Fillers with Violations = 0
Partition 319, Fillers with Violations = 0
Partition 324, Fillers with Violations = 0
Partition 326, Fillers with Violations = 0
Partition 322, Fillers with Violations = 0
Partition 320, Fillers with Violations = 0
Partition 328, Fillers with Violations = 0
Partition 325, Fillers with Violations = 0
Partition 330, Fillers with Violations = 0
Partition 332, Fillers with Violations = 0
Partition 327, Fillers with Violations = 0
Partition 329, Fillers with Violations = 0
Partition 334, Fillers with Violations = 0
Partition 336, Fillers with Violations = 0
Partition 331, Fillers with Violations = 0
Partition 333, Fillers with Violations = 0
Partition 338, Fillers with Violations = 0
Partition 335, Fillers with Violations = 0
Partition 342, Fillers with Violations = 0
Partition 343, Fillers with Violations = 0
Partition 340, Fillers with Violations = 0
Partition 337, Fillers with Violations = 0
Partition 345, Fillers with Violations = 0
Partition 347, Fillers with Violations = 0
Partition 341, Fillers with Violations = 0
Partition 344, Fillers with Violations = 0
Partition 346, Fillers with Violations = 0
Partition 339, Fillers with Violations = 0
Partition 348, Fillers with Violations = 0
Partition 350, Fillers with Violations = 0
Partition 352, Fillers with Violations = 0
Partition 354, Fillers with Violations = 0
Partition 356, Fillers with Violations = 0
Partition 349, Fillers with Violations = 0
Partition 351, Fillers with Violations = 0
Partition 355, Fillers with Violations = 0
Partition 353, Fillers with Violations = 0
Partition 357, Fillers with Violations = 0
Partition 359, Fillers with Violations = 0
Partition 361, Fillers with Violations = 0
Partition 360, Fillers with Violations = 0
Partition 358, Fillers with Violations = 1
[End Removing Filler Cells] Elapsed real time: 0:00:11 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:34 total=0:00:34
[End Removing Filler Cells] Stage (MB): Used   -5  Alloctr   -4  Proc    0 
[End Removing Filler Cells] Total (MB): Used  251  Alloctr  259  Proc 5230 
Updating the database ...
Delete xofiller_d04bar01nnz16_1 due to Short violation
Delete xofiller_d04bar01nnz16_2 due to Short violation
Delete xofiller_d04bar01nnz16_3 due to Short violation
Delete xofiller_d04bar01nnz16_27 due to Diff net via-cut spacing violation
Delete xofiller_d04bar01nnz16_29 due to Diff net via-cut spacing violation
Delete xofiller_d04bar01nnz16_31 due to Short violation
Delete xofiller_d04bar01nnz16_42 due to Short violation
Delete xofiller_d04bar01nnz16_46 due to Short violation
Delete xofiller_d04bar01nnz16_48 due to Short violation
Delete xofiller_d04bar01nnz16_52 due to Diff net via-cut spacing violation
Delete xofiller_d04bar01nnz16_63 due to Short violation
Delete xofiller_d04bar01nnz16_80 due to Short violation
Delete xofiller_d04bar01nnz16_83 due to Short violation
Delete xofiller_d04bar01nnz16_88 due to Short violation
Delete xofiller_d04bar01nnz16_107 due to Diff net spacing violation
Delete xofiller_d04bar01nnz16_118 due to Short violation
Delete xofiller_d04bar01nnz16_121 due to Short violation
Delete xofiller_d04bar01nnz16_147 due to Short violation
Delete xofiller_d04bar01nnz16_164 due to Short violation
Delete xofiller_d04bar01nnz16_171 due to Short violation
Delete xofiller_d04bar01nnz16_177 due to Short violation
Delete xofiller_d04bar01nnz16_179 due to Diff net via-cut spacing violation
Delete xofiller_d04bar01nnz16_193 due to Short violation
Delete xofiller_d04bar01nnz16_194 due to Diff net spacing violation
Delete xofiller_d04bar01nnz16_197 due to Short violation
Delete xofiller_d04bar01nnz16_206 due to Short violation
Delete xofiller_d04bar01nnz16_241 due to Diff net via-cut spacing violation
Delete xofiller_d04bar01nnz16_248 due to Short violation
Delete xofiller_d04bar01nnz16_250 due to Short violation
Delete xofiller_d04bar01nnz16_253 due to Short violation
Delete xofiller_d04bar01nnz16_266 due to Diff net spacing violation
Delete xofiller_d04bar01nnz16_269 due to Short violation
Delete xofiller_d04bar01nnz16_273 due to Short violation
Delete xofiller_d04bar01nnz16_276 due to Short violation
Delete xofiller_d04bar01nnz16_279 due to Diff net via-cut spacing violation
Delete xofiller_d04bar01nnz16_282 due to Diff net via-cut spacing violation
Delete xofiller_d04bar01nnz16_301 due to Short violation
Delete xofiller_d04bar01nnz16_302 due to Short violation
Delete xofiller_d04bar01nnz16_303 due to Short violation
Delete xofiller_d04bar01nnz16_307 due to Short violation
Delete xofiller_d04bar01nnz16_308 due to Diff net via-cut spacing violation
Delete xofiller_d04bar01nnz16_310 due to Diff net spacing violation
Delete xofiller_d04bar01nnz16_317 due to Short violation
Delete xofiller_d04bar01nnz16_324 due to Short violation
Delete xofiller_d04bar01nnz16_339 due to Short violation
Delete xofiller_d04bar01nnz16_340 due to Short violation
Delete xofiller_d04bar01nnz16_341 due to Short violation
Delete xofiller_d04bar01nnz16_350 due to Short violation
Delete xofiller_d04bar01nnz16_351 due to Short violation
Delete xofiller_d04bar01nnz16_355 due to Short violation
Reporting for the first 50 deleted cells
Deleted 2403 cell instances
[DBOUT] Elapsed real time: 0:00:09 
[DBOUT] Elapsed cpu  time: sys=0:00:01 usr=0:00:07 total=0:00:08
[DBOUT] Stage (MB): Used -208  Alloctr -210  Proc    0 
[DBOUT] Total (MB): Used   41  Alloctr   47  Proc 5230 
Warning: The capability of decoupling capacitance was not activated. (APL-067)
-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                11180 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  11180 (MW-339)
Warning: Undo stack cleared by command 'insert_stdcell_filler' (HDUEDIT-104)
 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 2 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = FALSE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 12 routable metal layers
    Top most routable layer is set to be metal9
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
Warning: Limited std master d04bar00nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar00nnz32: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar01nnz16: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar01nnz08: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar01nnz04: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
  Reading netlist information from DB ...
    67276 placeable cells
    0 cover cells
    1039 IO cells/pins
    39795 fixed core/macro cells
    108110 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <core> has 0 vertical and 760 horizontal rows
    array <bonuscore> has 0 vertical and 760 horizontal rows
    array <core2h> has 0 vertical and 760 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    1140 rows didn't pass legal unit tile check and skipped
    24 route guides
    4385 pre-routes for placement blockage/checking
    3085 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
    tracks of layer 1 are not even
    tracks of layer 3 are not even
    tracks of layer 4 are not even
    tracks of layer 5 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
    tracks of layer 8 are not even
    tracks of layer 9 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell d04tap02ldz05 bounding box not multiple of tile. (APL-026)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
Warning: ref cell d04bar00nnz64 use different unit tile bonuscore
Warning: ref cell d04bar00nnz32 use different unit tile bonuscore
Warning: ref cell d04bar01nnz16 use different unit tile bonuscore
Warning: ref cell d04bar01nnz08 use different unit tile bonuscore
Warning: ref cell d04bar01nnz04 use different unit tile bonuscore
Warning: ref cell d04bar01nnz64 use different unit tile bonuscore
Warning: ref cell d04tap02ldz05 use different unit tile core2h
    split into 760 row segments
  Processing filler cells...
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <d04dcp00wnz08> and connecting PG nets...
    The first filler cell name is xofiller_d04dcp00wnz08_1
    The last filler cell name is xofiller_d04dcp00wnz08_38853
    38853 filler cells with master <d04dcp00wnz08> were inserted
Filling cell with master <d04dcp00wnz04> and connecting PG nets...
    The first filler cell name is xofiller_d04dcp00wnz04_1
    The last filler cell name is xofiller_d04dcp00wnz04_16204
    16204 filler cells with master <d04dcp00wnz04> were inserted
=== End of Filler Cell Insertion ===


Cell Min-Routing-Layer = m0
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
track auto-fill added 2 tracks on m0
track auto-fill added 1 tracks on m1
track auto-fill added 0 tracks on m2
track auto-fill added 0 tracks on m3
track auto-fill added 0 tracks on m4
track auto-fill added 0 tracks on m5
track auto-fill added 1 tracks on m6
track auto-fill added 1 tracks on m7
track auto-fill added 203 tracks on m8
track auto-fill added 2 tracks on m9
track auto-fill added 2 tracks on tm1
track auto-fill added 2 tracks on c4
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer tv1:
  TV1A
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Total number of nets = 59427, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
soft rule shld_1 is redundant
soft rule shld_3 is redundant
[DBIn Done] Elapsed real time: 0:00:09 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[DBIn Done] Stage (MB): Used  208  Alloctr  211  Proc    0 
[DBIn Done] Total (MB): Used  250  Alloctr  259  Proc 5230 
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-turn_off_double_pattern                                :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.001000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        true                
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {{d04gnc01lnz00} }  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        true                
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {}                  
-save_cell_prefix                                       :        DR                  
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used  269  Alloctr  276  Proc 5230 
Warning: 198 standard cell PG pins connected to net NULL and not PG. (ZRT-416)

Begin Filler DRC check ...

Information: Using 4 threads for routing. (ZRT-444)
Partition 7, Fillers with Violations = 34
Partition 1, Fillers with Violations = 44
Partition 5, Fillers with Violations = 32
Partition 3, Fillers with Violations = 84
Partition 8, Fillers with Violations = 1
Partition 10, Fillers with Violations = 0
Partition 6, Fillers with Violations = 23
Partition 9, Fillers with Violations = 0
Partition 2, Fillers with Violations = 59
Partition 11, Fillers with Violations = 0
Partition 4, Fillers with Violations = 46
Partition 13, Fillers with Violations = 0
Partition 15, Fillers with Violations = 0
Partition 17, Fillers with Violations = 0
Partition 19, Fillers with Violations = 0
Partition 12, Fillers with Violations = 0
Partition 14, Fillers with Violations = 0
Partition 18, Fillers with Violations = 0
Partition 16, Fillers with Violations = 0
Partition 22, Fillers with Violations = 43
Partition 20, Fillers with Violations = 44
Partition 26, Fillers with Violations = 73
Partition 24, Fillers with Violations = 63
Partition 30, Fillers with Violations = 0
Partition 28, Fillers with Violations = 48
Partition 21, Fillers with Violations = 45
Partition 25, Fillers with Violations = 67
Partition 23, Fillers with Violations = 49
Partition 27, Fillers with Violations = 56
Partition 29, Fillers with Violations = 0
Partition 31, Fillers with Violations = 0
Partition 35, Fillers with Violations = 0
Partition 33, Fillers with Violations = 0
Partition 37, Fillers with Violations = 0
Partition 32, Fillers with Violations = 0
Partition 34, Fillers with Violations = 0
Partition 38, Fillers with Violations = 0
Partition 36, Fillers with Violations = 0
Partition 39, Fillers with Violations = 56
Partition 41, Fillers with Violations = 39
Partition 47, Fillers with Violations = 79
Partition 43, Fillers with Violations = 52
Partition 45, Fillers with Violations = 48
Partition 40, Fillers with Violations = 48
Partition 48, Fillers with Violations = 31
Partition 42, Fillers with Violations = 49
Partition 44, Fillers with Violations = 63
Partition 49, Fillers with Violations = 0
Partition 53, Fillers with Violations = 0
Partition 51, Fillers with Violations = 0
Partition 46, Fillers with Violations = 42
Partition 55, Fillers with Violations = 0
Partition 50, Fillers with Violations = 0
Partition 52, Fillers with Violations = 0
Partition 54, Fillers with Violations = 0
Partition 56, Fillers with Violations = 0
Partition 58, Fillers with Violations = 34
Partition 57, Fillers with Violations = 0
Partition 60, Fillers with Violations = 43
Partition 62, Fillers with Violations = 51
Partition 64, Fillers with Violations = 58
Partition 66, Fillers with Violations = 70
Partition 59, Fillers with Violations = 78
Partition 61, Fillers with Violations = 38
Partition 69, Fillers with Violations = 0
Partition 63, Fillers with Violations = 66
Partition 65, Fillers with Violations = 35
Partition 67, Fillers with Violations = 14
Partition 70, Fillers with Violations = 0
Partition 72, Fillers with Violations = 0
Partition 74, Fillers with Violations = 0
Partition 68, Fillers with Violations = 0
Partition 76, Fillers with Violations = 0
Partition 71, Fillers with Violations = 0
Partition 73, Fillers with Violations = 0
Partition 75, Fillers with Violations = 0
Partition 79, Fillers with Violations = 58
Partition 77, Fillers with Violations = 67
Partition 83, Fillers with Violations = 57
Partition 81, Fillers with Violations = 56
Partition 87, Fillers with Violations = 0
Partition 78, Fillers with Violations = 59
Partition 85, Fillers with Violations = 61
Partition 82, Fillers with Violations = 72
Partition 88, Fillers with Violations = 1
Partition 80, Fillers with Violations = 56
Partition 89, Fillers with Violations = 0
Partition 91, Fillers with Violations = 0
Partition 84, Fillers with Violations = 53
Partition 95, Fillers with Violations = 0
Partition 93, Fillers with Violations = 0
Partition 90, Fillers with Violations = 0
Partition 86, Fillers with Violations = 20
Partition 94, Fillers with Violations = 0
Partition 92, Fillers with Violations = 0
Partition 96, Fillers with Violations = 46
Partition 98, Fillers with Violations = 121
Partition 102, Fillers with Violations = 52
Partition 104, Fillers with Violations = 52
Partition 100, Fillers with Violations = 83
Partition 106, Fillers with Violations = 0
Partition 103, Fillers with Violations = 42
Partition 99, Fillers with Violations = 84
Partition 105, Fillers with Violations = 44
Partition 97, Fillers with Violations = 119
Partition 109, Fillers with Violations = 0
Partition 101, Fillers with Violations = 70
Partition 107, Fillers with Violations = 0
Partition 111, Fillers with Violations = 0
Partition 108, Fillers with Violations = 0
Partition 113, Fillers with Violations = 0
Partition 110, Fillers with Violations = 0
Partition 112, Fillers with Violations = 0
Partition 115, Fillers with Violations = 60
Partition 114, Fillers with Violations = 0
Partition 117, Fillers with Violations = 151
Partition 121, Fillers with Violations = 60
Partition 119, Fillers with Violations = 97
Partition 123, Fillers with Violations = 64
Partition 125, Fillers with Violations = 0
Partition 116, Fillers with Violations = 145
Partition 118, Fillers with Violations = 148
Partition 124, Fillers with Violations = 11
Partition 120, Fillers with Violations = 52
Partition 122, Fillers with Violations = 60
Partition 130, Fillers with Violations = 0
Partition 132, Fillers with Violations = 0
Partition 128, Fillers with Violations = 0
Partition 126, Fillers with Violations = 0
Partition 131, Fillers with Violations = 0
Partition 134, Fillers with Violations = 53
Partition 129, Fillers with Violations = 0
Partition 133, Fillers with Violations = 0
Partition 135, Fillers with Violations = 62
Partition 127, Fillers with Violations = 0
Partition 137, Fillers with Violations = 56
Partition 141, Fillers with Violations = 36
Partition 143, Fillers with Violations = 40
Partition 139, Fillers with Violations = 121
Partition 145, Fillers with Violations = 7
Partition 142, Fillers with Violations = 53
Partition 136, Fillers with Violations = 51
Partition 140, Fillers with Violations = 82
Partition 138, Fillers with Violations = 51
Partition 146, Fillers with Violations = 0
Partition 144, Fillers with Violations = 49
Partition 152, Fillers with Violations = 0
Partition 148, Fillers with Violations = 0
Partition 150, Fillers with Violations = 0
Partition 147, Fillers with Violations = 0
Partition 149, Fillers with Violations = 0
Partition 155, Fillers with Violations = 27
Partition 151, Fillers with Violations = 0
Partition 153, Fillers with Violations = 44
Partition 157, Fillers with Violations = 112
Partition 159, Fillers with Violations = 161
Partition 161, Fillers with Violations = 65
Partition 156, Fillers with Violations = 104
Partition 154, Fillers with Violations = 33
Partition 160, Fillers with Violations = 81
Partition 158, Fillers with Violations = 106
Partition 166, Fillers with Violations = 0
Partition 164, Fillers with Violations = 35
Partition 168, Fillers with Violations = 0
Partition 162, Fillers with Violations = 65
Partition 170, Fillers with Violations = 0
Partition 169, Fillers with Violations = 0
Partition 165, Fillers with Violations = 0
Partition 167, Fillers with Violations = 0
Partition 171, Fillers with Violations = 0
Partition 163, Fillers with Violations = 53
Partition 176, Fillers with Violations = 70
Partition 178, Fillers with Violations = 131
Partition 180, Fillers with Violations = 43
Partition 172, Fillers with Violations = 28
Partition 174, Fillers with Violations = 27
Partition 177, Fillers with Violations = 105
Partition 179, Fillers with Violations = 66
Partition 175, Fillers with Violations = 26
Partition 181, Fillers with Violations = 48
Partition 183, Fillers with Violations = 77
Partition 173, Fillers with Violations = 19
Partition 185, Fillers with Violations = 0
Partition 187, Fillers with Violations = 0
Partition 184, Fillers with Violations = 2
Partition 189, Fillers with Violations = 0
Partition 186, Fillers with Violations = 0
Partition 190, Fillers with Violations = 0
Partition 182, Fillers with Violations = 33
Partition 191, Fillers with Violations = 73
Partition 188, Fillers with Violations = 0
Partition 193, Fillers with Violations = 70
Partition 197, Fillers with Violations = 58
Partition 195, Fillers with Violations = 52
Partition 199, Fillers with Violations = 47
Partition 201, Fillers with Violations = 51
Partition 192, Fillers with Violations = 61
Partition 194, Fillers with Violations = 48
Partition 196, Fillers with Violations = 44
Partition 198, Fillers with Violations = 55
Partition 204, Fillers with Violations = 0
Partition 200, Fillers with Violations = 43
Partition 206, Fillers with Violations = 0
Partition 208, Fillers with Violations = 0
Partition 202, Fillers with Violations = 38
Partition 207, Fillers with Violations = 0
Partition 205, Fillers with Violations = 0
Partition 210, Fillers with Violations = 103
Partition 203, Fillers with Violations = 32
Partition 209, Fillers with Violations = 0
Partition 214, Fillers with Violations = 71
Partition 218, Fillers with Violations = 33
Partition 212, Fillers with Violations = 81
Partition 216, Fillers with Violations = 42
Partition 222, Fillers with Violations = 24
Partition 220, Fillers with Violations = 44
Partition 213, Fillers with Violations = 111
Partition 211, Fillers with Violations = 65
Partition 217, Fillers with Violations = 49
Partition 215, Fillers with Violations = 100
Partition 225, Fillers with Violations = 0
Partition 223, Fillers with Violations = 0
Partition 226, Fillers with Violations = 0
Partition 221, Fillers with Violations = 62
Partition 219, Fillers with Violations = 55
Partition 224, Fillers with Violations = 0
Partition 227, Fillers with Violations = 0
Partition 228, Fillers with Violations = 0
Partition 231, Fillers with Violations = 77
Partition 229, Fillers with Violations = 86
Partition 233, Fillers with Violations = 58
Partition 235, Fillers with Violations = 28
Partition 232, Fillers with Violations = 57
Partition 237, Fillers with Violations = 49
Partition 230, Fillers with Violations = 82
Partition 239, Fillers with Violations = 68
Partition 234, Fillers with Violations = 99
Partition 236, Fillers with Violations = 44
Partition 241, Fillers with Violations = 46
Partition 243, Fillers with Violations = 0
Partition 238, Fillers with Violations = 50
Partition 245, Fillers with Violations = 0
Partition 242, Fillers with Violations = 0
Partition 240, Fillers with Violations = 62
Partition 247, Fillers with Violations = 0
Partition 246, Fillers with Violations = 0
Partition 244, Fillers with Violations = 0
Partition 250, Fillers with Violations = 103
Partition 252, Fillers with Violations = 88
Partition 248, Fillers with Violations = 56
Partition 256, Fillers with Violations = 47
Partition 254, Fillers with Violations = 46
Partition 249, Fillers with Violations = 51
Partition 251, Fillers with Violations = 112
Partition 257, Fillers with Violations = 62
Partition 255, Fillers with Violations = 44
Partition 253, Fillers with Violations = 102
Partition 259, Fillers with Violations = 57
Partition 261, Fillers with Violations = 1
Partition 265, Fillers with Violations = 0
Partition 263, Fillers with Violations = 0
Partition 267, Fillers with Violations = 0
Partition 262, Fillers with Violations = 0
Partition 258, Fillers with Violations = 48
Partition 266, Fillers with Violations = 0
Partition 260, Fillers with Violations = 31
Partition 264, Fillers with Violations = 0
Partition 268, Fillers with Violations = 15
Partition 270, Fillers with Violations = 33
Partition 272, Fillers with Violations = 49
Partition 274, Fillers with Violations = 68
Partition 276, Fillers with Violations = 68
Partition 271, Fillers with Violations = 27
Partition 269, Fillers with Violations = 40
Partition 275, Fillers with Violations = 58
Partition 273, Fillers with Violations = 34
Partition 279, Fillers with Violations = 5
Partition 281, Fillers with Violations = 0
Partition 283, Fillers with Violations = 0
Partition 285, Fillers with Violations = 0
Partition 277, Fillers with Violations = 52
Partition 280, Fillers with Violations = 0
Partition 282, Fillers with Violations = 0
Partition 284, Fillers with Violations = 0
Partition 286, Fillers with Violations = 0
Partition 290, Fillers with Violations = 33
Partition 278, Fillers with Violations = 58
Partition 288, Fillers with Violations = 2
Partition 287, Fillers with Violations = 0
Partition 292, Fillers with Violations = 50
Partition 289, Fillers with Violations = 10
Partition 296, Fillers with Violations = 72
Partition 294, Fillers with Violations = 73
Partition 298, Fillers with Violations = 3
Partition 291, Fillers with Violations = 23
Partition 299, Fillers with Violations = 0
Partition 295, Fillers with Violations = 80
Partition 293, Fillers with Violations = 68
Partition 297, Fillers with Violations = 46
Partition 300, Fillers with Violations = 0
Partition 302, Fillers with Violations = 0
Partition 304, Fillers with Violations = 0
Partition 305, Fillers with Violations = 0
Partition 307, Fillers with Violations = 0
Partition 301, Fillers with Violations = 0
Partition 303, Fillers with Violations = 0
Partition 309, Fillers with Violations = 0
Partition 306, Fillers with Violations = 0
Partition 311, Fillers with Violations = 0
Partition 308, Fillers with Violations = 0
Partition 310, Fillers with Violations = 0
Partition 313, Fillers with Violations = 22
Partition 315, Fillers with Violations = 16
Partition 317, Fillers with Violations = 0
Partition 319, Fillers with Violations = 0
Partition 312, Fillers with Violations = 12
Partition 316, Fillers with Violations = 3
Partition 318, Fillers with Violations = 0
Partition 320, Fillers with Violations = 0
Partition 314, Fillers with Violations = 17
Partition 324, Fillers with Violations = 0
Partition 322, Fillers with Violations = 0
Partition 326, Fillers with Violations = 0
Partition 330, Fillers with Violations = 0
Partition 321, Fillers with Violations = 0
Partition 328, Fillers with Violations = 0
Partition 325, Fillers with Violations = 0
Partition 323, Fillers with Violations = 0
Partition 331, Fillers with Violations = 0
Partition 329, Fillers with Violations = 0
Partition 327, Fillers with Violations = 0
Partition 335, Fillers with Violations = 0
Partition 337, Fillers with Violations = 0
Partition 333, Fillers with Violations = 0
Partition 341, Fillers with Violations = 0
Partition 339, Fillers with Violations = 0
Partition 336, Fillers with Violations = 0
Partition 342, Fillers with Violations = 0
Partition 332, Fillers with Violations = 0
Partition 334, Fillers with Violations = 0
Partition 340, Fillers with Violations = 0
Partition 338, Fillers with Violations = 0
Partition 345, Fillers with Violations = 0
Partition 343, Fillers with Violations = 0
Partition 347, Fillers with Violations = 0
Partition 351, Fillers with Violations = 0
Partition 346, Fillers with Violations = 0
Partition 349, Fillers with Violations = 0
Partition 344, Fillers with Violations = 0
Partition 352, Fillers with Violations = 0
Partition 354, Fillers with Violations = 0
Partition 348, Fillers with Violations = 0
Partition 350, Fillers with Violations = 0
Partition 356, Fillers with Violations = 0
Partition 353, Fillers with Violations = 0
Partition 358, Fillers with Violations = 1
Partition 360, Fillers with Violations = 0
Partition 355, Fillers with Violations = 0
Partition 359, Fillers with Violations = 0
Partition 361, Fillers with Violations = 0
Partition 357, Fillers with Violations = 0
[End Removing Filler Cells] Elapsed real time: 0:00:17 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:47 total=0:00:47
[End Removing Filler Cells] Stage (MB): Used   -5  Alloctr   -4  Proc    0 
[End Removing Filler Cells] Total (MB): Used  264  Alloctr  272  Proc 5230 
Updating the database ...
Delete xofiller_d04dcp00wnz08_12 due to Short violation
Delete xofiller_d04dcp00wnz08_14 due to Short violation
Delete xofiller_d04dcp00wnz08_17 due to Enclosed via spacing violation
Delete xofiller_d04dcp00wnz08_38 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz08_39 due to Short violation
Delete xofiller_d04dcp00wnz08_40 due to Short violation
Delete xofiller_d04dcp00wnz08_41 due to Short violation
Delete xofiller_d04dcp00wnz08_48 due to Short violation
Delete xofiller_d04dcp00wnz08_49 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz08_50 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz08_52 due to Short violation
Delete xofiller_d04dcp00wnz08_53 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz08_61 due to Short violation
Delete xofiller_d04dcp00wnz08_63 due to Short violation
Delete xofiller_d04dcp00wnz08_64 due to Short violation
Delete xofiller_d04dcp00wnz08_127 due to Short violation
Delete xofiller_d04dcp00wnz08_134 due to Short violation
Delete xofiller_d04dcp00wnz08_174 due to Short violation
Delete xofiller_d04dcp00wnz08_176 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz08_177 due to Short violation
Delete xofiller_d04dcp00wnz08_241 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz08_242 due to Short violation
Delete xofiller_d04dcp00wnz08_244 due to Short violation
Delete xofiller_d04dcp00wnz08_248 due to Short violation
Delete xofiller_d04dcp00wnz08_251 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz08_252 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz08_256 due to Short violation
Delete xofiller_d04dcp00wnz08_257 due to Short violation
Delete xofiller_d04dcp00wnz08_350 due to Short violation
Delete xofiller_d04dcp00wnz08_354 due to Short violation
Delete xofiller_d04dcp00wnz08_355 due to Short violation
Delete xofiller_d04dcp00wnz08_356 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz08_410 due to Short violation
Delete xofiller_d04dcp00wnz08_413 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz08_415 due to Short violation
Delete xofiller_d04dcp00wnz08_416 due to Enclosed via spacing violation
Delete xofiller_d04dcp00wnz08_421 due to Short violation
Delete xofiller_d04dcp00wnz08_426 due to Short violation
Delete xofiller_d04dcp00wnz08_427 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz08_428 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz08_431 due to Enclosed via spacing violation
Delete xofiller_d04dcp00wnz08_499 due to Diff net spacing violation
Delete xofiller_d04dcp00wnz08_502 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz08_505 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz08_506 due to Short violation
Delete xofiller_d04dcp00wnz08_528 due to Diff net spacing violation
Delete xofiller_d04dcp00wnz08_529 due to Short violation
Delete xofiller_d04dcp00wnz08_530 due to Enclosed via spacing violation
Delete xofiller_d04dcp00wnz08_531 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz08_532 due to Short violation
Reporting for the first 50 deleted cells
Deleted 10352 cell instances
[DBOUT] Elapsed real time: 0:00:09 
[DBOUT] Elapsed cpu  time: sys=0:00:01 usr=0:00:07 total=0:00:09
[DBOUT] Stage (MB): Used -216  Alloctr -219  Proc    0 
[DBOUT] Total (MB): Used   45  Alloctr   51  Proc 5230 
Warning: The capability of decoupling capacitance was not activated. (APL-067)
-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                89416 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  89416 (MW-339)
Information: connected 198 power ports and 198 ground ports
Cell Min-Routing-Layer = m0
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
track auto-fill added 2 tracks on m0
track auto-fill added 1 tracks on m1
track auto-fill added 0 tracks on m2
track auto-fill added 0 tracks on m3
track auto-fill added 0 tracks on m4
track auto-fill added 0 tracks on m5
track auto-fill added 1 tracks on m6
track auto-fill added 1 tracks on m7
track auto-fill added 203 tracks on m8
track auto-fill added 2 tracks on m9
track auto-fill added 2 tracks on tm1
track auto-fill added 2 tracks on c4
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer tv1:
  TV1A
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Total number of nets = 59427, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
soft rule shld_1 is redundant
soft rule shld_3 is redundant
[DBIn Done] Elapsed real time: 0:00:09 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[DBIn Done] Stage (MB): Used  206  Alloctr  210  Proc    0 
[DBIn Done] Total (MB): Used  252  Alloctr  262  Proc 5230 
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.001000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        true                
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {{d04gnc01lnz00} }  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        true                
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {}                  
-save_cell_prefix                                       :        DR                  
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used  271  Alloctr  278  Proc 5230 

Begin Filler DRC check ...

Information: Using 4 threads for routing. (ZRT-444)
Partition 3, Fillers with Violations = 0
Partition 1, Fillers with Violations = 0
Partition 7, Fillers with Violations = 0
Partition 2, Fillers with Violations = 0
Partition 5, Fillers with Violations = 0
Partition 4, Fillers with Violations = 0
Partition 9, Fillers with Violations = 0
Partition 6, Fillers with Violations = 0
Partition 11, Fillers with Violations = 0
Partition 13, Fillers with Violations = 0
Partition 8, Fillers with Violations = 0
Partition 10, Fillers with Violations = 0
Partition 12, Fillers with Violations = 0
Partition 17, Fillers with Violations = 0
Partition 20, Fillers with Violations = 0
Partition 15, Fillers with Violations = 0
Partition 22, Fillers with Violations = 0
Partition 24, Fillers with Violations = 0
Partition 19, Fillers with Violations = 0
Partition 21, Fillers with Violations = 0
Partition 14, Fillers with Violations = 0
Partition 18, Fillers with Violations = 0
Partition 23, Fillers with Violations = 0
Partition 27, Fillers with Violations = 0
Partition 25, Fillers with Violations = 0
Partition 16, Fillers with Violations = 0
Partition 26, Fillers with Violations = 0
Partition 31, Fillers with Violations = 0
Partition 29, Fillers with Violations = 0
Partition 33, Fillers with Violations = 0
Partition 37, Fillers with Violations = 0
Partition 28, Fillers with Violations = 0
Partition 35, Fillers with Violations = 0
Partition 30, Fillers with Violations = 0
Partition 34, Fillers with Violations = 0
Partition 39, Fillers with Violations = 1
Partition 38, Fillers with Violations = 0
Partition 40, Fillers with Violations = 0
Partition 32, Fillers with Violations = 0
Partition 36, Fillers with Violations = 0
Partition 42, Fillers with Violations = 0
Partition 44, Fillers with Violations = 0
Partition 46, Fillers with Violations = 0
Partition 41, Fillers with Violations = 1
Partition 43, Fillers with Violations = 0
Partition 45, Fillers with Violations = 0
Partition 48, Fillers with Violations = 0
Partition 47, Fillers with Violations = 0
Partition 52, Fillers with Violations = 0
Partition 50, Fillers with Violations = 0
Partition 58, Fillers with Violations = 0
Partition 56, Fillers with Violations = 0
Partition 54, Fillers with Violations = 0
Partition 49, Fillers with Violations = 0
Partition 51, Fillers with Violations = 0
Partition 59, Fillers with Violations = 0
Partition 57, Fillers with Violations = 0
Partition 60, Fillers with Violations = 0
Partition 53, Fillers with Violations = 0
Partition 62, Fillers with Violations = 0
Partition 55, Fillers with Violations = 0
Partition 66, Fillers with Violations = 0
Partition 64, Fillers with Violations = 0
Partition 61, Fillers with Violations = 0
Partition 63, Fillers with Violations = 0
Partition 68, Fillers with Violations = 0
Partition 65, Fillers with Violations = 1
Partition 70, Fillers with Violations = 0
Partition 72, Fillers with Violations = 0
Partition 67, Fillers with Violations = 0
Partition 69, Fillers with Violations = 0
Partition 77, Fillers with Violations = 0
Partition 74, Fillers with Violations = 0
Partition 76, Fillers with Violations = 0
Partition 78, Fillers with Violations = 0
Partition 71, Fillers with Violations = 0
Partition 79, Fillers with Violations = 0
Partition 81, Fillers with Violations = 0
Partition 75, Fillers with Violations = 0
Partition 83, Fillers with Violations = 0
Partition 73, Fillers with Violations = 0
Partition 80, Fillers with Violations = 0
Partition 85, Fillers with Violations = 0
Partition 82, Fillers with Violations = 0
Partition 84, Fillers with Violations = 1
Partition 89, Fillers with Violations = 0
Partition 87, Fillers with Violations = 0
Partition 93, Fillers with Violations = 0
Partition 95, Fillers with Violations = 0
Partition 91, Fillers with Violations = 0
Partition 86, Fillers with Violations = 0
Partition 88, Fillers with Violations = 0
Partition 96, Fillers with Violations = 0
Partition 94, Fillers with Violations = 0
Partition 90, Fillers with Violations = 0
Partition 99, Fillers with Violations = 0
Partition 97, Fillers with Violations = 0
Partition 92, Fillers with Violations = 0
Partition 100, Fillers with Violations = 0
Partition 102, Fillers with Violations = 0
Partition 98, Fillers with Violations = 0
Partition 104, Fillers with Violations = 0
Partition 101, Fillers with Violations = 0
Partition 103, Fillers with Violations = 0
Partition 106, Fillers with Violations = 0
Partition 108, Fillers with Violations = 0
Partition 105, Fillers with Violations = 0
Partition 107, Fillers with Violations = 0
Partition 114, Fillers with Violations = 0
Partition 110, Fillers with Violations = 0
Partition 115, Fillers with Violations = 0
Partition 112, Fillers with Violations = 0
Partition 119, Fillers with Violations = 0
Partition 117, Fillers with Violations = 0
Partition 116, Fillers with Violations = 0
Partition 118, Fillers with Violations = 0
Partition 120, Fillers with Violations = 0
Partition 109, Fillers with Violations = 0
Partition 113, Fillers with Violations = 0
Partition 121, Fillers with Violations = 1
Partition 123, Fillers with Violations = 0
Partition 111, Fillers with Violations = 0
Partition 122, Fillers with Violations = 0
Partition 127, Fillers with Violations = 0
Partition 125, Fillers with Violations = 0
Partition 129, Fillers with Violations = 0
Partition 133, Fillers with Violations = 0
Partition 124, Fillers with Violations = 0
Partition 131, Fillers with Violations = 0
Partition 128, Fillers with Violations = 0
Partition 132, Fillers with Violations = 0
Partition 126, Fillers with Violations = 0
Partition 130, Fillers with Violations = 0
Partition 136, Fillers with Violations = 0
Partition 134, Fillers with Violations = 1
Partition 138, Fillers with Violations = 0
Partition 140, Fillers with Violations = 0
Partition 139, Fillers with Violations = 0
Partition 137, Fillers with Violations = 0
Partition 142, Fillers with Violations = 0
Partition 135, Fillers with Violations = 0
Partition 141, Fillers with Violations = 0
Partition 144, Fillers with Violations = 0
Partition 143, Fillers with Violations = 0
Partition 146, Fillers with Violations = 0
Partition 148, Fillers with Violations = 0
Partition 150, Fillers with Violations = 0
Partition 145, Fillers with Violations = 0
Partition 152, Fillers with Violations = 0
Partition 149, Fillers with Violations = 0
Partition 147, Fillers with Violations = 0
Partition 153, Fillers with Violations = 0
Partition 157, Fillers with Violations = 1
Partition 151, Fillers with Violations = 0
Partition 159, Fillers with Violations = 0
Partition 155, Fillers with Violations = 0
Partition 161, Fillers with Violations = 0
Partition 163, Fillers with Violations = 0
Partition 156, Fillers with Violations = 0
Partition 154, Fillers with Violations = 0
Partition 158, Fillers with Violations = 0
Partition 160, Fillers with Violations = 0
Partition 164, Fillers with Violations = 0
Partition 162, Fillers with Violations = 0
Partition 170, Fillers with Violations = 0
Partition 172, Fillers with Violations = 0
Partition 171, Fillers with Violations = 0
Partition 166, Fillers with Violations = 0
Partition 168, Fillers with Violations = 0
Partition 175, Fillers with Violations = 0
Partition 173, Fillers with Violations = 0
Partition 174, Fillers with Violations = 0
Partition 165, Fillers with Violations = 0
Partition 176, Fillers with Violations = 0
Partition 178, Fillers with Violations = 0
Partition 167, Fillers with Violations = 0
Partition 169, Fillers with Violations = 0
Partition 180, Fillers with Violations = 0
Partition 177, Fillers with Violations = 0
Partition 182, Fillers with Violations = 0
Partition 179, Fillers with Violations = 0
Partition 181, Fillers with Violations = 0
Partition 184, Fillers with Violations = 0
Partition 183, Fillers with Violations = 0
Partition 186, Fillers with Violations = 0
Partition 188, Fillers with Violations = 0
Partition 191, Fillers with Violations = 0
Partition 190, Fillers with Violations = 0
Partition 192, Fillers with Violations = 0
Partition 193, Fillers with Violations = 1
Partition 187, Fillers with Violations = 0
Partition 194, Fillers with Violations = 0
Partition 185, Fillers with Violations = 0
Partition 189, Fillers with Violations = 0
Partition 196, Fillers with Violations = 0
Partition 198, Fillers with Violations = 0
Partition 200, Fillers with Violations = 0
Partition 195, Fillers with Violations = 0
Partition 202, Fillers with Violations = 0
Partition 197, Fillers with Violations = 0
Partition 199, Fillers with Violations = 0
Partition 201, Fillers with Violations = 1
Partition 210, Fillers with Violations = 0
Partition 204, Fillers with Violations = 0
Partition 211, Fillers with Violations = 0
Partition 208, Fillers with Violations = 0
Partition 206, Fillers with Violations = 0
Partition 212, Fillers with Violations = 0
Partition 203, Fillers with Violations = 0
Partition 209, Fillers with Violations = 0
Partition 215, Fillers with Violations = 0
Partition 213, Fillers with Violations = 1
Partition 205, Fillers with Violations = 0
Partition 216, Fillers with Violations = 0
Partition 207, Fillers with Violations = 0
Partition 218, Fillers with Violations = 0
Partition 214, Fillers with Violations = 0
Partition 220, Fillers with Violations = 0
Partition 217, Fillers with Violations = 0
Partition 219, Fillers with Violations = 1
Partition 222, Fillers with Violations = 0
Partition 224, Fillers with Violations = 0
Partition 226, Fillers with Violations = 0
Partition 228, Fillers with Violations = 0
Partition 221, Fillers with Violations = 0
Partition 229, Fillers with Violations = 0
Partition 230, Fillers with Violations = 0
Partition 227, Fillers with Violations = 0
Partition 223, Fillers with Violations = 0
Partition 225, Fillers with Violations = 0
Partition 231, Fillers with Violations = 0
Partition 235, Fillers with Violations = 0
Partition 233, Fillers with Violations = 0
Partition 237, Fillers with Violations = 0
Partition 239, Fillers with Violations = 1
Partition 232, Fillers with Violations = 0
Partition 234, Fillers with Violations = 0
Partition 236, Fillers with Violations = 0
Partition 240, Fillers with Violations = 0
Partition 238, Fillers with Violations = 0
Partition 248, Fillers with Violations = 0
Partition 242, Fillers with Violations = 0
Partition 249, Fillers with Violations = 0
Partition 246, Fillers with Violations = 0
Partition 244, Fillers with Violations = 0
Partition 250, Fillers with Violations = 0
Partition 241, Fillers with Violations = 0
Partition 251, Fillers with Violations = 0
Partition 247, Fillers with Violations = 0
Partition 252, Fillers with Violations = 0
Partition 254, Fillers with Violations = 0
Partition 243, Fillers with Violations = 0
Partition 245, Fillers with Violations = 0
Partition 256, Fillers with Violations = 0
Partition 253, Fillers with Violations = 0
Partition 258, Fillers with Violations = 0
Partition 255, Fillers with Violations = 0
Partition 260, Fillers with Violations = 0
Partition 257, Fillers with Violations = 0
Partition 259, Fillers with Violations = 0
Partition 262, Fillers with Violations = 0
Partition 264, Fillers with Violations = 0
Partition 266, Fillers with Violations = 0
Partition 267, Fillers with Violations = 0
Partition 261, Fillers with Violations = 0
Partition 265, Fillers with Violations = 0
Partition 263, Fillers with Violations = 0
Partition 270, Fillers with Violations = 0
Partition 268, Fillers with Violations = 0
Partition 272, Fillers with Violations = 0
Partition 274, Fillers with Violations = 0
Partition 276, Fillers with Violations = 0
Partition 271, Fillers with Violations = 0
Partition 269, Fillers with Violations = 0
Partition 273, Fillers with Violations = 0
Partition 275, Fillers with Violations = 0
Partition 277, Fillers with Violations = 0
Partition 279, Fillers with Violations = 0
Partition 281, Fillers with Violations = 0
Partition 285, Fillers with Violations = 0
Partition 278, Fillers with Violations = 0
Partition 283, Fillers with Violations = 0
Partition 280, Fillers with Violations = 0
Partition 288, Fillers with Violations = 0
Partition 286, Fillers with Violations = 0
Partition 282, Fillers with Violations = 0
Partition 289, Fillers with Violations = 0
Partition 291, Fillers with Violations = 0
Partition 284, Fillers with Violations = 0
Partition 293, Fillers with Violations = 0
Partition 287, Fillers with Violations = 0
Partition 295, Fillers with Violations = 0
Partition 290, Fillers with Violations = 0
Partition 292, Fillers with Violations = 0
Partition 297, Fillers with Violations = 0
Partition 294, Fillers with Violations = 0
Partition 296, Fillers with Violations = 0
Partition 303, Fillers with Violations = 0
Partition 299, Fillers with Violations = 0
Partition 301, Fillers with Violations = 0
Partition 305, Fillers with Violations = 0
Partition 304, Fillers with Violations = 0
Partition 298, Fillers with Violations = 0
Partition 300, Fillers with Violations = 0
Partition 302, Fillers with Violations = 0
Partition 306, Fillers with Violations = 0
Partition 308, Fillers with Violations = 0
Partition 310, Fillers with Violations = 0
Partition 312, Fillers with Violations = 0
Partition 314, Fillers with Violations = 0
Partition 307, Fillers with Violations = 0
Partition 309, Fillers with Violations = 0
Partition 311, Fillers with Violations = 0
Partition 313, Fillers with Violations = 0
Partition 315, Fillers with Violations = 0
Partition 317, Fillers with Violations = 0
Partition 319, Fillers with Violations = 0
Partition 323, Fillers with Violations = 0
Partition 321, Fillers with Violations = 0
Partition 316, Fillers with Violations = 0
Partition 318, Fillers with Violations = 0
Partition 324, Fillers with Violations = 0
Partition 320, Fillers with Violations = 0
Partition 322, Fillers with Violations = 0
Partition 328, Fillers with Violations = 0
Partition 326, Fillers with Violations = 0
Partition 330, Fillers with Violations = 0
Partition 332, Fillers with Violations = 0
Partition 334, Fillers with Violations = 0
Partition 327, Fillers with Violations = 0
Partition 325, Fillers with Violations = 0
Partition 329, Fillers with Violations = 0
Partition 331, Fillers with Violations = 0
Partition 335, Fillers with Violations = 0
Partition 333, Fillers with Violations = 0
Partition 337, Fillers with Violations = 0
Partition 343, Fillers with Violations = 0
Partition 341, Fillers with Violations = 0
Partition 339, Fillers with Violations = 0
Partition 336, Fillers with Violations = 0
Partition 342, Fillers with Violations = 0
Partition 344, Fillers with Violations = 0
Partition 338, Fillers with Violations = 0
Partition 340, Fillers with Violations = 0
Partition 346, Fillers with Violations = 0
Partition 350, Fillers with Violations = 0
Partition 348, Fillers with Violations = 0
Partition 352, Fillers with Violations = 0
Partition 345, Fillers with Violations = 0
Partition 354, Fillers with Violations = 0
Partition 347, Fillers with Violations = 0
Partition 349, Fillers with Violations = 0
Partition 351, Fillers with Violations = 0
Partition 353, Fillers with Violations = 0
Partition 355, Fillers with Violations = 0
Partition 357, Fillers with Violations = 0
Partition 359, Fillers with Violations = 0
Partition 361, Fillers with Violations = 0
Partition 356, Fillers with Violations = 0
Partition 360, Fillers with Violations = 0
Partition 358, Fillers with Violations = 0
[End Removing Filler Cells] Elapsed real time: 0:00:48 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:02:14 total=0:02:15
[End Removing Filler Cells] Stage (MB): Used   -5  Alloctr   -3  Proc    0 
[End Removing Filler Cells] Total (MB): Used  266  Alloctr  274  Proc 5230 
Updating the database ...
Delete xofiller_d04dcp00wnz08_4898 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz08_5804 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz08_8607 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz08_13733 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz08_15991 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz08_18041 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz08_21556 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz08_23102 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz08_23351 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz08_24616 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz08_25750 due to Diff net via-cut spacing violation
Delete xofiller_d04dcp00wnz04_1656 due to Diff net via-cut spacing violation
Deleted 12 cell instances
[DBOUT] Elapsed real time: 0:00:08 
[DBOUT] Elapsed cpu  time: sys=0:00:01 usr=0:00:07 total=0:00:08
[DBOUT] Stage (MB): Used -215  Alloctr -217  Proc    0 
[DBOUT] Total (MB): Used   49  Alloctr   55  Proc 5230 
Information: RC extraction has been freed. (PSYN-503)
 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 3 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = FALSE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 12 routable metal layers
    Top most routable layer is set to be metal9
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
Warning: Limited std master d04bar00nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar00nnz32: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar01nnz16: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar01nnz08: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar01nnz04: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
  Reading netlist information from DB ...
    111969 placeable cells
    0 cover cells
    1039 IO cells/pins
    39795 fixed core/macro cells
    152803 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <core> has 0 vertical and 760 horizontal rows
    array <bonuscore> has 0 vertical and 760 horizontal rows
    array <core2h> has 0 vertical and 760 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    1140 rows didn't pass legal unit tile check and skipped
    24 route guides
    4385 pre-routes for placement blockage/checking
    3085 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
    tracks of layer 1 are not even
    tracks of layer 3 are not even
    tracks of layer 4 are not even
    tracks of layer 5 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
    tracks of layer 8 are not even
    tracks of layer 9 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell d04tap02ldz05 bounding box not multiple of tile. (APL-026)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
Warning: ref cell d04bar00nnz64 use different unit tile bonuscore
Warning: ref cell d04bar00nnz32 use different unit tile bonuscore
Warning: ref cell d04bar01nnz16 use different unit tile bonuscore
Warning: ref cell d04bar01nnz08 use different unit tile bonuscore
Warning: ref cell d04bar01nnz04 use different unit tile bonuscore
Warning: ref cell d04bar01nnz64 use different unit tile bonuscore
Warning: ref cell d04tap02ldz05 use different unit tile core2h
    split into 760 row segments
  Processing filler cells...
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <d04spc00nnz03> and connecting PG nets...
    The first filler cell name is xofiller_d04spc00nnz03_1
    The last filler cell name is xofiller_d04spc00nnz03_36699
    36699 filler cells with master <d04spc00nnz03> were inserted
Filling cell with master <d04spc00nnz02> and connecting PG nets...
    The first filler cell name is xofiller_d04spc00nnz02_1
    The last filler cell name is xofiller_d04spc00nnz02_20283
    20283 filler cells with master <d04spc00nnz02> were inserted
Filling cell with master <d04spc00nnz01> and connecting PG nets...
    The first filler cell name is xofiller_d04spc00nnz01_1
    The last filler cell name is xofiller_d04spc00nnz01_20443
    20443 filler cells with master <d04spc00nnz01> were inserted
=== End of Filler Cell Insertion ===


-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                154850 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  154850 (MW-339)
==>INFORMATION: P_source_if_exists: add_filler_cells_d04.tcl : END Tue Mar 31 05:44:25 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:04:05 hrs : CPU RUNTIME in (hh:mm:ss) : 00:05:42 hrs : MEMORY : 4540560 KB
#INFO-MSG==>  Time to run substep add_filler_cells_d04 in (hh:mm:ss) : 00:04:06 hrs
#INFO-MSG==>  Executing substep derive_pg
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/derive_pg.tcl : START Tue Mar 31 05:44:25 MST 2015
Information: connected 0 power ports and 0 ground ports
==>INFORMATION: P_source_if_exists: derive_pg.tcl : END Tue Mar 31 05:44:26 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:01 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:01 hrs : MEMORY : 4540560 KB
#INFO-MSG==>  Time to run substep derive_pg in (hh:mm:ss) : 00:00:01 hrs
#INFO-MSG==>  Executing substep add_pg_hookup
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/add_pg_hookup.tcl : START Tue Mar 31 05:44:26 MST 2015
#INFO-MSG==>  Start stdcell power hookup
::dtDfm::fill_metal_icv_init -cellname fdkex -techname p1273 -layer_map_for_mw /p/fdk/fdk73/builds/pdk733_r1.7/apr/icc//1273Milkyway2GdsLayerMap -save_workdir -icv_options -norscache
Warning: write_stream will always output the first same name cell. (MWSTRM-035)
write_stream -cells fdkex /tmp/spalutla_fdkex_51074/spalutla.fdkex.51074.iss/input/fdkex.stm
The layer map file </p/fdk/fdk73/builds/pdk733_r1.7/apr/icc//1273Milkyway2GdsLayerMap> specified through -map_layer is used during stream out!
Outputting Cell d04cgc01nd0b0.CEL
Outputting Cell d04cgc01nd0c0.CEL
Outputting Cell d04gbf00nd0b0.CEL
Outputting Cell d04gbf00nd0c0.CEL
Outputting Cell d04cgc01nd0d0.CEL
Outputting Cell d04gbf00nd0d0.CEL
Outputting Cell d04cgc01nd0e0.CEL
Outputting Cell d04gbf10nd0c0.CEL
Outputting Cell d04cab11nn0b0.CEL
Outputting Cell d04cak01nd0d0.CEL
Outputting Cell d04gbf00nd0e0.CEL
Outputting Cell d04cgc01nd0f0.CEL
Outputting Cell d04gbf10nd0d0.CEL
Outputting Cell d04gbf00nd0f0.CEL
Outputting Cell d04cgc01nd0g0.CEL
Outputting Cell d04cab13nn0b0.CEL
Outputting Cell d04gbf00nd0b5.CEL
Outputting Cell d04gbf00nd0g0.CEL
Outputting Cell d04gbf10nd0f0.CEL
Outputting Cell d04cgc01nd0h0.CEL
Outputting Cell d04bfn00ld0b0.CEL
Outputting Cell d04can03nd0b0.CEL
Outputting Cell d04gbf00nd0h0.CEL
Outputting Cell d04gbf00nd0c5.CEL
Outputting Cell d04cgc01nd0i0.CEL
Outputting Cell d04gbf10nd0g0.CEL
Outputting Cell d04bfn00ld0c0.CEL
Outputting Cell d04nab02ld0d3.CEL
Outputting Cell d04gbf00nd0d5.CEL
Outputting Cell d04cgc01nd0j0.CEL
Outputting Cell d04gbf10nd0h0.CEL
Outputting Cell d04gbf00nd0i0.CEL
Outputting Cell d04bfn00ld0b3.CEL
Outputting Cell d04gbf00nd0e5.CEL
Outputting Cell d04gbf30nd0b5.CEL
Outputting Cell d04gbf10nd0d5.CEL
Outputting Cell d04gbf00nd0j0.CEL
Outputting Cell d04nab02nd0g0.CEL
Outputting Cell d04cak01ln0b0.CEL
Outputting Cell d04cak01nd0c7.CEL
Outputting Cell d04nab02nd0d3.CEL
Outputting Cell d04gbf00nd0f5.CEL
Outputting Cell d04bfn00ld0b4.CEL
Outputting Cell d04cak01nd0f5.CEL
Outputting Cell d04bfn00nd0b3.CEL
Outputting Cell d04can03ld0c5.CEL
Outputting Cell d04gbf10nd0f5.CEL
Outputting Cell d04gbf00nd0l0.CEL
Outputting Cell d04gbf00nd0g5.CEL
Outputting Cell d04cak01ln0c0.CEL
Outputting Cell d04nab02ld0f5.CEL
Outputting Cell d04cak01nn0b0.CEL
Outputting Cell d04can03nd0b5.CEL
Outputting Cell d04bfn00ld0h0.CEL
Outputting Cell d04gbf00nd0h5.CEL
Outputting Cell d04gbf30nd0e5.CEL
Outputting Cell d04bfn00ld0c5.CEL
Outputting Cell d04bfn00nd0b4.CEL
Outputting Cell d04nab02ln0b0.CEL
Outputting Cell d04bfn00ld0i0.CEL
Outputting Cell d04can03ld0c7.CEL
Outputting Cell d04cak02nn0b0.CEL
Outputting Cell d04cak01nn0c0.CEL
Outputting Cell d04gbf00nd0i5.CEL
Outputting Cell d04gbf20nd0l0.CEL
Outputting Cell d04bfn00ld0c7.CEL
Outputting Cell d04cak01nd0i5.CEL
Outputting Cell d04cak02nn0c0.CEL
Outputting Cell d04bfn00nd0c5.CEL
Outputting Cell d04gbf00nd0j5.CEL
Outputting Cell d04nab02nd0f5.CEL
Outputting Cell d04can03nd0c7.CEL
Outputting Cell d04bfn00nd0i0.CEL
Outputting Cell d04nab02nn0b0.CEL
Outputting Cell d04cak04nn0b0.CEL
Outputting Cell d04cab11yn0b0.CEL
Outputting Cell d04bfn00ld0k0.CEL
Outputting Cell d04cob13nd0b5.CEL
Outputting Cell d04bfn00nd0c7.CEL
Outputting Cell d04nab02nn0c0.CEL
Outputting Cell d04cak01nn0f0.CEL
Outputting Cell d04cab11yn0c0.CEL
Outputting Cell d04can03ln0c0.CEL
Outputting Cell d04can03nn0b0.CEL
Outputting Cell d04nab02nn0d0.CEL
Outputting Cell d04cak01nn0b5.CEL
Outputting Cell d04cab13yn0b0.CEL
Outputting Cell d04bfn00ln0c0.CEL
Outputting Cell d04qbf00nd0h0.CEL
Outputting Cell d04cak01wd0b7.CEL
Outputting Cell d04cab13yn0c0.CEL
Outputting Cell d04can03nn0c0.CEL
Outputting Cell d04cob11nn0b0.CEL
Outputting Cell d04nan02nd0c0.CEL
Outputting Cell d04bfn00nn0b0.CEL
Outputting Cell d04bfn00ln0d0.CEL
Outputting Cell d04can03nn0d0.CEL
Outputting Cell d04can03wd0b3.CEL
Outputting Cell d04nab02nn0f0.CEL
Outputting Cell d04can03ln0a5.CEL
Outputting Cell d04cob11nn0c0.CEL
Outputting Cell d04bfn00nn0c0.CEL
Outputting Cell d04cak01yd0c5.CEL
Outputting Cell d04nan02ld0c3.CEL
Outputting Cell d04cab13yn0d0.CEL
Outputting Cell d04nan02nd0d0.CEL
Outputting Cell d04bfn00yd0b0.CEL
Outputting Cell d04bfn00ld0o0.CEL
Outputting Cell d04bfn00nn0d0.CEL
Outputting Cell d04bfn00ln0a5.CEL
Outputting Cell d04bfn00ln0f0.CEL
Outputting Cell d04cob13nn0b0.CEL
Outputting Cell d04ann02ld0d3.CEL
Outputting Cell d04kak01nn0b0.CEL
Outputting Cell d04bfn00wd0b3.CEL
Outputting Cell d04cak01yd0b7.CEL
Outputting Cell d04can03ln0b5.CEL
Outputting Cell d04nan02ld0b5.CEL
Outputting Cell d04bfn00yd0c0.CEL
Outputting Cell d04nab02yd0g0.CEL
Outputting Cell d04cob13nn0c0.CEL
Outputting Cell d04can03nn0a5.CEL
Outputting Cell d04cak01yd0c7.CEL
Outputting Cell d04can16nn0b0.CEL
Outputting Cell d04bfn00nn0e0.CEL
Outputting Cell d04nab02yd0d3.CEL
Outputting Cell d04nan03nd0e0.CEL
Outputting Cell d04cak01wn0b0.CEL
Outputting Cell d04bfn00wd0a5.CEL
Outputting Cell d04can03yd0b3.CEL
Outputting Cell d04can03wd0b5.CEL
Outputting Cell d04cab13yn0f0.CEL
Outputting Cell d04nan02nd0c3.CEL
Outputting Cell d04bfn00nn0a5.CEL
Outputting Cell d04cob13nn0d0.CEL
Outputting Cell d04bfn00nn0f0.CEL
Outputting Cell d04can03nn0b5.CEL
Outputting Cell d04cak01yd0f5.CEL
Outputting Cell d04can03wd0c5.CEL
Outputting Cell d04bfn00wd0b5.CEL
Outputting Cell d04ann02nd0d3.CEL
Outputting Cell d04nan02nd0b5.CEL
Outputting Cell d04nan02ld0b7.CEL
Outputting Cell d04nab02yd0i0.CEL
Outputting Cell d04cak01yn0b0.CEL
Outputting Cell d04qna03nd0d0.CEL
Outputting Cell d04bfn00yd0a5.CEL
Outputting Cell d04can03yd0b5.CEL
Outputting Cell d04con01ld0c5.CEL
Outputting Cell d04nan02nd0b6.CEL
Outputting Cell d04nab02wd0f5.CEL
Outputting Cell d04bfn00yd0b4.CEL
Outputting Cell d04bfn00wd0h0.CEL
Outputting Cell d04bfn00wd0c5.CEL
Outputting Cell d04bfn00nn0b5.CEL
Outputting Cell d04nan02nd0h0.CEL
Outputting Cell d04ann04ld0b7.CEL
Outputting Cell d04nan04ld0b7.CEL
Outputting Cell d04nab02wn0b0.CEL
Outputting Cell d04bfn00wd0i0.CEL
Outputting Cell d04can03wd0c7.CEL
Outputting Cell d04qbf00nd0o0.CEL
Outputting Cell d04cak01yn0c0.CEL
Outputting Cell d04con01nd0b5.CEL
Outputting Cell d04can03nn0b7.CEL
Outputting Cell d04can03yd0c5.CEL
Outputting Cell d04bfn00yd0b5.CEL
Outputting Cell d04bfn00nn0c5.CEL
Outputting Cell d04ann02nd0b7.CEL
Outputting Cell d04nan02nd0b7.CEL
Outputting Cell d04bfn00wd0c7.CEL
Outputting Cell d04cak01yd0i5.CEL
Outputting Cell d04ann04nd0c5.CEL
Outputting Cell d04nab02wn0c0.CEL
Outputting Cell d04con01ld0c7.CEL
Outputting Cell d04bfn00yd0h0.CEL
Outputting Cell d04cak01yn0d0.CEL
Outputting Cell d04cak02yn0c0.CEL
Outputting Cell d04nab02yd0f5.CEL
Outputting Cell d04con01nd0c5.CEL
Outputting Cell d04nan03nd0b7.CEL
Outputting Cell d04bfn00yd0c5.CEL
Outputting Cell d04nan04ld0c7.CEL
Outputting Cell d04nan02nd0c7.CEL
Outputting Cell d04nab02wn0d0.CEL
Outputting Cell d04nan02ln0c0.CEL
Outputting Cell d04bfn00yd0i0.CEL
Outputting Cell d04can03wn0b0.CEL
Outputting Cell d04nan04nd0b7.CEL
Outputting Cell d04nan04ld0d7.CEL
Outputting Cell d04nab02yn0b0.CEL
Outputting Cell d04nab03yd0f5.CEL
Outputting Cell d04con01ld0d7.CEL
Outputting Cell d04can16nn0b5.CEL
Outputting Cell d04cak04yn0b0.CEL
Outputting Cell d04cob13yd0b5.CEL
Outputting Cell d04ann02ln0c0.CEL
Outputting Cell d04inn00ld0b5.CEL
Outputting Cell d04con03nd0b5.CEL
Outputting Cell d04fky00ld0b0.CEL
Outputting Cell d04ann04nd0b7.CEL
Outputting Cell d04ann03ln0b0.CEL
Outputting Cell d04nan04nd0i0.CEL
Outputting Cell d04nab02yn0c0.CEL
Outputting Cell d04cak01yn0f0.CEL
Outputting Cell d04nan02ln0d0.CEL
Outputting Cell d04bfn00yd0c7.CEL
Outputting Cell d04nob02ln0b0.CEL
Outputting Cell d04con01nd0c7.CEL
Outputting Cell d04oan01nn0b0.CEL
Outputting Cell d04nan02wd0c0.CEL
Outputting Cell d04nak24ln0c0.CEL
Outputting Cell d04ann02nn0b0.CEL
Outputting Cell d04nak24ld0f7.CEL
Outputting Cell d04cob11yd0c7.CEL
Outputting Cell d04bfn00yd0k0.CEL
Outputting Cell d04nab02yn0d0.CEL
Outputting Cell d04nan02nn0c0.CEL
Outputting Cell d04cak01yn0b5.CEL
Outputting Cell d04fyj03ld0b0.CEL
Outputting Cell d04nan04nd0d7.CEL
Outputting Cell d04ann02nd0f7.CEL
Outputting Cell d04ann04nd0d7.CEL
Outputting Cell d04con01ln0c0.CEL
Outputting Cell d04nab03yn0c0.CEL
Outputting Cell d04nob03ln0b0.CEL
Outputting Cell d04qna02nd0c7.CEL
Outputting Cell d04can03yn0b0.CEL
Outputting Cell d04bfn00wn0c0.CEL
Outputting Cell d04ann02ln0b3.CEL
Outputting Cell d04nan02wd0d0.CEL
Outputting Cell d04ann02nn0c0.CEL
Outputting Cell d04fky00nd0b0.CEL
Outputting Cell d04cob11yd0d7.CEL
Outputting Cell d04nan02nn0d0.CEL
Outputting Cell d04nob02nn0b0.CEL
Outputting Cell d04fyj03ld0c0.CEL
Outputting Cell d04kak01wn0b0.CEL
Outputting Cell d04ann02nn0d0.CEL
Outputting Cell d04ann02ln0a5.CEL
Outputting Cell d04nan02yd0c0.CEL
Outputting Cell d04can03yn0c0.CEL
Outputting Cell d04bfn00yn0b0.CEL
Outputting Cell d04con03ln0b0.CEL
Outputting Cell d04ann02ln0b4.CEL
Outputting Cell d04cob11yn0b0.CEL
Outputting Cell d04nan04ln0d0.CEL
Outputting Cell d04nan02wd0e0.CEL
Outputting Cell d04inn00nd0c5.CEL
Outputting Cell d04nab02wn0b5.CEL
Outputting Cell d04nab03yd0i5.CEL
Outputting Cell d04con03nd0c7.CEL
Outputting Cell d04bfn11wn0b0.CEL
Outputting Cell d04nak24nn0c0.CEL
Outputting Cell d04nab02yn0f0.CEL
Outputting Cell d04con03nd0d7.CEL
Outputting Cell d04nan02ln0b5.CEL
Outputting Cell d04fyj03nd0b0.CEL
Outputting Cell d04nan03nn0d0.CEL
Outputting Cell d04fky00ld0a5.CEL
Outputting Cell d04ann02ln0b5.CEL
Outputting Cell d04can03wn0a5.CEL
Outputting Cell d04oan01ln0b5.CEL
Outputting Cell d04con01nn0c0.CEL
Outputting Cell d04cob11yn0c0.CEL
Outputting Cell d04con02nn0b0.CEL
Outputting Cell d04bfn00yn0c0.CEL
Outputting Cell d04nan02yd0d0.CEL
Outputting Cell d04can03yn0d0.CEL
Outputting Cell d04nan02wd0c3.CEL
Outputting Cell d04ann02nn0b3.CEL
Outputting Cell d04nob02nn0c0.CEL
Outputting Cell d04nan04nn0c0.CEL
Outputting Cell d04aon03nn0c0.CEL
Outputting Cell d04bfn11wn0c0.CEL
Outputting Cell d04bfn12wn0b0.CEL
Outputting Cell d04can03wn0b4.CEL
Outputting Cell d04non02ld0c0.CEL
Outputting Cell d04nak24nn0d0.CEL
Outputting Cell d04nan02yd0e0.CEL
Outputting Cell d04cob13yn0b0.CEL
Outputting Cell d04con01nn0d0.CEL
Outputting Cell d04bfn00wn0a5.CEL
Outputting Cell d04fyj03nd0c0.CEL
Outputting Cell d04bfn00yn0d0.CEL
Outputting Cell d04con03nn0b0.CEL
Outputting Cell d04ann02nn0a5.CEL
Outputting Cell d04bfn00wn0f0.CEL
Outputting Cell d04kak01yn0b0.CEL
Outputting Cell d04nan03yd0d0.CEL
Outputting Cell d04nab02yn0b5.CEL
Outputting Cell d04con02nn0c0.CEL
Outputting Cell d04can03yn0e0.CEL
Outputting Cell d04nan02ln0b6.CEL
Outputting Cell d04non02ld0d0.CEL
Outputting Cell d04ann02ln0b6.CEL
Outputting Cell d04can03yn0b3.CEL
Outputting Cell d04ann02nn0b4.CEL
Outputting Cell d04mbn22nn0d0.CEL
Outputting Cell d04nan04nn0d0.CEL
Outputting Cell d04can03wn0b5.CEL
Outputting Cell d04aon03ln0a5.CEL
Outputting Cell d04bfn12wn0c0.CEL
Outputting Cell d04bfn13wn0b0.CEL
Outputting Cell d04nan02wd0b5.CEL
Outputting Cell d04nab03yn0f0.CEL
Outputting Cell d04cak04yn0b5.CEL
Outputting Cell d04cob13yn0c0.CEL
Outputting Cell d04inn00ld0f7.CEL
Outputting Cell d04nob02ln0b5.CEL
Outputting Cell d04nan04nn0e0.CEL
Outputting Cell d04can03yn0a5.CEL
Outputting Cell d04ann02nn0b5.CEL
Outputting Cell d04nan02nn0b5.CEL
Outputting Cell d04ann03nn0a5.CEL
Outputting Cell d04con02nn0d0.CEL
Outputting Cell d04con03nn0c0.CEL
Outputting Cell d04bfn00yn0e0.CEL
Outputting Cell d04bfn00yd0o0.CEL
Outputting Cell d04nan02yd0c3.CEL
Outputting Cell d04nan02yd0f0.CEL
Outputting Cell d04nan03yd0e0.CEL
Outputting Cell d04can03yn0b4.CEL
Outputting Cell d04nan04yd0d0.CEL
Outputting Cell d04can03yn0f0.CEL
Outputting Cell d04nan02wd0b6.CEL
Outputting Cell d04nan04ln0b5.CEL
Outputting Cell d04bfn13wn0c0.CEL
Outputting Cell d04con02yd0c0.CEL
Outputting Cell d04bfn00wn0b5.CEL
Outputting Cell d04bfn00yn0f0.CEL
Outputting Cell d04bfn00yn0a5.CEL
Outputting Cell d04non02ld0f0.CEL
Outputting Cell d04can03yn0b5.CEL
Outputting Cell d04nan02yd0g0.CEL
Outputting Cell d04nan03nn0b5.CEL
Outputting Cell d04ann02yd0d3.CEL
Outputting Cell d04ann02wd0b7.CEL
Outputting Cell d04nob02wd0d3.CEL
Outputting Cell d04ann02nn0e3.CEL
Outputting Cell d04con01wd0b5.CEL
Outputting Cell d04aon03yd0b3.CEL
Outputting Cell d04qin00nd0i0.CEL
Outputting Cell d04con03nn0d0.CEL
Outputting Cell d04nan04yd0e0.CEL
Outputting Cell d04nan02yd0b5.CEL
Outputting Cell d04cob13yn0d0.CEL
Outputting Cell d04nan02nn0b6.CEL
Outputting Cell d04mkn22ld0d5.CEL
Outputting Cell d04fyj03ld0g0.CEL
Outputting Cell d04non02nd0d0.CEL
Outputting Cell d04cob11yn0f0.CEL
Outputting Cell d04nan02wd0b7.CEL
Outputting Cell d04mbn22nn0b4.CEL
Outputting Cell d04kok01wd0b0.CEL
Outputting Cell d04bfn11wn0a5.CEL
Outputting Cell d04inn00ln0d0.CEL
Outputting Cell d04can03wn0b7.CEL
Outputting Cell d04nan02nn0d5.CEL
Outputting Cell d04nan04yd0f0.CEL
Outputting Cell d04can03yn0e3.CEL
Outputting Cell d04ann03yd0d3.CEL
Outputting Cell d04nob02nn0b5.CEL
Outputting Cell d04kok01nn0b0.CEL
Outputting Cell d04ann02yd0c5.CEL
Outputting Cell d04nan02yd0h0.CEL
Outputting Cell d04con01yd0c3.CEL
Outputting Cell d04inn00ln0b3.CEL
Outputting Cell d04inn00nd0f7.CEL
Outputting Cell d04nan02yd0b6.CEL
Outputting Cell d04mkn22ld0c7.CEL
Outputting Cell d04nan04nn0b5.CEL
Outputting Cell d04bfn00yn0b5.CEL
Outputting Cell d04bfn12wn0a5.CEL
Outputting Cell d04bfn11wn0b5.CEL
Outputting Cell d04inn00ln0a5.CEL
Outputting Cell d04nan02yd0i0.CEL
Outputting Cell d04non02nd0f0.CEL
Outputting Cell d04nob02yd0g0.CEL
Outputting Cell d04nan04wd0b7.CEL
Outputting Cell d04fyj03nd0g0.CEL
Outputting Cell d04bfn00yn0e3.CEL
Outputting Cell d04con01yd0b5.CEL
Outputting Cell d04nan02yd0b7.CEL
Outputting Cell d04nob02yd0d3.CEL
Outputting Cell d04ann02yd0b7.CEL
Outputting Cell d04can03yn0b7.CEL
Outputting Cell d04inn00nn0d0.CEL
Outputting Cell d04cob13yn0f0.CEL
Outputting Cell d04non02ld0c5.CEL
Outputting Cell d04bfn00yn0c5.CEL
Outputting Cell d04bfn12wn0b5.CEL
Outputting Cell d04bfn13wn0a5.CEL
Outputting Cell d04inn00ln0b5.CEL
Outputting Cell d04xob03ld0c7.CEL
Outputting Cell d04nan02yd0c7.CEL
Outputting Cell d04ann04yd0c5.CEL
Outputting Cell d04con01yd0c5.CEL
Outputting Cell d04bfn00yn0d5.CEL
Outputting Cell d04can03yn8b0.CEL
Outputting Cell d04non02nd0g0.CEL
Outputting Cell d04oan01wn0b0.CEL
Outputting Cell d04xnb02ln0b0.CEL
Outputting Cell d04mkn22nd0c7.CEL
Outputting Cell d04nan03yd0b7.CEL
Outputting Cell d04aon11yd0d5.CEL
Outputting Cell d04nan03wd0d7.CEL
Outputting Cell d04bfn13wn0b5.CEL
Outputting Cell d04con01wd0c7.CEL
Outputting Cell d04non02ld0c7.CEL
Outputting Cell d04inn00nn0a5.CEL
Outputting Cell d04nan02wn0c0.CEL
Outputting Cell d04nan04yd0b7.CEL
Outputting Cell d04aon11wn0b0.CEL
Outputting Cell d04qno03nd0d0.CEL
Outputting Cell d04nob02yd0i0.CEL
Outputting Cell d04ann04yd0b7.CEL
Outputting Cell d04inn00ln0c5.CEL
Outputting Cell d04ann02yd0k0.CEL
Outputting Cell d04con03yd0b5.CEL
Outputting Cell d04ann02wn0c0.CEL
Outputting Cell d04inn00wd0b5.CEL
Outputting Cell d04inn00yd0b3.CEL
Outputting Cell d04xob03nd0c7.CEL
Outputting Cell d04xnb02ln0d0.CEL
Outputting Cell d04mkn22nn0b0.CEL
Outputting Cell d04inn00nn0b5.CEL
Outputting Cell d04nan03yd0f5.CEL
Outputting Cell d04nak24wn0c0.CEL
Outputting Cell d04nan03yd0d7.CEL
Outputting Cell d04nob02wn0b0.CEL
Outputting Cell d04con01yd0c7.CEL
Outputting Cell d04oan01yn0b0.CEL
Outputting Cell d04ann02yn0b0.CEL
Outputting Cell d04nan04yd0c7.CEL
Outputting Cell d04aon11yd0f5.CEL
Outputting Cell d04non02nd0i0.CEL
Outputting Cell d04mkn22ln0d0.CEL
Outputting Cell d04inn00nd0q0.CEL
Outputting Cell d04inn00wd0c5.CEL
Outputting Cell d04non02ld0f5.CEL
Outputting Cell d04nan02wn0d0.CEL
Outputting Cell d04con10wn0b0.CEL
Outputting Cell d04qfd01ndz00.CEL
Warning: layerNumber 137 does not exist or is out of range. (MWLIBP-311)
Outputting Cell d04nan02yn0c0.CEL
Outputting Cell d04nan04yd0d7.CEL
Outputting Cell d04nob02yd0f5.CEL
Outputting Cell d04fyj03wd0b0.CEL
Outputting Cell d04ltn80ld0c0.CEL
Outputting Cell d04aon11yn0b0.CEL
Outputting Cell d04con01wn0c0.CEL
Outputting Cell d04qfd02ndz00.CEL
Warning: layerNumber 137 does not exist or is out of range. (MWLIBP-311)
Outputting Cell d04ann02yn0c0.CEL
Outputting Cell d04fky00yd0b0.CEL
Outputting Cell d04ann02yd0f7.CEL
Outputting Cell d04ann04yd0d7.CEL
Outputting Cell d04con01yd0d7.CEL
Outputting Cell d04inn00yd0b5.CEL
Outputting Cell d04oan01yn0c0.CEL
Outputting Cell d04non02nd0c7.CEL
Outputting Cell d04inn00nn0c5.CEL
Outputting Cell d04ann02wn0b3.CEL
Outputting Cell d04xnb02nn0d0.CEL
Outputting Cell d04nan02yn0d0.CEL
Outputting Cell d04xob03ln0d0.CEL
Outputting Cell d04xnb02ln0a5.CEL
Outputting Cell d04mkn22nn0d0.CEL
Outputting Cell d04fyj03wd0c0.CEL
Outputting Cell d04mbn22yn0b0.CEL
Outputting Cell d04nob02yn0b0.CEL
Outputting Cell d04ann02wn0a5.CEL
Outputting Cell d04aon03yn0b0.CEL
Outputting Cell d04ann02yn0d0.CEL
Outputting Cell d04aon01yn0d0.CEL
Outputting Cell d04inn00yd0c5.CEL
Outputting Cell d04con03yd0c7.CEL
Outputting Cell d04nak24yn0c0.CEL
Outputting Cell d04ann03yd0f7.CEL
Outputting Cell d04ann03yn0c0.CEL
Outputting Cell d04non02ln0c0.CEL
Outputting Cell d04oan01wn0a5.CEL
Outputting Cell d04xob03nn0b0.CEL
Outputting Cell d04mkn22ln0a5.CEL
Outputting Cell d04nan03yn0c0.CEL
Won't output fdkex's fill cell, since FILL view is non-existent.
Outputting Cell fdkex.CEL
Warning: Please close or open the cell (fdkex) in read-only mode. (MWSTRM-023)
Outputting Cell d04nan03yn0d0.CEL
Outputting Cell d04xnb02ln0b5.CEL
Outputting Cell d04mkn22ln0b5.CEL
Outputting Cell d04fyj03yd0b0.CEL
Outputting Cell d04con01yn0c0.CEL
Outputting Cell d04con03wn0c0.CEL
Outputting Cell d04ann02yd0h7.CEL
Outputting Cell d04rrb22ln0b5.CEL
Outputting Cell d04fky00wd0a5.CEL
Outputting Cell d04nob03yn0b0.CEL
Outputting Cell d04xob02ln0a5.CEL
Outputting Cell d04nob02yn0c0.CEL
Outputting Cell d04con03yd0d7.CEL
Outputting Cell d04ltn80ld0e0.CEL
Outputting Cell d04ann02wn0b5.CEL
Outputting Cell d04con02yn0b0.CEL
Outputting Cell d04inn00yd0i0.CEL
Outputting Cell d04qin00nd0q0.CEL
Outputting Cell d04ann02yn0e0.CEL
Outputting Cell d04nan04yn0c0.CEL
Outputting Cell d04ann03yn0d0.CEL
Outputting Cell d04ann04yn0c0.CEL
Outputting Cell d04nan02wn0b5.CEL
Outputting Cell d04ann02yn0b3.CEL
Outputting Cell d04xnb02nn0b3.CEL
Outputting Cell d04nob02yn0d0.CEL
Outputting Cell d04xob03nn0d0.CEL
Outputting Cell d04xnb02nn0a5.CEL
Outputting Cell d04nan03yn0e0.CEL
Outputting Cell d04non02nn0c0.CEL
Outputting Cell d04con03yn0b0.CEL
Outputting Cell d04mkn22nn0a5.CEL
Outputting Cell d04nan02wn0b6.CEL
Outputting Cell d04fyj03yd0c0.CEL
Outputting Cell d04non02nd0h5.CEL
Outputting Cell d04con02yn0c0.CEL
Outputting Cell d04ann02yn0a5.CEL
Outputting Cell d04xob02ln0b5.CEL
Outputting Cell d04con01yn0d0.CEL
Outputting Cell d04qno02nd0c7.CEL
Outputting Cell d04oan01yn0a5.CEL
Outputting Cell d04ann02yn0b4.CEL
Outputting Cell d04nan02yn0f0.CEL
Outputting Cell d04aon01yn0a5.CEL
Outputting Cell d04mbn22yn0d0.CEL
Outputting Cell d04nan04yn0d0.CEL
Outputting Cell d04fky00yd0e0.CEL
Outputting Cell d04aon03yn0d0.CEL
Outputting Cell d04non02ln0b3.CEL
Outputting Cell d04ann02yn0f0.CEL
Outputting Cell d04ann02wn0b6.CEL
Outputting Cell d04xnb02nn0b4.CEL
Outputting Cell d04xob03ln0a5.CEL
Outputting Cell d04aon03wn0a5.CEL
Outputting Cell d04inn00yd0c7.CEL
Outputting Cell d04xnb02nn0b5.CEL
Outputting Cell d04xob02nn0a5.CEL
Outputting Cell d04non02nn0d0.CEL
Outputting Cell d04nan04yn0e0.CEL
Outputting Cell d04oan01yn0b5.CEL
Outputting Cell d04nan02yn0b5.CEL
Outputting Cell d04con03yn0c0.CEL
Outputting Cell d04con02yn0d0.CEL
Outputting Cell d04nan03yn0f0.CEL
Outputting Cell d04kok01wn0b0.CEL
Outputting Cell d04ann02yn0b5.CEL
Outputting Cell d04mkn22nn0b5.CEL
Outputting Cell d04ann03yn0a5.CEL
Outputting Cell d04aon01yn0b5.CEL
Outputting Cell d04gnc01lnz00.CEL
Outputting Cell d04non02yd0c0.CEL
Outputting Cell d04nak24yn0f0.CEL
Outputting Cell d04nob03yn0d0.CEL
Outputting Cell d04inn00wd0f7.CEL
Outputting Cell d04ann03yn0f0.CEL
Outputting Cell d04nan04wn0b5.CEL
Outputting Cell d04fky00yd0a5.CEL
Outputting Cell d04xob02nn0b5.CEL
Outputting Cell d04xob03nn0a5.CEL
Outputting Cell d04nob02yn0f0.CEL
Outputting Cell d04ann02yn0e3.CEL
Outputting Cell d04nan03yn0b5.CEL
Outputting Cell d04aon03yn0a5.CEL
Outputting Cell d04mbn22yn0a5.CEL
Outputting Cell d04con01yn0f0.CEL
Outputting Cell d04ann02yn0b6.CEL
Outputting Cell d04nan02yn0b6.CEL
Outputting Cell d04non02yd0d0.CEL
Outputting Cell d04fky00yd0g0.CEL
Outputting Cell d04inn00wn0d0.CEL
Outputting Cell d04ann03yn0b5.CEL
Outputting Cell d04con03yn0d0.CEL
Outputting Cell d04non02ln0b5.CEL
Outputting Cell d04non02nn0b3.CEL
Outputting Cell d04non02wd0f0.CEL
Outputting Cell d04non02nn0e0.CEL
Outputting Cell d04aon03yn0f0.CEL
Outputting Cell d04nan04yn0f0.CEL
Outputting Cell d04non02nn0f0.CEL
Outputting Cell d04con04yn0d0.CEL
Outputting Cell d04xob03nn0b5.CEL
Outputting Cell d04nan02yn0d5.CEL
Outputting Cell d04orn02nn0b0.CEL
Outputting Cell d04nob02yn0b5.CEL
Outputting Cell d04kok01yn0b0.CEL
Outputting Cell d04inn00yd0f7.CEL
Outputting Cell d04xnb02yd0h0.CEL
Outputting Cell d04nan04yn0b5.CEL
Outputting Cell d04fyj43yd0b0.CEL
Outputting Cell d04mkn22wd0c7.CEL
Outputting Cell d04aon03yn0b5.CEL
Outputting Cell d04inn00wn0b3.CEL
Outputting Cell d04xob02yd0h0.CEL
Outputting Cell d04non02yd0f0.CEL
Outputting Cell d04non02ln0b7.CEL
Outputting Cell d04fyj03yd0g0.CEL
Outputting Cell d04inn00wn0a5.CEL
Outputting Cell d04fyj43yd0c0.CEL
Outputting Cell d04nob03yn0b5.CEL
Outputting Cell d04non03nn0f0.CEL
Outputting Cell d04inn00yn0d0.CEL
Outputting Cell d04xnb02yd0i0.CEL
Outputting Cell d04mkn22yd0d5.CEL
Outputting Cell d04non02nn0b5.CEL
Outputting Cell d04xnk04ld0f5.CEL
Outputting Cell d04non02wd0c5.CEL
Outputting Cell d04orn02nn0c0.CEL
Outputting Cell d04non02ln0d5.CEL
Outputting Cell d04bar01nnz04.CEL
Outputting Cell d04bar00nnz32.CEL
Outputting Cell d04non03nn0b5.CEL
Outputting Cell d04inn00wn0b5.CEL
Outputting Cell d04con04yn0f0.CEL
Outputting Cell d04mkn22yd0c7.CEL
Outputting Cell d04non02yd0g0.CEL
Outputting Cell d04inn00yn0b3.CEL
Outputting Cell d04kok01yn0d0.CEL
Outputting Cell d04xnk04ln0b0.CEL
Outputting Cell d04non02nn0c5.CEL
Outputting Cell d04orn02ln0a5.CEL
Outputting Cell d04inn00yn0a5.CEL
Outputting Cell d04non02nn0d5.CEL
Outputting Cell d04non02nn0b7.CEL
Outputting Cell d04non04nn0b5.CEL
Outputting Cell d04xnk04ln0c0.CEL
Outputting Cell d04xnb03yd0c7.CEL
Outputting Cell d04xnb03yd0g3.CEL
Outputting Cell d04xob02yd0c7.CEL
Outputting Cell d04non02yd0c5.CEL
Outputting Cell d04non03yd0g0.CEL
Outputting Cell d04inn00wn0c5.CEL
Outputting Cell d04nan04yn0e5.CEL
Outputting Cell d04con04yn0b5.CEL
Outputting Cell d04xob03yd0c7.CEL
Outputting Cell d04xnk04ln0d0.CEL
Outputting Cell d04inn00yn0b5.CEL
Outputting Cell d04mkn22yn0b0.CEL
Outputting Cell d04xnb02yn0b0.CEL
Outputting Cell d04non02yd0i0.CEL
Outputting Cell d04kok01yn0f0.CEL
Outputting Cell d04inn00yd0q0.CEL
Outputting Cell d04xnk04nn0b0.CEL
Outputting Cell d04orn02nn0a5.CEL
Outputting Cell d04xnb02wn0d0.CEL
Outputting Cell d04qfd02nnz00.CEL
Warning: layerNumber 137 does not exist or is out of range. (MWLIBP-311)
Outputting Cell d04rrb22yn0b0.CEL
Outputting Cell d04bar01nnz16.CEL
Outputting Cell d04xnk04nn0c0.CEL
Outputting Cell d04fyj43yd0g0.CEL
Outputting Cell d04non02nn0f5.CEL
Outputting Cell d04orn02wd0c5.CEL
Outputting Cell d04inn00yn0c5.CEL
Outputting Cell d04xob02yn0b0.CEL
Outputting Cell d04non02yd0c7.CEL
Outputting Cell d04xnb02yn0c0.CEL
Outputting Cell d04xnb03yn0b0.CEL
Outputting Cell d04inn00yn0e3.CEL
Outputting Cell d04mkn22yn0c0.CEL
Outputting Cell d04xnk04ln0e0.CEL
Outputting Cell d04xob02wn0d0.CEL
Outputting Cell d04orn02yd0c3.CEL
Outputting Cell d04bar01nnz08.CEL
Outputting Cell d04xnk04nn0d0.CEL
Outputting Cell d04xnb02wn0a5.CEL
Outputting Cell d04rrb22wn0a5.CEL
Outputting Cell d04xnb02yn0d0.CEL
Outputting Cell d04non02yd0f5.CEL
Outputting Cell d04xob03yd0g5.CEL
Outputting Cell d04mkn22yn0d0.CEL
Outputting Cell d04xob03yn0b0.CEL
Outputting Cell d04xnk04ln0a5.CEL
Outputting Cell d04xob02yn0c0.CEL
Outputting Cell d04non02wd0h5.CEL
Outputting Cell d04mkn22wn0a5.CEL
Outputting Cell d04non02wn0c0.CEL
Outputting Cell d04inn00wn0f5.CEL
Outputting Cell d04non02wd0f7.CEL
Outputting Cell d04bar00nnz64.CEL
Outputting Cell d04xnb02wn0b5.CEL
Outputting Cell d04rrb22wn0b5.CEL
Outputting Cell d04xob02wn0a5.CEL
Outputting Cell d04xnb02yn0e0.CEL
Outputting Cell d04tap02ldz05.CEL
Outputting Cell d04bar01nnz64.CEL
Outputting Cell d04xnb03yn0d0.CEL
Outputting Cell d04xob02yn0d0.CEL
Outputting Cell d04orn02yd0c5.CEL
Outputting Cell d04xnb02yn0b3.CEL
Outputting Cell d04xob03yn0c0.CEL
Outputting Cell d04mkn22wn0b5.CEL
Outputting Cell d04xnk04ln0b5.CEL
Outputting Cell d04xnk04nn0e0.CEL
Outputting Cell d04dcp00wdz64.CEL
Outputting Cell d04xnb02yn0a5.CEL
Outputting Cell d04non02yd0h5.CEL
Outputting Cell d04xob03yn0d0.CEL
Outputting Cell d04non02yd0f7.CEL
Outputting Cell d04xob02yn0e0.CEL
Outputting Cell d04non02wn0b3.CEL
Outputting Cell d04non02yn0c0.CEL
Outputting Cell d04orn02yd0i0.CEL
Outputting Cell d04rrb22yn0a5.CEL
Outputting Cell d04mkn22yn0a5.CEL
Outputting Cell d04xnb02yn0b4.CEL
Outputting Cell d04xnb03yn0e0.CEL
Outputting Cell d04orn02yd0d5.CEL
Outputting Cell d04xnk04nn0a5.CEL
Outputting Cell d04xnb02yn0f0.CEL
Outputting Cell d04inn00wn0h5.CEL
Outputting Cell d04xob02yn0b3.CEL
Outputting Cell d04xnb02yn0b5.CEL
Outputting Cell d04xob02yn0a5.CEL
Outputting Cell d04xob03yn0e0.CEL
Outputting Cell d04xnb02yn0g0.CEL
Outputting Cell d04ltn80yd0e0.CEL
Outputting Cell d04non02yn0d0.CEL
Outputting Cell d04orn02wn0b0.CEL
Outputting Cell d04mkn22yn0b5.CEL
Outputting Cell d04inn00yd0o7.CEL
Outputting Cell d04xob02yn0b4.CEL
Outputting Cell d04xnk04nn0b5.CEL
Outputting Cell d04xob02yn0f0.CEL
Outputting Cell d04xob02yn0b5.CEL
Outputting Cell d04xob03yn0a5.CEL
Outputting Cell d04non02yn0e0.CEL
Outputting Cell d04ltn80yd0a5.CEL
Outputting Cell d04xnb03yn0b5.CEL
Outputting Cell d04xok04nn0b5.CEL
Outputting Cell d04xob02yn0g0.CEL
Outputting Cell d04non02yn0b3.CEL
Outputting Cell d04non02wn0b5.CEL
Outputting Cell d04non04yn0c0.CEL
Outputting Cell d04inn00yn0h5.CEL
Outputting Cell d04xob03yn0b5.CEL
Outputting Cell d04orn02yn0b0.CEL
Outputting Cell d04xob03yn0g0.CEL
Outputting Cell d04non02yn0f0.CEL
Outputting Cell d04xnb02yn0b7.CEL
Outputting Cell d04ltn80yd0g0.CEL
Outputting Cell d04inn00yn0i5.CEL
Outputting Cell d04dcp00wnz04.CEL
Outputting Cell d04non02wn0b7.CEL
Outputting Cell d04orn02yd0f7.CEL
Outputting Cell d04orn02yn0c0.CEL
Outputting Cell d04non02yn0b5.CEL
Outputting Cell d04orn04wn0c0.CEL
Outputting Cell d04xob02yn0b7.CEL
Outputting Cell d04xnk04yd0e5.CEL
Outputting Cell d04non02yn0c5.CEL
Outputting Cell d04orn02yn0d0.CEL
Outputting Cell d04orn02wn0a5.CEL
Outputting Cell d04non02yn0b7.CEL
Outputting Cell d04orn02wn0b5.CEL
Outputting Cell d04non02yn0d5.CEL
Outputting Cell d04xnk04yd0f5.CEL
Outputting Cell d04orn04yn0c0.CEL
Outputting Cell d04spc00nnz01.CEL
Outputting Cell fdk73d84_asic_halo_hhb.CEL
Outputting Cell d04xnk04yn0b0.CEL
Outputting Cell d04non02yn0e5.CEL
Outputting Cell d04orn02yn0a5.CEL
Outputting Cell d04orn02yn0f0.CEL
Outputting Cell d04spc00nnz02.CEL
Outputting Cell d04dcp00wnz08.CEL
Outputting Cell d04xnk04yn0c0.CEL
Outputting Cell d04non02yn0f5.CEL
Outputting Cell fdk73d84_asic_halo_hib.CEL
Outputting Cell fdk73d84_asic_halo_hhc.CEL
Outputting Cell d04orn02yn0b5.CEL
Outputting Cell d04spc00nnz03.CEL
Outputting Cell d04xnk04yn0d0.CEL
Outputting Cell fdk73d84_asic_halo_hic.CEL
Outputting Cell d04xok04yn0c0.CEL
Outputting Cell d04xnk04yn0e0.CEL
Outputting Cell d04xnk04wn0b5.CEL
Outputting Cell d04xnk04yn0a5.CEL
Outputting Cell d04xnk04yn0f0.CEL
Outputting Cell d04xnk04yn0b5.CEL
Outputting Cell d04tih00wnz00.CEL
Outputting Cell d04bfn00lduk0.CEL
Outputting Cell d04bfn00nduk0.CEL
Outputting Cell fdk73d84_asic_halo_hvn.CEL
Outputting Cell d04bfn00lnuc0.CEL
Outputting Cell d04bfn00nnuc0.CEL
Outputting Cell d04bfn00nduo0.CEL
Outputting Cell d04bfn00nnub4.CEL
Outputting Cell d04bfn00nnub5.CEL
Outputting Cell d04bfn00lnud5.CEL
Outputting Cell d04bfn00wduh0.CEL
Outputting Cell d04bfn00nnue3.CEL
Outputting Cell d04bfn00nnud5.CEL
Outputting Cell d04bfn00yduh0.CEL
Outputting Cell d04bfn00wduk0.CEL
Outputting Cell d04bfn00yduk0.CEL
Outputting Cell d04inn00ldui0.CEL
Outputting Cell d04nan03nnuc0.CEL
Outputting Cell d04inn00ndui0.CEL
Outputting Cell d04bfn00ynuc0.CEL
Outputting Cell d04bfn00wnub4.CEL
Outputting Cell d04bfn00wnub5.CEL
Outputting Cell d04bfn00yduo0.CEL
Outputting Cell d04bfn00ynub3.CEL
Outputting Cell d04inn00lnud0.CEL
Outputting Cell d04bfn00wnue3.CEL
Outputting Cell d04bfn00ynub4.CEL
Outputting Cell d04bfn00ynub5.CEL
Outputting Cell d04bfn00wnud5.CEL
Outputting Cell d04inn00nnud0.CEL
Outputting Cell d04bfn00ynue3.CEL
Outputting Cell d04bfn00ynud5.CEL
Outputting Cell d04inn00nduq0.CEL
Outputting Cell d04inn00nnuc5.CEL
Outputting Cell d04inn00nnue3.CEL
Outputting Cell d04inn00wdui0.CEL
Outputting Cell d04nan03ynuc0.CEL
Outputting Cell d04inn00lnuf5.CEL
Outputting Cell d04inn00ydui0.CEL
Outputting Cell d04inn00nnuf5.CEL
Outputting Cell d04inn00nduo7.CEL
Outputting Cell d04inn00nnuh5.CEL
Outputting Cell d04inn00wnud0.CEL
Outputting Cell d04inn00wnub3.CEL
Outputting Cell d04inn00ynud0.CEL
Outputting Cell d04inn00wduq0.CEL
Outputting Cell d04inn00ynub3.CEL
Outputting Cell d04inn00wnuc5.CEL
Outputting Cell d04inn00wnue3.CEL
Outputting Cell d04inn00yduq0.CEL
Outputting Cell d04inn00ynuc5.CEL
Outputting Cell d04inn00ynue3.CEL
Outputting Cell d04inn00ynuf5.CEL
Outputting Cell d04inn00yduo7.CEL
Outputting Cell d04inn00ynuh5.CEL
Outputting Cell d04inn00ynui5.CEL
====> TOTAL CELLS OUTPUT: 839 <====
write_gds completed successfully!
Warning: No voltage_area objects matched '*' (SEL-004)
#WARNING-MSG==>  ::pwr::create_stdcell_powerhookup powerhookup_empty_area option is ignored since it is not valid for this process
::dtDfm::powerhookup -powerhookup_grid_count 4 -powerhookup_cells_area true -powerhookup_all_segments false -write_def_file_prefix /nfs/ch/disks/icf_fdk_regression001/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/runs/d04/fdkex_SCAN/apr/powerhookup/fdkex_powerhookup -power_name vcc -ground_name vss -ground_rail_y_start 0.798 -powerhookup_avoid_drv false -power_voltage_areas pwr_va_area -ground_voltage_areas gnd_va_area -dsn_core_areas core_area -dh_bonus_cells_list {c04bfy??????? d04bfy???????} -hookup_cell_names_list {*c04?????[^grx]???? *d04?????[^grx]????} -hookup_cell_names_list_xn *d04?????x????
/p/fdk/fdk73/builds/pdk733_r1.7/fill/icv/flexfill/templates/fillflow.pl fdkex                                 powerhookup72                                 /tmp/spalutla_fdkex_51074/spalutla.fdkex.51074.iss/input                                 /tmp/spalutla_fdkex_51074/spalutla.fdkex.51074.iss/spalutla.fdkex.powerhookup72.iss                                 /tmp/spalutla_fdkex_51074/spalutla.fdkex.51074.iss/spalutla.fdkex.powerhookup72.iss                                 /p/fdk/fdk73/builds/pdk733_r1.7/fill/icv                                 /p/fdk/fdk73/builds/pdk733_r1.7/fill/icv/PXL                                 "-norscache -D DR_DFM_PROCESS=1273"                                 false                                 false                                 local                                 "null"                                                                  SLES10_EM64T_16G                                 null >& /tmp/spalutla_fdkex_51074/spalutla.fdkex.51074.iss/spalutla.fdkex.powerhookup72.iss/spalutla.fdkex.powerhookup72.log  &
::dtDfm::fill_metal_icv_end
mfill succeded for via1
saving /tmp/spalutla_fdkex_51074/spalutla.fdkex.51074.iss
#INFO-MSG==>  Loading power hookup def file  /nfs/ch/disks/icf_fdk_regression001/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/runs/d04/fdkex_SCAN/apr/powerhookup/fdkex_powerhookup.def
Information: The preferred wire track direction hasn't been set in main library, set it according to the wire direction of the "unitTile" in main library or reference library. (DDEFR-054)
Reading Def file '/nfs/ch/disks/icf_fdk_regression001/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/runs/d04/fdkex_SCAN/apr/powerhookup/fdkex_powerhookup.def'. 
Warning: NAMECASESENSITIVITY always assumed to be ON. (DDEFR-005)
Information: Parsing VIAS section (DDEFR-038)
Information: Completed VIAS section (DDEFR-040)
Information: Parsing SPECIALNETS section (DDEFR-038)
Information: Completed SPECIALNETS section (DDEFR-040)
GRC reference (-399,-399), dimensions (399, 399)

Summary:
No. of Rows annotated/total number              : 0/0
No. of Tracks annotated/total number            : 0/0
No. of Gcell grids annotated/total number       : 0/0
No. of Vias annotated/total number              : 4/4
No. of Nondefault rules annotated/total number  : 0/0
No. of Components annotated/total number        : 0/0
No. of Pins annotated/total number              : 0/0
No. of Nets annotated/total number              : 0/0
No. of Special Nets annotated/total number      : 2/2
No. of Groups annotated/total number            : 0/0
No. of Regions annotated/total number           : 0/0
No. of Blockages annotated/total number         : 0/0
No. of Slots annotated/total number             : 0/0
No. of Fills annotated/total number             : 0/0
No. of Scanchains annotated/total number        : 0/0
Total of physical objects & wiring : 800490
#INFO-MSG==>  
#INFO-MSG==>   Stdcell Power Hookup SUMMARY <vcc>  - Added 364157 Vias / 22392 Shapes (0 gcn shapes, 6322 tcn shapes, 121351 vcn vias, 16070 m0 shapes, 121403 v0 vias, 0 m1 shapes, 121403 v1 vias)
#INFO-MSG==>   Stdcell Power Hookup SUMMARY <vss>  - Added 411954 Vias / 1983 Shapes (1490 gcn shapes, 0 tcn shapes, 129334 vcn vias, 493 m0 shapes, 141310 v0 vias, 0 m1 shapes, 141310 v1 vias)
#INFO-MSG==>  
#INFO-MSG==>  
#INFO-MSG==>  Completed stdcell power hookup at Tue Mar 31 05:48:37 MST 2015. Added 776111 total powerhookup vias and 24375 powerhookup net_shapes in 00:04:11
#INFO-MSG==>  
==>INFORMATION: P_source_if_exists: add_pg_hookup.tcl : END Tue Mar 31 05:48:38 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:04:12 hrs : CPU RUNTIME in (hh:mm:ss) : 00:02:59 hrs : MEMORY : 4540560 KB
#INFO-MSG==>  Time to run substep add_pg_hookup in (hh:mm:ss) : 00:04:12 hrs
#INFO-MSG==>  Executing substep incr_detailroute
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/incr_detailroute.tcl : START Tue Mar 31 05:48:38 MST 2015
#INFO-MSG==>  Running detail route and final DRC clean up
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc_tapcore2h. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc_tapcore2h. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc_tapcore2h. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc_tapcore2h. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/ln/d04_ln. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/nn/d04_nn. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/wn/d04_wn. (PSYN-878)
Information: linking reference library : /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/yn/d04_yn. (PSYN-878)
Information: linking reference library : /nfs/ch/disks/ch_ciaf_disk032/fdk73/shelf/repo/halo/dot3/fram/1.6/7/intel73halo_d04. (PSYN-878)
Warning: The 'vcc' cell in the 'd04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vcc' cell in the 'd04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vss' cell in the 'd04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vss' cell in the 'd04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vcc' cell in the 'd04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vcc' cell in the 'd04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vss' cell in the 'd04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vss' cell in the 'd04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vcc' cell in the 'd04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vcc' cell in the 'd04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vss' cell in the 'd04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vss' cell in the 'd04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vcc' cell in the 'd04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vcc' cell in the 'd04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'vss' cell in the 'd04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'vss' cell in the 'd04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Information: Loading local_link_library attribute {d04_ln_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb, d04_wn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb, d04_nn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb, d04_yn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb, d04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb, d04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb, d04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb, d04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb}. (MWDC-290)

  Linking design 'fdkex'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (5 designs)               fdkex.CEL, etc
  d04_ln_p1273_3x1r6u1_psss_0.75v_-10c_ccst (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/ln/d04_ln_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb
  d04_wn_p1273_3x1r6u1_psss_0.75v_-10c_ccst (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/wn/d04_wn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb
  d04_nn_p1273_3x1r6u1_psss_0.75v_-10c_ccst (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/nn/d04_nn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb
  d04_yn_p1273_3x1r6u1_psss_0.75v_-10c_ccst (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/yn/d04_yn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb
  d04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/ln/d04_ln_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb
  d04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/nn/d04_nn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb
  d04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/wn/d04_wn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb
  d04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm (library)
                              /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/yn/d04_yn_misc_p1273_3x1r6u1_psss_0.75v_-10c_nldm.ldb
  dw_foundation.sldb (library)
                              /p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

Warning: Limited std master d04bar00nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar00nnz32: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar01nnz16: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar01nnz08: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar01nnz04: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01lnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01nnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01wnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01ynz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fdkex'




Information: The design has 2482 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ps' 
Information: Design Library and main library timing units are matched - 0.001 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer gcn. (RCEX-018)
Information: Layer m0 is ignored for resistance and capacitance computation. (RCEX-019)
Warning: Inconsistent library data found for layer m6. (RCEX-018)
Warning: Inconsistent library data found for layer m8. (RCEX-018)
Information: Layer m9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer tm1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer c4 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 4 threads (RCEX-208)
Warning: Net 'net31654' is exceeding threshold (over 1000 pins) and will be skipped. (RCEX-020)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-10/-10. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.26V) above low
                                   0.35 (0.26V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Warning: Design 'fdkex' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.26V) above low
                                   0.35 (0.26V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Warning: Design 'fdkex' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Total 59535 nets in the design, 59156 nets have timing window. (TIM-180)
CRPR with SI and timing window on (iteration 1)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Automatic time-borrowing...
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fdkex
Version: J-2014.09-SP1
Date   : Tue Mar 31 05:51:54 2015
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow_1.00   Library: d04_ln_p1273_3x1r6u1_psss_0.75v_-10c_ccst
        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/-10/-10

Information: Percent of Arnoldi-based delays = 48.16%

Information: Percent of CCS-based delays = 48.16%

  Startpoint: scan_enable
              (input port clocked by clk)
  Endpoint: flag_ded_alu
            (output port clocked by clk)
  Path Group: COMB
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)            346.03     346.03
  input external delay                   333.33     679.37 r
  scan_enable (in)                        18.03     697.40 r
  post_place107/o1 (d04inn00yn0b5)        17.74 &   715.14 f
  post_place318/o1 (d04inn00ynuf5)        14.81 c   729.95 r
  post_place162/o (d04bfn00yduk0)         23.13 c   753.08 r
  U20652/o1 (d04nan02yd0f0)               16.94 c   770.02 f
  post_place532/o1 (d04nan02yd0i0)        16.83 c   786.86 r
  flag_ded_alu (out)                       4.77 c   791.63 r
  data arrival time                                 791.63

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)            346.03     846.03
  clock reconvergence pessimism            0.00     846.03
  clock uncertainty                      -50.00     796.03
  output external delay                 -333.33     462.70
  data required time                                462.70
  -----------------------------------------------------------
  data required time                                462.70
  data arrival time                                -791.63
  -----------------------------------------------------------
  slack (VIOLATED)                                 -328.93


  Startpoint: test_tm (input port clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_27__latch
            (gating element for clock clk)
  Path Group: INPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                           346.03     346.03
  input external delay                                  333.33     679.37 f
  test_tm (in)                                            8.08     687.45 f
  place1/o (d04bfn00ynud5)                               20.46 c   707.90 f
  post_place170/o (d04bfn00yduk0)                        36.73 c   744.63 f
  place4/o (d04bfn00yduk0)                               76.43 c   821.06 f
  fifo0/IN49 (fifo_width_data72_1)                        0.00     821.06 f
  fifo0/post_place207/o1 (d04inn00ynuh5)                 10.46 c   831.52 r
  fifo0/post_place208/o1 (d04inn00yduq0)                  7.03 c   838.54 f
  fifo0/place2/o (d04bfn00yduk0)                         61.81 c   900.35 f
  fifo0/place579/o (d04bfn00yduo0)                       32.47 c   932.82 f
  fifo0/clk_gate_data_mem_reg_27__latch/te (d04cgc01nd0g0)
                                                         27.42 c   960.24 f
  data arrival time                                                960.24

  clock clk (rise edge)                                 500.00     500.00
  clock network delay (propagated)                      230.31     730.31
  clock reconvergence pessimism                           0.00     730.31
  clock uncertainty                                     -50.00     680.31
  fifo0/clk_gate_data_mem_reg_27__latch/clk (d04cgc01nd0g0)
                                                          0.00     680.31 r
  clock gating setup time                               -63.91     616.40
  data required time                                               616.40
  --------------------------------------------------------------------------
  data required time                                               616.40
  data arrival time                                               -960.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -343.83


  Startpoint: LOCKUP1 (negative level-sensitive latch clocked by clk)
  Endpoint: test_so14 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  250.00     250.00
  clock network delay (propagated)       337.87     587.87
  LOCKUP1/clkb (d04ltn80ld0c0)             0.00     587.87 f
  LOCKUP1/o (d04ltn80ld0c0)               94.58     682.45 r
  route3/o (d04bfn00ynue3)                28.19 c   710.64 r
  test_so14 (out)                          5.23 c   715.87 r
  data arrival time                                 715.87

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)            346.03     846.03
  clock reconvergence pessimism            0.00     846.03
  clock uncertainty                      -50.00     796.03
  output external delay                 -333.33     462.70
  data required time                                462.70
  -----------------------------------------------------------
  data required time                                462.70
  data arrival time                                -715.87
  -----------------------------------------------------------
  slack (VIOLATED)                                 -253.17


  Startpoint: fifo2/data_rd_reg_128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_data_tmp_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REG2REG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                      377.32     377.32
  fifo2/data_rd_reg_128_/clk (d04fyj03yd0c0)              0.00     377.32 r
  fifo2/data_rd_reg_128_/o (d04fyj03yd0c0)               50.89 c   428.22 r
  fifo2/data_rd[128] (fifo_width_data137)                 0.00     428.22 r
  check_ecc_alu0/data_ecc[128] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)
                                                          0.00     428.22 r
  check_ecc_alu0/U746/out (d04xnb02yn0g0)                34.99 c   463.21 f
  check_ecc_alu0/post_place12/o (d04bfn00ynud5)          29.27 c   492.48 f
  check_ecc_alu0/post_place11/out (d04xob02yn0g0)        48.14 c   540.62 r
  check_ecc_alu0/U2671/o1 (d04nan02yd0g0)                20.33 c   560.95 f
  check_ecc_alu0/place327/o1 (d04inn00ynuf5)             11.66 c   572.61 r
  check_ecc_alu0/place326/o1 (d04nan03yd0f5)             19.08 c   591.69 f
  check_ecc_alu0/post_place38/o1 (d04inn00ynuf5)         26.76 c   618.46 r
  check_ecc_alu0/U840/o1 (d04can03yn0b5)                 21.46 c   639.92 f
  check_ecc_alu0/U843/o1 (d04nan02yn0c0)                 14.78 &   654.70 r
  check_ecc_alu0/post_place148/o1 (d04inn00yn0b5)         7.70 &   662.40 f
  check_ecc_alu0/post_place147/o1 (d04nan02yn0c0)        12.97 &   675.37 r
  check_ecc_alu0/place260/o1 (d04non02yn0e5)             10.74 c   686.11 f
  check_ecc_alu0/place259/o (d04orn02yd0i0)              26.72 c   712.83 f
  check_ecc_alu0/place522/o1 (d04nan03yd0e0)             14.18 c   727.01 r
  check_ecc_alu0/post_place59/o1 (d04inn00ynuf5)          9.31 c   736.32 f
  check_ecc_alu0/post_place60/o (d04ann02yn0e3)          25.87 c   762.19 f
  check_ecc_alu0/place508/o1 (d04inn00yd0f7)             15.61 c   777.80 r
  check_ecc_alu0/place352/o (d04orn02yn0b0)              25.55 c   803.35 r
  check_ecc_alu0/place354/o1 (d04nan02yn0c0)             11.63 &   814.98 f
  check_ecc_alu0/secded_alu0_data_tmp_reg_93_/d (d04fyj03yd0b0)
                                                          0.72 &   815.70 f
  data arrival time                                                815.70

  clock clk (rise edge)                                 500.00     500.00
  clock network delay (propagated)                      336.45     836.45
  clock reconvergence pessimism                           0.00     836.45
  clock uncertainty                                     -50.00     786.45
  check_ecc_alu0/secded_alu0_data_tmp_reg_93_/clk (d04fyj03yd0b0)
                                                          0.00     786.45 r
  library setup time                                    -45.53     740.91
  data required time                                               740.91
  --------------------------------------------------------------------------
  data required time                                               740.91
  data arrival time                                               -815.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -74.79


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_30__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                      332.29     332.29
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                0.00     332.29 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                 78.20     410.50 r
  fifo2/place743/o1 (d04inn00ynub3)                      34.49 &   444.99 f
  fifo2/U1903/o (d04orn02ln0a5)                          68.21 &   513.20 f
  fifo2/U1904/o1 (d04non02yn0d0)                         34.11 c   547.30 r
  fifo2/U530/o1 (d04inn00wn0a5)                          45.59 c   592.89 f
  fifo2/U764/o (d04orn02yd0f7)                           38.79 c   631.69 f
  fifo2/place893/o1 (d04inn00yduq0)                      10.60 c   642.29 r
  fifo2/clk_gate_data_mem_reg_30__7_latch/en (d04cgc01nd0h0)
                                                         39.04 c   681.33 r
  data arrival time                                                681.33

  clock clk (rise edge)                                 500.00     500.00
  clock network delay (propagated)                      288.75     788.75
  clock reconvergence pessimism                           0.00     788.75
  clock uncertainty                                     -50.00     738.75
  fifo2/clk_gate_data_mem_reg_30__7_latch/clk (d04cgc01nd0h0)
                                                          0.00     738.75 r
  clock gating setup time                               -53.14     685.60
  data required time                                               685.60
  --------------------------------------------------------------------------
  data required time                                               685.60
  data arrival time                                               -681.33
  --------------------------------------------------------------------------
  slack (MET)                                                        4.28


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Found antenna rule mode 1, diode mode 15:
        metal ratio 1400, cut ratio 0,metal gate diffusion length based ratio -1 cut gate length based ratio -1 metal pratio 0, cut pratio 475, metal gate diffusion length based pratio -1, cut gate diffusion length based pratio -1  metal nratio 0, cut nratio 475, metal nratio 35, cut nratio -1
        layer m0: max ratio 1400 max pratio 850 max nratio 2850 layer m0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m1: max ratio 1400 max pratio 850 max nratio 2850 layer m1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m2: max ratio 1400 max pratio 850 max nratio 2850 layer m2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m3: max ratio 1400 max pratio 850 max nratio 2850 layer m3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m4: max ratio 1400 max pratio 850 max nratio 2850 layer m4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m5: max ratio 1400 max pratio 850 max nratio 2850 layer m5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m6: max ratio 1400 max pratio 850 max nratio 2850 layer m6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m7: max ratio 1400 max pratio 850 max nratio 2850 layer m7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m8: max ratio 1400 max pratio 850 max nratio 2850 layer m8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m9: max ratio 560 max pratio 850 max nratio 2850  layer m9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer tm1: max ratio 560 max pratio 850 max nratio 2850 layer tm1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer c4: max ratio 560 max pratio 850 max nratio 2850  layer c4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer v0: max ratio 0 max pratio 45 max nratio 45       layer v0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v1: max ratio 0 max pratio 180 max nratio 180     layer v1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v2: max ratio 0 max pratio 180 max nratio 180     layer v2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v3: max ratio 0 max pratio 180 max nratio 180     layer v3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v4: max ratio 0 max pratio 210 max nratio 210     layer v4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v5: max ratio 0 max pratio 275 max nratio 275     layer v5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v6: max ratio 0 max pratio 275 max nratio 275     layer v6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v7: max ratio 0 max pratio 475 max nratio 475     layer v7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v8: max ratio 0 max pratio 475 max nratio 475     layer v8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v9: max ratio 0 max pratio 35 max nratio 35       layer v9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer tv1: max ratio 0 max pratio 35 max nratio 35      layer tv1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
Cell Min-Routing-Layer = m0
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
track auto-fill added 2 tracks on m0
track auto-fill added 1 tracks on m1
track auto-fill added 0 tracks on m2
track auto-fill added 0 tracks on m3
track auto-fill added 0 tracks on m4
track auto-fill added 0 tracks on m5
track auto-fill added 1 tracks on m6
track auto-fill added 1 tracks on m7
track auto-fill added 203 tracks on m8
track auto-fill added 2 tracks on m9
track auto-fill added 2 tracks on tm1
track auto-fill added 2 tracks on c4
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer tv1:
  TV1A
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Note - message 'ZRT-032' limit (10) exceeded.  Remainder will be suppressed.
Total number of nets = 59427, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
soft rule shld_1 is redundant
soft rule shld_3 is redundant
[DBIn Done] Elapsed real time: 0:00:21 
[DBIn Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:10 total=0:00:12
[DBIn Done] Stage (MB): Used  265  Alloctr  269  Proc    1 
[DBIn Done] Total (MB): Used  315  Alloctr  325  Proc 5230 
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.001000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        true                
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {{d04gnc01lnz00} }  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        true                
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {}                  
-save_cell_prefix                                       :        DR                  
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               


Begin full DRC check ...

Information: Using 4 threads for routing. (ZRT-444)
Checked 1/361 Partitions, Violations =  52
Checked 15/361 Partitions, Violations = 297
Checked 29/361 Partitions, Violations = 784
Checked 42/361 Partitions, Violations = 2107
Checked 56/361 Partitions, Violations = 2680
Checked 70/361 Partitions, Violations = 3280
Checked 90/361 Partitions, Violations = 4636
Checked 98/361 Partitions, Violations = 5758
Checked 112/361 Partitions, Violations =        6418
Checked 127/361 Partitions, Violations =        7549
Checked 140/361 Partitions, Violations =        9167
Checked 154/361 Partitions, Violations =        9792
Checked 168/361 Partitions, Violations =        10884
Checked 182/361 Partitions, Violations =        12308
Checked 196/361 Partitions, Violations =        13121
Checked 210/361 Partitions, Violations =        13978
Checked 224/361 Partitions, Violations =        14952
Checked 240/361 Partitions, Violations =        16422
Checked 252/361 Partitions, Violations =        17579
Checked 266/361 Partitions, Violations =        18344
Checked 284/361 Partitions, Violations =        19248
Checked 302/361 Partitions, Violations =        19925
Checked 316/361 Partitions, Violations =        20046
Checked 322/361 Partitions, Violations =        20122
Checked 342/361 Partitions, Violations =        20259
Checked 352/361 Partitions, Violations =        20443
[DRC CHECK] Elapsed real time: 0:00:24 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:57 total=0:00:57
[DRC CHECK] Stage (MB): Used    2  Alloctr    3  Proc    0 
[DRC CHECK] Total (MB): Used  349  Alloctr  357  Proc 5230 
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.001000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        true                
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {{d04gnc01lnz00} }  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        true                
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {}                  
-save_cell_prefix                                       :        DR                  
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               

[Dr init] Elapsed real time: 0:00:48 
[Dr init] Elapsed cpu  time: sys=0:00:01 usr=0:01:09 total=0:01:11
[Dr init] Stage (MB): Used  308  Alloctr  310  Proc    1 
[Dr init] Total (MB): Used  357  Alloctr  365  Proc 5230 
Warning: Limited std master d04bar00nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar00nnz32: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar01nnz16: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar01nnz08: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bar01nnz04: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01lnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01nnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01wnz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bgn01ynz00: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
Warning: MV-aware diode insertion is not enabled because vdd or vss type diodes are not defined. (MV-546a)
[INIT LEGALITY CHECKER] Elapsed real time: 0:00:24 
[INIT LEGALITY CHECKER] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[INIT LEGALITY CHECKER] Stage (MB): Used    0  Alloctr    0  Proc    0 
[INIT LEGALITY CHECKER] Total (MB): Used  359  Alloctr  367  Proc 5230 
Antenna diodes, if needed, will be: 
        d04gnc01lnz00 
Total number of nets = 59427, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 4 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 14

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 15
      Metal lay (m0)0; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v0)1; maxRatio 2147483647.000 maxPRatio 45.000 maxNRatio 45.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m1)1; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v1)2; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m2)2; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v2)3; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m3)3; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v3)4; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m4)4; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v4)5; maxRatio 2147483647.000 maxPRatio 210.000 maxNRatio 210.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m5)5; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v5)6; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m6)6; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v6)7; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m7)7; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v7)8; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m8)8; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v8)9; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m9)9; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v9)10; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (tm1)10; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (tv1)11; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (c4)11; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 14: non-uniform partition
Routed  1/3834 Partitions, Violations = 20710
Routed  19/3834 Partitions, Violations =        20400
Routed  38/3834 Partitions, Violations =        20009
Routed  57/3834 Partitions, Violations =        19679
Routed  76/3834 Partitions, Violations =        19319
Routed  95/3834 Partitions, Violations =        19021
Routed  114/3834 Partitions, Violations =       18704
Routed  133/3834 Partitions, Violations =       18316
Routed  152/3834 Partitions, Violations =       18100
Routed  171/3834 Partitions, Violations =       17780
Routed  190/3834 Partitions, Violations =       17506
Routed  209/3834 Partitions, Violations =       17194
Routed  228/3834 Partitions, Violations =       16981
Routed  247/3834 Partitions, Violations =       16785
Routed  266/3834 Partitions, Violations =       16496
Routed  285/3834 Partitions, Violations =       16196
Routed  304/3834 Partitions, Violations =       15953
Routed  323/3834 Partitions, Violations =       15735
Routed  342/3834 Partitions, Violations =       15482
Routed  361/3834 Partitions, Violations =       15273
Routed  380/3834 Partitions, Violations =       15105
Routed  399/3834 Partitions, Violations =       14921
Routed  418/3834 Partitions, Violations =       14697
Routed  437/3834 Partitions, Violations =       14471
Routed  456/3834 Partitions, Violations =       14306
Routed  475/3834 Partitions, Violations =       14095
Routed  494/3834 Partitions, Violations =       13931
Routed  513/3834 Partitions, Violations =       13716
Routed  532/3834 Partitions, Violations =       13493
Routed  551/3834 Partitions, Violations =       13257
Routed  570/3834 Partitions, Violations =       13101
Routed  589/3834 Partitions, Violations =       12943
Routed  608/3834 Partitions, Violations =       12784
Routed  627/3834 Partitions, Violations =       12579
Routed  646/3834 Partitions, Violations =       12377
Routed  665/3834 Partitions, Violations =       12142
Routed  684/3834 Partitions, Violations =       11966
Routed  703/3834 Partitions, Violations =       11824
Routed  722/3834 Partitions, Violations =       11669
Routed  741/3834 Partitions, Violations =       11528
Routed  760/3834 Partitions, Violations =       11379
Routed  779/3834 Partitions, Violations =       11229
Routed  798/3834 Partitions, Violations =       11070
Routed  817/3834 Partitions, Violations =       10883
Routed  836/3834 Partitions, Violations =       10771
Routed  855/3834 Partitions, Violations =       10622
Routed  874/3834 Partitions, Violations =       10450
Routed  893/3834 Partitions, Violations =       10299
Routed  912/3834 Partitions, Violations =       10131
Routed  931/3834 Partitions, Violations =       9993
Routed  950/3834 Partitions, Violations =       9788
Routed  969/3834 Partitions, Violations =       9649
Routed  988/3834 Partitions, Violations =       9492
Routed  1007/3834 Partitions, Violations =      9308
Routed  1026/3834 Partitions, Violations =      9160
Routed  1045/3834 Partitions, Violations =      9006
Routed  1064/3834 Partitions, Violations =      8820
Routed  1083/3834 Partitions, Violations =      8650
Routed  1102/3834 Partitions, Violations =      8511
Routed  1121/3834 Partitions, Violations =      8393
Routed  1140/3834 Partitions, Violations =      8227
Routed  1159/3834 Partitions, Violations =      8117
Routed  1178/3834 Partitions, Violations =      7984
Routed  1197/3834 Partitions, Violations =      7847
Routed  1216/3834 Partitions, Violations =      7727
Routed  1235/3834 Partitions, Violations =      7591
Routed  1254/3834 Partitions, Violations =      7435
Routed  1273/3834 Partitions, Violations =      7298
Routed  1292/3834 Partitions, Violations =      7176
Routed  1311/3834 Partitions, Violations =      7061
Routed  1330/3834 Partitions, Violations =      6955
Routed  1349/3834 Partitions, Violations =      6815
Routed  1368/3834 Partitions, Violations =      6683
Routed  1387/3834 Partitions, Violations =      6575
Routed  1406/3834 Partitions, Violations =      6457
Routed  1425/3834 Partitions, Violations =      6338
Routed  1444/3834 Partitions, Violations =      6210
Routed  1463/3834 Partitions, Violations =      6119
Routed  1482/3834 Partitions, Violations =      5986
Routed  1501/3834 Partitions, Violations =      5874
Routed  1520/3834 Partitions, Violations =      5763
Routed  1539/3834 Partitions, Violations =      5671
Routed  1558/3834 Partitions, Violations =      5573
Routed  1577/3834 Partitions, Violations =      5463
Routed  1596/3834 Partitions, Violations =      5387
Routed  1615/3834 Partitions, Violations =      5307
Routed  1634/3834 Partitions, Violations =      5196
Routed  1653/3834 Partitions, Violations =      5102
Routed  1672/3834 Partitions, Violations =      4996
Routed  1691/3834 Partitions, Violations =      4919
Routed  1710/3834 Partitions, Violations =      4846
Routed  1729/3834 Partitions, Violations =      4742
Routed  1748/3834 Partitions, Violations =      4645
Routed  1767/3834 Partitions, Violations =      4560
Routed  1786/3834 Partitions, Violations =      4475
Routed  1805/3834 Partitions, Violations =      4381
Routed  1824/3834 Partitions, Violations =      4290
Routed  1843/3834 Partitions, Violations =      4207
Routed  1862/3834 Partitions, Violations =      4130
Routed  1881/3834 Partitions, Violations =      4080
Routed  1900/3834 Partitions, Violations =      4030
Routed  1919/3834 Partitions, Violations =      3981
Routed  1938/3834 Partitions, Violations =      3934
Routed  1957/3834 Partitions, Violations =      3880
Routed  1976/3834 Partitions, Violations =      3831
Routed  1995/3834 Partitions, Violations =      3780
Routed  2014/3834 Partitions, Violations =      3729
Routed  2033/3834 Partitions, Violations =      3683
Routed  2052/3834 Partitions, Violations =      3629
Routed  2071/3834 Partitions, Violations =      3573
Routed  2090/3834 Partitions, Violations =      3509
Routed  2109/3834 Partitions, Violations =      3465
Routed  2128/3834 Partitions, Violations =      3407
Routed  2147/3834 Partitions, Violations =      3348
Routed  2166/3834 Partitions, Violations =      3289
Routed  2185/3834 Partitions, Violations =      3241
Routed  2204/3834 Partitions, Violations =      3188
Routed  2223/3834 Partitions, Violations =      3133
Routed  2242/3834 Partitions, Violations =      3088
Routed  2261/3834 Partitions, Violations =      3027
Routed  2280/3834 Partitions, Violations =      2989
Routed  2299/3834 Partitions, Violations =      2937
Routed  2318/3834 Partitions, Violations =      2873
Routed  2337/3834 Partitions, Violations =      2828
Routed  2356/3834 Partitions, Violations =      2788
Routed  2375/3834 Partitions, Violations =      2742
Routed  2394/3834 Partitions, Violations =      2695
Routed  2413/3834 Partitions, Violations =      2643
Routed  2432/3834 Partitions, Violations =      2578
Routed  2451/3834 Partitions, Violations =      2525
Routed  2470/3834 Partitions, Violations =      2471
Routed  2489/3834 Partitions, Violations =      2405
Routed  2508/3834 Partitions, Violations =      2363
Routed  2527/3834 Partitions, Violations =      2313
Routed  2546/3834 Partitions, Violations =      2281
Routed  2565/3834 Partitions, Violations =      2238
Routed  2584/3834 Partitions, Violations =      2180
Routed  2603/3834 Partitions, Violations =      2144
Routed  2622/3834 Partitions, Violations =      2094
Routed  2641/3834 Partitions, Violations =      2044
Routed  2660/3834 Partitions, Violations =      1988
Routed  2679/3834 Partitions, Violations =      1950
Routed  2698/3834 Partitions, Violations =      1901
Routed  2717/3834 Partitions, Violations =      1841
Routed  2736/3834 Partitions, Violations =      1802
Routed  2755/3834 Partitions, Violations =      1757
Routed  2774/3834 Partitions, Violations =      1739
Routed  2793/3834 Partitions, Violations =      1717
Routed  2813/3834 Partitions, Violations =      1691
Routed  2831/3834 Partitions, Violations =      1670
Routed  2850/3834 Partitions, Violations =      1650
Routed  2869/3834 Partitions, Violations =      1629
Routed  2888/3834 Partitions, Violations =      1609
Routed  2907/3834 Partitions, Violations =      1589
Routed  2926/3834 Partitions, Violations =      1559
Routed  2945/3834 Partitions, Violations =      1535
Routed  2964/3834 Partitions, Violations =      1517
Routed  2983/3834 Partitions, Violations =      1496
Routed  3002/3834 Partitions, Violations =      1478
Routed  3021/3834 Partitions, Violations =      1453
Routed  3040/3834 Partitions, Violations =      1436
Routed  3059/3834 Partitions, Violations =      1419
Routed  3078/3834 Partitions, Violations =      1400
Routed  3097/3834 Partitions, Violations =      1381
Routed  3116/3834 Partitions, Violations =      1363
Routed  3135/3834 Partitions, Violations =      1352
Routed  3154/3834 Partitions, Violations =      1322
Routed  3173/3834 Partitions, Violations =      1301
Routed  3192/3834 Partitions, Violations =      1282
Routed  3211/3834 Partitions, Violations =      1260
Routed  3230/3834 Partitions, Violations =      1240
Routed  3249/3834 Partitions, Violations =      1223
Routed  3268/3834 Partitions, Violations =      1213
Routed  3287/3834 Partitions, Violations =      1197
Routed  3306/3834 Partitions, Violations =      1173
Routed  3325/3834 Partitions, Violations =      1153
Routed  3344/3834 Partitions, Violations =      1117
Routed  3363/3834 Partitions, Violations =      1097
Routed  3382/3834 Partitions, Violations =      1079
Routed  3401/3834 Partitions, Violations =      1057
Routed  3420/3834 Partitions, Violations =      1039
Routed  3439/3834 Partitions, Violations =      1010
Routed  3458/3834 Partitions, Violations =      984
Routed  3477/3834 Partitions, Violations =      960
Routed  3496/3834 Partitions, Violations =      934
Routed  3515/3834 Partitions, Violations =      912
Routed  3534/3834 Partitions, Violations =      898
Routed  3553/3834 Partitions, Violations =      878
Routed  3572/3834 Partitions, Violations =      861
Routed  3591/3834 Partitions, Violations =      839
Routed  3610/3834 Partitions, Violations =      823
Routed  3629/3834 Partitions, Violations =      802
Routed  3648/3834 Partitions, Violations =      778
Routed  3667/3834 Partitions, Violations =      753
Routed  3686/3834 Partitions, Violations =      733
Routed  3705/3834 Partitions, Violations =      703
Routed  3724/3834 Partitions, Violations =      680
Routed  3743/3834 Partitions, Violations =      658
Routed  3762/3834 Partitions, Violations =      639
Routed  3781/3834 Partitions, Violations =      613
Routed  3800/3834 Partitions, Violations =      597
Routed  3819/3834 Partitions, Violations =      577

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      559
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net spacing : 14
        Diff net via-cut spacing : 15
        Same net via-cut spacing : 5
        Less than minimum length : 11
        Less than minimum edge length : 5
        Needs fat contact : 6
        Enclosed via spacing : 46
        Short : 56
        Off-grid : 2
        Non-preferred direction route : 1
        Illegal width route : 5
        Illegal MSR : 1
        Illegal track route : 13
        Multiple pin connections : 120
        Internal-only types : 259

[Iter 14] Elapsed real time: 0:01:49 
[Iter 14] Elapsed cpu  time: sys=0:00:03 usr=0:03:09 total=0:03:12
[Iter 14] Stage (MB): Used  310  Alloctr  314  Proc   88 
[Iter 14] Total (MB): Used  359  Alloctr  369  Proc 5317 

End DR iteration 14 with 3834 parts

Start DR iteration 15: non-uniform partition
Routed  1/309 Partitions, Violations =  539
Routed  2/309 Partitions, Violations =  534
Routed  3/309 Partitions, Violations =  534
Routed  4/309 Partitions, Violations =  534
Routed  5/309 Partitions, Violations =  520
Routed  6/309 Partitions, Violations =  520
Routed  7/309 Partitions, Violations =  520
Routed  8/309 Partitions, Violations =  515
Routed  9/309 Partitions, Violations =  480
Routed  10/309 Partitions, Violations = 480
Routed  11/309 Partitions, Violations = 475
Routed  12/309 Partitions, Violations = 475
Routed  13/309 Partitions, Violations = 476
Routed  14/309 Partitions, Violations = 472
Routed  15/309 Partitions, Violations = 467
Routed  16/309 Partitions, Violations = 467
Routed  17/309 Partitions, Violations = 467
Routed  18/309 Partitions, Violations = 467
Routed  19/309 Partitions, Violations = 457
Routed  20/309 Partitions, Violations = 457
Routed  21/309 Partitions, Violations = 457
Routed  22/309 Partitions, Violations = 455
Routed  23/309 Partitions, Violations = 453
Routed  24/309 Partitions, Violations = 453
Routed  25/309 Partitions, Violations = 450
Routed  26/309 Partitions, Violations = 446
Routed  27/309 Partitions, Violations = 447
Routed  28/309 Partitions, Violations = 435
Routed  29/309 Partitions, Violations = 435
Routed  30/309 Partitions, Violations = 435
Routed  31/309 Partitions, Violations = 427
Routed  32/309 Partitions, Violations = 427
Routed  33/309 Partitions, Violations = 425
Routed  34/309 Partitions, Violations = 423
Routed  35/309 Partitions, Violations = 423
Routed  36/309 Partitions, Violations = 425
Routed  37/309 Partitions, Violations = 418
Routed  38/309 Partitions, Violations = 418
Routed  39/309 Partitions, Violations = 418
Routed  40/309 Partitions, Violations = 418
Routed  41/309 Partitions, Violations = 413
Routed  42/309 Partitions, Violations = 413
Routed  43/309 Partitions, Violations = 413
Routed  44/309 Partitions, Violations = 410
Routed  45/309 Partitions, Violations = 410
Routed  46/309 Partitions, Violations = 409
Routed  47/309 Partitions, Violations = 408
Routed  48/309 Partitions, Violations = 408
Routed  49/309 Partitions, Violations = 407
Routed  50/309 Partitions, Violations = 403
Routed  51/309 Partitions, Violations = 402
Routed  52/309 Partitions, Violations = 402
Routed  53/309 Partitions, Violations = 401
Routed  54/309 Partitions, Violations = 399
Routed  55/309 Partitions, Violations = 399
Routed  56/309 Partitions, Violations = 399
Routed  57/309 Partitions, Violations = 399
Routed  58/309 Partitions, Violations = 396
Routed  59/309 Partitions, Violations = 396
Routed  60/309 Partitions, Violations = 394
Routed  61/309 Partitions, Violations = 394
Routed  62/309 Partitions, Violations = 391
Routed  63/309 Partitions, Violations = 390
Routed  64/309 Partitions, Violations = 390
Routed  65/309 Partitions, Violations = 387
Routed  66/309 Partitions, Violations = 388
Routed  67/309 Partitions, Violations = 386
Routed  68/309 Partitions, Violations = 385
Routed  69/309 Partitions, Violations = 384
Routed  70/309 Partitions, Violations = 384
Routed  71/309 Partitions, Violations = 383
Routed  72/309 Partitions, Violations = 381
Routed  73/309 Partitions, Violations = 381
Routed  74/309 Partitions, Violations = 376
Routed  75/309 Partitions, Violations = 376
Routed  76/309 Partitions, Violations = 376
Routed  77/309 Partitions, Violations = 363
Routed  78/309 Partitions, Violations = 364
Routed  79/309 Partitions, Violations = 364
Routed  80/309 Partitions, Violations = 354
Routed  81/309 Partitions, Violations = 354
Routed  82/309 Partitions, Violations = 354
Routed  83/309 Partitions, Violations = 347
Routed  84/309 Partitions, Violations = 347
Routed  85/309 Partitions, Violations = 343
Routed  86/309 Partitions, Violations = 328
Routed  87/309 Partitions, Violations = 328
Routed  88/309 Partitions, Violations = 320
Routed  89/309 Partitions, Violations = 320
Routed  90/309 Partitions, Violations = 318
Routed  91/309 Partitions, Violations = 316
Routed  92/309 Partitions, Violations = 316
Routed  93/309 Partitions, Violations = 312
Routed  94/309 Partitions, Violations = 312
Routed  95/309 Partitions, Violations = 308
Routed  96/309 Partitions, Violations = 306
Routed  97/309 Partitions, Violations = 306
Routed  98/309 Partitions, Violations = 304
Routed  99/309 Partitions, Violations = 299
Routed  100/309 Partitions, Violations =        299
Routed  101/309 Partitions, Violations =        295
Routed  102/309 Partitions, Violations =        293
Routed  103/309 Partitions, Violations =        293
Routed  104/309 Partitions, Violations =        291
Routed  105/309 Partitions, Violations =        284
Routed  106/309 Partitions, Violations =        284
Routed  107/309 Partitions, Violations =        283
Routed  108/309 Partitions, Violations =        283
Routed  109/309 Partitions, Violations =        276
Routed  110/309 Partitions, Violations =        276
Routed  111/309 Partitions, Violations =        276
Routed  112/309 Partitions, Violations =        276
Routed  113/309 Partitions, Violations =        267
Routed  114/309 Partitions, Violations =        267
Routed  115/309 Partitions, Violations =        267
Routed  116/309 Partitions, Violations =        267
Routed  117/309 Partitions, Violations =        261
Routed  118/309 Partitions, Violations =        261
Routed  119/309 Partitions, Violations =        261
Routed  120/309 Partitions, Violations =        253
Routed  121/309 Partitions, Violations =        253
Routed  122/309 Partitions, Violations =        251
Routed  123/309 Partitions, Violations =        249
Routed  124/309 Partitions, Violations =        246
Routed  125/309 Partitions, Violations =        245
Routed  126/309 Partitions, Violations =        240
Routed  127/309 Partitions, Violations =        240
Routed  128/309 Partitions, Violations =        237
Routed  129/309 Partitions, Violations =        235
Routed  130/309 Partitions, Violations =        230
Routed  131/309 Partitions, Violations =        230
Routed  132/309 Partitions, Violations =        228
Routed  133/309 Partitions, Violations =        226
Routed  134/309 Partitions, Violations =        226
Routed  135/309 Partitions, Violations =        226
Routed  136/309 Partitions, Violations =        217
Routed  137/309 Partitions, Violations =        217
Routed  138/309 Partitions, Violations =        216
Routed  139/309 Partitions, Violations =        213
Routed  140/309 Partitions, Violations =        211
Routed  141/309 Partitions, Violations =        211
Routed  142/309 Partitions, Violations =        205
Routed  143/309 Partitions, Violations =        205
Routed  144/309 Partitions, Violations =        205
Routed  145/309 Partitions, Violations =        201
Routed  146/309 Partitions, Violations =        199
Routed  147/309 Partitions, Violations =        197
Routed  148/309 Partitions, Violations =        195
Routed  149/309 Partitions, Violations =        191
Routed  150/309 Partitions, Violations =        188
Routed  151/309 Partitions, Violations =        188
Routed  152/309 Partitions, Violations =        186
Routed  153/309 Partitions, Violations =        182
Routed  154/309 Partitions, Violations =        182
Routed  155/309 Partitions, Violations =        182
Routed  156/309 Partitions, Violations =        180
Routed  157/309 Partitions, Violations =        178
Routed  158/309 Partitions, Violations =        176
Routed  159/309 Partitions, Violations =        176
Routed  160/309 Partitions, Violations =        176
Routed  161/309 Partitions, Violations =        171
Routed  162/309 Partitions, Violations =        171
Routed  163/309 Partitions, Violations =        171
Routed  164/309 Partitions, Violations =        169
Routed  165/309 Partitions, Violations =        169
Routed  166/309 Partitions, Violations =        169
Routed  167/309 Partitions, Violations =        169
Routed  168/309 Partitions, Violations =        165
Routed  169/309 Partitions, Violations =        165
Routed  170/309 Partitions, Violations =        165
Routed  171/309 Partitions, Violations =        163
Routed  172/309 Partitions, Violations =        161
Routed  173/309 Partitions, Violations =        160
Routed  174/309 Partitions, Violations =        160
Routed  175/309 Partitions, Violations =        160
Routed  176/309 Partitions, Violations =        160
Routed  177/309 Partitions, Violations =        157
Routed  178/309 Partitions, Violations =        156
Routed  179/309 Partitions, Violations =        156
Routed  180/309 Partitions, Violations =        154
Routed  181/309 Partitions, Violations =        153
Routed  182/309 Partitions, Violations =        152
Routed  183/309 Partitions, Violations =        152
Routed  184/309 Partitions, Violations =        151
Routed  185/309 Partitions, Violations =        148
Routed  186/309 Partitions, Violations =        148
Routed  187/309 Partitions, Violations =        146
Routed  188/309 Partitions, Violations =        146
Routed  189/309 Partitions, Violations =        146
Routed  190/309 Partitions, Violations =        145
Routed  191/309 Partitions, Violations =        144
Routed  192/309 Partitions, Violations =        141
Routed  193/309 Partitions, Violations =        141
Routed  194/309 Partitions, Violations =        141
Routed  195/309 Partitions, Violations =        141
Routed  196/309 Partitions, Violations =        136
Routed  197/309 Partitions, Violations =        136
Routed  198/309 Partitions, Violations =        136
Routed  199/309 Partitions, Violations =        135
Routed  200/309 Partitions, Violations =        133
Routed  201/309 Partitions, Violations =        132
Routed  202/309 Partitions, Violations =        131
Routed  203/309 Partitions, Violations =        131
Routed  204/309 Partitions, Violations =        130
Routed  205/309 Partitions, Violations =        128
Routed  206/309 Partitions, Violations =        128
Routed  207/309 Partitions, Violations =        127
Routed  208/309 Partitions, Violations =        125
Routed  209/309 Partitions, Violations =        124
Routed  210/309 Partitions, Violations =        124
Routed  211/309 Partitions, Violations =        122
Routed  212/309 Partitions, Violations =        121
Routed  213/309 Partitions, Violations =        121
Routed  214/309 Partitions, Violations =        119
Routed  215/309 Partitions, Violations =        118
Routed  216/309 Partitions, Violations =        116
Routed  217/309 Partitions, Violations =        115
Routed  218/309 Partitions, Violations =        115
Routed  219/309 Partitions, Violations =        115
Routed  220/309 Partitions, Violations =        111
Routed  221/309 Partitions, Violations =        111
Routed  222/309 Partitions, Violations =        111
Routed  223/309 Partitions, Violations =        111
Routed  224/309 Partitions, Violations =        107
Routed  225/309 Partitions, Violations =        107
Routed  226/309 Partitions, Violations =        107
Routed  227/309 Partitions, Violations =        107
Routed  228/309 Partitions, Violations =        103
Routed  229/309 Partitions, Violations =        103
Routed  230/309 Partitions, Violations =        103
Routed  231/309 Partitions, Violations =        103
Routed  232/309 Partitions, Violations =        98
Routed  233/309 Partitions, Violations =        98
Routed  234/309 Partitions, Violations =        97
Routed  235/309 Partitions, Violations =        96
Routed  236/309 Partitions, Violations =        96
Routed  237/309 Partitions, Violations =        95
Routed  238/309 Partitions, Violations =        92
Routed  239/309 Partitions, Violations =        92
Routed  240/309 Partitions, Violations =        92
Routed  241/309 Partitions, Violations =        92
Routed  242/309 Partitions, Violations =        89
Routed  243/309 Partitions, Violations =        88
Routed  244/309 Partitions, Violations =        88
Routed  245/309 Partitions, Violations =        85
Routed  246/309 Partitions, Violations =        85
Routed  247/309 Partitions, Violations =        85
Routed  248/309 Partitions, Violations =        85
Routed  249/309 Partitions, Violations =        81
Routed  250/309 Partitions, Violations =        81
Routed  251/309 Partitions, Violations =        81
Routed  252/309 Partitions, Violations =        81
Routed  253/309 Partitions, Violations =        76
Routed  254/309 Partitions, Violations =        76
Routed  255/309 Partitions, Violations =        76
Routed  256/309 Partitions, Violations =        74
Routed  257/309 Partitions, Violations =        72
Routed  258/309 Partitions, Violations =        72
Routed  259/309 Partitions, Violations =        72
Routed  260/309 Partitions, Violations =        72
Routed  261/309 Partitions, Violations =        68
Routed  262/309 Partitions, Violations =        68
Routed  263/309 Partitions, Violations =        68
Routed  264/309 Partitions, Violations =        68
Routed  265/309 Partitions, Violations =        64
Routed  266/309 Partitions, Violations =        64
Routed  267/309 Partitions, Violations =        64
Routed  268/309 Partitions, Violations =        63
Routed  269/309 Partitions, Violations =        62
Routed  270/309 Partitions, Violations =        60
Routed  271/309 Partitions, Violations =        58
Routed  272/309 Partitions, Violations =        58
Routed  273/309 Partitions, Violations =        55
Routed  274/309 Partitions, Violations =        55
Routed  275/309 Partitions, Violations =        55
Routed  276/309 Partitions, Violations =        54
Routed  277/309 Partitions, Violations =        51
Routed  278/309 Partitions, Violations =        51
Routed  279/309 Partitions, Violations =        50
Routed  280/309 Partitions, Violations =        50
Routed  281/309 Partitions, Violations =        50
Routed  282/309 Partitions, Violations =        46
Routed  283/309 Partitions, Violations =        46
Routed  284/309 Partitions, Violations =        46
Routed  285/309 Partitions, Violations =        46
Routed  286/309 Partitions, Violations =        44
Routed  287/309 Partitions, Violations =        41
Routed  288/309 Partitions, Violations =        41
Routed  289/309 Partitions, Violations =        41
Routed  290/309 Partitions, Violations =        39
Routed  291/309 Partitions, Violations =        37
Routed  292/309 Partitions, Violations =        37
Routed  293/309 Partitions, Violations =        37
Routed  294/309 Partitions, Violations =        37
Routed  295/309 Partitions, Violations =        33
Routed  296/309 Partitions, Violations =        32
Routed  297/309 Partitions, Violations =        31
Routed  298/309 Partitions, Violations =        31
Routed  299/309 Partitions, Violations =        31
Routed  300/309 Partitions, Violations =        26
Routed  301/309 Partitions, Violations =        26
Routed  302/309 Partitions, Violations =        26
Routed  303/309 Partitions, Violations =        26
Routed  304/309 Partitions, Violations =        24
Routed  305/309 Partitions, Violations =        21
Routed  306/309 Partitions, Violations =        21
Routed  307/309 Partitions, Violations =        21
Routed  308/309 Partitions, Violations =        21
Routed  309/309 Partitions, Violations =        20

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      20
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net via-cut spacing : 2
        Same net via-cut spacing : 2
        Enclosed via spacing : 1
        Short : 8
        Multiple pin connections : 4
        Internal-only types : 3

[Iter 15] Elapsed real time: 0:01:52 
[Iter 15] Elapsed cpu  time: sys=0:00:03 usr=0:03:17 total=0:03:20
[Iter 15] Stage (MB): Used  310  Alloctr  314  Proc   88 
[Iter 15] Total (MB): Used  359  Alloctr  369  Proc 5317 

End DR iteration 15 with 309 parts

Start DR iteration 16: non-uniform partition
Routed  1/12 Partitions, Violations =   9
Routed  2/12 Partitions, Violations =   12
Routed  3/12 Partitions, Violations =   10
Routed  4/12 Partitions, Violations =   8
Routed  5/12 Partitions, Violations =   8
Routed  6/12 Partitions, Violations =   9
Routed  7/12 Partitions, Violations =   6
Routed  8/12 Partitions, Violations =   6
Routed  9/12 Partitions, Violations =   6
Routed  10/12 Partitions, Violations =  4
Routed  11/12 Partitions, Violations =  4
Routed  12/12 Partitions, Violations =  5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        @@@@ Total number of instance ports with antenna violations =   0

        Same net via-cut spacing : 2
        Multiple pin connections : 3

[Iter 16] Elapsed real time: 0:01:52 
[Iter 16] Elapsed cpu  time: sys=0:00:03 usr=0:03:19 total=0:03:22
[Iter 16] Stage (MB): Used  310  Alloctr  314  Proc   88 
[Iter 16] Total (MB): Used  359  Alloctr  369  Proc 5317 

End DR iteration 16 with 12 parts

Start DR iteration 17: non-uniform partition
Routed  1/3 Partitions, Violations =    0
Routed  2/3 Partitions, Violations =    0
Routed  3/3 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        @@@@ Total number of instance ports with antenna violations =   0

        Same net via-cut spacing : 1

[Iter 17] Elapsed real time: 0:01:53 
[Iter 17] Elapsed cpu  time: sys=0:00:03 usr=0:03:20 total=0:03:23
[Iter 17] Stage (MB): Used  310  Alloctr  314  Proc   88 
[Iter 17] Total (MB): Used  359  Alloctr  369  Proc 5317 

End DR iteration 17 with 3 parts

Start DR iteration 18: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        @@@@ Total number of instance ports with antenna violations =   0

        Same net via-cut spacing : 1

[Iter 18] Elapsed real time: 0:01:53 
[Iter 18] Elapsed cpu  time: sys=0:00:03 usr=0:03:20 total=0:03:23
[Iter 18] Stage (MB): Used  310  Alloctr  314  Proc   88 
[Iter 18] Total (MB): Used  359  Alloctr  369  Proc 5317 

End DR iteration 18 with 1 parts

Start DR iteration 19: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        @@@@ Total number of instance ports with antenna violations =   0

        Same net via-cut spacing : 1

[Iter 19] Elapsed real time: 0:01:53 
[Iter 19] Elapsed cpu  time: sys=0:00:03 usr=0:03:21 total=0:03:24
[Iter 19] Stage (MB): Used  310  Alloctr  314  Proc   88 
[Iter 19] Total (MB): Used  359  Alloctr  369  Proc 5317 

End DR iteration 19 with 1 parts

Start DR iteration 20: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        @@@@ Total number of instance ports with antenna violations =   0

        Same net via-cut spacing : 1

[Iter 20] Elapsed real time: 0:01:54 
[Iter 20] Elapsed cpu  time: sys=0:00:03 usr=0:03:22 total=0:03:25
[Iter 20] Stage (MB): Used  310  Alloctr  314  Proc   88 
[Iter 20] Total (MB): Used  359  Alloctr  369  Proc 5317 

End DR iteration 20 with 1 parts

Start DR iteration 21: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        @@@@ Total number of instance ports with antenna violations =   0

        Same net via-cut spacing : 1

[Iter 21] Elapsed real time: 0:01:54 
[Iter 21] Elapsed cpu  time: sys=0:00:03 usr=0:03:23 total=0:03:26
[Iter 21] Stage (MB): Used  310  Alloctr  314  Proc   88 
[Iter 21] Total (MB): Used  359  Alloctr  369  Proc 5317 

End DR iteration 21 with 1 parts

Start DR iteration 22: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        @@@@ Total number of instance ports with antenna violations =   0

        Same net via-cut spacing : 1

[Iter 22] Elapsed real time: 0:01:55 
[Iter 22] Elapsed cpu  time: sys=0:00:03 usr=0:03:24 total=0:03:27
[Iter 22] Stage (MB): Used  310  Alloctr  314  Proc   88 
[Iter 22] Total (MB): Used  359  Alloctr  369  Proc 5317 

End DR iteration 22 with 1 parts

        @@@@ Total nets not meeting constraints =       0

Stop DR since not converging

[DR] Elapsed real time: 0:01:55 
[DR] Elapsed cpu  time: sys=0:00:03 usr=0:03:24 total=0:03:27
[DR] Stage (MB): Used  300  Alloctr  303  Proc   88 
[DR] Total (MB): Used  349  Alloctr  359  Proc 5317 

DR finished with 1 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Same net via-cut spacing : 1


Total Wire Length =                    560741 micron
Total Number of Contacts =             523767
Total Number of Wires =                401867
Total Number of PtConns =              7886
Total Number of Routed Wires =       401867
Total Routed Wire Length =           560366 micron
Total Number of Routed Contacts =       523767
        Layer          m0 :       5320 micron
        Layer          m1 :      17023 micron
        Layer          m2 :     132284 micron
        Layer          m3 :     158187 micron
        Layer          m4 :      90906 micron
        Layer          m5 :      37538 micron
        Layer          m6 :      50170 micron
        Layer          m7 :      56604 micron
        Layer          m8 :      12708 micron
        Layer          m9 :          0 micron
        Layer         tm1 :          0 micron
        Layer          c4 :          0 micron
        Via         VIA7F :        205
        Via      VIA7F_DA :        225
        Via      VIA7F_DC :       1708
        Via       VIA6A44 :        369
        Via    VIA6A44_DA :        122
        Via    VIA6A44_DB :        318
        Via    VIA6A44_DC :      26332
        Via         VIA5B :        142
        Via      VIA5B_DA :        205
        Via      VIA5B_DB :          5
        Via      VIA5B_DC :      23925
        Via   VIA5B_44_DA :          1
        Via   VIA5B_44_DC :        103
        Via         VIA4C :          3
        Via      VIA4A_32 :        284
        Via   VIA4A_32_DA :        147
        Via   VIA4A_32_DB :         11
        Via   VIA4A_32_DC :      30037
        Via      VIA4C_DC :        483
        Via         VIA3S :          2
        Via         VIA3O :          3
        Via         VIA3C :         26
        Via      VIA3C_32 :       1939
        Via      VIA3C_DB :          1
        Via      VIA3C_DC :        936
        Via   VIA3C_32_DC :      53135
        Via         VIA2A :       9943
        Via         VIA2O :         17
        Via         VIA2C :        144
        Via      VIA2A_DB :       1524
        Via      VIA2A_DC :     150759
        Via      VIA2C_DA :          1
        Via      VIA2C_DB :         89
        Via      VIA2C_DC :       3484
        Via         VIA1A :       9985
        Via         VIA1F :       1798
        Via      VIA1F_PG :          1
        Via      VIA1A_DA :       6001
        Via      VIA1A_DB :       1348
        Via      VIA1A_DC :     173127
        Via        VIA0AX :      18292
        Via        VIA0CX :       1115
        Via         VIA0A :       5453
        Via         VIA0B :         19

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.50% (474027 / 523767 vias)
 
    Layer v0         =  0.00% (0      / 24879   vias)
        Un-optimized = 100.00% (24879   vias)
    Layer v1         = 93.87% (180476 / 192260  vias)
        Weight 30    = 90.05% (173127  vias)
        Weight 10    =  3.82% (7349    vias)
        Un-optimized =  6.13% (11784   vias)
    Layer v2         = 93.91% (155857 / 165961  vias)
        Weight 30    = 92.94% (154243  vias)
        Weight 10    =  0.97% (1614    vias)
        Un-optimized =  6.09% (10104   vias)
    Layer v3         = 96.48% (54072  / 56042   vias)
        Weight 30    = 96.48% (54071   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  3.52% (1970    vias)
    Layer v4         = 99.07% (30678  / 30965   vias)
        Weight 30    = 98.56% (30520   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.93% (287     vias)
    Layer v5         = 99.42% (24239  / 24381   vias)
        Weight 30    = 98.55% (24028   vias)
        Weight 10    =  0.87% (211     vias)
        Un-optimized =  0.58% (142     vias)
    Layer v6         = 98.64% (26772  / 27141   vias)
        Weight 30    = 97.02% (26332   vias)
        Weight 10    =  1.62% (440     vias)
        Un-optimized =  1.36% (369     vias)
    Layer v7         = 90.41% (1933   / 2138    vias)
        Weight 30    = 79.89% (1708    vias)
        Weight 10    = 10.52% (225     vias)
        Un-optimized =  9.59% (205     vias)
 
  Total double via conversion rate    =  0.00% (0 / 523767 vias)
 
    Layer v0         =  0.00% (0      / 24879   vias)
    Layer v1         =  0.00% (0      / 192260  vias)
    Layer v2         =  0.00% (0      / 165961  vias)
    Layer v3         =  0.00% (0      / 56042   vias)
    Layer v4         =  0.00% (0      / 30965   vias)
    Layer v5         =  0.00% (0      / 24381   vias)
    Layer v6         =  0.00% (0      / 27141   vias)
    Layer v7         =  0.00% (0      / 2138    vias)
 
  The optimized via conversion rate based on total routed via count = 90.50% (474027 / 523767 vias)
 
    Layer v0         =  0.00% (0      / 24879   vias)
        Un-optimized = 100.00% (24879   vias)
    Layer v1         = 93.87% (180476 / 192260  vias)
        Weight 30    = 90.05% (173127  vias)
        Weight 10    =  3.82% (7349    vias)
        Un-optimized =  6.13% (11784   vias)
    Layer v2         = 93.91% (155857 / 165961  vias)
        Weight 30    = 92.94% (154243  vias)
        Weight 10    =  0.97% (1614    vias)
        Un-optimized =  6.09% (10104   vias)
    Layer v3         = 96.48% (54072  / 56042   vias)
        Weight 30    = 96.48% (54071   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  3.52% (1970    vias)
    Layer v4         = 99.07% (30678  / 30965   vias)
        Weight 30    = 98.56% (30520   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.93% (287     vias)
    Layer v5         = 99.42% (24239  / 24381   vias)
        Weight 30    = 98.55% (24028   vias)
        Weight 10    =  0.87% (211     vias)
        Un-optimized =  0.58% (142     vias)
    Layer v6         = 98.64% (26772  / 27141   vias)
        Weight 30    = 97.02% (26332   vias)
        Weight 10    =  1.62% (440     vias)
        Un-optimized =  1.36% (369     vias)
    Layer v7         = 90.41% (1933   / 2138    vias)
        Weight 30    = 79.89% (1708    vias)
        Weight 10    = 10.52% (225     vias)
        Un-optimized =  9.59% (205     vias)
 

Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.001000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        true                
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {{d04gnc01lnz00} }  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        true                
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {}                  
-save_cell_prefix                                       :        DR                  
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    8  Alloctr    7  Proc    0 
[Dr init] Total (MB): Used  357  Alloctr  367  Proc 5317 

Redundant via optimization will attempt to replace the following vias: 

       VIA1A    ->   VIA1A_DC      VIA1A_DC(r)

       VIA1A    ->   VIA1A_DB      VIA1A_DA      VIA1A_DB(r)   VIA1A_DA(r)

       VIA1A(r) ->   VIA1A_DC      VIA1A_DC(r)

       VIA1A(r) ->   VIA1A_DB      VIA1A_DA      VIA1A_DB(r)   VIA1A_DA(r)

       VIA2A    ->   VIA2A_DC      VIA2A_DC(r)

       VIA2A    ->   VIA2A_DB      VIA2A_DA      VIA2A_DB(r)   VIA2A_DA(r)

       VIA2A(r) ->   VIA2A_DC      VIA2A_DC(r)

       VIA2A(r) ->   VIA2A_DB      VIA2A_DA      VIA2A_DB(r)   VIA2A_DA(r)

       VIA5B    ->   VIA5B_DC      VIA5B_DC(r)

       VIA5B    ->   VIA5B_DB      VIA5B_DA      VIA5B_DB(r)   VIA5B_DA(r)

       VIA5B(r) ->   VIA5B_DC      VIA5B_DC(r)

       VIA5B(r) ->   VIA5B_DB      VIA5B_DA      VIA5B_DB(r)   VIA5B_DA(r)

     VIA6A44    -> VIA6A44_DC    VIA6A44_DC(r)

     VIA6A44    -> VIA6A44_DB    VIA6A44_DA    VIA6A44_DB(r) VIA6A44_DA(r)

     VIA6A44(r) -> VIA6A44_DC    VIA6A44_DC(r)

     VIA6A44(r) -> VIA6A44_DB    VIA6A44_DA    VIA6A44_DB(r) VIA6A44_DA(r)

    VIA5B_44    -> VIA5B_44_DC    VIA5B_44_DC(r)

    VIA5B_44    -> VIA5B_44_DB    VIA5B_44_DA    VIA5B_44_DB(r) VIA5B_44_DA(r)

    VIA5B_44(r) -> VIA5B_44_DC    VIA5B_44_DC(r)

    VIA5B_44(r) -> VIA5B_44_DB    VIA5B_44_DA    VIA5B_44_DB(r) VIA5B_44_DA(r)

       VIA2C    ->   VIA2C_DC      VIA2C_DC(r)

       VIA2C    ->   VIA2C_DB      VIA2C_DA      VIA2C_DB(r)   VIA2C_DA(r)

       VIA2C(r) ->   VIA2C_DC      VIA2C_DC(r)

       VIA2C(r) ->   VIA2C_DB      VIA2C_DA      VIA2C_DB(r)   VIA2C_DA(r)

       VIA4C    ->   VIA4C_DC      VIA4C_DC(r)

       VIA4C    ->   VIA4C_DB      VIA4C_DA      VIA4C_DB(r)   VIA4C_DA(r)

       VIA4C(r) ->   VIA4C_DC      VIA4C_DC(r)

       VIA4C(r) ->   VIA4C_DB      VIA4C_DA      VIA4C_DB(r)   VIA4C_DA(r)

       VIA3C    ->   VIA3C_DC      VIA3C_DC(r)

       VIA3C    ->   VIA3C_DB      VIA3C_DA      VIA3C_DB(r)   VIA3C_DA(r)

       VIA3C(r) ->   VIA3C_DC      VIA3C_DC(r)

       VIA3C(r) ->   VIA3C_DB      VIA3C_DA      VIA3C_DB(r)   VIA3C_DA(r)

    VIA3C_32    -> VIA3C_32_DC    VIA3C_32_DC(r)

    VIA3C_32    -> VIA3C_32_DB    VIA3C_32_DA    VIA3C_32_DB(r) VIA3C_32_DA(r)

    VIA3C_32(r) -> VIA3C_32_DC    VIA3C_32_DC(r)

    VIA3C_32(r) -> VIA3C_32_DB    VIA3C_32_DA    VIA3C_32_DB(r) VIA3C_32_DA(r)

       VIA7F    ->   VIA7F_DC      VIA7F_DC(r)

       VIA7F    ->   VIA7F_DB      VIA7F_DA      VIA7F_DB(r)   VIA7F_DA(r)

       VIA7F(r) ->   VIA7F_DC      VIA7F_DC(r)

       VIA7F(r) ->   VIA7F_DB      VIA7F_DA      VIA7F_DB(r)   VIA7F_DA(r)

    VIA4A_32    -> VIA4A_32_DC    VIA4A_32_DC(r)

    VIA4A_32    -> VIA4A_32_DB    VIA4A_32_DA    VIA4A_32_DB(r) VIA4A_32_DA(r)

    VIA4A_32(r) -> VIA4A_32_DC    VIA4A_32_DC(r)

    VIA4A_32(r) -> VIA4A_32_DB    VIA4A_32_DA    VIA4A_32_DB(r) VIA4A_32_DA(r)



        There were 0 out of 206108 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   18  Alloctr   17  Proc    0 
[Technology Processing] Total (MB): Used  368  Alloctr  376  Proc 5317 

Begin Redundant via insertion ...

Routed  1/400 Partitions, Violations =  2
Routed  2/400 Partitions, Violations =  2
Routed  4/400 Partitions, Violations =  3
Routed  16/400 Partitions, Violations = 3
Routed  17/400 Partitions, Violations = 3
Routed  18/400 Partitions, Violations = 4
Routed  19/400 Partitions, Violations = 6
Routed  20/400 Partitions, Violations = 9
Routed  21/400 Partitions, Violations = 9
Routed  22/400 Partitions, Violations = 9
Routed  23/400 Partitions, Violations = 7
Routed  24/400 Partitions, Violations = 8
Routed  25/400 Partitions, Violations = 8
Routed  26/400 Partitions, Violations = 9
Routed  37/400 Partitions, Violations = 9
Routed  38/400 Partitions, Violations = 6
Routed  39/400 Partitions, Violations = 6
Routed  40/400 Partitions, Violations = 9
Routed  41/400 Partitions, Violations = 9
Routed  42/400 Partitions, Violations = 8
Routed  43/400 Partitions, Violations = 8
Routed  44/400 Partitions, Violations = 8
Routed  45/400 Partitions, Violations = 8
Routed  46/400 Partitions, Violations = 8
Routed  56/400 Partitions, Violations = 10
Routed  57/400 Partitions, Violations = 10
Routed  59/400 Partitions, Violations = 10
Routed  60/400 Partitions, Violations = 8
Routed  61/400 Partitions, Violations = 8
Routed  62/400 Partitions, Violations = 8
Routed  63/400 Partitions, Violations = 8
Routed  64/400 Partitions, Violations = 7
Routed  65/400 Partitions, Violations = 7
Routed  66/400 Partitions, Violations = 7
Routed  68/400 Partitions, Violations = 7
Routed  78/400 Partitions, Violations = 7
Routed  79/400 Partitions, Violations = 7
Routed  80/400 Partitions, Violations = 7
Routed  81/400 Partitions, Violations = 7
Routed  82/400 Partitions, Violations = 7
Routed  83/400 Partitions, Violations = 7
Routed  84/400 Partitions, Violations = 7
Routed  85/400 Partitions, Violations = 7
Routed  86/400 Partitions, Violations = 7
Routed  88/400 Partitions, Violations = 7
Routed  90/400 Partitions, Violations = 7
Routed  97/400 Partitions, Violations = 7
Routed  98/400 Partitions, Violations = 7
Routed  99/400 Partitions, Violations = 7
Routed  100/400 Partitions, Violations =        7
Routed  101/400 Partitions, Violations =        7
Routed  102/400 Partitions, Violations =        7
Routed  104/400 Partitions, Violations =        8
Routed  106/400 Partitions, Violations =        8
Routed  108/400 Partitions, Violations =        8
Routed  115/400 Partitions, Violations =        8
Routed  116/400 Partitions, Violations =        10
Routed  118/400 Partitions, Violations =        10
Routed  119/400 Partitions, Violations =        12
Routed  120/400 Partitions, Violations =        12
Routed  121/400 Partitions, Violations =        12
Routed  122/400 Partitions, Violations =        13
Routed  124/400 Partitions, Violations =        13
Routed  126/400 Partitions, Violations =        13
Routed  128/400 Partitions, Violations =        11
Routed  130/400 Partitions, Violations =        11
Routed  137/400 Partitions, Violations =        12
Routed  138/400 Partitions, Violations =        12
Routed  139/400 Partitions, Violations =        12
Routed  141/400 Partitions, Violations =        12
Routed  142/400 Partitions, Violations =        12
Routed  143/400 Partitions, Violations =        12
Routed  144/400 Partitions, Violations =        12
Routed  146/400 Partitions, Violations =        12
Routed  148/400 Partitions, Violations =        12
Routed  150/400 Partitions, Violations =        12
Routed  156/400 Partitions, Violations =        12
Routed  157/400 Partitions, Violations =        12
Routed  159/400 Partitions, Violations =        12
Routed  160/400 Partitions, Violations =        12
Routed  161/400 Partitions, Violations =        12
Routed  162/400 Partitions, Violations =        12
Routed  164/400 Partitions, Violations =        12
Routed  166/400 Partitions, Violations =        12
Routed  168/400 Partitions, Violations =        13
Routed  170/400 Partitions, Violations =        13
Routed  177/400 Partitions, Violations =        12
Routed  179/400 Partitions, Violations =        12
Routed  180/400 Partitions, Violations =        12
Routed  181/400 Partitions, Violations =        13
Routed  182/400 Partitions, Violations =        13
Routed  183/400 Partitions, Violations =        13
Routed  184/400 Partitions, Violations =        14
Routed  186/400 Partitions, Violations =        16
Routed  193/400 Partitions, Violations =        17
Routed  194/400 Partitions, Violations =        17
Routed  195/400 Partitions, Violations =        22
Routed  196/400 Partitions, Violations =        22
Routed  197/400 Partitions, Violations =        22
Routed  199/400 Partitions, Violations =        22
Routed  200/400 Partitions, Violations =        27
Routed  202/400 Partitions, Violations =        27
Routed  204/400 Partitions, Violations =        28
Routed  206/400 Partitions, Violations =        25
Routed  208/400 Partitions, Violations =        29
Routed  210/400 Partitions, Violations =        20
Routed  217/400 Partitions, Violations =        20
Routed  218/400 Partitions, Violations =        20
Routed  219/400 Partitions, Violations =        27
Routed  220/400 Partitions, Violations =        27
Routed  221/400 Partitions, Violations =        27
Routed  222/400 Partitions, Violations =        27
Routed  224/400 Partitions, Violations =        28
Routed  226/400 Partitions, Violations =        27
Routed  228/400 Partitions, Violations =        27
Routed  230/400 Partitions, Violations =        27
Routed  236/400 Partitions, Violations =        27
Routed  238/400 Partitions, Violations =        27
Routed  239/400 Partitions, Violations =        27
Routed  240/400 Partitions, Violations =        27
Routed  241/400 Partitions, Violations =        27
Routed  242/400 Partitions, Violations =        27
Routed  244/400 Partitions, Violations =        27
Routed  246/400 Partitions, Violations =        28
Routed  248/400 Partitions, Violations =        28
Routed  255/400 Partitions, Violations =        28
Routed  256/400 Partitions, Violations =        28
Routed  257/400 Partitions, Violations =        28
Routed  259/400 Partitions, Violations =        28
Routed  260/400 Partitions, Violations =        29
Routed  261/400 Partitions, Violations =        29
Routed  262/400 Partitions, Violations =        30
Routed  264/400 Partitions, Violations =        31
Routed  266/400 Partitions, Violations =        33
Routed  268/400 Partitions, Violations =        34
Routed  275/400 Partitions, Violations =        34
Routed  276/400 Partitions, Violations =        34
Routed  278/400 Partitions, Violations =        34
Routed  279/400 Partitions, Violations =        35
Routed  280/400 Partitions, Violations =        35
Routed  281/400 Partitions, Violations =        35
Routed  282/400 Partitions, Violations =        35
Routed  284/400 Partitions, Violations =        37
Routed  286/400 Partitions, Violations =        36
Routed  288/400 Partitions, Violations =        40
Routed  293/400 Partitions, Violations =        40
Routed  294/400 Partitions, Violations =        40
Routed  295/400 Partitions, Violations =        39
Routed  297/400 Partitions, Violations =        39
Routed  298/400 Partitions, Violations =        39
Routed  300/400 Partitions, Violations =        40
Routed  302/400 Partitions, Violations =        38
Routed  304/400 Partitions, Violations =        38
Routed  306/400 Partitions, Violations =        40
Routed  308/400 Partitions, Violations =        40
Routed  316/400 Partitions, Violations =        40
Routed  317/400 Partitions, Violations =        40
Routed  318/400 Partitions, Violations =        40
Routed  319/400 Partitions, Violations =        40
Routed  320/400 Partitions, Violations =        40
Routed  321/400 Partitions, Violations =        40
Routed  322/400 Partitions, Violations =        40
Routed  324/400 Partitions, Violations =        40
Routed  326/400 Partitions, Violations =        40
Routed  328/400 Partitions, Violations =        40
Routed  330/400 Partitions, Violations =        40
Routed  332/400 Partitions, Violations =        40
Routed  343/400 Partitions, Violations =        40
Routed  346/400 Partitions, Violations =        39
Routed  360/400 Partitions, Violations =        39
Routed  361/400 Partitions, Violations =        39
Routed  362/400 Partitions, Violations =        40
Routed  363/400 Partitions, Violations =        40
Routed  364/400 Partitions, Violations =        40
Routed  365/400 Partitions, Violations =        40
Routed  366/400 Partitions, Violations =        40
Routed  367/400 Partitions, Violations =        40
Routed  381/400 Partitions, Violations =        40
Routed  382/400 Partitions, Violations =        40
Routed  383/400 Partitions, Violations =        40
Routed  384/400 Partitions, Violations =        40
Routed  385/400 Partitions, Violations =        40
Routed  386/400 Partitions, Violations =        40
Routed  387/400 Partitions, Violations =        40
Routed  389/400 Partitions, Violations =        40
Routed  390/400 Partitions, Violations =        40
Routed  391/400 Partitions, Violations =        40
Routed  394/400 Partitions, Violations =        40
Routed  396/400 Partitions, Violations =        40
Routed  397/400 Partitions, Violations =        40
Routed  399/400 Partitions, Violations =        40
Routed  400/400 Partitions, Violations =        40

RedundantVia finished with 40 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      40
        Same net via-cut spacing : 1
        Less than minimum length : 37
        Internal-only types : 2


Total Wire Length =                    560697 micron
Total Number of Contacts =             523766
Total Number of Wires =                401386
Total Number of PtConns =              7565
Total Number of Routed Wires =       401386
Total Routed Wire Length =           560334 micron
Total Number of Routed Contacts =       523766
        Layer          m0 :       5320 micron
        Layer          m1 :      17020 micron
        Layer          m2 :     132255 micron
        Layer          m3 :     158183 micron
        Layer          m4 :      90903 micron
        Layer          m5 :      37537 micron
        Layer          m6 :      50166 micron
        Layer          m7 :      56604 micron
        Layer          m8 :      12708 micron
        Layer          m9 :          0 micron
        Layer         tm1 :          0 micron
        Layer          c4 :          0 micron
        Via         VIA7F :        194
        Via      VIA7F_DA :        225
        Via      VIA7F_DC :       1719
        Via       VIA6A44 :        288
        Via    VIA6A44_DA :        122
        Via    VIA6A44_DB :        323
        Via    VIA6A44_DC :      26408
        Via      VIA5B_DA :        207
        Via      VIA5B_DB :          5
        Via      VIA5B_DC :      24065
        Via   VIA5B_44_DA :          1
        Via   VIA5B_44_DC :        103
        Via   VIA4A_32_DA :        147
        Via   VIA4A_32_DB :         11
        Via   VIA4A_32_DC :      30321
        Via      VIA4C_DC :        486
        Via         VIA3S :          2
        Via         VIA3O :          3
        Via      VIA3C_DB :          1
        Via      VIA3C_DC :        962
        Via   VIA3C_32_DC :      55074
        Via         VIA2A :          9
        Via         VIA2O :         17
        Via      VIA2A_DB :       1574
        Via      VIA2A_DC :     160642
        Via      VIA2C_DA :          1
        Via      VIA2C_DB :         93
        Via      VIA2C_DC :       3624
        Via         VIA1A :         52
        Via         VIA1F :       1798
        Via      VIA1F_PG :          1
        Via      VIA1A_DA :       6176
        Via      VIA1A_DB :       1416
        Via      VIA1A_DC :     182817
        Via        VIA0AX :      18292
        Via        VIA0CX :       1115
        Via         VIA0A :       5453
        Via         VIA0B :         19

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 94.80% (496523 / 523766 vias)
 
    Layer v0         =  0.00% (0      / 24879   vias)
        Un-optimized = 100.00% (24879   vias)
    Layer v1         = 99.04% (190409 / 192260  vias)
        Weight 30    = 95.09% (182817  vias)
        Weight 10    =  3.95% (7592    vias)
        Un-optimized =  0.96% (1851    vias)
    Layer v2         = 99.98% (165934 / 165960  vias)
        Weight 30    = 98.98% (164266  vias)
        Weight 10    =  1.01% (1668    vias)
        Un-optimized =  0.02% (26      vias)
    Layer v3         = 99.99% (56037  / 56042   vias)
        Weight 30    = 99.99% (56036   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.01% (5       vias)
    Layer v4         = 100.00% (30965  / 30965   vias)
        Weight 30    = 99.49% (30807   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v5         = 100.00% (24381  / 24381   vias)
        Weight 30    = 99.13% (24168   vias)
        Weight 10    =  0.87% (213     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v6         = 98.94% (26853  / 27141   vias)
        Weight 30    = 97.30% (26408   vias)
        Weight 10    =  1.64% (445     vias)
        Un-optimized =  1.06% (288     vias)
    Layer v7         = 90.93% (1944   / 2138    vias)
        Weight 30    = 80.40% (1719    vias)
        Weight 10    = 10.52% (225     vias)
        Un-optimized =  9.07% (194     vias)
 
  Total double via conversion rate    =  0.00% (0 / 523766 vias)
 
    Layer v0         =  0.00% (0      / 24879   vias)
    Layer v1         =  0.00% (0      / 192260  vias)
    Layer v2         =  0.00% (0      / 165960  vias)
    Layer v3         =  0.00% (0      / 56042   vias)
    Layer v4         =  0.00% (0      / 30965   vias)
    Layer v5         =  0.00% (0      / 24381   vias)
    Layer v6         =  0.00% (0      / 27141   vias)
    Layer v7         =  0.00% (0      / 2138    vias)
 
  The optimized via conversion rate based on total routed via count = 94.80% (496523 / 523766 vias)
 
    Layer v0         =  0.00% (0      / 24879   vias)
        Un-optimized = 100.00% (24879   vias)
    Layer v1         = 99.04% (190409 / 192260  vias)
        Weight 30    = 95.09% (182817  vias)
        Weight 10    =  3.95% (7592    vias)
        Un-optimized =  0.96% (1851    vias)
    Layer v2         = 99.98% (165934 / 165960  vias)
        Weight 30    = 98.98% (164266  vias)
        Weight 10    =  1.01% (1668    vias)
        Un-optimized =  0.02% (26      vias)
    Layer v3         = 99.99% (56037  / 56042   vias)
        Weight 30    = 99.99% (56036   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.01% (5       vias)
    Layer v4         = 100.00% (30965  / 30965   vias)
        Weight 30    = 99.49% (30807   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v5         = 100.00% (24381  / 24381   vias)
        Weight 30    = 99.13% (24168   vias)
        Weight 10    =  0.87% (213     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v6         = 98.94% (26853  / 27141   vias)
        Weight 30    = 97.30% (26408   vias)
        Weight 10    =  1.64% (445     vias)
        Un-optimized =  1.06% (288     vias)
    Layer v7         = 90.93% (1944   / 2138    vias)
        Weight 30    = 80.40% (1719    vias)
        Weight 10    = 10.52% (225     vias)
        Un-optimized =  9.07% (194     vias)
 

[RedundantVia] Elapsed real time: 0:00:11 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:40 total=0:00:40
[RedundantVia] Stage (MB): Used   20  Alloctr   19  Proc    0 
[RedundantVia] Total (MB): Used  370  Alloctr  378  Proc 5317 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:02:06 
[Dr init] Elapsed cpu  time: sys=0:00:03 usr=0:04:05 total=0:04:08
[Dr init] Stage (MB): Used  321  Alloctr  323  Proc   88 
[Dr init] Total (MB): Used  370  Alloctr  378  Proc 5317 
Total number of nets = 59427, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 4 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 23

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 15
      Metal lay (m0)0; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v0)1; maxRatio 2147483647.000 maxPRatio 45.000 maxNRatio 45.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m1)1; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v1)2; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m2)2; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v2)3; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m3)3; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v3)4; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m4)4; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v4)5; maxRatio 2147483647.000 maxPRatio 210.000 maxNRatio 210.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m5)5; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v5)6; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m6)6; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v6)7; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m7)7; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v7)8; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m8)8; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v8)9; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m9)9; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v9)10; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (tm1)10; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (tv1)11; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (c4)11; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 23: non-uniform partition
Routed  1/37 Partitions, Violations =   36
Routed  2/37 Partitions, Violations =   33
Routed  3/37 Partitions, Violations =   33
Routed  4/37 Partitions, Violations =   31
Routed  5/37 Partitions, Violations =   31
Routed  6/37 Partitions, Violations =   31
Routed  7/37 Partitions, Violations =   29
Routed  8/37 Partitions, Violations =   29
Routed  9/37 Partitions, Violations =   27
Routed  10/37 Partitions, Violations =  27
Routed  11/37 Partitions, Violations =  26
Routed  12/37 Partitions, Violations =  26
Routed  13/37 Partitions, Violations =  24
Routed  14/37 Partitions, Violations =  24
Routed  15/37 Partitions, Violations =  23
Routed  16/37 Partitions, Violations =  20
Routed  17/37 Partitions, Violations =  20
Routed  18/37 Partitions, Violations =  20
Routed  19/37 Partitions, Violations =  20
Routed  20/37 Partitions, Violations =  16
Routed  21/37 Partitions, Violations =  16
Routed  22/37 Partitions, Violations =  16
Routed  23/37 Partitions, Violations =  16
Routed  24/37 Partitions, Violations =  12
Routed  25/37 Partitions, Violations =  12
Routed  26/37 Partitions, Violations =  12
Routed  27/37 Partitions, Violations =  12
Routed  28/37 Partitions, Violations =  7
Routed  29/37 Partitions, Violations =  7
Routed  30/37 Partitions, Violations =  7
Routed  31/37 Partitions, Violations =  6
Routed  32/37 Partitions, Violations =  6
Routed  33/37 Partitions, Violations =  3
Routed  34/37 Partitions, Violations =  3
Routed  35/37 Partitions, Violations =  3
Routed  36/37 Partitions, Violations =  2
Routed  37/37 Partitions, Violations =  1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        @@@@ Total number of instance ports with antenna violations =   0

        Same net via-cut spacing : 1

[Iter 23] Elapsed real time: 0:02:07 
[Iter 23] Elapsed cpu  time: sys=0:00:03 usr=0:04:07 total=0:04:10
[Iter 23] Stage (MB): Used  323  Alloctr  325  Proc   88 
[Iter 23] Total (MB): Used  372  Alloctr  380  Proc 5317 

End DR iteration 23 with 37 parts

[DR] Elapsed real time: 0:02:07 
[DR] Elapsed cpu  time: sys=0:00:03 usr=0:04:07 total=0:04:10
[DR] Stage (MB): Used  313  Alloctr  315  Proc   88 
[DR] Total (MB): Used  362  Alloctr  370  Proc 5317 
[DR: Done] Elapsed real time: 0:02:07 
[DR: Done] Elapsed cpu  time: sys=0:00:03 usr=0:04:07 total=0:04:10
[DR: Done] Stage (MB): Used  311  Alloctr  313  Proc   88 
[DR: Done] Total (MB): Used  360  Alloctr  368  Proc 5317 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 1 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Same net via-cut spacing : 1



Total Wire Length =                    560700 micron
Total Number of Contacts =             523766
Total Number of Wires =                401386
Total Number of PtConns =              7602
Total Number of Routed Wires =       401386
Total Routed Wire Length =           560334 micron
Total Number of Routed Contacts =       523766
        Layer          m0 :       5320 micron
        Layer          m1 :      17020 micron
        Layer          m2 :     132255 micron
        Layer          m3 :     158183 micron
        Layer          m4 :      90903 micron
        Layer          m5 :      37537 micron
        Layer          m6 :      50168 micron
        Layer          m7 :      56604 micron
        Layer          m8 :      12708 micron
        Layer          m9 :          0 micron
        Layer         tm1 :          0 micron
        Layer          c4 :          0 micron
        Via         VIA7F :        194
        Via      VIA7F_DA :        225
        Via      VIA7F_DC :       1719
        Via       VIA6A44 :        288
        Via    VIA6A44_DA :        122
        Via    VIA6A44_DB :        323
        Via    VIA6A44_DC :      26408
        Via      VIA5B_DA :        207
        Via      VIA5B_DB :          5
        Via      VIA5B_DC :      24065
        Via   VIA5B_44_DA :          1
        Via   VIA5B_44_DC :        103
        Via   VIA4A_32_DA :        147
        Via   VIA4A_32_DB :         11
        Via   VIA4A_32_DC :      30321
        Via      VIA4C_DC :        486
        Via         VIA3S :          2
        Via         VIA3O :          3
        Via      VIA3C_DB :          1
        Via      VIA3C_DC :        962
        Via   VIA3C_32_DC :      55074
        Via         VIA2A :          9
        Via         VIA2O :         17
        Via      VIA2A_DB :       1574
        Via      VIA2A_DC :     160642
        Via      VIA2C_DA :          1
        Via      VIA2C_DB :         93
        Via      VIA2C_DC :       3624
        Via         VIA1A :         54
        Via         VIA1F :       1798
        Via      VIA1F_PG :          1
        Via      VIA1A_DA :       6176
        Via      VIA1A_DB :       1416
        Via      VIA1A_DC :     182815
        Via        VIA0AX :      18292
        Via        VIA0CX :       1115
        Via         VIA0A :       5453
        Via         VIA0B :         19

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 94.80% (496521 / 523766 vias)
 
    Layer v0         =  0.00% (0      / 24879   vias)
        Un-optimized = 100.00% (24879   vias)
    Layer v1         = 99.04% (190407 / 192260  vias)
        Weight 30    = 95.09% (182815  vias)
        Weight 10    =  3.95% (7592    vias)
        Un-optimized =  0.96% (1853    vias)
    Layer v2         = 99.98% (165934 / 165960  vias)
        Weight 30    = 98.98% (164266  vias)
        Weight 10    =  1.01% (1668    vias)
        Un-optimized =  0.02% (26      vias)
    Layer v3         = 99.99% (56037  / 56042   vias)
        Weight 30    = 99.99% (56036   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.01% (5       vias)
    Layer v4         = 100.00% (30965  / 30965   vias)
        Weight 30    = 99.49% (30807   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v5         = 100.00% (24381  / 24381   vias)
        Weight 30    = 99.13% (24168   vias)
        Weight 10    =  0.87% (213     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v6         = 98.94% (26853  / 27141   vias)
        Weight 30    = 97.30% (26408   vias)
        Weight 10    =  1.64% (445     vias)
        Un-optimized =  1.06% (288     vias)
    Layer v7         = 90.93% (1944   / 2138    vias)
        Weight 30    = 80.40% (1719    vias)
        Weight 10    = 10.52% (225     vias)
        Un-optimized =  9.07% (194     vias)
 
  Total double via conversion rate    =  0.00% (0 / 523766 vias)
 
    Layer v0         =  0.00% (0      / 24879   vias)
    Layer v1         =  0.00% (0      / 192260  vias)
    Layer v2         =  0.00% (0      / 165960  vias)
    Layer v3         =  0.00% (0      / 56042   vias)
    Layer v4         =  0.00% (0      / 30965   vias)
    Layer v5         =  0.00% (0      / 24381   vias)
    Layer v6         =  0.00% (0      / 27141   vias)
    Layer v7         =  0.00% (0      / 2138    vias)
 
  The optimized via conversion rate based on total routed via count = 94.80% (496521 / 523766 vias)
 
    Layer v0         =  0.00% (0      / 24879   vias)
        Un-optimized = 100.00% (24879   vias)
    Layer v1         = 99.04% (190407 / 192260  vias)
        Weight 30    = 95.09% (182815  vias)
        Weight 10    =  3.95% (7592    vias)
        Un-optimized =  0.96% (1853    vias)
    Layer v2         = 99.98% (165934 / 165960  vias)
        Weight 30    = 98.98% (164266  vias)
        Weight 10    =  1.01% (1668    vias)
        Un-optimized =  0.02% (26      vias)
    Layer v3         = 99.99% (56037  / 56042   vias)
        Weight 30    = 99.99% (56036   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.01% (5       vias)
    Layer v4         = 100.00% (30965  / 30965   vias)
        Weight 30    = 99.49% (30807   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v5         = 100.00% (24381  / 24381   vias)
        Weight 30    = 99.13% (24168   vias)
        Weight 10    =  0.87% (213     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v6         = 98.94% (26853  / 27141   vias)
        Weight 30    = 97.30% (26408   vias)
        Weight 10    =  1.64% (445     vias)
        Un-optimized =  1.06% (288     vias)
    Layer v7         = 90.93% (1944   / 2138    vias)
        Weight 30    = 80.40% (1719    vias)
        Weight 10    = 10.52% (225     vias)
        Un-optimized =  9.07% (194     vias)
 

Total number of nets = 59427
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
[DBOUT] Elapsed real time: 0:00:04 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DBOUT] Stage (MB): Used -300  Alloctr -302  Proc    0 
[DBOUT] Total (MB): Used   60  Alloctr   66  Proc 5317 
Information: RC extraction has been freed. (PSYN-503)
==>INFORMATION: P_source_if_exists: incr_detailroute.tcl : END Tue Mar 31 05:54:28 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:05:50 hrs : CPU RUNTIME in (hh:mm:ss) : 00:08:59 hrs : MEMORY : 4629504 KB
#INFO-MSG==>  Time to run substep incr_detailroute in (hh:mm:ss) : 00:05:50 hrs
#INFO-MSG==>  Executing substep verify_zrt_route
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/verify_zrt_route.tcl : START Tue Mar 31 05:54:29 MST 2015
#INFO-MSG==>  Running verify_zrt_route - Antenna check enabled
Found antenna rule mode 1, diode mode 15:
        metal ratio 1400, cut ratio 0,metal gate diffusion length based ratio -1 cut gate length based ratio -1 metal pratio 0, cut pratio 475, metal gate diffusion length based pratio -1, cut gate diffusion length based pratio -1  metal nratio 0, cut nratio 475, metal nratio 35, cut nratio -1
        layer m0: max ratio 1400 max pratio 850 max nratio 2850 layer m0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m1: max ratio 1400 max pratio 850 max nratio 2850 layer m1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m2: max ratio 1400 max pratio 850 max nratio 2850 layer m2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m3: max ratio 1400 max pratio 850 max nratio 2850 layer m3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m4: max ratio 1400 max pratio 850 max nratio 2850 layer m4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m5: max ratio 1400 max pratio 850 max nratio 2850 layer m5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m6: max ratio 1400 max pratio 850 max nratio 2850 layer m6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m7: max ratio 1400 max pratio 850 max nratio 2850 layer m7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m8: max ratio 1400 max pratio 850 max nratio 2850 layer m8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m9: max ratio 560 max pratio 850 max nratio 2850  layer m9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer tm1: max ratio 560 max pratio 850 max nratio 2850 layer tm1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer c4: max ratio 560 max pratio 850 max nratio 2850  layer c4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer v0: max ratio 0 max pratio 45 max nratio 45       layer v0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v1: max ratio 0 max pratio 180 max nratio 180     layer v1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v2: max ratio 0 max pratio 180 max nratio 180     layer v2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v3: max ratio 0 max pratio 180 max nratio 180     layer v3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v4: max ratio 0 max pratio 210 max nratio 210     layer v4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v5: max ratio 0 max pratio 275 max nratio 275     layer v5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v6: max ratio 0 max pratio 275 max nratio 275     layer v6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v7: max ratio 0 max pratio 475 max nratio 475     layer v7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v8: max ratio 0 max pratio 475 max nratio 475     layer v8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v9: max ratio 0 max pratio 35 max nratio 35       layer v9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer tv1: max ratio 0 max pratio 35 max nratio 35      layer tv1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
Cell Min-Routing-Layer = m0
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
track auto-fill added 2 tracks on m0
track auto-fill added 1 tracks on m1
track auto-fill added 0 tracks on m2
track auto-fill added 0 tracks on m3
track auto-fill added 0 tracks on m4
track auto-fill added 0 tracks on m5
track auto-fill added 1 tracks on m6
track auto-fill added 1 tracks on m7
track auto-fill added 203 tracks on m8
track auto-fill added 2 tracks on m9
track auto-fill added 2 tracks on tm1
track auto-fill added 2 tracks on c4
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer tv1:
  TV1A
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Total number of nets = 59427, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
soft rule shld_1 is redundant
soft rule shld_3 is redundant
[DBIn Done] Elapsed real time: 0:00:10 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[DBIn Done] Stage (MB): Used  266  Alloctr  269  Proc    0 
[DBIn Done] Total (MB): Used  320  Alloctr  330  Proc 5317 


Start checking for open nets ... 

Total number of nets = 59427, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 59427 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  315  Alloctr  326  Proc 5317 
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.001000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        true                
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {{d04gnc01lnz00} }  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        true                
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {}                  
-save_cell_prefix                                       :        DR                  
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 15
      Metal lay (m0)0; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v0)1; maxRatio 2147483647.000 maxPRatio 45.000 maxNRatio 45.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m1)1; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v1)2; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m2)2; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v2)3; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m3)3; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v3)4; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m4)4; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v4)5; maxRatio 2147483647.000 maxPRatio 210.000 maxNRatio 210.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m5)5; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v5)6; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m6)6; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v6)7; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m7)7; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v7)8; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m8)8; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v8)9; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m9)9; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v9)10; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (tm1)10; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (tv1)11; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (c4)11; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin full DRC check ...

Information: Using 4 threads for routing. (ZRT-444)
Checked 1/361 Partitions, Violations =  0
Checked 15/361 Partitions, Violations = 0
Checked 33/361 Partitions, Violations = 10
Checked 49/361 Partitions, Violations = 12
Checked 56/361 Partitions, Violations = 22
Checked 70/361 Partitions, Violations = 28
Checked 84/361 Partitions, Violations = 54
Checked 98/361 Partitions, Violations = 58
Checked 112/361 Partitions, Violations =        64
Checked 127/361 Partitions, Violations =        66
Checked 140/361 Partitions, Violations =        76
Checked 154/361 Partitions, Violations =        80
Checked 169/361 Partitions, Violations =        100
Checked 184/361 Partitions, Violations =        114
Checked 196/361 Partitions, Violations =        126
Checked 210/361 Partitions, Violations =        126
Checked 224/361 Partitions, Violations =        128
Checked 241/361 Partitions, Violations =        140
Checked 252/361 Partitions, Violations =        144
Checked 266/361 Partitions, Violations =        152
Checked 283/361 Partitions, Violations =        156
Checked 302/361 Partitions, Violations =        158
Checked 308/361 Partitions, Violations =        160
Checked 322/361 Partitions, Violations =        160
Checked 342/361 Partitions, Violations =        162
Checked 351/361 Partitions, Violations =        164
[DRC CHECK] Elapsed real time: 0:00:23 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:57 total=0:00:57
[DRC CHECK] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  353  Alloctr  361  Proc 5317 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  353  Alloctr  362  Proc 5317 
Information: Merged away 4 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      163
        Same net via-cut spacing : 1
        Multiple pin connections : 162



begin full chip DRC detailed report

EBox: v0-v0 [158935,249635..159075,249837] (fifo2/n13891,NULL) Same net via-cut spacing
EBox: m0-m0 [49665,38500..49735,38528] (fifo1/n5,NULL) Multiple pin connections
EBox: m0-m0 [56175,60424..56245,60452] (fifo1/n5,NULL) Multiple pin connections
EBox: m0-m0 [99435,146608..99505,146636] (n677,NULL) Multiple pin connections
EBox: m0-m0 [112155,149478..112294,149506] (n18026,NULL) Multiple pin connections
EBox: m0-m0 [60635,137830..60914,137858] (n17151,NULL) Multiple pin connections
EBox: m0-m0 [34525,123032..34874,123060] (mask_in[332],NULL) Multiple pin connections
EBox: m0-m0 [109165,135436..109235,135464] (din_rxc0[57],NULL) Multiple pin connections
EBox: m0-m0 [87276,138250..87415,138278] (n17883,NULL) Multiple pin connections
EBox: m0-m0 [70665,132664..70735,132692] (n3053,NULL) Multiple pin connections
EBox: m0-m0 [113275,79142..113414,79170] (fifo0/data_mem_29__0_,NULL) Multiple pin connections
EBox: m0-m0 [114485,65632..114555,65660] (fifo0/n10600,NULL) Multiple pin connections
EBox: m0-m0 [144515,146286..144585,146314] (fifo2/data_mem_772_,NULL) Multiple pin connections
EBox: m0-m0 [156745,161392..156884,161420] (fifo2/n3402,NULL) Multiple pin connections
EBox: m0-m0 [162316,212464..162525,212492] (fifo2/data_mem_2355_,NULL) Multiple pin connections
EBox: m0-m0 [127415,123088..127554,123116] (fifo2/n3559,NULL) Multiple pin connections
EBox: m1-m1 [71169,19929..71211,19971] (fifo1/n3,NULL) Multiple pin connections
EBox: m1-m1 [71169,20144..71211,20196] (fifo1/n3,NULL) Multiple pin connections
EBox: m1-m1 [49609,38283..49651,38325] (fifo1/n5,NULL) Multiple pin connections
EBox: m1-m1 [56119,60627..56161,60669] (fifo1/n5,NULL) Multiple pin connections
EBox: m1-m1 [90699,72597..90741,72639] (fifo0/n7265,NULL) Multiple pin connections
EBox: m1-m1 [90699,72760..90741,72812] (fifo0/n7265,NULL) Multiple pin connections
EBox: m1-m1 [98609,148407..98651,148449] (n10724,NULL) Multiple pin connections
EBox: m1-m1 [98609,148622..98651,148674] (n10724,NULL) Multiple pin connections
EBox: m1-m1 [71169,92547..71211,92589] (n10324,NULL) Multiple pin connections
EBox: m1-m1 [71169,92814..71211,92866] (n10324,NULL) Multiple pin connections
EBox: m1-m1 [86779,49334..86821,49386] (fifo0/n5104,NULL) Multiple pin connections
EBox: m1-m1 [86779,49455..86821,49497] (fifo0/n5104,NULL) Multiple pin connections
EBox: m1-m1 [95739,51849..95781,51891] (fifo0/n4728,NULL) Multiple pin connections
EBox: m1-m1 [95739,51960..95781,52012] (fifo0/n4728,NULL) Multiple pin connections
EBox: m1-m1 [75019,42273..75061,42315] (fifo1/n6104,NULL) Multiple pin connections
EBox: m1-m1 [75019,42546..75061,42789] (fifo1/n6104,NULL) Multiple pin connections
EBox: m1-m1 [51849,169953..51891,169995] (n7735,NULL) Multiple pin connections
EBox: m1-m1 [51849,170064..51891,170116] (n7735,NULL) Multiple pin connections
EBox: m1-m1 [71379,80577..71421,80619] (n7609,NULL) Multiple pin connections
EBox: m1-m1 [71379,80844..71421,80896] (n7609,NULL) Multiple pin connections
EBox: m1-m1 [56119,229526..56161,229578] (n3154,NULL) Multiple pin connections
EBox: m1-m1 [56119,229803..56161,229845] (n3154,NULL) Multiple pin connections
EBox: m1-m1 [83139,147609..83181,147651] (n1237,NULL) Multiple pin connections
EBox: m1-m1 [83139,147824..83181,147876] (n1237,NULL) Multiple pin connections
EBox: m1-m1 [98679,155589..98721,155631] (n1241,NULL) Multiple pin connections
EBox: m1-m1 [98679,155700..98721,155752] (n1241,NULL) Multiple pin connections
EBox: m1-m1 [58919,137235..58961,137277] (n3259,NULL) Multiple pin connections
EBox: m1-m1 [58919,137508..58961,137751] (n3259,NULL) Multiple pin connections
EBox: m1-m1 [99519,146811..99561,146853] (n677,NULL) Multiple pin connections
EBox: m1-m1 [92729,138831..92771,138873] (n687,NULL) Multiple pin connections
EBox: m1-m1 [92729,139098..92771,139150] (n687,NULL) Multiple pin connections
EBox: m1-m1 [99799,146534..99841,146586] (din_rxc0[35],NULL) Multiple pin connections
EBox: m1-m1 [99799,146811..99841,146853] (din_rxc0[35],NULL) Multiple pin connections
EBox: m1-m1 [84959,205863..85001,205905] (n3633,NULL) Multiple pin connections
EBox: m1-m1 [84959,206026..85001,206078] (n3633,NULL) Multiple pin connections
EBox: m1-m1 [112119,149205..112161,149247] (n18026,NULL) Multiple pin connections
EBox: m1-m1 [93009,138831..93051,138873] (din_rxc0[26],NULL) Multiple pin connections
EBox: m1-m1 [93009,138942..93051,138994] (din_rxc0[26],NULL) Multiple pin connections
EBox: m1-m1 [151319,136108..151361,136160] (fifo2/n5136,NULL) Multiple pin connections
EBox: m1-m1 [151319,136437..151361,136479] (fifo2/n5136,NULL) Multiple pin connections
EBox: m1-m1 [60529,138033..60571,138075] (n17151,NULL) Multiple pin connections
EBox: m1-m1 [65499,112497..65541,112539] (mask_in[411],NULL) Multiple pin connections
EBox: m1-m1 [65499,112608..65541,112660] (mask_in[411],NULL) Multiple pin connections
EBox: m1-m1 [158669,130574..158711,130626] (fifo2/n5277,NULL) Multiple pin connections
EBox: m1-m1 [158669,130851..158711,130893] (fifo2/n5277,NULL) Multiple pin connections
EBox: m1-m1 [74179,151074..74221,151317] (n17249,NULL) Multiple pin connections
EBox: m1-m1 [74319,150801..74361,150843] (n17249,NULL) Multiple pin connections
EBox: m1-m1 [22799,117285..22841,117327] (mask_in[213],NULL) Multiple pin connections
EBox: m1-m1 [22799,117396..22841,117448] (mask_in[213],NULL) Multiple pin connections
EBox: m1-m1 [34489,122871..34531,122913] (mask_in[332],NULL) Multiple pin connections
EBox: m1-m1 [130319,243369..130361,243411] (fifo2/n5348,NULL) Multiple pin connections
EBox: m1-m1 [130319,243532..130361,243584] (fifo2/n5348,NULL) Multiple pin connections
EBox: m1-m1 [109319,135639..109361,135681] (din_rxc0[57],NULL) Multiple pin connections
EBox: m1-m1 [81109,153669..81151,153762] (din_rxc0[5],NULL) Multiple pin connections
EBox: m1-m1 [81109,153993..81151,154035] (din_rxc0[5],NULL) Multiple pin connections
EBox: m1-m1 [87409,138033..87451,138075] (n17883,NULL) Multiple pin connections
EBox: m1-m1 [68019,155589..68061,155631] (mask_alu[202],NULL) Multiple pin connections
EBox: m1-m1 [68019,156063..68061,156261] (mask_alu[202],NULL) Multiple pin connections
EBox: m1-m1 [93919,45465..93961,45507] (fifo0/data_mem_30__43_,NULL) Multiple pin connections
EBox: m1-m1 [93919,45939..93961,46085] (fifo0/data_mem_30__43_,NULL) Multiple pin connections
EBox: m1-m1 [115969,244167..116011,244209] (fifo2/n5778,NULL) Multiple pin connections
EBox: m1-m1 [115969,244330..116011,244382] (fifo2/n5778,NULL) Multiple pin connections
EBox: m1-m1 [146769,94143..146811,94185] (fifo0/data_mem_12__63_,NULL) Multiple pin connections
EBox: m1-m1 [146769,94617..146811,94717] (fifo0/data_mem_12__63_,NULL) Multiple pin connections
EBox: m1-m1 [109739,98931..109781,98973] (fifo0/data_mem_4__12_,NULL) Multiple pin connections
EBox: m1-m1 [109739,99042..109781,99094] (fifo0/data_mem_4__12_,NULL) Multiple pin connections
EBox: m1-m1 [115899,102123..115941,102165] (fifo0/data_mem_19__9_,NULL) Multiple pin connections
EBox: m1-m1 [115899,102597..115941,102847] (fifo0/data_mem_19__9_,NULL) Multiple pin connections
EBox: m1-m1 [70819,132447..70861,132489] (n3053,NULL) Multiple pin connections
EBox: m1-m1 [113239,78981..113281,79023] (fifo0/data_mem_29__0_,NULL) Multiple pin connections
EBox: m1-m1 [114429,65415..114471,65457] (fifo0/n10600,NULL) Multiple pin connections
EBox: m1-m1 [114219,69405..114261,69447] (fifo0/n7600,NULL) Multiple pin connections
EBox: m1-m1 [114219,69568..114261,69620] (fifo0/n7600,NULL) Multiple pin connections
EBox: m1-m1 [55279,65415..55321,65457] (fifo1/data_mem_510_,NULL) Multiple pin connections
EBox: m1-m1 [55279,65682..55321,65734] (fifo1/data_mem_510_,NULL) Multiple pin connections
EBox: m1-m1 [52129,17535..52171,17577] (fifo1/data_mem_2197_,NULL) Multiple pin connections
EBox: m1-m1 [52129,18009..52171,18103] (fifo1/data_mem_2197_,NULL) Multiple pin connections
EBox: m1-m1 [68299,62223..68341,62265] (fifo1/data_mem_1248_,NULL) Multiple pin connections
EBox: m1-m1 [68299,62697..68341,62797] (fifo1/data_mem_1248_,NULL) Multiple pin connections
EBox: m1-m1 [52479,23919..52521,23961] (fifo1/data_mem_1698_,NULL) Multiple pin connections
EBox: m1-m1 [52479,24030..52521,24082] (fifo1/data_mem_1698_,NULL) Multiple pin connections
EBox: m1-m1 [35189,12747..35231,12789] (fifo1/data_mem_1424_,NULL) Multiple pin connections
EBox: m1-m1 [35189,12910..35231,12962] (fifo1/data_mem_1424_,NULL) Multiple pin connections
EBox: m1-m1 [44779,59031..44821,59073] (fifo1/n1859,NULL) Multiple pin connections
EBox: m1-m1 [44779,59142..44821,59194] (fifo1/n1859,NULL) Multiple pin connections
EBox: m1-m1 [72359,41475..72401,41517] (fifo1/data_mem_1892_,NULL) Multiple pin connections
EBox: m1-m1 [72359,41949..72401,42147] (fifo1/data_mem_1892_,NULL) Multiple pin connections
EBox: m1-m1 [57029,70203..57071,70245] (fifo1/data_mem_2163_,NULL) Multiple pin connections
EBox: m1-m1 [57029,70314..57071,70366] (fifo1/data_mem_2163_,NULL) Multiple pin connections
EBox: m1-m1 [39389,15141..39431,15183] (fifo1/data_mem_2125_,NULL) Multiple pin connections
EBox: m1-m1 [39389,15414..39431,15507] (fifo1/data_mem_2125_,NULL) Multiple pin connections
EBox: m1-m1 [20349,35889..20391,35931] (fifo1/data_mem_1508_,NULL) Multiple pin connections
EBox: m1-m1 [20349,36363..20391,36509] (fifo1/data_mem_1508_,NULL) Multiple pin connections
EBox: m1-m1 [11809,35091..11851,35133] (fifo1/data_mem_2228_,NULL) Multiple pin connections
EBox: m1-m1 [11809,35565..11851,35966] (fifo1/data_mem_2228_,NULL) Multiple pin connections
EBox: m1-m1 [70959,19929..71001,19971] (fifo1/n1776,NULL) Multiple pin connections
EBox: m1-m1 [70959,20144..71001,20196] (fifo1/n1776,NULL) Multiple pin connections
EBox: m1-m1 [22029,69405..22071,69447] (fifo1/n1862,NULL) Multiple pin connections
EBox: m1-m1 [22029,69568..22071,69620] (fifo1/n1862,NULL) Multiple pin connections
EBox: m1-m1 [16779,42273..16821,42315] (fifo1/n1801,NULL) Multiple pin connections
EBox: m1-m1 [16779,42546..16821,42893] (fifo1/n1801,NULL) Multiple pin connections
EBox: m1-m1 [189889,243890..189931,243942] (fifo2/n5946,NULL) Multiple pin connections
EBox: m1-m1 [189889,244167..189931,244209] (fifo2/n5946,NULL) Multiple pin connections
EBox: m1-m1 [158739,214641..158781,214683] (fifo2/n4711,NULL) Multiple pin connections
EBox: m1-m1 [158879,214317..158921,214410] (fifo2/n4711,NULL) Multiple pin connections
EBox: m1-m1 [102599,245763..102641,245805] (fifo2/n4947,NULL) Multiple pin connections
EBox: m1-m1 [102599,245926..102641,245978] (fifo2/n4947,NULL) Multiple pin connections
EBox: m1-m1 [143619,126063..143661,126105] (fifo2/n5070,NULL) Multiple pin connections
EBox: m1-m1 [143619,126226..143661,126278] (fifo2/n5070,NULL) Multiple pin connections
EBox: m1-m1 [150829,206661..150871,206703] (fifo2/data_mem_2042_,NULL) Multiple pin connections
EBox: m1-m1 [150829,206976..150871,207044] (fifo2/data_mem_2042_,NULL) Multiple pin connections
EBox: m1-m1 [116599,212247..116641,212289] (fifo2/data_mem_2085_,NULL) Multiple pin connections
EBox: m1-m1 [116599,212410..116641,212462] (fifo2/data_mem_2085_,NULL) Multiple pin connections
EBox: m1-m1 [144459,146013..144501,146055] (fifo2/data_mem_772_,NULL) Multiple pin connections
EBox: m1-m1 [22589,35363..22631,35931] (fifo1/n2473,NULL) Multiple pin connections
EBox: m1-m1 [22589,36687..22631,36729] (fifo1/n2473,NULL) Multiple pin connections
EBox: m1-m1 [190449,169155..190491,169197] (fifo2/data_mem_1877_,NULL) Multiple pin connections
EBox: m1-m1 [190449,169318..190491,169370] (fifo2/data_mem_1877_,NULL) Multiple pin connections
EBox: m1-m1 [163569,240975..163611,241017] (fifo2/data_mem_2884_,NULL) Multiple pin connections
EBox: m1-m1 [163569,241190..163611,241242] (fifo2/data_mem_2884_,NULL) Multiple pin connections
EBox: m1-m1 [125209,217035..125251,217077] (fifo2/data_mem_3727_,NULL) Multiple pin connections
EBox: m1-m1 [125209,217146..125251,217198] (fifo2/data_mem_3727_,NULL) Multiple pin connections
EBox: m1-m1 [156709,161175..156751,161217] (fifo2/n3402,NULL) Multiple pin connections
EBox: m1-m1 [154749,188984..154791,189036] (fifo2/addr_wr[1],NULL) Multiple pin connections
EBox: m1-m1 [154749,189105..154791,189147] (fifo2/addr_wr[1],NULL) Multiple pin connections
EBox: m1-m1 [166159,185913..166201,185955] (fifo2/data_mem_39_,NULL) Multiple pin connections
EBox: m1-m1 [166159,186186..166201,186429] (fifo2/data_mem_39_,NULL) Multiple pin connections
EBox: m1-m1 [127099,193893..127141,193935] (fifo2/data_mem_1542_,NULL) Multiple pin connections
EBox: m1-m1 [127099,194004..127141,194056] (fifo2/data_mem_1542_,NULL) Multiple pin connections
EBox: m1-m1 [107219,59031..107261,59073] (fifo0/n2215,NULL) Multiple pin connections
EBox: m1-m1 [107219,59552..107261,59604] (fifo0/n2215,NULL) Multiple pin connections
EBox: m1-m1 [144389,222621..144431,222663] (fifo2/data_mem_819_,NULL) Multiple pin connections
EBox: m1-m1 [144389,222940..144431,222992] (fifo2/data_mem_819_,NULL) Multiple pin connections
EBox: m1-m1 [162519,212247..162561,212289] (fifo2/data_mem_2355_,NULL) Multiple pin connections
EBox: m1-m1 [157409,200277..157451,200319] (fifo2/data_mem_445_,NULL) Multiple pin connections
EBox: m1-m1 [157409,200746..157451,200798] (fifo2/data_mem_445_,NULL) Multiple pin connections
EBox: m1-m1 [127379,122871..127421,122913] (fifo2/n3559,NULL) Multiple pin connections
EBox: m1-m1 [156499,161175..156541,161217] (fifo2/n3414,NULL) Multiple pin connections
EBox: m1-m1 [156499,161448..156541,162131] (fifo2/n3414,NULL) Multiple pin connections
EBox: m1-m1 [38339,96260..38381,96312] (n9917,NULL) Multiple pin connections
EBox: m1-m1 [38339,96537..38381,96579] (n9917,NULL) Multiple pin connections
EBox: m1-m1 [130669,23642..130711,23694] (fifo0/n2826,NULL) Multiple pin connections
EBox: m1-m1 [130669,23919..130711,23961] (fifo0/n2826,NULL) Multiple pin connections
EBox: m1-m1 [50589,209853..50631,209895] (mask_alu[764],NULL) Multiple pin connections
EBox: m1-m1 [50589,210126..50631,210219] (mask_alu[764],NULL) Multiple pin connections
EBox: m1-m1 [15169,192297..15211,192339] (check_ecc_alu0/n1907,NULL) Multiple pin connections
EBox: m1-m1 [15169,192460..15211,192512] (check_ecc_alu0/n1907,NULL) Multiple pin connections

end full chip DRC detailed report


Total Wire Length =                    560703 micron
Total Number of Contacts =             523766
Total Number of Wires =                401403
Total Number of PtConns =              7602
Total Number of Routed Wires =       401403
Total Routed Wire Length =           560337 micron
Total Number of Routed Contacts =       523766
        Layer          m0 :       5320 micron
        Layer          m1 :      17021 micron
        Layer          m2 :     132258 micron
        Layer          m3 :     158184 micron
        Layer          m4 :      90903 micron
        Layer          m5 :      37537 micron
        Layer          m6 :      50168 micron
        Layer          m7 :      56604 micron
        Layer          m8 :      12708 micron
        Layer          m9 :          0 micron
        Layer         tm1 :          0 micron
        Layer          c4 :          0 micron
        Via         VIA7F :        194
        Via      VIA7F_DA :        225
        Via      VIA7F_DC :       1719
        Via       VIA6A44 :        288
        Via    VIA6A44_DA :        122
        Via    VIA6A44_DB :        323
        Via    VIA6A44_DC :      26408
        Via      VIA5B_DA :        207
        Via      VIA5B_DB :          5
        Via      VIA5B_DC :      24065
        Via   VIA5B_44_DA :          1
        Via   VIA5B_44_DC :        103
        Via   VIA4A_32_DA :        147
        Via   VIA4A_32_DB :         11
        Via   VIA4A_32_DC :      30321
        Via      VIA4C_DC :        486
        Via         VIA3S :          2
        Via         VIA3O :          3
        Via      VIA3C_DB :          1
        Via      VIA3C_DC :        962
        Via   VIA3C_32_DC :      55074
        Via         VIA2A :          9
        Via         VIA2O :         17
        Via      VIA2A_DB :       1574
        Via      VIA2A_DC :     160642
        Via      VIA2C_DA :          1
        Via      VIA2C_DB :         93
        Via      VIA2C_DC :       3624
        Via         VIA1A :         54
        Via         VIA1F :       1798
        Via      VIA1F_PG :          1
        Via      VIA1A_DA :       6176
        Via      VIA1A_DB :       1416
        Via      VIA1A_DC :     182815
        Via        VIA0AX :      18292
        Via        VIA0CX :       1115
        Via         VIA0A :       5453
        Via         VIA0B :         19

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 94.80% (496521 / 523766 vias)
 
    Layer v0         =  0.00% (0      / 24879   vias)
        Un-optimized = 100.00% (24879   vias)
    Layer v1         = 99.04% (190407 / 192260  vias)
        Weight 30    = 95.09% (182815  vias)
        Weight 10    =  3.95% (7592    vias)
        Un-optimized =  0.96% (1853    vias)
    Layer v2         = 99.98% (165934 / 165960  vias)
        Weight 30    = 98.98% (164266  vias)
        Weight 10    =  1.01% (1668    vias)
        Un-optimized =  0.02% (26      vias)
    Layer v3         = 99.99% (56037  / 56042   vias)
        Weight 30    = 99.99% (56036   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.01% (5       vias)
    Layer v4         = 100.00% (30965  / 30965   vias)
        Weight 30    = 99.49% (30807   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v5         = 100.00% (24381  / 24381   vias)
        Weight 30    = 99.13% (24168   vias)
        Weight 10    =  0.87% (213     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v6         = 98.94% (26853  / 27141   vias)
        Weight 30    = 97.30% (26408   vias)
        Weight 10    =  1.64% (445     vias)
        Un-optimized =  1.06% (288     vias)
    Layer v7         = 90.93% (1944   / 2138    vias)
        Weight 30    = 80.40% (1719    vias)
        Weight 10    = 10.52% (225     vias)
        Un-optimized =  9.07% (194     vias)
 
  Total double via conversion rate    =  0.00% (0 / 523766 vias)
 
    Layer v0         =  0.00% (0      / 24879   vias)
    Layer v1         =  0.00% (0      / 192260  vias)
    Layer v2         =  0.00% (0      / 165960  vias)
    Layer v3         =  0.00% (0      / 56042   vias)
    Layer v4         =  0.00% (0      / 30965   vias)
    Layer v5         =  0.00% (0      / 24381   vias)
    Layer v6         =  0.00% (0      / 27141   vias)
    Layer v7         =  0.00% (0      / 2138    vias)
 
  The optimized via conversion rate based on total routed via count = 94.80% (496521 / 523766 vias)
 
    Layer v0         =  0.00% (0      / 24879   vias)
        Un-optimized = 100.00% (24879   vias)
    Layer v1         = 99.04% (190407 / 192260  vias)
        Weight 30    = 95.09% (182815  vias)
        Weight 10    =  3.95% (7592    vias)
        Un-optimized =  0.96% (1853    vias)
    Layer v2         = 99.98% (165934 / 165960  vias)
        Weight 30    = 98.98% (164266  vias)
        Weight 10    =  1.01% (1668    vias)
        Un-optimized =  0.02% (26      vias)
    Layer v3         = 99.99% (56037  / 56042   vias)
        Weight 30    = 99.99% (56036   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.01% (5       vias)
    Layer v4         = 100.00% (30965  / 30965   vias)
        Weight 30    = 99.49% (30807   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v5         = 100.00% (24381  / 24381   vias)
        Weight 30    = 99.13% (24168   vias)
        Weight 10    =  0.87% (213     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v6         = 98.94% (26853  / 27141   vias)
        Weight 30    = 97.30% (26408   vias)
        Weight 10    =  1.64% (445     vias)
        Un-optimized =  1.06% (288     vias)
    Layer v7         = 90.93% (1944   / 2138    vias)
        Weight 30    = 80.40% (1719    vias)
        Weight 10    = 10.52% (225     vias)
        Un-optimized =  9.07% (194     vias)
 


Verify Summary:

Total number of nets = 59427, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 163
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

==>INFORMATION: P_source_if_exists: verify_zrt_route.tcl : END Tue Mar 31 05:55:04 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:36 hrs : CPU RUNTIME in (hh:mm:ss) : 00:01:08 hrs : MEMORY : 4629504 KB
#INFO-MSG==>  Time to run substep verify_zrt_route in (hh:mm:ss) : 00:00:36 hrs
#INFO-MSG==>  Executing substep derive_pg
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/derive_pg.tcl : START Tue Mar 31 05:55:05 MST 2015
Information: connected 0 power ports and 0 ground ports
==>INFORMATION: P_source_if_exists: derive_pg.tcl : END Tue Mar 31 05:55:07 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:01 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:01 hrs : MEMORY : 4629504 KB
#INFO-MSG==>  Time to run substep derive_pg in (hh:mm:ss) : 00:00:02 hrs
#INFO-MSG==>  Executing substep check_route
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/dot3/d04/check_route.tcl : START Tue Mar 31 05:55:07 MST 2015
#INFO-MSG==>   Checking for cell overlap 
0
#INFO-MSG==>   There is no overlapped cells 
#INFO-MSG==>   Done: Checking for cell overlap 
#INFO-MSG==>  CHECK_ROUTE.tcl: dont_use cells except clock cells
#INFO-MSG==>  Checking cells in the design...
#ERROR-MSG==>  check_ecc_alu0/U1176 is a dont_use cell found in design: d04xnk04yd0e5
#ERROR-MSG==>  check_ecc_alu0/U1555 is a dont_use cell found in design: d04xnk04yd0e5
#ERROR-MSG==>  check_ecc_alu0/U1310 is a dont_use cell found in design: d04xnk04yd0e5
#ERROR-MSG==>  U13716 is a dont_use cell found in design: d04xnk04yd0e5
#ERROR-MSG==>  U18673 is a dont_use cell found in design: d04xnk04yd0e5
#ERROR-MSG==>  U18110 is a dont_use cell found in design: d04xnk04yd0e5
#ERROR-MSG==>  U16797 is a dont_use cell found in design: d04xnk04yd0e5
#ERROR-MSG==>  U13925 is a dont_use cell found in design: d04xnk04yd0e5
#ERROR-MSG==>  U17544 is a dont_use cell found in design: d04xnk04yd0e5
#ERROR-MSG==>  U21973 is a dont_use cell found in design: d04xnk04yd0e5
#ERROR-MSG==>  10 dont_use cells found in your design
#INFO-MSG==>  Done: Checking cells in the design...
#INFO-MSG==>  Check if there are any shorts or opens on power/ground nets
#WARNING-MSG==>   Power/Ground net has floating
                Please review the verify_lvs reports for more information
#INFO-MSG==>  Done: Check if there are any shorts or opens on power/ground nets
#INFO-MSG==>  Checking the max routing layer...
#WARNING-MSG==>  INTEL_MAX_ROUTING_LAYER is set to m8, but m0 layer routing exist in the design.
#INFO-MSG==>  Done: Checking the max routing layer
==>INFORMATION: P_source_if_exists: check_route.tcl : END Tue Mar 31 05:56:34 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:01:27 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:51 hrs : MEMORY : 5459592 KB
#INFO-MSG==>  Time to run substep check_route in (hh:mm:ss) : 00:01:27 hrs
#INFO-MSG==>  Executing substep change_names
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/common/change_names.tcl : START Tue Mar 31 05:56:35 MST 2015
==>INFORMATION: Running default verilog rule , check log file ./logs/post_route.change_names.log
==>INFORMATION: Running name rule 'standard_netnames_verilog', check log file ./logs/post_route.change_names.log
==>INFORMATION: P_source_if_exists: change_names.tcl : END Tue Mar 31 05:56:48 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:14 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:11 hrs : MEMORY : 5459592 KB
#INFO-MSG==>  Time to run substep change_names in (hh:mm:ss) : 00:00:14 hrs
#INFO-MSG==>  Time to run step post_route in (hh:mm:ss) : 00:57:53 hrs
#INFO-MSG==>  Saving design fdkex ...
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named fdkex. (UIG-5)
==>INFORMATION: Generating all_violators report...
==>INFORMATION: Generating timing_setup report...
==>INFORMATION: Generating timing_hold report...
==>INFORMATION: Generating qor report...
==>INFORMATION: Generating threshold_voltage_group report...
==>INFORMATION: Generating logic_levels report...
==>INFORMATION: Generating vars report...
==>INFORMATION: Generating physical report...
==>INFORMATION: Generating lvs report...
#INFO-MSG==>  Runtime for reports: 4.25 minutes
==>INFORMATION: Generating an output verilog_pg
Generating description for top level cell.
Processing module check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137
Processing module fifo_width_data137
Processing module fifo_width_data72_0
Processing module fifo_width_data72_1
Processing module fdkex
Elapsed =    0:00:07, CPU =    0:00:04
Write verilog completed successfully.
==>INFORMATION: Output file: outputs/fdkex.post_route_lvs.vg
==>INFORMATION: Generating an output oas
All the options are reset to default value
Warning: write_stream will always output the first same name cell. (MWSTRM-035)
The layer map file </p/fdk/fdk73/builds/pdk733_r1.7/apr/icc//1273Milkyway2GdsLayerMap> specified through -map_layer is used during stream out!
Outputting Cell d04cgc01nd0b0.CEL
Outputting Cell d04cgc01nd0c0.CEL
Outputting Cell d04gbf00nd0b0.CEL
Outputting Cell d04gbf00nd0c0.CEL
Outputting Cell d04cgc01nd0d0.CEL
Outputting Cell d04gbf00nd0d0.CEL
Outputting Cell d04cgc01nd0e0.CEL
Outputting Cell d04gbf10nd0c0.CEL
Outputting Cell d04cab11nn0b0.CEL
Outputting Cell d04cak01nd0d0.CEL
Outputting Cell d04gbf00nd0e0.CEL
Outputting Cell d04cgc01nd0f0.CEL
Outputting Cell d04gbf10nd0d0.CEL
Outputting Cell d04gbf00nd0f0.CEL
Outputting Cell d04cgc01nd0g0.CEL
Outputting Cell d04cab13nn0b0.CEL
Outputting Cell d04gbf00nd0b5.CEL
Outputting Cell d04gbf00nd0g0.CEL
Outputting Cell d04gbf10nd0f0.CEL
Outputting Cell d04cgc01nd0h0.CEL
Outputting Cell d04bfn00ld0b0.CEL
Outputting Cell d04can03nd0b0.CEL
Outputting Cell d04gbf00nd0h0.CEL
Outputting Cell d04gbf00nd0c5.CEL
Outputting Cell d04cgc01nd0i0.CEL
Outputting Cell d04gbf10nd0g0.CEL
Outputting Cell d04bfn00ld0c0.CEL
Outputting Cell d04nab02ld0d3.CEL
Outputting Cell d04gbf00nd0d5.CEL
Outputting Cell d04cgc01nd0j0.CEL
Outputting Cell d04gbf10nd0h0.CEL
Outputting Cell d04gbf00nd0i0.CEL
Outputting Cell d04bfn00ld0b3.CEL
Outputting Cell d04gbf00nd0e5.CEL
Outputting Cell d04gbf30nd0b5.CEL
Outputting Cell d04gbf10nd0d5.CEL
Outputting Cell d04gbf00nd0j0.CEL
Outputting Cell d04nab02nd0g0.CEL
Outputting Cell d04cak01ln0b0.CEL
Outputting Cell d04cak01nd0c7.CEL
Outputting Cell d04nab02nd0d3.CEL
Outputting Cell d04gbf00nd0f5.CEL
Outputting Cell d04bfn00ld0b4.CEL
Outputting Cell d04cak01nd0f5.CEL
Outputting Cell d04bfn00nd0b3.CEL
Outputting Cell d04can03ld0c5.CEL
Outputting Cell d04gbf10nd0f5.CEL
Outputting Cell d04gbf00nd0l0.CEL
Outputting Cell d04gbf00nd0g5.CEL
Outputting Cell d04cak01ln0c0.CEL
Outputting Cell d04nab02ld0f5.CEL
Outputting Cell d04cak01nn0b0.CEL
Outputting Cell d04can03nd0b5.CEL
Outputting Cell d04bfn00ld0h0.CEL
Outputting Cell d04gbf00nd0h5.CEL
Outputting Cell d04gbf30nd0e5.CEL
Outputting Cell d04bfn00ld0c5.CEL
Outputting Cell d04bfn00nd0b4.CEL
Outputting Cell d04nab02ln0b0.CEL
Outputting Cell d04bfn00ld0i0.CEL
Outputting Cell d04can03ld0c7.CEL
Outputting Cell d04cak02nn0b0.CEL
Outputting Cell d04cak01nn0c0.CEL
Outputting Cell d04gbf00nd0i5.CEL
Outputting Cell d04gbf20nd0l0.CEL
Outputting Cell d04bfn00ld0c7.CEL
Outputting Cell d04cak01nd0i5.CEL
Outputting Cell d04cak02nn0c0.CEL
Outputting Cell d04bfn00nd0c5.CEL
Outputting Cell d04gbf00nd0j5.CEL
Outputting Cell d04nab02nd0f5.CEL
Outputting Cell d04can03nd0c7.CEL
Outputting Cell d04bfn00nd0i0.CEL
Outputting Cell d04nab02nn0b0.CEL
Outputting Cell d04cak04nn0b0.CEL
Outputting Cell d04cab11yn0b0.CEL
Outputting Cell d04bfn00ld0k0.CEL
Outputting Cell d04cob13nd0b5.CEL
Outputting Cell d04bfn00nd0c7.CEL
Outputting Cell d04nab02nn0c0.CEL
Outputting Cell d04cak01nn0f0.CEL
Outputting Cell d04cab11yn0c0.CEL
Outputting Cell d04can03ln0c0.CEL
Outputting Cell d04can03nn0b0.CEL
Outputting Cell d04nab02nn0d0.CEL
Outputting Cell d04cak01nn0b5.CEL
Outputting Cell d04cab13yn0b0.CEL
Outputting Cell d04bfn00ln0c0.CEL
Outputting Cell d04qbf00nd0h0.CEL
Outputting Cell d04cak01wd0b7.CEL
Outputting Cell d04cab13yn0c0.CEL
Outputting Cell d04can03nn0c0.CEL
Outputting Cell d04cob11nn0b0.CEL
Outputting Cell d04nan02nd0c0.CEL
Outputting Cell d04bfn00nn0b0.CEL
Outputting Cell d04bfn00ln0d0.CEL
Outputting Cell d04can03nn0d0.CEL
Outputting Cell d04can03wd0b3.CEL
Outputting Cell d04nab02nn0f0.CEL
Outputting Cell d04can03ln0a5.CEL
Outputting Cell d04cob11nn0c0.CEL
Outputting Cell d04bfn00nn0c0.CEL
Outputting Cell d04cak01yd0c5.CEL
Outputting Cell d04nan02ld0c3.CEL
Outputting Cell d04cab13yn0d0.CEL
Outputting Cell d04nan02nd0d0.CEL
Outputting Cell d04bfn00yd0b0.CEL
Outputting Cell d04bfn00ld0o0.CEL
Outputting Cell d04bfn00nn0d0.CEL
Outputting Cell d04bfn00ln0a5.CEL
Outputting Cell d04bfn00ln0f0.CEL
Outputting Cell d04cob13nn0b0.CEL
Outputting Cell d04ann02ld0d3.CEL
Outputting Cell d04kak01nn0b0.CEL
Outputting Cell d04bfn00wd0b3.CEL
Outputting Cell d04cak01yd0b7.CEL
Outputting Cell d04can03ln0b5.CEL
Outputting Cell d04nan02ld0b5.CEL
Outputting Cell d04bfn00yd0c0.CEL
Outputting Cell d04nab02yd0g0.CEL
Outputting Cell d04cob13nn0c0.CEL
Outputting Cell d04can03nn0a5.CEL
Outputting Cell d04cak01yd0c7.CEL
Outputting Cell d04can16nn0b0.CEL
Outputting Cell d04bfn00nn0e0.CEL
Outputting Cell d04nab02yd0d3.CEL
Outputting Cell d04nan03nd0e0.CEL
Outputting Cell d04cak01wn0b0.CEL
Outputting Cell d04bfn00wd0a5.CEL
Outputting Cell d04can03yd0b3.CEL
Outputting Cell d04can03wd0b5.CEL
Outputting Cell d04cab13yn0f0.CEL
Outputting Cell d04nan02nd0c3.CEL
Outputting Cell d04bfn00nn0a5.CEL
Outputting Cell d04cob13nn0d0.CEL
Outputting Cell d04bfn00nn0f0.CEL
Outputting Cell d04can03nn0b5.CEL
Outputting Cell d04cak01yd0f5.CEL
Outputting Cell d04can03wd0c5.CEL
Outputting Cell d04bfn00wd0b5.CEL
Outputting Cell d04ann02nd0d3.CEL
Outputting Cell d04nan02nd0b5.CEL
Outputting Cell d04nan02ld0b7.CEL
Outputting Cell d04nab02yd0i0.CEL
Outputting Cell d04cak01yn0b0.CEL
Outputting Cell d04qna03nd0d0.CEL
Outputting Cell d04bfn00yd0a5.CEL
Outputting Cell d04can03yd0b5.CEL
Outputting Cell d04con01ld0c5.CEL
Outputting Cell d04nan02nd0b6.CEL
Outputting Cell d04nab02wd0f5.CEL
Outputting Cell d04bfn00yd0b4.CEL
Outputting Cell d04bfn00wd0h0.CEL
Outputting Cell d04bfn00wd0c5.CEL
Outputting Cell d04bfn00nn0b5.CEL
Outputting Cell d04nan02nd0h0.CEL
Outputting Cell d04ann04ld0b7.CEL
Outputting Cell d04nan04ld0b7.CEL
Outputting Cell d04nab02wn0b0.CEL
Outputting Cell d04bfn00wd0i0.CEL
Outputting Cell d04can03wd0c7.CEL
Outputting Cell d04qbf00nd0o0.CEL
Outputting Cell d04cak01yn0c0.CEL
Outputting Cell d04con01nd0b5.CEL
Outputting Cell d04can03nn0b7.CEL
Outputting Cell d04can03yd0c5.CEL
Outputting Cell d04bfn00yd0b5.CEL
Outputting Cell d04bfn00nn0c5.CEL
Outputting Cell d04ann02nd0b7.CEL
Outputting Cell d04nan02nd0b7.CEL
Outputting Cell d04bfn00wd0c7.CEL
Outputting Cell d04cak01yd0i5.CEL
Outputting Cell d04ann04nd0c5.CEL
Outputting Cell d04nab02wn0c0.CEL
Outputting Cell d04con01ld0c7.CEL
Outputting Cell d04bfn00yd0h0.CEL
Outputting Cell d04cak01yn0d0.CEL
Outputting Cell d04cak02yn0c0.CEL
Outputting Cell d04nab02yd0f5.CEL
Outputting Cell d04con01nd0c5.CEL
Outputting Cell d04nan03nd0b7.CEL
Outputting Cell d04bfn00yd0c5.CEL
Outputting Cell d04nan04ld0c7.CEL
Outputting Cell d04nan02nd0c7.CEL
Outputting Cell d04nab02wn0d0.CEL
Outputting Cell d04nan02ln0c0.CEL
Outputting Cell d04bfn00yd0i0.CEL
Outputting Cell d04can03wn0b0.CEL
Outputting Cell d04nan04nd0b7.CEL
Outputting Cell d04nan04ld0d7.CEL
Outputting Cell d04nab02yn0b0.CEL
Outputting Cell d04nab03yd0f5.CEL
Outputting Cell d04con01ld0d7.CEL
Outputting Cell d04can16nn0b5.CEL
Outputting Cell d04cak04yn0b0.CEL
Outputting Cell d04cob13yd0b5.CEL
Outputting Cell d04ann02ln0c0.CEL
Outputting Cell d04inn00ld0b5.CEL
Outputting Cell d04con03nd0b5.CEL
Outputting Cell d04fky00ld0b0.CEL
Outputting Cell d04ann04nd0b7.CEL
Outputting Cell d04ann03ln0b0.CEL
Outputting Cell d04nan04nd0i0.CEL
Outputting Cell d04nab02yn0c0.CEL
Outputting Cell d04cak01yn0f0.CEL
Outputting Cell d04nan02ln0d0.CEL
Outputting Cell d04bfn00yd0c7.CEL
Outputting Cell d04nob02ln0b0.CEL
Outputting Cell d04con01nd0c7.CEL
Outputting Cell d04oan01nn0b0.CEL
Outputting Cell d04nan02wd0c0.CEL
Outputting Cell d04nak24ln0c0.CEL
Outputting Cell d04ann02nn0b0.CEL
Outputting Cell d04nak24ld0f7.CEL
Outputting Cell d04cob11yd0c7.CEL
Outputting Cell d04bfn00yd0k0.CEL
Outputting Cell d04nab02yn0d0.CEL
Outputting Cell d04nan02nn0c0.CEL
Outputting Cell d04cak01yn0b5.CEL
Outputting Cell d04fyj03ld0b0.CEL
Outputting Cell d04nan04nd0d7.CEL
Outputting Cell d04ann02nd0f7.CEL
Outputting Cell d04ann04nd0d7.CEL
Outputting Cell d04con01ln0c0.CEL
Outputting Cell d04nab03yn0c0.CEL
Outputting Cell d04nob03ln0b0.CEL
Outputting Cell d04qna02nd0c7.CEL
Outputting Cell d04can03yn0b0.CEL
Outputting Cell d04bfn00wn0c0.CEL
Outputting Cell d04ann02ln0b3.CEL
Outputting Cell d04nan02wd0d0.CEL
Outputting Cell d04ann02nn0c0.CEL
Outputting Cell d04fky00nd0b0.CEL
Outputting Cell d04cob11yd0d7.CEL
Outputting Cell d04nan02nn0d0.CEL
Outputting Cell d04nob02nn0b0.CEL
Outputting Cell d04fyj03ld0c0.CEL
Outputting Cell d04kak01wn0b0.CEL
Outputting Cell d04ann02nn0d0.CEL
Outputting Cell d04ann02ln0a5.CEL
Outputting Cell d04nan02yd0c0.CEL
Outputting Cell d04can03yn0c0.CEL
Outputting Cell d04bfn00yn0b0.CEL
Outputting Cell d04con03ln0b0.CEL
Outputting Cell d04ann02ln0b4.CEL
Outputting Cell d04cob11yn0b0.CEL
Outputting Cell d04nan04ln0d0.CEL
Outputting Cell d04nan02wd0e0.CEL
Outputting Cell d04inn00nd0c5.CEL
Outputting Cell d04nab02wn0b5.CEL
Outputting Cell d04nab03yd0i5.CEL
Outputting Cell d04con03nd0c7.CEL
Outputting Cell d04bfn11wn0b0.CEL
Outputting Cell d04nak24nn0c0.CEL
Outputting Cell d04nab02yn0f0.CEL
Outputting Cell d04con03nd0d7.CEL
Outputting Cell d04nan02ln0b5.CEL
Outputting Cell d04fyj03nd0b0.CEL
Outputting Cell d04nan03nn0d0.CEL
Outputting Cell d04fky00ld0a5.CEL
Outputting Cell d04ann02ln0b5.CEL
Outputting Cell d04can03wn0a5.CEL
Outputting Cell d04oan01ln0b5.CEL
Outputting Cell d04con01nn0c0.CEL
Outputting Cell d04cob11yn0c0.CEL
Outputting Cell d04con02nn0b0.CEL
Outputting Cell d04bfn00yn0c0.CEL
Outputting Cell d04nan02yd0d0.CEL
Outputting Cell d04can03yn0d0.CEL
Outputting Cell d04nan02wd0c3.CEL
Outputting Cell d04ann02nn0b3.CEL
Outputting Cell d04nob02nn0c0.CEL
Outputting Cell d04nan04nn0c0.CEL
Outputting Cell d04aon03nn0c0.CEL
Outputting Cell d04bfn11wn0c0.CEL
Outputting Cell d04bfn12wn0b0.CEL
Outputting Cell d04can03wn0b4.CEL
Outputting Cell d04non02ld0c0.CEL
Outputting Cell d04nak24nn0d0.CEL
Outputting Cell d04nan02yd0e0.CEL
Outputting Cell d04cob13yn0b0.CEL
Outputting Cell d04con01nn0d0.CEL
Outputting Cell d04bfn00wn0a5.CEL
Outputting Cell d04fyj03nd0c0.CEL
Outputting Cell d04bfn00yn0d0.CEL
Outputting Cell d04con03nn0b0.CEL
Outputting Cell d04ann02nn0a5.CEL
Outputting Cell d04bfn00wn0f0.CEL
Outputting Cell d04kak01yn0b0.CEL
Outputting Cell d04nan03yd0d0.CEL
Outputting Cell d04nab02yn0b5.CEL
Outputting Cell d04con02nn0c0.CEL
Outputting Cell d04can03yn0e0.CEL
Outputting Cell d04nan02ln0b6.CEL
Outputting Cell d04non02ld0d0.CEL
Outputting Cell d04ann02ln0b6.CEL
Outputting Cell d04can03yn0b3.CEL
Outputting Cell d04ann02nn0b4.CEL
Outputting Cell d04mbn22nn0d0.CEL
Outputting Cell d04nan04nn0d0.CEL
Outputting Cell d04can03wn0b5.CEL
Outputting Cell d04aon03ln0a5.CEL
Outputting Cell d04bfn12wn0c0.CEL
Outputting Cell d04bfn13wn0b0.CEL
Outputting Cell d04nan02wd0b5.CEL
Outputting Cell d04nab03yn0f0.CEL
Outputting Cell d04cak04yn0b5.CEL
Outputting Cell d04cob13yn0c0.CEL
Outputting Cell d04inn00ld0f7.CEL
Outputting Cell d04nob02ln0b5.CEL
Outputting Cell d04nan04nn0e0.CEL
Outputting Cell d04can03yn0a5.CEL
Outputting Cell d04ann02nn0b5.CEL
Outputting Cell d04nan02nn0b5.CEL
Outputting Cell d04ann03nn0a5.CEL
Outputting Cell d04con02nn0d0.CEL
Outputting Cell d04con03nn0c0.CEL
Outputting Cell d04bfn00yn0e0.CEL
Outputting Cell d04bfn00yd0o0.CEL
Outputting Cell d04nan02yd0c3.CEL
Outputting Cell d04nan02yd0f0.CEL
Outputting Cell d04nan03yd0e0.CEL
Outputting Cell d04can03yn0b4.CEL
Outputting Cell d04nan04yd0d0.CEL
Outputting Cell d04can03yn0f0.CEL
Outputting Cell d04nan02wd0b6.CEL
Outputting Cell d04nan04ln0b5.CEL
Outputting Cell d04bfn13wn0c0.CEL
Outputting Cell d04con02yd0c0.CEL
Outputting Cell d04bfn00wn0b5.CEL
Outputting Cell d04bfn00yn0f0.CEL
Outputting Cell d04bfn00yn0a5.CEL
Outputting Cell d04non02ld0f0.CEL
Outputting Cell d04can03yn0b5.CEL
Outputting Cell d04nan02yd0g0.CEL
Outputting Cell d04nan03nn0b5.CEL
Outputting Cell d04ann02yd0d3.CEL
Outputting Cell d04ann02wd0b7.CEL
Outputting Cell d04nob02wd0d3.CEL
Outputting Cell d04ann02nn0e3.CEL
Outputting Cell d04con01wd0b5.CEL
Outputting Cell d04aon03yd0b3.CEL
Outputting Cell d04qin00nd0i0.CEL
Outputting Cell d04con03nn0d0.CEL
Outputting Cell d04nan04yd0e0.CEL
Outputting Cell d04nan02yd0b5.CEL
Outputting Cell d04cob13yn0d0.CEL
Outputting Cell d04nan02nn0b6.CEL
Outputting Cell d04mkn22ld0d5.CEL
Outputting Cell d04fyj03ld0g0.CEL
Outputting Cell d04non02nd0d0.CEL
Outputting Cell d04cob11yn0f0.CEL
Outputting Cell d04nan02wd0b7.CEL
Outputting Cell d04mbn22nn0b4.CEL
Outputting Cell d04kok01wd0b0.CEL
Outputting Cell d04bfn11wn0a5.CEL
Outputting Cell d04inn00ln0d0.CEL
Outputting Cell d04can03wn0b7.CEL
Outputting Cell d04nan02nn0d5.CEL
Outputting Cell d04nan04yd0f0.CEL
Outputting Cell d04can03yn0e3.CEL
Outputting Cell d04ann03yd0d3.CEL
Outputting Cell d04nob02nn0b5.CEL
Outputting Cell d04kok01nn0b0.CEL
Outputting Cell d04ann02yd0c5.CEL
Outputting Cell d04nan02yd0h0.CEL
Outputting Cell d04con01yd0c3.CEL
Outputting Cell d04inn00ln0b3.CEL
Outputting Cell d04inn00nd0f7.CEL
Outputting Cell d04nan02yd0b6.CEL
Outputting Cell d04mkn22ld0c7.CEL
Outputting Cell d04nan04nn0b5.CEL
Outputting Cell d04bfn00yn0b5.CEL
Outputting Cell d04bfn12wn0a5.CEL
Outputting Cell d04bfn11wn0b5.CEL
Outputting Cell d04inn00ln0a5.CEL
Outputting Cell d04nan02yd0i0.CEL
Outputting Cell d04non02nd0f0.CEL
Outputting Cell d04nob02yd0g0.CEL
Outputting Cell d04nan04wd0b7.CEL
Outputting Cell d04fyj03nd0g0.CEL
Outputting Cell d04bfn00yn0e3.CEL
Outputting Cell d04con01yd0b5.CEL
Outputting Cell d04nan02yd0b7.CEL
Outputting Cell d04nob02yd0d3.CEL
Outputting Cell d04ann02yd0b7.CEL
Outputting Cell d04can03yn0b7.CEL
Outputting Cell d04inn00nn0d0.CEL
Outputting Cell d04cob13yn0f0.CEL
Outputting Cell d04non02ld0c5.CEL
Outputting Cell d04bfn00yn0c5.CEL
Outputting Cell d04bfn12wn0b5.CEL
Outputting Cell d04bfn13wn0a5.CEL
Outputting Cell d04inn00ln0b5.CEL
Outputting Cell d04xob03ld0c7.CEL
Outputting Cell d04nan02yd0c7.CEL
Outputting Cell d04ann04yd0c5.CEL
Outputting Cell d04con01yd0c5.CEL
Outputting Cell d04bfn00yn0d5.CEL
Outputting Cell d04can03yn8b0.CEL
Outputting Cell d04non02nd0g0.CEL
Outputting Cell d04oan01wn0b0.CEL
Outputting Cell d04xnb02ln0b0.CEL
Outputting Cell d04mkn22nd0c7.CEL
Outputting Cell d04nan03yd0b7.CEL
Outputting Cell d04aon11yd0d5.CEL
Outputting Cell d04nan03wd0d7.CEL
Outputting Cell d04bfn13wn0b5.CEL
Outputting Cell d04con01wd0c7.CEL
Outputting Cell d04non02ld0c7.CEL
Outputting Cell d04inn00nn0a5.CEL
Outputting Cell d04nan02wn0c0.CEL
Outputting Cell d04nan04yd0b7.CEL
Outputting Cell d04aon11wn0b0.CEL
Outputting Cell d04qno03nd0d0.CEL
Outputting Cell d04nob02yd0i0.CEL
Outputting Cell d04ann04yd0b7.CEL
Outputting Cell d04inn00ln0c5.CEL
Outputting Cell d04ann02yd0k0.CEL
Outputting Cell d04con03yd0b5.CEL
Outputting Cell d04ann02wn0c0.CEL
Outputting Cell d04inn00wd0b5.CEL
Outputting Cell d04inn00yd0b3.CEL
Outputting Cell d04xob03nd0c7.CEL
Outputting Cell d04xnb02ln0d0.CEL
Outputting Cell d04mkn22nn0b0.CEL
Outputting Cell d04inn00nn0b5.CEL
Outputting Cell d04nan03yd0f5.CEL
Outputting Cell d04nak24wn0c0.CEL
Outputting Cell d04nan03yd0d7.CEL
Outputting Cell d04nob02wn0b0.CEL
Outputting Cell d04con01yd0c7.CEL
Outputting Cell d04oan01yn0b0.CEL
Outputting Cell d04ann02yn0b0.CEL
Outputting Cell d04nan04yd0c7.CEL
Outputting Cell d04aon11yd0f5.CEL
Outputting Cell d04non02nd0i0.CEL
Outputting Cell d04mkn22ln0d0.CEL
Outputting Cell d04inn00nd0q0.CEL
Outputting Cell d04inn00wd0c5.CEL
Outputting Cell d04non02ld0f5.CEL
Outputting Cell d04nan02wn0d0.CEL
Outputting Cell d04con10wn0b0.CEL
Outputting Cell d04qfd01ndz00.CEL
Warning: layerNumber 137 does not exist or is out of range. (MWLIBP-311)
Outputting Cell d04nan02yn0c0.CEL
Outputting Cell d04nan04yd0d7.CEL
Outputting Cell d04nob02yd0f5.CEL
Outputting Cell d04fyj03wd0b0.CEL
Outputting Cell d04ltn80ld0c0.CEL
Outputting Cell d04aon11yn0b0.CEL
Outputting Cell d04con01wn0c0.CEL
Outputting Cell d04qfd02ndz00.CEL
Warning: layerNumber 137 does not exist or is out of range. (MWLIBP-311)
Outputting Cell d04ann02yn0c0.CEL
Outputting Cell d04fky00yd0b0.CEL
Outputting Cell d04ann02yd0f7.CEL
Outputting Cell d04ann04yd0d7.CEL
Outputting Cell d04con01yd0d7.CEL
Outputting Cell d04inn00yd0b5.CEL
Outputting Cell d04oan01yn0c0.CEL
Outputting Cell d04non02nd0c7.CEL
Outputting Cell d04inn00nn0c5.CEL
Outputting Cell d04ann02wn0b3.CEL
Outputting Cell d04xnb02nn0d0.CEL
Outputting Cell d04nan02yn0d0.CEL
Outputting Cell d04xob03ln0d0.CEL
Outputting Cell d04xnb02ln0a5.CEL
Outputting Cell d04mkn22nn0d0.CEL
Outputting Cell d04fyj03wd0c0.CEL
Outputting Cell d04mbn22yn0b0.CEL
Outputting Cell d04nob02yn0b0.CEL
Outputting Cell d04ann02wn0a5.CEL
Outputting Cell d04aon03yn0b0.CEL
Outputting Cell d04ann02yn0d0.CEL
Outputting Cell d04aon01yn0d0.CEL
Outputting Cell d04inn00yd0c5.CEL
Outputting Cell d04con03yd0c7.CEL
Outputting Cell d04nak24yn0c0.CEL
Outputting Cell d04ann03yd0f7.CEL
Outputting Cell d04ann03yn0c0.CEL
Outputting Cell d04non02ln0c0.CEL
Outputting Cell d04oan01wn0a5.CEL
Outputting Cell d04xob03nn0b0.CEL
Outputting Cell d04mkn22ln0a5.CEL
Outputting Cell d04nan03yn0c0.CEL
Won't output fdkex's fill cell, since FILL view is non-existent.
Outputting Cell fdkex.CEL
Outputting Cell d04nan03yn0d0.CEL
Outputting Cell d04xnb02ln0b5.CEL
Outputting Cell d04mkn22ln0b5.CEL
Outputting Cell d04fyj03yd0b0.CEL
Outputting Cell d04con01yn0c0.CEL
Outputting Cell d04con03wn0c0.CEL
Outputting Cell d04ann02yd0h7.CEL
Outputting Cell d04rrb22ln0b5.CEL
Outputting Cell d04fky00wd0a5.CEL
Outputting Cell d04nob03yn0b0.CEL
Outputting Cell d04xob02ln0a5.CEL
Outputting Cell d04nob02yn0c0.CEL
Outputting Cell d04con03yd0d7.CEL
Outputting Cell d04ltn80ld0e0.CEL
Outputting Cell d04ann02wn0b5.CEL
Outputting Cell d04con02yn0b0.CEL
Outputting Cell d04inn00yd0i0.CEL
Outputting Cell d04qin00nd0q0.CEL
Outputting Cell d04ann02yn0e0.CEL
Outputting Cell d04nan04yn0c0.CEL
Outputting Cell d04ann03yn0d0.CEL
Outputting Cell d04ann04yn0c0.CEL
Outputting Cell d04nan02wn0b5.CEL
Outputting Cell d04ann02yn0b3.CEL
Outputting Cell d04xnb02nn0b3.CEL
Outputting Cell d04nob02yn0d0.CEL
Outputting Cell d04xob03nn0d0.CEL
Outputting Cell d04xnb02nn0a5.CEL
Outputting Cell d04nan03yn0e0.CEL
Outputting Cell d04non02nn0c0.CEL
Outputting Cell d04con03yn0b0.CEL
Outputting Cell d04mkn22nn0a5.CEL
Outputting Cell d04nan02wn0b6.CEL
Outputting Cell d04fyj03yd0c0.CEL
Outputting Cell d04non02nd0h5.CEL
Outputting Cell d04con02yn0c0.CEL
Outputting Cell d04ann02yn0a5.CEL
Outputting Cell d04xob02ln0b5.CEL
Outputting Cell d04con01yn0d0.CEL
Outputting Cell d04qno02nd0c7.CEL
Outputting Cell d04oan01yn0a5.CEL
Outputting Cell d04ann02yn0b4.CEL
Outputting Cell d04nan02yn0f0.CEL
Outputting Cell d04aon01yn0a5.CEL
Outputting Cell d04mbn22yn0d0.CEL
Outputting Cell d04nan04yn0d0.CEL
Outputting Cell d04fky00yd0e0.CEL
Outputting Cell d04aon03yn0d0.CEL
Outputting Cell d04non02ln0b3.CEL
Outputting Cell d04ann02yn0f0.CEL
Outputting Cell d04ann02wn0b6.CEL
Outputting Cell d04xnb02nn0b4.CEL
Outputting Cell d04xob03ln0a5.CEL
Outputting Cell d04aon03wn0a5.CEL
Outputting Cell d04inn00yd0c7.CEL
Outputting Cell d04xnb02nn0b5.CEL
Outputting Cell d04xob02nn0a5.CEL
Outputting Cell d04non02nn0d0.CEL
Outputting Cell d04nan04yn0e0.CEL
Outputting Cell d04oan01yn0b5.CEL
Outputting Cell d04nan02yn0b5.CEL
Outputting Cell d04con03yn0c0.CEL
Outputting Cell d04con02yn0d0.CEL
Outputting Cell d04nan03yn0f0.CEL
Outputting Cell d04kok01wn0b0.CEL
Outputting Cell d04ann02yn0b5.CEL
Outputting Cell d04mkn22nn0b5.CEL
Outputting Cell d04ann03yn0a5.CEL
Outputting Cell d04aon01yn0b5.CEL
Outputting Cell d04gnc01lnz00.CEL
Outputting Cell d04non02yd0c0.CEL
Outputting Cell d04nak24yn0f0.CEL
Outputting Cell d04nob03yn0d0.CEL
Outputting Cell d04inn00wd0f7.CEL
Outputting Cell d04ann03yn0f0.CEL
Outputting Cell d04nan04wn0b5.CEL
Outputting Cell d04fky00yd0a5.CEL
Outputting Cell d04xob02nn0b5.CEL
Outputting Cell d04xob03nn0a5.CEL
Outputting Cell d04nob02yn0f0.CEL
Outputting Cell d04ann02yn0e3.CEL
Outputting Cell d04nan03yn0b5.CEL
Outputting Cell d04aon03yn0a5.CEL
Outputting Cell d04mbn22yn0a5.CEL
Outputting Cell d04con01yn0f0.CEL
Outputting Cell d04ann02yn0b6.CEL
Outputting Cell d04nan02yn0b6.CEL
Outputting Cell d04non02yd0d0.CEL
Outputting Cell d04fky00yd0g0.CEL
Outputting Cell d04inn00wn0d0.CEL
Outputting Cell d04ann03yn0b5.CEL
Outputting Cell d04con03yn0d0.CEL
Outputting Cell d04non02ln0b5.CEL
Outputting Cell d04non02nn0b3.CEL
Outputting Cell d04non02wd0f0.CEL
Outputting Cell d04non02nn0e0.CEL
Outputting Cell d04aon03yn0f0.CEL
Outputting Cell d04nan04yn0f0.CEL
Outputting Cell d04non02nn0f0.CEL
Outputting Cell d04con04yn0d0.CEL
Outputting Cell d04xob03nn0b5.CEL
Outputting Cell d04nan02yn0d5.CEL
Outputting Cell d04orn02nn0b0.CEL
Outputting Cell d04nob02yn0b5.CEL
Outputting Cell d04kok01yn0b0.CEL
Outputting Cell d04inn00yd0f7.CEL
Outputting Cell d04xnb02yd0h0.CEL
Outputting Cell d04nan04yn0b5.CEL
Outputting Cell d04fyj43yd0b0.CEL
Outputting Cell d04mkn22wd0c7.CEL
Outputting Cell d04aon03yn0b5.CEL
Outputting Cell d04inn00wn0b3.CEL
Outputting Cell d04xob02yd0h0.CEL
Outputting Cell d04non02yd0f0.CEL
Outputting Cell d04non02ln0b7.CEL
Outputting Cell d04fyj03yd0g0.CEL
Outputting Cell d04inn00wn0a5.CEL
Outputting Cell d04fyj43yd0c0.CEL
Outputting Cell d04nob03yn0b5.CEL
Outputting Cell d04non03nn0f0.CEL
Outputting Cell d04inn00yn0d0.CEL
Outputting Cell d04xnb02yd0i0.CEL
Outputting Cell d04mkn22yd0d5.CEL
Outputting Cell d04non02nn0b5.CEL
Outputting Cell d04xnk04ld0f5.CEL
Outputting Cell d04non02wd0c5.CEL
Outputting Cell d04orn02nn0c0.CEL
Outputting Cell d04non02ln0d5.CEL
Outputting Cell d04bar01nnz04.CEL
Outputting Cell d04bar00nnz32.CEL
Outputting Cell d04non03nn0b5.CEL
Outputting Cell d04inn00wn0b5.CEL
Outputting Cell d04con04yn0f0.CEL
Outputting Cell d04mkn22yd0c7.CEL
Outputting Cell d04non02yd0g0.CEL
Outputting Cell d04inn00yn0b3.CEL
Outputting Cell d04kok01yn0d0.CEL
Outputting Cell d04xnk04ln0b0.CEL
Outputting Cell d04non02nn0c5.CEL
Outputting Cell d04orn02ln0a5.CEL
Outputting Cell d04inn00yn0a5.CEL
Outputting Cell d04non02nn0d5.CEL
Outputting Cell d04non02nn0b7.CEL
Outputting Cell d04non04nn0b5.CEL
Outputting Cell d04xnk04ln0c0.CEL
Outputting Cell d04xnb03yd0c7.CEL
Outputting Cell d04xnb03yd0g3.CEL
Outputting Cell d04xob02yd0c7.CEL
Outputting Cell d04non02yd0c5.CEL
Outputting Cell d04non03yd0g0.CEL
Outputting Cell d04inn00wn0c5.CEL
Outputting Cell d04nan04yn0e5.CEL
Outputting Cell d04con04yn0b5.CEL
Outputting Cell d04xob03yd0c7.CEL
Outputting Cell d04xnk04ln0d0.CEL
Outputting Cell d04inn00yn0b5.CEL
Outputting Cell d04mkn22yn0b0.CEL
Outputting Cell d04xnb02yn0b0.CEL
Outputting Cell d04non02yd0i0.CEL
Outputting Cell d04kok01yn0f0.CEL
Outputting Cell d04inn00yd0q0.CEL
Outputting Cell d04xnk04nn0b0.CEL
Outputting Cell d04orn02nn0a5.CEL
Outputting Cell d04xnb02wn0d0.CEL
Outputting Cell d04qfd02nnz00.CEL
Warning: layerNumber 137 does not exist or is out of range. (MWLIBP-311)
Outputting Cell d04rrb22yn0b0.CEL
Outputting Cell d04bar01nnz16.CEL
Outputting Cell d04xnk04nn0c0.CEL
Outputting Cell d04fyj43yd0g0.CEL
Outputting Cell d04non02nn0f5.CEL
Outputting Cell d04orn02wd0c5.CEL
Outputting Cell d04inn00yn0c5.CEL
Outputting Cell d04xob02yn0b0.CEL
Outputting Cell d04non02yd0c7.CEL
Outputting Cell d04xnb02yn0c0.CEL
Outputting Cell d04xnb03yn0b0.CEL
Outputting Cell d04inn00yn0e3.CEL
Outputting Cell d04mkn22yn0c0.CEL
Outputting Cell d04xnk04ln0e0.CEL
Outputting Cell d04xob02wn0d0.CEL
Outputting Cell d04orn02yd0c3.CEL
Outputting Cell d04bar01nnz08.CEL
Outputting Cell d04xnk04nn0d0.CEL
Outputting Cell d04xnb02wn0a5.CEL
Outputting Cell d04rrb22wn0a5.CEL
Outputting Cell d04xnb02yn0d0.CEL
Outputting Cell d04non02yd0f5.CEL
Outputting Cell d04xob03yd0g5.CEL
Outputting Cell d04mkn22yn0d0.CEL
Outputting Cell d04xob03yn0b0.CEL
Outputting Cell d04xnk04ln0a5.CEL
Outputting Cell d04xob02yn0c0.CEL
Outputting Cell d04non02wd0h5.CEL
Outputting Cell d04mkn22wn0a5.CEL
Outputting Cell d04non02wn0c0.CEL
Outputting Cell d04inn00wn0f5.CEL
Outputting Cell d04non02wd0f7.CEL
Outputting Cell d04bar00nnz64.CEL
Outputting Cell d04xnb02wn0b5.CEL
Outputting Cell d04rrb22wn0b5.CEL
Outputting Cell d04xob02wn0a5.CEL
Outputting Cell d04xnb02yn0e0.CEL
Outputting Cell d04tap02ldz05.CEL
Outputting Cell d04bar01nnz64.CEL
Outputting Cell d04xnb03yn0d0.CEL
Outputting Cell d04xob02yn0d0.CEL
Outputting Cell d04orn02yd0c5.CEL
Outputting Cell d04xnb02yn0b3.CEL
Outputting Cell d04xob03yn0c0.CEL
Outputting Cell d04mkn22wn0b5.CEL
Outputting Cell d04xnk04ln0b5.CEL
Outputting Cell d04xnk04nn0e0.CEL
Outputting Cell d04dcp00wdz64.CEL
Outputting Cell d04xnb02yn0a5.CEL
Outputting Cell d04non02yd0h5.CEL
Outputting Cell d04xob03yn0d0.CEL
Outputting Cell d04non02yd0f7.CEL
Outputting Cell d04xob02yn0e0.CEL
Outputting Cell d04non02wn0b3.CEL
Outputting Cell d04non02yn0c0.CEL
Outputting Cell d04orn02yd0i0.CEL
Outputting Cell d04rrb22yn0a5.CEL
Outputting Cell d04mkn22yn0a5.CEL
Outputting Cell d04xnb02yn0b4.CEL
Outputting Cell d04xnb03yn0e0.CEL
Outputting Cell d04orn02yd0d5.CEL
Outputting Cell d04xnk04nn0a5.CEL
Outputting Cell d04xnb02yn0f0.CEL
Outputting Cell d04inn00wn0h5.CEL
Outputting Cell d04xob02yn0b3.CEL
Outputting Cell d04xnb02yn0b5.CEL
Outputting Cell d04xob02yn0a5.CEL
Outputting Cell d04xob03yn0e0.CEL
Outputting Cell d04xnb02yn0g0.CEL
Outputting Cell d04ltn80yd0e0.CEL
Outputting Cell d04non02yn0d0.CEL
Outputting Cell d04orn02wn0b0.CEL
Outputting Cell d04mkn22yn0b5.CEL
Outputting Cell d04inn00yd0o7.CEL
Outputting Cell d04xob02yn0b4.CEL
Outputting Cell d04xnk04nn0b5.CEL
Outputting Cell d04xob02yn0f0.CEL
Outputting Cell d04xob02yn0b5.CEL
Outputting Cell d04xob03yn0a5.CEL
Outputting Cell d04non02yn0e0.CEL
Outputting Cell d04ltn80yd0a5.CEL
Outputting Cell d04xnb03yn0b5.CEL
Outputting Cell d04xok04nn0b5.CEL
Outputting Cell d04xob02yn0g0.CEL
Outputting Cell d04non02yn0b3.CEL
Outputting Cell d04non02wn0b5.CEL
Outputting Cell d04non04yn0c0.CEL
Outputting Cell d04inn00yn0h5.CEL
Outputting Cell d04xob03yn0b5.CEL
Outputting Cell d04orn02yn0b0.CEL
Outputting Cell d04xob03yn0g0.CEL
Outputting Cell d04non02yn0f0.CEL
Outputting Cell d04xnb02yn0b7.CEL
Outputting Cell d04ltn80yd0g0.CEL
Outputting Cell d04inn00yn0i5.CEL
Outputting Cell d04dcp00wnz04.CEL
Outputting Cell d04non02wn0b7.CEL
Outputting Cell d04orn02yd0f7.CEL
Outputting Cell d04orn02yn0c0.CEL
Outputting Cell d04non02yn0b5.CEL
Outputting Cell d04orn04wn0c0.CEL
Outputting Cell d04xob02yn0b7.CEL
Outputting Cell d04xnk04yd0e5.CEL
Outputting Cell d04non02yn0c5.CEL
Outputting Cell d04orn02yn0d0.CEL
Outputting Cell d04orn02wn0a5.CEL
Outputting Cell d04non02yn0b7.CEL
Outputting Cell d04orn02wn0b5.CEL
Outputting Cell d04non02yn0d5.CEL
Outputting Cell d04xnk04yd0f5.CEL
Outputting Cell d04orn04yn0c0.CEL
Outputting Cell d04spc00nnz01.CEL
Outputting Cell fdk73d84_asic_halo_hhb.CEL
Outputting Cell d04xnk04yn0b0.CEL
Outputting Cell d04non02yn0e5.CEL
Outputting Cell d04orn02yn0a5.CEL
Outputting Cell d04orn02yn0f0.CEL
Outputting Cell d04spc00nnz02.CEL
Outputting Cell d04dcp00wnz08.CEL
Outputting Cell d04xnk04yn0c0.CEL
Outputting Cell d04non02yn0f5.CEL
Outputting Cell fdk73d84_asic_halo_hib.CEL
Outputting Cell fdk73d84_asic_halo_hhc.CEL
Outputting Cell d04orn02yn0b5.CEL
Outputting Cell d04spc00nnz03.CEL
Outputting Cell d04xnk04yn0d0.CEL
Outputting Cell fdk73d84_asic_halo_hic.CEL
Outputting Cell d04xok04yn0c0.CEL
Outputting Cell d04xnk04yn0e0.CEL
Outputting Cell d04xnk04wn0b5.CEL
Outputting Cell d04xnk04yn0a5.CEL
Outputting Cell d04xnk04yn0f0.CEL
Outputting Cell d04xnk04yn0b5.CEL
Outputting Cell d04tih00wnz00.CEL
Outputting Cell d04bfn00lduk0.CEL
Outputting Cell d04bfn00nduk0.CEL
Outputting Cell fdk73d84_asic_halo_hvn.CEL
Outputting Cell d04bfn00lnuc0.CEL
Outputting Cell d04bfn00nnuc0.CEL
Outputting Cell d04bfn00nduo0.CEL
Outputting Cell d04bfn00nnub4.CEL
Outputting Cell d04bfn00nnub5.CEL
Outputting Cell d04bfn00lnud5.CEL
Outputting Cell d04bfn00wduh0.CEL
Outputting Cell d04bfn00nnue3.CEL
Outputting Cell d04bfn00nnud5.CEL
Outputting Cell d04bfn00yduh0.CEL
Outputting Cell d04bfn00wduk0.CEL
Outputting Cell d04bfn00yduk0.CEL
Outputting Cell d04inn00ldui0.CEL
Outputting Cell d04nan03nnuc0.CEL
Outputting Cell d04inn00ndui0.CEL
Outputting Cell d04bfn00ynuc0.CEL
Outputting Cell d04bfn00wnub4.CEL
Outputting Cell d04bfn00wnub5.CEL
Outputting Cell d04bfn00yduo0.CEL
Outputting Cell d04bfn00ynub3.CEL
Outputting Cell d04inn00lnud0.CEL
Outputting Cell d04bfn00wnue3.CEL
Outputting Cell d04bfn00ynub4.CEL
Outputting Cell d04bfn00ynub5.CEL
Outputting Cell d04bfn00wnud5.CEL
Outputting Cell d04inn00nnud0.CEL
Outputting Cell d04bfn00ynue3.CEL
Outputting Cell d04bfn00ynud5.CEL
Outputting Cell d04inn00nduq0.CEL
Outputting Cell d04inn00nnuc5.CEL
Outputting Cell d04inn00nnue3.CEL
Outputting Cell d04inn00wdui0.CEL
Outputting Cell d04nan03ynuc0.CEL
Outputting Cell d04inn00lnuf5.CEL
Outputting Cell d04inn00ydui0.CEL
Outputting Cell d04inn00nnuf5.CEL
Outputting Cell d04inn00nduo7.CEL
Outputting Cell d04inn00nnuh5.CEL
Outputting Cell d04inn00wnud0.CEL
Outputting Cell d04inn00wnub3.CEL
Outputting Cell d04inn00ynud0.CEL
Outputting Cell d04inn00wduq0.CEL
Outputting Cell d04inn00ynub3.CEL
Outputting Cell d04inn00wnuc5.CEL
Outputting Cell d04inn00wnue3.CEL
Outputting Cell d04inn00yduq0.CEL
Outputting Cell d04inn00ynuc5.CEL
Outputting Cell d04inn00ynue3.CEL
Outputting Cell d04inn00ynuf5.CEL
Outputting Cell d04inn00yduo7.CEL
Outputting Cell d04inn00ynuh5.CEL
Outputting Cell d04inn00ynui5.CEL
====> TOTAL CELLS OUTPUT: 839 <====
Outputting Contact XVIA0AX
Outputting Contact XVIA0CX
Outputting Contact XVIA1A
Outputting Contact XVIA1F
Outputting Contact XVIA0A
Outputting Contact XVIA0B
Outputting Contact XVIA8A
Outputting Contact XVIA2A
Outputting Contact XVIA6A44
Outputting Contact XVIA4O
Outputting Contact XVIA2O
Outputting Contact XVIA3S
Outputting Contact XVIA3O
Outputting Contact XVIA7F
Outputting Contact XVIA1F_PG
Outputting Contact XVIA5MP_84
Outputting Contact XVIA1A_DA
Outputting Contact XVIA1A_DB
Outputting Contact XVIA1A_DC
Outputting Contact XVIA2A_DB
Outputting Contact XVIA2A_DC
Outputting Contact XVIA2C_DA
Outputting Contact XVIA2C_DB
Outputting Contact XVIA2C_DC
Outputting Contact XVIA3C_DB
Outputting Contact XVIA3C_DC
Outputting Contact XVIA3C_32_DC
Outputting Contact XVIA4A_32_DA
Outputting Contact XVIA4A_32_DB
Outputting Contact XVIA4A_32_DC
Outputting Contact XVIA4C_DC
Outputting Contact XVIA6A44_DA
Outputting Contact XVIA6A44_DB
Outputting Contact XVIA6A44_DC
Outputting Contact XVIA6F_108
Outputting Contact XVIA5B_DA
Outputting Contact XVIA5B_DB
Outputting Contact XVIA5B_DC
Outputting Contact XVIA5B_44_DA
Outputting Contact XVIA5B_44_DC
Outputting Contact XVIA7F_DA
Outputting Contact XVIA1HL
Outputting Contact XVIA7F_DC
Outputting Contact XVIA7D_330_276_1_3
write_oasis completed successfully!
==>INFORMATION: Output file: outputs/fdkex.post_route.oas
#INFO-MSG==>  Saving/rsync-ing  fdkex_51074_LIB into ./mwdb/fdkex_post_route_LIB
sending incremental file list
created directory ./mwdb/fdkex_post_route_LIB
./
lib
lib_1
lib_2
lib_3
lib_bck
CEL/
CEL/fdkex:1
CEL/fdkex:1_250
CEL/fdkex:1_251
CEL/fdkex:1_252
CEL/fdkex:1_253
CEL/fdkex:1_254
CEL/fdkex:1_255
CEL/fdkex:1_256
CEL/fdkex:1_257
CEL/fdkex:1_258
CEL/fdkex:1_259
CEL/fdkex:1_260
CEL/fdkex:1_261
CEL/fdkex:1_262
CEL/fdkex:1_269
CEL/fdkex:1_7
CEL/fdkex:1_8
CEL/fdkex:1_9
ROUTE/
err/
err/fdkex:1
err/fdkex_lvs:1
err/fdkex_post_route_lvs:1
err/fdkex_route_lvs:1

sent 125114533 bytes  received 540 bytes  50046029.20 bytes/sec
total size is 125097698  speedup is 1.00
#INFO-MSG==>  Time to create reports and outputs for post_route in (hh:mm:ss) : 00:05:01 hrs

