# compile vhdl design source files
vhdl xil_defaultlib  "../../../../../lab7/simple_divider.vhd"

# Do not sort compile order
nosort
