<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="pll_adc10bit_80" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2015 02 12 20:59:18.317" version="5.3" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="pll_adc10bit_80.lpc" type="lpc" modified="2015 02 12 20:59:15.000"/>
		<File name="pll_adc10bit_80.vhd" type="top_level_vhdl" modified="2015 02 12 20:59:15.000"/>
		<File name="pll_adc10bit_80_tmpl.vhd" type="template_vhdl" modified="2015 02 12 20:59:15.000"/>
  </Package>
</DiamondModule>
