#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Nov 25 08:55:16 2015
# Process ID: 4956
# Log file: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/vivado.log
# Journal file: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/my_cordicfull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 677.848 ; gain = 113.988
open_bd_design {C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding component instance block -- xilinx.com:user:my_cordicfull:1.0 - my_cordicfull_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 784.770 ; gain = 98.434
ipx::edit_ip_in_project -upgrade true -name my_cordicfull_v1_0_project -directory C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.tmp/my_cordicfull_v1_0_project c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/my_cordicfull_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/mr_co_000/documents/github/ece495/lab/lab5/lab5/lab5.tmp/my_cordicfull_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/my_cordicfull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 794.871 ; gain = 0.000
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/CORDIC_FP_top.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/CORDIC_FP_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/cordic_ip.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/cordic_ip.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/fulladd.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/fulladd.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/lpm_clshift.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/lpm_clshift.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/lpm_pack.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/lpm_pack.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/mux_2to1.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/mux_2to1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my4to1LUT_atan.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my4to1LUT_atan.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/myAXI_IP.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/myAXI_IP.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_AXIfifo.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_AXIfifo.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_addsub.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_addsub.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_cordicfull_v1_0.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_cordicfull_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_cordicfull_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_cordicfull_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_genpulse_sclr.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_genpulse_sclr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_rege.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_rege.vhd:1]
[Wed Nov 25 08:58:11 2015] Launched synth_1...
Run output will be captured here: c:/users/mr_co_000/documents/github/ece495/lab/lab5/lab5/lab5.tmp/my_cordicfull_v1_0_project/my_cordicfull_v1_0_project.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/CORDIC_FP_top.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/CORDIC_FP_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/cordic_ip.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/cordic_ip.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/fulladd.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/fulladd.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/lpm_clshift.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/lpm_clshift.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/lpm_pack.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/lpm_pack.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/mux_2to1.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/mux_2to1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my4to1LUT_atan.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my4to1LUT_atan.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/myAXI_IP.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/myAXI_IP.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_AXIfifo.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_AXIfifo.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_addsub.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_addsub.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_cordicfull_v1_0.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_cordicfull_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_cordicfull_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_cordicfull_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_genpulse_sclr.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_genpulse_sclr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_rege.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_rege.vhd:1]
[Wed Nov 25 09:30:48 2015] Launched synth_1...
Run output will be captured here: c:/users/mr_co_000/documents/github/ece495/lab/lab5/lab5/lab5.tmp/my_cordicfull_v1_0_project/my_cordicfull_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/CORDIC_FP_top.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/CORDIC_FP_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/cordic_ip.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/cordic_ip.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/fulladd.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/fulladd.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/lpm_clshift.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/lpm_clshift.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/lpm_pack.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/lpm_pack.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/mux_2to1.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/mux_2to1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my4to1LUT_atan.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my4to1LUT_atan.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/myAXI_IP.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/myAXI_IP.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_AXIfifo.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_AXIfifo.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_addsub.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_addsub.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_cordicfull_v1_0.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_cordicfull_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_cordicfull_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_cordicfull_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_genpulse_sclr.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_genpulse_sclr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_rege.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_rege.vhd:1]
[Wed Nov 25 09:33:38 2015] Launched synth_1...
Run output will be captured here: c:/users/mr_co_000/documents/github/ece495/lab/lab5/lab5/lab5.tmp/my_cordicfull_v1_0_project/my_cordicfull_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/CORDIC_FP_top.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/CORDIC_FP_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/cordic_ip.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/cordic_ip.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/fulladd.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/fulladd.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/lpm_clshift.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/lpm_clshift.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/lpm_pack.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/lpm_pack.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/mux_2to1.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/mux_2to1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my4to1LUT_atan.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my4to1LUT_atan.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/myAXI_IP.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/myAXI_IP.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_AXIfifo.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_AXIfifo.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_addsub.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_addsub.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_cordicfull_v1_0.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_cordicfull_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_cordicfull_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_cordicfull_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_genpulse_sclr.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_genpulse_sclr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_rege.vhd" into library xil_defaultlib [c:/users/mr_co_000/documents/github/ece495/lab/lab5/ip_repo/my_cordicfull_1.0/hdl/my_rege.vhd:1]
[Wed Nov 25 09:35:20 2015] Launched synth_1...
Run output will be captured here: c:/users/mr_co_000/documents/github/ece495/lab/lab5/lab5/lab5.tmp/my_cordicfull_v1_0_project/my_cordicfull_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {C:\Users\mr_co_000\Documents\GitHub\ECE495\Lab\Lab5\ip_repo\my_cordicfull_1.0\xilinx.com_user_my_cordicfull_1.0.zip} [ipx::current_core]
close_project -delete
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source c:/users/mr_co_000/documents/github/ece495/lab/lab5/lab5/lab5.tmp/my_cordicfull_v1_0_project/my_cordicfull_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/users/mr_co_000/documents/github/ece495/lab/lab5/lab5/lab5.tmp/my_cordicfull_v1_0_project/my_cordicfull_v1_0_project.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Wed Nov 25 09:41:17 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 25 09:41:17 2015...
update_ip_catalog -rebuild -repo_path c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/my_cordicfull_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/my_cordicfull_1.0'
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells my_cordicfull_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:my_cordicfull:1.0 my_cordicfull_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins my_cordicfull_0/S00_AXI]
</my_cordicfull_0/S00_AXI/S00_AXI_mem> is being mapped into </processing_system7_0/Data> at <0x7AA00000[ 64K ]>
remove_files C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
make_wrapper -files [get_files C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.srcs/sources_1/bd/design_1/design_1.bd] -top
VHDL Output written to : C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.srcs/sources_1/bd/design_1/design_1.bd> 
make_wrapper: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 954.680 ; gain = 73.746
add_files -norecurse C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_my_cordicfull_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_cordicfull_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_my_cordicfull_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_cordicfull_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Nov 25 09:42:32 2015] Launched synth_1...
Run output will be captured here: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.runs/synth_1/runme.log
[Wed Nov 25 09:42:32 2015] Launched impl_1...
Run output will be captured here: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.runs/impl_1/runme.log
file mkdir C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.sdk
file copy -force C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.runs/impl_1/design_1_wrapper.sysdef C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.sdk -hwspec C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.sdk -hwspec C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5/lab5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 25 10:33:09 2015...
