# Synopsys Constraint Checker(syntax only), version map201609actrcp1, Build 005R, built Jan 25 2017
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sat Jul 31 14:06:59 2021


##### DESIGN INFO #######################################################

Top View:                "gromitsys"
Constraint File(s):      "C:\ghf\FPGA\gromit\gromit\designer\gromitsys\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                                           Requested     Requested     Clock        Clock                   Clock
Clock                                                           Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------------------------------
gromitsys_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     10.000        inferred     Inferred_clkgroup_0     39   
gromitsys_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     15   
gromitsys|BIBUF_0_Y_inferred_clock                              100.0 MHz     10.000        inferred     Inferred_clkgroup_2     1    
======================================================================================================================================
