41 41 41
Available num physical pages: 35184372088576
WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 200000000
Simulation Instructions: 200000000
Number of CPUs: 1
Page size: 4096

Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2501521 heartbeat IPC: 3.99757 cumulative IPC: 3.99757 (Simulation time: 0 hr 0 min 34 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5002891 heartbeat IPC: 3.99781 cumulative IPC: 3.99769 (Simulation time: 0 hr 1 min 8 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 7505460 heartbeat IPC: 3.9959 cumulative IPC: 3.9971 (Simulation time: 0 hr 1 min 40 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 10008186 heartbeat IPC: 3.99565 cumulative IPC: 3.99673 (Simulation time: 0 hr 2 min 13 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 12510875 heartbeat IPC: 3.99571 cumulative IPC: 3.99653 (Simulation time: 0 hr 2 min 47 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 15013239 heartbeat IPC: 3.99623 cumulative IPC: 3.99648 (Simulation time: 0 hr 3 min 23 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 17515391 heartbeat IPC: 3.99656 cumulative IPC: 3.99649 (Simulation time: 0 hr 3 min 57 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 20018472 heartbeat IPC: 3.99508 cumulative IPC: 3.99631 (Simulation time: 0 hr 4 min 31 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 22520853 heartbeat IPC: 3.9962 cumulative IPC: 3.9963 (Simulation time: 0 hr 5 min 5 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 25023193 heartbeat IPC: 3.99627 cumulative IPC: 3.9963 (Simulation time: 0 hr 5 min 39 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 27524913 heartbeat IPC: 3.99725 cumulative IPC: 3.99638 (Simulation time: 0 hr 6 min 16 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 30026737 heartbeat IPC: 3.99709 cumulative IPC: 3.99644 (Simulation time: 0 hr 6 min 51 sec) 
Heartbeat CPU 0 instructions: 130000000 cycles: 32527902 heartbeat IPC: 3.99814 cumulative IPC: 3.99657 (Simulation time: 0 hr 7 min 24 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 35029353 heartbeat IPC: 3.99768 cumulative IPC: 3.99665 (Simulation time: 0 hr 7 min 56 sec) 
Heartbeat CPU 0 instructions: 150000003 cycles: 37531138 heartbeat IPC: 3.99715 cumulative IPC: 3.99669 (Simulation time: 0 hr 8 min 28 sec) 
Heartbeat CPU 0 instructions: 160000001 cycles: 40032698 heartbeat IPC: 3.99751 cumulative IPC: 3.99674 (Simulation time: 0 hr 9 min 2 sec) 
Heartbeat CPU 0 instructions: 170000001 cycles: 42533278 heartbeat IPC: 3.99908 cumulative IPC: 3.99688 (Simulation time: 0 hr 9 min 37 sec) 
Heartbeat CPU 0 instructions: 180000000 cycles: 45034837 heartbeat IPC: 3.99751 cumulative IPC: 3.99691 (Simulation time: 0 hr 10 min 8 sec) 
Heartbeat CPU 0 instructions: 190000003 cycles: 47536781 heartbeat IPC: 3.9969 cumulative IPC: 3.99691 (Simulation time: 0 hr 10 min 39 sec) 
Heartbeat CPU 0 instructions: 200000002 cycles: 50038618 heartbeat IPC: 3.99707 cumulative IPC: 3.99692 (Simulation time: 0 hr 11 min 11 sec) 
Max paddr 143M
Warmup finished CPU 0 instructions: 200000002 cycles: 50038619 cumulative IPC: 3.99692 (Simulation time: 0 hr 11 min 11 sec) 

Warmup complete CPU 0 instructions: 200000002 cycles: 50038619 (Simulation time: 0 hr 11 min 11 sec) 

Heartbeat CPU 0 instructions: 210000003 cycles: 65155042 heartbeat IPC: 0.661533 cumulative IPC: 0.661533 (Simulation time: 0 hr 12 min 36 sec) 
Heartbeat CPU 0 instructions: 220000001 cycles: 79941126 heartbeat IPC: 0.676312 cumulative IPC: 0.668841 (Simulation time: 0 hr 14 min 13 sec) 
Heartbeat CPU 0 instructions: 230000000 cycles: 94351677 heartbeat IPC: 0.693936 cumulative IPC: 0.677002 (Simulation time: 0 hr 15 min 45 sec) 
Heartbeat CPU 0 instructions: 240000000 cycles: 109141072 heartbeat IPC: 0.676161 cumulative IPC: 0.676791 (Simulation time: 0 hr 17 min 20 sec) 
Heartbeat CPU 0 instructions: 250000000 cycles: 123647266 heartbeat IPC: 0.689361 cumulative IPC: 0.679268 (Simulation time: 0 hr 18 min 56 sec) 
Heartbeat CPU 0 instructions: 260000001 cycles: 137970861 heartbeat IPC: 0.698149 cumulative IPC: 0.682344 (Simulation time: 0 hr 20 min 31 sec) 
Heartbeat CPU 0 instructions: 270000001 cycles: 152332713 heartbeat IPC: 0.69629 cumulative IPC: 0.684302 (Simulation time: 0 hr 22 min 6 sec) 
Heartbeat CPU 0 instructions: 280000000 cycles: 166732277 heartbeat IPC: 0.694466 cumulative IPC: 0.685556 (Simulation time: 0 hr 23 min 39 sec) 
Heartbeat CPU 0 instructions: 290000003 cycles: 180824925 heartbeat IPC: 0.709591 cumulative IPC: 0.688146 (Simulation time: 0 hr 25 min 14 sec) 
Heartbeat CPU 0 instructions: 300000002 cycles: 195549838 heartbeat IPC: 0.679122 cumulative IPC: 0.687233 (Simulation time: 0 hr 26 min 58 sec) 
Heartbeat CPU 0 instructions: 310000003 cycles: 209491553 heartbeat IPC: 0.717272 cumulative IPC: 0.689859 (Simulation time: 0 hr 28 min 43 sec) 
Heartbeat CPU 0 instructions: 320000004 cycles: 223642762 heartbeat IPC: 0.706654 cumulative IPC: 0.691228 (Simulation time: 0 hr 30 min 20 sec) 
Heartbeat CPU 0 instructions: 330000002 cycles: 237835980 heartbeat IPC: 0.704562 cumulative IPC: 0.692236 (Simulation time: 0 hr 32 min 9 sec) 
Heartbeat CPU 0 instructions: 340000000 cycles: 251946955 heartbeat IPC: 0.708669 cumulative IPC: 0.693384 (Simulation time: 0 hr 33 min 41 sec) 
Heartbeat CPU 0 instructions: 350000000 cycles: 266061837 heartbeat IPC: 0.708473 cumulative IPC: 0.69437 (Simulation time: 0 hr 35 min 22 sec) 
Heartbeat CPU 0 instructions: 360000001 cycles: 280307072 heartbeat IPC: 0.70199 cumulative IPC: 0.694842 (Simulation time: 0 hr 37 min 7 sec) 
Heartbeat CPU 0 instructions: 370000001 cycles: 294658787 heartbeat IPC: 0.696781 cumulative IPC: 0.694955 (Simulation time: 0 hr 38 min 51 sec) 
Heartbeat CPU 0 instructions: 380000003 cycles: 308774009 heartbeat IPC: 0.708456 cumulative IPC: 0.695692 (Simulation time: 0 hr 40 min 24 sec) 
Heartbeat CPU 0 instructions: 390000000 cycles: 323016609 heartbeat IPC: 0.702119 cumulative IPC: 0.696027 (Simulation time: 0 hr 42 min 2 sec) 
Heartbeat CPU 0 instructions: 400000002 cycles: 337402061 heartbeat IPC: 0.695147 cumulative IPC: 0.695983 (Simulation time: 0 hr 43 min 38 sec) 
Max paddr 322M
Simulation finished CPU 0 instructions: 200000000 cycles: 287363443 cumulative IPC: 0.695983 (Simulation time: 0 hr 43 min 38 sec) 

Simulation complete CPU 0 instructions: 200000000 cycles: 287363443 (Simulation time: 0 hr 43 min 38 sec) 


ChampSim completed all CPUs

[
  {
    "name": "Simulation",
    "traces": [
      "../traces/sssp-14.trace.gz"
    ],
    "roi": {
      "cores": [
        {
          "instructions": 200000000,
          "cycles": 287363443,
          "Avg ROB occupancy at mispredict": 222.677, 
          "mispredict": {
            "BRANCH_DIRECT_JUMP": 0,
            "BRANCH_INDIRECT": 0,
            "BRANCH_CONDITIONAL": 383117,
            "BRANCH_DIRECT_CALL": 0,
            "BRANCH_INDIRECT_CALL": 0,
            "BRANCH_RETURN": 0
          }
        }
      ],
      "cpu0_L1I": {
        "LOAD": {
          "hit":1115,
          "miss":0
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": null,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 1122,
          "RQ_MERGED": 7,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_ITLB": {
        "LOAD": {
          "hit":1080,
          "miss":0
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": null,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 1080,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_DTLB": {
        "LOAD": {
          "hit":63394339,
          "miss":8885152
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 369,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 0.563709,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 72279552,
          "RQ_MERGED": 0,
          "RQ_FULL": 63,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_STLB": {
        "LOAD": {
          "hit":6428415,
          "miss":94412
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 20.1396,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 6522826,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_L1D": {
        "LOAD": {
          "hit":46273493,
          "miss":25802909
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":780431,
          "miss":374176
        },
        "TRANSLATION": {
          "hit":8904,
          "miss":110233
        },
        "mshr full": 2121150,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 3.863,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 79059788,
          "RQ_MERGED": 6275880,
          "RQ_FULL": 707511,
          "WQ_ACCESS": 1174499,
          "WQ_MERGED": 30,
          "WQ_FULL": 19862
        }
      },
      "cpu0_L2C": {
        "LOAD": {
          "hit":2861447,
          "miss":7895113
        },
        "RFO": {
          "hit":168440,
          "miss":113791
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":756980,
          "miss":0
        },
        "TRANSLATION": {
          "hit":11906,
          "miss":98327
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 11.6549,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 11149049,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 757245,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "LLC": {
        "LOAD": {
          "hit": [3714791],
          "miss": [4180321]
        },
        "RFO": {
          "hit": [54634],
          "miss": [59144]
        },
        "PREFETCH": {
          "hit": [0],
          "miss": [0]
        },
        "WRITE": {
          "hit": [424835],
          "miss": [0]
        },
        "TRANSLATION": {
          "hit": [23174],
          "miss": [75153]
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 19.6667,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 8107231,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 427115,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "DRAM": [
        {
          "RQ ROW_BUFFER_HIT": 642591,
          "RQ ROW_BUFFER_MISS": 3668625,
          "PQ FULL": 0,
          "WQ ROW_BUFFER_HIT": 14682,
          "WQ ROW_BUFFER_MISS": 247976,
          "WQ FULL": 0,
          "AVG DBUS CONGESTED CYCLE": 3.89633
        }
      ]

    },
    "sim": {
      "cores": [
        {
          "instructions": 200000000,
          "cycles": 287363443,
          "Avg ROB occupancy at mispredict": 222.677, 
          "mispredict": {
            "BRANCH_DIRECT_JUMP": 0,
            "BRANCH_INDIRECT": 0,
            "BRANCH_CONDITIONAL": 383117,
            "BRANCH_DIRECT_CALL": 0,
            "BRANCH_INDIRECT_CALL": 0,
            "BRANCH_RETURN": 0
          }
        }
      ],
      "cpu0_L1I": {
        "LOAD": {
          "hit":1115,
          "miss":0
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": null,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 1122,
          "RQ_MERGED": 7,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_ITLB": {
        "LOAD": {
          "hit":1080,
          "miss":0
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": null,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 1080,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_DTLB": {
        "LOAD": {
          "hit":63394339,
          "miss":8885152
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 369,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 0.563709,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 72279552,
          "RQ_MERGED": 0,
          "RQ_FULL": 63,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_STLB": {
        "LOAD": {
          "hit":6428415,
          "miss":94412
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 20.1396,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 6522826,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_L1D": {
        "LOAD": {
          "hit":46273493,
          "miss":25802909
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":780431,
          "miss":374176
        },
        "TRANSLATION": {
          "hit":8904,
          "miss":110233
        },
        "mshr full": 2121150,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 3.863,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 79059788,
          "RQ_MERGED": 6275880,
          "RQ_FULL": 707511,
          "WQ_ACCESS": 1174499,
          "WQ_MERGED": 30,
          "WQ_FULL": 19862
        }
      },
      "cpu0_L2C": {
        "LOAD": {
          "hit":2861447,
          "miss":7895113
        },
        "RFO": {
          "hit":168440,
          "miss":113791
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":756980,
          "miss":0
        },
        "TRANSLATION": {
          "hit":11906,
          "miss":98327
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 11.6549,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 11149049,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 757245,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "LLC": {
        "LOAD": {
          "hit": [3714791],
          "miss": [4180321]
        },
        "RFO": {
          "hit": [54634],
          "miss": [59144]
        },
        "PREFETCH": {
          "hit": [0],
          "miss": [0]
        },
        "WRITE": {
          "hit": [424835],
          "miss": [0]
        },
        "TRANSLATION": {
          "hit": [23174],
          "miss": [75153]
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 19.6667,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 8107231,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 427115,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "DRAM": [
        {
          "RQ ROW_BUFFER_HIT": 642591,
          "RQ ROW_BUFFER_MISS": 3668625,
          "PQ FULL": 0,
          "WQ ROW_BUFFER_HIT": 14682,
          "WQ ROW_BUFFER_MISS": 247976,
          "WQ FULL": 0,
          "AVG DBUS CONGESTED CYCLE": 3.89633
        }
      ]

    }
  }
]
cpu0_ITLB
cpu0_DTLB
cpu0_STLB
cpu0_L1D
cpu0_L2C
Num Con Filled: 0
Num Con Useful: 0 Useless:0 Accuracy: -nan
LLC

gzip: stdout: Broken pipe
