<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
            Lattice Mapping Report File for Design Module 'dianya'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     lab8_impl1.ngd -o lab8_impl1_map.ncd -pr lab8_impl1.prf -mp lab8_impl1.mrp
     -lpf D:/Lattice Diamond/Project/EXP/lab8/impl1/lab8_impl1.lpf -lpf
     D:/Lattice Diamond/Project/EXP/lab8/dianya.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.13.0.56.2
Mapped on:  12/13/23  18:30:41


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:    312 out of  4635 (7%)
      PFU registers:          312 out of  4320 (7%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       891 out of  2160 (41%)
      SLICEs as Logic/ROM:    891 out of  2160 (41%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         93 out of  2160 (4%)
   Number of LUT4s:        1776 out of  4320 (41%)
      Number used as logic LUTs:        1590
      Number used as distributed RAM:     0
      Number used as ripple logic:      186
      Number used as shift registers:     0
   Number of PIO sites used: 21 + 4(JTAG) out of 105 (24%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  3
     Net clk_in_c: 155 loads, 155 rising, 0 falling (Driver: PIO clk_in )
     Net ctrlword_595_3_13: 4 loads, 0 rising, 4 falling (Driver:
     mode_control/mode_20 )
     Net ADC_work/clk_divided: 38 loads, 38 rising, 0 falling (Driver:

     ADC_work/temp_divided_153 )
   Number of Clock Enables:  49
     Net datato595/clk_in_c_enable_95: 9 loads, 9 LSLICEs
     Net datato595/din_N_762: 1 loads, 1 LSLICEs
     Net datato595/clk_in_c_enable_41: 1 loads, 1 LSLICEs
     Net clk_divided_enable_39: 3 loads, 3 LSLICEs
     Net clk_divided_enable_24: 1 loads, 1 LSLICEs
     Net clk_divided_enable_40: 3 loads, 3 LSLICEs
     Net clk_divided_enable_23: 4 loads, 4 LSLICEs
     Net sda_out_N_182: 1 loads, 1 LSLICEs
     Net clk_in_c_enable_154: 7 loads, 7 LSLICEs
     Net clk_in_c_enable_119: 1 loads, 1 LSLICEs
     Net clk_in_c_enable_34: 9 loads, 9 LSLICEs
     Net LCDdisplay/clk_in_c_enable_1: 1 loads, 1 LSLICEs
     Net LCDdisplay/clk_in_c_enable_152: 9 loads, 9 LSLICEs
     Net LCDdisplay/clk_in_c_enable_98: 1 loads, 1 LSLICEs
     Net LCDdisplay/clk_in_c_enable_145: 6 loads, 6 LSLICEs
     Net LCDdisplay/clk_in_c_enable_136: 6 loads, 6 LSLICEs
     Net LCDdisplay/clk_in_c_enable_121: 3 loads, 3 LSLICEs
     Net LCDdisplay/clk_in_c_enable_36: 1 loads, 1 LSLICEs
     Net LCDdisplay/clk_in_c_enable_37: 1 loads, 1 LSLICEs
     Net LCDdisplay/clk_in_c_enable_102: 2 loads, 2 LSLICEs
     Net LCDdisplay/clk_in_c_enable_100: 1 loads, 1 LSLICEs
     Net LCDdisplay/clk_in_c_enable_126: 7 loads, 7 LSLICEs
     Net LCDdisplay/clk_in_c_enable_118: 1 loads, 1 LSLICEs
     Net LCDdisplay/clk_in_c_enable_120: 1 loads, 1 LSLICEs
     Net LCDdisplay/clk_in_c_enable_122: 1 loads, 1 LSLICEs
     Net LCDdisplay/clk_in_c_enable_65: 12 loads, 12 LSLICEs
     Net LCDdisplay/clk_in_c_enable_148: 1 loads, 1 LSLICEs
     Net LCDdisplay/clk_in_c_enable_128: 1 loads, 1 LSLICEs
     Net LCDdisplay/clk_in_c_enable_96: 1 loads, 1 LSLICEs
     Net LCDdisplay/clk_in_c_enable_139: 9 loads, 9 LSLICEs
     Net clk_divided_enable_3: 2 loads, 2 LSLICEs
     Net LCDdisplay/clk_in_c_enable_123: 1 loads, 1 LSLICEs
     Net LCDdisplay/clk_in_c_enable_129: 2 loads, 2 LSLICEs
     Net LCDdisplay/clk_in_c_enable_147: 1 loads, 1 LSLICEs
     Net clk_divided_enable_36: 3 loads, 3 LSLICEs
     Net btn_debounce/btnsamp_store_2__N_261: 2 loads, 2 LSLICEs
     Net ADC_work/clk_divided_enable_38: 2 loads, 2 LSLICEs
     Net ADC_work/clk_divided_enable_10: 1 loads, 1 LSLICEs
     Net ADC_work/clk_divided_enable_13: 1 loads, 1 LSLICEs
     Net ADC_work/clk_divided_enable_30: 1 loads, 1 LSLICEs
     Net ADC_work/clk_divided_enable_32: 1 loads, 1 LSLICEs
     Net ADC_work/clk_divided_enable_28: 1 loads, 1 LSLICEs
     Net ADC_work/clk_divided_enable_26: 1 loads, 1 LSLICEs
     Net ADC_work/clk_divided_enable_29: 1 loads, 1 LSLICEs
     Net ADC_work/clk_divided_enable_25: 1 loads, 1 LSLICEs
     Net ADC_work/clk_divided_enable_35: 1 loads, 1 LSLICEs
     Net ADC_work/clk_divided_enable_37: 1 loads, 1 LSLICEs
     Net ADC_work/clk_divided_enable_31: 1 loads, 1 LSLICEs
     Net ADC_work/clk_divided_enable_27: 1 loads, 1 LSLICEs
   Number of LSRs:  18
     Net rst_n_in_c: 10 loads, 10 LSLICEs
     Net datato595/n6802: 2 loads, 2 LSLICEs
     Net ctrlword_595_3_13: 1 loads, 1 LSLICEs
     Net datato595/n17029: 17 loads, 17 LSLICEs

     Net datato595/n17050: 8 loads, 8 LSLICEs
     Net n17007: 2 loads, 2 LSLICEs
     Net n1430: 8 loads, 8 LSLICEs
     Net n17065: 5 loads, 5 LSLICEs
     Net n24131: 4 loads, 4 LSLICEs
     Net n17083: 8 loads, 8 LSLICEs
     Net LCDdisplay/n17098: 8 loads, 8 LSLICEs
     Net n43041: 1 loads, 1 LSLICEs
     Net LCDdisplay/n17079: 2 loads, 2 LSLICEs
     Net LCDdisplay/n17116: 4 loads, 4 LSLICEs
     Net LCDdisplay/n17001: 13 loads, 13 LSLICEs
     Net LCDdisplay/n24880: 4 loads, 4 LSLICEs
     Net btn_debounce/n17030: 17 loads, 17 LSLICEs
     Net BCD_transform/n43028: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net x_cnt_0: 91 loads
     Net y_cnt_3: 84 loads
     Net rst_n_in_c: 73 loads
     Net y_cnt_2: 68 loads
     Net realv_5_0: 63 loads
     Net n43049: 56 loads
     Net voltage_code_1: 56 loads
     Net n43036: 55 loads
     Net n43153: 55 loads
     Net state_0: 55 loads




   Number of warnings:  1
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

WARNING - map: Register BCD_transform/mode_N_613_I_0_i2 has a clock signal tied
     to GND.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| adcdisplay[6]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| adcdisplay[7]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| sda_out             | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| adcdisplay[5]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| adcdisplay[4]       | OUTPUT    | LVCMOS33  |            |

+---------------------+-----------+-----------+------------+
| adcdisplay[3]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| adcdisplay[2]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| adcdisplay[1]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| adcdisplay[0]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| scl_out             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| din                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sck                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rck                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| DA_LCD              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CLK_LCD             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RST_LCD             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DC_LCD              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BL_LCD              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk_in              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| rst_n_in            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| mode_btn_in         | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block i40283 undriven or does not drive anything - clipped.
Signal n8700 was merged into signal ADC_work/sda_out_N_167
Signal ctrlword_595_3_13_inv was merged into signal ctrlword_595_3_13
Signal n43408 was merged into signal rst_n_in_c
Signal n43357 was merged into signal datato595/n432
Signal GND_net undriven or does not drive anything - clipped.
Signal n44503 undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal BCD_transform/add_427_cout/S1 undriven or does not drive anything -
     clipped.
Signal BCD_transform/add_427_cout/CO undriven or does not drive anything -
     clipped.
Signal BCD_transform/add_427_2/S0 undriven or does not drive anything - clipped.
     
Signal BCD_transform/add_427_2/CI undriven or does not drive anything - clipped.
     
Signal ADC_work/cnt_divided_3793_add_4_1/S0 undriven or does not drive anything
     - clipped.
Signal ADC_work/cnt_divided_3793_add_4_1/CI undriven or does not drive anything

     - clipped.
Signal ADC_work/cnt_divided_3793_add_4_15/S1 undriven or does not drive anything
     - clipped.
Signal ADC_work/cnt_divided_3793_add_4_15/CO undriven or does not drive anything
     - clipped.
Signal btn_debounce/btnsampler_clk_cnt_3794_add_4_33/S1 undriven or does not
     drive anything - clipped.
Signal btn_debounce/btnsampler_clk_cnt_3794_add_4_33/CO undriven or does not
     drive anything - clipped.
Signal btn_debounce/btnsampler_clk_cnt_3794_add_4_1/S0 undriven or does not
     drive anything - clipped.
Signal btn_debounce/btnsampler_clk_cnt_3794_add_4_1/CI undriven or does not
     drive anything - clipped.
Signal LCDdisplay/add_475_17/S1 undriven or does not drive anything - clipped.
Signal LCDdisplay/add_475_17/CO undriven or does not drive anything - clipped.
Signal LCDdisplay/sub_2562_add_2_2/S1 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_2562_add_2_2/S0 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_2562_add_2_2/CI undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_2562_add_2_4/S1 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_2562_add_2_4/S0 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/add_224_1/S0 undriven or does not drive anything - clipped.
Signal LCDdisplay/add_224_1/CI undriven or does not drive anything - clipped.
Signal LCDdisplay/sub_2562_add_2_6/S1 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_2562_add_2_6/S0 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_2562_add_2_8/S1 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_2562_add_2_8/S0 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_2562_add_2_10/S1 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_2562_add_2_10/S0 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_2562_add_2_12/S1 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_2562_add_2_12/S0 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_2562_add_2_14/S1 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_2562_add_2_14/S0 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_2562_add_2_16/S1 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_2562_add_2_16/S0 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_2562_add_2_cout/S1 undriven or does not drive anything -
     clipped.
Signal LCDdisplay/sub_2562_add_2_cout/CO undriven or does not drive anything -
     clipped.
Signal LCDdisplay/add_1782_1/S0 undriven or does not drive anything - clipped.

Signal LCDdisplay/add_1782_1/CI undriven or does not drive anything - clipped.
Signal LCDdisplay/add_187_1/S0 undriven or does not drive anything - clipped.
Signal LCDdisplay/add_187_1/CI undriven or does not drive anything - clipped.
Signal LCDdisplay/add_224_9/S1 undriven or does not drive anything - clipped.
Signal LCDdisplay/add_224_9/CO undriven or does not drive anything - clipped.
Signal LCDdisplay/add_1782_9/S1 undriven or does not drive anything - clipped.
Signal LCDdisplay/add_1782_9/CO undriven or does not drive anything - clipped.
Signal LCDdisplay/add_3092_1/S0 undriven or does not drive anything - clipped.
Signal LCDdisplay/add_3092_1/CI undriven or does not drive anything - clipped.
Signal LCDdisplay/add_475_1/S0 undriven or does not drive anything - clipped.
Signal LCDdisplay/add_475_1/CI undriven or does not drive anything - clipped.
Signal LCDdisplay/add_3092_17/S1 undriven or does not drive anything - clipped.
Signal LCDdisplay/add_3092_17/CO undriven or does not drive anything - clipped.
Signal LCDdisplay/add_187_17/S1 undriven or does not drive anything - clipped.
Signal LCDdisplay/add_187_17/CO undriven or does not drive anything - clipped.
Signal datato595/shift_clock_cnt_3795_add_4_1/S0 undriven or does not drive
     anything - clipped.
Signal datato595/shift_clock_cnt_3795_add_4_1/CI undriven or does not drive
     anything - clipped.
Signal datato595/shift_clock_cnt_3795_add_4_33/S1 undriven or does not drive
     anything - clipped.
Signal datato595/shift_clock_cnt_3795_add_4_33/CO undriven or does not drive
     anything - clipped.
Block ADC_work/i5987_1_lut was optimized away.
Block mode_control/i40285 was optimized away.
Block mode_control/rst_n_in_I_0_1_lut_rep_691 was optimized away.
Block datato595/i37928_1_lut_rep_640 was optimized away.
Block i1 was optimized away.
Block m0_lut was optimized away.

     



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'rst_n_in_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'rst_n_in_c' via the GSR component.

     Type and number of components of the type: 
   Register = 261 

     Type and instance name of component: 

   Register : adcdisplay_i1
   Register : adcdisplay_i2
   Register : adcdisplay_i8
   Register : adcdisplay_i7
   Register : adcdisplay_i6
   Register : adcdisplay_i5
   Register : adcdisplay_i4
   Register : adcdisplay_i3
   Register : datato595/shift_clock_ls_60
   Register : datato595/codeword_partnum__i0
   Register : datato595/codeword_partnum__i1
   Register : datato595/codeword_partnum__i2
   Register : mode_control/btn_state_ls_19
   Register : mode_control/mode_20
   Register : LCDdisplay/cnt_scan__i2
   Register : LCDdisplay/y_cnt__i0
   Register : LCDdisplay/cnt_delay__i11
   Register : LCDdisplay/cnt_init__i0
   Register : LCDdisplay/cnt_delay__i0
   Register : LCDdisplay/state_back__i0
   Register : LCDdisplay/x_cnt__i0
   Register : LCDdisplay/high_word_544
   Register : LCDdisplay/cnt_delay__i10
   Register : LCDdisplay/cnt_delay__i9
   Register : LCDdisplay/cnt_delay__i8
   Register : LCDdisplay/cnt_delay__i7
   Register : LCDdisplay/cnt_delay__i6
   Register : LCDdisplay/cnt_delay__i5
   Register : LCDdisplay/cnt_delay__i4
   Register : LCDdisplay/cnt_delay__i3
   Register : LCDdisplay/cnt_delay__i2
   Register : LCDdisplay/cnt_delay__i1
   Register : LCDdisplay/cnt_init__i15
   Register : LCDdisplay/cnt_init__i14
   Register : LCDdisplay/cnt_init__i13
   Register : LCDdisplay/cnt_init__i12
   Register : LCDdisplay/cnt_init__i11
   Register : LCDdisplay/cnt_init__i10
   Register : LCDdisplay/cnt_init__i9
   Register : LCDdisplay/cnt_init__i8
   Register : LCDdisplay/cnt_init__i7
   Register : LCDdisplay/cnt_init__i6
   Register : LCDdisplay/cnt_init__i5
   Register : LCDdisplay/cnt_init__i4
   Register : LCDdisplay/cnt_init__i3
   Register : LCDdisplay/cnt_init__i2
   Register : LCDdisplay/cnt_init__i1
   Register : LCDdisplay/cnt_write__i4
   Register : LCDdisplay/BL_LCD_545
   Register : LCDdisplay/DA_LCD_554
   Register : LCDdisplay/state_back__i1
   Register : LCDdisplay/num_delay_i1
   Register : LCDdisplay/data_r_i0_i34
   Register : LCDdisplay/data_r_i0_i47
   Register : LCDdisplay/data_r_i0_i91
   Register : LCDdisplay/data_r_i0_i92

   Register : LCDdisplay/data_r_i0_i93
   Register : LCDdisplay/data_r_i0_i94
   Register : LCDdisplay/data_r_i0_i95
   Register : LCDdisplay/data_r_i0_i96
   Register : LCDdisplay/data_r_i0_i97
   Register : LCDdisplay/data_r_i0_i98
   Register : LCDdisplay/data_r_i0_i99
   Register : LCDdisplay/data_r_i0_i100
   Register : LCDdisplay/data_r_i0_i101
   Register : LCDdisplay/data_r_i0_i104
   Register : LCDdisplay/data_r_i0_i110
   Register : LCDdisplay/data_r_i0_i111
   Register : LCDdisplay/data_r_i0_i112
   Register : LCDdisplay/data_r_i0_i113
   Register : LCDdisplay/data_r_i0_i114
   Register : LCDdisplay/data_r_i0_i115
   Register : LCDdisplay/data_r_i0_i116
   Register : LCDdisplay/data_r_i0_i117
   Register : LCDdisplay/data_r_i0_i118
   Register : LCDdisplay/data_r_i0_i119
   Register : LCDdisplay/y_cnt__i1
   Register : LCDdisplay/y_cnt__i2
   Register : LCDdisplay/y_cnt__i3
   Register : LCDdisplay/y_cnt__i4
   Register : LCDdisplay/y_cnt__i5
   Register : LCDdisplay/y_cnt__i6
   Register : LCDdisplay/y_cnt__i7
   Register : LCDdisplay/data_reg_i0_i2
   Register : LCDdisplay/data_reg_i0_i3
   Register : LCDdisplay/y_cnt__i0_rep_725
   Register : LCDdisplay/data_reg_i0_i4
   Register : LCDdisplay/data_reg_i0_i5
   Register : LCDdisplay/data_reg_i0_i6
   Register : LCDdisplay/data_reg_i0_i7
   Register : LCDdisplay/data_reg_i0_i8
   Register : LCDdisplay/cnt_main__i1
   Register : LCDdisplay/state__i1
   Register : LCDdisplay/state__i2
   Register : LCDdisplay/cnt_i0_i1
   Register : LCDdisplay/cnt_scan__i1
   Register : LCDdisplay/cnt_i0_i2
   Register : LCDdisplay/cnt_i0_i3
   Register : LCDdisplay/cnt_write__i1
   Register : LCDdisplay/cnt_i0_i4
   Register : LCDdisplay/cnt_write__i2
   Register : LCDdisplay/cnt_i0_i5
   Register : LCDdisplay/cnt_write__i3
   Register : LCDdisplay/cnt_i0_i6
   Register : LCDdisplay/cnt_i0_i7
   Register : LCDdisplay/cnt_i0_i8
   Register : LCDdisplay/cnt_i0_i9
   Register : LCDdisplay/cnt_i0_i10
   Register : LCDdisplay/cnt_i0_i11
   Register : LCDdisplay/cnt_i0_i12
   Register : LCDdisplay/cnt_i0_i13
   Register : LCDdisplay/cnt_i0_i14

   Register : LCDdisplay/cnt_i0_i15
   Register : LCDdisplay/RST_LCD_548
   Register : LCDdisplay/CLK_LCD_553
   Register : LCDdisplay/DC_LCD_552
   Register : LCDdisplay/cnt_write__i0
   Register : LCDdisplay/cnt_scan__i0
   Register : LCDdisplay/cnt_main__i0
   Register : LCDdisplay/data_reg_i0_i0
   Register : LCDdisplay/data_r_i0_i89
   Register : LCDdisplay/cnt_i0_i0
   Register : LCDdisplay/data_r_i0_i76
   Register : LCDdisplay/state__i0
   Register : LCDdisplay/data_r_i0_i75
   Register : LCDdisplay/x_cnt__i7
   Register : LCDdisplay/x_cnt__i6
   Register : LCDdisplay/x_cnt__i5
   Register : LCDdisplay/x_cnt__i4
   Register : LCDdisplay/x_cnt__i3
   Register : LCDdisplay/x_cnt__i2
   Register : LCDdisplay/x_cnt__i1
   Register : LCDdisplay/num_delay_i15
   Register : LCDdisplay/y_cnt__i1_rep_723
   Register : LCDdisplay/data_reg_i0_i1
   Register : LCDdisplay/num_delay_i14
   Register : LCDdisplay/num_delay_i11
   Register : LCDdisplay/num_delay_i9
   Register : LCDdisplay/num_delay_i8
   Register : LCDdisplay/num_delay_i7
   Register : LCDdisplay/num_delay_i6
   Register : LCDdisplay/num_delay_i5
   Register : LCDdisplay/num_delay_i4
   Register : LCDdisplay/num_delay_i3
   Register : LCDdisplay/cnt_delay__i15
   Register : LCDdisplay/cnt_delay__i14
   Register : LCDdisplay/cnt_delay__i13
   Register : LCDdisplay/cnt_delay__i12
   Register : LCDdisplay/y_cnt__i2_rep_721
   Register : LCDdisplay/y_cnt__i3_rep_720
   Register : btn_debounce/btnsampler_clk_30
   Register : btn_debounce/btnsampler_clk_ls_31
   Register : btn_debounce/btn_state_33
   Register : btn_debounce/btnsamp_store_i0_i0
   Register : btn_debounce/btnsampler_clk_cnt_3794__i0
   Register : btn_debounce/btnsamp_store_i0_i1
   Register : btn_debounce/btnsamp_store_i0_i2
   Register : btn_debounce/btnsampler_clk_cnt_3794__i1
   Register : btn_debounce/btnsampler_clk_cnt_3794__i2
   Register : btn_debounce/btnsampler_clk_cnt_3794__i3
   Register : btn_debounce/btnsampler_clk_cnt_3794__i4
   Register : btn_debounce/btnsampler_clk_cnt_3794__i5
   Register : btn_debounce/btnsampler_clk_cnt_3794__i6
   Register : btn_debounce/btnsampler_clk_cnt_3794__i7
   Register : btn_debounce/btnsampler_clk_cnt_3794__i8
   Register : btn_debounce/btnsampler_clk_cnt_3794__i9
   Register : btn_debounce/btnsampler_clk_cnt_3794__i10
   Register : btn_debounce/btnsampler_clk_cnt_3794__i11

   Register : btn_debounce/btnsampler_clk_cnt_3794__i12
   Register : btn_debounce/btnsampler_clk_cnt_3794__i13
   Register : btn_debounce/btnsampler_clk_cnt_3794__i14
   Register : btn_debounce/btnsampler_clk_cnt_3794__i15
   Register : btn_debounce/btnsampler_clk_cnt_3794__i16
   Register : btn_debounce/btnsampler_clk_cnt_3794__i17
   Register : btn_debounce/btnsampler_clk_cnt_3794__i18
   Register : btn_debounce/btnsampler_clk_cnt_3794__i19
   Register : btn_debounce/btnsampler_clk_cnt_3794__i20
   Register : btn_debounce/btnsampler_clk_cnt_3794__i21
   Register : btn_debounce/btnsampler_clk_cnt_3794__i22
   Register : btn_debounce/btnsampler_clk_cnt_3794__i23
   Register : btn_debounce/btnsampler_clk_cnt_3794__i24
   Register : btn_debounce/btnsampler_clk_cnt_3794__i25
   Register : btn_debounce/btnsampler_clk_cnt_3794__i26
   Register : btn_debounce/btnsampler_clk_cnt_3794__i27
   Register : btn_debounce/btnsampler_clk_cnt_3794__i28
   Register : btn_debounce/btnsampler_clk_cnt_3794__i29
   Register : btn_debounce/btnsampler_clk_cnt_3794__i30
   Register : btn_debounce/btnsampler_clk_cnt_3794__i31
   Register : ADC_work/cnt__i3
   Register : ADC_work/cnt__i2
   Register : ADC_work/cnt__i1
   Register : ADC_work/cnt_stop__i3
   Register : ADC_work/sda_out_r_155
   Register : ADC_work/cnt_stop__i2
   Register : ADC_work/cnt_stop__i1
   Register : ADC_work/cnt_start__i3
   Register : ADC_work/cnt_start__i2
   Register : ADC_work/cnt_start__i1
   Register : ADC_work/cnt_read__i4
   Register : ADC_work/cnt_read__i3
   Register : ADC_work/cnt_read__i2
   Register : ADC_work/data_write__i7
   Register : ADC_work/cnt_read__i1
   Register : ADC_work/cnt_main__i3
   Register : ADC_work/data_write__i0
   Register : ADC_work/cnt__i0
   Register : ADC_work/state_FSM_i1
   Register : ADC_work/temp_divided_153
   Register : ADC_work/cnt_write__i1
   Register : ADC_work/ADC_level__i2
   Register : ADC_work/cnt_divided_3793__i0
   Register : ADC_work/ADC_level__i3
   Register : ADC_work/ADC_level__i4
   Register : ADC_work/cnt_write__i3
   Register : ADC_work/cnt_write__i2
   Register : ADC_work/state_FSM_i2
   Register : ADC_work/state_FSM_i3
   Register : ADC_work/state_FSM_i4
   Register : ADC_work/state_FSM_i5
   Register : ADC_work/state_FSM_i6
   Register : ADC_work/ADC_level__i5
   Register : ADC_work/ADC_level__i6
   Register : ADC_work/ADC_level__i7
   Register : ADC_work/ADC_level__i8

   Register : ADC_work/scl_out_r_154
   Register : ADC_work/i148_166
   Register : ADC_work/ADC_level_r__i0
   Register : ADC_work/ADC_level_r__i7
   Register : ADC_work/ADC_level_r__i6
   Register : ADC_work/ADC_level_r__i5
   Register : ADC_work/ADC_level_r__i4
   Register : ADC_work/ADC_level_r__i3
   Register : ADC_work/ADC_level_r__i2
   Register : ADC_work/ADC_level_r__i1
   Register : ADC_work/cnt_main__i1
   Register : ADC_work/cnt_main__i2
   Register : ADC_work/ADC_level__i1
   Register : ADC_work/cnt_write__i0
   Register : ADC_work/cnt_stop__i0
   Register : ADC_work/cnt_start__i0
   Register : ADC_work/cnt_read__i0
   Register : ADC_work/cnt_main__i0
   Register : ADC_work/cnt_divided_3793__i1
   Register : ADC_work/cnt_divided_3793__i2
   Register : ADC_work/cnt_divided_3793__i3
   Register : ADC_work/cnt_divided_3793__i4
   Register : ADC_work/cnt_divided_3793__i5
   Register : ADC_work/cnt_divided_3793__i6
   Register : ADC_work/cnt_divided_3793__i7
   Register : ADC_work/cnt_divided_3793__i8
   Register : ADC_work/cnt_divided_3793__i9
   Register : ADC_work/cnt_divided_3793__i10
   Register : ADC_work/cnt_divided_3793__i11
   Register : ADC_work/cnt_divided_3793__i12
   Register : ADC_work/cnt_divided_3793__i13
   Register : BCD_transform/mode_N_613_I_0_i2
   Register : BCD_transform/ctrlword_595_3_15__N_614_7__I_0_i2
   Register : BCD_transform/ctrlword_595_3_15__N_614_7__I_0_i3
   Register : BCD_transform/ctrlword_595_3_15__N_614_7__I_0_i4
   Register : BCD_transform/ctrlword_595_3_15__N_614_7__I_0_i5
   Register : BCD_transform/ctrlword_595_3_15__N_614_7__I_0_i6

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'rst_n_in_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 47 

     Type and instance name of component: 
   Register : datato595/shift_cnt_FSM__i1
   Register : datato595/shift_cnt_FSM__i2
   Register : datato595/shift_cnt_FSM__i3
   Register : datato595/shift_cnt_FSM__i4
   Register : datato595/shift_cnt_FSM__i5
   Register : datato595/shift_cnt_FSM__i6

   Register : datato595/shift_cnt_FSM__i7
   Register : datato595/shift_cnt_FSM__i8
   Register : datato595/shift_cnt_FSM__i9
   Register : datato595/shift_cnt_FSM__i10
   Register : datato595/shift_cnt_FSM__i11
   Register : datato595/shift_cnt_FSM__i12
   Register : datato595/shift_cnt_FSM__i13
   Register : datato595/shift_cnt_FSM__i14
   Register : datato595/shift_cnt_FSM__i15
   Register : datato595/shift_clock_cnt_3795__i0
   Register : datato595/shift_clock_cnt_3795__i1
   Register : datato595/shift_clock_cnt_3795__i2
   Register : datato595/shift_clock_cnt_3795__i3
   Register : datato595/shift_clock_cnt_3795__i4
   Register : datato595/shift_clock_cnt_3795__i5
   Register : datato595/shift_clock_cnt_3795__i6
   Register : datato595/shift_clock_cnt_3795__i7
   Register : datato595/shift_clock_cnt_3795__i8
   Register : datato595/shift_clock_cnt_3795__i9
   Register : datato595/shift_clock_cnt_3795__i10
   Register : datato595/shift_clock_cnt_3795__i11
   Register : datato595/shift_clock_cnt_3795__i12
   Register : datato595/shift_clock_cnt_3795__i13
   Register : datato595/shift_clock_cnt_3795__i14
   Register : datato595/shift_clock_cnt_3795__i15
   Register : datato595/shift_clock_cnt_3795__i16
   Register : datato595/shift_clock_cnt_3795__i17
   Register : datato595/shift_clock_cnt_3795__i18
   Register : datato595/shift_clock_cnt_3795__i19
   Register : datato595/shift_clock_cnt_3795__i20
   Register : datato595/shift_clock_cnt_3795__i21
   Register : datato595/shift_clock_cnt_3795__i22
   Register : datato595/shift_clock_cnt_3795__i23
   Register : datato595/shift_clock_cnt_3795__i24
   Register : datato595/shift_clock_cnt_3795__i25
   Register : datato595/shift_clock_cnt_3795__i26
   Register : datato595/shift_clock_cnt_3795__i27
   Register : datato595/shift_clock_cnt_3795__i28
   Register : datato595/shift_clock_cnt_3795__i29
   Register : datato595/shift_clock_cnt_3795__i30
   Register : datato595/shift_clock_cnt_3795__i31



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 62 MB
        










Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
