5 18 101 47 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (fsm8.1.vcd) 2 -o (fsm8.1.cdd) 2 -v (fsm8.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 fsm8.1.v 1 61 1
2 1 1 17 110015 2f 100c 0 0 1 1 clock
2 2 27 17 90015 47 100a 1 0 1 18 0 1 0 0 0 0
2 3 32 17 580061 1 1004 0 0 2 1 STATE_IDLE
2 4 1 17 4a0053 4 100c 0 0 2 1 next_state
2 5 15 17 4a0061 5 20114c 3 4 1 18 0 1 1 1 0 0
2 6 1 17 3e0047 4 100c 0 0 2 1 next_state
2 7 31 17 3e0062 5 124c 5 6 3 18 0 7 7 7 0 0
2 8 26 17 3d0063 5 100c 7 0 3 18 0 7 7 7 0 0
2 9 0 17 350038 1 21004 0 0 1 16 0 0
2 10 32 17 2a0033 1 1004 0 0 2 1 STATE_IDLE
2 11 31 17 2a0038 1 1044 9 10 3 18 0 7 7 0 0 0
2 12 26 17 290039 1 1004 11 0 3 18 0 7 7 0 0 0
2 13 1a 17 210039 6 10cc 8 12 3 18 0 7 7 7 0 0
2 14 1 17 210025 2 100c 0 0 1 1 reset
2 15 19 17 210063 6 100c 13 14 3 18 0 7 7 7 0 0
2 16 1 17 18001c 0 1410 0 0 3 1 state
2 17 38 17 180063 17 e 15 16
2 18 1 20 230026 3 100c 0 0 1 1 tail
2 19 29 20 230026 3 1008 18 0 1 18 0 1 0 0 0 0
2 20 1 20 1a001e 3 100c 0 0 1 1 valid
2 21 29 20 1a001e 3 1008 20 0 1 18 0 1 0 0 0 0
2 22 1 20 120015 3 100c 0 0 1 1 head
2 23 29 20 120015 3 1008 22 0 1 18 0 1 0 0 0 0
2 24 1 20 9000d 4 100c 0 0 3 1 state
2 25 29 20 9000d 4 1008 24 0 1 18 0 1 0 0 0 0
2 26 2b 20 90015 6 1008 23 25 1 18 0 1 0 0 0 0
2 27 2b 20 9001e 6 1008 21 26 1 18 0 1 0 0 0 0
2 28 2b 20 90026 d 100a 19 27 1 18 0 1 0 0 0 0
2 29 3d 21 20006 6 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 30 0 30 160016 5 1004 0 0 32 48 0 0
2 31 23 30 100017 5 100c 0 30 1 18 0 1 0 0 0 0 state
2 32 1 30 7000c 0 1410 0 0 1 1 msg_ip
2 33 35 30 70017 5 e 31 32
2 34 3d 56 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 35 1 0 0 6 100e 0 0 2 1 next_state
2 36 0 0 0 1 1008 0 0 32 48 1 0
2 37 0 0 0 5 1008 0 0 32 48 2 0
2 38 24 0 0 5 120e 36 37 2 18 0 3 0 0 0 0 state
1 clock 1 8 107000f 1 0 0 0 1 17 0 1 0 1 1 0
1 reset 2 9 7000f 1 0 0 0 1 17 0 1 0 0 1 0
1 state 3 10 7000f 1 0 2 0 3 17 0 7 0 7 7 0
1 next_state 4 11 107000f 1 0 1 0 2 17 0 3 0 3 3 0
1 msg_ip 5 12 6000f 1 0 0 0 1 17 1 1 0 1 1 0
1 head 6 13 7000f 1 0 0 0 1 17 0 1 0 1 1 0
1 tail 7 14 7000f 1 0 0 0 1 17 0 1 0 1 1 0
1 valid 8 15 7000f 1 0 0 0 1 17 0 1 0 1 1 0
1 STATE_IDLE 9 0 c0000 1 0 31 0 2 17 0 0 0 0 0 0
1 STATE_HEAD 10 0 c0000 1 0 31 0 2 17 1 0 0 0 0 0
1 STATE_DATA 11 0 c0000 1 0 31 0 2 17 2 0 0 0 0 0
1 STATE_TAIL 12 0 c0000 1 0 31 0 2 17 3 0 0 0 0 0
4 35 0 0 f 35 35 0
4 38 0 0 f 38 38 0
4 2 17 9 1 17 0 2
4 17 17 24 6 2 2 2
4 28 20 9 1 29 0 28
4 29 21 2 6 28 0 28
4 33 30 7 f 33 33 33
4 34 56 8 1 0 0 34
6 19 38 35 1  0 3 3 2 16 0 0  2 16 1 0  2 16 3 0  2 16 0 0  2 16 1 0  2 16 3 0   4  0 0 1  0 1 1  1 2 1  2 0 1
3 1 main.$u0 "main.$u0" 0 fsm8.1.v 0 28 1
2 39 32 23 5000e 1 1004 0 0 2 1 STATE_IDLE
2 40 0 22 110011 1 1008 0 0 32 48 1 0
2 41 0 22 f000f 5 1008 0 0 32 48 2 0
2 42 24 22 90012 d 120e 40 41 2 18 0 3 0 0 0 0 state
2 43 2d 23 0 6 114e 39 42 1 18 0 1 1 1 0 0
2 44 32 24 5000e 1 1008 0 0 2 1 STATE_HEAD
2 45 2d 24 0 3 120e 44 42 1 18 0 1 1 1 0 0
2 46 32 25 5000e 1 1008 0 0 2 1 STATE_DATA
2 47 2d 25 0 2 1206 46 42 1 18 0 1 1 0 0 0
2 48 32 26 5000e 1 1008 0 0 2 1 STATE_TAIL
2 49 2d 26 0 2 120e 48 42 1 18 0 1 1 1 0 0
2 50 32 26 3d0046 1 1004 0 0 2 1 STATE_IDLE
2 51 32 26 300039 1 1008 0 0 2 1 STATE_HEAD
2 52 1a 26 1f0039 1 1104 50 51 2 18 0 3 3 0 0 0
2 53 1 26 28002b 1 1004 0 0 1 1 head
2 54 1 26 200024 1 1004 0 0 1 1 valid
2 55 8 26 20002b 1 201044 53 54 1 18 0 1 1 1 0 0
2 56 19 26 1f0046 1 1004 52 55 2 18 0 3 3 0 0 0
2 57 1 26 12001b 0 1410 0 0 2 1 next_state
2 58 37 26 120046 1 16 56 57
2 59 32 25 3d0046 0 1010 0 0 2 1 STATE_DATA
2 60 32 25 300039 0 1010 0 0 2 1 STATE_TAIL
2 61 1a 25 1f0039 0 1030 59 60 2 18 0 3 0 0 0 0
2 62 1 25 28002b 0 1010 0 0 1 1 tail
2 63 1 25 200024 0 1010 0 0 1 1 valid
2 64 8 25 20002b 0 201030 62 63 1 18 0 1 0 0 0 0
2 65 19 25 1f0046 0 1030 61 64 2 18 0 3 0 0 0 0
2 66 1 25 12001b 0 1410 0 0 2 1 next_state
2 67 37 25 120046 0 32 65 66
2 68 32 24 3d0046 1 1008 0 0 2 1 STATE_DATA
2 69 32 24 300039 1 1008 0 0 2 1 STATE_TAIL
2 70 1a 24 1f0039 1 1208 68 69 2 18 0 3 0 3 0 0
2 71 1 24 28002b 1 1018 0 0 1 1 tail
2 72 1 24 200024 1 1018 0 0 1 1 valid
2 73 8 24 20002b 1 201238 71 72 1 18 0 1 0 0 1 0
2 74 19 24 1f0046 1 1038 70 73 2 18 0 3 0 3 0 0
2 75 1 24 12001b 0 1410 0 0 2 1 next_state
2 76 37 24 120046 1 3a 74 75
2 77 32 23 3d0046 1 1004 0 0 2 1 STATE_IDLE
2 78 32 23 300039 1 1008 0 0 2 1 STATE_HEAD
2 79 1a 23 1f0039 3 110c 77 78 2 18 0 3 3 1 0 0
2 80 1 23 28002b 3 100c 0 0 1 1 head
2 81 1 23 200024 3 100c 0 0 1 1 valid
2 82 8 23 20002b 3 20124c 80 81 1 18 0 1 1 1 1 0
2 83 19 23 1f0046 3 100c 79 82 2 18 0 3 3 1 0 0
2 84 1 23 12001b 0 1410 0 0 2 1 next_state
2 85 37 23 120046 3 e 83 84
4 43 23 0 11 85 45 43
4 85 23 18 0 0 0 43
4 45 24 0 0 76 47 43
4 76 24 18 0 0 0 43
4 47 25 0 0 67 49 43
4 67 25 18 0 0 0 43
4 49 26 0 0 58 0 43
4 58 26 18 0 0 0 43
3 1 main.$u1 "main.$u1" 0 fsm8.1.v 0 54 1
3 1 main.$u2 "main.$u2" 0 fsm8.1.v 0 59 1
2 86 0 57 9000c 1 21004 0 0 1 16 0 0
2 87 1 57 10005 0 1410 0 0 1 1 clock
2 88 37 57 1000c 1 16 86 87
2 89 68 58 10007 1 1002 0 0 1 18 0 1 0 0 0 0
2 90 0 58 b000b 1 1008 0 0 32 48 1 0
2 91 2c 58 9000c 5d 900a 90 0 32 18 0 ffffffff 0 0 0 0
2 92 1 58 17001b 2e 101c 0 0 1 1 clock
2 93 1b 58 160016 2e 102c 92 0 1 18 0 1 1 1 0 0
2 94 1 58 e0012 0 1410 0 0 1 1 clock
2 95 37 58 e001b 2e 3e 93 94
4 88 57 1 11 89 89 88
4 89 58 1 0 0 91 88
4 91 58 9 0 95 0 88
4 95 58 14 6 91 91 88
