
Test_LCD.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002156  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000024  00800060  00002156  000021ca  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         0000171c  00000000  00000000  000021f0  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000ce2  00000000  00000000  0000390c  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000160  00000000  00000000  000045ee  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 0000018f  00000000  00000000  0000474e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002045  00000000  00000000  000048dd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001101  00000000  00000000  00006922  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000f82  00000000  00000000  00007a23  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000180  00000000  00000000  000089a8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000002c2  00000000  00000000  00008b28  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000088e  00000000  00000000  00008dea  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  00009678  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 e5       	ldi	r30, 0x56	; 86
      68:	f1 e2       	ldi	r31, 0x21	; 33
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a4 38       	cpi	r26, 0x84	; 132
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 47 06 	call	0xc8e	; 0xc8e <main>
      7a:	0c 94 a9 10 	jmp	0x2152	; 0x2152 <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 ed 03 	call	0x7da	; 0x7da <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 4d 04 	call	0x89a	; 0x89a <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 4d 04 	call	0x89a	; 0x89a <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 72 10 	jmp	0x20e4	; 0x20e4 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	ab e7       	ldi	r26, 0x7B	; 123
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 8e 10 	jmp	0x211c	; 0x211c <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 7e 10 	jmp	0x20fc	; 0x20fc <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 a1 04 	call	0x942	; 0x942 <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 9a 10 	jmp	0x2134	; 0x2134 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 7e 10 	jmp	0x20fc	; 0x20fc <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 a1 04 	call	0x942	; 0x942 <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 9a 10 	jmp	0x2134	; 0x2134 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 72 10 	jmp	0x20e4	; 0x20e4 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	8b e7       	ldi	r24, 0x7B	; 123
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 a1 04 	call	0x942	; 0x942 <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 8e 10 	jmp	0x211c	; 0x211c <__epilogue_restores__>

00000622 <__divsf3>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 7a 10 	jmp	0x20f4	; 0x20f4 <__prologue_saves__+0x10>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	b9 e0       	ldi	r27, 0x09	; 9
     640:	eb 2e       	mov	r14, r27
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     662:	29 85       	ldd	r18, Y+9	; 0x09
     664:	22 30       	cpi	r18, 0x02	; 2
     666:	08 f4       	brcc	.+2      	; 0x66a <__divsf3+0x48>
     668:	7e c0       	rjmp	.+252    	; 0x766 <__divsf3+0x144>
     66a:	39 89       	ldd	r19, Y+17	; 0x11
     66c:	32 30       	cpi	r19, 0x02	; 2
     66e:	10 f4       	brcc	.+4      	; 0x674 <__divsf3+0x52>
     670:	b8 01       	movw	r22, r16
     672:	7c c0       	rjmp	.+248    	; 0x76c <__divsf3+0x14a>
     674:	8a 85       	ldd	r24, Y+10	; 0x0a
     676:	9a 89       	ldd	r25, Y+18	; 0x12
     678:	89 27       	eor	r24, r25
     67a:	8a 87       	std	Y+10, r24	; 0x0a
     67c:	24 30       	cpi	r18, 0x04	; 4
     67e:	11 f0       	breq	.+4      	; 0x684 <__divsf3+0x62>
     680:	22 30       	cpi	r18, 0x02	; 2
     682:	31 f4       	brne	.+12     	; 0x690 <__divsf3+0x6e>
     684:	23 17       	cp	r18, r19
     686:	09 f0       	breq	.+2      	; 0x68a <__divsf3+0x68>
     688:	6e c0       	rjmp	.+220    	; 0x766 <__divsf3+0x144>
     68a:	6b e7       	ldi	r22, 0x7B	; 123
     68c:	70 e0       	ldi	r23, 0x00	; 0
     68e:	6e c0       	rjmp	.+220    	; 0x76c <__divsf3+0x14a>
     690:	34 30       	cpi	r19, 0x04	; 4
     692:	39 f4       	brne	.+14     	; 0x6a2 <__divsf3+0x80>
     694:	1d 86       	std	Y+13, r1	; 0x0d
     696:	1e 86       	std	Y+14, r1	; 0x0e
     698:	1f 86       	std	Y+15, r1	; 0x0f
     69a:	18 8a       	std	Y+16, r1	; 0x10
     69c:	1c 86       	std	Y+12, r1	; 0x0c
     69e:	1b 86       	std	Y+11, r1	; 0x0b
     6a0:	04 c0       	rjmp	.+8      	; 0x6aa <__divsf3+0x88>
     6a2:	32 30       	cpi	r19, 0x02	; 2
     6a4:	21 f4       	brne	.+8      	; 0x6ae <__divsf3+0x8c>
     6a6:	84 e0       	ldi	r24, 0x04	; 4
     6a8:	89 87       	std	Y+9, r24	; 0x09
     6aa:	b7 01       	movw	r22, r14
     6ac:	5f c0       	rjmp	.+190    	; 0x76c <__divsf3+0x14a>
     6ae:	2b 85       	ldd	r18, Y+11	; 0x0b
     6b0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6b2:	8b 89       	ldd	r24, Y+19	; 0x13
     6b4:	9c 89       	ldd	r25, Y+20	; 0x14
     6b6:	28 1b       	sub	r18, r24
     6b8:	39 0b       	sbc	r19, r25
     6ba:	3c 87       	std	Y+12, r19	; 0x0c
     6bc:	2b 87       	std	Y+11, r18	; 0x0b
     6be:	ed 84       	ldd	r14, Y+13	; 0x0d
     6c0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6c2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6c4:	18 89       	ldd	r17, Y+16	; 0x10
     6c6:	ad 88       	ldd	r10, Y+21	; 0x15
     6c8:	be 88       	ldd	r11, Y+22	; 0x16
     6ca:	cf 88       	ldd	r12, Y+23	; 0x17
     6cc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6ce:	ea 14       	cp	r14, r10
     6d0:	fb 04       	cpc	r15, r11
     6d2:	0c 05       	cpc	r16, r12
     6d4:	1d 05       	cpc	r17, r13
     6d6:	40 f4       	brcc	.+16     	; 0x6e8 <__divsf3+0xc6>
     6d8:	ee 0c       	add	r14, r14
     6da:	ff 1c       	adc	r15, r15
     6dc:	00 1f       	adc	r16, r16
     6de:	11 1f       	adc	r17, r17
     6e0:	21 50       	subi	r18, 0x01	; 1
     6e2:	30 40       	sbci	r19, 0x00	; 0
     6e4:	3c 87       	std	Y+12, r19	; 0x0c
     6e6:	2b 87       	std	Y+11, r18	; 0x0b
     6e8:	20 e0       	ldi	r18, 0x00	; 0
     6ea:	30 e0       	ldi	r19, 0x00	; 0
     6ec:	40 e0       	ldi	r20, 0x00	; 0
     6ee:	50 e0       	ldi	r21, 0x00	; 0
     6f0:	80 e0       	ldi	r24, 0x00	; 0
     6f2:	90 e0       	ldi	r25, 0x00	; 0
     6f4:	a0 e0       	ldi	r26, 0x00	; 0
     6f6:	b0 e4       	ldi	r27, 0x40	; 64
     6f8:	60 e0       	ldi	r22, 0x00	; 0
     6fa:	70 e0       	ldi	r23, 0x00	; 0
     6fc:	ea 14       	cp	r14, r10
     6fe:	fb 04       	cpc	r15, r11
     700:	0c 05       	cpc	r16, r12
     702:	1d 05       	cpc	r17, r13
     704:	40 f0       	brcs	.+16     	; 0x716 <__divsf3+0xf4>
     706:	28 2b       	or	r18, r24
     708:	39 2b       	or	r19, r25
     70a:	4a 2b       	or	r20, r26
     70c:	5b 2b       	or	r21, r27
     70e:	ea 18       	sub	r14, r10
     710:	fb 08       	sbc	r15, r11
     712:	0c 09       	sbc	r16, r12
     714:	1d 09       	sbc	r17, r13
     716:	b6 95       	lsr	r27
     718:	a7 95       	ror	r26
     71a:	97 95       	ror	r25
     71c:	87 95       	ror	r24
     71e:	ee 0c       	add	r14, r14
     720:	ff 1c       	adc	r15, r15
     722:	00 1f       	adc	r16, r16
     724:	11 1f       	adc	r17, r17
     726:	6f 5f       	subi	r22, 0xFF	; 255
     728:	7f 4f       	sbci	r23, 0xFF	; 255
     72a:	6f 31       	cpi	r22, 0x1F	; 31
     72c:	71 05       	cpc	r23, r1
     72e:	31 f7       	brne	.-52     	; 0x6fc <__divsf3+0xda>
     730:	da 01       	movw	r26, r20
     732:	c9 01       	movw	r24, r18
     734:	8f 77       	andi	r24, 0x7F	; 127
     736:	90 70       	andi	r25, 0x00	; 0
     738:	a0 70       	andi	r26, 0x00	; 0
     73a:	b0 70       	andi	r27, 0x00	; 0
     73c:	80 34       	cpi	r24, 0x40	; 64
     73e:	91 05       	cpc	r25, r1
     740:	a1 05       	cpc	r26, r1
     742:	b1 05       	cpc	r27, r1
     744:	61 f4       	brne	.+24     	; 0x75e <__divsf3+0x13c>
     746:	27 fd       	sbrc	r18, 7
     748:	0a c0       	rjmp	.+20     	; 0x75e <__divsf3+0x13c>
     74a:	e1 14       	cp	r14, r1
     74c:	f1 04       	cpc	r15, r1
     74e:	01 05       	cpc	r16, r1
     750:	11 05       	cpc	r17, r1
     752:	29 f0       	breq	.+10     	; 0x75e <__divsf3+0x13c>
     754:	20 5c       	subi	r18, 0xC0	; 192
     756:	3f 4f       	sbci	r19, 0xFF	; 255
     758:	4f 4f       	sbci	r20, 0xFF	; 255
     75a:	5f 4f       	sbci	r21, 0xFF	; 255
     75c:	20 78       	andi	r18, 0x80	; 128
     75e:	2d 87       	std	Y+13, r18	; 0x0d
     760:	3e 87       	std	Y+14, r19	; 0x0e
     762:	4f 87       	std	Y+15, r20	; 0x0f
     764:	58 8b       	std	Y+16, r21	; 0x10
     766:	be 01       	movw	r22, r28
     768:	67 5f       	subi	r22, 0xF7	; 247
     76a:	7f 4f       	sbci	r23, 0xFF	; 255
     76c:	cb 01       	movw	r24, r22
     76e:	0e 94 a1 04 	call	0x942	; 0x942 <__pack_f>
     772:	68 96       	adiw	r28, 0x18	; 24
     774:	ea e0       	ldi	r30, 0x0A	; 10
     776:	0c 94 96 10 	jmp	0x212c	; 0x212c <__epilogue_restores__+0x10>

0000077a <__gtsf2>:
     77a:	a8 e1       	ldi	r26, 0x18	; 24
     77c:	b0 e0       	ldi	r27, 0x00	; 0
     77e:	e3 ec       	ldi	r30, 0xC3	; 195
     780:	f3 e0       	ldi	r31, 0x03	; 3
     782:	0c 94 7e 10 	jmp	0x20fc	; 0x20fc <__prologue_saves__+0x18>
     786:	69 83       	std	Y+1, r22	; 0x01
     788:	7a 83       	std	Y+2, r23	; 0x02
     78a:	8b 83       	std	Y+3, r24	; 0x03
     78c:	9c 83       	std	Y+4, r25	; 0x04
     78e:	2d 83       	std	Y+5, r18	; 0x05
     790:	3e 83       	std	Y+6, r19	; 0x06
     792:	4f 83       	std	Y+7, r20	; 0x07
     794:	58 87       	std	Y+8, r21	; 0x08
     796:	89 e0       	ldi	r24, 0x09	; 9
     798:	e8 2e       	mov	r14, r24
     79a:	f1 2c       	mov	r15, r1
     79c:	ec 0e       	add	r14, r28
     79e:	fd 1e       	adc	r15, r29
     7a0:	ce 01       	movw	r24, r28
     7a2:	01 96       	adiw	r24, 0x01	; 1
     7a4:	b7 01       	movw	r22, r14
     7a6:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     7aa:	8e 01       	movw	r16, r28
     7ac:	0f 5e       	subi	r16, 0xEF	; 239
     7ae:	1f 4f       	sbci	r17, 0xFF	; 255
     7b0:	ce 01       	movw	r24, r28
     7b2:	05 96       	adiw	r24, 0x05	; 5
     7b4:	b8 01       	movw	r22, r16
     7b6:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     7ba:	89 85       	ldd	r24, Y+9	; 0x09
     7bc:	82 30       	cpi	r24, 0x02	; 2
     7be:	40 f0       	brcs	.+16     	; 0x7d0 <__gtsf2+0x56>
     7c0:	89 89       	ldd	r24, Y+17	; 0x11
     7c2:	82 30       	cpi	r24, 0x02	; 2
     7c4:	28 f0       	brcs	.+10     	; 0x7d0 <__gtsf2+0x56>
     7c6:	c7 01       	movw	r24, r14
     7c8:	b8 01       	movw	r22, r16
     7ca:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__fpcmp_parts_f>
     7ce:	01 c0       	rjmp	.+2      	; 0x7d2 <__gtsf2+0x58>
     7d0:	8f ef       	ldi	r24, 0xFF	; 255
     7d2:	68 96       	adiw	r28, 0x18	; 24
     7d4:	e6 e0       	ldi	r30, 0x06	; 6
     7d6:	0c 94 9a 10 	jmp	0x2134	; 0x2134 <__epilogue_restores__+0x18>

000007da <__gesf2>:
     7da:	a8 e1       	ldi	r26, 0x18	; 24
     7dc:	b0 e0       	ldi	r27, 0x00	; 0
     7de:	e3 ef       	ldi	r30, 0xF3	; 243
     7e0:	f3 e0       	ldi	r31, 0x03	; 3
     7e2:	0c 94 7e 10 	jmp	0x20fc	; 0x20fc <__prologue_saves__+0x18>
     7e6:	69 83       	std	Y+1, r22	; 0x01
     7e8:	7a 83       	std	Y+2, r23	; 0x02
     7ea:	8b 83       	std	Y+3, r24	; 0x03
     7ec:	9c 83       	std	Y+4, r25	; 0x04
     7ee:	2d 83       	std	Y+5, r18	; 0x05
     7f0:	3e 83       	std	Y+6, r19	; 0x06
     7f2:	4f 83       	std	Y+7, r20	; 0x07
     7f4:	58 87       	std	Y+8, r21	; 0x08
     7f6:	89 e0       	ldi	r24, 0x09	; 9
     7f8:	e8 2e       	mov	r14, r24
     7fa:	f1 2c       	mov	r15, r1
     7fc:	ec 0e       	add	r14, r28
     7fe:	fd 1e       	adc	r15, r29
     800:	ce 01       	movw	r24, r28
     802:	01 96       	adiw	r24, 0x01	; 1
     804:	b7 01       	movw	r22, r14
     806:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     80a:	8e 01       	movw	r16, r28
     80c:	0f 5e       	subi	r16, 0xEF	; 239
     80e:	1f 4f       	sbci	r17, 0xFF	; 255
     810:	ce 01       	movw	r24, r28
     812:	05 96       	adiw	r24, 0x05	; 5
     814:	b8 01       	movw	r22, r16
     816:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     81a:	89 85       	ldd	r24, Y+9	; 0x09
     81c:	82 30       	cpi	r24, 0x02	; 2
     81e:	40 f0       	brcs	.+16     	; 0x830 <__gesf2+0x56>
     820:	89 89       	ldd	r24, Y+17	; 0x11
     822:	82 30       	cpi	r24, 0x02	; 2
     824:	28 f0       	brcs	.+10     	; 0x830 <__gesf2+0x56>
     826:	c7 01       	movw	r24, r14
     828:	b8 01       	movw	r22, r16
     82a:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__fpcmp_parts_f>
     82e:	01 c0       	rjmp	.+2      	; 0x832 <__gesf2+0x58>
     830:	8f ef       	ldi	r24, 0xFF	; 255
     832:	68 96       	adiw	r28, 0x18	; 24
     834:	e6 e0       	ldi	r30, 0x06	; 6
     836:	0c 94 9a 10 	jmp	0x2134	; 0x2134 <__epilogue_restores__+0x18>

0000083a <__ltsf2>:
     83a:	a8 e1       	ldi	r26, 0x18	; 24
     83c:	b0 e0       	ldi	r27, 0x00	; 0
     83e:	e3 e2       	ldi	r30, 0x23	; 35
     840:	f4 e0       	ldi	r31, 0x04	; 4
     842:	0c 94 7e 10 	jmp	0x20fc	; 0x20fc <__prologue_saves__+0x18>
     846:	69 83       	std	Y+1, r22	; 0x01
     848:	7a 83       	std	Y+2, r23	; 0x02
     84a:	8b 83       	std	Y+3, r24	; 0x03
     84c:	9c 83       	std	Y+4, r25	; 0x04
     84e:	2d 83       	std	Y+5, r18	; 0x05
     850:	3e 83       	std	Y+6, r19	; 0x06
     852:	4f 83       	std	Y+7, r20	; 0x07
     854:	58 87       	std	Y+8, r21	; 0x08
     856:	89 e0       	ldi	r24, 0x09	; 9
     858:	e8 2e       	mov	r14, r24
     85a:	f1 2c       	mov	r15, r1
     85c:	ec 0e       	add	r14, r28
     85e:	fd 1e       	adc	r15, r29
     860:	ce 01       	movw	r24, r28
     862:	01 96       	adiw	r24, 0x01	; 1
     864:	b7 01       	movw	r22, r14
     866:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     86a:	8e 01       	movw	r16, r28
     86c:	0f 5e       	subi	r16, 0xEF	; 239
     86e:	1f 4f       	sbci	r17, 0xFF	; 255
     870:	ce 01       	movw	r24, r28
     872:	05 96       	adiw	r24, 0x05	; 5
     874:	b8 01       	movw	r22, r16
     876:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     87a:	89 85       	ldd	r24, Y+9	; 0x09
     87c:	82 30       	cpi	r24, 0x02	; 2
     87e:	40 f0       	brcs	.+16     	; 0x890 <__stack+0x31>
     880:	89 89       	ldd	r24, Y+17	; 0x11
     882:	82 30       	cpi	r24, 0x02	; 2
     884:	28 f0       	brcs	.+10     	; 0x890 <__stack+0x31>
     886:	c7 01       	movw	r24, r14
     888:	b8 01       	movw	r22, r16
     88a:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__fpcmp_parts_f>
     88e:	01 c0       	rjmp	.+2      	; 0x892 <__stack+0x33>
     890:	81 e0       	ldi	r24, 0x01	; 1
     892:	68 96       	adiw	r28, 0x18	; 24
     894:	e6 e0       	ldi	r30, 0x06	; 6
     896:	0c 94 9a 10 	jmp	0x2134	; 0x2134 <__epilogue_restores__+0x18>

0000089a <__fixsfsi>:
     89a:	ac e0       	ldi	r26, 0x0C	; 12
     89c:	b0 e0       	ldi	r27, 0x00	; 0
     89e:	e3 e5       	ldi	r30, 0x53	; 83
     8a0:	f4 e0       	ldi	r31, 0x04	; 4
     8a2:	0c 94 82 10 	jmp	0x2104	; 0x2104 <__prologue_saves__+0x20>
     8a6:	69 83       	std	Y+1, r22	; 0x01
     8a8:	7a 83       	std	Y+2, r23	; 0x02
     8aa:	8b 83       	std	Y+3, r24	; 0x03
     8ac:	9c 83       	std	Y+4, r25	; 0x04
     8ae:	ce 01       	movw	r24, r28
     8b0:	01 96       	adiw	r24, 0x01	; 1
     8b2:	be 01       	movw	r22, r28
     8b4:	6b 5f       	subi	r22, 0xFB	; 251
     8b6:	7f 4f       	sbci	r23, 0xFF	; 255
     8b8:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     8bc:	8d 81       	ldd	r24, Y+5	; 0x05
     8be:	82 30       	cpi	r24, 0x02	; 2
     8c0:	61 f1       	breq	.+88     	; 0x91a <__fixsfsi+0x80>
     8c2:	82 30       	cpi	r24, 0x02	; 2
     8c4:	50 f1       	brcs	.+84     	; 0x91a <__fixsfsi+0x80>
     8c6:	84 30       	cpi	r24, 0x04	; 4
     8c8:	21 f4       	brne	.+8      	; 0x8d2 <__fixsfsi+0x38>
     8ca:	8e 81       	ldd	r24, Y+6	; 0x06
     8cc:	88 23       	and	r24, r24
     8ce:	51 f1       	breq	.+84     	; 0x924 <__fixsfsi+0x8a>
     8d0:	2e c0       	rjmp	.+92     	; 0x92e <__fixsfsi+0x94>
     8d2:	2f 81       	ldd	r18, Y+7	; 0x07
     8d4:	38 85       	ldd	r19, Y+8	; 0x08
     8d6:	37 fd       	sbrc	r19, 7
     8d8:	20 c0       	rjmp	.+64     	; 0x91a <__fixsfsi+0x80>
     8da:	6e 81       	ldd	r22, Y+6	; 0x06
     8dc:	2f 31       	cpi	r18, 0x1F	; 31
     8de:	31 05       	cpc	r19, r1
     8e0:	1c f0       	brlt	.+6      	; 0x8e8 <__fixsfsi+0x4e>
     8e2:	66 23       	and	r22, r22
     8e4:	f9 f0       	breq	.+62     	; 0x924 <__fixsfsi+0x8a>
     8e6:	23 c0       	rjmp	.+70     	; 0x92e <__fixsfsi+0x94>
     8e8:	8e e1       	ldi	r24, 0x1E	; 30
     8ea:	90 e0       	ldi	r25, 0x00	; 0
     8ec:	82 1b       	sub	r24, r18
     8ee:	93 0b       	sbc	r25, r19
     8f0:	29 85       	ldd	r18, Y+9	; 0x09
     8f2:	3a 85       	ldd	r19, Y+10	; 0x0a
     8f4:	4b 85       	ldd	r20, Y+11	; 0x0b
     8f6:	5c 85       	ldd	r21, Y+12	; 0x0c
     8f8:	04 c0       	rjmp	.+8      	; 0x902 <__fixsfsi+0x68>
     8fa:	56 95       	lsr	r21
     8fc:	47 95       	ror	r20
     8fe:	37 95       	ror	r19
     900:	27 95       	ror	r18
     902:	8a 95       	dec	r24
     904:	d2 f7       	brpl	.-12     	; 0x8fa <__fixsfsi+0x60>
     906:	66 23       	and	r22, r22
     908:	b1 f0       	breq	.+44     	; 0x936 <__fixsfsi+0x9c>
     90a:	50 95       	com	r21
     90c:	40 95       	com	r20
     90e:	30 95       	com	r19
     910:	21 95       	neg	r18
     912:	3f 4f       	sbci	r19, 0xFF	; 255
     914:	4f 4f       	sbci	r20, 0xFF	; 255
     916:	5f 4f       	sbci	r21, 0xFF	; 255
     918:	0e c0       	rjmp	.+28     	; 0x936 <__fixsfsi+0x9c>
     91a:	20 e0       	ldi	r18, 0x00	; 0
     91c:	30 e0       	ldi	r19, 0x00	; 0
     91e:	40 e0       	ldi	r20, 0x00	; 0
     920:	50 e0       	ldi	r21, 0x00	; 0
     922:	09 c0       	rjmp	.+18     	; 0x936 <__fixsfsi+0x9c>
     924:	2f ef       	ldi	r18, 0xFF	; 255
     926:	3f ef       	ldi	r19, 0xFF	; 255
     928:	4f ef       	ldi	r20, 0xFF	; 255
     92a:	5f e7       	ldi	r21, 0x7F	; 127
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__fixsfsi+0x9c>
     92e:	20 e0       	ldi	r18, 0x00	; 0
     930:	30 e0       	ldi	r19, 0x00	; 0
     932:	40 e0       	ldi	r20, 0x00	; 0
     934:	50 e8       	ldi	r21, 0x80	; 128
     936:	b9 01       	movw	r22, r18
     938:	ca 01       	movw	r24, r20
     93a:	2c 96       	adiw	r28, 0x0c	; 12
     93c:	e2 e0       	ldi	r30, 0x02	; 2
     93e:	0c 94 9e 10 	jmp	0x213c	; 0x213c <__epilogue_restores__+0x20>

00000942 <__pack_f>:
     942:	df 92       	push	r13
     944:	ef 92       	push	r14
     946:	ff 92       	push	r15
     948:	0f 93       	push	r16
     94a:	1f 93       	push	r17
     94c:	fc 01       	movw	r30, r24
     94e:	e4 80       	ldd	r14, Z+4	; 0x04
     950:	f5 80       	ldd	r15, Z+5	; 0x05
     952:	06 81       	ldd	r16, Z+6	; 0x06
     954:	17 81       	ldd	r17, Z+7	; 0x07
     956:	d1 80       	ldd	r13, Z+1	; 0x01
     958:	80 81       	ld	r24, Z
     95a:	82 30       	cpi	r24, 0x02	; 2
     95c:	48 f4       	brcc	.+18     	; 0x970 <__pack_f+0x2e>
     95e:	80 e0       	ldi	r24, 0x00	; 0
     960:	90 e0       	ldi	r25, 0x00	; 0
     962:	a0 e1       	ldi	r26, 0x10	; 16
     964:	b0 e0       	ldi	r27, 0x00	; 0
     966:	e8 2a       	or	r14, r24
     968:	f9 2a       	or	r15, r25
     96a:	0a 2b       	or	r16, r26
     96c:	1b 2b       	or	r17, r27
     96e:	a5 c0       	rjmp	.+330    	; 0xaba <__pack_f+0x178>
     970:	84 30       	cpi	r24, 0x04	; 4
     972:	09 f4       	brne	.+2      	; 0x976 <__pack_f+0x34>
     974:	9f c0       	rjmp	.+318    	; 0xab4 <__pack_f+0x172>
     976:	82 30       	cpi	r24, 0x02	; 2
     978:	21 f4       	brne	.+8      	; 0x982 <__pack_f+0x40>
     97a:	ee 24       	eor	r14, r14
     97c:	ff 24       	eor	r15, r15
     97e:	87 01       	movw	r16, r14
     980:	05 c0       	rjmp	.+10     	; 0x98c <__pack_f+0x4a>
     982:	e1 14       	cp	r14, r1
     984:	f1 04       	cpc	r15, r1
     986:	01 05       	cpc	r16, r1
     988:	11 05       	cpc	r17, r1
     98a:	19 f4       	brne	.+6      	; 0x992 <__pack_f+0x50>
     98c:	e0 e0       	ldi	r30, 0x00	; 0
     98e:	f0 e0       	ldi	r31, 0x00	; 0
     990:	96 c0       	rjmp	.+300    	; 0xabe <__pack_f+0x17c>
     992:	62 81       	ldd	r22, Z+2	; 0x02
     994:	73 81       	ldd	r23, Z+3	; 0x03
     996:	9f ef       	ldi	r25, 0xFF	; 255
     998:	62 38       	cpi	r22, 0x82	; 130
     99a:	79 07       	cpc	r23, r25
     99c:	0c f0       	brlt	.+2      	; 0x9a0 <__pack_f+0x5e>
     99e:	5b c0       	rjmp	.+182    	; 0xa56 <__pack_f+0x114>
     9a0:	22 e8       	ldi	r18, 0x82	; 130
     9a2:	3f ef       	ldi	r19, 0xFF	; 255
     9a4:	26 1b       	sub	r18, r22
     9a6:	37 0b       	sbc	r19, r23
     9a8:	2a 31       	cpi	r18, 0x1A	; 26
     9aa:	31 05       	cpc	r19, r1
     9ac:	2c f0       	brlt	.+10     	; 0x9b8 <__pack_f+0x76>
     9ae:	20 e0       	ldi	r18, 0x00	; 0
     9b0:	30 e0       	ldi	r19, 0x00	; 0
     9b2:	40 e0       	ldi	r20, 0x00	; 0
     9b4:	50 e0       	ldi	r21, 0x00	; 0
     9b6:	2a c0       	rjmp	.+84     	; 0xa0c <__pack_f+0xca>
     9b8:	b8 01       	movw	r22, r16
     9ba:	a7 01       	movw	r20, r14
     9bc:	02 2e       	mov	r0, r18
     9be:	04 c0       	rjmp	.+8      	; 0x9c8 <__pack_f+0x86>
     9c0:	76 95       	lsr	r23
     9c2:	67 95       	ror	r22
     9c4:	57 95       	ror	r21
     9c6:	47 95       	ror	r20
     9c8:	0a 94       	dec	r0
     9ca:	d2 f7       	brpl	.-12     	; 0x9c0 <__pack_f+0x7e>
     9cc:	81 e0       	ldi	r24, 0x01	; 1
     9ce:	90 e0       	ldi	r25, 0x00	; 0
     9d0:	a0 e0       	ldi	r26, 0x00	; 0
     9d2:	b0 e0       	ldi	r27, 0x00	; 0
     9d4:	04 c0       	rjmp	.+8      	; 0x9de <__pack_f+0x9c>
     9d6:	88 0f       	add	r24, r24
     9d8:	99 1f       	adc	r25, r25
     9da:	aa 1f       	adc	r26, r26
     9dc:	bb 1f       	adc	r27, r27
     9de:	2a 95       	dec	r18
     9e0:	d2 f7       	brpl	.-12     	; 0x9d6 <__pack_f+0x94>
     9e2:	01 97       	sbiw	r24, 0x01	; 1
     9e4:	a1 09       	sbc	r26, r1
     9e6:	b1 09       	sbc	r27, r1
     9e8:	8e 21       	and	r24, r14
     9ea:	9f 21       	and	r25, r15
     9ec:	a0 23       	and	r26, r16
     9ee:	b1 23       	and	r27, r17
     9f0:	00 97       	sbiw	r24, 0x00	; 0
     9f2:	a1 05       	cpc	r26, r1
     9f4:	b1 05       	cpc	r27, r1
     9f6:	21 f0       	breq	.+8      	; 0xa00 <__pack_f+0xbe>
     9f8:	81 e0       	ldi	r24, 0x01	; 1
     9fa:	90 e0       	ldi	r25, 0x00	; 0
     9fc:	a0 e0       	ldi	r26, 0x00	; 0
     9fe:	b0 e0       	ldi	r27, 0x00	; 0
     a00:	9a 01       	movw	r18, r20
     a02:	ab 01       	movw	r20, r22
     a04:	28 2b       	or	r18, r24
     a06:	39 2b       	or	r19, r25
     a08:	4a 2b       	or	r20, r26
     a0a:	5b 2b       	or	r21, r27
     a0c:	da 01       	movw	r26, r20
     a0e:	c9 01       	movw	r24, r18
     a10:	8f 77       	andi	r24, 0x7F	; 127
     a12:	90 70       	andi	r25, 0x00	; 0
     a14:	a0 70       	andi	r26, 0x00	; 0
     a16:	b0 70       	andi	r27, 0x00	; 0
     a18:	80 34       	cpi	r24, 0x40	; 64
     a1a:	91 05       	cpc	r25, r1
     a1c:	a1 05       	cpc	r26, r1
     a1e:	b1 05       	cpc	r27, r1
     a20:	39 f4       	brne	.+14     	; 0xa30 <__pack_f+0xee>
     a22:	27 ff       	sbrs	r18, 7
     a24:	09 c0       	rjmp	.+18     	; 0xa38 <__pack_f+0xf6>
     a26:	20 5c       	subi	r18, 0xC0	; 192
     a28:	3f 4f       	sbci	r19, 0xFF	; 255
     a2a:	4f 4f       	sbci	r20, 0xFF	; 255
     a2c:	5f 4f       	sbci	r21, 0xFF	; 255
     a2e:	04 c0       	rjmp	.+8      	; 0xa38 <__pack_f+0xf6>
     a30:	21 5c       	subi	r18, 0xC1	; 193
     a32:	3f 4f       	sbci	r19, 0xFF	; 255
     a34:	4f 4f       	sbci	r20, 0xFF	; 255
     a36:	5f 4f       	sbci	r21, 0xFF	; 255
     a38:	e0 e0       	ldi	r30, 0x00	; 0
     a3a:	f0 e0       	ldi	r31, 0x00	; 0
     a3c:	20 30       	cpi	r18, 0x00	; 0
     a3e:	a0 e0       	ldi	r26, 0x00	; 0
     a40:	3a 07       	cpc	r19, r26
     a42:	a0 e0       	ldi	r26, 0x00	; 0
     a44:	4a 07       	cpc	r20, r26
     a46:	a0 e4       	ldi	r26, 0x40	; 64
     a48:	5a 07       	cpc	r21, r26
     a4a:	10 f0       	brcs	.+4      	; 0xa50 <__pack_f+0x10e>
     a4c:	e1 e0       	ldi	r30, 0x01	; 1
     a4e:	f0 e0       	ldi	r31, 0x00	; 0
     a50:	79 01       	movw	r14, r18
     a52:	8a 01       	movw	r16, r20
     a54:	27 c0       	rjmp	.+78     	; 0xaa4 <__pack_f+0x162>
     a56:	60 38       	cpi	r22, 0x80	; 128
     a58:	71 05       	cpc	r23, r1
     a5a:	64 f5       	brge	.+88     	; 0xab4 <__pack_f+0x172>
     a5c:	fb 01       	movw	r30, r22
     a5e:	e1 58       	subi	r30, 0x81	; 129
     a60:	ff 4f       	sbci	r31, 0xFF	; 255
     a62:	d8 01       	movw	r26, r16
     a64:	c7 01       	movw	r24, r14
     a66:	8f 77       	andi	r24, 0x7F	; 127
     a68:	90 70       	andi	r25, 0x00	; 0
     a6a:	a0 70       	andi	r26, 0x00	; 0
     a6c:	b0 70       	andi	r27, 0x00	; 0
     a6e:	80 34       	cpi	r24, 0x40	; 64
     a70:	91 05       	cpc	r25, r1
     a72:	a1 05       	cpc	r26, r1
     a74:	b1 05       	cpc	r27, r1
     a76:	39 f4       	brne	.+14     	; 0xa86 <__pack_f+0x144>
     a78:	e7 fe       	sbrs	r14, 7
     a7a:	0d c0       	rjmp	.+26     	; 0xa96 <__pack_f+0x154>
     a7c:	80 e4       	ldi	r24, 0x40	; 64
     a7e:	90 e0       	ldi	r25, 0x00	; 0
     a80:	a0 e0       	ldi	r26, 0x00	; 0
     a82:	b0 e0       	ldi	r27, 0x00	; 0
     a84:	04 c0       	rjmp	.+8      	; 0xa8e <__pack_f+0x14c>
     a86:	8f e3       	ldi	r24, 0x3F	; 63
     a88:	90 e0       	ldi	r25, 0x00	; 0
     a8a:	a0 e0       	ldi	r26, 0x00	; 0
     a8c:	b0 e0       	ldi	r27, 0x00	; 0
     a8e:	e8 0e       	add	r14, r24
     a90:	f9 1e       	adc	r15, r25
     a92:	0a 1f       	adc	r16, r26
     a94:	1b 1f       	adc	r17, r27
     a96:	17 ff       	sbrs	r17, 7
     a98:	05 c0       	rjmp	.+10     	; 0xaa4 <__pack_f+0x162>
     a9a:	16 95       	lsr	r17
     a9c:	07 95       	ror	r16
     a9e:	f7 94       	ror	r15
     aa0:	e7 94       	ror	r14
     aa2:	31 96       	adiw	r30, 0x01	; 1
     aa4:	87 e0       	ldi	r24, 0x07	; 7
     aa6:	16 95       	lsr	r17
     aa8:	07 95       	ror	r16
     aaa:	f7 94       	ror	r15
     aac:	e7 94       	ror	r14
     aae:	8a 95       	dec	r24
     ab0:	d1 f7       	brne	.-12     	; 0xaa6 <__pack_f+0x164>
     ab2:	05 c0       	rjmp	.+10     	; 0xabe <__pack_f+0x17c>
     ab4:	ee 24       	eor	r14, r14
     ab6:	ff 24       	eor	r15, r15
     ab8:	87 01       	movw	r16, r14
     aba:	ef ef       	ldi	r30, 0xFF	; 255
     abc:	f0 e0       	ldi	r31, 0x00	; 0
     abe:	6e 2f       	mov	r22, r30
     ac0:	67 95       	ror	r22
     ac2:	66 27       	eor	r22, r22
     ac4:	67 95       	ror	r22
     ac6:	90 2f       	mov	r25, r16
     ac8:	9f 77       	andi	r25, 0x7F	; 127
     aca:	d7 94       	ror	r13
     acc:	dd 24       	eor	r13, r13
     ace:	d7 94       	ror	r13
     ad0:	8e 2f       	mov	r24, r30
     ad2:	86 95       	lsr	r24
     ad4:	49 2f       	mov	r20, r25
     ad6:	46 2b       	or	r20, r22
     ad8:	58 2f       	mov	r21, r24
     ada:	5d 29       	or	r21, r13
     adc:	b7 01       	movw	r22, r14
     ade:	ca 01       	movw	r24, r20
     ae0:	1f 91       	pop	r17
     ae2:	0f 91       	pop	r16
     ae4:	ff 90       	pop	r15
     ae6:	ef 90       	pop	r14
     ae8:	df 90       	pop	r13
     aea:	08 95       	ret

00000aec <__unpack_f>:
     aec:	fc 01       	movw	r30, r24
     aee:	db 01       	movw	r26, r22
     af0:	40 81       	ld	r20, Z
     af2:	51 81       	ldd	r21, Z+1	; 0x01
     af4:	22 81       	ldd	r18, Z+2	; 0x02
     af6:	62 2f       	mov	r22, r18
     af8:	6f 77       	andi	r22, 0x7F	; 127
     afa:	70 e0       	ldi	r23, 0x00	; 0
     afc:	22 1f       	adc	r18, r18
     afe:	22 27       	eor	r18, r18
     b00:	22 1f       	adc	r18, r18
     b02:	93 81       	ldd	r25, Z+3	; 0x03
     b04:	89 2f       	mov	r24, r25
     b06:	88 0f       	add	r24, r24
     b08:	82 2b       	or	r24, r18
     b0a:	28 2f       	mov	r18, r24
     b0c:	30 e0       	ldi	r19, 0x00	; 0
     b0e:	99 1f       	adc	r25, r25
     b10:	99 27       	eor	r25, r25
     b12:	99 1f       	adc	r25, r25
     b14:	11 96       	adiw	r26, 0x01	; 1
     b16:	9c 93       	st	X, r25
     b18:	11 97       	sbiw	r26, 0x01	; 1
     b1a:	21 15       	cp	r18, r1
     b1c:	31 05       	cpc	r19, r1
     b1e:	a9 f5       	brne	.+106    	; 0xb8a <__unpack_f+0x9e>
     b20:	41 15       	cp	r20, r1
     b22:	51 05       	cpc	r21, r1
     b24:	61 05       	cpc	r22, r1
     b26:	71 05       	cpc	r23, r1
     b28:	11 f4       	brne	.+4      	; 0xb2e <__unpack_f+0x42>
     b2a:	82 e0       	ldi	r24, 0x02	; 2
     b2c:	37 c0       	rjmp	.+110    	; 0xb9c <__unpack_f+0xb0>
     b2e:	82 e8       	ldi	r24, 0x82	; 130
     b30:	9f ef       	ldi	r25, 0xFF	; 255
     b32:	13 96       	adiw	r26, 0x03	; 3
     b34:	9c 93       	st	X, r25
     b36:	8e 93       	st	-X, r24
     b38:	12 97       	sbiw	r26, 0x02	; 2
     b3a:	9a 01       	movw	r18, r20
     b3c:	ab 01       	movw	r20, r22
     b3e:	67 e0       	ldi	r22, 0x07	; 7
     b40:	22 0f       	add	r18, r18
     b42:	33 1f       	adc	r19, r19
     b44:	44 1f       	adc	r20, r20
     b46:	55 1f       	adc	r21, r21
     b48:	6a 95       	dec	r22
     b4a:	d1 f7       	brne	.-12     	; 0xb40 <__unpack_f+0x54>
     b4c:	83 e0       	ldi	r24, 0x03	; 3
     b4e:	8c 93       	st	X, r24
     b50:	0d c0       	rjmp	.+26     	; 0xb6c <__unpack_f+0x80>
     b52:	22 0f       	add	r18, r18
     b54:	33 1f       	adc	r19, r19
     b56:	44 1f       	adc	r20, r20
     b58:	55 1f       	adc	r21, r21
     b5a:	12 96       	adiw	r26, 0x02	; 2
     b5c:	8d 91       	ld	r24, X+
     b5e:	9c 91       	ld	r25, X
     b60:	13 97       	sbiw	r26, 0x03	; 3
     b62:	01 97       	sbiw	r24, 0x01	; 1
     b64:	13 96       	adiw	r26, 0x03	; 3
     b66:	9c 93       	st	X, r25
     b68:	8e 93       	st	-X, r24
     b6a:	12 97       	sbiw	r26, 0x02	; 2
     b6c:	20 30       	cpi	r18, 0x00	; 0
     b6e:	80 e0       	ldi	r24, 0x00	; 0
     b70:	38 07       	cpc	r19, r24
     b72:	80 e0       	ldi	r24, 0x00	; 0
     b74:	48 07       	cpc	r20, r24
     b76:	80 e4       	ldi	r24, 0x40	; 64
     b78:	58 07       	cpc	r21, r24
     b7a:	58 f3       	brcs	.-42     	; 0xb52 <__unpack_f+0x66>
     b7c:	14 96       	adiw	r26, 0x04	; 4
     b7e:	2d 93       	st	X+, r18
     b80:	3d 93       	st	X+, r19
     b82:	4d 93       	st	X+, r20
     b84:	5c 93       	st	X, r21
     b86:	17 97       	sbiw	r26, 0x07	; 7
     b88:	08 95       	ret
     b8a:	2f 3f       	cpi	r18, 0xFF	; 255
     b8c:	31 05       	cpc	r19, r1
     b8e:	79 f4       	brne	.+30     	; 0xbae <__unpack_f+0xc2>
     b90:	41 15       	cp	r20, r1
     b92:	51 05       	cpc	r21, r1
     b94:	61 05       	cpc	r22, r1
     b96:	71 05       	cpc	r23, r1
     b98:	19 f4       	brne	.+6      	; 0xba0 <__unpack_f+0xb4>
     b9a:	84 e0       	ldi	r24, 0x04	; 4
     b9c:	8c 93       	st	X, r24
     b9e:	08 95       	ret
     ba0:	64 ff       	sbrs	r22, 4
     ba2:	03 c0       	rjmp	.+6      	; 0xbaa <__unpack_f+0xbe>
     ba4:	81 e0       	ldi	r24, 0x01	; 1
     ba6:	8c 93       	st	X, r24
     ba8:	12 c0       	rjmp	.+36     	; 0xbce <__unpack_f+0xe2>
     baa:	1c 92       	st	X, r1
     bac:	10 c0       	rjmp	.+32     	; 0xbce <__unpack_f+0xe2>
     bae:	2f 57       	subi	r18, 0x7F	; 127
     bb0:	30 40       	sbci	r19, 0x00	; 0
     bb2:	13 96       	adiw	r26, 0x03	; 3
     bb4:	3c 93       	st	X, r19
     bb6:	2e 93       	st	-X, r18
     bb8:	12 97       	sbiw	r26, 0x02	; 2
     bba:	83 e0       	ldi	r24, 0x03	; 3
     bbc:	8c 93       	st	X, r24
     bbe:	87 e0       	ldi	r24, 0x07	; 7
     bc0:	44 0f       	add	r20, r20
     bc2:	55 1f       	adc	r21, r21
     bc4:	66 1f       	adc	r22, r22
     bc6:	77 1f       	adc	r23, r23
     bc8:	8a 95       	dec	r24
     bca:	d1 f7       	brne	.-12     	; 0xbc0 <__unpack_f+0xd4>
     bcc:	70 64       	ori	r23, 0x40	; 64
     bce:	14 96       	adiw	r26, 0x04	; 4
     bd0:	4d 93       	st	X+, r20
     bd2:	5d 93       	st	X+, r21
     bd4:	6d 93       	st	X+, r22
     bd6:	7c 93       	st	X, r23
     bd8:	17 97       	sbiw	r26, 0x07	; 7
     bda:	08 95       	ret

00000bdc <__fpcmp_parts_f>:
     bdc:	1f 93       	push	r17
     bde:	dc 01       	movw	r26, r24
     be0:	fb 01       	movw	r30, r22
     be2:	9c 91       	ld	r25, X
     be4:	92 30       	cpi	r25, 0x02	; 2
     be6:	08 f4       	brcc	.+2      	; 0xbea <__fpcmp_parts_f+0xe>
     be8:	47 c0       	rjmp	.+142    	; 0xc78 <__fpcmp_parts_f+0x9c>
     bea:	80 81       	ld	r24, Z
     bec:	82 30       	cpi	r24, 0x02	; 2
     bee:	08 f4       	brcc	.+2      	; 0xbf2 <__fpcmp_parts_f+0x16>
     bf0:	43 c0       	rjmp	.+134    	; 0xc78 <__fpcmp_parts_f+0x9c>
     bf2:	94 30       	cpi	r25, 0x04	; 4
     bf4:	51 f4       	brne	.+20     	; 0xc0a <__fpcmp_parts_f+0x2e>
     bf6:	11 96       	adiw	r26, 0x01	; 1
     bf8:	1c 91       	ld	r17, X
     bfa:	84 30       	cpi	r24, 0x04	; 4
     bfc:	99 f5       	brne	.+102    	; 0xc64 <__fpcmp_parts_f+0x88>
     bfe:	81 81       	ldd	r24, Z+1	; 0x01
     c00:	68 2f       	mov	r22, r24
     c02:	70 e0       	ldi	r23, 0x00	; 0
     c04:	61 1b       	sub	r22, r17
     c06:	71 09       	sbc	r23, r1
     c08:	3f c0       	rjmp	.+126    	; 0xc88 <__fpcmp_parts_f+0xac>
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	21 f0       	breq	.+8      	; 0xc16 <__fpcmp_parts_f+0x3a>
     c0e:	92 30       	cpi	r25, 0x02	; 2
     c10:	31 f4       	brne	.+12     	; 0xc1e <__fpcmp_parts_f+0x42>
     c12:	82 30       	cpi	r24, 0x02	; 2
     c14:	b9 f1       	breq	.+110    	; 0xc84 <__fpcmp_parts_f+0xa8>
     c16:	81 81       	ldd	r24, Z+1	; 0x01
     c18:	88 23       	and	r24, r24
     c1a:	89 f1       	breq	.+98     	; 0xc7e <__fpcmp_parts_f+0xa2>
     c1c:	2d c0       	rjmp	.+90     	; 0xc78 <__fpcmp_parts_f+0x9c>
     c1e:	11 96       	adiw	r26, 0x01	; 1
     c20:	1c 91       	ld	r17, X
     c22:	11 97       	sbiw	r26, 0x01	; 1
     c24:	82 30       	cpi	r24, 0x02	; 2
     c26:	f1 f0       	breq	.+60     	; 0xc64 <__fpcmp_parts_f+0x88>
     c28:	81 81       	ldd	r24, Z+1	; 0x01
     c2a:	18 17       	cp	r17, r24
     c2c:	d9 f4       	brne	.+54     	; 0xc64 <__fpcmp_parts_f+0x88>
     c2e:	12 96       	adiw	r26, 0x02	; 2
     c30:	2d 91       	ld	r18, X+
     c32:	3c 91       	ld	r19, X
     c34:	13 97       	sbiw	r26, 0x03	; 3
     c36:	82 81       	ldd	r24, Z+2	; 0x02
     c38:	93 81       	ldd	r25, Z+3	; 0x03
     c3a:	82 17       	cp	r24, r18
     c3c:	93 07       	cpc	r25, r19
     c3e:	94 f0       	brlt	.+36     	; 0xc64 <__fpcmp_parts_f+0x88>
     c40:	28 17       	cp	r18, r24
     c42:	39 07       	cpc	r19, r25
     c44:	bc f0       	brlt	.+46     	; 0xc74 <__fpcmp_parts_f+0x98>
     c46:	14 96       	adiw	r26, 0x04	; 4
     c48:	8d 91       	ld	r24, X+
     c4a:	9d 91       	ld	r25, X+
     c4c:	0d 90       	ld	r0, X+
     c4e:	bc 91       	ld	r27, X
     c50:	a0 2d       	mov	r26, r0
     c52:	24 81       	ldd	r18, Z+4	; 0x04
     c54:	35 81       	ldd	r19, Z+5	; 0x05
     c56:	46 81       	ldd	r20, Z+6	; 0x06
     c58:	57 81       	ldd	r21, Z+7	; 0x07
     c5a:	28 17       	cp	r18, r24
     c5c:	39 07       	cpc	r19, r25
     c5e:	4a 07       	cpc	r20, r26
     c60:	5b 07       	cpc	r21, r27
     c62:	18 f4       	brcc	.+6      	; 0xc6a <__fpcmp_parts_f+0x8e>
     c64:	11 23       	and	r17, r17
     c66:	41 f0       	breq	.+16     	; 0xc78 <__fpcmp_parts_f+0x9c>
     c68:	0a c0       	rjmp	.+20     	; 0xc7e <__fpcmp_parts_f+0xa2>
     c6a:	82 17       	cp	r24, r18
     c6c:	93 07       	cpc	r25, r19
     c6e:	a4 07       	cpc	r26, r20
     c70:	b5 07       	cpc	r27, r21
     c72:	40 f4       	brcc	.+16     	; 0xc84 <__fpcmp_parts_f+0xa8>
     c74:	11 23       	and	r17, r17
     c76:	19 f0       	breq	.+6      	; 0xc7e <__fpcmp_parts_f+0xa2>
     c78:	61 e0       	ldi	r22, 0x01	; 1
     c7a:	70 e0       	ldi	r23, 0x00	; 0
     c7c:	05 c0       	rjmp	.+10     	; 0xc88 <__fpcmp_parts_f+0xac>
     c7e:	6f ef       	ldi	r22, 0xFF	; 255
     c80:	7f ef       	ldi	r23, 0xFF	; 255
     c82:	02 c0       	rjmp	.+4      	; 0xc88 <__fpcmp_parts_f+0xac>
     c84:	60 e0       	ldi	r22, 0x00	; 0
     c86:	70 e0       	ldi	r23, 0x00	; 0
     c88:	cb 01       	movw	r24, r22
     c8a:	1f 91       	pop	r17
     c8c:	08 95       	ret

00000c8e <main>:
#include"../5-LIB/TYPEDEF.h"
#include"../1-MCAL/DIO/DIO_interface.h"
#include"../2-HAL/LCD/LCD_Interface.h"
int main(void){
     c8e:	df 93       	push	r29
     c90:	cf 93       	push	r28
     c92:	cd b7       	in	r28, 0x3d	; 61
     c94:	de b7       	in	r29, 0x3e	; 62


	DIO_enu_Init();
     c96:	0e 94 cb 0b 	call	0x1796	; 0x1796 <DIO_enu_Init>
	LCD_enu_Init();
     c9a:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <LCD_enu_Init>
	LCD_enu_SetCursor(0, 0);
     c9e:	80 e0       	ldi	r24, 0x00	; 0
     ca0:	60 e0       	ldi	r22, 0x00	; 0
     ca2:	0e 94 c7 08 	call	0x118e	; 0x118e <LCD_enu_SetCursor>
	LCD_enu_SendString("IEEE-ZSB-RAS ");
     ca6:	80 e6       	ldi	r24, 0x60	; 96
     ca8:	90 e0       	ldi	r25, 0x00	; 0
     caa:	0e 94 3a 08 	call	0x1074	; 0x1074 <LCD_enu_SendString>
	LCD_enu_SendNum(2023);
     cae:	87 ee       	ldi	r24, 0xE7	; 231
     cb0:	97 e0       	ldi	r25, 0x07	; 7
     cb2:	0e 94 63 08 	call	0x10c6	; 0x10c6 <LCD_enu_SendNum>
	LCD_enu_SetCursor(1, 2);
     cb6:	81 e0       	ldi	r24, 0x01	; 1
     cb8:	62 e0       	ldi	r22, 0x02	; 2
     cba:	0e 94 c7 08 	call	0x118e	; 0x118e <LCD_enu_SetCursor>
	LCD_enu_SendString("Mahmoud Samy");
     cbe:	8e e6       	ldi	r24, 0x6E	; 110
     cc0:	90 e0       	ldi	r25, 0x00	; 0
     cc2:	0e 94 3a 08 	call	0x1074	; 0x1074 <LCD_enu_SendString>
     cc6:	ff cf       	rjmp	.-2      	; 0xcc6 <main+0x38>

00000cc8 <LCD_enu_SendCmnd>:
#include"../../2-HAL/LCD/LCD_Private.h"
#include"../../2-HAL/LCD/LCD_Config.h"



ES_t LCD_enu_SendCmnd(u8 Copy_u8_Cmdn){
     cc8:	df 93       	push	r29
     cca:	cf 93       	push	r28
     ccc:	cd b7       	in	r28, 0x3d	; 61
     cce:	de b7       	in	r29, 0x3e	; 62
     cd0:	69 97       	sbiw	r28, 0x19	; 25
     cd2:	0f b6       	in	r0, 0x3f	; 63
     cd4:	f8 94       	cli
     cd6:	de bf       	out	0x3e, r29	; 62
     cd8:	0f be       	out	0x3f, r0	; 63
     cda:	cd bf       	out	0x3d, r28	; 61
     cdc:	89 8f       	std	Y+25, r24	; 0x19
    /* RS = 0 */
    DIO_enu_SetPinValue(LCD_U8_RS_PORT,LCD_U8_RS_PIN,DIO_U8_LOW);
     cde:	80 e0       	ldi	r24, 0x00	; 0
     ce0:	60 e0       	ldi	r22, 0x00	; 0
     ce2:	40 e0       	ldi	r20, 0x00	; 0
     ce4:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <DIO_enu_SetPinValue>
    /* RW = 0 */
    DIO_enu_SetPinValue(LCD_U8_RW_PORT,LCD_U8_RW_PIN,DIO_U8_LOW);
     ce8:	80 e0       	ldi	r24, 0x00	; 0
     cea:	61 e0       	ldi	r22, 0x01	; 1
     cec:	40 e0       	ldi	r20, 0x00	; 0
     cee:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <DIO_enu_SetPinValue>
    /*Write Command*/
    DIO_enu_SetPortValue(LCD_U8_DATA_PORT,Copy_u8_Cmdn);
     cf2:	81 e0       	ldi	r24, 0x01	; 1
     cf4:	69 8d       	ldd	r22, Y+25	; 0x19
     cf6:	0e 94 9f 0f 	call	0x1f3e	; 0x1f3e <DIO_enu_SetPortValue>
    /* E = 1 */
    DIO_enu_SetPinValue(LCD_U8_E_PORT,LCD_U8_E_PIN,DIO_U8_HIGH );
     cfa:	80 e0       	ldi	r24, 0x00	; 0
     cfc:	62 e0       	ldi	r22, 0x02	; 2
     cfe:	41 e0       	ldi	r20, 0x01	; 1
     d00:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <DIO_enu_SetPinValue>
     d04:	80 e0       	ldi	r24, 0x00	; 0
     d06:	90 e0       	ldi	r25, 0x00	; 0
     d08:	a0 e8       	ldi	r26, 0x80	; 128
     d0a:	bf e3       	ldi	r27, 0x3F	; 63
     d0c:	8d 8b       	std	Y+21, r24	; 0x15
     d0e:	9e 8b       	std	Y+22, r25	; 0x16
     d10:	af 8b       	std	Y+23, r26	; 0x17
     d12:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
     d14:	6d 89       	ldd	r22, Y+21	; 0x15
     d16:	7e 89       	ldd	r23, Y+22	; 0x16
     d18:	8f 89       	ldd	r24, Y+23	; 0x17
     d1a:	98 8d       	ldd	r25, Y+24	; 0x18
     d1c:	2b ea       	ldi	r18, 0xAB	; 171
     d1e:	3a ea       	ldi	r19, 0xAA	; 170
     d20:	4a e2       	ldi	r20, 0x2A	; 42
     d22:	50 e4       	ldi	r21, 0x40	; 64
     d24:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     d28:	dc 01       	movw	r26, r24
     d2a:	cb 01       	movw	r24, r22
     d2c:	89 8b       	std	Y+17, r24	; 0x11
     d2e:	9a 8b       	std	Y+18, r25	; 0x12
     d30:	ab 8b       	std	Y+19, r26	; 0x13
     d32:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
     d34:	69 89       	ldd	r22, Y+17	; 0x11
     d36:	7a 89       	ldd	r23, Y+18	; 0x12
     d38:	8b 89       	ldd	r24, Y+19	; 0x13
     d3a:	9c 89       	ldd	r25, Y+20	; 0x14
     d3c:	20 e0       	ldi	r18, 0x00	; 0
     d3e:	30 e0       	ldi	r19, 0x00	; 0
     d40:	40 e8       	ldi	r20, 0x80	; 128
     d42:	5f e3       	ldi	r21, 0x3F	; 63
     d44:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
     d48:	88 23       	and	r24, r24
     d4a:	1c f4       	brge	.+6      	; 0xd52 <LCD_enu_SendCmnd+0x8a>
		__ticks = 1;
     d4c:	81 e0       	ldi	r24, 0x01	; 1
     d4e:	88 8b       	std	Y+16, r24	; 0x10
     d50:	91 c0       	rjmp	.+290    	; 0xe74 <LCD_enu_SendCmnd+0x1ac>
	else if (__tmp > 255)
     d52:	69 89       	ldd	r22, Y+17	; 0x11
     d54:	7a 89       	ldd	r23, Y+18	; 0x12
     d56:	8b 89       	ldd	r24, Y+19	; 0x13
     d58:	9c 89       	ldd	r25, Y+20	; 0x14
     d5a:	20 e0       	ldi	r18, 0x00	; 0
     d5c:	30 e0       	ldi	r19, 0x00	; 0
     d5e:	4f e7       	ldi	r20, 0x7F	; 127
     d60:	53 e4       	ldi	r21, 0x43	; 67
     d62:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
     d66:	18 16       	cp	r1, r24
     d68:	0c f0       	brlt	.+2      	; 0xd6c <LCD_enu_SendCmnd+0xa4>
     d6a:	7b c0       	rjmp	.+246    	; 0xe62 <LCD_enu_SendCmnd+0x19a>
	{
		_delay_ms(__us / 1000.0);
     d6c:	6d 89       	ldd	r22, Y+21	; 0x15
     d6e:	7e 89       	ldd	r23, Y+22	; 0x16
     d70:	8f 89       	ldd	r24, Y+23	; 0x17
     d72:	98 8d       	ldd	r25, Y+24	; 0x18
     d74:	20 e0       	ldi	r18, 0x00	; 0
     d76:	30 e0       	ldi	r19, 0x00	; 0
     d78:	4a e7       	ldi	r20, 0x7A	; 122
     d7a:	54 e4       	ldi	r21, 0x44	; 68
     d7c:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
     d80:	dc 01       	movw	r26, r24
     d82:	cb 01       	movw	r24, r22
     d84:	8c 87       	std	Y+12, r24	; 0x0c
     d86:	9d 87       	std	Y+13, r25	; 0x0d
     d88:	ae 87       	std	Y+14, r26	; 0x0e
     d8a:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     d8c:	6c 85       	ldd	r22, Y+12	; 0x0c
     d8e:	7d 85       	ldd	r23, Y+13	; 0x0d
     d90:	8e 85       	ldd	r24, Y+14	; 0x0e
     d92:	9f 85       	ldd	r25, Y+15	; 0x0f
     d94:	20 e0       	ldi	r18, 0x00	; 0
     d96:	30 e0       	ldi	r19, 0x00	; 0
     d98:	4a ef       	ldi	r20, 0xFA	; 250
     d9a:	54 e4       	ldi	r21, 0x44	; 68
     d9c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     da0:	dc 01       	movw	r26, r24
     da2:	cb 01       	movw	r24, r22
     da4:	88 87       	std	Y+8, r24	; 0x08
     da6:	99 87       	std	Y+9, r25	; 0x09
     da8:	aa 87       	std	Y+10, r26	; 0x0a
     daa:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
     dac:	68 85       	ldd	r22, Y+8	; 0x08
     dae:	79 85       	ldd	r23, Y+9	; 0x09
     db0:	8a 85       	ldd	r24, Y+10	; 0x0a
     db2:	9b 85       	ldd	r25, Y+11	; 0x0b
     db4:	20 e0       	ldi	r18, 0x00	; 0
     db6:	30 e0       	ldi	r19, 0x00	; 0
     db8:	40 e8       	ldi	r20, 0x80	; 128
     dba:	5f e3       	ldi	r21, 0x3F	; 63
     dbc:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
     dc0:	88 23       	and	r24, r24
     dc2:	2c f4       	brge	.+10     	; 0xdce <LCD_enu_SendCmnd+0x106>
		__ticks = 1;
     dc4:	81 e0       	ldi	r24, 0x01	; 1
     dc6:	90 e0       	ldi	r25, 0x00	; 0
     dc8:	9f 83       	std	Y+7, r25	; 0x07
     dca:	8e 83       	std	Y+6, r24	; 0x06
     dcc:	3f c0       	rjmp	.+126    	; 0xe4c <LCD_enu_SendCmnd+0x184>
	else if (__tmp > 65535)
     dce:	68 85       	ldd	r22, Y+8	; 0x08
     dd0:	79 85       	ldd	r23, Y+9	; 0x09
     dd2:	8a 85       	ldd	r24, Y+10	; 0x0a
     dd4:	9b 85       	ldd	r25, Y+11	; 0x0b
     dd6:	20 e0       	ldi	r18, 0x00	; 0
     dd8:	3f ef       	ldi	r19, 0xFF	; 255
     dda:	4f e7       	ldi	r20, 0x7F	; 127
     ddc:	57 e4       	ldi	r21, 0x47	; 71
     dde:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
     de2:	18 16       	cp	r1, r24
     de4:	4c f5       	brge	.+82     	; 0xe38 <LCD_enu_SendCmnd+0x170>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     de6:	6c 85       	ldd	r22, Y+12	; 0x0c
     de8:	7d 85       	ldd	r23, Y+13	; 0x0d
     dea:	8e 85       	ldd	r24, Y+14	; 0x0e
     dec:	9f 85       	ldd	r25, Y+15	; 0x0f
     dee:	20 e0       	ldi	r18, 0x00	; 0
     df0:	30 e0       	ldi	r19, 0x00	; 0
     df2:	40 e2       	ldi	r20, 0x20	; 32
     df4:	51 e4       	ldi	r21, 0x41	; 65
     df6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     dfa:	dc 01       	movw	r26, r24
     dfc:	cb 01       	movw	r24, r22
     dfe:	bc 01       	movw	r22, r24
     e00:	cd 01       	movw	r24, r26
     e02:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     e06:	dc 01       	movw	r26, r24
     e08:	cb 01       	movw	r24, r22
     e0a:	9f 83       	std	Y+7, r25	; 0x07
     e0c:	8e 83       	std	Y+6, r24	; 0x06
     e0e:	0f c0       	rjmp	.+30     	; 0xe2e <LCD_enu_SendCmnd+0x166>
     e10:	88 ec       	ldi	r24, 0xC8	; 200
     e12:	90 e0       	ldi	r25, 0x00	; 0
     e14:	9d 83       	std	Y+5, r25	; 0x05
     e16:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     e18:	8c 81       	ldd	r24, Y+4	; 0x04
     e1a:	9d 81       	ldd	r25, Y+5	; 0x05
     e1c:	01 97       	sbiw	r24, 0x01	; 1
     e1e:	f1 f7       	brne	.-4      	; 0xe1c <LCD_enu_SendCmnd+0x154>
     e20:	9d 83       	std	Y+5, r25	; 0x05
     e22:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     e24:	8e 81       	ldd	r24, Y+6	; 0x06
     e26:	9f 81       	ldd	r25, Y+7	; 0x07
     e28:	01 97       	sbiw	r24, 0x01	; 1
     e2a:	9f 83       	std	Y+7, r25	; 0x07
     e2c:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     e2e:	8e 81       	ldd	r24, Y+6	; 0x06
     e30:	9f 81       	ldd	r25, Y+7	; 0x07
     e32:	00 97       	sbiw	r24, 0x00	; 0
     e34:	69 f7       	brne	.-38     	; 0xe10 <LCD_enu_SendCmnd+0x148>
     e36:	24 c0       	rjmp	.+72     	; 0xe80 <LCD_enu_SendCmnd+0x1b8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     e38:	68 85       	ldd	r22, Y+8	; 0x08
     e3a:	79 85       	ldd	r23, Y+9	; 0x09
     e3c:	8a 85       	ldd	r24, Y+10	; 0x0a
     e3e:	9b 85       	ldd	r25, Y+11	; 0x0b
     e40:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     e44:	dc 01       	movw	r26, r24
     e46:	cb 01       	movw	r24, r22
     e48:	9f 83       	std	Y+7, r25	; 0x07
     e4a:	8e 83       	std	Y+6, r24	; 0x06
     e4c:	8e 81       	ldd	r24, Y+6	; 0x06
     e4e:	9f 81       	ldd	r25, Y+7	; 0x07
     e50:	9b 83       	std	Y+3, r25	; 0x03
     e52:	8a 83       	std	Y+2, r24	; 0x02
     e54:	8a 81       	ldd	r24, Y+2	; 0x02
     e56:	9b 81       	ldd	r25, Y+3	; 0x03
     e58:	01 97       	sbiw	r24, 0x01	; 1
     e5a:	f1 f7       	brne	.-4      	; 0xe58 <LCD_enu_SendCmnd+0x190>
     e5c:	9b 83       	std	Y+3, r25	; 0x03
     e5e:	8a 83       	std	Y+2, r24	; 0x02
     e60:	0f c0       	rjmp	.+30     	; 0xe80 <LCD_enu_SendCmnd+0x1b8>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
     e62:	69 89       	ldd	r22, Y+17	; 0x11
     e64:	7a 89       	ldd	r23, Y+18	; 0x12
     e66:	8b 89       	ldd	r24, Y+19	; 0x13
     e68:	9c 89       	ldd	r25, Y+20	; 0x14
     e6a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     e6e:	dc 01       	movw	r26, r24
     e70:	cb 01       	movw	r24, r22
     e72:	88 8b       	std	Y+16, r24	; 0x10
     e74:	88 89       	ldd	r24, Y+16	; 0x10
     e76:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     e78:	89 81       	ldd	r24, Y+1	; 0x01
     e7a:	8a 95       	dec	r24
     e7c:	f1 f7       	brne	.-4      	; 0xe7a <LCD_enu_SendCmnd+0x1b2>
     e7e:	89 83       	std	Y+1, r24	; 0x01
    _delay_us(1);
    /* E = 0 */
    DIO_enu_SetPinValue(LCD_U8_E_PORT,LCD_U8_E_PIN,DIO_U8_LOW );
     e80:	80 e0       	ldi	r24, 0x00	; 0
     e82:	62 e0       	ldi	r22, 0x02	; 2
     e84:	40 e0       	ldi	r20, 0x00	; 0
     e86:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <DIO_enu_SetPinValue>
    return SATE_OK;
     e8a:	80 e0       	ldi	r24, 0x00	; 0
}
     e8c:	69 96       	adiw	r28, 0x19	; 25
     e8e:	0f b6       	in	r0, 0x3f	; 63
     e90:	f8 94       	cli
     e92:	de bf       	out	0x3e, r29	; 62
     e94:	0f be       	out	0x3f, r0	; 63
     e96:	cd bf       	out	0x3d, r28	; 61
     e98:	cf 91       	pop	r28
     e9a:	df 91       	pop	r29
     e9c:	08 95       	ret

00000e9e <LCD_enu_SendChar>:

ES_t LCD_enu_SendChar(u8 Copy_u8_Char){
     e9e:	df 93       	push	r29
     ea0:	cf 93       	push	r28
     ea2:	cd b7       	in	r28, 0x3d	; 61
     ea4:	de b7       	in	r29, 0x3e	; 62
     ea6:	69 97       	sbiw	r28, 0x19	; 25
     ea8:	0f b6       	in	r0, 0x3f	; 63
     eaa:	f8 94       	cli
     eac:	de bf       	out	0x3e, r29	; 62
     eae:	0f be       	out	0x3f, r0	; 63
     eb0:	cd bf       	out	0x3d, r28	; 61
     eb2:	89 8f       	std	Y+25, r24	; 0x19
    /* RS = 1 */
    DIO_enu_SetPinValue(LCD_U8_RS_PORT,LCD_U8_RS_PIN,DIO_U8_HIGH);
     eb4:	80 e0       	ldi	r24, 0x00	; 0
     eb6:	60 e0       	ldi	r22, 0x00	; 0
     eb8:	41 e0       	ldi	r20, 0x01	; 1
     eba:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <DIO_enu_SetPinValue>
    /* RW = 0 */
    DIO_enu_SetPinValue(LCD_U8_RW_PORT,LCD_U8_RW_PIN,DIO_U8_LOW);
     ebe:	80 e0       	ldi	r24, 0x00	; 0
     ec0:	61 e0       	ldi	r22, 0x01	; 1
     ec2:	40 e0       	ldi	r20, 0x00	; 0
     ec4:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <DIO_enu_SetPinValue>
    /*Write Char*/
    DIO_enu_SetPortValue(LCD_U8_DATA_PORT,Copy_u8_Char);
     ec8:	81 e0       	ldi	r24, 0x01	; 1
     eca:	69 8d       	ldd	r22, Y+25	; 0x19
     ecc:	0e 94 9f 0f 	call	0x1f3e	; 0x1f3e <DIO_enu_SetPortValue>
    /* E = 1 */
    DIO_enu_SetPinValue(LCD_U8_E_PORT,LCD_U8_E_PIN,DIO_U8_HIGH );
     ed0:	80 e0       	ldi	r24, 0x00	; 0
     ed2:	62 e0       	ldi	r22, 0x02	; 2
     ed4:	41 e0       	ldi	r20, 0x01	; 1
     ed6:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <DIO_enu_SetPinValue>
     eda:	80 e0       	ldi	r24, 0x00	; 0
     edc:	90 e0       	ldi	r25, 0x00	; 0
     ede:	a0 e8       	ldi	r26, 0x80	; 128
     ee0:	bf e3       	ldi	r27, 0x3F	; 63
     ee2:	8d 8b       	std	Y+21, r24	; 0x15
     ee4:	9e 8b       	std	Y+22, r25	; 0x16
     ee6:	af 8b       	std	Y+23, r26	; 0x17
     ee8:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
     eea:	6d 89       	ldd	r22, Y+21	; 0x15
     eec:	7e 89       	ldd	r23, Y+22	; 0x16
     eee:	8f 89       	ldd	r24, Y+23	; 0x17
     ef0:	98 8d       	ldd	r25, Y+24	; 0x18
     ef2:	2b ea       	ldi	r18, 0xAB	; 171
     ef4:	3a ea       	ldi	r19, 0xAA	; 170
     ef6:	4a e2       	ldi	r20, 0x2A	; 42
     ef8:	50 e4       	ldi	r21, 0x40	; 64
     efa:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     efe:	dc 01       	movw	r26, r24
     f00:	cb 01       	movw	r24, r22
     f02:	89 8b       	std	Y+17, r24	; 0x11
     f04:	9a 8b       	std	Y+18, r25	; 0x12
     f06:	ab 8b       	std	Y+19, r26	; 0x13
     f08:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
     f0a:	69 89       	ldd	r22, Y+17	; 0x11
     f0c:	7a 89       	ldd	r23, Y+18	; 0x12
     f0e:	8b 89       	ldd	r24, Y+19	; 0x13
     f10:	9c 89       	ldd	r25, Y+20	; 0x14
     f12:	20 e0       	ldi	r18, 0x00	; 0
     f14:	30 e0       	ldi	r19, 0x00	; 0
     f16:	40 e8       	ldi	r20, 0x80	; 128
     f18:	5f e3       	ldi	r21, 0x3F	; 63
     f1a:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
     f1e:	88 23       	and	r24, r24
     f20:	1c f4       	brge	.+6      	; 0xf28 <LCD_enu_SendChar+0x8a>
		__ticks = 1;
     f22:	81 e0       	ldi	r24, 0x01	; 1
     f24:	88 8b       	std	Y+16, r24	; 0x10
     f26:	91 c0       	rjmp	.+290    	; 0x104a <LCD_enu_SendChar+0x1ac>
	else if (__tmp > 255)
     f28:	69 89       	ldd	r22, Y+17	; 0x11
     f2a:	7a 89       	ldd	r23, Y+18	; 0x12
     f2c:	8b 89       	ldd	r24, Y+19	; 0x13
     f2e:	9c 89       	ldd	r25, Y+20	; 0x14
     f30:	20 e0       	ldi	r18, 0x00	; 0
     f32:	30 e0       	ldi	r19, 0x00	; 0
     f34:	4f e7       	ldi	r20, 0x7F	; 127
     f36:	53 e4       	ldi	r21, 0x43	; 67
     f38:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
     f3c:	18 16       	cp	r1, r24
     f3e:	0c f0       	brlt	.+2      	; 0xf42 <LCD_enu_SendChar+0xa4>
     f40:	7b c0       	rjmp	.+246    	; 0x1038 <LCD_enu_SendChar+0x19a>
	{
		_delay_ms(__us / 1000.0);
     f42:	6d 89       	ldd	r22, Y+21	; 0x15
     f44:	7e 89       	ldd	r23, Y+22	; 0x16
     f46:	8f 89       	ldd	r24, Y+23	; 0x17
     f48:	98 8d       	ldd	r25, Y+24	; 0x18
     f4a:	20 e0       	ldi	r18, 0x00	; 0
     f4c:	30 e0       	ldi	r19, 0x00	; 0
     f4e:	4a e7       	ldi	r20, 0x7A	; 122
     f50:	54 e4       	ldi	r21, 0x44	; 68
     f52:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
     f56:	dc 01       	movw	r26, r24
     f58:	cb 01       	movw	r24, r22
     f5a:	8c 87       	std	Y+12, r24	; 0x0c
     f5c:	9d 87       	std	Y+13, r25	; 0x0d
     f5e:	ae 87       	std	Y+14, r26	; 0x0e
     f60:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f62:	6c 85       	ldd	r22, Y+12	; 0x0c
     f64:	7d 85       	ldd	r23, Y+13	; 0x0d
     f66:	8e 85       	ldd	r24, Y+14	; 0x0e
     f68:	9f 85       	ldd	r25, Y+15	; 0x0f
     f6a:	20 e0       	ldi	r18, 0x00	; 0
     f6c:	30 e0       	ldi	r19, 0x00	; 0
     f6e:	4a ef       	ldi	r20, 0xFA	; 250
     f70:	54 e4       	ldi	r21, 0x44	; 68
     f72:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     f76:	dc 01       	movw	r26, r24
     f78:	cb 01       	movw	r24, r22
     f7a:	88 87       	std	Y+8, r24	; 0x08
     f7c:	99 87       	std	Y+9, r25	; 0x09
     f7e:	aa 87       	std	Y+10, r26	; 0x0a
     f80:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
     f82:	68 85       	ldd	r22, Y+8	; 0x08
     f84:	79 85       	ldd	r23, Y+9	; 0x09
     f86:	8a 85       	ldd	r24, Y+10	; 0x0a
     f88:	9b 85       	ldd	r25, Y+11	; 0x0b
     f8a:	20 e0       	ldi	r18, 0x00	; 0
     f8c:	30 e0       	ldi	r19, 0x00	; 0
     f8e:	40 e8       	ldi	r20, 0x80	; 128
     f90:	5f e3       	ldi	r21, 0x3F	; 63
     f92:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
     f96:	88 23       	and	r24, r24
     f98:	2c f4       	brge	.+10     	; 0xfa4 <LCD_enu_SendChar+0x106>
		__ticks = 1;
     f9a:	81 e0       	ldi	r24, 0x01	; 1
     f9c:	90 e0       	ldi	r25, 0x00	; 0
     f9e:	9f 83       	std	Y+7, r25	; 0x07
     fa0:	8e 83       	std	Y+6, r24	; 0x06
     fa2:	3f c0       	rjmp	.+126    	; 0x1022 <LCD_enu_SendChar+0x184>
	else if (__tmp > 65535)
     fa4:	68 85       	ldd	r22, Y+8	; 0x08
     fa6:	79 85       	ldd	r23, Y+9	; 0x09
     fa8:	8a 85       	ldd	r24, Y+10	; 0x0a
     faa:	9b 85       	ldd	r25, Y+11	; 0x0b
     fac:	20 e0       	ldi	r18, 0x00	; 0
     fae:	3f ef       	ldi	r19, 0xFF	; 255
     fb0:	4f e7       	ldi	r20, 0x7F	; 127
     fb2:	57 e4       	ldi	r21, 0x47	; 71
     fb4:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
     fb8:	18 16       	cp	r1, r24
     fba:	4c f5       	brge	.+82     	; 0x100e <LCD_enu_SendChar+0x170>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     fbc:	6c 85       	ldd	r22, Y+12	; 0x0c
     fbe:	7d 85       	ldd	r23, Y+13	; 0x0d
     fc0:	8e 85       	ldd	r24, Y+14	; 0x0e
     fc2:	9f 85       	ldd	r25, Y+15	; 0x0f
     fc4:	20 e0       	ldi	r18, 0x00	; 0
     fc6:	30 e0       	ldi	r19, 0x00	; 0
     fc8:	40 e2       	ldi	r20, 0x20	; 32
     fca:	51 e4       	ldi	r21, 0x41	; 65
     fcc:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     fd0:	dc 01       	movw	r26, r24
     fd2:	cb 01       	movw	r24, r22
     fd4:	bc 01       	movw	r22, r24
     fd6:	cd 01       	movw	r24, r26
     fd8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     fdc:	dc 01       	movw	r26, r24
     fde:	cb 01       	movw	r24, r22
     fe0:	9f 83       	std	Y+7, r25	; 0x07
     fe2:	8e 83       	std	Y+6, r24	; 0x06
     fe4:	0f c0       	rjmp	.+30     	; 0x1004 <LCD_enu_SendChar+0x166>
     fe6:	88 ec       	ldi	r24, 0xC8	; 200
     fe8:	90 e0       	ldi	r25, 0x00	; 0
     fea:	9d 83       	std	Y+5, r25	; 0x05
     fec:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     fee:	8c 81       	ldd	r24, Y+4	; 0x04
     ff0:	9d 81       	ldd	r25, Y+5	; 0x05
     ff2:	01 97       	sbiw	r24, 0x01	; 1
     ff4:	f1 f7       	brne	.-4      	; 0xff2 <LCD_enu_SendChar+0x154>
     ff6:	9d 83       	std	Y+5, r25	; 0x05
     ff8:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     ffa:	8e 81       	ldd	r24, Y+6	; 0x06
     ffc:	9f 81       	ldd	r25, Y+7	; 0x07
     ffe:	01 97       	sbiw	r24, 0x01	; 1
    1000:	9f 83       	std	Y+7, r25	; 0x07
    1002:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1004:	8e 81       	ldd	r24, Y+6	; 0x06
    1006:	9f 81       	ldd	r25, Y+7	; 0x07
    1008:	00 97       	sbiw	r24, 0x00	; 0
    100a:	69 f7       	brne	.-38     	; 0xfe6 <LCD_enu_SendChar+0x148>
    100c:	24 c0       	rjmp	.+72     	; 0x1056 <LCD_enu_SendChar+0x1b8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    100e:	68 85       	ldd	r22, Y+8	; 0x08
    1010:	79 85       	ldd	r23, Y+9	; 0x09
    1012:	8a 85       	ldd	r24, Y+10	; 0x0a
    1014:	9b 85       	ldd	r25, Y+11	; 0x0b
    1016:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    101a:	dc 01       	movw	r26, r24
    101c:	cb 01       	movw	r24, r22
    101e:	9f 83       	std	Y+7, r25	; 0x07
    1020:	8e 83       	std	Y+6, r24	; 0x06
    1022:	8e 81       	ldd	r24, Y+6	; 0x06
    1024:	9f 81       	ldd	r25, Y+7	; 0x07
    1026:	9b 83       	std	Y+3, r25	; 0x03
    1028:	8a 83       	std	Y+2, r24	; 0x02
    102a:	8a 81       	ldd	r24, Y+2	; 0x02
    102c:	9b 81       	ldd	r25, Y+3	; 0x03
    102e:	01 97       	sbiw	r24, 0x01	; 1
    1030:	f1 f7       	brne	.-4      	; 0x102e <LCD_enu_SendChar+0x190>
    1032:	9b 83       	std	Y+3, r25	; 0x03
    1034:	8a 83       	std	Y+2, r24	; 0x02
    1036:	0f c0       	rjmp	.+30     	; 0x1056 <LCD_enu_SendChar+0x1b8>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1038:	69 89       	ldd	r22, Y+17	; 0x11
    103a:	7a 89       	ldd	r23, Y+18	; 0x12
    103c:	8b 89       	ldd	r24, Y+19	; 0x13
    103e:	9c 89       	ldd	r25, Y+20	; 0x14
    1040:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1044:	dc 01       	movw	r26, r24
    1046:	cb 01       	movw	r24, r22
    1048:	88 8b       	std	Y+16, r24	; 0x10
    104a:	88 89       	ldd	r24, Y+16	; 0x10
    104c:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    104e:	89 81       	ldd	r24, Y+1	; 0x01
    1050:	8a 95       	dec	r24
    1052:	f1 f7       	brne	.-4      	; 0x1050 <LCD_enu_SendChar+0x1b2>
    1054:	89 83       	std	Y+1, r24	; 0x01
    _delay_us(1);
    /* E = 0 */
    DIO_enu_SetPinValue(LCD_U8_E_PORT,LCD_U8_E_PIN,DIO_U8_LOW );
    1056:	80 e0       	ldi	r24, 0x00	; 0
    1058:	62 e0       	ldi	r22, 0x02	; 2
    105a:	40 e0       	ldi	r20, 0x00	; 0
    105c:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <DIO_enu_SetPinValue>
    return SATE_OK;
    1060:	80 e0       	ldi	r24, 0x00	; 0
}
    1062:	69 96       	adiw	r28, 0x19	; 25
    1064:	0f b6       	in	r0, 0x3f	; 63
    1066:	f8 94       	cli
    1068:	de bf       	out	0x3e, r29	; 62
    106a:	0f be       	out	0x3f, r0	; 63
    106c:	cd bf       	out	0x3d, r28	; 61
    106e:	cf 91       	pop	r28
    1070:	df 91       	pop	r29
    1072:	08 95       	ret

00001074 <LCD_enu_SendString>:
ES_t LCD_enu_SendString(u8 * Copy_pu8_String){
    1074:	df 93       	push	r29
    1076:	cf 93       	push	r28
    1078:	00 d0       	rcall	.+0      	; 0x107a <LCD_enu_SendString+0x6>
    107a:	0f 92       	push	r0
    107c:	cd b7       	in	r28, 0x3d	; 61
    107e:	de b7       	in	r29, 0x3e	; 62
    1080:	9b 83       	std	Y+3, r25	; 0x03
    1082:	8a 83       	std	Y+2, r24	; 0x02
    1084:	0e c0       	rjmp	.+28     	; 0x10a2 <LCD_enu_SendString+0x2e>
    for(u8 i ; Copy_pu8_String[i] != '\0' ; i++ ){
        LCD_enu_SendChar(Copy_pu8_String[i]);
    1086:	89 81       	ldd	r24, Y+1	; 0x01
    1088:	28 2f       	mov	r18, r24
    108a:	30 e0       	ldi	r19, 0x00	; 0
    108c:	8a 81       	ldd	r24, Y+2	; 0x02
    108e:	9b 81       	ldd	r25, Y+3	; 0x03
    1090:	fc 01       	movw	r30, r24
    1092:	e2 0f       	add	r30, r18
    1094:	f3 1f       	adc	r31, r19
    1096:	80 81       	ld	r24, Z
    1098:	0e 94 4f 07 	call	0xe9e	; 0xe9e <LCD_enu_SendChar>
    /* E = 0 */
    DIO_enu_SetPinValue(LCD_U8_E_PORT,LCD_U8_E_PIN,DIO_U8_LOW );
    return SATE_OK;
}
ES_t LCD_enu_SendString(u8 * Copy_pu8_String){
    for(u8 i ; Copy_pu8_String[i] != '\0' ; i++ ){
    109c:	89 81       	ldd	r24, Y+1	; 0x01
    109e:	8f 5f       	subi	r24, 0xFF	; 255
    10a0:	89 83       	std	Y+1, r24	; 0x01
    10a2:	89 81       	ldd	r24, Y+1	; 0x01
    10a4:	28 2f       	mov	r18, r24
    10a6:	30 e0       	ldi	r19, 0x00	; 0
    10a8:	8a 81       	ldd	r24, Y+2	; 0x02
    10aa:	9b 81       	ldd	r25, Y+3	; 0x03
    10ac:	fc 01       	movw	r30, r24
    10ae:	e2 0f       	add	r30, r18
    10b0:	f3 1f       	adc	r31, r19
    10b2:	80 81       	ld	r24, Z
    10b4:	88 23       	and	r24, r24
    10b6:	39 f7       	brne	.-50     	; 0x1086 <LCD_enu_SendString+0x12>
        LCD_enu_SendChar(Copy_pu8_String[i]);
    }
    return SATE_OK;
    10b8:	80 e0       	ldi	r24, 0x00	; 0
}
    10ba:	0f 90       	pop	r0
    10bc:	0f 90       	pop	r0
    10be:	0f 90       	pop	r0
    10c0:	cf 91       	pop	r28
    10c2:	df 91       	pop	r29
    10c4:	08 95       	ret

000010c6 <LCD_enu_SendNum>:

ES_t LCD_enu_SendNum(u32 Copy_u32_Num){
    10c6:	df 93       	push	r29
    10c8:	cf 93       	push	r28
    10ca:	00 d0       	rcall	.+0      	; 0x10cc <LCD_enu_SendNum+0x6>
    10cc:	00 d0       	rcall	.+0      	; 0x10ce <LCD_enu_SendNum+0x8>
    10ce:	00 d0       	rcall	.+0      	; 0x10d0 <LCD_enu_SendNum+0xa>
    10d0:	cd b7       	in	r28, 0x3d	; 61
    10d2:	de b7       	in	r29, 0x3e	; 62
    10d4:	6b 83       	std	Y+3, r22	; 0x03
    10d6:	7c 83       	std	Y+4, r23	; 0x04
    10d8:	8d 83       	std	Y+5, r24	; 0x05
    10da:	9e 83       	std	Y+6, r25	; 0x06
    u8 Local_u8_Reminder ;
    u8 Local_u8_ReverseNum = 0;
    10dc:	19 82       	std	Y+1, r1	; 0x01
    10de:	32 c0       	rjmp	.+100    	; 0x1144 <LCD_enu_SendNum+0x7e>
    while(Copy_u32_Num != 0){
        Local_u8_Reminder = Copy_u32_Num % 10;
    10e0:	8b 81       	ldd	r24, Y+3	; 0x03
    10e2:	9c 81       	ldd	r25, Y+4	; 0x04
    10e4:	ad 81       	ldd	r26, Y+5	; 0x05
    10e6:	be 81       	ldd	r27, Y+6	; 0x06
    10e8:	2a e0       	ldi	r18, 0x0A	; 10
    10ea:	30 e0       	ldi	r19, 0x00	; 0
    10ec:	40 e0       	ldi	r20, 0x00	; 0
    10ee:	50 e0       	ldi	r21, 0x00	; 0
    10f0:	bc 01       	movw	r22, r24
    10f2:	cd 01       	movw	r24, r26
    10f4:	0e 94 50 10 	call	0x20a0	; 0x20a0 <__udivmodsi4>
    10f8:	dc 01       	movw	r26, r24
    10fa:	cb 01       	movw	r24, r22
    10fc:	8a 83       	std	Y+2, r24	; 0x02
        Local_u8_ReverseNum = Local_u8_ReverseNum * 10 + Local_u8_Reminder;
    10fe:	89 81       	ldd	r24, Y+1	; 0x01
    1100:	88 2f       	mov	r24, r24
    1102:	90 e0       	ldi	r25, 0x00	; 0
    1104:	9c 01       	movw	r18, r24
    1106:	22 0f       	add	r18, r18
    1108:	33 1f       	adc	r19, r19
    110a:	c9 01       	movw	r24, r18
    110c:	88 0f       	add	r24, r24
    110e:	99 1f       	adc	r25, r25
    1110:	88 0f       	add	r24, r24
    1112:	99 1f       	adc	r25, r25
    1114:	82 0f       	add	r24, r18
    1116:	93 1f       	adc	r25, r19
    1118:	98 2f       	mov	r25, r24
    111a:	8a 81       	ldd	r24, Y+2	; 0x02
    111c:	89 0f       	add	r24, r25
    111e:	89 83       	std	Y+1, r24	; 0x01
        Copy_u32_Num /= 10;
    1120:	8b 81       	ldd	r24, Y+3	; 0x03
    1122:	9c 81       	ldd	r25, Y+4	; 0x04
    1124:	ad 81       	ldd	r26, Y+5	; 0x05
    1126:	be 81       	ldd	r27, Y+6	; 0x06
    1128:	2a e0       	ldi	r18, 0x0A	; 10
    112a:	30 e0       	ldi	r19, 0x00	; 0
    112c:	40 e0       	ldi	r20, 0x00	; 0
    112e:	50 e0       	ldi	r21, 0x00	; 0
    1130:	bc 01       	movw	r22, r24
    1132:	cd 01       	movw	r24, r26
    1134:	0e 94 50 10 	call	0x20a0	; 0x20a0 <__udivmodsi4>
    1138:	da 01       	movw	r26, r20
    113a:	c9 01       	movw	r24, r18
    113c:	8b 83       	std	Y+3, r24	; 0x03
    113e:	9c 83       	std	Y+4, r25	; 0x04
    1140:	ad 83       	std	Y+5, r26	; 0x05
    1142:	be 83       	std	Y+6, r27	; 0x06
}

ES_t LCD_enu_SendNum(u32 Copy_u32_Num){
    u8 Local_u8_Reminder ;
    u8 Local_u8_ReverseNum = 0;
    while(Copy_u32_Num != 0){
    1144:	8b 81       	ldd	r24, Y+3	; 0x03
    1146:	9c 81       	ldd	r25, Y+4	; 0x04
    1148:	ad 81       	ldd	r26, Y+5	; 0x05
    114a:	be 81       	ldd	r27, Y+6	; 0x06
    114c:	00 97       	sbiw	r24, 0x00	; 0
    114e:	a1 05       	cpc	r26, r1
    1150:	b1 05       	cpc	r27, r1
    1152:	31 f6       	brne	.-116    	; 0x10e0 <LCD_enu_SendNum+0x1a>
    1154:	0f c0       	rjmp	.+30     	; 0x1174 <LCD_enu_SendNum+0xae>
        Local_u8_Reminder = Copy_u32_Num % 10;
        Local_u8_ReverseNum = Local_u8_ReverseNum * 10 + Local_u8_Reminder;
        Copy_u32_Num /= 10;
    }
    while(Local_u8_ReverseNum != 0){
        LCD_enu_SendChar((Local_u8_ReverseNum % 10)+'0');
    1156:	89 81       	ldd	r24, Y+1	; 0x01
    1158:	9a e0       	ldi	r25, 0x0A	; 10
    115a:	69 2f       	mov	r22, r25
    115c:	0e 94 44 10 	call	0x2088	; 0x2088 <__udivmodqi4>
    1160:	89 2f       	mov	r24, r25
    1162:	80 5d       	subi	r24, 0xD0	; 208
    1164:	0e 94 4f 07 	call	0xe9e	; 0xe9e <LCD_enu_SendChar>
        Local_u8_ReverseNum /= 10;
    1168:	89 81       	ldd	r24, Y+1	; 0x01
    116a:	9a e0       	ldi	r25, 0x0A	; 10
    116c:	69 2f       	mov	r22, r25
    116e:	0e 94 44 10 	call	0x2088	; 0x2088 <__udivmodqi4>
    1172:	89 83       	std	Y+1, r24	; 0x01
    while(Copy_u32_Num != 0){
        Local_u8_Reminder = Copy_u32_Num % 10;
        Local_u8_ReverseNum = Local_u8_ReverseNum * 10 + Local_u8_Reminder;
        Copy_u32_Num /= 10;
    }
    while(Local_u8_ReverseNum != 0){
    1174:	89 81       	ldd	r24, Y+1	; 0x01
    1176:	88 23       	and	r24, r24
    1178:	71 f7       	brne	.-36     	; 0x1156 <LCD_enu_SendNum+0x90>
        LCD_enu_SendChar((Local_u8_ReverseNum % 10)+'0');
        Local_u8_ReverseNum /= 10;
    }
    return SATE_OK;
    117a:	80 e0       	ldi	r24, 0x00	; 0

}
    117c:	26 96       	adiw	r28, 0x06	; 6
    117e:	0f b6       	in	r0, 0x3f	; 63
    1180:	f8 94       	cli
    1182:	de bf       	out	0x3e, r29	; 62
    1184:	0f be       	out	0x3f, r0	; 63
    1186:	cd bf       	out	0x3d, r28	; 61
    1188:	cf 91       	pop	r28
    118a:	df 91       	pop	r29
    118c:	08 95       	ret

0000118e <LCD_enu_SetCursor>:
ES_t LCD_enu_SetCursor(u8 Copy_u8_LineNum,u8 Copy_u8_Location){
    118e:	df 93       	push	r29
    1190:	cf 93       	push	r28
    1192:	00 d0       	rcall	.+0      	; 0x1194 <LCD_enu_SetCursor+0x6>
    1194:	00 d0       	rcall	.+0      	; 0x1196 <LCD_enu_SetCursor+0x8>
    1196:	0f 92       	push	r0
    1198:	cd b7       	in	r28, 0x3d	; 61
    119a:	de b7       	in	r29, 0x3e	; 62
    119c:	89 83       	std	Y+1, r24	; 0x01
    119e:	6a 83       	std	Y+2, r22	; 0x02
    if(Copy_u8_Location<=39){
    11a0:	8a 81       	ldd	r24, Y+2	; 0x02
    11a2:	88 32       	cpi	r24, 0x28	; 40
    11a4:	f0 f4       	brcc	.+60     	; 0x11e2 <LCD_enu_SetCursor+0x54>
    switch (Copy_u8_LineNum)
    11a6:	89 81       	ldd	r24, Y+1	; 0x01
    11a8:	28 2f       	mov	r18, r24
    11aa:	30 e0       	ldi	r19, 0x00	; 0
    11ac:	3d 83       	std	Y+5, r19	; 0x05
    11ae:	2c 83       	std	Y+4, r18	; 0x04
    11b0:	8c 81       	ldd	r24, Y+4	; 0x04
    11b2:	9d 81       	ldd	r25, Y+5	; 0x05
    11b4:	00 97       	sbiw	r24, 0x00	; 0
    11b6:	31 f0       	breq	.+12     	; 0x11c4 <LCD_enu_SetCursor+0x36>
    11b8:	2c 81       	ldd	r18, Y+4	; 0x04
    11ba:	3d 81       	ldd	r19, Y+5	; 0x05
    11bc:	21 30       	cpi	r18, 0x01	; 1
    11be:	31 05       	cpc	r19, r1
    11c0:	31 f0       	breq	.+12     	; 0x11ce <LCD_enu_SetCursor+0x40>
    11c2:	0a c0       	rjmp	.+20     	; 0x11d8 <LCD_enu_SetCursor+0x4a>
    {
    case LINE1:LCD_enu_SendCmnd(ADDRESS_OF_LINE1 + Copy_u8_Location);break;
    11c4:	8a 81       	ldd	r24, Y+2	; 0x02
    11c6:	80 58       	subi	r24, 0x80	; 128
    11c8:	0e 94 64 06 	call	0xcc8	; 0xcc8 <LCD_enu_SendCmnd>
    11cc:	08 c0       	rjmp	.+16     	; 0x11de <LCD_enu_SetCursor+0x50>
    case LINE2:LCD_enu_SendCmnd(ADDRESS_OF_LINE2 + Copy_u8_Location);break;
    11ce:	8a 81       	ldd	r24, Y+2	; 0x02
    11d0:	80 54       	subi	r24, 0x40	; 64
    11d2:	0e 94 64 06 	call	0xcc8	; 0xcc8 <LCD_enu_SendCmnd>
    11d6:	03 c0       	rjmp	.+6      	; 0x11de <LCD_enu_SetCursor+0x50>
    default:return SATE_NOT_OK;break;
    11d8:	31 e0       	ldi	r19, 0x01	; 1
    11da:	3b 83       	std	Y+3, r19	; 0x03
    11dc:	04 c0       	rjmp	.+8      	; 0x11e6 <LCD_enu_SetCursor+0x58>
    }
    }
    else{
        return SATE_NOT_OK;
    }
    return SATE_OK;
    11de:	1b 82       	std	Y+3, r1	; 0x03
    11e0:	02 c0       	rjmp	.+4      	; 0x11e6 <LCD_enu_SetCursor+0x58>
    case LINE2:LCD_enu_SendCmnd(ADDRESS_OF_LINE2 + Copy_u8_Location);break;
    default:return SATE_NOT_OK;break;
    }
    }
    else{
        return SATE_NOT_OK;
    11e2:	81 e0       	ldi	r24, 0x01	; 1
    11e4:	8b 83       	std	Y+3, r24	; 0x03
    11e6:	8b 81       	ldd	r24, Y+3	; 0x03
    }
    return SATE_OK;
}
    11e8:	0f 90       	pop	r0
    11ea:	0f 90       	pop	r0
    11ec:	0f 90       	pop	r0
    11ee:	0f 90       	pop	r0
    11f0:	0f 90       	pop	r0
    11f2:	cf 91       	pop	r28
    11f4:	df 91       	pop	r29
    11f6:	08 95       	ret

000011f8 <LCD_enu_Init>:
ES_t LCD_enu_Init(void){
    11f8:	0f 93       	push	r16
    11fa:	1f 93       	push	r17
    11fc:	df 93       	push	r29
    11fe:	cf 93       	push	r28
    1200:	cd b7       	in	r28, 0x3d	; 61
    1202:	de b7       	in	r29, 0x3e	; 62
    1204:	cc 54       	subi	r28, 0x4C	; 76
    1206:	d0 40       	sbci	r29, 0x00	; 0
    1208:	0f b6       	in	r0, 0x3f	; 63
    120a:	f8 94       	cli
    120c:	de bf       	out	0x3e, r29	; 62
    120e:	0f be       	out	0x3f, r0	; 63
    1210:	cd bf       	out	0x3d, r28	; 61
    1212:	fe 01       	movw	r30, r28
    1214:	e7 5b       	subi	r30, 0xB7	; 183
    1216:	ff 4f       	sbci	r31, 0xFF	; 255
    1218:	80 e0       	ldi	r24, 0x00	; 0
    121a:	90 e0       	ldi	r25, 0x00	; 0
    121c:	ac e0       	ldi	r26, 0x0C	; 12
    121e:	b2 e4       	ldi	r27, 0x42	; 66
    1220:	80 83       	st	Z, r24
    1222:	91 83       	std	Z+1, r25	; 0x01
    1224:	a2 83       	std	Z+2, r26	; 0x02
    1226:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1228:	8e 01       	movw	r16, r28
    122a:	0b 5b       	subi	r16, 0xBB	; 187
    122c:	1f 4f       	sbci	r17, 0xFF	; 255
    122e:	fe 01       	movw	r30, r28
    1230:	e7 5b       	subi	r30, 0xB7	; 183
    1232:	ff 4f       	sbci	r31, 0xFF	; 255
    1234:	60 81       	ld	r22, Z
    1236:	71 81       	ldd	r23, Z+1	; 0x01
    1238:	82 81       	ldd	r24, Z+2	; 0x02
    123a:	93 81       	ldd	r25, Z+3	; 0x03
    123c:	20 e0       	ldi	r18, 0x00	; 0
    123e:	30 e0       	ldi	r19, 0x00	; 0
    1240:	4a ef       	ldi	r20, 0xFA	; 250
    1242:	54 e4       	ldi	r21, 0x44	; 68
    1244:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1248:	dc 01       	movw	r26, r24
    124a:	cb 01       	movw	r24, r22
    124c:	f8 01       	movw	r30, r16
    124e:	80 83       	st	Z, r24
    1250:	91 83       	std	Z+1, r25	; 0x01
    1252:	a2 83       	std	Z+2, r26	; 0x02
    1254:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1256:	fe 01       	movw	r30, r28
    1258:	eb 5b       	subi	r30, 0xBB	; 187
    125a:	ff 4f       	sbci	r31, 0xFF	; 255
    125c:	60 81       	ld	r22, Z
    125e:	71 81       	ldd	r23, Z+1	; 0x01
    1260:	82 81       	ldd	r24, Z+2	; 0x02
    1262:	93 81       	ldd	r25, Z+3	; 0x03
    1264:	20 e0       	ldi	r18, 0x00	; 0
    1266:	30 e0       	ldi	r19, 0x00	; 0
    1268:	40 e8       	ldi	r20, 0x80	; 128
    126a:	5f e3       	ldi	r21, 0x3F	; 63
    126c:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1270:	88 23       	and	r24, r24
    1272:	44 f4       	brge	.+16     	; 0x1284 <LCD_enu_Init+0x8c>
		__ticks = 1;
    1274:	fe 01       	movw	r30, r28
    1276:	ed 5b       	subi	r30, 0xBD	; 189
    1278:	ff 4f       	sbci	r31, 0xFF	; 255
    127a:	81 e0       	ldi	r24, 0x01	; 1
    127c:	90 e0       	ldi	r25, 0x00	; 0
    127e:	91 83       	std	Z+1, r25	; 0x01
    1280:	80 83       	st	Z, r24
    1282:	64 c0       	rjmp	.+200    	; 0x134c <LCD_enu_Init+0x154>
	else if (__tmp > 65535)
    1284:	fe 01       	movw	r30, r28
    1286:	eb 5b       	subi	r30, 0xBB	; 187
    1288:	ff 4f       	sbci	r31, 0xFF	; 255
    128a:	60 81       	ld	r22, Z
    128c:	71 81       	ldd	r23, Z+1	; 0x01
    128e:	82 81       	ldd	r24, Z+2	; 0x02
    1290:	93 81       	ldd	r25, Z+3	; 0x03
    1292:	20 e0       	ldi	r18, 0x00	; 0
    1294:	3f ef       	ldi	r19, 0xFF	; 255
    1296:	4f e7       	ldi	r20, 0x7F	; 127
    1298:	57 e4       	ldi	r21, 0x47	; 71
    129a:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    129e:	18 16       	cp	r1, r24
    12a0:	0c f0       	brlt	.+2      	; 0x12a4 <LCD_enu_Init+0xac>
    12a2:	43 c0       	rjmp	.+134    	; 0x132a <LCD_enu_Init+0x132>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    12a4:	fe 01       	movw	r30, r28
    12a6:	e7 5b       	subi	r30, 0xB7	; 183
    12a8:	ff 4f       	sbci	r31, 0xFF	; 255
    12aa:	60 81       	ld	r22, Z
    12ac:	71 81       	ldd	r23, Z+1	; 0x01
    12ae:	82 81       	ldd	r24, Z+2	; 0x02
    12b0:	93 81       	ldd	r25, Z+3	; 0x03
    12b2:	20 e0       	ldi	r18, 0x00	; 0
    12b4:	30 e0       	ldi	r19, 0x00	; 0
    12b6:	40 e2       	ldi	r20, 0x20	; 32
    12b8:	51 e4       	ldi	r21, 0x41	; 65
    12ba:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    12be:	dc 01       	movw	r26, r24
    12c0:	cb 01       	movw	r24, r22
    12c2:	8e 01       	movw	r16, r28
    12c4:	0d 5b       	subi	r16, 0xBD	; 189
    12c6:	1f 4f       	sbci	r17, 0xFF	; 255
    12c8:	bc 01       	movw	r22, r24
    12ca:	cd 01       	movw	r24, r26
    12cc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    12d0:	dc 01       	movw	r26, r24
    12d2:	cb 01       	movw	r24, r22
    12d4:	f8 01       	movw	r30, r16
    12d6:	91 83       	std	Z+1, r25	; 0x01
    12d8:	80 83       	st	Z, r24
    12da:	1f c0       	rjmp	.+62     	; 0x131a <LCD_enu_Init+0x122>
    12dc:	fe 01       	movw	r30, r28
    12de:	ef 5b       	subi	r30, 0xBF	; 191
    12e0:	ff 4f       	sbci	r31, 0xFF	; 255
    12e2:	88 ec       	ldi	r24, 0xC8	; 200
    12e4:	90 e0       	ldi	r25, 0x00	; 0
    12e6:	91 83       	std	Z+1, r25	; 0x01
    12e8:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    12ea:	fe 01       	movw	r30, r28
    12ec:	ef 5b       	subi	r30, 0xBF	; 191
    12ee:	ff 4f       	sbci	r31, 0xFF	; 255
    12f0:	80 81       	ld	r24, Z
    12f2:	91 81       	ldd	r25, Z+1	; 0x01
    12f4:	01 97       	sbiw	r24, 0x01	; 1
    12f6:	f1 f7       	brne	.-4      	; 0x12f4 <LCD_enu_Init+0xfc>
    12f8:	fe 01       	movw	r30, r28
    12fa:	ef 5b       	subi	r30, 0xBF	; 191
    12fc:	ff 4f       	sbci	r31, 0xFF	; 255
    12fe:	91 83       	std	Z+1, r25	; 0x01
    1300:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1302:	de 01       	movw	r26, r28
    1304:	ad 5b       	subi	r26, 0xBD	; 189
    1306:	bf 4f       	sbci	r27, 0xFF	; 255
    1308:	fe 01       	movw	r30, r28
    130a:	ed 5b       	subi	r30, 0xBD	; 189
    130c:	ff 4f       	sbci	r31, 0xFF	; 255
    130e:	80 81       	ld	r24, Z
    1310:	91 81       	ldd	r25, Z+1	; 0x01
    1312:	01 97       	sbiw	r24, 0x01	; 1
    1314:	11 96       	adiw	r26, 0x01	; 1
    1316:	9c 93       	st	X, r25
    1318:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    131a:	fe 01       	movw	r30, r28
    131c:	ed 5b       	subi	r30, 0xBD	; 189
    131e:	ff 4f       	sbci	r31, 0xFF	; 255
    1320:	80 81       	ld	r24, Z
    1322:	91 81       	ldd	r25, Z+1	; 0x01
    1324:	00 97       	sbiw	r24, 0x00	; 0
    1326:	d1 f6       	brne	.-76     	; 0x12dc <LCD_enu_Init+0xe4>
    1328:	24 c0       	rjmp	.+72     	; 0x1372 <LCD_enu_Init+0x17a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    132a:	8e 01       	movw	r16, r28
    132c:	0d 5b       	subi	r16, 0xBD	; 189
    132e:	1f 4f       	sbci	r17, 0xFF	; 255
    1330:	fe 01       	movw	r30, r28
    1332:	eb 5b       	subi	r30, 0xBB	; 187
    1334:	ff 4f       	sbci	r31, 0xFF	; 255
    1336:	60 81       	ld	r22, Z
    1338:	71 81       	ldd	r23, Z+1	; 0x01
    133a:	82 81       	ldd	r24, Z+2	; 0x02
    133c:	93 81       	ldd	r25, Z+3	; 0x03
    133e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1342:	dc 01       	movw	r26, r24
    1344:	cb 01       	movw	r24, r22
    1346:	f8 01       	movw	r30, r16
    1348:	91 83       	std	Z+1, r25	; 0x01
    134a:	80 83       	st	Z, r24
    134c:	fe 01       	movw	r30, r28
    134e:	ed 5b       	subi	r30, 0xBD	; 189
    1350:	ff 4f       	sbci	r31, 0xFF	; 255
    1352:	80 81       	ld	r24, Z
    1354:	91 81       	ldd	r25, Z+1	; 0x01
    1356:	fe 01       	movw	r30, r28
    1358:	ff 96       	adiw	r30, 0x3f	; 63
    135a:	91 83       	std	Z+1, r25	; 0x01
    135c:	80 83       	st	Z, r24
    135e:	fe 01       	movw	r30, r28
    1360:	ff 96       	adiw	r30, 0x3f	; 63
    1362:	80 81       	ld	r24, Z
    1364:	91 81       	ldd	r25, Z+1	; 0x01
    1366:	01 97       	sbiw	r24, 0x01	; 1
    1368:	f1 f7       	brne	.-4      	; 0x1366 <LCD_enu_Init+0x16e>
    136a:	fe 01       	movw	r30, r28
    136c:	ff 96       	adiw	r30, 0x3f	; 63
    136e:	91 83       	std	Z+1, r25	; 0x01
    1370:	80 83       	st	Z, r24
    /*Function Set Command*/
    _delay_ms(35);
    LCD_enu_SendCmnd(FUN_SET_8BIT_2LINES_5X7);
    1372:	88 e3       	ldi	r24, 0x38	; 56
    1374:	0e 94 64 06 	call	0xcc8	; 0xcc8 <LCD_enu_SendCmnd>
    1378:	80 e0       	ldi	r24, 0x00	; 0
    137a:	90 e0       	ldi	r25, 0x00	; 0
    137c:	a0 e2       	ldi	r26, 0x20	; 32
    137e:	b2 e4       	ldi	r27, 0x42	; 66
    1380:	8b af       	std	Y+59, r24	; 0x3b
    1382:	9c af       	std	Y+60, r25	; 0x3c
    1384:	ad af       	std	Y+61, r26	; 0x3d
    1386:	be af       	std	Y+62, r27	; 0x3e
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1388:	6b ad       	ldd	r22, Y+59	; 0x3b
    138a:	7c ad       	ldd	r23, Y+60	; 0x3c
    138c:	8d ad       	ldd	r24, Y+61	; 0x3d
    138e:	9e ad       	ldd	r25, Y+62	; 0x3e
    1390:	2b ea       	ldi	r18, 0xAB	; 171
    1392:	3a ea       	ldi	r19, 0xAA	; 170
    1394:	4a e2       	ldi	r20, 0x2A	; 42
    1396:	50 e4       	ldi	r21, 0x40	; 64
    1398:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    139c:	dc 01       	movw	r26, r24
    139e:	cb 01       	movw	r24, r22
    13a0:	8f ab       	std	Y+55, r24	; 0x37
    13a2:	98 af       	std	Y+56, r25	; 0x38
    13a4:	a9 af       	std	Y+57, r26	; 0x39
    13a6:	ba af       	std	Y+58, r27	; 0x3a
	if (__tmp < 1.0)
    13a8:	6f a9       	ldd	r22, Y+55	; 0x37
    13aa:	78 ad       	ldd	r23, Y+56	; 0x38
    13ac:	89 ad       	ldd	r24, Y+57	; 0x39
    13ae:	9a ad       	ldd	r25, Y+58	; 0x3a
    13b0:	20 e0       	ldi	r18, 0x00	; 0
    13b2:	30 e0       	ldi	r19, 0x00	; 0
    13b4:	40 e8       	ldi	r20, 0x80	; 128
    13b6:	5f e3       	ldi	r21, 0x3F	; 63
    13b8:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    13bc:	88 23       	and	r24, r24
    13be:	1c f4       	brge	.+6      	; 0x13c6 <LCD_enu_Init+0x1ce>
		__ticks = 1;
    13c0:	81 e0       	ldi	r24, 0x01	; 1
    13c2:	8e ab       	std	Y+54, r24	; 0x36
    13c4:	91 c0       	rjmp	.+290    	; 0x14e8 <LCD_enu_Init+0x2f0>
	else if (__tmp > 255)
    13c6:	6f a9       	ldd	r22, Y+55	; 0x37
    13c8:	78 ad       	ldd	r23, Y+56	; 0x38
    13ca:	89 ad       	ldd	r24, Y+57	; 0x39
    13cc:	9a ad       	ldd	r25, Y+58	; 0x3a
    13ce:	20 e0       	ldi	r18, 0x00	; 0
    13d0:	30 e0       	ldi	r19, 0x00	; 0
    13d2:	4f e7       	ldi	r20, 0x7F	; 127
    13d4:	53 e4       	ldi	r21, 0x43	; 67
    13d6:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    13da:	18 16       	cp	r1, r24
    13dc:	0c f0       	brlt	.+2      	; 0x13e0 <LCD_enu_Init+0x1e8>
    13de:	7b c0       	rjmp	.+246    	; 0x14d6 <LCD_enu_Init+0x2de>
	{
		_delay_ms(__us / 1000.0);
    13e0:	6b ad       	ldd	r22, Y+59	; 0x3b
    13e2:	7c ad       	ldd	r23, Y+60	; 0x3c
    13e4:	8d ad       	ldd	r24, Y+61	; 0x3d
    13e6:	9e ad       	ldd	r25, Y+62	; 0x3e
    13e8:	20 e0       	ldi	r18, 0x00	; 0
    13ea:	30 e0       	ldi	r19, 0x00	; 0
    13ec:	4a e7       	ldi	r20, 0x7A	; 122
    13ee:	54 e4       	ldi	r21, 0x44	; 68
    13f0:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
    13f4:	dc 01       	movw	r26, r24
    13f6:	cb 01       	movw	r24, r22
    13f8:	8a ab       	std	Y+50, r24	; 0x32
    13fa:	9b ab       	std	Y+51, r25	; 0x33
    13fc:	ac ab       	std	Y+52, r26	; 0x34
    13fe:	bd ab       	std	Y+53, r27	; 0x35
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1400:	6a a9       	ldd	r22, Y+50	; 0x32
    1402:	7b a9       	ldd	r23, Y+51	; 0x33
    1404:	8c a9       	ldd	r24, Y+52	; 0x34
    1406:	9d a9       	ldd	r25, Y+53	; 0x35
    1408:	20 e0       	ldi	r18, 0x00	; 0
    140a:	30 e0       	ldi	r19, 0x00	; 0
    140c:	4a ef       	ldi	r20, 0xFA	; 250
    140e:	54 e4       	ldi	r21, 0x44	; 68
    1410:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1414:	dc 01       	movw	r26, r24
    1416:	cb 01       	movw	r24, r22
    1418:	8e a7       	std	Y+46, r24	; 0x2e
    141a:	9f a7       	std	Y+47, r25	; 0x2f
    141c:	a8 ab       	std	Y+48, r26	; 0x30
    141e:	b9 ab       	std	Y+49, r27	; 0x31
	if (__tmp < 1.0)
    1420:	6e a5       	ldd	r22, Y+46	; 0x2e
    1422:	7f a5       	ldd	r23, Y+47	; 0x2f
    1424:	88 a9       	ldd	r24, Y+48	; 0x30
    1426:	99 a9       	ldd	r25, Y+49	; 0x31
    1428:	20 e0       	ldi	r18, 0x00	; 0
    142a:	30 e0       	ldi	r19, 0x00	; 0
    142c:	40 e8       	ldi	r20, 0x80	; 128
    142e:	5f e3       	ldi	r21, 0x3F	; 63
    1430:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1434:	88 23       	and	r24, r24
    1436:	2c f4       	brge	.+10     	; 0x1442 <LCD_enu_Init+0x24a>
		__ticks = 1;
    1438:	81 e0       	ldi	r24, 0x01	; 1
    143a:	90 e0       	ldi	r25, 0x00	; 0
    143c:	9d a7       	std	Y+45, r25	; 0x2d
    143e:	8c a7       	std	Y+44, r24	; 0x2c
    1440:	3f c0       	rjmp	.+126    	; 0x14c0 <LCD_enu_Init+0x2c8>
	else if (__tmp > 65535)
    1442:	6e a5       	ldd	r22, Y+46	; 0x2e
    1444:	7f a5       	ldd	r23, Y+47	; 0x2f
    1446:	88 a9       	ldd	r24, Y+48	; 0x30
    1448:	99 a9       	ldd	r25, Y+49	; 0x31
    144a:	20 e0       	ldi	r18, 0x00	; 0
    144c:	3f ef       	ldi	r19, 0xFF	; 255
    144e:	4f e7       	ldi	r20, 0x7F	; 127
    1450:	57 e4       	ldi	r21, 0x47	; 71
    1452:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1456:	18 16       	cp	r1, r24
    1458:	4c f5       	brge	.+82     	; 0x14ac <LCD_enu_Init+0x2b4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    145a:	6a a9       	ldd	r22, Y+50	; 0x32
    145c:	7b a9       	ldd	r23, Y+51	; 0x33
    145e:	8c a9       	ldd	r24, Y+52	; 0x34
    1460:	9d a9       	ldd	r25, Y+53	; 0x35
    1462:	20 e0       	ldi	r18, 0x00	; 0
    1464:	30 e0       	ldi	r19, 0x00	; 0
    1466:	40 e2       	ldi	r20, 0x20	; 32
    1468:	51 e4       	ldi	r21, 0x41	; 65
    146a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    146e:	dc 01       	movw	r26, r24
    1470:	cb 01       	movw	r24, r22
    1472:	bc 01       	movw	r22, r24
    1474:	cd 01       	movw	r24, r26
    1476:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    147a:	dc 01       	movw	r26, r24
    147c:	cb 01       	movw	r24, r22
    147e:	9d a7       	std	Y+45, r25	; 0x2d
    1480:	8c a7       	std	Y+44, r24	; 0x2c
    1482:	0f c0       	rjmp	.+30     	; 0x14a2 <LCD_enu_Init+0x2aa>
    1484:	88 ec       	ldi	r24, 0xC8	; 200
    1486:	90 e0       	ldi	r25, 0x00	; 0
    1488:	9b a7       	std	Y+43, r25	; 0x2b
    148a:	8a a7       	std	Y+42, r24	; 0x2a
    148c:	8a a5       	ldd	r24, Y+42	; 0x2a
    148e:	9b a5       	ldd	r25, Y+43	; 0x2b
    1490:	01 97       	sbiw	r24, 0x01	; 1
    1492:	f1 f7       	brne	.-4      	; 0x1490 <LCD_enu_Init+0x298>
    1494:	9b a7       	std	Y+43, r25	; 0x2b
    1496:	8a a7       	std	Y+42, r24	; 0x2a
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1498:	8c a5       	ldd	r24, Y+44	; 0x2c
    149a:	9d a5       	ldd	r25, Y+45	; 0x2d
    149c:	01 97       	sbiw	r24, 0x01	; 1
    149e:	9d a7       	std	Y+45, r25	; 0x2d
    14a0:	8c a7       	std	Y+44, r24	; 0x2c
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    14a2:	8c a5       	ldd	r24, Y+44	; 0x2c
    14a4:	9d a5       	ldd	r25, Y+45	; 0x2d
    14a6:	00 97       	sbiw	r24, 0x00	; 0
    14a8:	69 f7       	brne	.-38     	; 0x1484 <LCD_enu_Init+0x28c>
    14aa:	24 c0       	rjmp	.+72     	; 0x14f4 <LCD_enu_Init+0x2fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    14ac:	6e a5       	ldd	r22, Y+46	; 0x2e
    14ae:	7f a5       	ldd	r23, Y+47	; 0x2f
    14b0:	88 a9       	ldd	r24, Y+48	; 0x30
    14b2:	99 a9       	ldd	r25, Y+49	; 0x31
    14b4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    14b8:	dc 01       	movw	r26, r24
    14ba:	cb 01       	movw	r24, r22
    14bc:	9d a7       	std	Y+45, r25	; 0x2d
    14be:	8c a7       	std	Y+44, r24	; 0x2c
    14c0:	8c a5       	ldd	r24, Y+44	; 0x2c
    14c2:	9d a5       	ldd	r25, Y+45	; 0x2d
    14c4:	99 a7       	std	Y+41, r25	; 0x29
    14c6:	88 a7       	std	Y+40, r24	; 0x28
    14c8:	88 a5       	ldd	r24, Y+40	; 0x28
    14ca:	99 a5       	ldd	r25, Y+41	; 0x29
    14cc:	01 97       	sbiw	r24, 0x01	; 1
    14ce:	f1 f7       	brne	.-4      	; 0x14cc <LCD_enu_Init+0x2d4>
    14d0:	99 a7       	std	Y+41, r25	; 0x29
    14d2:	88 a7       	std	Y+40, r24	; 0x28
    14d4:	0f c0       	rjmp	.+30     	; 0x14f4 <LCD_enu_Init+0x2fc>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    14d6:	6f a9       	ldd	r22, Y+55	; 0x37
    14d8:	78 ad       	ldd	r23, Y+56	; 0x38
    14da:	89 ad       	ldd	r24, Y+57	; 0x39
    14dc:	9a ad       	ldd	r25, Y+58	; 0x3a
    14de:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    14e2:	dc 01       	movw	r26, r24
    14e4:	cb 01       	movw	r24, r22
    14e6:	8e ab       	std	Y+54, r24	; 0x36
    14e8:	8e a9       	ldd	r24, Y+54	; 0x36
    14ea:	8f a3       	std	Y+39, r24	; 0x27
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    14ec:	8f a1       	ldd	r24, Y+39	; 0x27
    14ee:	8a 95       	dec	r24
    14f0:	f1 f7       	brne	.-4      	; 0x14ee <LCD_enu_Init+0x2f6>
    14f2:	8f a3       	std	Y+39, r24	; 0x27
    _delay_us(40);
    /*Display On/Off Control*/
    LCD_enu_SendCmnd(DIS_ON_CURSOR_ON_BLINKING);
    14f4:	8f e0       	ldi	r24, 0x0F	; 15
    14f6:	0e 94 64 06 	call	0xcc8	; 0xcc8 <LCD_enu_SendCmnd>
    14fa:	80 e0       	ldi	r24, 0x00	; 0
    14fc:	90 e0       	ldi	r25, 0x00	; 0
    14fe:	a0 e2       	ldi	r26, 0x20	; 32
    1500:	b2 e4       	ldi	r27, 0x42	; 66
    1502:	8b a3       	std	Y+35, r24	; 0x23
    1504:	9c a3       	std	Y+36, r25	; 0x24
    1506:	ad a3       	std	Y+37, r26	; 0x25
    1508:	be a3       	std	Y+38, r27	; 0x26
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    150a:	6b a1       	ldd	r22, Y+35	; 0x23
    150c:	7c a1       	ldd	r23, Y+36	; 0x24
    150e:	8d a1       	ldd	r24, Y+37	; 0x25
    1510:	9e a1       	ldd	r25, Y+38	; 0x26
    1512:	2b ea       	ldi	r18, 0xAB	; 171
    1514:	3a ea       	ldi	r19, 0xAA	; 170
    1516:	4a e2       	ldi	r20, 0x2A	; 42
    1518:	50 e4       	ldi	r21, 0x40	; 64
    151a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    151e:	dc 01       	movw	r26, r24
    1520:	cb 01       	movw	r24, r22
    1522:	8f 8f       	std	Y+31, r24	; 0x1f
    1524:	98 a3       	std	Y+32, r25	; 0x20
    1526:	a9 a3       	std	Y+33, r26	; 0x21
    1528:	ba a3       	std	Y+34, r27	; 0x22
	if (__tmp < 1.0)
    152a:	6f 8d       	ldd	r22, Y+31	; 0x1f
    152c:	78 a1       	ldd	r23, Y+32	; 0x20
    152e:	89 a1       	ldd	r24, Y+33	; 0x21
    1530:	9a a1       	ldd	r25, Y+34	; 0x22
    1532:	20 e0       	ldi	r18, 0x00	; 0
    1534:	30 e0       	ldi	r19, 0x00	; 0
    1536:	40 e8       	ldi	r20, 0x80	; 128
    1538:	5f e3       	ldi	r21, 0x3F	; 63
    153a:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    153e:	88 23       	and	r24, r24
    1540:	1c f4       	brge	.+6      	; 0x1548 <LCD_enu_Init+0x350>
		__ticks = 1;
    1542:	81 e0       	ldi	r24, 0x01	; 1
    1544:	8e 8f       	std	Y+30, r24	; 0x1e
    1546:	91 c0       	rjmp	.+290    	; 0x166a <LCD_enu_Init+0x472>
	else if (__tmp > 255)
    1548:	6f 8d       	ldd	r22, Y+31	; 0x1f
    154a:	78 a1       	ldd	r23, Y+32	; 0x20
    154c:	89 a1       	ldd	r24, Y+33	; 0x21
    154e:	9a a1       	ldd	r25, Y+34	; 0x22
    1550:	20 e0       	ldi	r18, 0x00	; 0
    1552:	30 e0       	ldi	r19, 0x00	; 0
    1554:	4f e7       	ldi	r20, 0x7F	; 127
    1556:	53 e4       	ldi	r21, 0x43	; 67
    1558:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    155c:	18 16       	cp	r1, r24
    155e:	0c f0       	brlt	.+2      	; 0x1562 <LCD_enu_Init+0x36a>
    1560:	7b c0       	rjmp	.+246    	; 0x1658 <LCD_enu_Init+0x460>
	{
		_delay_ms(__us / 1000.0);
    1562:	6b a1       	ldd	r22, Y+35	; 0x23
    1564:	7c a1       	ldd	r23, Y+36	; 0x24
    1566:	8d a1       	ldd	r24, Y+37	; 0x25
    1568:	9e a1       	ldd	r25, Y+38	; 0x26
    156a:	20 e0       	ldi	r18, 0x00	; 0
    156c:	30 e0       	ldi	r19, 0x00	; 0
    156e:	4a e7       	ldi	r20, 0x7A	; 122
    1570:	54 e4       	ldi	r21, 0x44	; 68
    1572:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
    1576:	dc 01       	movw	r26, r24
    1578:	cb 01       	movw	r24, r22
    157a:	8a 8f       	std	Y+26, r24	; 0x1a
    157c:	9b 8f       	std	Y+27, r25	; 0x1b
    157e:	ac 8f       	std	Y+28, r26	; 0x1c
    1580:	bd 8f       	std	Y+29, r27	; 0x1d
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1582:	6a 8d       	ldd	r22, Y+26	; 0x1a
    1584:	7b 8d       	ldd	r23, Y+27	; 0x1b
    1586:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1588:	9d 8d       	ldd	r25, Y+29	; 0x1d
    158a:	20 e0       	ldi	r18, 0x00	; 0
    158c:	30 e0       	ldi	r19, 0x00	; 0
    158e:	4a ef       	ldi	r20, 0xFA	; 250
    1590:	54 e4       	ldi	r21, 0x44	; 68
    1592:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1596:	dc 01       	movw	r26, r24
    1598:	cb 01       	movw	r24, r22
    159a:	8e 8b       	std	Y+22, r24	; 0x16
    159c:	9f 8b       	std	Y+23, r25	; 0x17
    159e:	a8 8f       	std	Y+24, r26	; 0x18
    15a0:	b9 8f       	std	Y+25, r27	; 0x19
	if (__tmp < 1.0)
    15a2:	6e 89       	ldd	r22, Y+22	; 0x16
    15a4:	7f 89       	ldd	r23, Y+23	; 0x17
    15a6:	88 8d       	ldd	r24, Y+24	; 0x18
    15a8:	99 8d       	ldd	r25, Y+25	; 0x19
    15aa:	20 e0       	ldi	r18, 0x00	; 0
    15ac:	30 e0       	ldi	r19, 0x00	; 0
    15ae:	40 e8       	ldi	r20, 0x80	; 128
    15b0:	5f e3       	ldi	r21, 0x3F	; 63
    15b2:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    15b6:	88 23       	and	r24, r24
    15b8:	2c f4       	brge	.+10     	; 0x15c4 <LCD_enu_Init+0x3cc>
		__ticks = 1;
    15ba:	81 e0       	ldi	r24, 0x01	; 1
    15bc:	90 e0       	ldi	r25, 0x00	; 0
    15be:	9d 8b       	std	Y+21, r25	; 0x15
    15c0:	8c 8b       	std	Y+20, r24	; 0x14
    15c2:	3f c0       	rjmp	.+126    	; 0x1642 <LCD_enu_Init+0x44a>
	else if (__tmp > 65535)
    15c4:	6e 89       	ldd	r22, Y+22	; 0x16
    15c6:	7f 89       	ldd	r23, Y+23	; 0x17
    15c8:	88 8d       	ldd	r24, Y+24	; 0x18
    15ca:	99 8d       	ldd	r25, Y+25	; 0x19
    15cc:	20 e0       	ldi	r18, 0x00	; 0
    15ce:	3f ef       	ldi	r19, 0xFF	; 255
    15d0:	4f e7       	ldi	r20, 0x7F	; 127
    15d2:	57 e4       	ldi	r21, 0x47	; 71
    15d4:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    15d8:	18 16       	cp	r1, r24
    15da:	4c f5       	brge	.+82     	; 0x162e <LCD_enu_Init+0x436>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    15dc:	6a 8d       	ldd	r22, Y+26	; 0x1a
    15de:	7b 8d       	ldd	r23, Y+27	; 0x1b
    15e0:	8c 8d       	ldd	r24, Y+28	; 0x1c
    15e2:	9d 8d       	ldd	r25, Y+29	; 0x1d
    15e4:	20 e0       	ldi	r18, 0x00	; 0
    15e6:	30 e0       	ldi	r19, 0x00	; 0
    15e8:	40 e2       	ldi	r20, 0x20	; 32
    15ea:	51 e4       	ldi	r21, 0x41	; 65
    15ec:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    15f0:	dc 01       	movw	r26, r24
    15f2:	cb 01       	movw	r24, r22
    15f4:	bc 01       	movw	r22, r24
    15f6:	cd 01       	movw	r24, r26
    15f8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    15fc:	dc 01       	movw	r26, r24
    15fe:	cb 01       	movw	r24, r22
    1600:	9d 8b       	std	Y+21, r25	; 0x15
    1602:	8c 8b       	std	Y+20, r24	; 0x14
    1604:	0f c0       	rjmp	.+30     	; 0x1624 <LCD_enu_Init+0x42c>
    1606:	88 ec       	ldi	r24, 0xC8	; 200
    1608:	90 e0       	ldi	r25, 0x00	; 0
    160a:	9b 8b       	std	Y+19, r25	; 0x13
    160c:	8a 8b       	std	Y+18, r24	; 0x12
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    160e:	8a 89       	ldd	r24, Y+18	; 0x12
    1610:	9b 89       	ldd	r25, Y+19	; 0x13
    1612:	01 97       	sbiw	r24, 0x01	; 1
    1614:	f1 f7       	brne	.-4      	; 0x1612 <LCD_enu_Init+0x41a>
    1616:	9b 8b       	std	Y+19, r25	; 0x13
    1618:	8a 8b       	std	Y+18, r24	; 0x12
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    161a:	8c 89       	ldd	r24, Y+20	; 0x14
    161c:	9d 89       	ldd	r25, Y+21	; 0x15
    161e:	01 97       	sbiw	r24, 0x01	; 1
    1620:	9d 8b       	std	Y+21, r25	; 0x15
    1622:	8c 8b       	std	Y+20, r24	; 0x14
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1624:	8c 89       	ldd	r24, Y+20	; 0x14
    1626:	9d 89       	ldd	r25, Y+21	; 0x15
    1628:	00 97       	sbiw	r24, 0x00	; 0
    162a:	69 f7       	brne	.-38     	; 0x1606 <LCD_enu_Init+0x40e>
    162c:	24 c0       	rjmp	.+72     	; 0x1676 <LCD_enu_Init+0x47e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    162e:	6e 89       	ldd	r22, Y+22	; 0x16
    1630:	7f 89       	ldd	r23, Y+23	; 0x17
    1632:	88 8d       	ldd	r24, Y+24	; 0x18
    1634:	99 8d       	ldd	r25, Y+25	; 0x19
    1636:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    163a:	dc 01       	movw	r26, r24
    163c:	cb 01       	movw	r24, r22
    163e:	9d 8b       	std	Y+21, r25	; 0x15
    1640:	8c 8b       	std	Y+20, r24	; 0x14
    1642:	8c 89       	ldd	r24, Y+20	; 0x14
    1644:	9d 89       	ldd	r25, Y+21	; 0x15
    1646:	99 8b       	std	Y+17, r25	; 0x11
    1648:	88 8b       	std	Y+16, r24	; 0x10
    164a:	88 89       	ldd	r24, Y+16	; 0x10
    164c:	99 89       	ldd	r25, Y+17	; 0x11
    164e:	01 97       	sbiw	r24, 0x01	; 1
    1650:	f1 f7       	brne	.-4      	; 0x164e <LCD_enu_Init+0x456>
    1652:	99 8b       	std	Y+17, r25	; 0x11
    1654:	88 8b       	std	Y+16, r24	; 0x10
    1656:	0f c0       	rjmp	.+30     	; 0x1676 <LCD_enu_Init+0x47e>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1658:	6f 8d       	ldd	r22, Y+31	; 0x1f
    165a:	78 a1       	ldd	r23, Y+32	; 0x20
    165c:	89 a1       	ldd	r24, Y+33	; 0x21
    165e:	9a a1       	ldd	r25, Y+34	; 0x22
    1660:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1664:	dc 01       	movw	r26, r24
    1666:	cb 01       	movw	r24, r22
    1668:	8e 8f       	std	Y+30, r24	; 0x1e
    166a:	8e 8d       	ldd	r24, Y+30	; 0x1e
    166c:	8f 87       	std	Y+15, r24	; 0x0f
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    166e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1670:	8a 95       	dec	r24
    1672:	f1 f7       	brne	.-4      	; 0x1670 <LCD_enu_Init+0x478>
    1674:	8f 87       	std	Y+15, r24	; 0x0f
    _delay_us(40);
    /*Display Clear*/
    LCD_enu_SendCmnd(DISPLAY_CLEAR);
    1676:	81 e0       	ldi	r24, 0x01	; 1
    1678:	0e 94 64 06 	call	0xcc8	; 0xcc8 <LCD_enu_SendCmnd>
    167c:	80 e0       	ldi	r24, 0x00	; 0
    167e:	90 e0       	ldi	r25, 0x00	; 0
    1680:	a0 e0       	ldi	r26, 0x00	; 0
    1682:	b0 e4       	ldi	r27, 0x40	; 64
    1684:	8b 87       	std	Y+11, r24	; 0x0b
    1686:	9c 87       	std	Y+12, r25	; 0x0c
    1688:	ad 87       	std	Y+13, r26	; 0x0d
    168a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    168c:	6b 85       	ldd	r22, Y+11	; 0x0b
    168e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1690:	8d 85       	ldd	r24, Y+13	; 0x0d
    1692:	9e 85       	ldd	r25, Y+14	; 0x0e
    1694:	20 e0       	ldi	r18, 0x00	; 0
    1696:	30 e0       	ldi	r19, 0x00	; 0
    1698:	4a ef       	ldi	r20, 0xFA	; 250
    169a:	54 e4       	ldi	r21, 0x44	; 68
    169c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    16a0:	dc 01       	movw	r26, r24
    16a2:	cb 01       	movw	r24, r22
    16a4:	8f 83       	std	Y+7, r24	; 0x07
    16a6:	98 87       	std	Y+8, r25	; 0x08
    16a8:	a9 87       	std	Y+9, r26	; 0x09
    16aa:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    16ac:	6f 81       	ldd	r22, Y+7	; 0x07
    16ae:	78 85       	ldd	r23, Y+8	; 0x08
    16b0:	89 85       	ldd	r24, Y+9	; 0x09
    16b2:	9a 85       	ldd	r25, Y+10	; 0x0a
    16b4:	20 e0       	ldi	r18, 0x00	; 0
    16b6:	30 e0       	ldi	r19, 0x00	; 0
    16b8:	40 e8       	ldi	r20, 0x80	; 128
    16ba:	5f e3       	ldi	r21, 0x3F	; 63
    16bc:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    16c0:	88 23       	and	r24, r24
    16c2:	2c f4       	brge	.+10     	; 0x16ce <LCD_enu_Init+0x4d6>
		__ticks = 1;
    16c4:	81 e0       	ldi	r24, 0x01	; 1
    16c6:	90 e0       	ldi	r25, 0x00	; 0
    16c8:	9e 83       	std	Y+6, r25	; 0x06
    16ca:	8d 83       	std	Y+5, r24	; 0x05
    16cc:	3f c0       	rjmp	.+126    	; 0x174c <LCD_enu_Init+0x554>
	else if (__tmp > 65535)
    16ce:	6f 81       	ldd	r22, Y+7	; 0x07
    16d0:	78 85       	ldd	r23, Y+8	; 0x08
    16d2:	89 85       	ldd	r24, Y+9	; 0x09
    16d4:	9a 85       	ldd	r25, Y+10	; 0x0a
    16d6:	20 e0       	ldi	r18, 0x00	; 0
    16d8:	3f ef       	ldi	r19, 0xFF	; 255
    16da:	4f e7       	ldi	r20, 0x7F	; 127
    16dc:	57 e4       	ldi	r21, 0x47	; 71
    16de:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    16e2:	18 16       	cp	r1, r24
    16e4:	4c f5       	brge	.+82     	; 0x1738 <LCD_enu_Init+0x540>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    16e6:	6b 85       	ldd	r22, Y+11	; 0x0b
    16e8:	7c 85       	ldd	r23, Y+12	; 0x0c
    16ea:	8d 85       	ldd	r24, Y+13	; 0x0d
    16ec:	9e 85       	ldd	r25, Y+14	; 0x0e
    16ee:	20 e0       	ldi	r18, 0x00	; 0
    16f0:	30 e0       	ldi	r19, 0x00	; 0
    16f2:	40 e2       	ldi	r20, 0x20	; 32
    16f4:	51 e4       	ldi	r21, 0x41	; 65
    16f6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    16fa:	dc 01       	movw	r26, r24
    16fc:	cb 01       	movw	r24, r22
    16fe:	bc 01       	movw	r22, r24
    1700:	cd 01       	movw	r24, r26
    1702:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1706:	dc 01       	movw	r26, r24
    1708:	cb 01       	movw	r24, r22
    170a:	9e 83       	std	Y+6, r25	; 0x06
    170c:	8d 83       	std	Y+5, r24	; 0x05
    170e:	0f c0       	rjmp	.+30     	; 0x172e <LCD_enu_Init+0x536>
    1710:	88 ec       	ldi	r24, 0xC8	; 200
    1712:	90 e0       	ldi	r25, 0x00	; 0
    1714:	9c 83       	std	Y+4, r25	; 0x04
    1716:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1718:	8b 81       	ldd	r24, Y+3	; 0x03
    171a:	9c 81       	ldd	r25, Y+4	; 0x04
    171c:	01 97       	sbiw	r24, 0x01	; 1
    171e:	f1 f7       	brne	.-4      	; 0x171c <LCD_enu_Init+0x524>
    1720:	9c 83       	std	Y+4, r25	; 0x04
    1722:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1724:	8d 81       	ldd	r24, Y+5	; 0x05
    1726:	9e 81       	ldd	r25, Y+6	; 0x06
    1728:	01 97       	sbiw	r24, 0x01	; 1
    172a:	9e 83       	std	Y+6, r25	; 0x06
    172c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    172e:	8d 81       	ldd	r24, Y+5	; 0x05
    1730:	9e 81       	ldd	r25, Y+6	; 0x06
    1732:	00 97       	sbiw	r24, 0x00	; 0
    1734:	69 f7       	brne	.-38     	; 0x1710 <LCD_enu_Init+0x518>
    1736:	14 c0       	rjmp	.+40     	; 0x1760 <LCD_enu_Init+0x568>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1738:	6f 81       	ldd	r22, Y+7	; 0x07
    173a:	78 85       	ldd	r23, Y+8	; 0x08
    173c:	89 85       	ldd	r24, Y+9	; 0x09
    173e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1740:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1744:	dc 01       	movw	r26, r24
    1746:	cb 01       	movw	r24, r22
    1748:	9e 83       	std	Y+6, r25	; 0x06
    174a:	8d 83       	std	Y+5, r24	; 0x05
    174c:	8d 81       	ldd	r24, Y+5	; 0x05
    174e:	9e 81       	ldd	r25, Y+6	; 0x06
    1750:	9a 83       	std	Y+2, r25	; 0x02
    1752:	89 83       	std	Y+1, r24	; 0x01
    1754:	89 81       	ldd	r24, Y+1	; 0x01
    1756:	9a 81       	ldd	r25, Y+2	; 0x02
    1758:	01 97       	sbiw	r24, 0x01	; 1
    175a:	f1 f7       	brne	.-4      	; 0x1758 <LCD_enu_Init+0x560>
    175c:	9a 83       	std	Y+2, r25	; 0x02
    175e:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(2);
    /*Entry Mode Set*/
    LCD_enu_SendCmnd(ENTRY_MOOD);
    1760:	86 e0       	ldi	r24, 0x06	; 6
    1762:	0e 94 64 06 	call	0xcc8	; 0xcc8 <LCD_enu_SendCmnd>
     return SATE_OK;
    1766:	80 e0       	ldi	r24, 0x00	; 0
}
    1768:	c4 5b       	subi	r28, 0xB4	; 180
    176a:	df 4f       	sbci	r29, 0xFF	; 255
    176c:	0f b6       	in	r0, 0x3f	; 63
    176e:	f8 94       	cli
    1770:	de bf       	out	0x3e, r29	; 62
    1772:	0f be       	out	0x3f, r0	; 63
    1774:	cd bf       	out	0x3d, r28	; 61
    1776:	cf 91       	pop	r28
    1778:	df 91       	pop	r29
    177a:	1f 91       	pop	r17
    177c:	0f 91       	pop	r16
    177e:	08 95       	ret

00001780 <LCD_enu_Clear>:
ES_t LCD_enu_Clear(void){
    1780:	df 93       	push	r29
    1782:	cf 93       	push	r28
    1784:	cd b7       	in	r28, 0x3d	; 61
    1786:	de b7       	in	r29, 0x3e	; 62
	LCD_enu_SendCmnd(DISPLAY_CLEAR);
    1788:	81 e0       	ldi	r24, 0x01	; 1
    178a:	0e 94 64 06 	call	0xcc8	; 0xcc8 <LCD_enu_SendCmnd>
	return SATE_OK;
    178e:	80 e0       	ldi	r24, 0x00	; 0
}
    1790:	cf 91       	pop	r28
    1792:	df 91       	pop	r29
    1794:	08 95       	ret

00001796 <DIO_enu_Init>:
/*MCAL*/
#include"DIO_private.h"
#include"DIO_config.h"


ES_t DIO_enu_Init(void){
    1796:	df 93       	push	r29
    1798:	cf 93       	push	r28
    179a:	cd b7       	in	r28, 0x3d	; 61
    179c:	de b7       	in	r29, 0x3e	; 62
    DIO_U8_DDRA_REG = Conc(DIO_U8_PA7_INITIAL_DIRECTION,DIO_U8_PA6_INITIAL_DIRECTION,DIO_U8_PA5_INITIAL_DIRECTION,DIO_U8_PA4_INITIAL_DIRECTION,
    179e:	ea e3       	ldi	r30, 0x3A	; 58
    17a0:	f0 e0       	ldi	r31, 0x00	; 0
    17a2:	87 e0       	ldi	r24, 0x07	; 7
    17a4:	80 83       	st	Z, r24
                           DIO_U8_PA3_INITIAL_DIRECTION,DIO_U8_PA2_INITIAL_DIRECTION,DIO_U8_PA1_INITIAL_DIRECTION,DIO_U8_PA0_INITIAL_DIRECTION);
    DIO_U8_DDRB_REG = Conc(DIO_U8_PB7_INITIAL_DIRECTION,DIO_U8_PB6_INITIAL_DIRECTION,DIO_U8_PB5_INITIAL_DIRECTION,DIO_U8_PB4_INITIAL_DIRECTION,
    17a6:	e7 e3       	ldi	r30, 0x37	; 55
    17a8:	f0 e0       	ldi	r31, 0x00	; 0
    17aa:	10 82       	st	Z, r1
                           DIO_U8_PB3_INITIAL_DIRECTION,DIO_U8_PB2_INITIAL_DIRECTION,DIO_U8_PB1_INITIAL_DIRECTION,DIO_U8_PB0_INITIAL_DIRECTION);

    DIO_U8_DDRC_REG = Conc(DIO_U8_PC7_INITIAL_DIRECTION,DIO_U8_PC6_INITIAL_DIRECTION,DIO_U8_PC5_INITIAL_DIRECTION,DIO_U8_PC4_INITIAL_DIRECTION,
    17ac:	e4 e3       	ldi	r30, 0x34	; 52
    17ae:	f0 e0       	ldi	r31, 0x00	; 0
    17b0:	10 82       	st	Z, r1
                           DIO_U8_PC3_INITIAL_DIRECTION,DIO_U8_PC2_INITIAL_DIRECTION,DIO_U8_PC1_INITIAL_DIRECTION,DIO_U8_PC0_INITIAL_DIRECTION);

    DIO_U8_DDRD_REG = Conc(DIO_U8_PD7_INITIAL_DIRECTION,DIO_U8_PD6_INITIAL_DIRECTION,DIO_U8_PD5_INITIAL_DIRECTION,DIO_U8_PD4_INITIAL_DIRECTION,
    17b2:	e1 e3       	ldi	r30, 0x31	; 49
    17b4:	f0 e0       	ldi	r31, 0x00	; 0
    17b6:	10 82       	st	Z, r1
                           DIO_U8_PD3_INITIAL_DIRECTION,DIO_U8_PD2_INITIAL_DIRECTION,DIO_U8_PD1_INITIAL_DIRECTION,DIO_U8_PD0_INITIAL_DIRECTION);

    DIO_U8_PORTA_REG = Conc(DIO_U8_PA7_INITIAL_VALUE,DIO_U8_PA6_INITIAL_VALUE,DIO_U8_PA5_INITIAL_VALUE,DIO_U8_PA4_INITIAL_VALUE,
    17b8:	eb e3       	ldi	r30, 0x3B	; 59
    17ba:	f0 e0       	ldi	r31, 0x00	; 0
    17bc:	10 82       	st	Z, r1
                            DIO_U8_PA3_INITIAL_VALUE,DIO_U8_PA2_INITIAL_VALUE,DIO_U8_PA1_INITIAL_VALUE,DIO_U8_PA0_INITIAL_VALUE);

    DIO_U8_PORTB_REG = Conc(DIO_U8_PB7_INITIAL_VALUE,DIO_U8_PB6_INITIAL_VALUE,DIO_U8_PB5_INITIAL_VALUE,DIO_U8_PB4_INITIAL_VALUE,
    17be:	e8 e3       	ldi	r30, 0x38	; 56
    17c0:	f0 e0       	ldi	r31, 0x00	; 0
    17c2:	10 82       	st	Z, r1
                            DIO_U8_PB3_INITIAL_VALUE,DIO_U8_PB2_INITIAL_VALUE,DIO_U8_PB1_INITIAL_VALUE,DIO_U8_PB0_INITIAL_VALUE);

    DIO_U8_PORTC_REG = Conc(DIO_U8_PC7_INITIAL_VALUE,DIO_U8_PC6_INITIAL_VALUE,DIO_U8_PC5_INITIAL_VALUE,DIO_U8_PC4_INITIAL_VALUE,
    17c4:	e5 e3       	ldi	r30, 0x35	; 53
    17c6:	f0 e0       	ldi	r31, 0x00	; 0
    17c8:	10 82       	st	Z, r1
                            DIO_U8_PC3_INITIAL_VALUE,DIO_U8_PC2_INITIAL_VALUE,DIO_U8_PC1_INITIAL_VALUE,DIO_U8_PC0_INITIAL_VALUE);

    DIO_U8_PORTD_REG = Conc(DIO_U8_PD7_INITIAL_VALUE,DIO_U8_PD6_INITIAL_VALUE,DIO_U8_PD5_INITIAL_VALUE,DIO_U8_PD4_INITIAL_VALUE,
    17ca:	e2 e3       	ldi	r30, 0x32	; 50
    17cc:	f0 e0       	ldi	r31, 0x00	; 0
    17ce:	10 82       	st	Z, r1
                            DIO_U8_PD3_INITIAL_VALUE,DIO_U8_PD2_INITIAL_VALUE,DIO_U8_PD1_INITIAL_VALUE,DIO_U8_PD0_INITIAL_VALUE);
    return SATE_OK;
    17d0:	80 e0       	ldi	r24, 0x00	; 0
}
    17d2:	cf 91       	pop	r28
    17d4:	df 91       	pop	r29
    17d6:	08 95       	ret

000017d8 <DIO_enu_SetPinDirection>:
ES_t DIO_enu_SetPinDirection (u8 Copy_u8_PortId, u8 Copy_u8_PinId,u8 Copy_u8_PinDirection)
{
    17d8:	df 93       	push	r29
    17da:	cf 93       	push	r28
    17dc:	cd b7       	in	r28, 0x3d	; 61
    17de:	de b7       	in	r29, 0x3e	; 62
    17e0:	2e 97       	sbiw	r28, 0x0e	; 14
    17e2:	0f b6       	in	r0, 0x3f	; 63
    17e4:	f8 94       	cli
    17e6:	de bf       	out	0x3e, r29	; 62
    17e8:	0f be       	out	0x3f, r0	; 63
    17ea:	cd bf       	out	0x3d, r28	; 61
    17ec:	8a 83       	std	Y+2, r24	; 0x02
    17ee:	6b 83       	std	Y+3, r22	; 0x03
    17f0:	4c 83       	std	Y+4, r20	; 0x04
    u8 Local_u8_ErrorState = SATE_OK;
    17f2:	19 82       	std	Y+1, r1	; 0x01
    if((Copy_u8_PortId <= DIO_U8_PORTD) && (Copy_u8_PinId <= DIO_U8_PIN7) && ((Copy_u8_PinDirection == DIO_U8_OUTPUT)||(Copy_u8_PinDirection == DIO_U8_INPUT))){
    17f4:	8a 81       	ldd	r24, Y+2	; 0x02
    17f6:	84 30       	cpi	r24, 0x04	; 4
    17f8:	08 f0       	brcs	.+2      	; 0x17fc <DIO_enu_SetPinDirection+0x24>
    17fa:	0c c1       	rjmp	.+536    	; 0x1a14 <DIO_enu_SetPinDirection+0x23c>
    17fc:	8b 81       	ldd	r24, Y+3	; 0x03
    17fe:	88 30       	cpi	r24, 0x08	; 8
    1800:	08 f0       	brcs	.+2      	; 0x1804 <DIO_enu_SetPinDirection+0x2c>
    1802:	08 c1       	rjmp	.+528    	; 0x1a14 <DIO_enu_SetPinDirection+0x23c>
    1804:	8c 81       	ldd	r24, Y+4	; 0x04
    1806:	81 30       	cpi	r24, 0x01	; 1
    1808:	21 f0       	breq	.+8      	; 0x1812 <DIO_enu_SetPinDirection+0x3a>
    180a:	8c 81       	ldd	r24, Y+4	; 0x04
    180c:	88 23       	and	r24, r24
    180e:	09 f0       	breq	.+2      	; 0x1812 <DIO_enu_SetPinDirection+0x3a>
    1810:	01 c1       	rjmp	.+514    	; 0x1a14 <DIO_enu_SetPinDirection+0x23c>
        switch (Copy_u8_PortId)
    1812:	8a 81       	ldd	r24, Y+2	; 0x02
    1814:	28 2f       	mov	r18, r24
    1816:	30 e0       	ldi	r19, 0x00	; 0
    1818:	3e 87       	std	Y+14, r19	; 0x0e
    181a:	2d 87       	std	Y+13, r18	; 0x0d
    181c:	8d 85       	ldd	r24, Y+13	; 0x0d
    181e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1820:	81 30       	cpi	r24, 0x01	; 1
    1822:	91 05       	cpc	r25, r1
    1824:	09 f4       	brne	.+2      	; 0x1828 <DIO_enu_SetPinDirection+0x50>
    1826:	4f c0       	rjmp	.+158    	; 0x18c6 <DIO_enu_SetPinDirection+0xee>
    1828:	2d 85       	ldd	r18, Y+13	; 0x0d
    182a:	3e 85       	ldd	r19, Y+14	; 0x0e
    182c:	22 30       	cpi	r18, 0x02	; 2
    182e:	31 05       	cpc	r19, r1
    1830:	2c f4       	brge	.+10     	; 0x183c <DIO_enu_SetPinDirection+0x64>
    1832:	8d 85       	ldd	r24, Y+13	; 0x0d
    1834:	9e 85       	ldd	r25, Y+14	; 0x0e
    1836:	00 97       	sbiw	r24, 0x00	; 0
    1838:	71 f0       	breq	.+28     	; 0x1856 <DIO_enu_SetPinDirection+0x7e>
    183a:	ee c0       	rjmp	.+476    	; 0x1a18 <DIO_enu_SetPinDirection+0x240>
    183c:	2d 85       	ldd	r18, Y+13	; 0x0d
    183e:	3e 85       	ldd	r19, Y+14	; 0x0e
    1840:	22 30       	cpi	r18, 0x02	; 2
    1842:	31 05       	cpc	r19, r1
    1844:	09 f4       	brne	.+2      	; 0x1848 <DIO_enu_SetPinDirection+0x70>
    1846:	77 c0       	rjmp	.+238    	; 0x1936 <DIO_enu_SetPinDirection+0x15e>
    1848:	8d 85       	ldd	r24, Y+13	; 0x0d
    184a:	9e 85       	ldd	r25, Y+14	; 0x0e
    184c:	83 30       	cpi	r24, 0x03	; 3
    184e:	91 05       	cpc	r25, r1
    1850:	09 f4       	brne	.+2      	; 0x1854 <DIO_enu_SetPinDirection+0x7c>
    1852:	a9 c0       	rjmp	.+338    	; 0x19a6 <DIO_enu_SetPinDirection+0x1ce>
    1854:	e1 c0       	rjmp	.+450    	; 0x1a18 <DIO_enu_SetPinDirection+0x240>
        {
        case DIO_U8_PORTA:
            switch (Copy_u8_PinDirection)
    1856:	8c 81       	ldd	r24, Y+4	; 0x04
    1858:	28 2f       	mov	r18, r24
    185a:	30 e0       	ldi	r19, 0x00	; 0
    185c:	3c 87       	std	Y+12, r19	; 0x0c
    185e:	2b 87       	std	Y+11, r18	; 0x0b
    1860:	8b 85       	ldd	r24, Y+11	; 0x0b
    1862:	9c 85       	ldd	r25, Y+12	; 0x0c
    1864:	00 97       	sbiw	r24, 0x00	; 0
    1866:	d1 f0       	breq	.+52     	; 0x189c <DIO_enu_SetPinDirection+0xc4>
    1868:	2b 85       	ldd	r18, Y+11	; 0x0b
    186a:	3c 85       	ldd	r19, Y+12	; 0x0c
    186c:	21 30       	cpi	r18, 0x01	; 1
    186e:	31 05       	cpc	r19, r1
    1870:	09 f0       	breq	.+2      	; 0x1874 <DIO_enu_SetPinDirection+0x9c>
    1872:	d2 c0       	rjmp	.+420    	; 0x1a18 <DIO_enu_SetPinDirection+0x240>
            {
                case DIO_U8_OUTPUT:SET_BIT(DIO_U8_DDRA_REG,Copy_u8_PinId); break;
    1874:	aa e3       	ldi	r26, 0x3A	; 58
    1876:	b0 e0       	ldi	r27, 0x00	; 0
    1878:	ea e3       	ldi	r30, 0x3A	; 58
    187a:	f0 e0       	ldi	r31, 0x00	; 0
    187c:	80 81       	ld	r24, Z
    187e:	48 2f       	mov	r20, r24
    1880:	8b 81       	ldd	r24, Y+3	; 0x03
    1882:	28 2f       	mov	r18, r24
    1884:	30 e0       	ldi	r19, 0x00	; 0
    1886:	81 e0       	ldi	r24, 0x01	; 1
    1888:	90 e0       	ldi	r25, 0x00	; 0
    188a:	02 2e       	mov	r0, r18
    188c:	02 c0       	rjmp	.+4      	; 0x1892 <DIO_enu_SetPinDirection+0xba>
    188e:	88 0f       	add	r24, r24
    1890:	99 1f       	adc	r25, r25
    1892:	0a 94       	dec	r0
    1894:	e2 f7       	brpl	.-8      	; 0x188e <DIO_enu_SetPinDirection+0xb6>
    1896:	84 2b       	or	r24, r20
    1898:	8c 93       	st	X, r24
    189a:	be c0       	rjmp	.+380    	; 0x1a18 <DIO_enu_SetPinDirection+0x240>
                case DIO_U8_INPUT: CLR_BIT(DIO_U8_DDRA_REG,Copy_u8_PinId); break; 
    189c:	aa e3       	ldi	r26, 0x3A	; 58
    189e:	b0 e0       	ldi	r27, 0x00	; 0
    18a0:	ea e3       	ldi	r30, 0x3A	; 58
    18a2:	f0 e0       	ldi	r31, 0x00	; 0
    18a4:	80 81       	ld	r24, Z
    18a6:	48 2f       	mov	r20, r24
    18a8:	8b 81       	ldd	r24, Y+3	; 0x03
    18aa:	28 2f       	mov	r18, r24
    18ac:	30 e0       	ldi	r19, 0x00	; 0
    18ae:	81 e0       	ldi	r24, 0x01	; 1
    18b0:	90 e0       	ldi	r25, 0x00	; 0
    18b2:	02 2e       	mov	r0, r18
    18b4:	02 c0       	rjmp	.+4      	; 0x18ba <DIO_enu_SetPinDirection+0xe2>
    18b6:	88 0f       	add	r24, r24
    18b8:	99 1f       	adc	r25, r25
    18ba:	0a 94       	dec	r0
    18bc:	e2 f7       	brpl	.-8      	; 0x18b6 <DIO_enu_SetPinDirection+0xde>
    18be:	80 95       	com	r24
    18c0:	84 23       	and	r24, r20
    18c2:	8c 93       	st	X, r24
    18c4:	a9 c0       	rjmp	.+338    	; 0x1a18 <DIO_enu_SetPinDirection+0x240>
            }
        break;
        case DIO_U8_PORTB:
            switch (Copy_u8_PinDirection)
    18c6:	8c 81       	ldd	r24, Y+4	; 0x04
    18c8:	28 2f       	mov	r18, r24
    18ca:	30 e0       	ldi	r19, 0x00	; 0
    18cc:	3a 87       	std	Y+10, r19	; 0x0a
    18ce:	29 87       	std	Y+9, r18	; 0x09
    18d0:	89 85       	ldd	r24, Y+9	; 0x09
    18d2:	9a 85       	ldd	r25, Y+10	; 0x0a
    18d4:	00 97       	sbiw	r24, 0x00	; 0
    18d6:	d1 f0       	breq	.+52     	; 0x190c <DIO_enu_SetPinDirection+0x134>
    18d8:	29 85       	ldd	r18, Y+9	; 0x09
    18da:	3a 85       	ldd	r19, Y+10	; 0x0a
    18dc:	21 30       	cpi	r18, 0x01	; 1
    18de:	31 05       	cpc	r19, r1
    18e0:	09 f0       	breq	.+2      	; 0x18e4 <DIO_enu_SetPinDirection+0x10c>
    18e2:	9a c0       	rjmp	.+308    	; 0x1a18 <DIO_enu_SetPinDirection+0x240>
            {
                case DIO_U8_OUTPUT:SET_BIT(DIO_U8_DDRB_REG,Copy_u8_PinId); break;
    18e4:	a7 e3       	ldi	r26, 0x37	; 55
    18e6:	b0 e0       	ldi	r27, 0x00	; 0
    18e8:	e7 e3       	ldi	r30, 0x37	; 55
    18ea:	f0 e0       	ldi	r31, 0x00	; 0
    18ec:	80 81       	ld	r24, Z
    18ee:	48 2f       	mov	r20, r24
    18f0:	8b 81       	ldd	r24, Y+3	; 0x03
    18f2:	28 2f       	mov	r18, r24
    18f4:	30 e0       	ldi	r19, 0x00	; 0
    18f6:	81 e0       	ldi	r24, 0x01	; 1
    18f8:	90 e0       	ldi	r25, 0x00	; 0
    18fa:	02 2e       	mov	r0, r18
    18fc:	02 c0       	rjmp	.+4      	; 0x1902 <DIO_enu_SetPinDirection+0x12a>
    18fe:	88 0f       	add	r24, r24
    1900:	99 1f       	adc	r25, r25
    1902:	0a 94       	dec	r0
    1904:	e2 f7       	brpl	.-8      	; 0x18fe <DIO_enu_SetPinDirection+0x126>
    1906:	84 2b       	or	r24, r20
    1908:	8c 93       	st	X, r24
    190a:	86 c0       	rjmp	.+268    	; 0x1a18 <DIO_enu_SetPinDirection+0x240>
                case DIO_U8_INPUT: CLR_BIT(DIO_U8_DDRB_REG,Copy_u8_PinId); break; 
    190c:	a7 e3       	ldi	r26, 0x37	; 55
    190e:	b0 e0       	ldi	r27, 0x00	; 0
    1910:	e7 e3       	ldi	r30, 0x37	; 55
    1912:	f0 e0       	ldi	r31, 0x00	; 0
    1914:	80 81       	ld	r24, Z
    1916:	48 2f       	mov	r20, r24
    1918:	8b 81       	ldd	r24, Y+3	; 0x03
    191a:	28 2f       	mov	r18, r24
    191c:	30 e0       	ldi	r19, 0x00	; 0
    191e:	81 e0       	ldi	r24, 0x01	; 1
    1920:	90 e0       	ldi	r25, 0x00	; 0
    1922:	02 2e       	mov	r0, r18
    1924:	02 c0       	rjmp	.+4      	; 0x192a <DIO_enu_SetPinDirection+0x152>
    1926:	88 0f       	add	r24, r24
    1928:	99 1f       	adc	r25, r25
    192a:	0a 94       	dec	r0
    192c:	e2 f7       	brpl	.-8      	; 0x1926 <DIO_enu_SetPinDirection+0x14e>
    192e:	80 95       	com	r24
    1930:	84 23       	and	r24, r20
    1932:	8c 93       	st	X, r24
    1934:	71 c0       	rjmp	.+226    	; 0x1a18 <DIO_enu_SetPinDirection+0x240>
            }
        break;
        case DIO_U8_PORTC:
            switch (Copy_u8_PinDirection)
    1936:	8c 81       	ldd	r24, Y+4	; 0x04
    1938:	28 2f       	mov	r18, r24
    193a:	30 e0       	ldi	r19, 0x00	; 0
    193c:	38 87       	std	Y+8, r19	; 0x08
    193e:	2f 83       	std	Y+7, r18	; 0x07
    1940:	8f 81       	ldd	r24, Y+7	; 0x07
    1942:	98 85       	ldd	r25, Y+8	; 0x08
    1944:	00 97       	sbiw	r24, 0x00	; 0
    1946:	d1 f0       	breq	.+52     	; 0x197c <DIO_enu_SetPinDirection+0x1a4>
    1948:	2f 81       	ldd	r18, Y+7	; 0x07
    194a:	38 85       	ldd	r19, Y+8	; 0x08
    194c:	21 30       	cpi	r18, 0x01	; 1
    194e:	31 05       	cpc	r19, r1
    1950:	09 f0       	breq	.+2      	; 0x1954 <DIO_enu_SetPinDirection+0x17c>
    1952:	62 c0       	rjmp	.+196    	; 0x1a18 <DIO_enu_SetPinDirection+0x240>
            {
                case DIO_U8_OUTPUT:SET_BIT(DIO_U8_DDRC_REG,Copy_u8_PinId); break;
    1954:	a4 e3       	ldi	r26, 0x34	; 52
    1956:	b0 e0       	ldi	r27, 0x00	; 0
    1958:	e4 e3       	ldi	r30, 0x34	; 52
    195a:	f0 e0       	ldi	r31, 0x00	; 0
    195c:	80 81       	ld	r24, Z
    195e:	48 2f       	mov	r20, r24
    1960:	8b 81       	ldd	r24, Y+3	; 0x03
    1962:	28 2f       	mov	r18, r24
    1964:	30 e0       	ldi	r19, 0x00	; 0
    1966:	81 e0       	ldi	r24, 0x01	; 1
    1968:	90 e0       	ldi	r25, 0x00	; 0
    196a:	02 2e       	mov	r0, r18
    196c:	02 c0       	rjmp	.+4      	; 0x1972 <DIO_enu_SetPinDirection+0x19a>
    196e:	88 0f       	add	r24, r24
    1970:	99 1f       	adc	r25, r25
    1972:	0a 94       	dec	r0
    1974:	e2 f7       	brpl	.-8      	; 0x196e <DIO_enu_SetPinDirection+0x196>
    1976:	84 2b       	or	r24, r20
    1978:	8c 93       	st	X, r24
    197a:	4e c0       	rjmp	.+156    	; 0x1a18 <DIO_enu_SetPinDirection+0x240>
                case DIO_U8_INPUT: CLR_BIT(DIO_U8_DDRC_REG,Copy_u8_PinId); break; 
    197c:	a4 e3       	ldi	r26, 0x34	; 52
    197e:	b0 e0       	ldi	r27, 0x00	; 0
    1980:	e4 e3       	ldi	r30, 0x34	; 52
    1982:	f0 e0       	ldi	r31, 0x00	; 0
    1984:	80 81       	ld	r24, Z
    1986:	48 2f       	mov	r20, r24
    1988:	8b 81       	ldd	r24, Y+3	; 0x03
    198a:	28 2f       	mov	r18, r24
    198c:	30 e0       	ldi	r19, 0x00	; 0
    198e:	81 e0       	ldi	r24, 0x01	; 1
    1990:	90 e0       	ldi	r25, 0x00	; 0
    1992:	02 2e       	mov	r0, r18
    1994:	02 c0       	rjmp	.+4      	; 0x199a <DIO_enu_SetPinDirection+0x1c2>
    1996:	88 0f       	add	r24, r24
    1998:	99 1f       	adc	r25, r25
    199a:	0a 94       	dec	r0
    199c:	e2 f7       	brpl	.-8      	; 0x1996 <DIO_enu_SetPinDirection+0x1be>
    199e:	80 95       	com	r24
    19a0:	84 23       	and	r24, r20
    19a2:	8c 93       	st	X, r24
    19a4:	39 c0       	rjmp	.+114    	; 0x1a18 <DIO_enu_SetPinDirection+0x240>
            } 
        break;
        case DIO_U8_PORTD:
            switch (Copy_u8_PinDirection)
    19a6:	8c 81       	ldd	r24, Y+4	; 0x04
    19a8:	28 2f       	mov	r18, r24
    19aa:	30 e0       	ldi	r19, 0x00	; 0
    19ac:	3e 83       	std	Y+6, r19	; 0x06
    19ae:	2d 83       	std	Y+5, r18	; 0x05
    19b0:	8d 81       	ldd	r24, Y+5	; 0x05
    19b2:	9e 81       	ldd	r25, Y+6	; 0x06
    19b4:	00 97       	sbiw	r24, 0x00	; 0
    19b6:	c9 f0       	breq	.+50     	; 0x19ea <DIO_enu_SetPinDirection+0x212>
    19b8:	2d 81       	ldd	r18, Y+5	; 0x05
    19ba:	3e 81       	ldd	r19, Y+6	; 0x06
    19bc:	21 30       	cpi	r18, 0x01	; 1
    19be:	31 05       	cpc	r19, r1
    19c0:	59 f5       	brne	.+86     	; 0x1a18 <DIO_enu_SetPinDirection+0x240>
            {
                case DIO_U8_OUTPUT:SET_BIT(DIO_U8_DDRD_REG,Copy_u8_PinId); break;
    19c2:	a1 e3       	ldi	r26, 0x31	; 49
    19c4:	b0 e0       	ldi	r27, 0x00	; 0
    19c6:	e1 e3       	ldi	r30, 0x31	; 49
    19c8:	f0 e0       	ldi	r31, 0x00	; 0
    19ca:	80 81       	ld	r24, Z
    19cc:	48 2f       	mov	r20, r24
    19ce:	8b 81       	ldd	r24, Y+3	; 0x03
    19d0:	28 2f       	mov	r18, r24
    19d2:	30 e0       	ldi	r19, 0x00	; 0
    19d4:	81 e0       	ldi	r24, 0x01	; 1
    19d6:	90 e0       	ldi	r25, 0x00	; 0
    19d8:	02 2e       	mov	r0, r18
    19da:	02 c0       	rjmp	.+4      	; 0x19e0 <DIO_enu_SetPinDirection+0x208>
    19dc:	88 0f       	add	r24, r24
    19de:	99 1f       	adc	r25, r25
    19e0:	0a 94       	dec	r0
    19e2:	e2 f7       	brpl	.-8      	; 0x19dc <DIO_enu_SetPinDirection+0x204>
    19e4:	84 2b       	or	r24, r20
    19e6:	8c 93       	st	X, r24
    19e8:	17 c0       	rjmp	.+46     	; 0x1a18 <DIO_enu_SetPinDirection+0x240>
                case DIO_U8_INPUT: CLR_BIT(DIO_U8_DDRD_REG,Copy_u8_PinId); break; 
    19ea:	a1 e3       	ldi	r26, 0x31	; 49
    19ec:	b0 e0       	ldi	r27, 0x00	; 0
    19ee:	e1 e3       	ldi	r30, 0x31	; 49
    19f0:	f0 e0       	ldi	r31, 0x00	; 0
    19f2:	80 81       	ld	r24, Z
    19f4:	48 2f       	mov	r20, r24
    19f6:	8b 81       	ldd	r24, Y+3	; 0x03
    19f8:	28 2f       	mov	r18, r24
    19fa:	30 e0       	ldi	r19, 0x00	; 0
    19fc:	81 e0       	ldi	r24, 0x01	; 1
    19fe:	90 e0       	ldi	r25, 0x00	; 0
    1a00:	02 2e       	mov	r0, r18
    1a02:	02 c0       	rjmp	.+4      	; 0x1a08 <DIO_enu_SetPinDirection+0x230>
    1a04:	88 0f       	add	r24, r24
    1a06:	99 1f       	adc	r25, r25
    1a08:	0a 94       	dec	r0
    1a0a:	e2 f7       	brpl	.-8      	; 0x1a04 <DIO_enu_SetPinDirection+0x22c>
    1a0c:	80 95       	com	r24
    1a0e:	84 23       	and	r24, r20
    1a10:	8c 93       	st	X, r24
    1a12:	02 c0       	rjmp	.+4      	; 0x1a18 <DIO_enu_SetPinDirection+0x240>
        break;
        }
    }
    else
    {
        Local_u8_ErrorState = SATE_NOT_OK;
    1a14:	81 e0       	ldi	r24, 0x01	; 1
    1a16:	89 83       	std	Y+1, r24	; 0x01
    }
    return Local_u8_ErrorState;
    1a18:	89 81       	ldd	r24, Y+1	; 0x01
}
    1a1a:	2e 96       	adiw	r28, 0x0e	; 14
    1a1c:	0f b6       	in	r0, 0x3f	; 63
    1a1e:	f8 94       	cli
    1a20:	de bf       	out	0x3e, r29	; 62
    1a22:	0f be       	out	0x3f, r0	; 63
    1a24:	cd bf       	out	0x3d, r28	; 61
    1a26:	cf 91       	pop	r28
    1a28:	df 91       	pop	r29
    1a2a:	08 95       	ret

00001a2c <DIO_enu_SetPinValue>:

ES_t DIO_enu_SetPinValue(u8 Copy_u8_PortId, u8 Copy_u8_PinId,u8 Copy_u8_PinValue){
    1a2c:	df 93       	push	r29
    1a2e:	cf 93       	push	r28
    1a30:	cd b7       	in	r28, 0x3d	; 61
    1a32:	de b7       	in	r29, 0x3e	; 62
    1a34:	2e 97       	sbiw	r28, 0x0e	; 14
    1a36:	0f b6       	in	r0, 0x3f	; 63
    1a38:	f8 94       	cli
    1a3a:	de bf       	out	0x3e, r29	; 62
    1a3c:	0f be       	out	0x3f, r0	; 63
    1a3e:	cd bf       	out	0x3d, r28	; 61
    1a40:	8a 83       	std	Y+2, r24	; 0x02
    1a42:	6b 83       	std	Y+3, r22	; 0x03
    1a44:	4c 83       	std	Y+4, r20	; 0x04
    u8 Local_u8_ErrorState = SATE_OK;
    1a46:	19 82       	std	Y+1, r1	; 0x01
    if((Copy_u8_PortId <= DIO_U8_PORTD) && (Copy_u8_PinId <= DIO_U8_PIN7) && ((Copy_u8_PinValue == DIO_U8_HIGH)||(Copy_u8_PinValue == DIO_U8_LOW))){
    1a48:	8a 81       	ldd	r24, Y+2	; 0x02
    1a4a:	84 30       	cpi	r24, 0x04	; 4
    1a4c:	08 f0       	brcs	.+2      	; 0x1a50 <DIO_enu_SetPinValue+0x24>
    1a4e:	0c c1       	rjmp	.+536    	; 0x1c68 <DIO_enu_SetPinValue+0x23c>
    1a50:	8b 81       	ldd	r24, Y+3	; 0x03
    1a52:	88 30       	cpi	r24, 0x08	; 8
    1a54:	08 f0       	brcs	.+2      	; 0x1a58 <DIO_enu_SetPinValue+0x2c>
    1a56:	08 c1       	rjmp	.+528    	; 0x1c68 <DIO_enu_SetPinValue+0x23c>
    1a58:	8c 81       	ldd	r24, Y+4	; 0x04
    1a5a:	81 30       	cpi	r24, 0x01	; 1
    1a5c:	21 f0       	breq	.+8      	; 0x1a66 <DIO_enu_SetPinValue+0x3a>
    1a5e:	8c 81       	ldd	r24, Y+4	; 0x04
    1a60:	88 23       	and	r24, r24
    1a62:	09 f0       	breq	.+2      	; 0x1a66 <DIO_enu_SetPinValue+0x3a>
    1a64:	01 c1       	rjmp	.+514    	; 0x1c68 <DIO_enu_SetPinValue+0x23c>
        switch (Copy_u8_PortId)
    1a66:	8a 81       	ldd	r24, Y+2	; 0x02
    1a68:	28 2f       	mov	r18, r24
    1a6a:	30 e0       	ldi	r19, 0x00	; 0
    1a6c:	3e 87       	std	Y+14, r19	; 0x0e
    1a6e:	2d 87       	std	Y+13, r18	; 0x0d
    1a70:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a72:	9e 85       	ldd	r25, Y+14	; 0x0e
    1a74:	81 30       	cpi	r24, 0x01	; 1
    1a76:	91 05       	cpc	r25, r1
    1a78:	09 f4       	brne	.+2      	; 0x1a7c <DIO_enu_SetPinValue+0x50>
    1a7a:	4f c0       	rjmp	.+158    	; 0x1b1a <DIO_enu_SetPinValue+0xee>
    1a7c:	2d 85       	ldd	r18, Y+13	; 0x0d
    1a7e:	3e 85       	ldd	r19, Y+14	; 0x0e
    1a80:	22 30       	cpi	r18, 0x02	; 2
    1a82:	31 05       	cpc	r19, r1
    1a84:	2c f4       	brge	.+10     	; 0x1a90 <DIO_enu_SetPinValue+0x64>
    1a86:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a88:	9e 85       	ldd	r25, Y+14	; 0x0e
    1a8a:	00 97       	sbiw	r24, 0x00	; 0
    1a8c:	71 f0       	breq	.+28     	; 0x1aaa <DIO_enu_SetPinValue+0x7e>
    1a8e:	ee c0       	rjmp	.+476    	; 0x1c6c <DIO_enu_SetPinValue+0x240>
    1a90:	2d 85       	ldd	r18, Y+13	; 0x0d
    1a92:	3e 85       	ldd	r19, Y+14	; 0x0e
    1a94:	22 30       	cpi	r18, 0x02	; 2
    1a96:	31 05       	cpc	r19, r1
    1a98:	09 f4       	brne	.+2      	; 0x1a9c <DIO_enu_SetPinValue+0x70>
    1a9a:	77 c0       	rjmp	.+238    	; 0x1b8a <DIO_enu_SetPinValue+0x15e>
    1a9c:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a9e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1aa0:	83 30       	cpi	r24, 0x03	; 3
    1aa2:	91 05       	cpc	r25, r1
    1aa4:	09 f4       	brne	.+2      	; 0x1aa8 <DIO_enu_SetPinValue+0x7c>
    1aa6:	a9 c0       	rjmp	.+338    	; 0x1bfa <DIO_enu_SetPinValue+0x1ce>
    1aa8:	e1 c0       	rjmp	.+450    	; 0x1c6c <DIO_enu_SetPinValue+0x240>
        {
        case DIO_U8_PORTA:
            switch (Copy_u8_PinValue)
    1aaa:	8c 81       	ldd	r24, Y+4	; 0x04
    1aac:	28 2f       	mov	r18, r24
    1aae:	30 e0       	ldi	r19, 0x00	; 0
    1ab0:	3c 87       	std	Y+12, r19	; 0x0c
    1ab2:	2b 87       	std	Y+11, r18	; 0x0b
    1ab4:	8b 85       	ldd	r24, Y+11	; 0x0b
    1ab6:	9c 85       	ldd	r25, Y+12	; 0x0c
    1ab8:	00 97       	sbiw	r24, 0x00	; 0
    1aba:	d1 f0       	breq	.+52     	; 0x1af0 <DIO_enu_SetPinValue+0xc4>
    1abc:	2b 85       	ldd	r18, Y+11	; 0x0b
    1abe:	3c 85       	ldd	r19, Y+12	; 0x0c
    1ac0:	21 30       	cpi	r18, 0x01	; 1
    1ac2:	31 05       	cpc	r19, r1
    1ac4:	09 f0       	breq	.+2      	; 0x1ac8 <DIO_enu_SetPinValue+0x9c>
    1ac6:	d2 c0       	rjmp	.+420    	; 0x1c6c <DIO_enu_SetPinValue+0x240>
            {
                case DIO_U8_HIGH:SET_BIT(DIO_U8_PORTA_REG,Copy_u8_PinId); break;
    1ac8:	ab e3       	ldi	r26, 0x3B	; 59
    1aca:	b0 e0       	ldi	r27, 0x00	; 0
    1acc:	eb e3       	ldi	r30, 0x3B	; 59
    1ace:	f0 e0       	ldi	r31, 0x00	; 0
    1ad0:	80 81       	ld	r24, Z
    1ad2:	48 2f       	mov	r20, r24
    1ad4:	8b 81       	ldd	r24, Y+3	; 0x03
    1ad6:	28 2f       	mov	r18, r24
    1ad8:	30 e0       	ldi	r19, 0x00	; 0
    1ada:	81 e0       	ldi	r24, 0x01	; 1
    1adc:	90 e0       	ldi	r25, 0x00	; 0
    1ade:	02 2e       	mov	r0, r18
    1ae0:	02 c0       	rjmp	.+4      	; 0x1ae6 <DIO_enu_SetPinValue+0xba>
    1ae2:	88 0f       	add	r24, r24
    1ae4:	99 1f       	adc	r25, r25
    1ae6:	0a 94       	dec	r0
    1ae8:	e2 f7       	brpl	.-8      	; 0x1ae2 <DIO_enu_SetPinValue+0xb6>
    1aea:	84 2b       	or	r24, r20
    1aec:	8c 93       	st	X, r24
    1aee:	be c0       	rjmp	.+380    	; 0x1c6c <DIO_enu_SetPinValue+0x240>
                case DIO_U8_LOW: CLR_BIT(DIO_U8_PORTA_REG,Copy_u8_PinId); break; 
    1af0:	ab e3       	ldi	r26, 0x3B	; 59
    1af2:	b0 e0       	ldi	r27, 0x00	; 0
    1af4:	eb e3       	ldi	r30, 0x3B	; 59
    1af6:	f0 e0       	ldi	r31, 0x00	; 0
    1af8:	80 81       	ld	r24, Z
    1afa:	48 2f       	mov	r20, r24
    1afc:	8b 81       	ldd	r24, Y+3	; 0x03
    1afe:	28 2f       	mov	r18, r24
    1b00:	30 e0       	ldi	r19, 0x00	; 0
    1b02:	81 e0       	ldi	r24, 0x01	; 1
    1b04:	90 e0       	ldi	r25, 0x00	; 0
    1b06:	02 2e       	mov	r0, r18
    1b08:	02 c0       	rjmp	.+4      	; 0x1b0e <DIO_enu_SetPinValue+0xe2>
    1b0a:	88 0f       	add	r24, r24
    1b0c:	99 1f       	adc	r25, r25
    1b0e:	0a 94       	dec	r0
    1b10:	e2 f7       	brpl	.-8      	; 0x1b0a <DIO_enu_SetPinValue+0xde>
    1b12:	80 95       	com	r24
    1b14:	84 23       	and	r24, r20
    1b16:	8c 93       	st	X, r24
    1b18:	a9 c0       	rjmp	.+338    	; 0x1c6c <DIO_enu_SetPinValue+0x240>
            }
        break;
        case DIO_U8_PORTB:
            switch (Copy_u8_PinValue)
    1b1a:	8c 81       	ldd	r24, Y+4	; 0x04
    1b1c:	28 2f       	mov	r18, r24
    1b1e:	30 e0       	ldi	r19, 0x00	; 0
    1b20:	3a 87       	std	Y+10, r19	; 0x0a
    1b22:	29 87       	std	Y+9, r18	; 0x09
    1b24:	89 85       	ldd	r24, Y+9	; 0x09
    1b26:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b28:	00 97       	sbiw	r24, 0x00	; 0
    1b2a:	d1 f0       	breq	.+52     	; 0x1b60 <DIO_enu_SetPinValue+0x134>
    1b2c:	29 85       	ldd	r18, Y+9	; 0x09
    1b2e:	3a 85       	ldd	r19, Y+10	; 0x0a
    1b30:	21 30       	cpi	r18, 0x01	; 1
    1b32:	31 05       	cpc	r19, r1
    1b34:	09 f0       	breq	.+2      	; 0x1b38 <DIO_enu_SetPinValue+0x10c>
    1b36:	9a c0       	rjmp	.+308    	; 0x1c6c <DIO_enu_SetPinValue+0x240>
            {
                case DIO_U8_HIGH:SET_BIT(DIO_U8_PORTB_REG,Copy_u8_PinId); break;
    1b38:	a8 e3       	ldi	r26, 0x38	; 56
    1b3a:	b0 e0       	ldi	r27, 0x00	; 0
    1b3c:	e8 e3       	ldi	r30, 0x38	; 56
    1b3e:	f0 e0       	ldi	r31, 0x00	; 0
    1b40:	80 81       	ld	r24, Z
    1b42:	48 2f       	mov	r20, r24
    1b44:	8b 81       	ldd	r24, Y+3	; 0x03
    1b46:	28 2f       	mov	r18, r24
    1b48:	30 e0       	ldi	r19, 0x00	; 0
    1b4a:	81 e0       	ldi	r24, 0x01	; 1
    1b4c:	90 e0       	ldi	r25, 0x00	; 0
    1b4e:	02 2e       	mov	r0, r18
    1b50:	02 c0       	rjmp	.+4      	; 0x1b56 <DIO_enu_SetPinValue+0x12a>
    1b52:	88 0f       	add	r24, r24
    1b54:	99 1f       	adc	r25, r25
    1b56:	0a 94       	dec	r0
    1b58:	e2 f7       	brpl	.-8      	; 0x1b52 <DIO_enu_SetPinValue+0x126>
    1b5a:	84 2b       	or	r24, r20
    1b5c:	8c 93       	st	X, r24
    1b5e:	86 c0       	rjmp	.+268    	; 0x1c6c <DIO_enu_SetPinValue+0x240>
                case DIO_U8_LOW: CLR_BIT(DIO_U8_PORTB_REG,Copy_u8_PinId); break; 
    1b60:	a8 e3       	ldi	r26, 0x38	; 56
    1b62:	b0 e0       	ldi	r27, 0x00	; 0
    1b64:	e8 e3       	ldi	r30, 0x38	; 56
    1b66:	f0 e0       	ldi	r31, 0x00	; 0
    1b68:	80 81       	ld	r24, Z
    1b6a:	48 2f       	mov	r20, r24
    1b6c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b6e:	28 2f       	mov	r18, r24
    1b70:	30 e0       	ldi	r19, 0x00	; 0
    1b72:	81 e0       	ldi	r24, 0x01	; 1
    1b74:	90 e0       	ldi	r25, 0x00	; 0
    1b76:	02 2e       	mov	r0, r18
    1b78:	02 c0       	rjmp	.+4      	; 0x1b7e <DIO_enu_SetPinValue+0x152>
    1b7a:	88 0f       	add	r24, r24
    1b7c:	99 1f       	adc	r25, r25
    1b7e:	0a 94       	dec	r0
    1b80:	e2 f7       	brpl	.-8      	; 0x1b7a <DIO_enu_SetPinValue+0x14e>
    1b82:	80 95       	com	r24
    1b84:	84 23       	and	r24, r20
    1b86:	8c 93       	st	X, r24
    1b88:	71 c0       	rjmp	.+226    	; 0x1c6c <DIO_enu_SetPinValue+0x240>
            }
        break;
        case DIO_U8_PORTC:
            switch (Copy_u8_PinValue)
    1b8a:	8c 81       	ldd	r24, Y+4	; 0x04
    1b8c:	28 2f       	mov	r18, r24
    1b8e:	30 e0       	ldi	r19, 0x00	; 0
    1b90:	38 87       	std	Y+8, r19	; 0x08
    1b92:	2f 83       	std	Y+7, r18	; 0x07
    1b94:	8f 81       	ldd	r24, Y+7	; 0x07
    1b96:	98 85       	ldd	r25, Y+8	; 0x08
    1b98:	00 97       	sbiw	r24, 0x00	; 0
    1b9a:	d1 f0       	breq	.+52     	; 0x1bd0 <DIO_enu_SetPinValue+0x1a4>
    1b9c:	2f 81       	ldd	r18, Y+7	; 0x07
    1b9e:	38 85       	ldd	r19, Y+8	; 0x08
    1ba0:	21 30       	cpi	r18, 0x01	; 1
    1ba2:	31 05       	cpc	r19, r1
    1ba4:	09 f0       	breq	.+2      	; 0x1ba8 <DIO_enu_SetPinValue+0x17c>
    1ba6:	62 c0       	rjmp	.+196    	; 0x1c6c <DIO_enu_SetPinValue+0x240>
            {
                case DIO_U8_HIGH:SET_BIT(DIO_U8_PORTC_REG,Copy_u8_PinId); break;
    1ba8:	a5 e3       	ldi	r26, 0x35	; 53
    1baa:	b0 e0       	ldi	r27, 0x00	; 0
    1bac:	e5 e3       	ldi	r30, 0x35	; 53
    1bae:	f0 e0       	ldi	r31, 0x00	; 0
    1bb0:	80 81       	ld	r24, Z
    1bb2:	48 2f       	mov	r20, r24
    1bb4:	8b 81       	ldd	r24, Y+3	; 0x03
    1bb6:	28 2f       	mov	r18, r24
    1bb8:	30 e0       	ldi	r19, 0x00	; 0
    1bba:	81 e0       	ldi	r24, 0x01	; 1
    1bbc:	90 e0       	ldi	r25, 0x00	; 0
    1bbe:	02 2e       	mov	r0, r18
    1bc0:	02 c0       	rjmp	.+4      	; 0x1bc6 <DIO_enu_SetPinValue+0x19a>
    1bc2:	88 0f       	add	r24, r24
    1bc4:	99 1f       	adc	r25, r25
    1bc6:	0a 94       	dec	r0
    1bc8:	e2 f7       	brpl	.-8      	; 0x1bc2 <DIO_enu_SetPinValue+0x196>
    1bca:	84 2b       	or	r24, r20
    1bcc:	8c 93       	st	X, r24
    1bce:	4e c0       	rjmp	.+156    	; 0x1c6c <DIO_enu_SetPinValue+0x240>
                case DIO_U8_LOW: CLR_BIT(DIO_U8_PORTC_REG,Copy_u8_PinId); break; 
    1bd0:	a5 e3       	ldi	r26, 0x35	; 53
    1bd2:	b0 e0       	ldi	r27, 0x00	; 0
    1bd4:	e5 e3       	ldi	r30, 0x35	; 53
    1bd6:	f0 e0       	ldi	r31, 0x00	; 0
    1bd8:	80 81       	ld	r24, Z
    1bda:	48 2f       	mov	r20, r24
    1bdc:	8b 81       	ldd	r24, Y+3	; 0x03
    1bde:	28 2f       	mov	r18, r24
    1be0:	30 e0       	ldi	r19, 0x00	; 0
    1be2:	81 e0       	ldi	r24, 0x01	; 1
    1be4:	90 e0       	ldi	r25, 0x00	; 0
    1be6:	02 2e       	mov	r0, r18
    1be8:	02 c0       	rjmp	.+4      	; 0x1bee <DIO_enu_SetPinValue+0x1c2>
    1bea:	88 0f       	add	r24, r24
    1bec:	99 1f       	adc	r25, r25
    1bee:	0a 94       	dec	r0
    1bf0:	e2 f7       	brpl	.-8      	; 0x1bea <DIO_enu_SetPinValue+0x1be>
    1bf2:	80 95       	com	r24
    1bf4:	84 23       	and	r24, r20
    1bf6:	8c 93       	st	X, r24
    1bf8:	39 c0       	rjmp	.+114    	; 0x1c6c <DIO_enu_SetPinValue+0x240>
            } 
        break;
        case DIO_U8_PORTD:
            switch (Copy_u8_PinValue)
    1bfa:	8c 81       	ldd	r24, Y+4	; 0x04
    1bfc:	28 2f       	mov	r18, r24
    1bfe:	30 e0       	ldi	r19, 0x00	; 0
    1c00:	3e 83       	std	Y+6, r19	; 0x06
    1c02:	2d 83       	std	Y+5, r18	; 0x05
    1c04:	8d 81       	ldd	r24, Y+5	; 0x05
    1c06:	9e 81       	ldd	r25, Y+6	; 0x06
    1c08:	00 97       	sbiw	r24, 0x00	; 0
    1c0a:	c9 f0       	breq	.+50     	; 0x1c3e <DIO_enu_SetPinValue+0x212>
    1c0c:	2d 81       	ldd	r18, Y+5	; 0x05
    1c0e:	3e 81       	ldd	r19, Y+6	; 0x06
    1c10:	21 30       	cpi	r18, 0x01	; 1
    1c12:	31 05       	cpc	r19, r1
    1c14:	59 f5       	brne	.+86     	; 0x1c6c <DIO_enu_SetPinValue+0x240>
            {
                case DIO_U8_HIGH:SET_BIT(DIO_U8_PORTD_REG,Copy_u8_PinId); break;
    1c16:	a2 e3       	ldi	r26, 0x32	; 50
    1c18:	b0 e0       	ldi	r27, 0x00	; 0
    1c1a:	e2 e3       	ldi	r30, 0x32	; 50
    1c1c:	f0 e0       	ldi	r31, 0x00	; 0
    1c1e:	80 81       	ld	r24, Z
    1c20:	48 2f       	mov	r20, r24
    1c22:	8b 81       	ldd	r24, Y+3	; 0x03
    1c24:	28 2f       	mov	r18, r24
    1c26:	30 e0       	ldi	r19, 0x00	; 0
    1c28:	81 e0       	ldi	r24, 0x01	; 1
    1c2a:	90 e0       	ldi	r25, 0x00	; 0
    1c2c:	02 2e       	mov	r0, r18
    1c2e:	02 c0       	rjmp	.+4      	; 0x1c34 <DIO_enu_SetPinValue+0x208>
    1c30:	88 0f       	add	r24, r24
    1c32:	99 1f       	adc	r25, r25
    1c34:	0a 94       	dec	r0
    1c36:	e2 f7       	brpl	.-8      	; 0x1c30 <DIO_enu_SetPinValue+0x204>
    1c38:	84 2b       	or	r24, r20
    1c3a:	8c 93       	st	X, r24
    1c3c:	17 c0       	rjmp	.+46     	; 0x1c6c <DIO_enu_SetPinValue+0x240>
                case DIO_U8_LOW: CLR_BIT(DIO_U8_PORTD_REG,Copy_u8_PinId); break; 
    1c3e:	a2 e3       	ldi	r26, 0x32	; 50
    1c40:	b0 e0       	ldi	r27, 0x00	; 0
    1c42:	e2 e3       	ldi	r30, 0x32	; 50
    1c44:	f0 e0       	ldi	r31, 0x00	; 0
    1c46:	80 81       	ld	r24, Z
    1c48:	48 2f       	mov	r20, r24
    1c4a:	8b 81       	ldd	r24, Y+3	; 0x03
    1c4c:	28 2f       	mov	r18, r24
    1c4e:	30 e0       	ldi	r19, 0x00	; 0
    1c50:	81 e0       	ldi	r24, 0x01	; 1
    1c52:	90 e0       	ldi	r25, 0x00	; 0
    1c54:	02 2e       	mov	r0, r18
    1c56:	02 c0       	rjmp	.+4      	; 0x1c5c <DIO_enu_SetPinValue+0x230>
    1c58:	88 0f       	add	r24, r24
    1c5a:	99 1f       	adc	r25, r25
    1c5c:	0a 94       	dec	r0
    1c5e:	e2 f7       	brpl	.-8      	; 0x1c58 <DIO_enu_SetPinValue+0x22c>
    1c60:	80 95       	com	r24
    1c62:	84 23       	and	r24, r20
    1c64:	8c 93       	st	X, r24
    1c66:	02 c0       	rjmp	.+4      	; 0x1c6c <DIO_enu_SetPinValue+0x240>
        break;
        }
    }
    else
    {
        Local_u8_ErrorState = SATE_NOT_OK;
    1c68:	81 e0       	ldi	r24, 0x01	; 1
    1c6a:	89 83       	std	Y+1, r24	; 0x01
    }
    return Local_u8_ErrorState;
    1c6c:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c6e:	2e 96       	adiw	r28, 0x0e	; 14
    1c70:	0f b6       	in	r0, 0x3f	; 63
    1c72:	f8 94       	cli
    1c74:	de bf       	out	0x3e, r29	; 62
    1c76:	0f be       	out	0x3f, r0	; 63
    1c78:	cd bf       	out	0x3d, r28	; 61
    1c7a:	cf 91       	pop	r28
    1c7c:	df 91       	pop	r29
    1c7e:	08 95       	ret

00001c80 <DIO_enu_GetPinValue>:

ES_t DIO_enu_GetPinValue(u8 Copy_u8_PortId, u8 Copy_u8_PinId,u8 * Copy_pu8_ReturnPinValue){
    1c80:	df 93       	push	r29
    1c82:	cf 93       	push	r28
    1c84:	cd b7       	in	r28, 0x3d	; 61
    1c86:	de b7       	in	r29, 0x3e	; 62
    1c88:	28 97       	sbiw	r28, 0x08	; 8
    1c8a:	0f b6       	in	r0, 0x3f	; 63
    1c8c:	f8 94       	cli
    1c8e:	de bf       	out	0x3e, r29	; 62
    1c90:	0f be       	out	0x3f, r0	; 63
    1c92:	cd bf       	out	0x3d, r28	; 61
    1c94:	8b 83       	std	Y+3, r24	; 0x03
    1c96:	6c 83       	std	Y+4, r22	; 0x04
    1c98:	5e 83       	std	Y+6, r21	; 0x06
    1c9a:	4d 83       	std	Y+5, r20	; 0x05
    u8 Local_u8_ErrorState = SATE_OK;
    1c9c:	1a 82       	std	Y+2, r1	; 0x02
    u8 Local_u8_PinValue ;
    if((Copy_u8_PortId <= DIO_U8_PORTD) && (Copy_u8_PinId <= DIO_U8_PIN7) && (Copy_pu8_ReturnPinValue != NULL))
    1c9e:	8b 81       	ldd	r24, Y+3	; 0x03
    1ca0:	84 30       	cpi	r24, 0x04	; 4
    1ca2:	08 f0       	brcs	.+2      	; 0x1ca6 <DIO_enu_GetPinValue+0x26>
    1ca4:	9f c0       	rjmp	.+318    	; 0x1de4 <DIO_enu_GetPinValue+0x164>
    1ca6:	8c 81       	ldd	r24, Y+4	; 0x04
    1ca8:	88 30       	cpi	r24, 0x08	; 8
    1caa:	08 f0       	brcs	.+2      	; 0x1cae <DIO_enu_GetPinValue+0x2e>
    1cac:	9b c0       	rjmp	.+310    	; 0x1de4 <DIO_enu_GetPinValue+0x164>
    1cae:	8d 81       	ldd	r24, Y+5	; 0x05
    1cb0:	9e 81       	ldd	r25, Y+6	; 0x06
    1cb2:	00 97       	sbiw	r24, 0x00	; 0
    1cb4:	09 f4       	brne	.+2      	; 0x1cb8 <DIO_enu_GetPinValue+0x38>
    1cb6:	96 c0       	rjmp	.+300    	; 0x1de4 <DIO_enu_GetPinValue+0x164>
    {
        switch (Copy_u8_PortId)
    1cb8:	8b 81       	ldd	r24, Y+3	; 0x03
    1cba:	28 2f       	mov	r18, r24
    1cbc:	30 e0       	ldi	r19, 0x00	; 0
    1cbe:	38 87       	std	Y+8, r19	; 0x08
    1cc0:	2f 83       	std	Y+7, r18	; 0x07
    1cc2:	4f 81       	ldd	r20, Y+7	; 0x07
    1cc4:	58 85       	ldd	r21, Y+8	; 0x08
    1cc6:	41 30       	cpi	r20, 0x01	; 1
    1cc8:	51 05       	cpc	r21, r1
    1cca:	a9 f1       	breq	.+106    	; 0x1d36 <DIO_enu_GetPinValue+0xb6>
    1ccc:	8f 81       	ldd	r24, Y+7	; 0x07
    1cce:	98 85       	ldd	r25, Y+8	; 0x08
    1cd0:	82 30       	cpi	r24, 0x02	; 2
    1cd2:	91 05       	cpc	r25, r1
    1cd4:	34 f4       	brge	.+12     	; 0x1ce2 <DIO_enu_GetPinValue+0x62>
    1cd6:	2f 81       	ldd	r18, Y+7	; 0x07
    1cd8:	38 85       	ldd	r19, Y+8	; 0x08
    1cda:	21 15       	cp	r18, r1
    1cdc:	31 05       	cpc	r19, r1
    1cde:	71 f0       	breq	.+28     	; 0x1cfc <DIO_enu_GetPinValue+0x7c>
    1ce0:	83 c0       	rjmp	.+262    	; 0x1de8 <DIO_enu_GetPinValue+0x168>
    1ce2:	4f 81       	ldd	r20, Y+7	; 0x07
    1ce4:	58 85       	ldd	r21, Y+8	; 0x08
    1ce6:	42 30       	cpi	r20, 0x02	; 2
    1ce8:	51 05       	cpc	r21, r1
    1cea:	09 f4       	brne	.+2      	; 0x1cee <DIO_enu_GetPinValue+0x6e>
    1cec:	41 c0       	rjmp	.+130    	; 0x1d70 <DIO_enu_GetPinValue+0xf0>
    1cee:	8f 81       	ldd	r24, Y+7	; 0x07
    1cf0:	98 85       	ldd	r25, Y+8	; 0x08
    1cf2:	83 30       	cpi	r24, 0x03	; 3
    1cf4:	91 05       	cpc	r25, r1
    1cf6:	09 f4       	brne	.+2      	; 0x1cfa <DIO_enu_GetPinValue+0x7a>
    1cf8:	58 c0       	rjmp	.+176    	; 0x1daa <DIO_enu_GetPinValue+0x12a>
    1cfa:	76 c0       	rjmp	.+236    	; 0x1de8 <DIO_enu_GetPinValue+0x168>
        {
            case DIO_U8_PORTA:Local_u8_PinValue = GET_BIT(DIO_U8_PINA_REG,Copy_u8_PinId);
    1cfc:	e9 e3       	ldi	r30, 0x39	; 57
    1cfe:	f0 e0       	ldi	r31, 0x00	; 0
    1d00:	80 81       	ld	r24, Z
    1d02:	28 2f       	mov	r18, r24
    1d04:	30 e0       	ldi	r19, 0x00	; 0
    1d06:	8c 81       	ldd	r24, Y+4	; 0x04
    1d08:	88 2f       	mov	r24, r24
    1d0a:	90 e0       	ldi	r25, 0x00	; 0
    1d0c:	a9 01       	movw	r20, r18
    1d0e:	02 c0       	rjmp	.+4      	; 0x1d14 <DIO_enu_GetPinValue+0x94>
    1d10:	55 95       	asr	r21
    1d12:	47 95       	ror	r20
    1d14:	8a 95       	dec	r24
    1d16:	e2 f7       	brpl	.-8      	; 0x1d10 <DIO_enu_GetPinValue+0x90>
    1d18:	ca 01       	movw	r24, r20
    1d1a:	81 70       	andi	r24, 0x01	; 1
    1d1c:	89 83       	std	Y+1, r24	; 0x01
            if(Local_u8_PinValue == DIO_U8_LOW) {*Copy_pu8_ReturnPinValue = DIO_U8_LOW;}
    1d1e:	89 81       	ldd	r24, Y+1	; 0x01
    1d20:	88 23       	and	r24, r24
    1d22:	21 f4       	brne	.+8      	; 0x1d2c <DIO_enu_GetPinValue+0xac>
    1d24:	ed 81       	ldd	r30, Y+5	; 0x05
    1d26:	fe 81       	ldd	r31, Y+6	; 0x06
    1d28:	10 82       	st	Z, r1
    1d2a:	5e c0       	rjmp	.+188    	; 0x1de8 <DIO_enu_GetPinValue+0x168>
            else {*Copy_pu8_ReturnPinValue = DIO_U8_HIGH;}
    1d2c:	ed 81       	ldd	r30, Y+5	; 0x05
    1d2e:	fe 81       	ldd	r31, Y+6	; 0x06
    1d30:	81 e0       	ldi	r24, 0x01	; 1
    1d32:	80 83       	st	Z, r24
    1d34:	59 c0       	rjmp	.+178    	; 0x1de8 <DIO_enu_GetPinValue+0x168>
            break;
            case DIO_U8_PORTB:Local_u8_PinValue = GET_BIT(DIO_U8_PORTB_REG,Copy_u8_PinId);
    1d36:	e8 e3       	ldi	r30, 0x38	; 56
    1d38:	f0 e0       	ldi	r31, 0x00	; 0
    1d3a:	80 81       	ld	r24, Z
    1d3c:	28 2f       	mov	r18, r24
    1d3e:	30 e0       	ldi	r19, 0x00	; 0
    1d40:	8c 81       	ldd	r24, Y+4	; 0x04
    1d42:	88 2f       	mov	r24, r24
    1d44:	90 e0       	ldi	r25, 0x00	; 0
    1d46:	a9 01       	movw	r20, r18
    1d48:	02 c0       	rjmp	.+4      	; 0x1d4e <DIO_enu_GetPinValue+0xce>
    1d4a:	55 95       	asr	r21
    1d4c:	47 95       	ror	r20
    1d4e:	8a 95       	dec	r24
    1d50:	e2 f7       	brpl	.-8      	; 0x1d4a <DIO_enu_GetPinValue+0xca>
    1d52:	ca 01       	movw	r24, r20
    1d54:	81 70       	andi	r24, 0x01	; 1
    1d56:	89 83       	std	Y+1, r24	; 0x01
            if(Local_u8_PinValue == DIO_U8_LOW) {*Copy_pu8_ReturnPinValue = DIO_U8_LOW;}
    1d58:	89 81       	ldd	r24, Y+1	; 0x01
    1d5a:	88 23       	and	r24, r24
    1d5c:	21 f4       	brne	.+8      	; 0x1d66 <DIO_enu_GetPinValue+0xe6>
    1d5e:	ed 81       	ldd	r30, Y+5	; 0x05
    1d60:	fe 81       	ldd	r31, Y+6	; 0x06
    1d62:	10 82       	st	Z, r1
    1d64:	41 c0       	rjmp	.+130    	; 0x1de8 <DIO_enu_GetPinValue+0x168>
            else {*Copy_pu8_ReturnPinValue = DIO_U8_HIGH;}
    1d66:	ed 81       	ldd	r30, Y+5	; 0x05
    1d68:	fe 81       	ldd	r31, Y+6	; 0x06
    1d6a:	81 e0       	ldi	r24, 0x01	; 1
    1d6c:	80 83       	st	Z, r24
    1d6e:	3c c0       	rjmp	.+120    	; 0x1de8 <DIO_enu_GetPinValue+0x168>
            break;
            case DIO_U8_PORTC:Local_u8_PinValue = GET_BIT(DIO_U8_PORTC_REG,Copy_u8_PinId);
    1d70:	e5 e3       	ldi	r30, 0x35	; 53
    1d72:	f0 e0       	ldi	r31, 0x00	; 0
    1d74:	80 81       	ld	r24, Z
    1d76:	28 2f       	mov	r18, r24
    1d78:	30 e0       	ldi	r19, 0x00	; 0
    1d7a:	8c 81       	ldd	r24, Y+4	; 0x04
    1d7c:	88 2f       	mov	r24, r24
    1d7e:	90 e0       	ldi	r25, 0x00	; 0
    1d80:	a9 01       	movw	r20, r18
    1d82:	02 c0       	rjmp	.+4      	; 0x1d88 <DIO_enu_GetPinValue+0x108>
    1d84:	55 95       	asr	r21
    1d86:	47 95       	ror	r20
    1d88:	8a 95       	dec	r24
    1d8a:	e2 f7       	brpl	.-8      	; 0x1d84 <DIO_enu_GetPinValue+0x104>
    1d8c:	ca 01       	movw	r24, r20
    1d8e:	81 70       	andi	r24, 0x01	; 1
    1d90:	89 83       	std	Y+1, r24	; 0x01
            if(Local_u8_PinValue == DIO_U8_LOW) {*Copy_pu8_ReturnPinValue = DIO_U8_LOW;}
    1d92:	89 81       	ldd	r24, Y+1	; 0x01
    1d94:	88 23       	and	r24, r24
    1d96:	21 f4       	brne	.+8      	; 0x1da0 <DIO_enu_GetPinValue+0x120>
    1d98:	ed 81       	ldd	r30, Y+5	; 0x05
    1d9a:	fe 81       	ldd	r31, Y+6	; 0x06
    1d9c:	10 82       	st	Z, r1
    1d9e:	24 c0       	rjmp	.+72     	; 0x1de8 <DIO_enu_GetPinValue+0x168>
            else {*Copy_pu8_ReturnPinValue = DIO_U8_HIGH;}
    1da0:	ed 81       	ldd	r30, Y+5	; 0x05
    1da2:	fe 81       	ldd	r31, Y+6	; 0x06
    1da4:	81 e0       	ldi	r24, 0x01	; 1
    1da6:	80 83       	st	Z, r24
    1da8:	1f c0       	rjmp	.+62     	; 0x1de8 <DIO_enu_GetPinValue+0x168>
            break;
            case DIO_U8_PORTD:Local_u8_PinValue = GET_BIT(DIO_U8_PORTD_REG,Copy_u8_PinId);
    1daa:	e2 e3       	ldi	r30, 0x32	; 50
    1dac:	f0 e0       	ldi	r31, 0x00	; 0
    1dae:	80 81       	ld	r24, Z
    1db0:	28 2f       	mov	r18, r24
    1db2:	30 e0       	ldi	r19, 0x00	; 0
    1db4:	8c 81       	ldd	r24, Y+4	; 0x04
    1db6:	88 2f       	mov	r24, r24
    1db8:	90 e0       	ldi	r25, 0x00	; 0
    1dba:	a9 01       	movw	r20, r18
    1dbc:	02 c0       	rjmp	.+4      	; 0x1dc2 <DIO_enu_GetPinValue+0x142>
    1dbe:	55 95       	asr	r21
    1dc0:	47 95       	ror	r20
    1dc2:	8a 95       	dec	r24
    1dc4:	e2 f7       	brpl	.-8      	; 0x1dbe <DIO_enu_GetPinValue+0x13e>
    1dc6:	ca 01       	movw	r24, r20
    1dc8:	81 70       	andi	r24, 0x01	; 1
    1dca:	89 83       	std	Y+1, r24	; 0x01
            if(Local_u8_PinValue == DIO_U8_LOW) {*Copy_pu8_ReturnPinValue = DIO_U8_LOW;}
    1dcc:	89 81       	ldd	r24, Y+1	; 0x01
    1dce:	88 23       	and	r24, r24
    1dd0:	21 f4       	brne	.+8      	; 0x1dda <DIO_enu_GetPinValue+0x15a>
    1dd2:	ed 81       	ldd	r30, Y+5	; 0x05
    1dd4:	fe 81       	ldd	r31, Y+6	; 0x06
    1dd6:	10 82       	st	Z, r1
    1dd8:	07 c0       	rjmp	.+14     	; 0x1de8 <DIO_enu_GetPinValue+0x168>
            else {*Copy_pu8_ReturnPinValue = DIO_U8_HIGH;}
    1dda:	ed 81       	ldd	r30, Y+5	; 0x05
    1ddc:	fe 81       	ldd	r31, Y+6	; 0x06
    1dde:	81 e0       	ldi	r24, 0x01	; 1
    1de0:	80 83       	st	Z, r24
    1de2:	02 c0       	rjmp	.+4      	; 0x1de8 <DIO_enu_GetPinValue+0x168>
            break;
        }
    }
    else
    {
        Local_u8_ErrorState = SATE_NOT_OK;
    1de4:	81 e0       	ldi	r24, 0x01	; 1
    1de6:	8a 83       	std	Y+2, r24	; 0x02
    }
    return Local_u8_ErrorState;
    1de8:	8a 81       	ldd	r24, Y+2	; 0x02
}
    1dea:	28 96       	adiw	r28, 0x08	; 8
    1dec:	0f b6       	in	r0, 0x3f	; 63
    1dee:	f8 94       	cli
    1df0:	de bf       	out	0x3e, r29	; 62
    1df2:	0f be       	out	0x3f, r0	; 63
    1df4:	cd bf       	out	0x3d, r28	; 61
    1df6:	cf 91       	pop	r28
    1df8:	df 91       	pop	r29
    1dfa:	08 95       	ret

00001dfc <DIO_enu_SetPortDirection>:

ES_t DIO_enu_SetPortDirection(u8 Copy_u8_PortId, u8 Copy_u8_PortDirection){
    1dfc:	df 93       	push	r29
    1dfe:	cf 93       	push	r28
    1e00:	cd b7       	in	r28, 0x3d	; 61
    1e02:	de b7       	in	r29, 0x3e	; 62
    1e04:	2d 97       	sbiw	r28, 0x0d	; 13
    1e06:	0f b6       	in	r0, 0x3f	; 63
    1e08:	f8 94       	cli
    1e0a:	de bf       	out	0x3e, r29	; 62
    1e0c:	0f be       	out	0x3f, r0	; 63
    1e0e:	cd bf       	out	0x3d, r28	; 61
    1e10:	8a 83       	std	Y+2, r24	; 0x02
    1e12:	6b 83       	std	Y+3, r22	; 0x03
    u8 Local_u8_ErrorState = SATE_OK;
    1e14:	19 82       	std	Y+1, r1	; 0x01
    if((Copy_u8_PortId <= DIO_U8_PORTD) &&((Copy_u8_PortDirection == DIO_U8_OUTPUT)||(Copy_u8_PortDirection == DIO_U8_INPUT))){
    1e16:	8a 81       	ldd	r24, Y+2	; 0x02
    1e18:	84 30       	cpi	r24, 0x04	; 4
    1e1a:	08 f0       	brcs	.+2      	; 0x1e1e <DIO_enu_SetPortDirection+0x22>
    1e1c:	84 c0       	rjmp	.+264    	; 0x1f26 <DIO_enu_SetPortDirection+0x12a>
    1e1e:	8b 81       	ldd	r24, Y+3	; 0x03
    1e20:	81 30       	cpi	r24, 0x01	; 1
    1e22:	21 f0       	breq	.+8      	; 0x1e2c <DIO_enu_SetPortDirection+0x30>
    1e24:	8b 81       	ldd	r24, Y+3	; 0x03
    1e26:	88 23       	and	r24, r24
    1e28:	09 f0       	breq	.+2      	; 0x1e2c <DIO_enu_SetPortDirection+0x30>
    1e2a:	7d c0       	rjmp	.+250    	; 0x1f26 <DIO_enu_SetPortDirection+0x12a>
        switch (Copy_u8_PortId)
    1e2c:	8a 81       	ldd	r24, Y+2	; 0x02
    1e2e:	28 2f       	mov	r18, r24
    1e30:	30 e0       	ldi	r19, 0x00	; 0
    1e32:	3d 87       	std	Y+13, r19	; 0x0d
    1e34:	2c 87       	std	Y+12, r18	; 0x0c
    1e36:	8c 85       	ldd	r24, Y+12	; 0x0c
    1e38:	9d 85       	ldd	r25, Y+13	; 0x0d
    1e3a:	81 30       	cpi	r24, 0x01	; 1
    1e3c:	91 05       	cpc	r25, r1
    1e3e:	71 f1       	breq	.+92     	; 0x1e9c <DIO_enu_SetPortDirection+0xa0>
    1e40:	2c 85       	ldd	r18, Y+12	; 0x0c
    1e42:	3d 85       	ldd	r19, Y+13	; 0x0d
    1e44:	22 30       	cpi	r18, 0x02	; 2
    1e46:	31 05       	cpc	r19, r1
    1e48:	2c f4       	brge	.+10     	; 0x1e54 <DIO_enu_SetPortDirection+0x58>
    1e4a:	8c 85       	ldd	r24, Y+12	; 0x0c
    1e4c:	9d 85       	ldd	r25, Y+13	; 0x0d
    1e4e:	00 97       	sbiw	r24, 0x00	; 0
    1e50:	69 f0       	breq	.+26     	; 0x1e6c <DIO_enu_SetPortDirection+0x70>
    1e52:	6b c0       	rjmp	.+214    	; 0x1f2a <DIO_enu_SetPortDirection+0x12e>
    1e54:	2c 85       	ldd	r18, Y+12	; 0x0c
    1e56:	3d 85       	ldd	r19, Y+13	; 0x0d
    1e58:	22 30       	cpi	r18, 0x02	; 2
    1e5a:	31 05       	cpc	r19, r1
    1e5c:	b1 f1       	breq	.+108    	; 0x1eca <DIO_enu_SetPortDirection+0xce>
    1e5e:	8c 85       	ldd	r24, Y+12	; 0x0c
    1e60:	9d 85       	ldd	r25, Y+13	; 0x0d
    1e62:	83 30       	cpi	r24, 0x03	; 3
    1e64:	91 05       	cpc	r25, r1
    1e66:	09 f4       	brne	.+2      	; 0x1e6a <DIO_enu_SetPortDirection+0x6e>
    1e68:	47 c0       	rjmp	.+142    	; 0x1ef8 <DIO_enu_SetPortDirection+0xfc>
    1e6a:	5f c0       	rjmp	.+190    	; 0x1f2a <DIO_enu_SetPortDirection+0x12e>
        {
        case DIO_U8_PORTA:
            switch (Copy_u8_PortDirection)
    1e6c:	8b 81       	ldd	r24, Y+3	; 0x03
    1e6e:	28 2f       	mov	r18, r24
    1e70:	30 e0       	ldi	r19, 0x00	; 0
    1e72:	3b 87       	std	Y+11, r19	; 0x0b
    1e74:	2a 87       	std	Y+10, r18	; 0x0a
    1e76:	8a 85       	ldd	r24, Y+10	; 0x0a
    1e78:	9b 85       	ldd	r25, Y+11	; 0x0b
    1e7a:	00 97       	sbiw	r24, 0x00	; 0
    1e7c:	59 f0       	breq	.+22     	; 0x1e94 <DIO_enu_SetPortDirection+0x98>
    1e7e:	2a 85       	ldd	r18, Y+10	; 0x0a
    1e80:	3b 85       	ldd	r19, Y+11	; 0x0b
    1e82:	21 30       	cpi	r18, 0x01	; 1
    1e84:	31 05       	cpc	r19, r1
    1e86:	09 f0       	breq	.+2      	; 0x1e8a <DIO_enu_SetPortDirection+0x8e>
    1e88:	50 c0       	rjmp	.+160    	; 0x1f2a <DIO_enu_SetPortDirection+0x12e>
            {
            case DIO_U8_OUTPUT: DIO_U8_DDRA_REG = DIO_U8_SETPORT_OUTPUT; break;
    1e8a:	ea e3       	ldi	r30, 0x3A	; 58
    1e8c:	f0 e0       	ldi	r31, 0x00	; 0
    1e8e:	8f ef       	ldi	r24, 0xFF	; 255
    1e90:	80 83       	st	Z, r24
    1e92:	4b c0       	rjmp	.+150    	; 0x1f2a <DIO_enu_SetPortDirection+0x12e>
            case DIO_U8_INPUT: DIO_U8_DDRA_REG =  DIO_U8_SETPORT_INPUT; break;
    1e94:	ea e3       	ldi	r30, 0x3A	; 58
    1e96:	f0 e0       	ldi	r31, 0x00	; 0
    1e98:	10 82       	st	Z, r1
    1e9a:	47 c0       	rjmp	.+142    	; 0x1f2a <DIO_enu_SetPortDirection+0x12e>
            }
        break;
        case DIO_U8_PORTB:
            switch (Copy_u8_PortDirection)
    1e9c:	8b 81       	ldd	r24, Y+3	; 0x03
    1e9e:	28 2f       	mov	r18, r24
    1ea0:	30 e0       	ldi	r19, 0x00	; 0
    1ea2:	39 87       	std	Y+9, r19	; 0x09
    1ea4:	28 87       	std	Y+8, r18	; 0x08
    1ea6:	88 85       	ldd	r24, Y+8	; 0x08
    1ea8:	99 85       	ldd	r25, Y+9	; 0x09
    1eaa:	00 97       	sbiw	r24, 0x00	; 0
    1eac:	51 f0       	breq	.+20     	; 0x1ec2 <DIO_enu_SetPortDirection+0xc6>
    1eae:	28 85       	ldd	r18, Y+8	; 0x08
    1eb0:	39 85       	ldd	r19, Y+9	; 0x09
    1eb2:	21 30       	cpi	r18, 0x01	; 1
    1eb4:	31 05       	cpc	r19, r1
    1eb6:	c9 f5       	brne	.+114    	; 0x1f2a <DIO_enu_SetPortDirection+0x12e>
                {
                case DIO_U8_OUTPUT: DIO_U8_DDRB_REG = DIO_U8_SETPORT_OUTPUT; break;
    1eb8:	e7 e3       	ldi	r30, 0x37	; 55
    1eba:	f0 e0       	ldi	r31, 0x00	; 0
    1ebc:	8f ef       	ldi	r24, 0xFF	; 255
    1ebe:	80 83       	st	Z, r24
    1ec0:	34 c0       	rjmp	.+104    	; 0x1f2a <DIO_enu_SetPortDirection+0x12e>
                case DIO_U8_INPUT: DIO_U8_DDRB_REG =  DIO_U8_SETPORT_INPUT; break;
    1ec2:	e7 e3       	ldi	r30, 0x37	; 55
    1ec4:	f0 e0       	ldi	r31, 0x00	; 0
    1ec6:	10 82       	st	Z, r1
    1ec8:	30 c0       	rjmp	.+96     	; 0x1f2a <DIO_enu_SetPortDirection+0x12e>
                }
         break;
        case DIO_U8_PORTC:
            switch (Copy_u8_PortDirection)
    1eca:	8b 81       	ldd	r24, Y+3	; 0x03
    1ecc:	28 2f       	mov	r18, r24
    1ece:	30 e0       	ldi	r19, 0x00	; 0
    1ed0:	3f 83       	std	Y+7, r19	; 0x07
    1ed2:	2e 83       	std	Y+6, r18	; 0x06
    1ed4:	8e 81       	ldd	r24, Y+6	; 0x06
    1ed6:	9f 81       	ldd	r25, Y+7	; 0x07
    1ed8:	00 97       	sbiw	r24, 0x00	; 0
    1eda:	51 f0       	breq	.+20     	; 0x1ef0 <DIO_enu_SetPortDirection+0xf4>
    1edc:	2e 81       	ldd	r18, Y+6	; 0x06
    1ede:	3f 81       	ldd	r19, Y+7	; 0x07
    1ee0:	21 30       	cpi	r18, 0x01	; 1
    1ee2:	31 05       	cpc	r19, r1
    1ee4:	11 f5       	brne	.+68     	; 0x1f2a <DIO_enu_SetPortDirection+0x12e>
                {
                case DIO_U8_OUTPUT: DIO_U8_DDRC_REG = DIO_U8_SETPORT_OUTPUT; break;
    1ee6:	e4 e3       	ldi	r30, 0x34	; 52
    1ee8:	f0 e0       	ldi	r31, 0x00	; 0
    1eea:	8f ef       	ldi	r24, 0xFF	; 255
    1eec:	80 83       	st	Z, r24
    1eee:	1d c0       	rjmp	.+58     	; 0x1f2a <DIO_enu_SetPortDirection+0x12e>
                case DIO_U8_INPUT: DIO_U8_DDRC_REG = DIO_U8_SETPORT_INPUT; break;
    1ef0:	e4 e3       	ldi	r30, 0x34	; 52
    1ef2:	f0 e0       	ldi	r31, 0x00	; 0
    1ef4:	10 82       	st	Z, r1
    1ef6:	19 c0       	rjmp	.+50     	; 0x1f2a <DIO_enu_SetPortDirection+0x12e>
                }
        break;
        case DIO_U8_PORTD:
            switch (Copy_u8_PortDirection)
    1ef8:	8b 81       	ldd	r24, Y+3	; 0x03
    1efa:	28 2f       	mov	r18, r24
    1efc:	30 e0       	ldi	r19, 0x00	; 0
    1efe:	3d 83       	std	Y+5, r19	; 0x05
    1f00:	2c 83       	std	Y+4, r18	; 0x04
    1f02:	8c 81       	ldd	r24, Y+4	; 0x04
    1f04:	9d 81       	ldd	r25, Y+5	; 0x05
    1f06:	00 97       	sbiw	r24, 0x00	; 0
    1f08:	51 f0       	breq	.+20     	; 0x1f1e <DIO_enu_SetPortDirection+0x122>
    1f0a:	2c 81       	ldd	r18, Y+4	; 0x04
    1f0c:	3d 81       	ldd	r19, Y+5	; 0x05
    1f0e:	21 30       	cpi	r18, 0x01	; 1
    1f10:	31 05       	cpc	r19, r1
    1f12:	59 f4       	brne	.+22     	; 0x1f2a <DIO_enu_SetPortDirection+0x12e>
                {
                case DIO_U8_OUTPUT: DIO_U8_DDRD_REG = DIO_U8_SETPORT_OUTPUT; break;
    1f14:	e1 e3       	ldi	r30, 0x31	; 49
    1f16:	f0 e0       	ldi	r31, 0x00	; 0
    1f18:	8f ef       	ldi	r24, 0xFF	; 255
    1f1a:	80 83       	st	Z, r24
    1f1c:	06 c0       	rjmp	.+12     	; 0x1f2a <DIO_enu_SetPortDirection+0x12e>
                case DIO_U8_INPUT: DIO_U8_DDRD_REG = DIO_U8_SETPORT_INPUT; break;
    1f1e:	e1 e3       	ldi	r30, 0x31	; 49
    1f20:	f0 e0       	ldi	r31, 0x00	; 0
    1f22:	10 82       	st	Z, r1
    1f24:	02 c0       	rjmp	.+4      	; 0x1f2a <DIO_enu_SetPortDirection+0x12e>
                }
        break;
        }
    }else{
        Local_u8_ErrorState = SATE_NOT_OK;
    1f26:	81 e0       	ldi	r24, 0x01	; 1
    1f28:	89 83       	std	Y+1, r24	; 0x01
    }
    return Local_u8_ErrorState;
    1f2a:	89 81       	ldd	r24, Y+1	; 0x01
}
    1f2c:	2d 96       	adiw	r28, 0x0d	; 13
    1f2e:	0f b6       	in	r0, 0x3f	; 63
    1f30:	f8 94       	cli
    1f32:	de bf       	out	0x3e, r29	; 62
    1f34:	0f be       	out	0x3f, r0	; 63
    1f36:	cd bf       	out	0x3d, r28	; 61
    1f38:	cf 91       	pop	r28
    1f3a:	df 91       	pop	r29
    1f3c:	08 95       	ret

00001f3e <DIO_enu_SetPortValue>:

ES_t DIO_enu_SetPortValue(u8 Copy_u8_PortId, u8 Copy_u8_PortValue){
    1f3e:	df 93       	push	r29
    1f40:	cf 93       	push	r28
    1f42:	00 d0       	rcall	.+0      	; 0x1f44 <DIO_enu_SetPortValue+0x6>
    1f44:	00 d0       	rcall	.+0      	; 0x1f46 <DIO_enu_SetPortValue+0x8>
    1f46:	0f 92       	push	r0
    1f48:	cd b7       	in	r28, 0x3d	; 61
    1f4a:	de b7       	in	r29, 0x3e	; 62
    1f4c:	8a 83       	std	Y+2, r24	; 0x02
    1f4e:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8_ErrorState = SATE_OK;
    1f50:	19 82       	std	Y+1, r1	; 0x01
	    if((Copy_u8_PortId <= DIO_U8_PORTD)){
    1f52:	8a 81       	ldd	r24, Y+2	; 0x02
    1f54:	84 30       	cpi	r24, 0x04	; 4
    1f56:	98 f5       	brcc	.+102    	; 0x1fbe <DIO_enu_SetPortValue+0x80>
	        switch (Copy_u8_PortId)
    1f58:	8a 81       	ldd	r24, Y+2	; 0x02
    1f5a:	28 2f       	mov	r18, r24
    1f5c:	30 e0       	ldi	r19, 0x00	; 0
    1f5e:	3d 83       	std	Y+5, r19	; 0x05
    1f60:	2c 83       	std	Y+4, r18	; 0x04
    1f62:	8c 81       	ldd	r24, Y+4	; 0x04
    1f64:	9d 81       	ldd	r25, Y+5	; 0x05
    1f66:	81 30       	cpi	r24, 0x01	; 1
    1f68:	91 05       	cpc	r25, r1
    1f6a:	d1 f0       	breq	.+52     	; 0x1fa0 <DIO_enu_SetPortValue+0x62>
    1f6c:	2c 81       	ldd	r18, Y+4	; 0x04
    1f6e:	3d 81       	ldd	r19, Y+5	; 0x05
    1f70:	22 30       	cpi	r18, 0x02	; 2
    1f72:	31 05       	cpc	r19, r1
    1f74:	2c f4       	brge	.+10     	; 0x1f80 <DIO_enu_SetPortValue+0x42>
    1f76:	8c 81       	ldd	r24, Y+4	; 0x04
    1f78:	9d 81       	ldd	r25, Y+5	; 0x05
    1f7a:	00 97       	sbiw	r24, 0x00	; 0
    1f7c:	61 f0       	breq	.+24     	; 0x1f96 <DIO_enu_SetPortValue+0x58>
    1f7e:	21 c0       	rjmp	.+66     	; 0x1fc2 <DIO_enu_SetPortValue+0x84>
    1f80:	2c 81       	ldd	r18, Y+4	; 0x04
    1f82:	3d 81       	ldd	r19, Y+5	; 0x05
    1f84:	22 30       	cpi	r18, 0x02	; 2
    1f86:	31 05       	cpc	r19, r1
    1f88:	81 f0       	breq	.+32     	; 0x1faa <DIO_enu_SetPortValue+0x6c>
    1f8a:	8c 81       	ldd	r24, Y+4	; 0x04
    1f8c:	9d 81       	ldd	r25, Y+5	; 0x05
    1f8e:	83 30       	cpi	r24, 0x03	; 3
    1f90:	91 05       	cpc	r25, r1
    1f92:	81 f0       	breq	.+32     	; 0x1fb4 <DIO_enu_SetPortValue+0x76>
    1f94:	16 c0       	rjmp	.+44     	; 0x1fc2 <DIO_enu_SetPortValue+0x84>
	        {
	        case DIO_U8_PORTA:DIO_U8_PORTA_REG = Copy_u8_PortValue; break;
    1f96:	eb e3       	ldi	r30, 0x3B	; 59
    1f98:	f0 e0       	ldi	r31, 0x00	; 0
    1f9a:	8b 81       	ldd	r24, Y+3	; 0x03
    1f9c:	80 83       	st	Z, r24
    1f9e:	11 c0       	rjmp	.+34     	; 0x1fc2 <DIO_enu_SetPortValue+0x84>
	        case DIO_U8_PORTB:DIO_U8_PORTB_REG = Copy_u8_PortValue; break;
    1fa0:	e8 e3       	ldi	r30, 0x38	; 56
    1fa2:	f0 e0       	ldi	r31, 0x00	; 0
    1fa4:	8b 81       	ldd	r24, Y+3	; 0x03
    1fa6:	80 83       	st	Z, r24
    1fa8:	0c c0       	rjmp	.+24     	; 0x1fc2 <DIO_enu_SetPortValue+0x84>
	        case DIO_U8_PORTC:DIO_U8_PORTC_REG = Copy_u8_PortValue; break;
    1faa:	e5 e3       	ldi	r30, 0x35	; 53
    1fac:	f0 e0       	ldi	r31, 0x00	; 0
    1fae:	8b 81       	ldd	r24, Y+3	; 0x03
    1fb0:	80 83       	st	Z, r24
    1fb2:	07 c0       	rjmp	.+14     	; 0x1fc2 <DIO_enu_SetPortValue+0x84>
	        case DIO_U8_PORTD:DIO_U8_PORTD_REG = Copy_u8_PortValue; break;
    1fb4:	e2 e3       	ldi	r30, 0x32	; 50
    1fb6:	f0 e0       	ldi	r31, 0x00	; 0
    1fb8:	8b 81       	ldd	r24, Y+3	; 0x03
    1fba:	80 83       	st	Z, r24
    1fbc:	02 c0       	rjmp	.+4      	; 0x1fc2 <DIO_enu_SetPortValue+0x84>
	        }
	    }else{
	        Local_u8_ErrorState = SATE_NOT_OK;
    1fbe:	81 e0       	ldi	r24, 0x01	; 1
    1fc0:	89 83       	std	Y+1, r24	; 0x01
	    }
	    return Local_u8_ErrorState;
    1fc2:	89 81       	ldd	r24, Y+1	; 0x01
}
    1fc4:	0f 90       	pop	r0
    1fc6:	0f 90       	pop	r0
    1fc8:	0f 90       	pop	r0
    1fca:	0f 90       	pop	r0
    1fcc:	0f 90       	pop	r0
    1fce:	cf 91       	pop	r28
    1fd0:	df 91       	pop	r29
    1fd2:	08 95       	ret

00001fd4 <DIO_enu_GetPortValue>:

ES_t DIO_enu_GetPortValue(u8 Copy_u8_PortId, u8 * Copy_u8_ReturnPortValue){
    1fd4:	df 93       	push	r29
    1fd6:	cf 93       	push	r28
    1fd8:	00 d0       	rcall	.+0      	; 0x1fda <DIO_enu_GetPortValue+0x6>
    1fda:	00 d0       	rcall	.+0      	; 0x1fdc <DIO_enu_GetPortValue+0x8>
    1fdc:	00 d0       	rcall	.+0      	; 0x1fde <DIO_enu_GetPortValue+0xa>
    1fde:	cd b7       	in	r28, 0x3d	; 61
    1fe0:	de b7       	in	r29, 0x3e	; 62
    1fe2:	8a 83       	std	Y+2, r24	; 0x02
    1fe4:	7c 83       	std	Y+4, r23	; 0x04
    1fe6:	6b 83       	std	Y+3, r22	; 0x03
    u8 Local_u8_ErrorState = SATE_OK;
    1fe8:	19 82       	std	Y+1, r1	; 0x01
    if((Copy_u8_PortId<= DIO_U8_PORTD) && (Copy_u8_ReturnPortValue != NULL)){
    1fea:	8a 81       	ldd	r24, Y+2	; 0x02
    1fec:	84 30       	cpi	r24, 0x04	; 4
    1fee:	08 f0       	brcs	.+2      	; 0x1ff2 <DIO_enu_GetPortValue+0x1e>
    1ff0:	3f c0       	rjmp	.+126    	; 0x2070 <DIO_enu_GetPortValue+0x9c>
    1ff2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ff4:	9c 81       	ldd	r25, Y+4	; 0x04
    1ff6:	00 97       	sbiw	r24, 0x00	; 0
    1ff8:	d9 f1       	breq	.+118    	; 0x2070 <DIO_enu_GetPortValue+0x9c>
        switch (Copy_u8_PortId)
    1ffa:	8a 81       	ldd	r24, Y+2	; 0x02
    1ffc:	28 2f       	mov	r18, r24
    1ffe:	30 e0       	ldi	r19, 0x00	; 0
    2000:	3e 83       	std	Y+6, r19	; 0x06
    2002:	2d 83       	std	Y+5, r18	; 0x05
    2004:	8d 81       	ldd	r24, Y+5	; 0x05
    2006:	9e 81       	ldd	r25, Y+6	; 0x06
    2008:	81 30       	cpi	r24, 0x01	; 1
    200a:	91 05       	cpc	r25, r1
    200c:	e1 f0       	breq	.+56     	; 0x2046 <DIO_enu_GetPortValue+0x72>
    200e:	2d 81       	ldd	r18, Y+5	; 0x05
    2010:	3e 81       	ldd	r19, Y+6	; 0x06
    2012:	22 30       	cpi	r18, 0x02	; 2
    2014:	31 05       	cpc	r19, r1
    2016:	2c f4       	brge	.+10     	; 0x2022 <DIO_enu_GetPortValue+0x4e>
    2018:	8d 81       	ldd	r24, Y+5	; 0x05
    201a:	9e 81       	ldd	r25, Y+6	; 0x06
    201c:	00 97       	sbiw	r24, 0x00	; 0
    201e:	61 f0       	breq	.+24     	; 0x2038 <DIO_enu_GetPortValue+0x64>
    2020:	29 c0       	rjmp	.+82     	; 0x2074 <DIO_enu_GetPortValue+0xa0>
    2022:	2d 81       	ldd	r18, Y+5	; 0x05
    2024:	3e 81       	ldd	r19, Y+6	; 0x06
    2026:	22 30       	cpi	r18, 0x02	; 2
    2028:	31 05       	cpc	r19, r1
    202a:	a1 f0       	breq	.+40     	; 0x2054 <DIO_enu_GetPortValue+0x80>
    202c:	8d 81       	ldd	r24, Y+5	; 0x05
    202e:	9e 81       	ldd	r25, Y+6	; 0x06
    2030:	83 30       	cpi	r24, 0x03	; 3
    2032:	91 05       	cpc	r25, r1
    2034:	b1 f0       	breq	.+44     	; 0x2062 <DIO_enu_GetPortValue+0x8e>
    2036:	1e c0       	rjmp	.+60     	; 0x2074 <DIO_enu_GetPortValue+0xa0>
        {
        case DIO_U8_PORTA: *Copy_u8_ReturnPortValue = DIO_U8_PINA_REG;break;
    2038:	e9 e3       	ldi	r30, 0x39	; 57
    203a:	f0 e0       	ldi	r31, 0x00	; 0
    203c:	80 81       	ld	r24, Z
    203e:	eb 81       	ldd	r30, Y+3	; 0x03
    2040:	fc 81       	ldd	r31, Y+4	; 0x04
    2042:	80 83       	st	Z, r24
    2044:	17 c0       	rjmp	.+46     	; 0x2074 <DIO_enu_GetPortValue+0xa0>
        case DIO_U8_PORTB: *Copy_u8_ReturnPortValue = DIO_U8_PINB_REG;break;
    2046:	e6 e3       	ldi	r30, 0x36	; 54
    2048:	f0 e0       	ldi	r31, 0x00	; 0
    204a:	80 81       	ld	r24, Z
    204c:	eb 81       	ldd	r30, Y+3	; 0x03
    204e:	fc 81       	ldd	r31, Y+4	; 0x04
    2050:	80 83       	st	Z, r24
    2052:	10 c0       	rjmp	.+32     	; 0x2074 <DIO_enu_GetPortValue+0xa0>
        case DIO_U8_PORTC: *Copy_u8_ReturnPortValue = DIO_U8_PINC_REG;break;
    2054:	e3 e3       	ldi	r30, 0x33	; 51
    2056:	f0 e0       	ldi	r31, 0x00	; 0
    2058:	80 81       	ld	r24, Z
    205a:	eb 81       	ldd	r30, Y+3	; 0x03
    205c:	fc 81       	ldd	r31, Y+4	; 0x04
    205e:	80 83       	st	Z, r24
    2060:	09 c0       	rjmp	.+18     	; 0x2074 <DIO_enu_GetPortValue+0xa0>
        case DIO_U8_PORTD: *Copy_u8_ReturnPortValue = DIO_U8_PIND_REG;break;
    2062:	e0 e3       	ldi	r30, 0x30	; 48
    2064:	f0 e0       	ldi	r31, 0x00	; 0
    2066:	80 81       	ld	r24, Z
    2068:	eb 81       	ldd	r30, Y+3	; 0x03
    206a:	fc 81       	ldd	r31, Y+4	; 0x04
    206c:	80 83       	st	Z, r24
    206e:	02 c0       	rjmp	.+4      	; 0x2074 <DIO_enu_GetPortValue+0xa0>
        }
    }
    else{
        Local_u8_ErrorState = SATE_NOT_OK;
    2070:	81 e0       	ldi	r24, 0x01	; 1
    2072:	89 83       	std	Y+1, r24	; 0x01
    }
    return Local_u8_ErrorState;
    2074:	89 81       	ldd	r24, Y+1	; 0x01
}
    2076:	26 96       	adiw	r28, 0x06	; 6
    2078:	0f b6       	in	r0, 0x3f	; 63
    207a:	f8 94       	cli
    207c:	de bf       	out	0x3e, r29	; 62
    207e:	0f be       	out	0x3f, r0	; 63
    2080:	cd bf       	out	0x3d, r28	; 61
    2082:	cf 91       	pop	r28
    2084:	df 91       	pop	r29
    2086:	08 95       	ret

00002088 <__udivmodqi4>:
    2088:	99 1b       	sub	r25, r25
    208a:	79 e0       	ldi	r23, 0x09	; 9
    208c:	04 c0       	rjmp	.+8      	; 0x2096 <__udivmodqi4_ep>

0000208e <__udivmodqi4_loop>:
    208e:	99 1f       	adc	r25, r25
    2090:	96 17       	cp	r25, r22
    2092:	08 f0       	brcs	.+2      	; 0x2096 <__udivmodqi4_ep>
    2094:	96 1b       	sub	r25, r22

00002096 <__udivmodqi4_ep>:
    2096:	88 1f       	adc	r24, r24
    2098:	7a 95       	dec	r23
    209a:	c9 f7       	brne	.-14     	; 0x208e <__udivmodqi4_loop>
    209c:	80 95       	com	r24
    209e:	08 95       	ret

000020a0 <__udivmodsi4>:
    20a0:	a1 e2       	ldi	r26, 0x21	; 33
    20a2:	1a 2e       	mov	r1, r26
    20a4:	aa 1b       	sub	r26, r26
    20a6:	bb 1b       	sub	r27, r27
    20a8:	fd 01       	movw	r30, r26
    20aa:	0d c0       	rjmp	.+26     	; 0x20c6 <__udivmodsi4_ep>

000020ac <__udivmodsi4_loop>:
    20ac:	aa 1f       	adc	r26, r26
    20ae:	bb 1f       	adc	r27, r27
    20b0:	ee 1f       	adc	r30, r30
    20b2:	ff 1f       	adc	r31, r31
    20b4:	a2 17       	cp	r26, r18
    20b6:	b3 07       	cpc	r27, r19
    20b8:	e4 07       	cpc	r30, r20
    20ba:	f5 07       	cpc	r31, r21
    20bc:	20 f0       	brcs	.+8      	; 0x20c6 <__udivmodsi4_ep>
    20be:	a2 1b       	sub	r26, r18
    20c0:	b3 0b       	sbc	r27, r19
    20c2:	e4 0b       	sbc	r30, r20
    20c4:	f5 0b       	sbc	r31, r21

000020c6 <__udivmodsi4_ep>:
    20c6:	66 1f       	adc	r22, r22
    20c8:	77 1f       	adc	r23, r23
    20ca:	88 1f       	adc	r24, r24
    20cc:	99 1f       	adc	r25, r25
    20ce:	1a 94       	dec	r1
    20d0:	69 f7       	brne	.-38     	; 0x20ac <__udivmodsi4_loop>
    20d2:	60 95       	com	r22
    20d4:	70 95       	com	r23
    20d6:	80 95       	com	r24
    20d8:	90 95       	com	r25
    20da:	9b 01       	movw	r18, r22
    20dc:	ac 01       	movw	r20, r24
    20de:	bd 01       	movw	r22, r26
    20e0:	cf 01       	movw	r24, r30
    20e2:	08 95       	ret

000020e4 <__prologue_saves__>:
    20e4:	2f 92       	push	r2
    20e6:	3f 92       	push	r3
    20e8:	4f 92       	push	r4
    20ea:	5f 92       	push	r5
    20ec:	6f 92       	push	r6
    20ee:	7f 92       	push	r7
    20f0:	8f 92       	push	r8
    20f2:	9f 92       	push	r9
    20f4:	af 92       	push	r10
    20f6:	bf 92       	push	r11
    20f8:	cf 92       	push	r12
    20fa:	df 92       	push	r13
    20fc:	ef 92       	push	r14
    20fe:	ff 92       	push	r15
    2100:	0f 93       	push	r16
    2102:	1f 93       	push	r17
    2104:	cf 93       	push	r28
    2106:	df 93       	push	r29
    2108:	cd b7       	in	r28, 0x3d	; 61
    210a:	de b7       	in	r29, 0x3e	; 62
    210c:	ca 1b       	sub	r28, r26
    210e:	db 0b       	sbc	r29, r27
    2110:	0f b6       	in	r0, 0x3f	; 63
    2112:	f8 94       	cli
    2114:	de bf       	out	0x3e, r29	; 62
    2116:	0f be       	out	0x3f, r0	; 63
    2118:	cd bf       	out	0x3d, r28	; 61
    211a:	09 94       	ijmp

0000211c <__epilogue_restores__>:
    211c:	2a 88       	ldd	r2, Y+18	; 0x12
    211e:	39 88       	ldd	r3, Y+17	; 0x11
    2120:	48 88       	ldd	r4, Y+16	; 0x10
    2122:	5f 84       	ldd	r5, Y+15	; 0x0f
    2124:	6e 84       	ldd	r6, Y+14	; 0x0e
    2126:	7d 84       	ldd	r7, Y+13	; 0x0d
    2128:	8c 84       	ldd	r8, Y+12	; 0x0c
    212a:	9b 84       	ldd	r9, Y+11	; 0x0b
    212c:	aa 84       	ldd	r10, Y+10	; 0x0a
    212e:	b9 84       	ldd	r11, Y+9	; 0x09
    2130:	c8 84       	ldd	r12, Y+8	; 0x08
    2132:	df 80       	ldd	r13, Y+7	; 0x07
    2134:	ee 80       	ldd	r14, Y+6	; 0x06
    2136:	fd 80       	ldd	r15, Y+5	; 0x05
    2138:	0c 81       	ldd	r16, Y+4	; 0x04
    213a:	1b 81       	ldd	r17, Y+3	; 0x03
    213c:	aa 81       	ldd	r26, Y+2	; 0x02
    213e:	b9 81       	ldd	r27, Y+1	; 0x01
    2140:	ce 0f       	add	r28, r30
    2142:	d1 1d       	adc	r29, r1
    2144:	0f b6       	in	r0, 0x3f	; 63
    2146:	f8 94       	cli
    2148:	de bf       	out	0x3e, r29	; 62
    214a:	0f be       	out	0x3f, r0	; 63
    214c:	cd bf       	out	0x3d, r28	; 61
    214e:	ed 01       	movw	r28, r26
    2150:	08 95       	ret

00002152 <_exit>:
    2152:	f8 94       	cli

00002154 <__stop_program>:
    2154:	ff cf       	rjmp	.-2      	; 0x2154 <__stop_program>
