Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Wed Dec  6 12:21:07 2023
| Host         : Mikkel-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file flightController_timing_summary_routed.rpt -pb flightController_timing_summary_routed.pb -rpx flightController_timing_summary_routed.rpx -warn_on_violation
| Design       : flightController
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3845)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7721)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3845)
---------------------------
 There are 3845 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7721)
---------------------------------------------------
 There are 7721 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 7696          inf        0.000                      0                 7696           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7696 Endpoints
Min Delay          7696 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data0_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.090ns  (logic 12.006ns (23.049%)  route 40.084ns (76.951%))
  Logic Levels:           38  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=4 LUT3=2 LUT4=4 LUT5=5 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data0_reg[6]/C
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DIST_MATRIX/matrixReloaded/data0_reg[6]/Q
                         net (fo=32, routed)          2.350     2.806    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[8]_1[29]
    SLICE_X47Y42         LUT5 (Prop_lut5_I0_O)        0.124     2.930 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0/O
                         net (fo=50, routed)          2.277     5.207    DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.331 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_4__0/O
                         net (fo=22, routed)          0.665     5.995    DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_4__0_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.119 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_2__0/O
                         net (fo=7, routed)           1.766     7.885    DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_2__0_n_0
    SLICE_X43Y37         LUT2 (Prop_lut2_I1_O)        0.124     8.009 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_127__0/O
                         net (fo=19, routed)          1.550     9.560    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_127__0_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.684 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_135__0/O
                         net (fo=1, routed)           0.615    10.298    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_135__0_n_0
    SLICE_X45Y28         LUT4 (Prop_lut4_I3_O)        0.118    10.416 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_98__0/O
                         net (fo=2, routed)           0.599    11.015    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_98__0_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.326    11.341 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_50__0/O
                         net (fo=2, routed)           1.104    12.445    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_50__0_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.569 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_6__0/O
                         net (fo=1, routed)           0.922    13.491    DIST_MATRIX/matrixReloaded/fpuCalculations/fractl[11]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    17.342 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.344    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    18.862 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          1.910    20.772    DIST_MATRIX/matrixReloaded/fpuCalculations/l102_in
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124    20.896 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0/O
                         net (fo=21, routed)          1.231    22.127    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I3_O)        0.124    22.251 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.847    23.098    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I0_O)        0.124    23.222 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          0.991    24.213    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I2_O)        0.124    24.337 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0/O
                         net (fo=3, routed)           0.761    25.098    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0_n_0
    SLICE_X50Y39         LUT3 (Prop_lut3_I2_O)        0.150    25.248 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0/O
                         net (fo=2, routed)           0.839    26.087    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0_n_0
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.348    26.435 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0/O
                         net (fo=2, routed)           0.589    27.024    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0_n_0
    SLICE_X51Y39         LUT6 (Prop_lut6_I0_O)        0.124    27.148 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64/O
                         net (fo=1, routed)           0.000    27.148    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.546 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.546    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.768 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           0.975    28.743    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I1_O)        0.325    29.068 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.452    29.520    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X52Y39         LUT6 (Prop_lut6_I5_O)        0.328    29.848 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.701    30.549    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X53Y39         LUT5 (Prop_lut5_I3_O)        0.124    30.673 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          0.592    31.265    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I1_O)        0.124    31.389 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0/O
                         net (fo=92, routed)          4.571    35.960    DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0_n_0
    SLICE_X54Y17         LUT3 (Prop_lut3_I1_O)        0.124    36.084 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0/O
                         net (fo=45, routed)          5.152    41.236    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0_n_0
    SLICE_X56Y31         LUT2 (Prop_lut2_I1_O)        0.124    41.360 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1699__0/O
                         net (fo=1, routed)           0.000    41.360    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1699__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.893 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    41.893    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1258_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.010 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_757/CO[3]
                         net (fo=1, routed)           0.000    42.010    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_757_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.127 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_344/CO[3]
                         net (fo=1, routed)           0.000    42.127    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_344_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.244 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.959    43.204    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_163_n_0
    SLICE_X57Y34         LUT4 (Prop_lut4_I0_O)        0.152    43.356 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_121__0/O
                         net (fo=1, routed)           0.533    43.889    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_121__0_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.326    44.215 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_80__0/O
                         net (fo=1, routed)           0.645    44.860    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_80__0_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I0_O)        0.124    44.984 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.845    45.829    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I1_O)        0.124    45.953 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.019    46.972    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X58Y36         LUT6 (Prop_lut6_I3_O)        0.124    47.096 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.454    48.550    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.124    48.674 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.578    50.251    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I2_O)        0.124    50.375 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-10]_i_2__0/O
                         net (fo=1, routed)           1.590    51.966    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-10]_i_2__0_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I0_O)        0.124    52.090 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-10]_i_1__0/O
                         net (fo=1, routed)           0.000    52.090    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-10]_i_1__0_n_0
    SLICE_X44Y48         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data0_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.081ns  (logic 12.006ns (23.052%)  route 40.075ns (76.947%))
  Logic Levels:           38  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=4 LUT3=2 LUT4=4 LUT5=5 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data0_reg[6]/C
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DIST_MATRIX/matrixReloaded/data0_reg[6]/Q
                         net (fo=32, routed)          2.350     2.806    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[8]_1[29]
    SLICE_X47Y42         LUT5 (Prop_lut5_I0_O)        0.124     2.930 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0/O
                         net (fo=50, routed)          2.277     5.207    DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.331 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_4__0/O
                         net (fo=22, routed)          0.665     5.995    DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_4__0_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.119 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_2__0/O
                         net (fo=7, routed)           1.766     7.885    DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_2__0_n_0
    SLICE_X43Y37         LUT2 (Prop_lut2_I1_O)        0.124     8.009 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_127__0/O
                         net (fo=19, routed)          1.550     9.560    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_127__0_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.684 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_135__0/O
                         net (fo=1, routed)           0.615    10.298    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_135__0_n_0
    SLICE_X45Y28         LUT4 (Prop_lut4_I3_O)        0.118    10.416 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_98__0/O
                         net (fo=2, routed)           0.599    11.015    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_98__0_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.326    11.341 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_50__0/O
                         net (fo=2, routed)           1.104    12.445    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_50__0_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.569 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_6__0/O
                         net (fo=1, routed)           0.922    13.491    DIST_MATRIX/matrixReloaded/fpuCalculations/fractl[11]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    17.342 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.344    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    18.862 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          1.910    20.772    DIST_MATRIX/matrixReloaded/fpuCalculations/l102_in
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124    20.896 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0/O
                         net (fo=21, routed)          1.231    22.127    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I3_O)        0.124    22.251 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.847    23.098    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I0_O)        0.124    23.222 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          0.991    24.213    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I2_O)        0.124    24.337 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0/O
                         net (fo=3, routed)           0.761    25.098    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0_n_0
    SLICE_X50Y39         LUT3 (Prop_lut3_I2_O)        0.150    25.248 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0/O
                         net (fo=2, routed)           0.839    26.087    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0_n_0
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.348    26.435 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0/O
                         net (fo=2, routed)           0.589    27.024    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0_n_0
    SLICE_X51Y39         LUT6 (Prop_lut6_I0_O)        0.124    27.148 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64/O
                         net (fo=1, routed)           0.000    27.148    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.546 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.546    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.768 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           0.975    28.743    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I1_O)        0.325    29.068 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.452    29.520    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X52Y39         LUT6 (Prop_lut6_I5_O)        0.328    29.848 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.701    30.549    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X53Y39         LUT5 (Prop_lut5_I3_O)        0.124    30.673 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          0.592    31.265    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I1_O)        0.124    31.389 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0/O
                         net (fo=92, routed)          4.571    35.960    DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0_n_0
    SLICE_X54Y17         LUT3 (Prop_lut3_I1_O)        0.124    36.084 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0/O
                         net (fo=45, routed)          5.152    41.236    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0_n_0
    SLICE_X56Y31         LUT2 (Prop_lut2_I1_O)        0.124    41.360 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1699__0/O
                         net (fo=1, routed)           0.000    41.360    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1699__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.893 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    41.893    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1258_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.010 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_757/CO[3]
                         net (fo=1, routed)           0.000    42.010    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_757_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.127 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_344/CO[3]
                         net (fo=1, routed)           0.000    42.127    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_344_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.244 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.959    43.204    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_163_n_0
    SLICE_X57Y34         LUT4 (Prop_lut4_I0_O)        0.152    43.356 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_121__0/O
                         net (fo=1, routed)           0.533    43.889    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_121__0_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.326    44.215 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_80__0/O
                         net (fo=1, routed)           0.645    44.860    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_80__0_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I0_O)        0.124    44.984 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.845    45.829    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I1_O)        0.124    45.953 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.019    46.972    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X58Y36         LUT6 (Prop_lut6_I3_O)        0.124    47.096 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.454    48.550    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.124    48.674 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.550    50.224    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X57Y38         LUT6 (Prop_lut6_I2_O)        0.124    50.348 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-17]_i_2__0/O
                         net (fo=1, routed)           1.609    51.957    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-17]_i_2__0_n_0
    SLICE_X42Y47         LUT5 (Prop_lut5_I0_O)        0.124    52.081 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-17]_i_1__0/O
                         net (fo=1, routed)           0.000    52.081    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-17]_i_1__0_n_0
    SLICE_X42Y47         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data0_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.944ns  (logic 12.006ns (23.114%)  route 39.938ns (76.886%))
  Logic Levels:           38  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=4 LUT3=2 LUT4=4 LUT5=5 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data0_reg[6]/C
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DIST_MATRIX/matrixReloaded/data0_reg[6]/Q
                         net (fo=32, routed)          2.350     2.806    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[8]_1[29]
    SLICE_X47Y42         LUT5 (Prop_lut5_I0_O)        0.124     2.930 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0/O
                         net (fo=50, routed)          2.277     5.207    DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.331 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_4__0/O
                         net (fo=22, routed)          0.665     5.995    DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_4__0_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.119 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_2__0/O
                         net (fo=7, routed)           1.766     7.885    DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_2__0_n_0
    SLICE_X43Y37         LUT2 (Prop_lut2_I1_O)        0.124     8.009 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_127__0/O
                         net (fo=19, routed)          1.550     9.560    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_127__0_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.684 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_135__0/O
                         net (fo=1, routed)           0.615    10.298    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_135__0_n_0
    SLICE_X45Y28         LUT4 (Prop_lut4_I3_O)        0.118    10.416 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_98__0/O
                         net (fo=2, routed)           0.599    11.015    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_98__0_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.326    11.341 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_50__0/O
                         net (fo=2, routed)           1.104    12.445    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_50__0_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.569 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_6__0/O
                         net (fo=1, routed)           0.922    13.491    DIST_MATRIX/matrixReloaded/fpuCalculations/fractl[11]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    17.342 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.344    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    18.862 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          1.910    20.772    DIST_MATRIX/matrixReloaded/fpuCalculations/l102_in
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124    20.896 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0/O
                         net (fo=21, routed)          1.231    22.127    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I3_O)        0.124    22.251 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.847    23.098    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I0_O)        0.124    23.222 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          0.991    24.213    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I2_O)        0.124    24.337 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0/O
                         net (fo=3, routed)           0.761    25.098    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0_n_0
    SLICE_X50Y39         LUT3 (Prop_lut3_I2_O)        0.150    25.248 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0/O
                         net (fo=2, routed)           0.839    26.087    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0_n_0
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.348    26.435 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0/O
                         net (fo=2, routed)           0.589    27.024    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0_n_0
    SLICE_X51Y39         LUT6 (Prop_lut6_I0_O)        0.124    27.148 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64/O
                         net (fo=1, routed)           0.000    27.148    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.546 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.546    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.768 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           0.975    28.743    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I1_O)        0.325    29.068 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.452    29.520    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X52Y39         LUT6 (Prop_lut6_I5_O)        0.328    29.848 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.701    30.549    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X53Y39         LUT5 (Prop_lut5_I3_O)        0.124    30.673 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          0.592    31.265    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I1_O)        0.124    31.389 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0/O
                         net (fo=92, routed)          4.571    35.960    DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0_n_0
    SLICE_X54Y17         LUT3 (Prop_lut3_I1_O)        0.124    36.084 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0/O
                         net (fo=45, routed)          5.152    41.236    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0_n_0
    SLICE_X56Y31         LUT2 (Prop_lut2_I1_O)        0.124    41.360 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1699__0/O
                         net (fo=1, routed)           0.000    41.360    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1699__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.893 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    41.893    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1258_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.010 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_757/CO[3]
                         net (fo=1, routed)           0.000    42.010    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_757_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.127 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_344/CO[3]
                         net (fo=1, routed)           0.000    42.127    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_344_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.244 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.959    43.204    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_163_n_0
    SLICE_X57Y34         LUT4 (Prop_lut4_I0_O)        0.152    43.356 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_121__0/O
                         net (fo=1, routed)           0.533    43.889    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_121__0_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.326    44.215 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_80__0/O
                         net (fo=1, routed)           0.645    44.860    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_80__0_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I0_O)        0.124    44.984 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.845    45.829    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I1_O)        0.124    45.953 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.019    46.972    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X58Y36         LUT6 (Prop_lut6_I3_O)        0.124    47.096 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.454    48.550    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.124    48.674 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.383    50.057    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X57Y38         LUT6 (Prop_lut6_I2_O)        0.124    50.181 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-18]_i_2__0/O
                         net (fo=1, routed)           1.639    51.820    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-18]_i_2__0_n_0
    SLICE_X42Y47         LUT5 (Prop_lut5_I0_O)        0.124    51.944 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-18]_i_1__0/O
                         net (fo=1, routed)           0.000    51.944    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-18]_i_1__0_n_0
    SLICE_X42Y47         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data0_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.919ns  (logic 12.006ns (23.124%)  route 39.913ns (76.876%))
  Logic Levels:           38  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=4 LUT3=2 LUT4=4 LUT5=5 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data0_reg[6]/C
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DIST_MATRIX/matrixReloaded/data0_reg[6]/Q
                         net (fo=32, routed)          2.350     2.806    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[8]_1[29]
    SLICE_X47Y42         LUT5 (Prop_lut5_I0_O)        0.124     2.930 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0/O
                         net (fo=50, routed)          2.277     5.207    DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.331 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_4__0/O
                         net (fo=22, routed)          0.665     5.995    DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_4__0_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.119 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_2__0/O
                         net (fo=7, routed)           1.766     7.885    DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_2__0_n_0
    SLICE_X43Y37         LUT2 (Prop_lut2_I1_O)        0.124     8.009 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_127__0/O
                         net (fo=19, routed)          1.550     9.560    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_127__0_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.684 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_135__0/O
                         net (fo=1, routed)           0.615    10.298    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_135__0_n_0
    SLICE_X45Y28         LUT4 (Prop_lut4_I3_O)        0.118    10.416 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_98__0/O
                         net (fo=2, routed)           0.599    11.015    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_98__0_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.326    11.341 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_50__0/O
                         net (fo=2, routed)           1.104    12.445    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_50__0_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.569 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_6__0/O
                         net (fo=1, routed)           0.922    13.491    DIST_MATRIX/matrixReloaded/fpuCalculations/fractl[11]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    17.342 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.344    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    18.862 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          1.910    20.772    DIST_MATRIX/matrixReloaded/fpuCalculations/l102_in
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124    20.896 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0/O
                         net (fo=21, routed)          1.231    22.127    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I3_O)        0.124    22.251 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.847    23.098    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I0_O)        0.124    23.222 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          0.991    24.213    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I2_O)        0.124    24.337 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0/O
                         net (fo=3, routed)           0.761    25.098    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0_n_0
    SLICE_X50Y39         LUT3 (Prop_lut3_I2_O)        0.150    25.248 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0/O
                         net (fo=2, routed)           0.839    26.087    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0_n_0
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.348    26.435 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0/O
                         net (fo=2, routed)           0.589    27.024    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0_n_0
    SLICE_X51Y39         LUT6 (Prop_lut6_I0_O)        0.124    27.148 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64/O
                         net (fo=1, routed)           0.000    27.148    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.546 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.546    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.768 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           0.975    28.743    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I1_O)        0.325    29.068 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.452    29.520    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X52Y39         LUT6 (Prop_lut6_I5_O)        0.328    29.848 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.701    30.549    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X53Y39         LUT5 (Prop_lut5_I3_O)        0.124    30.673 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          0.592    31.265    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I1_O)        0.124    31.389 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0/O
                         net (fo=92, routed)          4.571    35.960    DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0_n_0
    SLICE_X54Y17         LUT3 (Prop_lut3_I1_O)        0.124    36.084 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0/O
                         net (fo=45, routed)          5.152    41.236    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0_n_0
    SLICE_X56Y31         LUT2 (Prop_lut2_I1_O)        0.124    41.360 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1699__0/O
                         net (fo=1, routed)           0.000    41.360    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1699__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.893 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    41.893    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1258_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.010 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_757/CO[3]
                         net (fo=1, routed)           0.000    42.010    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_757_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.127 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_344/CO[3]
                         net (fo=1, routed)           0.000    42.127    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_344_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.244 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.959    43.204    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_163_n_0
    SLICE_X57Y34         LUT4 (Prop_lut4_I0_O)        0.152    43.356 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_121__0/O
                         net (fo=1, routed)           0.533    43.889    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_121__0_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.326    44.215 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_80__0/O
                         net (fo=1, routed)           0.645    44.860    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_80__0_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I0_O)        0.124    44.984 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.845    45.829    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I1_O)        0.124    45.953 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.019    46.972    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X58Y36         LUT6 (Prop_lut6_I3_O)        0.124    47.096 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.454    48.550    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.124    48.674 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.371    50.044    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I2_O)        0.124    50.168 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-16]_i_2__0/O
                         net (fo=1, routed)           1.627    51.795    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-16]_i_2__0_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124    51.919 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-16]_i_1__0/O
                         net (fo=1, routed)           0.000    51.919    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-16]_i_1__0_n_0
    SLICE_X43Y46         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data0_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.814ns  (logic 12.006ns (23.171%)  route 39.808ns (76.829%))
  Logic Levels:           38  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=4 LUT3=2 LUT4=4 LUT5=4 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data0_reg[6]/C
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DIST_MATRIX/matrixReloaded/data0_reg[6]/Q
                         net (fo=32, routed)          2.350     2.806    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[8]_1[29]
    SLICE_X47Y42         LUT5 (Prop_lut5_I0_O)        0.124     2.930 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0/O
                         net (fo=50, routed)          2.277     5.207    DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.331 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_4__0/O
                         net (fo=22, routed)          0.665     5.995    DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_4__0_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.119 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_2__0/O
                         net (fo=7, routed)           1.766     7.885    DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_2__0_n_0
    SLICE_X43Y37         LUT2 (Prop_lut2_I1_O)        0.124     8.009 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_127__0/O
                         net (fo=19, routed)          1.550     9.560    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_127__0_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.684 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_135__0/O
                         net (fo=1, routed)           0.615    10.298    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_135__0_n_0
    SLICE_X45Y28         LUT4 (Prop_lut4_I3_O)        0.118    10.416 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_98__0/O
                         net (fo=2, routed)           0.599    11.015    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_98__0_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.326    11.341 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_50__0/O
                         net (fo=2, routed)           1.104    12.445    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_50__0_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.569 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_6__0/O
                         net (fo=1, routed)           0.922    13.491    DIST_MATRIX/matrixReloaded/fpuCalculations/fractl[11]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    17.342 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.344    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    18.862 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          1.910    20.772    DIST_MATRIX/matrixReloaded/fpuCalculations/l102_in
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124    20.896 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0/O
                         net (fo=21, routed)          1.231    22.127    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I3_O)        0.124    22.251 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.847    23.098    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I0_O)        0.124    23.222 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          0.991    24.213    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I2_O)        0.124    24.337 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0/O
                         net (fo=3, routed)           0.761    25.098    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0_n_0
    SLICE_X50Y39         LUT3 (Prop_lut3_I2_O)        0.150    25.248 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0/O
                         net (fo=2, routed)           0.839    26.087    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0_n_0
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.348    26.435 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0/O
                         net (fo=2, routed)           0.589    27.024    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0_n_0
    SLICE_X51Y39         LUT6 (Prop_lut6_I0_O)        0.124    27.148 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64/O
                         net (fo=1, routed)           0.000    27.148    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.546 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.546    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.768 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           0.975    28.743    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I1_O)        0.325    29.068 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.452    29.520    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X52Y39         LUT6 (Prop_lut6_I5_O)        0.328    29.848 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.701    30.549    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X53Y39         LUT5 (Prop_lut5_I3_O)        0.124    30.673 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          0.592    31.265    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I1_O)        0.124    31.389 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0/O
                         net (fo=92, routed)          4.571    35.960    DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0_n_0
    SLICE_X54Y17         LUT3 (Prop_lut3_I1_O)        0.124    36.084 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0/O
                         net (fo=45, routed)          5.152    41.236    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0_n_0
    SLICE_X56Y31         LUT2 (Prop_lut2_I1_O)        0.124    41.360 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1699__0/O
                         net (fo=1, routed)           0.000    41.360    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1699__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.893 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    41.893    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1258_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.010 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_757/CO[3]
                         net (fo=1, routed)           0.000    42.010    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_757_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.127 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_344/CO[3]
                         net (fo=1, routed)           0.000    42.127    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_344_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.244 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.959    43.204    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_163_n_0
    SLICE_X57Y34         LUT4 (Prop_lut4_I0_O)        0.152    43.356 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_121__0/O
                         net (fo=1, routed)           0.533    43.889    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_121__0_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.326    44.215 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_80__0/O
                         net (fo=1, routed)           0.645    44.860    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_80__0_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I0_O)        0.124    44.984 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.845    45.829    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I1_O)        0.124    45.953 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.019    46.972    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X58Y36         LUT6 (Prop_lut6_I3_O)        0.124    47.096 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.454    48.550    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.124    48.674 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.171    49.845    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I2_O)        0.124    49.969 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-2]_i_2__0/O
                         net (fo=1, routed)           1.721    51.690    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-2]_i_2__0_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I0_O)        0.124    51.814 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-2]_i_1__0/O
                         net (fo=1, routed)           0.000    51.814    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-2]_i_1__0_n_0
    SLICE_X42Y49         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data0_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.769ns  (logic 12.006ns (23.191%)  route 39.763ns (76.809%))
  Logic Levels:           38  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=4 LUT3=2 LUT4=4 LUT5=5 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data0_reg[6]/C
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DIST_MATRIX/matrixReloaded/data0_reg[6]/Q
                         net (fo=32, routed)          2.350     2.806    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[8]_1[29]
    SLICE_X47Y42         LUT5 (Prop_lut5_I0_O)        0.124     2.930 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0/O
                         net (fo=50, routed)          2.277     5.207    DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.331 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_4__0/O
                         net (fo=22, routed)          0.665     5.995    DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_4__0_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.119 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_2__0/O
                         net (fo=7, routed)           1.766     7.885    DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_2__0_n_0
    SLICE_X43Y37         LUT2 (Prop_lut2_I1_O)        0.124     8.009 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_127__0/O
                         net (fo=19, routed)          1.550     9.560    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_127__0_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.684 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_135__0/O
                         net (fo=1, routed)           0.615    10.298    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_135__0_n_0
    SLICE_X45Y28         LUT4 (Prop_lut4_I3_O)        0.118    10.416 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_98__0/O
                         net (fo=2, routed)           0.599    11.015    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_98__0_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.326    11.341 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_50__0/O
                         net (fo=2, routed)           1.104    12.445    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_50__0_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.569 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_6__0/O
                         net (fo=1, routed)           0.922    13.491    DIST_MATRIX/matrixReloaded/fpuCalculations/fractl[11]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    17.342 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.344    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    18.862 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          1.910    20.772    DIST_MATRIX/matrixReloaded/fpuCalculations/l102_in
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124    20.896 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0/O
                         net (fo=21, routed)          1.231    22.127    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I3_O)        0.124    22.251 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.847    23.098    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I0_O)        0.124    23.222 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          0.991    24.213    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I2_O)        0.124    24.337 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0/O
                         net (fo=3, routed)           0.761    25.098    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0_n_0
    SLICE_X50Y39         LUT3 (Prop_lut3_I2_O)        0.150    25.248 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0/O
                         net (fo=2, routed)           0.839    26.087    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0_n_0
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.348    26.435 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0/O
                         net (fo=2, routed)           0.589    27.024    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0_n_0
    SLICE_X51Y39         LUT6 (Prop_lut6_I0_O)        0.124    27.148 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64/O
                         net (fo=1, routed)           0.000    27.148    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.546 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.546    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.768 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           0.975    28.743    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I1_O)        0.325    29.068 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.452    29.520    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X52Y39         LUT6 (Prop_lut6_I5_O)        0.328    29.848 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.701    30.549    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X53Y39         LUT5 (Prop_lut5_I3_O)        0.124    30.673 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          0.592    31.265    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I1_O)        0.124    31.389 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0/O
                         net (fo=92, routed)          4.571    35.960    DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0_n_0
    SLICE_X54Y17         LUT3 (Prop_lut3_I1_O)        0.124    36.084 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0/O
                         net (fo=45, routed)          5.152    41.236    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0_n_0
    SLICE_X56Y31         LUT2 (Prop_lut2_I1_O)        0.124    41.360 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1699__0/O
                         net (fo=1, routed)           0.000    41.360    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1699__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.893 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    41.893    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1258_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.010 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_757/CO[3]
                         net (fo=1, routed)           0.000    42.010    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_757_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.127 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_344/CO[3]
                         net (fo=1, routed)           0.000    42.127    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_344_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.244 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.959    43.204    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_163_n_0
    SLICE_X57Y34         LUT4 (Prop_lut4_I0_O)        0.152    43.356 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_121__0/O
                         net (fo=1, routed)           0.533    43.889    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_121__0_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.326    44.215 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_80__0/O
                         net (fo=1, routed)           0.645    44.860    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_80__0_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I0_O)        0.124    44.984 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.845    45.829    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I1_O)        0.124    45.953 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.019    46.972    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X58Y36         LUT6 (Prop_lut6_I3_O)        0.124    47.096 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.454    48.550    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.124    48.674 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.548    50.222    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X57Y38         LUT6 (Prop_lut6_I2_O)        0.124    50.346 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-15]_i_2__0/O
                         net (fo=1, routed)           1.299    51.645    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-15]_i_2__0_n_0
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.124    51.769 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-15]_i_1__0/O
                         net (fo=1, routed)           0.000    51.769    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-15]_i_1__0_n_0
    SLICE_X44Y46         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data0_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.723ns  (logic 12.006ns (23.212%)  route 39.717ns (76.788%))
  Logic Levels:           38  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=4 LUT3=2 LUT4=4 LUT5=5 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data0_reg[6]/C
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DIST_MATRIX/matrixReloaded/data0_reg[6]/Q
                         net (fo=32, routed)          2.350     2.806    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[8]_1[29]
    SLICE_X47Y42         LUT5 (Prop_lut5_I0_O)        0.124     2.930 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0/O
                         net (fo=50, routed)          2.277     5.207    DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.331 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_4__0/O
                         net (fo=22, routed)          0.665     5.995    DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_4__0_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.119 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_2__0/O
                         net (fo=7, routed)           1.766     7.885    DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_2__0_n_0
    SLICE_X43Y37         LUT2 (Prop_lut2_I1_O)        0.124     8.009 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_127__0/O
                         net (fo=19, routed)          1.550     9.560    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_127__0_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.684 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_135__0/O
                         net (fo=1, routed)           0.615    10.298    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_135__0_n_0
    SLICE_X45Y28         LUT4 (Prop_lut4_I3_O)        0.118    10.416 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_98__0/O
                         net (fo=2, routed)           0.599    11.015    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_98__0_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.326    11.341 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_50__0/O
                         net (fo=2, routed)           1.104    12.445    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_50__0_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.569 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_6__0/O
                         net (fo=1, routed)           0.922    13.491    DIST_MATRIX/matrixReloaded/fpuCalculations/fractl[11]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    17.342 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.344    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    18.862 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          1.910    20.772    DIST_MATRIX/matrixReloaded/fpuCalculations/l102_in
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124    20.896 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0/O
                         net (fo=21, routed)          1.231    22.127    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I3_O)        0.124    22.251 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.847    23.098    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I0_O)        0.124    23.222 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          0.991    24.213    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I2_O)        0.124    24.337 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0/O
                         net (fo=3, routed)           0.761    25.098    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0_n_0
    SLICE_X50Y39         LUT3 (Prop_lut3_I2_O)        0.150    25.248 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0/O
                         net (fo=2, routed)           0.839    26.087    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0_n_0
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.348    26.435 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0/O
                         net (fo=2, routed)           0.589    27.024    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0_n_0
    SLICE_X51Y39         LUT6 (Prop_lut6_I0_O)        0.124    27.148 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64/O
                         net (fo=1, routed)           0.000    27.148    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.546 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.546    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.768 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           0.975    28.743    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I1_O)        0.325    29.068 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.452    29.520    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X52Y39         LUT6 (Prop_lut6_I5_O)        0.328    29.848 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.701    30.549    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X53Y39         LUT5 (Prop_lut5_I3_O)        0.124    30.673 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          0.592    31.265    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I1_O)        0.124    31.389 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0/O
                         net (fo=92, routed)          4.571    35.960    DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0_n_0
    SLICE_X54Y17         LUT3 (Prop_lut3_I1_O)        0.124    36.084 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0/O
                         net (fo=45, routed)          5.152    41.236    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0_n_0
    SLICE_X56Y31         LUT2 (Prop_lut2_I1_O)        0.124    41.360 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1699__0/O
                         net (fo=1, routed)           0.000    41.360    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1699__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.893 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    41.893    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1258_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.010 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_757/CO[3]
                         net (fo=1, routed)           0.000    42.010    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_757_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.127 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_344/CO[3]
                         net (fo=1, routed)           0.000    42.127    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_344_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.244 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.959    43.204    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_163_n_0
    SLICE_X57Y34         LUT4 (Prop_lut4_I0_O)        0.152    43.356 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_121__0/O
                         net (fo=1, routed)           0.533    43.889    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_121__0_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.326    44.215 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_80__0/O
                         net (fo=1, routed)           0.645    44.860    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_80__0_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I0_O)        0.124    44.984 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.845    45.829    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I1_O)        0.124    45.953 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.019    46.972    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X58Y36         LUT6 (Prop_lut6_I3_O)        0.124    47.096 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.454    48.550    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.124    48.674 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          0.946    49.620    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I2_O)        0.124    49.744 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-3]_i_2__0/O
                         net (fo=1, routed)           1.855    51.599    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-3]_i_2__0_n_0
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.124    51.723 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-3]_i_1__0/O
                         net (fo=1, routed)           0.000    51.723    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-3]_i_1__0_n_0
    SLICE_X42Y49         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data0_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.673ns  (logic 12.006ns (23.234%)  route 39.667ns (76.766%))
  Logic Levels:           38  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=4 LUT3=2 LUT4=4 LUT5=5 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data0_reg[6]/C
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DIST_MATRIX/matrixReloaded/data0_reg[6]/Q
                         net (fo=32, routed)          2.350     2.806    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[8]_1[29]
    SLICE_X47Y42         LUT5 (Prop_lut5_I0_O)        0.124     2.930 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0/O
                         net (fo=50, routed)          2.277     5.207    DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.331 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_4__0/O
                         net (fo=22, routed)          0.665     5.995    DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_4__0_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.119 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_2__0/O
                         net (fo=7, routed)           1.766     7.885    DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_2__0_n_0
    SLICE_X43Y37         LUT2 (Prop_lut2_I1_O)        0.124     8.009 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_127__0/O
                         net (fo=19, routed)          1.550     9.560    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_127__0_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.684 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_135__0/O
                         net (fo=1, routed)           0.615    10.298    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_135__0_n_0
    SLICE_X45Y28         LUT4 (Prop_lut4_I3_O)        0.118    10.416 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_98__0/O
                         net (fo=2, routed)           0.599    11.015    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_98__0_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.326    11.341 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_50__0/O
                         net (fo=2, routed)           1.104    12.445    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_50__0_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.569 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_6__0/O
                         net (fo=1, routed)           0.922    13.491    DIST_MATRIX/matrixReloaded/fpuCalculations/fractl[11]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    17.342 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.344    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    18.862 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          1.910    20.772    DIST_MATRIX/matrixReloaded/fpuCalculations/l102_in
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124    20.896 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0/O
                         net (fo=21, routed)          1.231    22.127    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I3_O)        0.124    22.251 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.847    23.098    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I0_O)        0.124    23.222 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          0.991    24.213    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I2_O)        0.124    24.337 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0/O
                         net (fo=3, routed)           0.761    25.098    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0_n_0
    SLICE_X50Y39         LUT3 (Prop_lut3_I2_O)        0.150    25.248 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0/O
                         net (fo=2, routed)           0.839    26.087    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0_n_0
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.348    26.435 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0/O
                         net (fo=2, routed)           0.589    27.024    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0_n_0
    SLICE_X51Y39         LUT6 (Prop_lut6_I0_O)        0.124    27.148 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64/O
                         net (fo=1, routed)           0.000    27.148    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.546 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.546    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.768 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           0.975    28.743    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I1_O)        0.325    29.068 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.452    29.520    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X52Y39         LUT6 (Prop_lut6_I5_O)        0.328    29.848 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.701    30.549    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X53Y39         LUT5 (Prop_lut5_I3_O)        0.124    30.673 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          0.592    31.265    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I1_O)        0.124    31.389 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0/O
                         net (fo=92, routed)          4.571    35.960    DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0_n_0
    SLICE_X54Y17         LUT3 (Prop_lut3_I1_O)        0.124    36.084 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0/O
                         net (fo=45, routed)          5.152    41.236    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0_n_0
    SLICE_X56Y31         LUT2 (Prop_lut2_I1_O)        0.124    41.360 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1699__0/O
                         net (fo=1, routed)           0.000    41.360    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1699__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.893 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    41.893    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1258_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.010 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_757/CO[3]
                         net (fo=1, routed)           0.000    42.010    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_757_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.127 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_344/CO[3]
                         net (fo=1, routed)           0.000    42.127    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_344_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.244 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.959    43.204    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_163_n_0
    SLICE_X57Y34         LUT4 (Prop_lut4_I0_O)        0.152    43.356 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_121__0/O
                         net (fo=1, routed)           0.533    43.889    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_121__0_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.326    44.215 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_80__0/O
                         net (fo=1, routed)           0.645    44.860    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_80__0_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I0_O)        0.124    44.984 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.845    45.829    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I1_O)        0.124    45.953 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.019    46.972    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X58Y36         LUT6 (Prop_lut6_I3_O)        0.124    47.096 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.454    48.550    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.124    48.674 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.462    50.135    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I1_O)        0.124    50.259 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[0]_i_2__0/O
                         net (fo=1, routed)           1.290    51.549    DIST_MATRIX/matrixReloaded/fpuCalculations/output[0]_i_2__0_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.124    51.673 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[0]_i_1__0/O
                         net (fo=1, routed)           0.000    51.673    DIST_MATRIX/matrixReloaded/fpuCalculations/output[0]_i_1__0_n_0
    SLICE_X42Y47         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/input1_reg[-14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/SHARED_FPU/output_reg[-20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.634ns  (logic 13.019ns (25.214%)  route 38.615ns (74.786%))
  Logic Levels:           39  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=3 LUT3=3 LUT4=6 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE                         0.000     0.000 r  pidBlock/input1_reg[-14]/C
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  pidBlock/input1_reg[-14]/Q
                         net (fo=30, routed)          3.449     3.967    pidBlock/SHARED_FPU/Q[9]
    SLICE_X26Y108        LUT4 (Prop_lut4_I3_O)        0.150     4.117 r  pidBlock/SHARED_FPU/i___219_i_5/O
                         net (fo=3, routed)           1.323     5.440    pidBlock/SHARED_FPU/i___219_i_5_n_0
    SLICE_X25Y115        LUT6 (Prop_lut6_I4_O)        0.326     5.766 f  pidBlock/SHARED_FPU/i___219_i_2/O
                         net (fo=14, routed)          1.000     6.766    pidBlock/SHARED_FPU/i___219_i_2_n_0
    SLICE_X21Y118        LUT2 (Prop_lut2_I1_O)        0.152     6.918 f  pidBlock/SHARED_FPU/i___106_i_3/O
                         net (fo=14, routed)          1.330     8.248    pidBlock/SHARED_FPU/i___106_i_3_n_0
    SLICE_X25Y116        LUT5 (Prop_lut5_I4_O)        0.360     8.608 r  pidBlock/SHARED_FPU/fract0_i_88/O
                         net (fo=27, routed)          0.677     9.285    pidBlock/SHARED_FPU/fract0_i_88_n_0
    SLICE_X21Y116        LUT3 (Prop_lut3_I1_O)        0.332     9.617 r  pidBlock/SHARED_FPU/fract0_i_103/O
                         net (fo=19, routed)          1.480    11.097    pidBlock/SHARED_FPU/fract0_i_103_n_0
    SLICE_X8Y118         LUT4 (Prop_lut4_I0_O)        0.124    11.221 r  pidBlock/SHARED_FPU/fract0_i_114/O
                         net (fo=1, routed)           0.573    11.794    pidBlock/SHARED_FPU/fract0_i_114_n_0
    SLICE_X9Y118         LUT6 (Prop_lut6_I5_O)        0.124    11.918 r  pidBlock/SHARED_FPU/fract0_i_74/O
                         net (fo=3, routed)           0.824    12.741    pidBlock/SHARED_FPU/fract0_i_74_n_0
    SLICE_X10Y119        LUT6 (Prop_lut6_I5_O)        0.124    12.865 r  pidBlock/SHARED_FPU/fract0_i_76/O
                         net (fo=2, routed)           0.990    13.856    pidBlock/SHARED_FPU/fract0_i_76_n_0
    SLICE_X11Y120        LUT3 (Prop_lut3_I0_O)        0.124    13.980 r  pidBlock/SHARED_FPU/fract0_i_29/O
                         net (fo=1, routed)           0.726    14.706    pidBlock/SHARED_FPU/fractr[12]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    18.742 r  pidBlock/SHARED_FPU/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.744    pidBlock/SHARED_FPU/fract0_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518    20.262 r  pidBlock/SHARED_FPU/fract0__0/P[23]
                         net (fo=11, routed)          2.456    22.717    pidBlock/SHARED_FPU/l90_in
    SLICE_X23Y123        LUT4 (Prop_lut4_I0_O)        0.124    22.841 r  pidBlock/SHARED_FPU/i___71_i_6/O
                         net (fo=8, routed)           0.861    23.702    pidBlock/SHARED_FPU/i___71_i_6_n_0
    SLICE_X25Y124        LUT6 (Prop_lut6_I0_O)        0.124    23.826 f  pidBlock/SHARED_FPU/i___71_i_3/O
                         net (fo=10, routed)          1.046    24.872    pidBlock/SHARED_FPU/i___71_i_3_n_0
    SLICE_X23Y125        LUT6 (Prop_lut6_I0_O)        0.124    24.996 r  pidBlock/SHARED_FPU/i___66_i_1/O
                         net (fo=11, routed)          0.761    25.757    pidBlock/SHARED_FPU/i___66_i_1_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I1_O)        0.124    25.881 r  pidBlock/SHARED_FPU/i___65_i_2/O
                         net (fo=3, routed)           0.973    26.854    pidBlock/SHARED_FPU/i___65_i_2_n_0
    SLICE_X25Y121        LUT3 (Prop_lut3_I0_O)        0.152    27.006 r  pidBlock/SHARED_FPU/i___136_i_11/O
                         net (fo=2, routed)           0.296    27.301    pidBlock/SHARED_FPU/i___136_i_11_n_0
    SLICE_X27Y121        LUT5 (Prop_lut5_I3_O)        0.326    27.627 r  pidBlock/SHARED_FPU/i___136_i_7/O
                         net (fo=2, routed)           0.722    28.349    pidBlock/SHARED_FPU/i___136_i_7_n_0
    SLICE_X26Y121        LUT6 (Prop_lut6_I0_O)        0.124    28.473 r  pidBlock/SHARED_FPU/i___136_i_9/O
                         net (fo=1, routed)           0.000    28.473    pidBlock/SHARED_FPU/i___136_i_9_n_0
    SLICE_X26Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.023 r  pidBlock/SHARED_FPU/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.023    pidBlock/SHARED_FPU/i___136_i_2_n_0
    SLICE_X26Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.245 f  pidBlock/SHARED_FPU/i___136_i_1/O[0]
                         net (fo=4, routed)           0.874    30.120    pidBlock/SHARED_FPU/i___136_i_1_n_7
    SLICE_X28Y122        LUT2 (Prop_lut2_I1_O)        0.325    30.445 r  pidBlock/SHARED_FPU/i___67_i_7/O
                         net (fo=1, routed)           0.162    30.607    pidBlock/SHARED_FPU/i___67_i_7_n_0
    SLICE_X28Y122        LUT6 (Prop_lut6_I5_O)        0.326    30.933 f  pidBlock/SHARED_FPU/i___67_i_3/O
                         net (fo=1, routed)           0.799    31.732    pidBlock/SHARED_FPU/i___67_i_3_n_0
    SLICE_X24Y122        LUT5 (Prop_lut5_I3_O)        0.124    31.856 r  pidBlock/SHARED_FPU/i___67_i_1/O
                         net (fo=55, routed)          0.531    32.387    pidBlock/SHARED_FPU/i___67_i_1_n_0
    SLICE_X25Y122        LUT6 (Prop_lut6_I2_O)        0.124    32.511 r  pidBlock/SHARED_FPU/i___56_i_1/O
                         net (fo=71, routed)          4.241    36.752    pidBlock/SHARED_FPU/i___56_i_1_n_0
    SLICE_X11Y123        LUT4 (Prop_lut4_I0_O)        0.124    36.876 f  pidBlock/SHARED_FPU/i___56/O
                         net (fo=29, routed)          3.117    39.993    pidBlock/SHARED_FPU/i___56_n_0
    SLICE_X24Y134        LUT2 (Prop_lut2_I1_O)        0.124    40.117 r  pidBlock/SHARED_FPU/output[7]_i_1807/O
                         net (fo=1, routed)           0.000    40.117    pidBlock/SHARED_FPU/output[7]_i_1807_n_0
    SLICE_X24Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.667 r  pidBlock/SHARED_FPU/output_reg[7]_i_1417/CO[3]
                         net (fo=1, routed)           0.000    40.667    pidBlock/SHARED_FPU/output_reg[7]_i_1417_n_0
    SLICE_X24Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.781 r  pidBlock/SHARED_FPU/output_reg[7]_i_940/CO[3]
                         net (fo=1, routed)           0.000    40.781    pidBlock/SHARED_FPU/output_reg[7]_i_940_n_0
    SLICE_X24Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.895 r  pidBlock/SHARED_FPU/output_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000    40.895    pidBlock/SHARED_FPU/output_reg[7]_i_497_n_0
    SLICE_X24Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.009 f  pidBlock/SHARED_FPU/output_reg[7]_i_224/CO[3]
                         net (fo=1, routed)           1.690    42.699    pidBlock/SHARED_FPU/orx116_in
    SLICE_X19Y127        LUT4 (Prop_lut4_I2_O)        0.152    42.851 f  pidBlock/SHARED_FPU/output[7]_i_132/O
                         net (fo=1, routed)           0.867    43.718    pidBlock/SHARED_FPU/output[7]_i_132_n_0
    SLICE_X18Y127        LUT6 (Prop_lut6_I0_O)        0.326    44.044 f  pidBlock/SHARED_FPU/output[7]_i_83/O
                         net (fo=1, routed)           0.969    45.013    pidBlock/SHARED_FPU/output[7]_i_83_n_0
    SLICE_X15Y128        LUT4 (Prop_lut4_I3_O)        0.124    45.137 f  pidBlock/SHARED_FPU/output[7]_i_54/O
                         net (fo=1, routed)           0.957    46.095    pidBlock/SHARED_FPU/output[7]_i_54_n_0
    SLICE_X22Y128        LUT5 (Prop_lut5_I1_O)        0.124    46.219 f  pidBlock/SHARED_FPU/output[7]_i_21/O
                         net (fo=1, routed)           0.757    46.975    pidBlock/SHARED_FPU/output[7]_i_21_n_0
    SLICE_X29Y127        LUT6 (Prop_lut6_I3_O)        0.124    47.099 r  pidBlock/SHARED_FPU/output[7]_i_6/O
                         net (fo=29, routed)          1.590    48.689    pidBlock/SHARED_FPU/output[7]_i_6_n_0
    SLICE_X34Y123        LUT6 (Prop_lut6_I1_O)        0.124    48.813 r  pidBlock/SHARED_FPU/output[2]_i_9/O
                         net (fo=25, routed)          1.358    50.172    pidBlock/SHARED_FPU/output[2]_i_9_n_0
    SLICE_X32Y122        LUT6 (Prop_lut6_I2_O)        0.124    50.296 r  pidBlock/SHARED_FPU/output[-20]_i_2/O
                         net (fo=1, routed)           1.214    51.510    pidBlock/SHARED_FPU/output[-20]_i_2_n_0
    SLICE_X32Y111        LUT5 (Prop_lut5_I0_O)        0.124    51.634 r  pidBlock/SHARED_FPU/output[-20]_i_1/O
                         net (fo=1, routed)           0.000    51.634    pidBlock/SHARED_FPU/output[-20]_i_1_n_0
    SLICE_X32Y111        FDRE                                         r  pidBlock/SHARED_FPU/output_reg[-20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data0_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.599ns  (logic 12.006ns (23.268%)  route 39.593ns (76.732%))
  Logic Levels:           38  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=4 LUT3=2 LUT4=4 LUT5=5 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data0_reg[6]/C
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DIST_MATRIX/matrixReloaded/data0_reg[6]/Q
                         net (fo=32, routed)          2.350     2.806    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[8]_1[29]
    SLICE_X47Y42         LUT5 (Prop_lut5_I0_O)        0.124     2.930 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0/O
                         net (fo=50, routed)          2.277     5.207    DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.331 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_4__0/O
                         net (fo=22, routed)          0.665     5.995    DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_4__0_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.119 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_2__0/O
                         net (fo=7, routed)           1.766     7.885    DIST_MATRIX/matrixReloaded/fpuCalculations/i___113_i_2__0_n_0
    SLICE_X43Y37         LUT2 (Prop_lut2_I1_O)        0.124     8.009 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_127__0/O
                         net (fo=19, routed)          1.550     9.560    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_127__0_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.684 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_135__0/O
                         net (fo=1, routed)           0.615    10.298    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_135__0_n_0
    SLICE_X45Y28         LUT4 (Prop_lut4_I3_O)        0.118    10.416 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_98__0/O
                         net (fo=2, routed)           0.599    11.015    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_98__0_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.326    11.341 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_50__0/O
                         net (fo=2, routed)           1.104    12.445    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_50__0_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.569 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_6__0/O
                         net (fo=1, routed)           0.922    13.491    DIST_MATRIX/matrixReloaded/fpuCalculations/fractl[11]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    17.342 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.344    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    18.862 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          1.910    20.772    DIST_MATRIX/matrixReloaded/fpuCalculations/l102_in
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124    20.896 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0/O
                         net (fo=21, routed)          1.231    22.127    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I3_O)        0.124    22.251 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.847    23.098    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I0_O)        0.124    23.222 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          0.991    24.213    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I2_O)        0.124    24.337 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0/O
                         net (fo=3, routed)           0.761    25.098    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0_n_0
    SLICE_X50Y39         LUT3 (Prop_lut3_I2_O)        0.150    25.248 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0/O
                         net (fo=2, routed)           0.839    26.087    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0_n_0
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.348    26.435 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0/O
                         net (fo=2, routed)           0.589    27.024    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0_n_0
    SLICE_X51Y39         LUT6 (Prop_lut6_I0_O)        0.124    27.148 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64/O
                         net (fo=1, routed)           0.000    27.148    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.546 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.546    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.768 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           0.975    28.743    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I1_O)        0.325    29.068 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.452    29.520    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X52Y39         LUT6 (Prop_lut6_I5_O)        0.328    29.848 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.701    30.549    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X53Y39         LUT5 (Prop_lut5_I3_O)        0.124    30.673 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          0.592    31.265    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I1_O)        0.124    31.389 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0/O
                         net (fo=92, routed)          4.571    35.960    DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0_n_0
    SLICE_X54Y17         LUT3 (Prop_lut3_I1_O)        0.124    36.084 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0/O
                         net (fo=45, routed)          5.152    41.236    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0_n_0
    SLICE_X56Y31         LUT2 (Prop_lut2_I1_O)        0.124    41.360 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1699__0/O
                         net (fo=1, routed)           0.000    41.360    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1699__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.893 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    41.893    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1258_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.010 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_757/CO[3]
                         net (fo=1, routed)           0.000    42.010    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_757_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.127 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_344/CO[3]
                         net (fo=1, routed)           0.000    42.127    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_344_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.244 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.959    43.204    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_163_n_0
    SLICE_X57Y34         LUT4 (Prop_lut4_I0_O)        0.152    43.356 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_121__0/O
                         net (fo=1, routed)           0.533    43.889    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_121__0_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.326    44.215 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_80__0/O
                         net (fo=1, routed)           0.645    44.860    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_80__0_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I0_O)        0.124    44.984 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.845    45.829    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I1_O)        0.124    45.953 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.019    46.972    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X58Y36         LUT6 (Prop_lut6_I3_O)        0.124    47.096 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.454    48.550    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.124    48.674 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.577    50.250    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I2_O)        0.124    50.374 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-12]_i_2__0/O
                         net (fo=1, routed)           1.101    51.475    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-12]_i_2__0_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124    51.599 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-12]_i_1__0/O
                         net (fo=1, routed)           0.000    51.599    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-12]_i_1__0_n_0
    SLICE_X43Y46         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pidBlock/PID_ALTITUDE/error_reg[-2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/PID_ALTITUDE/prevError_reg[-2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.141ns (69.096%)  route 0.063ns (30.904%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE                         0.000     0.000 r  pidBlock/PID_ALTITUDE/error_reg[-2]/C
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_ALTITUDE/error_reg[-2]/Q
                         net (fo=3, routed)           0.063     0.204    pidBlock/PID_ALTITUDE/error[-2]
    SLICE_X33Y103        FDRE                                         r  pidBlock/PID_ALTITUDE/prevError_reg[-2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_ALTITUDE/ResultReady_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/aRq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDRE                         0.000     0.000 r  pidBlock/PID_ALTITUDE/ResultReady_reg/C
    SLICE_X30Y94         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pidBlock/PID_ALTITUDE/ResultReady_reg/Q
                         net (fo=2, routed)           0.067     0.231    pidBlock/altitudeReady
    SLICE_X30Y94         FDRE                                         r  pidBlock/aRq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_ROLL/ResultReady_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/rRq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE                         0.000     0.000 r  pidBlock/PID_ROLL/ResultReady_reg/C
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pidBlock/PID_ROLL/ResultReady_reg/Q
                         net (fo=2, routed)           0.067     0.231    pidBlock/rollReady
    SLICE_X46Y87         FDRE                                         r  pidBlock/rRq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/c1_reg[-1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/data1_reg[-1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/c1_reg[-1]/C
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DIST_MATRIX/matrixReloaded/c1_reg[-1]/Q
                         net (fo=1, routed)           0.054     0.195    DIST_MATRIX/matrixReloaded/c1_reg[-_n_0_1]
    SLICE_X29Y56         LUT6 (Prop_lut6_I1_O)        0.045     0.240 r  DIST_MATRIX/matrixReloaded/data1[-1]_i_1/O
                         net (fo=1, routed)           0.000     0.240    DIST_MATRIX/matrixReloaded/data1[-1]_i_1_n_0
    SLICE_X29Y56         FDRE                                         r  DIST_MATRIX/matrixReloaded/data1_reg[-1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_32_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRITE_DATA_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE                         0.000     0.000 r  i2cExternal/BUFFER_32_reg[27]/C
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/BUFFER_32_reg[27]/Q
                         net (fo=1, routed)           0.102     0.243    i2cExternal/BUFFER_32_reg_n_0_[27]
    SLICE_X38Y92         FDRE                                         r  i2cExternal/WRITE_DATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/I_I2CITF/RD_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/RDq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE                         0.000     0.000 r  i2cExternal/I_I2CITF/RD_reg/C
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  i2cExternal/I_I2CITF/RD_reg/Q
                         net (fo=1, routed)           0.119     0.247    i2cExternal/RD
    SLICE_X4Y94          FDRE                                         r  i2cExternal/RDq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_ROLL/error_reg[-7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/PID_ROLL/prevError_reg[-7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y107        FDRE                         0.000     0.000 r  pidBlock/PID_ROLL/error_reg[-7]/C
    SLICE_X25Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_ROLL/error_reg[-7]/Q
                         net (fo=3, routed)           0.109     0.250    pidBlock/PID_ROLL/error[-7]
    SLICE_X27Y108        FDRE                                         r  pidBlock/PID_ROLL/prevError_reg[-7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/c0_reg[-13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/data0_reg[-13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/c0_reg[-13]/C
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DIST_MATRIX/matrixReloaded/c0_reg[-13]/Q
                         net (fo=2, routed)           0.066     0.207    DIST_MATRIX/matrixReloaded/c0_reg[-_n_0_13]
    SLICE_X33Y54         LUT6 (Prop_lut6_I1_O)        0.045     0.252 r  DIST_MATRIX/matrixReloaded/data0[-13]_i_1/O
                         net (fo=1, routed)           0.000     0.252    DIST_MATRIX/matrixReloaded/data0[-13]_i_1_n_0
    SLICE_X33Y54         FDRE                                         r  DIST_MATRIX/matrixReloaded/data0_reg[-13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/temp_reg[-12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/ch0_reg[-12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/temp_reg[-12]/C
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DIST_MATRIX/matrixReloaded/temp_reg[-12]/Q
                         net (fo=4, routed)           0.114     0.255    DIST_MATRIX/matrixReloaded/temp_reg[-_n_0_12]
    SLICE_X38Y55         FDRE                                         r  DIST_MATRIX/matrixReloaded/ch0_reg[-12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/c3_reg[-7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/data0_reg[-7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.764%)  route 0.070ns (27.236%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/c3_reg[-7]/C
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DIST_MATRIX/matrixReloaded/c3_reg[-7]/Q
                         net (fo=2, routed)           0.070     0.211    DIST_MATRIX/matrixReloaded/c3_reg[-_n_0_7]
    SLICE_X36Y53         LUT5 (Prop_lut5_I1_O)        0.045     0.256 r  DIST_MATRIX/matrixReloaded/data0[-7]_i_1/O
                         net (fo=1, routed)           0.000     0.256    DIST_MATRIX/matrixReloaded/data0[-7]_i_1_n_0
    SLICE_X36Y53         FDRE                                         r  DIST_MATRIX/matrixReloaded/data0_reg[-7]/D
  -------------------------------------------------------------------    -------------------





