$date
  Sun Apr  4 16:12:59 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module muxn_tb $end
$var reg 4 ! ent_tb[3:0] $end
$var reg 2 " sel_tb[1:0] $end
$var reg 1 # sal_tb $end
$scope module dut $end
$var reg 4 $ ent_i[3:0] $end
$var reg 2 % sel_i[1:0] $end
$var reg 1 & sal_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b1001 !
b00 "
1#
b1001 $
b00 %
1&
#10000000
b1000 !
0#
b1000 $
0&
#20000000
b0010 !
b0010 $
#40000000
b01 "
1#
b01 %
1&
#50000000
b0011 !
b0011 $
#70000000
b1001 !
0#
b1001 $
0&
#80000000
b00 "
1#
b00 %
1&
#100000000
b0011 !
b0011 $
#120000000
b01 "
b01 %
#125000000
b0111 !
b0111 $
#160000000
b10 "
b10 %
#165000000
b0011 !
0#
b0011 $
0&
#185000000
b0111 !
1#
b0111 $
1&
#200000000
b11 "
0#
b11 %
0&
