Need to test -----------------------------------------
    SLL rd r1 r2 (Logical Left Shift)
    SRL rd r1 r2 (Logical Right Shift)
    SLLi rd r1 imm_12 (Logical Left Shift Immediate)
    SRLi rd r1 imm_12 (Logical Right Shift Immediate)
------------------------------------------------------


00100293 // [] addi x5, x0, 1 --> 1
00200313 // [] addi x6, x0, 2 --> 2
00300393 // [] addi x7, x0, 3 --> 3
ff000413 // [] addi x8, x0, 4080 --> 0x1111 1111 0000
0f000493 // [] addi x9, x0, 240 --> 0x11110000 --> 240
00639533 // [] SLL x10, x7, x6 --> 0x11 << 2 --> 0x1100 --> 12
02239593 // [] SLLi x11, x7, 34 --> 0x11 << 2 --> 0x1100 --> 12
0074d633 // [x12] SRL x12, x9, x7 --> 0x11110000 >> 3 --> 0x00011110
0044d693 // [x13] SRLi x13, x9, 4 --> 0x11110000 >> 4 --> 0x1111
40745733 // [x14] SRA x14, x8, x7 --> 0x111111110000 >> 3 --> 0x1111 1111 1110
40445793 // [x15] SRAi x15, x8, 4 --> 0x111111110000 >> 4 --> 0x111111111111
00a00893 // [] addi x17, x0, 10
00000073 // [] ecall