Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Nov 15 19:44:11 2024
| Host         : sebasHAL running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file adc_dma_bd_wrapper_control_sets_placed.rpt
| Design       : adc_dma_bd_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   463 |
|    Minimum number of control sets                        |   463 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1165 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   463 |
| >= 0 to < 4        |    27 |
| >= 4 to < 6        |    57 |
| >= 6 to < 8        |    29 |
| >= 8 to < 10       |   122 |
| >= 10 to < 12      |    18 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |    33 |
| >= 16              |   166 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1082 |          344 |
| No           | No                    | Yes                    |             369 |           95 |
| No           | Yes                   | No                     |            1265 |          423 |
| Yes          | No                    | No                     |            1414 |          362 |
| Yes          | No                    | Yes                    |             431 |          113 |
| Yes          | Yes                   | No                     |            4098 |         1132 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                                                                           Enable Signal                                                                                                                           |                                                                                                                             Set/Reset Signal                                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                             |                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                             |                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/sDir_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                 |                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/s_ready_i_reg                                                                                        |                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/sCh1GainH_i_1_n_0                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[0]_i_1_n_0                                                                                                                               | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/sCh2CouplingL_i_1_n_0                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                 |                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/sCh2GainH_i_1_n_0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                  |                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                    |                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                             |                1 |              3 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                       |                1 |              3 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                             |                1 |              3 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                               |                2 |              3 |         1.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                      |                1 |              3 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                             |                1 |              3 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo           |                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                       |                1 |              3 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                             |                2 |              3 |         1.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                 | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0                                                                                                                    |                1 |              3 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                              |                2 |              3 |         1.50 |
|  adc_dma_bd_i/ZmodADC1410_Controll_0/U0/DcoBufgClk |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                  |                1 |              3 |         3.00 |
|  adc_dma_bd_i/ZmodADC1410_Controll_0/U0/DcoBufgClk |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                  |                1 |              3 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                     |                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                     |                3 |              4 |         1.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/PS7_i[0]                                                                                                    | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2__0_n_0                                                                                                              | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_0                                                                                                                    |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                        | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                           |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                     | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                            | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/sClkCounter0                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                       |                3 |              4 |         1.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                    | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[3]_i_1_n_0                                                                                                                       |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0_reg[31]_0                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/sInitDoneR_n_reg_n_0                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/rst_ps7_0_100M_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[0].InstSyncHandshake/E[0]                                                                                                                                                                                      | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                               |                4 |              4 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[0].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                       | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                           | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                 |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                                                   |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                           | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                 |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                       | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                 |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                      |                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/Circular_Buffer_inst/InstBufFullHandShake/E[0]                                                                                                                                                                                  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                       | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                 |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                        | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                            | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegRstR_reg_4[0]                                                                                                                                                                             | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/aHanshakeReset0                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].reg_slice_mi/p_0_in                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/PS7_i[0]                                                                                                                 | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  adc_dma_bd_i/ZmodADC1410_Controll_0/U0/DcoBufgClk |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/sInitDoneR_n_reg_n_0                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[3][0]                                                                                                              | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                                              | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                          | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lAxiArreadyLoc0                                                                                                                                                                               | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/aHanshakeReset0                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                          | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                3 |              5 |         1.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg[0]_i_1_n_0                                                                                                                                              |                2 |              5 |         2.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lAxiAwreadyLoc0                                                                                                                                                                               | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/aHanshakeReset0                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                        |                                                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                   | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                  |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[0].InstSyncHandshake/iPushRising                                                                                                                                                                               | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/sIncCmdCnt                                                                                                                                                                                                                 | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/sCmdCnt[4]_i_1_n_0                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                        |                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                3 |              5 |         1.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                             |                2 |              5 |         2.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |                2 |              5 |         2.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                    | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                  |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                                        |                3 |              5 |         1.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                |                                                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                |                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                       | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                2 |              5 |         2.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                         | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                             |                2 |              5 |         2.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_i_1__0_n_0                                                                                                           |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                         | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                2 |              5 |         2.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |                2 |              5 |         2.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                       | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                2 |              5 |         2.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/sTxData                                                                                                                                                                                                    | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/sTxVector1                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/E[0]                                                                                                                                                                                                       | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/RST                                                                                                                                                                                                              |                5 |              6 |         1.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                          |                                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/FSM_onehot_sCurrentState[5]_i_1_n_0                                                                                                                                                                        | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/RST                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                           |                1 |              6 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                                   |                2 |              6 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s01_mmu/inst/ar_pop                                                                                                                                                                                                                 | adc_dma_bd_i/axi_mem_intercon/s01_mmu/inst/decerr_slave_inst/aresetn_d_reg[1]                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/E[0]                                                                                                                                               | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                          |                2 |              6 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s02_mmu/inst/aw_pop                                                                                                                                                                                                                 | adc_dma_bd_i/axi_mem_intercon/s02_mmu/inst/decerr_slave_inst/aresetn_d_reg[1]                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s02_mmu/inst/w_pop                                                                                                                                                                                                                  | adc_dma_bd_i/axi_mem_intercon/s02_mmu/inst/decerr_slave_inst/aresetn_d_reg[1]                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                           | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.halt_i_reg_1[0]                                                                                                                                                                       |                1 |              6 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0                                                            |                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_reg_1[0]                                                                                                | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                          |                2 |              6 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | adc_dma_bd_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/rst_ps7_0_100M_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | adc_dma_bd_i/rst_ps7_0_100M_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_1                                                                                                                                                |                3 |              6 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                              |                                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                               | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg[0]_i_1_n_0                                                                                                                                           |                1 |              6 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/E[0]                                                                                        | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                3 |              7 |         2.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/p_1_in[2]                                                                                                                                                                                     | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                1 |              7 |         7.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0                                                                                       |                3 |              7 |         2.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0                                                                                       |                3 |              7 |         2.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                   | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                          |                3 |              7 |         2.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1                                                        | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                5 |              7 |         1.40 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/p_15_in                                                                                     | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                             |                3 |              7 |         2.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0                                                        | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                3 |              7 |         2.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                    | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                          |                2 |              7 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/E[0]                                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegisters[0]_0[31]                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/InstRxFifoWrEnHandshake/E[0]                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegisters[0]_0[31]                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg5[23]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg8[7]_i_1_n_0                                                                                                                                                                           | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg8[31]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg8[15]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg7[31]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg7[15]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg6[7]_i_1_n_0                                                                                                                                                                           | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                8 |              8 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg6[23]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                6 |              8 |         1.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg6[15]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                8 |              8 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg5[7]_i_1_n_0                                                                                                                                                                           | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  |                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg5[15]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg3[31]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                4 |              8 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg3[15]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg2[7]_i_1_n_0                                                                                                                                                                           | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0             | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0            | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0            | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg2[31]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                4 |              8 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0            | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg7[23]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg11[23]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg9[23]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                              | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                              |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                    | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/p_1_in[17]                                                                                                                                                                                    | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                     | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/p_1_in[8]                                                                                                                                                                                     | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/sDoneFsm                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/RST                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg9[15]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg12[23]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0            | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg6[31]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                8 |              8 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg5[31]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg3[23]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg15[31]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg13[7]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10[31]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg14[7]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg14[15]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg9[31]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg12[15]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                          | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                            |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg15[15]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg14[31]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg14[23]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg13[31]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg13[23]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                4 |              8 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg13[15]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg12[7]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg12[31]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/sExtSPI_RxDin[7]_i_1_n_0                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg15[23]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg11[7]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg11[31]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg3[7]_i_1_n_0                                                                                                                                                                           | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg11[15]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10[7]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10[23]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10[15]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg9[7]_i_1_n_0                                                                                                                                                                           | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg8[23]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg[0]                                                                        | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg2[15]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                6 |              8 |         1.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0            | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0            | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0            | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_axi_rvalid                                                                                | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             |                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg16[7]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg16[31]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg2[23]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg16[23]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg7[7]_i_1_n_0                                                                                                                                                                           | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_0[0]                                                                      | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                4 |              8 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_3[0]                                                                      | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1[0]                                                                      | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_2[0]                                                                      | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_4[0]                                                                      | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_5[0]                                                                      | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_6[0]                                                                      | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg16[15]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg15[7]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo              |                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                   |                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                             |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0                                                                                                            | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                           |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                            | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                            | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                            | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                                                                                                             | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                   | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                   | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                      | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                            |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0[0]                                                                                  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                            |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/E[0]                                                                                                                                                               | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                   | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                       | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0[0]                                                              |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_1[0]                                                                                                                       | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |                4 |              8 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SR[0]                                                                                                                                                  |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                4 |              9 |         2.25 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                3 |              9 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                2 |              9 |         4.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_89_in                                                                                                    | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                4 |              9 |         2.25 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                4 |              9 |         2.25 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_0                                                       | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                             |                3 |              9 |         3.00 |
|  adc_dma_bd_i/ZmodADC1410_Controll_0/U0/DcoBufgClk |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                     |                2 |              9 |         4.50 |
|  adc_dma_bd_i/ZmodADC1410_Controll_0/U0/DcoBufgClk |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                     |                2 |              9 |         4.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_mem_intercon/s02_mmu/inst/decerr_slave_inst/aresetn_d_reg[1]                                                                                                                                                                                           |                4 |              9 |         2.25 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                  |                4 |             10 |         2.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                             | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                                        |                3 |             10 |         3.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                             |                                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]         | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                2 |             10 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                        |                                                                                                                                                                                                                                                                         |                6 |             10 |         1.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]    | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                        |                                                                                                                                                                                                                                                                         |                6 |             10 |         1.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_mem_intercon/s01_mmu/inst/decerr_slave_inst/aresetn_d_reg[1]                                                                                                                                                                                           |                5 |             10 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]             | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                      |                2 |             10 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                     | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                      |                4 |             10 |         2.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                4 |             10 |         2.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                2 |             10 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                             |                3 |             11 |         3.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                              |                2 |             11 |         5.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                      | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                |                3 |             12 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                      |                4 |             12 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                3 |             12 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/sel                                                                                                                                                                                                        | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/sRdDataR0                                                                                                                                                                                                        |                3 |             13 |         4.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                            |                7 |             13 |         1.86 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                |                7 |             13 |         1.86 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                |                5 |             13 |         2.60 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |                5 |             13 |         2.60 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                              |                                                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                       | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |                6 |             13 |         2.17 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[2].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                       | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[2].InstSyncHandshake/E[0]                                                                                                                                                                                      | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/Circular_Buffer_inst/sInAddrCounter0                                                                                                                                                                                                  |                4 |             14 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      |                                                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstStreamTLHandshake/E[0]                                                                                                                                                                                                      | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstSaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/Circular_Buffer_inst/InstLoadOutCntHandshake/xsBufEmpty_reg                                                                                                                                                                     |                                                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/Circular_Buffer_inst/InstOutAddrCntStartHandshake/SyncAsyncPushT/E[0]                                                                                                                                                           | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                      | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                |                4 |             14 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/Circular_Buffer_inst/sInAddrCntEn                                                                                                                                                                                               | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/Circular_Buffer_inst/sInAddrCounter0                                                                                                                                                                                                  |                4 |             14 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                 | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                4 |             14 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegRstR_reg_3[0]                                                                                                                                                                             | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/aHanshakeReset0                                                                                                                                                                                     |                5 |             14 |         2.80 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstStreamTLHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                                       | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                          | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                5 |             14 |         2.80 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/TAR_0/U0/master_test_inst/E[0]                                                                                                                                                                                                                       | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/TAR_0/U0/master_test_inst/tvalid_reg_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                          | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                5 |             14 |         2.80 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                    | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                3 |             14 |         4.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/Circular_Buffer_inst/InstOutAddrCntStartHandshake/E[0]                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstSaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/Circular_Buffer_inst/sLoadBufStart                                                                                                                                                                                              | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                       |                4 |             15 |         3.75 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                    | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                             |                3 |             15 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                5 |             15 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                5 |             15 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                               |                                                                                                                                                                                                                                                                         |                4 |             15 |         3.75 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstStreamTLHandshake/iPushRising                                                                                                                                                                                               | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                 |                5 |             15 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                5 |             15 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                |                4 |             15 |         3.75 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[2].InstSyncHandshake/iPushRising                                                                                                                                                                               | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                 |                5 |             15 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                7 |             15 |         2.14 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/Circular_Buffer_inst/InstOutAddrCntStartHandshake/iPushRising                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                               |                4 |             15 |         3.75 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                     | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                   |                5 |             16 |         3.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                               | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |                3 |             16 |         5.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                            | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                            | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                 | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                5 |             16 |         3.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s2mm_all_idle                                                                                                                                                                | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                              |                                                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/FSM_sequential_mm2s_cs_reg[0]_0                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/sRelayCntEn                                                                                                                                                                                                                | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/sRelayPrescaler0                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                 |                                                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                  |                                                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                   | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                5 |             17 |         3.40 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                        |                                                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[6].InstSyncHandshake/E[0]                                                                                                                                                                                      | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegRstR_reg_2[0]                                                                                                                                                                             | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/aHanshakeReset0                                                                                                                                                                                     |                4 |             18 |         4.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[8].InstSyncHandshake/E[0]                                                                                                                                                                                      | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[6].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                       | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                 |                4 |             18 |         4.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[5].InstSyncHandshake/E[0]                                                                                                                                                                                      | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                               |                4 |             18 |         4.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[5].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                       | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                 |                4 |             18 |         4.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                |                4 |             18 |         4.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                     | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |                4 |             18 |         4.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0                                                            | adc_dma_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1_n_0                                                                   |                4 |             18 |         4.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[8].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                       | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                 |                4 |             18 |         4.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[7].InstSyncHandshake/E[0]                                                                                                                                                                                      | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegRstR_reg_1[0]                                                                                                                                                                             | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/aHanshakeReset0                                                                                                                                                                                     |                4 |             18 |         4.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[7].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                       | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                 |                4 |             18 |         4.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegRstR_reg[0]                                                                                                                                                                               | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/aHanshakeReset0                                                                                                                                                                                     |                5 |             18 |         3.60 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegRstR_reg_0[0]                                                                                                                                                                             | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/aHanshakeReset0                                                                                                                                                                                     |                6 |             18 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[8].InstSyncHandshake/iPushRising                                                                                                                                                                               | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                 |                5 |             19 |         3.80 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/sRelayPrescaler0                                                                                                                                                                                                                 |                5 |             19 |         3.80 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[6].InstSyncHandshake/iPushRising                                                                                                                                                                               | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                 |                4 |             19 |         4.75 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[5].InstSyncHandshake/iPushRising                                                                                                                                                                               | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                 |                5 |             19 |         3.80 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[7].InstSyncHandshake/iPushRising                                                                                                                                                                               | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                 |                7 |             19 |         2.71 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstSaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                               |                7 |             19 |         2.71 |
|  adc_dma_bd_i/ZmodADC1410_Controll_0/U0/DcoBufgClk | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                         |                3 |             20 |         6.67 |
|  adc_dma_bd_i/ZmodADC1410_Controll_0/U0/DcoBufgClk | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                    |                4 |             20 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                 |                                                                                                                                                                                                                                                                         |                6 |             20 |         3.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[3]_0[0]                                                                                                                               |                4 |             20 |         5.00 |
|  adc_dma_bd_i/ZmodADC1410_Controll_0/U0/DcoBufgClk | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                    |                4 |             20 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/m_areset_dly_reg[3]_0[0]                                                                                                                               |                4 |             20 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                        | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                                                      |                3 |             20 |         6.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                   | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                             |                7 |             21 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegRstR_reg_5[0]                                                                                                                                                                             | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/aHanshakeReset0                                                                                                                                                                                     |                4 |             21 |         5.25 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                             | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                              |                4 |             21 |         5.25 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0                                                            |                                                                                                                                                                                                                                                                         |                6 |             21 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[3].InstSyncHandshake/E[0]                                                                                                                                                                                      | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                               |               10 |             21 |         2.10 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[3].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                       | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                 |                7 |             21 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                            | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                             |                5 |             21 |         4.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                         |                3 |             22 |         7.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                 | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                7 |             22 |         3.14 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[3].InstSyncHandshake/iPushRising                                                                                                                                                                               | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                 |                7 |             22 |         3.14 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                           | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |                3 |             22 |         7.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                          |               12 |             22 |         1.83 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                             | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                             |                4 |             24 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                         |               10 |             24 |         2.40 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                         |               10 |             24 |         2.40 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/sTxVector[31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                         |                8 |             24 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                |                7 |             25 |         3.57 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                        | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |                5 |             26 |         5.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[3]                                                                                                                                                                       | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |                9 |             26 |         2.89 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                     | adc_dma_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                |               11 |             26 |         2.36 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[7]                                                                                                                                                                       | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |               10 |             26 |         2.60 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_2[0]                                                                                                             | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |                4 |             26 |         6.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                             | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |                4 |             26 |         6.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                         |                4 |             26 |         6.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_2[0]                                                                                                                         | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |                4 |             26 |         6.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                       | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |                4 |             26 |         6.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axis_s2mm_ftch_tvalid_new                                                                                                                                           | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                   |                6 |             26 |         4.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |                5 |             26 |         5.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |                5 |             26 |         5.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                            | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |                5 |             26 |         5.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0[0]                                                                                                                                             | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |                8 |             26 |         3.25 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg_1[0]                                                                                                                                             | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |                9 |             26 |         2.89 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                       | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |                5 |             26 |         5.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ch1_updt_curdesc_wren                                                                                                                           | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |                8 |             27 |         3.38 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                               | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |               14 |             27 |         1.93 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                               | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |                9 |             27 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                     | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                             |                7 |             28 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_0_in8_in                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |                7 |             28 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                      | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                              |                6 |             28 |         4.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                       |                9 |             28 |         3.11 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |               11 |             28 |         2.55 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                           |                6 |             28 |         4.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                       |                6 |             29 |         4.83 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2[32]_i_1_n_0                                                                                                     | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |                5 |             30 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                |               11 |             30 |         2.73 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                        | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |                9 |             31 |         3.44 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                             | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                         |                5 |             31 |         6.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                           |                9 |             31 |         3.44 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_1[0]                                                                                                              | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |                6 |             31 |         5.17 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                |                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvRegRdEn                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/aHanshakeReset0                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                       | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |                9 |             32 |         3.56 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                           |               11 |             32 |         2.91 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/TAR_0/U0/master_test_inst/sel                                                                                                                                                                                                                        | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/slv_reg0_reg[0]_0                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                             | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/SR[0]                                                                                                                                            |               10 |             32 |         3.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                                        |               32 |             32 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/axi_rvalid05_out                                                                                                                                                                                                      | adc_dma_bd_i/TAR_0/U0/TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d12                                                                                                                                                           | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                |               11 |             32 |         2.91 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                |               11 |             32 |         2.91 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                |               13 |             33 |         2.54 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                      | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                                                 |                9 |             33 |         3.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/PS7_i[0]                                                                                                                 | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                          |                9 |             33 |         3.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                     | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                                                 |                6 |             33 |         5.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |               15 |             34 |         2.27 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                        |                                                                                                                                                                                                                                                                         |               10 |             34 |         3.40 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                 |                                                                                                                                                                                                                                                                         |               10 |             34 |         3.40 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                      | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_2[0]                                                                                                                                             |               11 |             34 |         3.09 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               12 |             35 |         2.92 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                         |                                                                                                                                                                                                                                                                         |               10 |             36 |         3.60 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |               14 |             36 |         2.57 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                 |                                                                                                                                                                                                                                                                         |                7 |             36 |         5.14 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                                             |                7 |             36 |         5.14 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegisters[0]_0[31]                                                                                                                                                                                 |                7 |             37 |         5.29 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s01_mmu/inst/register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                         |                9 |             38 |         4.22 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                         |               11 |             38 |         3.45 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                         |                5 |             39 |         7.80 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s02_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                         |                6 |             39 |         6.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                         |               11 |             39 |         3.55 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                   |               11 |             39 |         3.55 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                     |                                                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                 |                7 |             41 |         5.86 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |               13 |             41 |         3.15 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |                9 |             41 |         4.56 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                               | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                    |               10 |             41 |         4.10 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                       | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                 |                7 |             42 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                               | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                    |               11 |             42 |         3.82 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                    |               18 |             42 |         2.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                     | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                          |               10 |             43 |         4.30 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                            | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                              |                7 |             43 |         6.14 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                        |                                                                                                                                                                                                                                                                         |                9 |             46 |         5.11 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                         |                7 |             46 |         6.57 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                         |               10 |             46 |         4.60 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                         |                8 |             46 |         5.75 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                                         |               10 |             47 |         4.70 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                             | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |               12 |             47 |         3.92 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                                                         |                8 |             47 |         5.88 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                        | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |               14 |             48 |         3.43 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/RST                                                                                                                                                                                                              |               21 |             49 |         2.33 |
|  adc_dma_bd_i/ZmodADC1410_Controll_0/U0/DcoBufgClk |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |               15 |             50 |         3.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                               | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                          |               17 |             60 |         3.53 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |               28 |             65 |         2.32 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                                                                                                                                         |               18 |             67 |         3.72 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                            |                                                                                                                                                                                                                                                                         |               18 |             67 |         3.72 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                                                                                                                                         |               21 |             67 |         3.19 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                            |                                                                                                                                                                                                                                                                         |               20 |             67 |         3.35 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                   |                                                                                                                                                                                                                                                                         |               15 |             69 |         4.60 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                          |                                                                                                                                                                                                                                                                         |               15 |             69 |         4.60 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                       | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                 |               19 |             73 |         3.84 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/queue_rden2_new                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                 |               15 |             73 |         4.87 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                               |               26 |             86 |         3.31 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/queue_rden_new                                          | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/SR[0]                                                                                                                                                                              |               21 |             87 |         4.14 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                        | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/SR[0]                                                                                                                                                                              |               19 |             87 |         4.58 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                   |               35 |             98 |         2.80 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                 |               39 |            167 |         4.28 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |               91 |            315 |         3.46 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/aHanshakeReset0                                                                                                                                                                                     |               95 |            434 |         4.57 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |              240 |            721 |         3.00 |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


