d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\sync_delay\RAM_based_shift_reg_top\temp\RAM_Based_Shift_Register\rev_1   -part GW2AR_18  -package eLQFP144  -grade -8    -maxfan 10000 -RWCheckOnRam 1 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\sync_delay\RAM_based_shift_reg_top\temp\RAM_Based_Shift_Register\rev_1\synlog\report\RAM_based_shift_reg_top_sync_fpga_mapper.xml -merge_inferred_clocks 0  -implementation  rev_1  -flow mapping  -multisrs  -ovm  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\sync_delay\RAM_based_shift_reg_top\temp\RAM_Based_Shift_Register\rev_1\RAM_based_shift_reg_top_sync.vm   -autoconstraint  -freq 150.000   C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\sync_delay\RAM_based_shift_reg_top\temp\RAM_Based_Shift_Register\rev_1\synwork\RAM_based_shift_reg_top_sync_prem.srd  -sap  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\sync_delay\RAM_based_shift_reg_top\temp\RAM_Based_Shift_Register\rev_1\RAM_based_shift_reg_top_sync.sap  -otap  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\sync_delay\RAM_based_shift_reg_top\temp\RAM_Based_Shift_Register\rev_1\RAM_based_shift_reg_top_sync.tap  -omap  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\sync_delay\RAM_based_shift_reg_top\temp\RAM_Based_Shift_Register\rev_1\RAM_based_shift_reg_top_sync.map  -devicelib  d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v  -ologparam  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\sync_delay\RAM_based_shift_reg_top\temp\RAM_Based_Shift_Register\rev_1\syntmp\RAM_based_shift_reg_top_sync.plg  -osyn  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\sync_delay\RAM_based_shift_reg_top\temp\RAM_Based_Shift_Register\rev_1\RAM_based_shift_reg_top_sync.srm  -prjdir  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\sync_delay\RAM_based_shift_reg_top\temp\RAM_Based_Shift_Register\  -prjname  RAM_Based_Shift_Register  -log  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\sync_delay\RAM_based_shift_reg_top\temp\RAM_Based_Shift_Register\rev_1\synlog\RAM_based_shift_reg_top_sync_fpga_mapper.srr  -sn  2019.03  -jobname  "fpga_mapper" 
relcom:d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part GW2AR_18 -package eLQFP144 -grade -8 -maxfan 10000 -RWCheckOnRam 1 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile ..\synlog\report\RAM_based_shift_reg_top_sync_fpga_mapper.xml -merge_inferred_clocks 0 -implementation rev_1 -flow mapping -multisrs -ovm ..\RAM_based_shift_reg_top_sync.vm -autoconstraint -freq 150.000 ..\synwork\RAM_based_shift_reg_top_sync_prem.srd -sap ..\RAM_based_shift_reg_top_sync.sap -otap ..\RAM_based_shift_reg_top_sync.tap -omap ..\RAM_based_shift_reg_top_sync.map -devicelib d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v -ologparam RAM_based_shift_reg_top_sync.plg -osyn ..\RAM_based_shift_reg_top_sync.srm -prjdir ..\..\ -prjname RAM_Based_Shift_Register -log ..\synlog\RAM_based_shift_reg_top_sync_fpga_mapper.srr -sn 2019.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:9
file:..\RAM_based_shift_reg_top_sync.vm|io:o|time:1574435206|size:6497|exec:0|csum:
file:..\synwork\RAM_based_shift_reg_top_sync_prem.srd|io:i|time:1574435198|size:11403|exec:0|csum:68AE8C048AA9257D9C4F43124A4B7047
file:..\RAM_based_shift_reg_top_sync.sap|io:o|time:1574435199|size:197|exec:0|csum:
file:..\RAM_based_shift_reg_top_sync.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\RAM_based_shift_reg_top_sync.map|io:o|time:1574435208|size:28|exec:0|csum:
file:d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v|io:i|time:1564767964|size:120730|exec:0|csum:E2B897C94FCEA96C10FD3386E2E04249
file:RAM_based_shift_reg_top_sync.plg|io:o|time:1574435208|size:693|exec:0|csum:
file:..\RAM_based_shift_reg_top_sync.srm|io:o|time:1574435204|size:3917|exec:0|csum:
file:..\synlog\RAM_based_shift_reg_top_sync_fpga_mapper.srr|io:o|time:1574435208|size:21947|exec:0|csum:
file:d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe|io:i|time:1566997978|size:39921152|exec:1|csum:0AEF8A2DA98D066C6220B9163A1DDE13
