t schedul dataflow graph via retim unfold a abstractloop schedul import problem parallel process retim techniqu reorgan iter unfold techniqu schedul sever iter togeth combin two techniqu obtain static schedul reduc averag comput time per iter first prove order retim unfold immateri schedul dataflow graph dfg nice properti present polynomialtim algorithm origin dfg unfold find minimumr static schedul given unfold factor case unittim dfg effici check retim algorithm present b introduct ow effici optim schedul iter recurs algorithm import problem vlsi high level synthesi compil parallel machin like vliw dataflow machin exampl given signal flow graph filter it may mani cycl would like know obtain schedul result synthes hardwar achiev highest pipelin rate combin two techniqu retim unfold maxim execut rate static sched ule combin techniqu turn simpl effici great potenti gener applic paper studi fundament theorem combin provid effici algorithm input algorithm describ dataflow graph dfg wide use mani field exampl circuitri program descript etc dfg node repres oper edg repres preced relationship graph g fig exampl dfg number attach node comput time dfg call unittim dfg comput time everi node one unit certain delay count associ edg repres interiter preced although result quit gener mani applic use model dfg paper specif consid problem multiprocessor schedul recurs iter algorithm studi particularli use dsp applic dfg usual call signalflow graph dsp fig show innermost bodi loop program dfg fig correspond dfg schedul g shown fig b take three time unit equal cycl period g complet iter sinc use schedul repeatedli iter call schedul static schedul n fig loop program retim techniqu effect use improv static schedul rearrang delay retim dfg denot g r fig correspond faster static schedul fig b static schedul improv use common unfold tech niqu unfold techniqu studi gener handl switch origin dfg unfold f time unfold graph denot g f consist f copi node set edg set instanc static schedul contain f iter comput time call cycl period therefor iter period averag comput time per iter cycl periodf reduc f call unfold factor static schedul obtain unfold graph execut repeatedli everi f iter amount memori need store static schedul proport unfold factor gener dfg parhi messerschmitt show that unfold factor least common multipl loop delay count dfg rateoptim schedul achiev iter algorithm design find minimum unfold factor achiev given iter period assumpt enough resourc avail node schedul earli possibl lf chao dept electr comput engin iowa state univers ame ia email lfciastateedu e hm sha depart comput scienc engin ing univers notr dame notr dame email hmscsendedu manuscript receiv oct revis oct inform obtain reprint articl pleas send email to tpdscomputerorg refer ieeec log number ieee transact parallel distribut system vol no decemb flibrarytransproductiontpdsinprod_doc regularpaperdot ab like previou work assum schedul oper integr grid ie oper start integr instant time rateoptim schedul unfold factor fractionaltim schedul start oper fraction time instant discuss size program code control unit proport unfold factor synthesi system provid mani altern pair unfold factor correspond minimum iter period retim design choos suitabl pair among them given maximum unfold factor f design requir present effici algorithm find pair origin dfg one obviou way unfold origin dfg first retim find minimum iter period instead show perform retim directli origin dfg obtain minimum iter period without work larg unfold dfg nice counterintuit properti shown section prove order retim unfold matter obtain minimum iter period result unittim dfg obtain section simpl inequ deriv necessari suffici condit exist retim produc schedul unfold factor f cycl period c minimum iter period given unfold factor evalu inequ and effici algorithm run time ov e find retim v node set e edg set generaltim dfg necessari suffici condit character simpl formula unittim dfg get pair unfold factor f correspond minimum iter period present retim algorithm section run time preprocess algo rithm run time of want obtain pair unfold factor less f correspond minimum iter period nice thing preprocess algorithm need perform maximum unfold factor f instead f time note algorithm paper easili implement sinc mainli variat gener shortest path algorithm first describ definit properti retim unfold then prove order retim unfold immateri section algorithm result unittim dfg present section and generaltim dfg section final make conclud remark last section sinc detail proof sketch omit due space limit interest reader refer definit dataflow graph dfg d t nodeweight edgeweight direct graph v set node v set edg function e nonneg integ function v posit integ a b fig correspond dataflow graph g a dfg g b static schedul a b fig retim dfg a retim dfg g r b static schedul chao sha schedul dataflow graph via retim unfold flibrarytransproductiontpdsinprod_doc regularpaperdot ab interiter data depend repres weight edg edg e u v delay count de mean comput node v iter j depend comput node u iter j de set edg without delay compos direct acycl graph repres data depend within iter defin one iter execut node exactli onc comput time longest path without delay call cycl period exampl cycl period dfg fig three longest path node b c edg e u v delay count de mean comput node v iter j depend comput node u iter j de sake conveni use follow notat notat u v e mean e edg node u node v notat u v mean p path node u v delay count path p v v v v total comput time path p retim techniqu retim graph retim techniqu move delay around follow way delay drawn incom edg v then delay push outgo edg v vice versa retim r dfg g function v integ valu rv number delay drawn incom edg node v push outgo edg see fig dfg retim retim r g edg u v e r similar properti appli path retim legal retim delay count r nonneg everi edg e legal retim preserv data depend origin dfg although prologu need set initi assign compar fig fig techniqu retim regroup oper loop new iter oper execut onc oper v origin iter shift new iter rv gener rv rv instanc node v appear prologu rv rv instanc appear epilogu edg without delay g r give preced relat new loop bodi although prologu epilogu introduc retim size prologu epilogu control ad simpl constraint propos retim algorithm definit retim distinct recurs cyclic nonrecurs acycl part dfg inputoutput behavior need preserv host introduc dfg edg host everi input node edg everi output node host transform graph meaning dataflow graph delay count loop nonzero note rv posit delay push along direct edg algorithm appli dfg without special consider nonrecurs part unfold techniqu unfold graph let f posit integ unfold graph unfold factor f denot g f consist f copi node set v repres preced relat g delay count edg say unfold dfg g dfg obtain unfold g f time set v f union let u node u v comput tu exampl dfg fig unfold graph factor two dfg g r fig a unfold graph give global view data depend manag graph size use subscript f repres correspond g g node v resp edg e g v f resp e repres copi v resp e g f path p f g f uniqu path p g correspond p f let z set integ f set integ f a b z notat f b mean exist n z f oper f produc congruent integ within f one cycl g f consist comput node v f period comput cycl execut call cycl period cycl period g g everi path p f g f cycl period g f f iter g execut thu iter period g f equal g f f word averag comput time iter g origin dfg g iter period equal g algorithm find g dfg time oe properti unfold graph studi procedur propos gener unfold graph howev relationship de f e f clear character properti unfold graph follow use proof paper though properti a b fig unfold retim dfg g rf globallystat schedul a g rf ieee transact parallel distribut system vol no decemb flibrarytransproductiontpdsinprod_doc regularpaperdot ab point restat notat properti simpler procedur construct unfold graph shown fig properti let u v node g u v e a f j f edg u v e f g f b f copi edg e g f set edg c total number delay f copi edg e de ie e e f f properti easili extend path substitut e path g exactli f copi g definit g leiserson sax deriv follow character cycl period lemma let g dfg c cycl period g c everi path p g prove similar properti unfold graph follow lemma valu g f obtain origin dfg g show cycl period unfold graph g maximum total comput time among path total delay count less f origin graph g lemma let g dfg c cycl period f unfold factor a g f equal max tp dp f everi path p g everi path p g p c dp f combin dfg g let g rf dfg obtain unfold g r factor f g f r dfg obtain retim g f function r f retim v f z defin minimum cycl period denot mcpf unfold factor f min g minimum cycl period achiev unfold g factor f next section show mcp f g g f approach retim first unfold achiev minimum cycl period say order retim unfold immateri approach one need comput retim function larg unfold graph henc comput effici although retim graph fig achiev minimum cycl period unfold factor mcp graph g rf cycl period mcp paper retim algorithm design find retim achiev mcpf without unfold dfg first exampl algorithm find anoth retim r shown fig optim unfold factor cycl period g r equal mcp lemma know cycl period g r f three minimum section relationship g f r g r f fix unfold factor explor intuit seem provid finer retim unfold node set give better flexibl retim howev show order retim unfold essenti precis prove mcp f g g therefor next two section focu find retim r achiev mcpf given unfold factor f everi edg begin add edg e u v f g add edg e u v f g fig procedur construct e f a b fig dfg retim anoth retim r a dfg g r retim r b iter period chao sha schedul dataflow graph via retim unfold flibrarytransproductiontpdsinprod_doc regularpaperdot ab follow lemma say cycl period obtain retim unfold graph g f achiev retim origin graph g directli lemma prove convers lemma let g dfg c cycl period f unfold factor legal retim r f unfold graph g f g c exist legal retim r origin graph g g rf c proof assum r f legal retim v f z g c f r let r retim v z choos r u r u f f everi u v u ith copi node u v f show r legal retim g r c sinc r f legal retim easi show r also legal retim then prove g r f g c lemma know everi u v f v know f v path f p f c u v g correspond path p sinc f p ith copi know r f v idpf everi f sum f inequ r v r u p f p f f f there fore know everi path p g tp c rv ru dp f thu lemma r legal retim g g r f c follow lemma prove g f g rf struc ture isomorph mean onetoon correspond among edg node two graph map circularli shift everi copi node v v amount rv actual lemma give way construct dfg g rf directli g given r f instead construct g r first unfold it consid g f g rf node set denot v f differ edg set denot e f e rf respect differ delay function denot f rf respect lemma let d t dfg r retim g f unfold factor unfold graph unfold retim graph g follow relat edg u v j g f iff edg u r u v j r v f g rf proof consid edg e rf u r u f v j r v f g rf properti edg correspond edg e g r iff r rv modular equat equival de f j i mean edg u v j thu lemma prove lemma also hold correspond path g f g rf structur equival graph g f r g rf show certain correspond two retim r r lemma legal retim r origin graph g g rf c exist legal retim r f unfold graph g f g c f r proof let r retim v z g rf c lemma know g f g rf struc ture equival edg u v j g iff edg u r u f v j r v f g rf want prove exist retim r f g f r f equival g rf is pair correspond edg delay count let e f e rf pair correspond edg u v e e want find retim r satisfi equat e e g f sinc e e r u r v deriv r thu follow linear system integ solut retim r f found everi u v e g f u v e g rf unknown variabl constant show linear system consist integ solut r f equival g rf retim r f certainli legal retim lemma prove follow theorem deriv lemma lemma theorem let g dfg f fix unfold factor a legal retim r origin graph g g rf c legal retim r unfold graph g g c f r seem retim unfold graph tend better iter period finer retim function found howev theorem tell us that fix unfold factor minimum iter period found matter unfold retim perform first obvious retim origin graph save time space focu rest paper ieee transact parallel distribut system vol no decemb flibrarytransproductiontpdsinprod_doc regularpaperdot ab well known dfg involv loop feedback recurs lower bound iter period iter bound g dfg g given g l loop g tl sum comput time loop l dl sum delay count loop l unittim dfg take ove comput bound g loop give iter bound call critic loop l cr exampl fig schedul rateoptim iter period schedul equal iter bound section show cf g necessari suffici condit exist retim produc schedul unfold factor f cycl period c minimum cycl period given unfold factor deriv effici ovetim algorithm design find retim graph modifi everi edg e e note g x may nonintegr even neg delay count x integ next lemma show relat g fc lower bound g lemma let g unittim dfg f c posit int ger graph g fc contain loop neg delay count cf g proof assum g fc contain loop neg delay count let dl delay count loop l g fc sinc number edg loop l equal tl unittim dfg know fc tl therefor cf tldl everi loop l g part prove similarli similar character cycl period unittim dfg retim give character cycl period retim unfold lemma let e unittim dfg c posit in teger f unfold factor legal retim r g f g rf c g fc contain loop neg delay count proof part easili prove contrad tion loop neg delay lemma know cf smaller lower bound g thu retim r exist part assum loop neg delay count construct retim dfg follow first add new node v graph g fc v connect node delay comput shortest path v node let shv length shortest path v v choos retim r node v equal ceil shv everi v v easi prove r legal retim similar proof lemma retim algorithm find retim r g rf c shown fig adopt singlesourc shortest path algorithm introduc find shortest path shv node v neg loop algorithm report it not return retim function rv ceil shv time complex retim algorithm ov e static schedul cycl period c easili obtain unfold retim graph g r time of e follow theorem provid us simpl exist criterion cf g check whether given cycl period c achiev theorem let g unittim dfg f c posit int ger follow statement equival contain cycl neg delay count exist legal retim r g that g retim r unfold f cycl period proof lemma first second statement equival equival second third statement prove lemma pair given integ f c exist legal retim r g rf c say pair feasibl theorem design need check inequ cf g order decid feasibl pair f c unfold factor f minimum feasibl c inequ mcp f f g thu pair f mcpf easili gener design may choos suitabl pair accord requir legal retim r chosen pair found mere time ov e correspond schedul gener graph g rf maximum differ iter period chosen pair iter bound g less f retim algorithm input dfg g unfold factor f cycl period c output retim r g rf begin pass use prevent algorithm trap neg loop everi node v v begin q end pass last last element q q empti pass v begin pop v q everi edg w q push w q end last begin last last element q pass q empti everi v v r v sh v els there neg loop graph g fc fig retim algorithm unittim dfg chao sha schedul dataflow graph via retim unfold flibrarytransproductiontpdsinprod_doc regularpaperdot ab consequ theorem minimum rateoptim unfold factor produc rateoptim schedul deriv dl cr gcdtl cr dl cr and correspond rateoptim schedul easili deriv algorithm first design algorithm find retim r possibl given unfold factor f given cycl period c preprocess algorithm perform first order find set critic path present second subsect first subsect properti critic path deriv order repres problem simpl linear program lp form solv time ov gener shortest path algorithm then binari search ofv possibl cycl period find legal retim r achiev minimum cycl period dfg g rf given unfold factor f time retim algorithm sinc delay count everi path u v chang amount ru rv dfg retim r quantiti defin specifi set critic path path u v need look quantiti order decid whether g f c definit let u v node g integ a defin u mindpfor everi path u v v g g integ s valu u v minimum delay count path u v valu maximum comput time among path u v delay count equal u v s path v call critic path preprocess algorithm describ subsect comput u v u v v everi f theorem let t d dfg c cycl period f unfold factor then g f c if node u v v proof prove part contradict assum exist u v v f u v p critic path u v v thu exist path p g dp f tp c lemma know gf c contradict now prove part assum u v v assumpt claim that everi path p g dp f tp c impli v path g p critic path claim true otherwis want show dp f tp c case dp u v f know dp f sinc u v otherwis critic path p u v assumpt know either dp f tp c therefor claim prove next theorem give us necessari suffici condit retim r g rf c term theorem abl construct simpl lp form retim unfold theorem let t d dfg c cycl period f unfold factor follow two statement equival a r retim g g rf c b node u v v proof similarli defin g r first prove effect retim function u v similar function t ie r u r theorem easili deriv theorem retim graph g r theorem let t d dfg c cycl period f unfold factor then r legal retim g g rf c e g proof function r legal retim r e everi e g sinc r r legal retim rv ru de everi e second inequ come theorem particular cycl period c unfold factor f theorem give simpl lp form find legal retim r exist g rf c lp form easili solv singlesourc shortest path algorithm assum preprocess comput given unfold factor f done number valu time of v gener lp form given cycl period c scan valu inequ lefthand side cover one ieee transact parallel distribut system vol no decemb flibrarytransproductiontpdsinprod_doc regularpaperdot ab smallest valu righthand side obtain lp form v inequ thu legal retim found time ov bellmanford algorithm shortestpath problem easi observ cycl period g rf valu v s sort set valu everi u v g f perform binari search set valu order find minimum cycl period g rf retim r there fore legal retim g rf minimum found time ofv definit function independ unfold factor let f maximum valu unfold factor resourc consider perform preprocess step maximum unfold factor f time of v valu mcpf f f f found use retim algorithm without preprocess f although minimum cycl period mcpf increas function behavior minimum iter period mipf mcpff hard character order find minimum iter period mipf everi f f need comput minimum cycl period mcpf everi f find one mcpff minim thu minimum minimum iter period mipf f f f found time preprocess algorithm function easili comput allpair shortest path algorithm time ov first comput follow two function f f defin unfold graph g show comput function f definit let unfold graph u node g integ f function function v f v nonneg integ f function v f v f posit integ a defin f for everi path u v g f f for everi path u v g f f p f when path u v undefin length measur d f p f path function f comput time ov f floydwarshal algorithm allpair shortest path problem follow lemma show relat function f lemma let u v two node v f unfold factor integ f exist path v f proof first show follow properti the detail proof appear assum exist path v b know correspond path u v f g f delay p f thu f properti f thu lemma prove follow theorem show us gener u v f u v u v theorem consid two node u v g everi f f otherwis rewrit definit term path unfold graph g p u v f theorem follow the detail proof appear function easili comput allpair shortest path algorithm time ov time ov f construct everi u v f use theorem conclud remark paper studi fundament theorem combin two use techniqu retim unfold understand give us insight mani problem retim unfold appli multiprocessor schedul datapath design vlsi computeraid design believ result also appli applic chao sha schedul dataflow graph via retim unfold flibrarytransproductiontpdsinprod_doc regularpaperdot ab one interest result show unfold retim retim effect iter period therefor need unfold dfg first obtain re sult instead oper directli origin dfg present effici algorithm find minimum iter period unfold factor f run time ofv retim consid unittim dfg applic risc multiprocessor softwar pipelin unittim parallel pipelin etc surpris result obtain pair cycl period c unfold factor f long cf less iter bound g exist sched ule ie exist retim r deriv schedul retim algorithm run time ove result theorem gener obtain rateoptim schedul generaltim dfg variou model understood fundament properti paper success appli result schedul problem resourc constraint one import open question measur minimum iter period resourc constraint unfold factor result without resourc constraint fundament properti best schedul use deriv approxim algorithm acknowledg work support part us nation scienc foundat grant mip us armi research of ficedurham grant daalk darpaonr contract nk r retim synchron circuitri retim unfold dataflow graph data flow program graph static rateoptim schedul iter dataflow program via optimum unfold unfold retim dataflow dsp program risc multiprocessor schedul unfold retim highlevel dsp synthesi a systemat approach design digitalseri signal process architectur static schedul synthesi dsp algorithm variou model schedul dataflow graph via retim unfold schedul behavior transform parallel system the maximum sampl rate digit filter hardwar speed constraint data structur network algorithm network matroid rotat schedul loop pipelin algorithm tr ctr timothi w oneil edwin hm sha combin extend retim unfold rateoptim graph transform journal vlsi signal process system v n p march timothi w oneil edwin hm sha combin extend retim unfold rateoptim graph transform journal vlsi signal process system v n p march qingfeng zhuge bin xiao zili shao edwin hm sha chantana chantrapornchai optim code size reduct softwarepipelin unfold loop proceed th intern symposium system synthesi octob kyoto japan m jacom g de veciana c akturan resourc constrain dataflow retim heurist vliw asip proceed seventh intern workshop hardwaresoftwar codesign p march rome itali qingfeng zhuge zili shao bin xiao edwin hm sha design space minim time code size optim embed dsp proceed st ieeeacmifip intern confer hardwaresoftwar codesign system synthesi octob newport beach ca usa qingfeng zhuge bin xiao edwin hm sha code size reduct techniqu implement softwarepipelin dsp applic acm transact embed comput system tec v n p novemb hansaem yun jihong kim powerawar modulo schedul highperform vliw processor proceed intern symposium low power electron design p august huntington beach california unit state meikang qiu zhipe jia chun xue zili shao edwin hm sha voltag assign guarante probabl satisfi time constraint realtim multiproceesor dsp journal vlsi signal process system v n p januari dongm peng mi lu explor interiter parallel within ratebalanc multir multidimension dsp algorithm ieee transact larg scale integr vlsi system v n p januari michael i gordon william thi saman amarasingh exploit coarsegrain task data pipelin parallel stream program acm sigop oper system review v n decemb hansaem yun jihong kim soomook moon time optim softwar pipelin loop control flow intern journal parallel program v n p octob chiang lanrong dung verif method dataflow algorithm highlevel synthesi journal system softwar v n p august karam s chatha ranga vemuri hardwaresoftwar partit pipelin schedul transform applic ieee transact larg scale integr vlsi system v n p june