digraph "llvm::MachinePassRegistryNode&lt; PassCtorTy &gt;"
{
 // LATEX_PDF_SIZE
  bgcolor="transparent";
  edge [fontname="Helvetica",fontsize="10",labelfontname="Helvetica",labelfontsize="10"];
  node [fontname="Helvetica",fontsize="10",shape=record];
  rankdir="LR";
  Node1 [label="llvm::MachinePassRegistry\lNode\< PassCtorTy \>",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled", fontcolor="black",tooltip="MachinePassRegistryNode - Machine pass node stored in registration list."];
  Node1 -> Node2 [dir="back",color="orange",fontsize="10",style="dashed",label=" \< ScheduleDAGInstrs\l *(*)(MachineSchedContext *)\>" ,fontname="Helvetica"];
  Node2 [label="llvm::MachinePassRegistry\lNode\< ScheduleDAGInstrs\l *(*)(MachineSchedContext *)\>",height=0.2,width=0.4,color="black",URL="$classllvm_1_1MachinePassRegistryNode.html",tooltip=" "];
  Node2 -> Node3 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node3 [label="llvm::MachineSchedRegistry",height=0.2,width=0.4,color="black",URL="$classllvm_1_1MachineSchedRegistry.html",tooltip="MachineSchedRegistry provides a selection of available machine instruction schedulers."];
  Node1 -> Node4 [dir="back",color="orange",fontsize="10",style="dashed",label=" \< ScheduleDAGCtor \>" ,fontname="Helvetica"];
  Node4 [label="llvm::MachinePassRegistry\lNode\< ScheduleDAGCtor \>",height=0.2,width=0.4,color="black",URL="$classllvm_1_1MachinePassRegistryNode.html",tooltip=" "];
  Node1 -> Node5 [dir="back",color="orange",fontsize="10",style="dashed",label=" \< ScheduleDAGSDNodes\l *(*)(SelectionDAGISel\l *, CodeGenOpt::Level)\>" ,fontname="Helvetica"];
  Node5 [label="llvm::MachinePassRegistry\lNode\< ScheduleDAGSDNodes\l *(*)(SelectionDAGISel *,\l CodeGenOpt::Level)\>",height=0.2,width=0.4,color="black",URL="$classllvm_1_1MachinePassRegistryNode.html",tooltip=" "];
  Node5 -> Node6 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node6 [label="llvm::RegisterScheduler",height=0.2,width=0.4,color="black",URL="$classllvm_1_1RegisterScheduler.html",tooltip=" "];
  Node1 -> Node7 [dir="back",color="orange",fontsize="10",style="dashed",label=" \< FunctionPass *(*)()\>" ,fontname="Helvetica"];
  Node7 [label="llvm::MachinePassRegistry\lNode\< FunctionPass *(*)()\>",height=0.2,width=0.4,color="black",URL="$classllvm_1_1MachinePassRegistryNode.html",tooltip=" "];
  Node7 -> Node8 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node8 [label="llvm::RegisterRegAllocBase\l\< SubClass \>",height=0.2,width=0.4,color="black",URL="$classllvm_1_1RegisterRegAllocBase.html",tooltip="RegisterRegAllocBase class - Track the registration of register allocators."];
  Node8 -> Node9 [dir="back",color="orange",fontsize="10",style="dashed",label=" \< RegisterRegAlloc \>" ,fontname="Helvetica"];
  Node9 [label="llvm::RegisterRegAllocBase\l\< RegisterRegAlloc \>",height=0.2,width=0.4,color="black",URL="$classllvm_1_1RegisterRegAllocBase.html",tooltip=" "];
  Node9 -> Node10 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node10 [label="llvm::RegisterRegAlloc",height=0.2,width=0.4,color="black",URL="$classllvm_1_1RegisterRegAlloc.html",tooltip=" "];
  Node7 -> Node9 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node11 [dir="back",color="orange",fontsize="10",style="dashed",label=" \< FunctionPassCtor \>" ,fontname="Helvetica"];
  Node11 [label="llvm::MachinePassRegistry\lNode\< FunctionPassCtor \>",height=0.2,width=0.4,color="black",URL="$classllvm_1_1MachinePassRegistryNode.html",tooltip=" "];
}
