// memory data file (do not edit the following line - required for mem load use)
// instance=/processor/fetchStage/instructionCache/ram
// format=mti addressradix=d dataradix=b version=1.0 wordsperline=1
0: 0110010100000000
1: 0000000000000000
2: 0000000000000000
3: 0000000000000000
4: 0000000000000000
5: 0010010110100000
6: 0010010110100000
7: 0110000100000000
8: 0110001000000000
9: 0110001100000000
10: 0000000000000000
11: 1010000000100100
12: 1010000001001100
13: 1010000001101000
14: 0010001000100000
15: 1001100000001000
16: 1001100000001100
17: 0101000101010100
18: 0010000100100000
19: 0000000000000000
20: 0101001100101000
21: 0000000000000000
22: 0000000000000000
