

================================================================
== Vitis HLS Report for 'conv1d_0'
================================================================
* Date:           Thu Aug 29 18:13:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.131 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      847|      847|  8.470 us|  8.470 us|  847|  847|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |      845|      845|        14|          8|          1|   105|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   10|       -|      -|    -|
|Expression       |        -|    -|       0|    729|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    237|    -|
|Register         |        -|    -|     120|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   10|     120|    966|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_5ns_24s_24_4_1_U5  |mac_muladd_16s_5ns_24s_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_6ns_24s_24_4_1_U6  |mac_muladd_16s_6ns_24s_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_6ns_24s_24_4_1_U8  |mac_muladd_16s_6ns_24s_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_7ns_22s_24_4_1_U2  |mac_muladd_16s_7ns_22s_24_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_7s_24s_24_4_1_U3   |mac_muladd_16s_7s_24s_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_7s_24s_24_4_1_U7   |mac_muladd_16s_7s_24s_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_7s_24s_24_4_1_U9   |mac_muladd_16s_7s_24s_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_7s_24s_24_4_1_U10  |mac_muladd_16s_7s_24s_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8s_24ns_24_4_1_U4  |mac_muladd_16s_8s_24ns_24_4_1  |  i0 * i1 + i2|
    |mul_mul_16s_5ns_22_4_1_U1         |mul_mul_16s_5ns_22_4_1         |       i0 * i1|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1271_10_fu_437_p2    |         +|   0|  0|  14|           7|           4|
    |add_ln1271_11_fu_482_p2    |         +|   0|  0|  14|           7|           4|
    |add_ln1271_12_fu_682_p2    |         +|   0|  0|  14|           7|           4|
    |add_ln1271_13_fu_523_p2    |         +|   0|  0|  14|           7|           4|
    |add_ln1271_14_fu_692_p2    |         +|   0|  0|  14|           7|           4|
    |add_ln1271_1_fu_355_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln1271_2_fu_379_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln1271_3_fu_403_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln1271_4_fu_365_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln1271_5_fu_427_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln1271_6_fu_389_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln1271_7_fu_472_p2     |         +|   0|  0|  14|           7|           4|
    |add_ln1271_8_fu_413_p2     |         +|   0|  0|  14|           7|           4|
    |add_ln1271_9_fu_513_p2     |         +|   0|  0|  14|           7|           4|
    |add_ln1271_fu_334_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln1273_fu_743_p2       |         +|   0|  0|  28|          21|          21|
    |add_ln1347_17_fu_590_p2    |         +|   0|  0|  31|          24|          24|
    |add_ln1347_18_fu_654_p2    |         +|   0|  0|  31|          24|          24|
    |add_ln1347_20_fu_753_p2    |         +|   0|  0|  31|          24|          24|
    |add_ln1347_22_fu_838_p2    |         +|   0|  0|  31|          24|          24|
    |add_ln1347_24_fu_915_p2    |         +|   0|  0|  31|          24|          24|
    |add_ln1347_27_fu_1021_p2   |         +|   0|  0|  31|          24|          24|
    |add_ln1649_fu_1086_p2      |         +|   0|  0|  22|          15|           6|
    |add_ln813_fu_1080_p2       |         +|   0|  0|  23|          16|           6|
    |sub_ln1273_1_fu_580_p2     |         -|   0|  0|  23|          23|          23|
    |sub_ln1273_2_fu_626_p2     |         -|   0|  0|  22|           1|          22|
    |sub_ln1273_3_fu_644_p2     |         -|   0|  0|  22|          22|          22|
    |sub_ln1273_4_fu_810_p2     |         -|   0|  0|  21|           1|          21|
    |sub_ln1273_5_fu_828_p2     |         -|   0|  0|  21|          21|          21|
    |sub_ln1273_6_fu_899_p2     |         -|   0|  0|  20|           1|          20|
    |sub_ln1273_7_fu_905_p2     |         -|   0|  0|  20|          20|          20|
    |sub_ln1273_8_fu_993_p2     |         -|   0|  0|  22|           1|          22|
    |sub_ln1273_9_fu_1011_p2    |         -|   0|  0|  22|          22|          22|
    |sub_ln1273_fu_562_p2       |         -|   0|  0|  23|           1|          23|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_condition_348           |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_328_p2        |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln1649_fu_1092_p2     |      icmp|   0|  0|  13|          16|           1|
    |output_r_d0                |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 729|         441|         468|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  49|          9|    1|          9|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5         |   9|          2|    7|         14|
    |i_fu_142                     |   9|          2|    7|         14|
    |input_r_address0             |  49|          9|    7|         63|
    |input_r_address1             |  49|          9|    7|         63|
    |reg_296                      |   9|          2|   16|         32|
    |reg_301                      |   9|          2|   16|         32|
    |reg_306                      |   9|          2|   16|         32|
    |reg_315                      |   9|          2|   16|         32|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 237|         47|   97|        299|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   8|   0|    8|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |i_5_reg_1203                            |   7|   0|    7|          0|
    |i_fu_142                                |   7|   0|    7|          0|
    |icmp_ln14_reg_1221                      |   1|   0|    1|          0|
    |reg_296                                 |  16|   0|   16|          0|
    |reg_301                                 |  16|   0|   16|          0|
    |reg_306                                 |  16|   0|   16|          0|
    |reg_311                                 |  16|   0|   16|          0|
    |reg_315                                 |  16|   0|   16|          0|
    |trunc_ln18_cast_reg_1225                |   7|   0|   64|         57|
    |trunc_ln18_cast_reg_1225_pp0_iter1_reg  |   7|   0|   64|         57|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 120|   0|  234|        114|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|input_r_address0   |  out|    7|   ap_memory|       input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0         |   in|   16|   ap_memory|       input_r|         array|
|input_r_address1   |  out|    7|   ap_memory|       input_r|         array|
|input_r_ce1        |  out|    1|   ap_memory|       input_r|         array|
|input_r_q1         |   in|   16|   ap_memory|       input_r|         array|
|output_r_address0  |  out|    7|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   15|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

