vendor_name = ModelSim
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/Mem_state.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/WTR_Decoder.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/WTA_mux.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/statemachine.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/scaledclock.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/RST_Decoder.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/reg_z.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/reg_type3_16bit.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/reg_type2_16bit.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/reg_type1_16bit.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/reg_SUM.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/reg_ac.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/read_buffer_16bit.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/phase_6.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/OPR_demux.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/INC_Decoder.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/control.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/BUS.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/bin27.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/alu.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/instruction_memory.qip
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/instruction_memory.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/data_memory.qip
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/data_memory.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/outputmux.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/multicore1.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/mem_control.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/memandFSM.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/outputmux_simulation.v
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/aglobal191.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/db/altsyncram_r8i1.tdf
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/db/altsyncram_ti92.tdf
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/IRAM.mif
source_file = 1, d:/quartus/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, d:/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/db/altsyncram_7di1.tdf
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/db/altsyncram_fn92.tdf
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/DRAM4-4.mif
source_file = 1, d:/quartus/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/db/ip/sldbda0f8c0/alt_sld_fab.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, d:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/multcore.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altshift.inc
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/db/mult_7dt.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/db/lpm_divide_lkm.tdf
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/db/sign_div_unsign_dnh.tdf
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/db/alt_u_div_eaf.tdf
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/db/add_sub_7pc.tdf
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/db/add_sub_8pc.tdf
source_file = 1, D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/db/lpm_divide_ocm.tdf
design_name = multicore1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~8, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~9, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~18, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~19, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20, multicore1, 1
instance = comp, \bus_out[0]~output , bus_out[0]~output, multicore1, 1
instance = comp, \bus_out[1]~output , bus_out[1]~output, multicore1, 1
instance = comp, \bus_out[2]~output , bus_out[2]~output, multicore1, 1
instance = comp, \bus_out[3]~output , bus_out[3]~output, multicore1, 1
instance = comp, \bus_out[4]~output , bus_out[4]~output, multicore1, 1
instance = comp, \bus_out[5]~output , bus_out[5]~output, multicore1, 1
instance = comp, \bus_out[6]~output , bus_out[6]~output, multicore1, 1
instance = comp, \bus_out[7]~output , bus_out[7]~output, multicore1, 1
instance = comp, \bus_out[8]~output , bus_out[8]~output, multicore1, 1
instance = comp, \bus_out[9]~output , bus_out[9]~output, multicore1, 1
instance = comp, \bus_out[10]~output , bus_out[10]~output, multicore1, 1
instance = comp, \bus_out[11]~output , bus_out[11]~output, multicore1, 1
instance = comp, \bus_out[12]~output , bus_out[12]~output, multicore1, 1
instance = comp, \bus_out[13]~output , bus_out[13]~output, multicore1, 1
instance = comp, \bus_out[14]~output , bus_out[14]~output, multicore1, 1
instance = comp, \bus_out[15]~output , bus_out[15]~output, multicore1, 1
instance = comp, \bus_out[16]~output , bus_out[16]~output, multicore1, 1
instance = comp, \bus_out[17]~output , bus_out[17]~output, multicore1, 1
instance = comp, \bus_out[18]~output , bus_out[18]~output, multicore1, 1
instance = comp, \bus_out[19]~output , bus_out[19]~output, multicore1, 1
instance = comp, \bus_out[20]~output , bus_out[20]~output, multicore1, 1
instance = comp, \bus_out[21]~output , bus_out[21]~output, multicore1, 1
instance = comp, \bus_out[22]~output , bus_out[22]~output, multicore1, 1
instance = comp, \bus_out[23]~output , bus_out[23]~output, multicore1, 1
instance = comp, \ctrlsig_out[0]~output , ctrlsig_out[0]~output, multicore1, 1
instance = comp, \ctrlsig_out[1]~output , ctrlsig_out[1]~output, multicore1, 1
instance = comp, \ctrlsig_out[2]~output , ctrlsig_out[2]~output, multicore1, 1
instance = comp, \ctrlsig_out[3]~output , ctrlsig_out[3]~output, multicore1, 1
instance = comp, \ctrlsig_out[4]~output , ctrlsig_out[4]~output, multicore1, 1
instance = comp, \ctrlsig_out[5]~output , ctrlsig_out[5]~output, multicore1, 1
instance = comp, \ctrlsig_out[6]~output , ctrlsig_out[6]~output, multicore1, 1
instance = comp, \ctrlsig_out[7]~output , ctrlsig_out[7]~output, multicore1, 1
instance = comp, \ctrlsig_out[8]~output , ctrlsig_out[8]~output, multicore1, 1
instance = comp, \ctrlsig_out[9]~output , ctrlsig_out[9]~output, multicore1, 1
instance = comp, \ctrlsig_out[10]~output , ctrlsig_out[10]~output, multicore1, 1
instance = comp, \ctrlsig_out[11]~output , ctrlsig_out[11]~output, multicore1, 1
instance = comp, \ctrlsig_out[12]~output , ctrlsig_out[12]~output, multicore1, 1
instance = comp, \ctrlsig_out[13]~output , ctrlsig_out[13]~output, multicore1, 1
instance = comp, \ctrlsig_out[14]~output , ctrlsig_out[14]~output, multicore1, 1
instance = comp, \ctrlsig_out[15]~output , ctrlsig_out[15]~output, multicore1, 1
instance = comp, \ctrlsig_out[16]~output , ctrlsig_out[16]~output, multicore1, 1
instance = comp, \ctrlsig_out[17]~output , ctrlsig_out[17]~output, multicore1, 1
instance = comp, \ctrlsig_out[18]~output , ctrlsig_out[18]~output, multicore1, 1
instance = comp, \ctrlsig_out[19]~output , ctrlsig_out[19]~output, multicore1, 1
instance = comp, \ctrlsig_out[20]~output , ctrlsig_out[20]~output, multicore1, 1
instance = comp, \ctrlsig_out[21]~output , ctrlsig_out[21]~output, multicore1, 1
instance = comp, \ctrlsig_out[22]~output , ctrlsig_out[22]~output, multicore1, 1
instance = comp, \ctrlsig_out[23]~output , ctrlsig_out[23]~output, multicore1, 1
instance = comp, \ctrlsig_out[24]~output , ctrlsig_out[24]~output, multicore1, 1
instance = comp, \endp~output , endp~output, multicore1, 1
instance = comp, \Zout~output , Zout~output, multicore1, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, multicore1, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, multicore1, 1
instance = comp, \~ALTERA_nCEO~~obuf , ~ALTERA_nCEO~~obuf, multicore1, 1
instance = comp, \clk2~input , clk2~input, multicore1, 1
instance = comp, \clk2~inputclkctrl , clk2~inputclkctrl, multicore1, 1
instance = comp, \clock_en~input , clock_en~input, multicore1, 1
instance = comp, \core1|clock|clk~0 , core1|clock|clk~0, multicore1, 1
instance = comp, \core1|clock|Add0~0 , core1|clock|Add0~0, multicore1, 1
instance = comp, \core1|clock|count~0 , core1|clock|count~0, multicore1, 1
instance = comp, \core1|clock|count[0] , core1|clock|count[0], multicore1, 1
instance = comp, \core1|clock|Add0~2 , core1|clock|Add0~2, multicore1, 1
instance = comp, \core1|clock|count[1] , core1|clock|count[1], multicore1, 1
instance = comp, \core1|clock|Add0~4 , core1|clock|Add0~4, multicore1, 1
instance = comp, \core1|clock|count[2] , core1|clock|count[2], multicore1, 1
instance = comp, \core1|clock|Add0~6 , core1|clock|Add0~6, multicore1, 1
instance = comp, \core1|clock|count[3] , core1|clock|count[3], multicore1, 1
instance = comp, \core1|clock|Add0~8 , core1|clock|Add0~8, multicore1, 1
instance = comp, \core1|clock|count~1 , core1|clock|count~1, multicore1, 1
instance = comp, \core1|clock|count[4] , core1|clock|count[4], multicore1, 1
instance = comp, \core1|clock|Add0~10 , core1|clock|Add0~10, multicore1, 1
instance = comp, \core1|clock|count[5] , core1|clock|count[5], multicore1, 1
instance = comp, \core1|clock|Add0~12 , core1|clock|Add0~12, multicore1, 1
instance = comp, \core1|clock|count[6] , core1|clock|count[6], multicore1, 1
instance = comp, \core1|clock|Add0~14 , core1|clock|Add0~14, multicore1, 1
instance = comp, \core1|clock|count[7] , core1|clock|count[7], multicore1, 1
instance = comp, \core1|clock|Add0~16 , core1|clock|Add0~16, multicore1, 1
instance = comp, \core1|clock|count~2 , core1|clock|count~2, multicore1, 1
instance = comp, \core1|clock|count[8] , core1|clock|count[8], multicore1, 1
instance = comp, \core1|clock|Add0~18 , core1|clock|Add0~18, multicore1, 1
instance = comp, \core1|clock|count~3 , core1|clock|count~3, multicore1, 1
instance = comp, \core1|clock|count[9] , core1|clock|count[9], multicore1, 1
instance = comp, \core1|clock|Add0~20 , core1|clock|Add0~20, multicore1, 1
instance = comp, \core1|clock|count~4 , core1|clock|count~4, multicore1, 1
instance = comp, \core1|clock|count[10] , core1|clock|count[10], multicore1, 1
instance = comp, \core1|clock|Add0~22 , core1|clock|Add0~22, multicore1, 1
instance = comp, \core1|clock|count[11] , core1|clock|count[11], multicore1, 1
instance = comp, \core1|clock|Add0~24 , core1|clock|Add0~24, multicore1, 1
instance = comp, \core1|clock|count[12] , core1|clock|count[12], multicore1, 1
instance = comp, \core1|clock|Add0~26 , core1|clock|Add0~26, multicore1, 1
instance = comp, \core1|clock|count~5 , core1|clock|count~5, multicore1, 1
instance = comp, \core1|clock|count[13] , core1|clock|count[13], multicore1, 1
instance = comp, \core1|clock|Add0~28 , core1|clock|Add0~28, multicore1, 1
instance = comp, \core1|clock|count[14] , core1|clock|count[14], multicore1, 1
instance = comp, \core1|clock|Add0~30 , core1|clock|Add0~30, multicore1, 1
instance = comp, \core1|clock|count[15] , core1|clock|count[15], multicore1, 1
instance = comp, \core1|clock|Add0~32 , core1|clock|Add0~32, multicore1, 1
instance = comp, \core1|clock|count[16] , core1|clock|count[16], multicore1, 1
instance = comp, \core1|clock|Add0~34 , core1|clock|Add0~34, multicore1, 1
instance = comp, \core1|clock|count[17] , core1|clock|count[17], multicore1, 1
instance = comp, \core1|clock|Add0~36 , core1|clock|Add0~36, multicore1, 1
instance = comp, \core1|clock|count[18] , core1|clock|count[18], multicore1, 1
instance = comp, \core1|clock|Add0~38 , core1|clock|Add0~38, multicore1, 1
instance = comp, \core1|clock|count[19] , core1|clock|count[19], multicore1, 1
instance = comp, \core1|clock|Add0~40 , core1|clock|Add0~40, multicore1, 1
instance = comp, \core1|clock|count[20] , core1|clock|count[20], multicore1, 1
instance = comp, \core1|clock|Add0~42 , core1|clock|Add0~42, multicore1, 1
instance = comp, \core1|clock|count[21] , core1|clock|count[21], multicore1, 1
instance = comp, \core1|clock|Add0~44 , core1|clock|Add0~44, multicore1, 1
instance = comp, \core1|clock|count[22] , core1|clock|count[22], multicore1, 1
instance = comp, \core1|clock|Add0~46 , core1|clock|Add0~46, multicore1, 1
instance = comp, \core1|clock|count[23] , core1|clock|count[23], multicore1, 1
instance = comp, \core1|clock|Add0~48 , core1|clock|Add0~48, multicore1, 1
instance = comp, \core1|clock|count[24] , core1|clock|count[24], multicore1, 1
instance = comp, \core1|clock|Add0~50 , core1|clock|Add0~50, multicore1, 1
instance = comp, \core1|clock|count[25] , core1|clock|count[25], multicore1, 1
instance = comp, \core1|clock|Add0~52 , core1|clock|Add0~52, multicore1, 1
instance = comp, \core1|clock|count[26] , core1|clock|count[26], multicore1, 1
instance = comp, \core1|clock|Add0~54 , core1|clock|Add0~54, multicore1, 1
instance = comp, \core1|clock|count[27] , core1|clock|count[27], multicore1, 1
instance = comp, \core4|clock|Equal0~7 , core4|clock|Equal0~7, multicore1, 1
instance = comp, \core4|clock|Equal0~5 , core4|clock|Equal0~5, multicore1, 1
instance = comp, \core4|clock|Equal0~1 , core4|clock|Equal0~1, multicore1, 1
instance = comp, \core4|clock|Equal0~3 , core4|clock|Equal0~3, multicore1, 1
instance = comp, \core4|clock|Equal0~0 , core4|clock|Equal0~0, multicore1, 1
instance = comp, \core4|clock|Equal0~2 , core4|clock|Equal0~2, multicore1, 1
instance = comp, \core4|clock|Equal0~4 , core4|clock|Equal0~4, multicore1, 1
instance = comp, \core4|clock|Equal0~6 , core4|clock|Equal0~6, multicore1, 1
instance = comp, \core4|clock|Equal0~8 , core4|clock|Equal0~8, multicore1, 1
instance = comp, \core4|clock|clk~0 , core4|clock|clk~0, multicore1, 1
instance = comp, \core1|clock|clk , core1|clock|clk, multicore1, 1
instance = comp, \core1|clock|clk~clkctrl , core1|clock|clk~clkctrl, multicore1, 1
instance = comp, \core1|reg_STC|dataout[0]~16 , core1|reg_STC|dataout[0]~16, multicore1, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, multicore1, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, multicore1, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8, multicore1, 1
instance = comp, \~QIC_CREATED_GND~I , ~QIC_CREATED_GND~I, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~6, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~7, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~10, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~0, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~15, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~11, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~5, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~6, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~2, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~4, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~13, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~14, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~10 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~10, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~11 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~11, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , IRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , IRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , IRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal3~0, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~5, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , IRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0 , IRAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0 , IRAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2 , IRAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4 , IRAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6 , IRAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~7 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~7, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8 , IRAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 , IRAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~11 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~11, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder , IRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder , IRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , IRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~16, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , IRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , IRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~10, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~13, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8, multicore1, 1
instance = comp, \clock|clk~0 , clock|clk~0, multicore1, 1
instance = comp, \clock|clk , clock|clk, multicore1, 1
instance = comp, \clock|clk~clkctrl , clock|clk~clkctrl, multicore1, 1
instance = comp, \core1|CU|end_process~clkctrl , core1|CU|end_process~clkctrl, multicore1, 1
instance = comp, \countCLK[0]~69 , countCLK[0]~69, multicore1, 1
instance = comp, \countCLK[0]~feeder , countCLK[0]~feeder, multicore1, 1
instance = comp, \countCLK[0] , countCLK[0], multicore1, 1
instance = comp, \storecount[0]~feeder , storecount[0]~feeder, multicore1, 1
instance = comp, \storecount[0] , storecount[0], multicore1, 1
instance = comp, \core1|reg_PC|dataout[0]~16 , core1|reg_PC|dataout[0]~16, multicore1, 1
instance = comp, \countCLK[1]~23 , countCLK[1]~23, multicore1, 1
instance = comp, \countCLK[1] , countCLK[1], multicore1, 1
instance = comp, \countCLK[2]~25 , countCLK[2]~25, multicore1, 1
instance = comp, \countCLK[2]~feeder , countCLK[2]~feeder, multicore1, 1
instance = comp, \countCLK[2] , countCLK[2], multicore1, 1
instance = comp, \countCLK[3]~27 , countCLK[3]~27, multicore1, 1
instance = comp, \countCLK[3] , countCLK[3], multicore1, 1
instance = comp, \countCLK[4]~29 , countCLK[4]~29, multicore1, 1
instance = comp, \countCLK[4] , countCLK[4], multicore1, 1
instance = comp, \countCLK[5]~31 , countCLK[5]~31, multicore1, 1
instance = comp, \countCLK[5] , countCLK[5], multicore1, 1
instance = comp, \countCLK[6]~33 , countCLK[6]~33, multicore1, 1
instance = comp, \countCLK[6] , countCLK[6], multicore1, 1
instance = comp, \countCLK[7]~35 , countCLK[7]~35, multicore1, 1
instance = comp, \countCLK[7] , countCLK[7], multicore1, 1
instance = comp, \countCLK[8]~37 , countCLK[8]~37, multicore1, 1
instance = comp, \countCLK[8] , countCLK[8], multicore1, 1
instance = comp, \countCLK[9]~39 , countCLK[9]~39, multicore1, 1
instance = comp, \countCLK[9] , countCLK[9], multicore1, 1
instance = comp, \countCLK[10]~41 , countCLK[10]~41, multicore1, 1
instance = comp, \countCLK[10] , countCLK[10], multicore1, 1
instance = comp, \countCLK[11]~43 , countCLK[11]~43, multicore1, 1
instance = comp, \countCLK[11] , countCLK[11], multicore1, 1
instance = comp, \countCLK[12]~45 , countCLK[12]~45, multicore1, 1
instance = comp, \countCLK[12] , countCLK[12], multicore1, 1
instance = comp, \countCLK[13]~47 , countCLK[13]~47, multicore1, 1
instance = comp, \countCLK[13] , countCLK[13], multicore1, 1
instance = comp, \countCLK[14]~49 , countCLK[14]~49, multicore1, 1
instance = comp, \countCLK[14] , countCLK[14], multicore1, 1
instance = comp, \countCLK[15]~51 , countCLK[15]~51, multicore1, 1
instance = comp, \countCLK[15] , countCLK[15], multicore1, 1
instance = comp, \countCLK[16]~53 , countCLK[16]~53, multicore1, 1
instance = comp, \countCLK[16] , countCLK[16], multicore1, 1
instance = comp, \countCLK[17]~55 , countCLK[17]~55, multicore1, 1
instance = comp, \countCLK[17] , countCLK[17], multicore1, 1
instance = comp, \countCLK[18]~57 , countCLK[18]~57, multicore1, 1
instance = comp, \countCLK[18] , countCLK[18], multicore1, 1
instance = comp, \storecount[18]~feeder , storecount[18]~feeder, multicore1, 1
instance = comp, \storecount[18] , storecount[18], multicore1, 1
instance = comp, \core1|reg_PC|dataout[1]~19 , core1|reg_PC|dataout[1]~19, multicore1, 1
instance = comp, \core1|reg_PC|dataout[2]~21 , core1|reg_PC|dataout[2]~21, multicore1, 1
instance = comp, \core1|reg_PC|dataout[2] , core1|reg_PC|dataout[2], multicore1, 1
instance = comp, \core1|reg_PC|dataout[3]~23 , core1|reg_PC|dataout[3]~23, multicore1, 1
instance = comp, \core1|CU|next.stac1~0 , core1|CU|next.stac1~0, multicore1, 1
instance = comp, \controlRST~input , controlRST~input, multicore1, 1
instance = comp, \core1|CU|present.stac1 , core1|CU|present.stac1, multicore1, 1
instance = comp, \core1|CU|present.stac2 , core1|CU|present.stac2, multicore1, 1
instance = comp, \core1|CU|present.fetch4 , core1|CU|present.fetch4, multicore1, 1
instance = comp, \core1|reg_PC|dataout[4]~25 , core1|reg_PC|dataout[4]~25, multicore1, 1
instance = comp, \core1|CU|next.moveac1~0 , core1|CU|next.moveac1~0, multicore1, 1
instance = comp, \core1|CU|next.moveac1~1 , core1|CU|next.moveac1~1, multicore1, 1
instance = comp, \core1|CU|present.moveac1 , core1|CU|present.moveac1, multicore1, 1
instance = comp, \core1|CU|next.mod1~0 , core1|CU|next.mod1~0, multicore1, 1
instance = comp, \core1|CU|next.div1~0 , core1|CU|next.div1~0, multicore1, 1
instance = comp, \core1|CU|present.div1 , core1|CU|present.div1, multicore1, 1
instance = comp, \core1|CU|next.ldacreg1~0 , core1|CU|next.ldacreg1~0, multicore1, 1
instance = comp, \core1|CU|present.ldacreg1 , core1|CU|present.ldacreg1, multicore1, 1
instance = comp, \core1|CU|next.ldacmulti1~0 , core1|CU|next.ldacmulti1~0, multicore1, 1
instance = comp, \core1|CU|present.ldacmulti1 , core1|CU|present.ldacmulti1, multicore1, 1
instance = comp, \core1|CU|WideOr9~0 , core1|CU|WideOr9~0, multicore1, 1
instance = comp, \core1|CU|next.xor1~4 , core1|CU|next.xor1~4, multicore1, 1
instance = comp, \core1|CU|present.xor1 , core1|CU|present.xor1, multicore1, 1
instance = comp, \core1|CU|next.add1~0 , core1|CU|next.add1~0, multicore1, 1
instance = comp, \core1|CU|present.add1 , core1|CU|present.add1, multicore1, 1
instance = comp, \core1|CU|next.mod1~1 , core1|CU|next.mod1~1, multicore1, 1
instance = comp, \core1|CU|present.mod1 , core1|CU|present.mod1, multicore1, 1
instance = comp, \core1|CU|next.mul1~0 , core1|CU|next.mul1~0, multicore1, 1
instance = comp, \core1|CU|present.mul1 , core1|CU|present.mul1, multicore1, 1
instance = comp, \core1|CU|WideOr9~2 , core1|CU|WideOr9~2, multicore1, 1
instance = comp, \core1|CU|present.mod2 , core1|CU|present.mod2, multicore1, 1
instance = comp, \core1|CU|next.movetoac1~0 , core1|CU|next.movetoac1~0, multicore1, 1
instance = comp, \core1|CU|present.movetoac1 , core1|CU|present.movetoac1, multicore1, 1
instance = comp, \core1|CU|present.xor2 , core1|CU|present.xor2, multicore1, 1
instance = comp, \core1|CU|present.mul2~feeder , core1|CU|present.mul2~feeder, multicore1, 1
instance = comp, \core1|CU|present.mul2 , core1|CU|present.mul2, multicore1, 1
instance = comp, \core1|CU|present.div2 , core1|CU|present.div2, multicore1, 1
instance = comp, \core1|CU|present.add2~feeder , core1|CU|present.add2~feeder, multicore1, 1
instance = comp, \core1|CU|present.add2 , core1|CU|present.add2, multicore1, 1
instance = comp, \core1|CU|WideOr7~0 , core1|CU|WideOr7~0, multicore1, 1
instance = comp, \core1|CU|WideOr9~1 , core1|CU|WideOr9~1, multicore1, 1
instance = comp, \core1|CU|WideOr10 , core1|CU|WideOr10, multicore1, 1
instance = comp, \core1|demux1|Decoder0~2 , core1|demux1|Decoder0~2, multicore1, 1
instance = comp, \core1|CU|ctrlsig[5]~5 , core1|CU|ctrlsig[5]~5, multicore1, 1
instance = comp, \core1|demux1|WTA_operand[0]~1 , core1|demux1|WTA_operand[0]~1, multicore1, 1
instance = comp, \core1|reg_DR|dataout[3] , core1|reg_DR|dataout[3], multicore1, 1
instance = comp, \core1|demux1|WTA_operand[3]~0 , core1|demux1|WTA_operand[3]~0, multicore1, 1
instance = comp, \core1|mux1|dataout~2 , core1|mux1|dataout~2, multicore1, 1
instance = comp, \core1|mux1|dataout~20 , core1|mux1|dataout~20, multicore1, 1
instance = comp, \core1|reg_STB|dataout[0]~16 , core1|reg_STB|dataout[0]~16, multicore1, 1
instance = comp, \core1|reg_DR|dataout[4] , core1|reg_DR|dataout[4], multicore1, 1
instance = comp, \core1|inc|inc_STB~0 , core1|inc|inc_STB~0, multicore1, 1
instance = comp, \core1|wrt|decoder_out~3 , core1|wrt|decoder_out~3, multicore1, 1
instance = comp, \core1|reg_STB|dataout~18 , core1|reg_STB|dataout~18, multicore1, 1
instance = comp, \core1|reg_STB|dataout[0] , core1|reg_STB|dataout[0], multicore1, 1
instance = comp, \core1|reg_STB|dataout[1]~19 , core1|reg_STB|dataout[1]~19, multicore1, 1
instance = comp, \core1|reg_STB|dataout[1] , core1|reg_STB|dataout[1], multicore1, 1
instance = comp, \core1|reg_STB|dataout[2]~21 , core1|reg_STB|dataout[2]~21, multicore1, 1
instance = comp, \core1|reg_STB|dataout[2] , core1|reg_STB|dataout[2], multicore1, 1
instance = comp, \core1|reg_STB|dataout[3]~23 , core1|reg_STB|dataout[3]~23, multicore1, 1
instance = comp, \core1|reg_STB|dataout[3] , core1|reg_STB|dataout[3], multicore1, 1
instance = comp, \core1|reg_STB|dataout[4]~25 , core1|reg_STB|dataout[4]~25, multicore1, 1
instance = comp, \core1|reg_STB|dataout[4] , core1|reg_STB|dataout[4], multicore1, 1
instance = comp, \core1|reg_STC|dataout[2]~21 , core1|reg_STC|dataout[2]~21, multicore1, 1
instance = comp, \core1|reg_STC|dataout[3]~23 , core1|reg_STC|dataout[3]~23, multicore1, 1
instance = comp, \core1|wrt|decoder_out~4 , core1|wrt|decoder_out~4, multicore1, 1
instance = comp, \core1|reg_STC|dataout~18 , core1|reg_STC|dataout~18, multicore1, 1
instance = comp, \core1|reg_STC|dataout[3] , core1|reg_STC|dataout[3], multicore1, 1
instance = comp, \core1|reg_STC|dataout[4]~25 , core1|reg_STC|dataout[4]~25, multicore1, 1
instance = comp, \core1|reg_STC|dataout[4] , core1|reg_STC|dataout[4], multicore1, 1
instance = comp, \core1|reg_STC|dataout[5]~27 , core1|reg_STC|dataout[5]~27, multicore1, 1
instance = comp, \core1|reg_STC|dataout[5] , core1|reg_STC|dataout[5], multicore1, 1
instance = comp, \core1|reg_STC|dataout[6]~29 , core1|reg_STC|dataout[6]~29, multicore1, 1
instance = comp, \core1|reg_STC|dataout[6] , core1|reg_STC|dataout[6], multicore1, 1
instance = comp, \core1|reg_STC|dataout[7]~31 , core1|reg_STC|dataout[7]~31, multicore1, 1
instance = comp, \core1|reg_STC|dataout[7] , core1|reg_STC|dataout[7], multicore1, 1
instance = comp, \core1|CU|WideOr6~0 , core1|CU|WideOr6~0, multicore1, 1
instance = comp, \core1|CU|present.ldacreg2 , core1|CU|present.ldacreg2, multicore1, 1
instance = comp, \core1|CU|present.ldacreg3~feeder , core1|CU|present.ldacreg3~feeder, multicore1, 1
instance = comp, \core1|CU|present.ldacreg3 , core1|CU|present.ldacreg3, multicore1, 1
instance = comp, \core1|CU|present.ldacreg4 , core1|CU|present.ldacreg4, multicore1, 1
instance = comp, \core1|CU|present.ldacreg5 , core1|CU|present.ldacreg5, multicore1, 1
instance = comp, \core1|CU|present.ldacreg6 , core1|CU|present.ldacreg6, multicore1, 1
instance = comp, \core1|CU|present.ldacreg7 , core1|CU|present.ldacreg7, multicore1, 1
instance = comp, \core1|CU|present.ldacmulti16 , core1|CU|present.ldacmulti16, multicore1, 1
instance = comp, \core1|CU|next.ldac1~1 , core1|CU|next.ldac1~1, multicore1, 1
instance = comp, \core1|CU|present.ldac1 , core1|CU|present.ldac1, multicore1, 1
instance = comp, \core1|CU|present.ldac2 , core1|CU|present.ldac2, multicore1, 1
instance = comp, \core1|CU|present.ldac3~feeder , core1|CU|present.ldac3~feeder, multicore1, 1
instance = comp, \core1|CU|present.ldac3 , core1|CU|present.ldac3, multicore1, 1
instance = comp, \core1|CU|present.ldac4~feeder , core1|CU|present.ldac4~feeder, multicore1, 1
instance = comp, \core1|CU|present.ldac4 , core1|CU|present.ldac4, multicore1, 1
instance = comp, \core1|CU|present.ldac5 , core1|CU|present.ldac5, multicore1, 1
instance = comp, \core1|CU|present.ldac6~feeder , core1|CU|present.ldac6~feeder, multicore1, 1
instance = comp, \core1|CU|present.ldac6 , core1|CU|present.ldac6, multicore1, 1
instance = comp, \core1|CU|present.ldac7~feeder , core1|CU|present.ldac7~feeder, multicore1, 1
instance = comp, \core1|CU|present.ldac7 , core1|CU|present.ldac7, multicore1, 1
instance = comp, \core1|CU|WideOr8 , core1|CU|WideOr8, multicore1, 1
instance = comp, \core1|reg_AC|dataout~2 , core1|reg_AC|dataout~2, multicore1, 1
instance = comp, \core1|reg_AC|always0~0 , core1|reg_AC|always0~0, multicore1, 1
instance = comp, \core1|reg_AC|dataout~0 , core1|reg_AC|dataout~0, multicore1, 1
instance = comp, \core1|CU|ctrlsig[13] , core1|CU|ctrlsig[13], multicore1, 1
instance = comp, \core1|reg_AC|dataout[1]~_Duplicate_1feeder , core1|reg_AC|dataout[1]~_Duplicate_1feeder, multicore1, 1
instance = comp, \core1|reg_AC|dataout[1]~_Duplicate_1 , core1|reg_AC|dataout[1]~_Duplicate_1, multicore1, 1
instance = comp, \core1|ALU|alu_out~19 , core1|ALU|alu_out~19, multicore1, 1
instance = comp, \core1|reg_AC|dataout[4]~_Duplicate_1feeder , core1|reg_AC|dataout[4]~_Duplicate_1feeder, multicore1, 1
instance = comp, \core1|reg_AC|dataout[4]~_Duplicate_1 , core1|reg_AC|dataout[4]~_Duplicate_1, multicore1, 1
instance = comp, \core1|ALU|alu_out~24 , core1|ALU|alu_out~24, multicore1, 1
instance = comp, \core1|reg_AC|dataout[5]~_Duplicate_1 , core1|reg_AC|dataout[5]~_Duplicate_1, multicore1, 1
instance = comp, \core1|ALU|alu_out~25 , core1|ALU|alu_out~25, multicore1, 1
instance = comp, \core1|reg_AC|dataout[6]~_Duplicate_1 , core1|reg_AC|dataout[6]~_Duplicate_1, multicore1, 1
instance = comp, \core1|ALU|alu_out~26 , core1|ALU|alu_out~26, multicore1, 1
instance = comp, \core1|reg_AC|dataout~9 , core1|reg_AC|dataout~9, multicore1, 1
instance = comp, \core1|mux1|dataout~13 , core1|mux1|dataout~13, multicore1, 1
instance = comp, \core1|wrt|decoder_out~9 , core1|wrt|decoder_out~9, multicore1, 1
instance = comp, \core1|reg_COL|dataout~2 , core1|reg_COL|dataout~2, multicore1, 1
instance = comp, \core1|inc|inc_COL~0 , core1|inc|inc_COL~0, multicore1, 1
instance = comp, \core1|reg_COL|Add0~0 , core1|reg_COL|Add0~0, multicore1, 1
instance = comp, \core1|reg_COL|dataout~3 , core1|reg_COL|dataout~3, multicore1, 1
instance = comp, \core1|reg_COL|dataout~19 , core1|reg_COL|dataout~19, multicore1, 1
instance = comp, \core1|reg_COL|dataout[0] , core1|reg_COL|dataout[0], multicore1, 1
instance = comp, \core1|reg_COL|Add0~2 , core1|reg_COL|Add0~2, multicore1, 1
instance = comp, \core1|reg_COL|dataout~4 , core1|reg_COL|dataout~4, multicore1, 1
instance = comp, \core1|reg_COL|dataout[1] , core1|reg_COL|dataout[1], multicore1, 1
instance = comp, \core1|reg_COL|Add0~4 , core1|reg_COL|Add0~4, multicore1, 1
instance = comp, \core1|reg_COL|dataout~5 , core1|reg_COL|dataout~5, multicore1, 1
instance = comp, \core1|reg_COL|dataout[2] , core1|reg_COL|dataout[2], multicore1, 1
instance = comp, \core1|reg_COL|Add0~6 , core1|reg_COL|Add0~6, multicore1, 1
instance = comp, \core1|reg_COL|dataout~6 , core1|reg_COL|dataout~6, multicore1, 1
instance = comp, \core1|reg_COL|dataout[3] , core1|reg_COL|dataout[3], multicore1, 1
instance = comp, \core1|reg_COL|Add0~8 , core1|reg_COL|Add0~8, multicore1, 1
instance = comp, \core1|reg_COL|dataout~7 , core1|reg_COL|dataout~7, multicore1, 1
instance = comp, \core1|reg_COL|dataout[4] , core1|reg_COL|dataout[4], multicore1, 1
instance = comp, \core1|reg_COL|Add0~10 , core1|reg_COL|Add0~10, multicore1, 1
instance = comp, \core1|reg_COL|dataout~8 , core1|reg_COL|dataout~8, multicore1, 1
instance = comp, \core1|reg_COL|dataout[5] , core1|reg_COL|dataout[5], multicore1, 1
instance = comp, \core1|reg_COL|Add0~12 , core1|reg_COL|Add0~12, multicore1, 1
instance = comp, \core1|reg_COL|dataout~9 , core1|reg_COL|dataout~9, multicore1, 1
instance = comp, \core1|reg_COL|dataout[6] , core1|reg_COL|dataout[6], multicore1, 1
instance = comp, \core1|reg_COL|Add0~14 , core1|reg_COL|Add0~14, multicore1, 1
instance = comp, \core1|reg_COL|dataout~10 , core1|reg_COL|dataout~10, multicore1, 1
instance = comp, \core1|reg_COL|dataout[7] , core1|reg_COL|dataout[7], multicore1, 1
instance = comp, \core1|reg_COL|Add0~16 , core1|reg_COL|Add0~16, multicore1, 1
instance = comp, \core1|mux1|dataout~16 , core1|mux1|dataout~16, multicore1, 1
instance = comp, \core1|wrt|decoder_out~0 , core1|wrt|decoder_out~0, multicore1, 1
instance = comp, \core1|wrt|decoder_out~10 , core1|wrt|decoder_out~10, multicore1, 1
instance = comp, \core1|reg_B|dataout[8] , core1|reg_B|dataout[8], multicore1, 1
instance = comp, \core1|reg_STA|dataout[0]~16 , core1|reg_STA|dataout[0]~16, multicore1, 1
instance = comp, \core1|inc|inc_STA~0 , core1|inc|inc_STA~0, multicore1, 1
instance = comp, \core1|reg_STA|dataout~18 , core1|reg_STA|dataout~18, multicore1, 1
instance = comp, \core1|reg_STA|dataout[0] , core1|reg_STA|dataout[0], multicore1, 1
instance = comp, \core1|reg_STA|dataout[1]~19 , core1|reg_STA|dataout[1]~19, multicore1, 1
instance = comp, \core1|reg_STA|dataout[1] , core1|reg_STA|dataout[1], multicore1, 1
instance = comp, \core1|reg_STA|dataout[2]~21 , core1|reg_STA|dataout[2]~21, multicore1, 1
instance = comp, \core1|reg_STA|dataout[2] , core1|reg_STA|dataout[2], multicore1, 1
instance = comp, \core1|reg_STA|dataout[3]~23 , core1|reg_STA|dataout[3]~23, multicore1, 1
instance = comp, \core1|reg_STA|dataout[3] , core1|reg_STA|dataout[3], multicore1, 1
instance = comp, \core1|reg_STA|dataout[4]~25 , core1|reg_STA|dataout[4]~25, multicore1, 1
instance = comp, \core1|reg_STA|dataout[4] , core1|reg_STA|dataout[4], multicore1, 1
instance = comp, \core1|reg_STA|dataout[5]~27 , core1|reg_STA|dataout[5]~27, multicore1, 1
instance = comp, \core1|reg_STA|dataout[5] , core1|reg_STA|dataout[5], multicore1, 1
instance = comp, \core1|reg_STA|dataout[6]~29 , core1|reg_STA|dataout[6]~29, multicore1, 1
instance = comp, \core1|reg_STA|dataout[6] , core1|reg_STA|dataout[6], multicore1, 1
instance = comp, \core1|reg_STA|dataout[7]~31 , core1|reg_STA|dataout[7]~31, multicore1, 1
instance = comp, \core1|reg_STA|dataout[7] , core1|reg_STA|dataout[7], multicore1, 1
instance = comp, \core1|reg_STA|dataout[8]~33 , core1|reg_STA|dataout[8]~33, multicore1, 1
instance = comp, \core1|reg_STA|dataout[8] , core1|reg_STA|dataout[8], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[8]~106 , core1|A_bus|BUS_OUT[8]~106, multicore1, 1
instance = comp, \core1|SUM|dataout[8] , core1|SUM|dataout[8], multicore1, 1
instance = comp, \core1|reg_STB|dataout[5]~27 , core1|reg_STB|dataout[5]~27, multicore1, 1
instance = comp, \core1|reg_STB|dataout[5] , core1|reg_STB|dataout[5], multicore1, 1
instance = comp, \core1|reg_STB|dataout[6]~29 , core1|reg_STB|dataout[6]~29, multicore1, 1
instance = comp, \core1|reg_STB|dataout[6] , core1|reg_STB|dataout[6], multicore1, 1
instance = comp, \core1|reg_STB|dataout[7]~31 , core1|reg_STB|dataout[7]~31, multicore1, 1
instance = comp, \core1|reg_STB|dataout[7] , core1|reg_STB|dataout[7], multicore1, 1
instance = comp, \core1|reg_STB|dataout[8]~33 , core1|reg_STB|dataout[8]~33, multicore1, 1
instance = comp, \core1|reg_STB|dataout[8] , core1|reg_STB|dataout[8], multicore1, 1
instance = comp, \core1|mux1|dataout~19 , core1|mux1|dataout~19, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[8]~108 , core1|A_bus|BUS_OUT[8]~108, multicore1, 1
instance = comp, \core1|mux1|dataout~17 , core1|mux1|dataout~17, multicore1, 1
instance = comp, \core1|wrt|decoder_out~11 , core1|wrt|decoder_out~11, multicore1, 1
instance = comp, \core1|reg_ROW|dataout~2 , core1|reg_ROW|dataout~2, multicore1, 1
instance = comp, \core1|inc|inc_ROW~0 , core1|inc|inc_ROW~0, multicore1, 1
instance = comp, \core1|reg_ROW|Add0~0 , core1|reg_ROW|Add0~0, multicore1, 1
instance = comp, \core1|reg_ROW|dataout~3 , core1|reg_ROW|dataout~3, multicore1, 1
instance = comp, \core1|reg_ROW|dataout~19 , core1|reg_ROW|dataout~19, multicore1, 1
instance = comp, \core1|reg_ROW|dataout[0] , core1|reg_ROW|dataout[0], multicore1, 1
instance = comp, \core1|reg_ROW|Add0~2 , core1|reg_ROW|Add0~2, multicore1, 1
instance = comp, \core1|reg_ROW|dataout~4 , core1|reg_ROW|dataout~4, multicore1, 1
instance = comp, \core1|reg_ROW|dataout[1] , core1|reg_ROW|dataout[1], multicore1, 1
instance = comp, \core1|reg_ROW|Add0~4 , core1|reg_ROW|Add0~4, multicore1, 1
instance = comp, \core1|reg_ROW|dataout~5 , core1|reg_ROW|dataout~5, multicore1, 1
instance = comp, \core1|reg_ROW|dataout[2] , core1|reg_ROW|dataout[2], multicore1, 1
instance = comp, \core1|reg_ROW|Add0~6 , core1|reg_ROW|Add0~6, multicore1, 1
instance = comp, \core1|reg_ROW|dataout~6 , core1|reg_ROW|dataout~6, multicore1, 1
instance = comp, \core1|reg_ROW|dataout[3] , core1|reg_ROW|dataout[3], multicore1, 1
instance = comp, \core1|reg_ROW|Add0~8 , core1|reg_ROW|Add0~8, multicore1, 1
instance = comp, \core1|reg_ROW|dataout~7 , core1|reg_ROW|dataout~7, multicore1, 1
instance = comp, \core1|reg_ROW|dataout[4] , core1|reg_ROW|dataout[4], multicore1, 1
instance = comp, \core1|reg_ROW|Add0~10 , core1|reg_ROW|Add0~10, multicore1, 1
instance = comp, \core1|reg_ROW|dataout~8 , core1|reg_ROW|dataout~8, multicore1, 1
instance = comp, \core1|reg_ROW|dataout[5] , core1|reg_ROW|dataout[5], multicore1, 1
instance = comp, \core1|reg_ROW|Add0~12 , core1|reg_ROW|Add0~12, multicore1, 1
instance = comp, \core1|reg_ROW|dataout~9 , core1|reg_ROW|dataout~9, multicore1, 1
instance = comp, \core1|reg_ROW|dataout[6] , core1|reg_ROW|dataout[6], multicore1, 1
instance = comp, \core1|reg_ROW|Add0~14 , core1|reg_ROW|Add0~14, multicore1, 1
instance = comp, \core1|reg_ROW|dataout~10 , core1|reg_ROW|dataout~10, multicore1, 1
instance = comp, \core1|reg_ROW|dataout[7] , core1|reg_ROW|dataout[7], multicore1, 1
instance = comp, \core1|reg_ROW|Add0~16 , core1|reg_ROW|Add0~16, multicore1, 1
instance = comp, \core1|reg_ROW|dataout~11 , core1|reg_ROW|dataout~11, multicore1, 1
instance = comp, \core1|reg_ROW|dataout[8] , core1|reg_ROW|dataout[8], multicore1, 1
instance = comp, \core1|wrt|wtr_N , core1|wrt|wtr_N, multicore1, 1
instance = comp, \core1|reg_N|dataout[8] , core1|reg_N|dataout[8], multicore1, 1
instance = comp, \core1|mux1|dataout~18 , core1|mux1|dataout~18, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[8]~107 , core1|A_bus|BUS_OUT[8]~107, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[8]~109 , core1|A_bus|BUS_OUT[8]~109, multicore1, 1
instance = comp, \core1|wrt|decoder_out~1 , core1|wrt|decoder_out~1, multicore1, 1
instance = comp, \core1|reg_A|dataout[8] , core1|reg_A|dataout[8], multicore1, 1
instance = comp, \core1|reg_R|dataout[8] , core1|reg_R|dataout[8], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[8]~105 , core1|A_bus|BUS_OUT[8]~105, multicore1, 1
instance = comp, \core1|wrt|decoder_out~8 , core1|wrt|decoder_out~8, multicore1, 1
instance = comp, \core1|reg_CURR|dataout~2 , core1|reg_CURR|dataout~2, multicore1, 1
instance = comp, \core1|inc|inc_CURR~0 , core1|inc|inc_CURR~0, multicore1, 1
instance = comp, \core1|reg_CURR|Add0~0 , core1|reg_CURR|Add0~0, multicore1, 1
instance = comp, \core1|reg_CURR|dataout~3 , core1|reg_CURR|dataout~3, multicore1, 1
instance = comp, \core1|reg_CURR|dataout~19 , core1|reg_CURR|dataout~19, multicore1, 1
instance = comp, \core1|reg_CURR|dataout[0] , core1|reg_CURR|dataout[0], multicore1, 1
instance = comp, \core1|reg_CURR|Add0~2 , core1|reg_CURR|Add0~2, multicore1, 1
instance = comp, \core1|reg_CURR|dataout~4 , core1|reg_CURR|dataout~4, multicore1, 1
instance = comp, \core1|reg_CURR|dataout[1] , core1|reg_CURR|dataout[1], multicore1, 1
instance = comp, \core1|reg_CURR|Add0~4 , core1|reg_CURR|Add0~4, multicore1, 1
instance = comp, \core1|reg_CURR|dataout~5 , core1|reg_CURR|dataout~5, multicore1, 1
instance = comp, \core1|reg_CURR|dataout[2] , core1|reg_CURR|dataout[2], multicore1, 1
instance = comp, \core1|reg_CURR|Add0~6 , core1|reg_CURR|Add0~6, multicore1, 1
instance = comp, \core1|reg_CURR|dataout~6 , core1|reg_CURR|dataout~6, multicore1, 1
instance = comp, \core1|reg_CURR|dataout[3] , core1|reg_CURR|dataout[3], multicore1, 1
instance = comp, \core1|reg_CURR|Add0~8 , core1|reg_CURR|Add0~8, multicore1, 1
instance = comp, \core1|reg_CURR|dataout~7 , core1|reg_CURR|dataout~7, multicore1, 1
instance = comp, \core1|reg_CURR|dataout[4] , core1|reg_CURR|dataout[4], multicore1, 1
instance = comp, \core1|reg_CURR|Add0~10 , core1|reg_CURR|Add0~10, multicore1, 1
instance = comp, \core1|reg_CURR|dataout~8 , core1|reg_CURR|dataout~8, multicore1, 1
instance = comp, \core1|reg_CURR|dataout[5] , core1|reg_CURR|dataout[5], multicore1, 1
instance = comp, \core1|reg_CURR|Add0~12 , core1|reg_CURR|Add0~12, multicore1, 1
instance = comp, \core1|reg_CURR|dataout~9 , core1|reg_CURR|dataout~9, multicore1, 1
instance = comp, \core1|reg_CURR|dataout[6] , core1|reg_CURR|dataout[6], multicore1, 1
instance = comp, \core1|reg_CURR|Add0~14 , core1|reg_CURR|Add0~14, multicore1, 1
instance = comp, \core1|reg_CURR|dataout~10 , core1|reg_CURR|dataout~10, multicore1, 1
instance = comp, \core1|reg_CURR|dataout[7] , core1|reg_CURR|dataout[7], multicore1, 1
instance = comp, \core1|reg_CURR|Add0~16 , core1|reg_CURR|Add0~16, multicore1, 1
instance = comp, \core1|reg_CURR|dataout~11 , core1|reg_CURR|dataout~11, multicore1, 1
instance = comp, \core1|reg_CURR|dataout[8] , core1|reg_CURR|dataout[8], multicore1, 1
instance = comp, \core1|mux1|dataout~12 , core1|mux1|dataout~12, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[8]~104 , core1|A_bus|BUS_OUT[8]~104, multicore1, 1
instance = comp, \core1|reg_DR|dataout[8] , core1|reg_DR|dataout[8], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, multicore1, 1
instance = comp, \core1|reg_R|dataout[1] , core1|reg_R|dataout[1], multicore1, 1
instance = comp, \CU|next.store2~0 , CU|next.store2~0, multicore1, 1
instance = comp, \CU|present.store2 , CU|present.store2, multicore1, 1
instance = comp, \CU|next.store3~0 , CU|next.store3~0, multicore1, 1
instance = comp, \CU|present.store3 , CU|present.store3, multicore1, 1
instance = comp, \core4|clock|clk~1 , core4|clock|clk~1, multicore1, 1
instance = comp, \core4|clock|clk , core4|clock|clk, multicore1, 1
instance = comp, \core4|clock|clk~clkctrl , core4|clock|clk~clkctrl, multicore1, 1
instance = comp, \core2|clock|clk~0 , core2|clock|clk~0, multicore1, 1
instance = comp, \core2|clock|clk , core2|clock|clk, multicore1, 1
instance = comp, \core2|clock|clk~clkctrl , core2|clock|clk~clkctrl, multicore1, 1
instance = comp, \core2|reg_PC|dataout[0]~16 , core2|reg_PC|dataout[0]~16, multicore1, 1
instance = comp, \core2|reg_STA|dataout[0]~16 , core2|reg_STA|dataout[0]~16, multicore1, 1
instance = comp, \core2|reg_R|dataout[0]~feeder , core2|reg_R|dataout[0]~feeder, multicore1, 1
instance = comp, \core1|reg_PC|dataout[5]~27 , core1|reg_PC|dataout[5]~27, multicore1, 1
instance = comp, \core1|reg_PC|dataout[5] , core1|reg_PC|dataout[5], multicore1, 1
instance = comp, \core1|reg_PC|dataout[6]~29 , core1|reg_PC|dataout[6]~29, multicore1, 1
instance = comp, \core1|reg_PC|dataout[6] , core1|reg_PC|dataout[6], multicore1, 1
instance = comp, \core1|reg_PC|dataout[7]~31 , core1|reg_PC|dataout[7]~31, multicore1, 1
instance = comp, \core1|reg_PC|dataout[7] , core1|reg_PC|dataout[7], multicore1, 1
instance = comp, \core1|reg_PC|dataout[8]~33 , core1|reg_PC|dataout[8]~33, multicore1, 1
instance = comp, \core1|reg_PC|dataout[8] , core1|reg_PC|dataout[8], multicore1, 1
instance = comp, \core1|reg_PC|dataout[9]~35 , core1|reg_PC|dataout[9]~35, multicore1, 1
instance = comp, \core1|reg_PC|dataout[9] , core1|reg_PC|dataout[9], multicore1, 1
instance = comp, \core1|reg_PC|dataout[10]~37 , core1|reg_PC|dataout[10]~37, multicore1, 1
instance = comp, \core1|reg_CURR|Add0~18 , core1|reg_CURR|Add0~18, multicore1, 1
instance = comp, \core1|reg_CURR|dataout~12 , core1|reg_CURR|dataout~12, multicore1, 1
instance = comp, \core1|reg_CURR|dataout[9] , core1|reg_CURR|dataout[9], multicore1, 1
instance = comp, \core1|reg_CURR|Add0~20 , core1|reg_CURR|Add0~20, multicore1, 1
instance = comp, \core1|reg_CURR|dataout~13 , core1|reg_CURR|dataout~13, multicore1, 1
instance = comp, \core1|reg_CURR|dataout[10] , core1|reg_CURR|dataout[10], multicore1, 1
instance = comp, \core1|reg_COL|Add0~18 , core1|reg_COL|Add0~18, multicore1, 1
instance = comp, \core1|reg_COL|Add0~20 , core1|reg_COL|Add0~20, multicore1, 1
instance = comp, \core1|reg_COL|dataout~13 , core1|reg_COL|dataout~13, multicore1, 1
instance = comp, \core1|reg_COL|dataout[10] , core1|reg_COL|dataout[10], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[10]~130 , core1|A_bus|BUS_OUT[10]~130, multicore1, 1
instance = comp, \core1|reg_B|dataout[10] , core1|reg_B|dataout[10], multicore1, 1
instance = comp, \core1|reg_STA|dataout[9]~35 , core1|reg_STA|dataout[9]~35, multicore1, 1
instance = comp, \core1|reg_STA|dataout[9] , core1|reg_STA|dataout[9], multicore1, 1
instance = comp, \core1|reg_STA|dataout[10]~37 , core1|reg_STA|dataout[10]~37, multicore1, 1
instance = comp, \core1|reg_STA|dataout[10] , core1|reg_STA|dataout[10], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[10]~132 , core1|A_bus|BUS_OUT[10]~132, multicore1, 1
instance = comp, \core1|reg_STB|dataout[9]~35 , core1|reg_STB|dataout[9]~35, multicore1, 1
instance = comp, \core1|reg_STB|dataout[9] , core1|reg_STB|dataout[9], multicore1, 1
instance = comp, \core1|reg_STB|dataout[10]~37 , core1|reg_STB|dataout[10]~37, multicore1, 1
instance = comp, \core1|reg_STB|dataout[10] , core1|reg_STB|dataout[10], multicore1, 1
instance = comp, \core1|SUM|dataout[10] , core1|SUM|dataout[10], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[10]~134 , core1|A_bus|BUS_OUT[10]~134, multicore1, 1
instance = comp, \core1|reg_N|dataout[10] , core1|reg_N|dataout[10], multicore1, 1
instance = comp, \core1|reg_ROW|Add0~18 , core1|reg_ROW|Add0~18, multicore1, 1
instance = comp, \core1|reg_ROW|dataout~12 , core1|reg_ROW|dataout~12, multicore1, 1
instance = comp, \core1|reg_ROW|dataout[9] , core1|reg_ROW|dataout[9], multicore1, 1
instance = comp, \core1|reg_ROW|Add0~20 , core1|reg_ROW|Add0~20, multicore1, 1
instance = comp, \core1|reg_ROW|dataout~13 , core1|reg_ROW|dataout~13, multicore1, 1
instance = comp, \core1|reg_ROW|dataout[10] , core1|reg_ROW|dataout[10], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[10]~133 , core1|A_bus|BUS_OUT[10]~133, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[10]~135 , core1|A_bus|BUS_OUT[10]~135, multicore1, 1
instance = comp, \core1|reg_P|dataout[10] , core1|reg_P|dataout[10], multicore1, 1
instance = comp, \core1|mux1|dataout~11 , core1|mux1|dataout~11, multicore1, 1
instance = comp, \core1|wrt|decoder_out~7 , core1|wrt|decoder_out~7, multicore1, 1
instance = comp, \core1|reg_M|dataout[10] , core1|reg_M|dataout[10], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[10]~124 , core1|A_bus|BUS_OUT[10]~124, multicore1, 1
instance = comp, \core1|mux1|dataout~5 , core1|mux1|dataout~5, multicore1, 1
instance = comp, \core1|mux1|dataout~6 , core1|mux1|dataout~6, multicore1, 1
instance = comp, \core1|reg_R1|dataout[0]~16 , core1|reg_R1|dataout[0]~16, multicore1, 1
instance = comp, \core1|inc|inc_R1~0 , core1|inc|inc_R1~0, multicore1, 1
instance = comp, \core1|wrt|decoder_out~2 , core1|wrt|decoder_out~2, multicore1, 1
instance = comp, \core1|reg_R1|dataout~18 , core1|reg_R1|dataout~18, multicore1, 1
instance = comp, \core1|reg_R1|dataout[0] , core1|reg_R1|dataout[0], multicore1, 1
instance = comp, \core1|reg_R1|dataout[1]~19 , core1|reg_R1|dataout[1]~19, multicore1, 1
instance = comp, \core1|reg_R1|dataout[1] , core1|reg_R1|dataout[1], multicore1, 1
instance = comp, \core1|reg_R1|dataout[2]~21 , core1|reg_R1|dataout[2]~21, multicore1, 1
instance = comp, \core1|reg_R1|dataout[2] , core1|reg_R1|dataout[2], multicore1, 1
instance = comp, \core1|reg_R1|dataout[3]~23 , core1|reg_R1|dataout[3]~23, multicore1, 1
instance = comp, \core1|reg_R1|dataout[3] , core1|reg_R1|dataout[3], multicore1, 1
instance = comp, \core1|reg_R1|dataout[4]~25 , core1|reg_R1|dataout[4]~25, multicore1, 1
instance = comp, \core1|reg_R1|dataout[4] , core1|reg_R1|dataout[4], multicore1, 1
instance = comp, \core1|reg_R1|dataout[5]~27 , core1|reg_R1|dataout[5]~27, multicore1, 1
instance = comp, \core1|reg_R1|dataout[5] , core1|reg_R1|dataout[5], multicore1, 1
instance = comp, \core1|reg_R1|dataout[6]~29 , core1|reg_R1|dataout[6]~29, multicore1, 1
instance = comp, \core1|reg_R1|dataout[6] , core1|reg_R1|dataout[6], multicore1, 1
instance = comp, \core1|reg_R1|dataout[7]~31 , core1|reg_R1|dataout[7]~31, multicore1, 1
instance = comp, \core1|reg_R1|dataout[7] , core1|reg_R1|dataout[7], multicore1, 1
instance = comp, \core1|reg_R1|dataout[8]~33 , core1|reg_R1|dataout[8]~33, multicore1, 1
instance = comp, \core1|reg_R1|dataout[8] , core1|reg_R1|dataout[8], multicore1, 1
instance = comp, \core1|reg_R1|dataout[9]~35 , core1|reg_R1|dataout[9]~35, multicore1, 1
instance = comp, \core1|reg_R1|dataout[9] , core1|reg_R1|dataout[9], multicore1, 1
instance = comp, \core1|reg_R1|dataout[10]~37 , core1|reg_R1|dataout[10]~37, multicore1, 1
instance = comp, \core1|reg_R1|dataout[10] , core1|reg_R1|dataout[10], multicore1, 1
instance = comp, \core1|reg_STC|dataout[8]~33 , core1|reg_STC|dataout[8]~33, multicore1, 1
instance = comp, \core1|reg_STC|dataout[8] , core1|reg_STC|dataout[8], multicore1, 1
instance = comp, \core1|reg_STC|dataout[9]~35 , core1|reg_STC|dataout[9]~35, multicore1, 1
instance = comp, \core1|reg_STC|dataout[9] , core1|reg_STC|dataout[9], multicore1, 1
instance = comp, \core1|reg_STC|dataout[10]~37 , core1|reg_STC|dataout[10]~37, multicore1, 1
instance = comp, \core1|reg_STC|dataout[10] , core1|reg_STC|dataout[10], multicore1, 1
instance = comp, \storecount[1]~feeder , storecount[1]~feeder, multicore1, 1
instance = comp, \storecount[1] , storecount[1], multicore1, 1
instance = comp, \storecount[2] , storecount[2], multicore1, 1
instance = comp, \storecount[3] , storecount[3], multicore1, 1
instance = comp, \storecount[4] , storecount[4], multicore1, 1
instance = comp, \storecount[5] , storecount[5], multicore1, 1
instance = comp, \storecount[6]~feeder , storecount[6]~feeder, multicore1, 1
instance = comp, \storecount[6] , storecount[6], multicore1, 1
instance = comp, \storecount[7]~feeder , storecount[7]~feeder, multicore1, 1
instance = comp, \storecount[7] , storecount[7], multicore1, 1
instance = comp, \storecount[8]~feeder , storecount[8]~feeder, multicore1, 1
instance = comp, \storecount[8] , storecount[8], multicore1, 1
instance = comp, \storecount[9] , storecount[9], multicore1, 1
instance = comp, \storecount[10]~feeder , storecount[10]~feeder, multicore1, 1
instance = comp, \storecount[10] , storecount[10], multicore1, 1
instance = comp, \storecount[11] , storecount[11], multicore1, 1
instance = comp, \storecount[12] , storecount[12], multicore1, 1
instance = comp, \storecount[13] , storecount[13], multicore1, 1
instance = comp, \storecount[14] , storecount[14], multicore1, 1
instance = comp, \storecount[15]~feeder , storecount[15]~feeder, multicore1, 1
instance = comp, \storecount[15] , storecount[15], multicore1, 1
instance = comp, \storecount[16]~feeder , storecount[16]~feeder, multicore1, 1
instance = comp, \storecount[16] , storecount[16], multicore1, 1
instance = comp, \storecount[17]~feeder , storecount[17]~feeder, multicore1, 1
instance = comp, \storecount[17] , storecount[17], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , IRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 , IRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, multicore1, 1
instance = comp, \countCLK[19]~59 , countCLK[19]~59, multicore1, 1
instance = comp, \countCLK[19] , countCLK[19], multicore1, 1
instance = comp, \storecount[19]~feeder , storecount[19]~feeder, multicore1, 1
instance = comp, \storecount[19] , storecount[19], multicore1, 1
instance = comp, \countCLK[20]~61 , countCLK[20]~61, multicore1, 1
instance = comp, \countCLK[20] , countCLK[20], multicore1, 1
instance = comp, \storecount[20]~feeder , storecount[20]~feeder, multicore1, 1
instance = comp, \storecount[20] , storecount[20], multicore1, 1
instance = comp, \countCLK[21]~63 , countCLK[21]~63, multicore1, 1
instance = comp, \countCLK[21] , countCLK[21], multicore1, 1
instance = comp, \storecount[21]~feeder , storecount[21]~feeder, multicore1, 1
instance = comp, \storecount[21] , storecount[21], multicore1, 1
instance = comp, \countCLK[22]~65 , countCLK[22]~65, multicore1, 1
instance = comp, \countCLK[22] , countCLK[22], multicore1, 1
instance = comp, \storecount[22]~feeder , storecount[22]~feeder, multicore1, 1
instance = comp, \storecount[22] , storecount[22], multicore1, 1
instance = comp, \countCLK[23]~67 , countCLK[23]~67, multicore1, 1
instance = comp, \countCLK[23] , countCLK[23], multicore1, 1
instance = comp, \storecount[23]~feeder , storecount[23]~feeder, multicore1, 1
instance = comp, \storecount[23] , storecount[23], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 , IRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~1 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~1, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~2 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~2, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], multicore1, 1
instance = comp, \core1|CU|WideOr1~0 , core1|CU|WideOr1~0, multicore1, 1
instance = comp, \core1|CU|WideOr1~1 , core1|CU|WideOr1~1, multicore1, 1
instance = comp, \core1|CU|present.stacreg3 , core1|CU|present.stacreg3, multicore1, 1
instance = comp, \core1|CU|present.stacreg4 , core1|CU|present.stacreg4, multicore1, 1
instance = comp, \core1|CU|next.stacreg5~0 , core1|CU|next.stacreg5~0, multicore1, 1
instance = comp, \core1|CU|present.stacreg5 , core1|CU|present.stacreg5, multicore1, 1
instance = comp, \core1|CU|next.stacreg6~0 , core1|CU|next.stacreg6~0, multicore1, 1
instance = comp, \core1|CU|present.stacreg6 , core1|CU|present.stacreg6, multicore1, 1
instance = comp, \core1|CU|WideOr0~0 , core1|CU|WideOr0~0, multicore1, 1
instance = comp, \core1|CU|next.stacreg7~0 , core1|CU|next.stacreg7~0, multicore1, 1
instance = comp, \core1|CU|present.stacreg7 , core1|CU|present.stacreg7, multicore1, 1
instance = comp, \core1|CU|WideOr1~2 , core1|CU|WideOr1~2, multicore1, 1
instance = comp, \CU|Selector0~2 , CU|Selector0~2, multicore1, 1
instance = comp, \CU|present.diff5 , CU|present.diff5, multicore1, 1
instance = comp, \CU|present.diff6 , CU|present.diff6, multicore1, 1
instance = comp, \CU|next.store4~0 , CU|next.store4~0, multicore1, 1
instance = comp, \CU|present.store4 , CU|present.store4, multicore1, 1
instance = comp, \CU|next.comm1~0 , CU|next.comm1~0, multicore1, 1
instance = comp, \CU|present.comm1 , CU|present.comm1, multicore1, 1
instance = comp, \CU|present.comm2 , CU|present.comm2, multicore1, 1
instance = comp, \CU|present.comm3 , CU|present.comm3, multicore1, 1
instance = comp, \CU|next.diff7~0 , CU|next.diff7~0, multicore1, 1
instance = comp, \CU|present.diff7 , CU|present.diff7, multicore1, 1
instance = comp, \CU|present.diff8 , CU|present.diff8, multicore1, 1
instance = comp, \CU|present.diff9~feeder , CU|present.diff9~feeder, multicore1, 1
instance = comp, \CU|present.diff9 , CU|present.diff9, multicore1, 1
instance = comp, \CU|next.diff10~0 , CU|next.diff10~0, multicore1, 1
instance = comp, \CU|present.diff10 , CU|present.diff10, multicore1, 1
instance = comp, \CU|present.diff11 , CU|present.diff11, multicore1, 1
instance = comp, \CU|present.diff12 , CU|present.diff12, multicore1, 1
instance = comp, \CU|Selector0~3 , CU|Selector0~3, multicore1, 1
instance = comp, \core1|CU|Equal19~0 , core1|CU|Equal19~0, multicore1, 1
instance = comp, \CU|Selector0~4 , CU|Selector0~4, multicore1, 1
instance = comp, \CU|WideOr3~0 , CU|WideOr3~0, multicore1, 1
instance = comp, \CU|Selector0~0 , CU|Selector0~0, multicore1, 1
instance = comp, \CU|Selector0~1 , CU|Selector0~1, multicore1, 1
instance = comp, \CU|Selector0~5 , CU|Selector0~5, multicore1, 1
instance = comp, \CU|present.000000 , CU|present.000000, multicore1, 1
instance = comp, \CU|next.diff1~0 , CU|next.diff1~0, multicore1, 1
instance = comp, \CU|present.diff1 , CU|present.diff1, multicore1, 1
instance = comp, \CU|present.diff2 , CU|present.diff2, multicore1, 1
instance = comp, \CU|present.diff3~feeder , CU|present.diff3~feeder, multicore1, 1
instance = comp, \CU|present.diff3 , CU|present.diff3, multicore1, 1
instance = comp, \CU|next.diff4~0 , CU|next.diff4~0, multicore1, 1
instance = comp, \CU|present.diff4 , CU|present.diff4, multicore1, 1
instance = comp, \CU|WideOr4~0 , CU|WideOr4~0, multicore1, 1
instance = comp, \core3|clock|clk~0 , core3|clock|clk~0, multicore1, 1
instance = comp, \core3|clock|clk , core3|clock|clk, multicore1, 1
instance = comp, \core3|clock|clk~clkctrl , core3|clock|clk~clkctrl, multicore1, 1
instance = comp, \core3|readDmem|dataout[20]~1 , core3|readDmem|dataout[20]~1, multicore1, 1
instance = comp, \core3|reg_IR|dataout[4] , core3|reg_IR|dataout[4], multicore1, 1
instance = comp, \core3|CU|present.fetch4 , core3|CU|present.fetch4, multicore1, 1
instance = comp, \core3|readDmem|dataout[19]~4 , core3|readDmem|dataout[19]~4, multicore1, 1
instance = comp, \core3|reg_IR|dataout[3] , core3|reg_IR|dataout[3], multicore1, 1
instance = comp, \core3|readDmem|dataout[18]~3 , core3|readDmem|dataout[18]~3, multicore1, 1
instance = comp, \core3|reg_IR|dataout[2] , core3|reg_IR|dataout[2], multicore1, 1
instance = comp, \core3|CU|next.clac1~2 , core3|CU|next.clac1~2, multicore1, 1
instance = comp, \core3|CU|next.ldacreg1~0 , core3|CU|next.ldacreg1~0, multicore1, 1
instance = comp, \core3|readDmem|dataout[17]~5 , core3|readDmem|dataout[17]~5, multicore1, 1
instance = comp, \core3|reg_IR|dataout[1] , core3|reg_IR|dataout[1], multicore1, 1
instance = comp, \core3|CU|next.add1~2 , core3|CU|next.add1~2, multicore1, 1
instance = comp, \core3|CU|present.add1 , core3|CU|present.add1, multicore1, 1
instance = comp, \core3|CU|next.mod1~2 , core3|CU|next.mod1~2, multicore1, 1
instance = comp, \core3|CU|present.mod1 , core3|CU|present.mod1, multicore1, 1
instance = comp, \core3|CU|next.mul1~3 , core3|CU|next.mul1~3, multicore1, 1
instance = comp, \core3|CU|present.mul1 , core3|CU|present.mul1, multicore1, 1
instance = comp, \core3|CU|WideOr6~0 , core3|CU|WideOr6~0, multicore1, 1
instance = comp, \core3|CU|next.clac1~3 , core3|CU|next.clac1~3, multicore1, 1
instance = comp, \core3|CU|present.clac1 , core3|CU|present.clac1, multicore1, 1
instance = comp, \core3|CU|present.mod2 , core3|CU|present.mod2, multicore1, 1
instance = comp, \core3|CU|present.mul2 , core3|CU|present.mul2, multicore1, 1
instance = comp, \core3|readDmem|dataout[16]~0 , core3|readDmem|dataout[16]~0, multicore1, 1
instance = comp, \core3|reg_IR|dataout[0] , core3|reg_IR|dataout[0], multicore1, 1
instance = comp, \core3|CU|next.mul1~2 , core3|CU|next.mul1~2, multicore1, 1
instance = comp, \core3|CU|next.ldac1~0 , core3|CU|next.ldac1~0, multicore1, 1
instance = comp, \core3|CU|next.xor1~0 , core3|CU|next.xor1~0, multicore1, 1
instance = comp, \core3|CU|present.xor1 , core3|CU|present.xor1, multicore1, 1
instance = comp, \core3|CU|present.xor2 , core3|CU|present.xor2, multicore1, 1
instance = comp, \core3|CU|next.div1~0 , core3|CU|next.div1~0, multicore1, 1
instance = comp, \core3|CU|present.div1 , core3|CU|present.div1, multicore1, 1
instance = comp, \core3|CU|present.div2 , core3|CU|present.div2, multicore1, 1
instance = comp, \core3|CU|present.add2~feeder , core3|CU|present.add2~feeder, multicore1, 1
instance = comp, \core3|CU|present.add2 , core3|CU|present.add2, multicore1, 1
instance = comp, \core3|CU|WideOr7~0 , core3|CU|WideOr7~0, multicore1, 1
instance = comp, \core3|CU|WideOr7~1 , core3|CU|WideOr7~1, multicore1, 1
instance = comp, \core3|CU|next.jump1~0 , core3|CU|next.jump1~0, multicore1, 1
instance = comp, \core3|CU|next.movetoac1~0 , core3|CU|next.movetoac1~0, multicore1, 1
instance = comp, \core3|CU|present.movetoac1 , core3|CU|present.movetoac1, multicore1, 1
instance = comp, \core3|CU|next.ldacreg1~1 , core3|CU|next.ldacreg1~1, multicore1, 1
instance = comp, \core3|CU|present.ldacreg1 , core3|CU|present.ldacreg1, multicore1, 1
instance = comp, \core3|CU|present.ldacreg2~feeder , core3|CU|present.ldacreg2~feeder, multicore1, 1
instance = comp, \core3|CU|present.ldacreg2 , core3|CU|present.ldacreg2, multicore1, 1
instance = comp, \core3|CU|present.ldacreg3~feeder , core3|CU|present.ldacreg3~feeder, multicore1, 1
instance = comp, \core3|CU|present.ldacreg3 , core3|CU|present.ldacreg3, multicore1, 1
instance = comp, \core3|CU|present.ldacreg4~feeder , core3|CU|present.ldacreg4~feeder, multicore1, 1
instance = comp, \core3|CU|present.ldacreg4 , core3|CU|present.ldacreg4, multicore1, 1
instance = comp, \core3|CU|present.ldacreg5~feeder , core3|CU|present.ldacreg5~feeder, multicore1, 1
instance = comp, \core3|CU|present.ldacreg5 , core3|CU|present.ldacreg5, multicore1, 1
instance = comp, \core3|CU|present.ldacreg6 , core3|CU|present.ldacreg6, multicore1, 1
instance = comp, \core3|CU|present.ldacreg7~feeder , core3|CU|present.ldacreg7~feeder, multicore1, 1
instance = comp, \core3|CU|present.ldacreg7 , core3|CU|present.ldacreg7, multicore1, 1
instance = comp, \core3|CU|next.ldac1~1 , core3|CU|next.ldac1~1, multicore1, 1
instance = comp, \core3|CU|present.ldac1 , core3|CU|present.ldac1, multicore1, 1
instance = comp, \core3|CU|present.ldac2 , core3|CU|present.ldac2, multicore1, 1
instance = comp, \core3|CU|present.ldac3~feeder , core3|CU|present.ldac3~feeder, multicore1, 1
instance = comp, \core3|CU|present.ldac3 , core3|CU|present.ldac3, multicore1, 1
instance = comp, \core3|CU|present.ldac4~feeder , core3|CU|present.ldac4~feeder, multicore1, 1
instance = comp, \core3|CU|present.ldac4 , core3|CU|present.ldac4, multicore1, 1
instance = comp, \core3|CU|present.ldac5 , core3|CU|present.ldac5, multicore1, 1
instance = comp, \core3|CU|present.ldac6~feeder , core3|CU|present.ldac6~feeder, multicore1, 1
instance = comp, \core3|CU|present.ldac6 , core3|CU|present.ldac6, multicore1, 1
instance = comp, \core3|CU|present.ldac7~feeder , core3|CU|present.ldac7~feeder, multicore1, 1
instance = comp, \core3|CU|present.ldac7 , core3|CU|present.ldac7, multicore1, 1
instance = comp, \core3|CU|WideOr5~0 , core3|CU|WideOr5~0, multicore1, 1
instance = comp, \core3|CU|next.stacreg1~1 , core3|CU|next.stacreg1~1, multicore1, 1
instance = comp, \core3|CU|present.stacreg1 , core3|CU|present.stacreg1, multicore1, 1
instance = comp, \core3|CU|present.stacreg2 , core3|CU|present.stacreg2, multicore1, 1
instance = comp, \core3|CU|next.stac1~3 , core3|CU|next.stac1~3, multicore1, 1
instance = comp, \core3|CU|present.stac1 , core3|CU|present.stac1, multicore1, 1
instance = comp, \core3|CU|present.stac2 , core3|CU|present.stac2, multicore1, 1
instance = comp, \core3|CU|WideOr11 , core3|CU|WideOr11, multicore1, 1
instance = comp, \core3|reg_DR|dataout[1] , core3|reg_DR|dataout[1], multicore1, 1
instance = comp, \core3|reg_DR|dataout[0] , core3|reg_DR|dataout[0], multicore1, 1
instance = comp, \core3|mux1|dataout~18 , core3|mux1|dataout~18, multicore1, 1
instance = comp, \core3|demux1|WTA_operand[1]~0 , core3|demux1|WTA_operand[1]~0, multicore1, 1
instance = comp, \core3|demux1|WTA_operand[0]~3 , core3|demux1|WTA_operand[0]~3, multicore1, 1
instance = comp, \core3|mux1|dataout~17 , core3|mux1|dataout~17, multicore1, 1
instance = comp, \core3|mux1|dataout~16 , core3|mux1|dataout~16, multicore1, 1
instance = comp, \core3|CU|next.ldacmulti1~0 , core3|CU|next.ldacmulti1~0, multicore1, 1
instance = comp, \core3|CU|present.ldacmulti1 , core3|CU|present.ldacmulti1, multicore1, 1
instance = comp, \core3|CU|WideOr9~1 , core3|CU|WideOr9~1, multicore1, 1
instance = comp, \core3|CU|WideOr9~2 , core3|CU|WideOr9~2, multicore1, 1
instance = comp, \core3|CU|next.inc1~0 , core3|CU|next.inc1~0, multicore1, 1
instance = comp, \core3|CU|present.inc1 , core3|CU|present.inc1, multicore1, 1
instance = comp, \core3|CU|next.stacreg1~0 , core3|CU|next.stacreg1~0, multicore1, 1
instance = comp, \core3|CU|next.reset1~0 , core3|CU|next.reset1~0, multicore1, 1
instance = comp, \core3|CU|present.reset1 , core3|CU|present.reset1, multicore1, 1
instance = comp, \core3|demux1|Decoder0~1 , core3|demux1|Decoder0~1, multicore1, 1
instance = comp, \core3|CU|WideOr9~0 , core3|CU|WideOr9~0, multicore1, 1
instance = comp, \core3|demux1|Decoder0~2 , core3|demux1|Decoder0~2, multicore1, 1
instance = comp, \core3|reg_STC|dataout[0]~16 , core3|reg_STC|dataout[0]~16, multicore1, 1
instance = comp, \core3|inc|inc_STC~0 , core3|inc|inc_STC~0, multicore1, 1
instance = comp, \core3|demux1|WTR_operand[3]~1 , core3|demux1|WTR_operand[3]~1, multicore1, 1
instance = comp, \core3|demux1|WTR_operand[0]~0 , core3|demux1|WTR_operand[0]~0, multicore1, 1
instance = comp, \core3|wrt|decoder_out~48 , core3|wrt|decoder_out~48, multicore1, 1
instance = comp, \core3|reg_STC|dataout~18 , core3|reg_STC|dataout~18, multicore1, 1
instance = comp, \core3|reg_STC|dataout[0] , core3|reg_STC|dataout[0], multicore1, 1
instance = comp, \core3|reg_STC|dataout[1]~19 , core3|reg_STC|dataout[1]~19, multicore1, 1
instance = comp, \core3|reg_STC|dataout[1] , core3|reg_STC|dataout[1], multicore1, 1
instance = comp, \core3|reg_STC|dataout[2]~21 , core3|reg_STC|dataout[2]~21, multicore1, 1
instance = comp, \core3|reg_STC|dataout[2] , core3|reg_STC|dataout[2], multicore1, 1
instance = comp, \core3|reg_STC|dataout[3]~23 , core3|reg_STC|dataout[3]~23, multicore1, 1
instance = comp, \core3|reg_STC|dataout[3] , core3|reg_STC|dataout[3], multicore1, 1
instance = comp, \core3|reg_STC|dataout[4]~25 , core3|reg_STC|dataout[4]~25, multicore1, 1
instance = comp, \core3|demux1|WTA_operand[3]~1 , core3|demux1|WTA_operand[3]~1, multicore1, 1
instance = comp, \core3|reg_R1|dataout[0]~16 , core3|reg_R1|dataout[0]~16, multicore1, 1
instance = comp, \core3|inc|inc_R1~0 , core3|inc|inc_R1~0, multicore1, 1
instance = comp, \core3|reg_R1|dataout~18 , core3|reg_R1|dataout~18, multicore1, 1
instance = comp, \core3|reg_R1|dataout[0] , core3|reg_R1|dataout[0], multicore1, 1
instance = comp, \core3|reg_R1|dataout[1]~19 , core3|reg_R1|dataout[1]~19, multicore1, 1
instance = comp, \core3|reg_R1|dataout[1] , core3|reg_R1|dataout[1], multicore1, 1
instance = comp, \core3|reg_R1|dataout[2]~21 , core3|reg_R1|dataout[2]~21, multicore1, 1
instance = comp, \core3|reg_R1|dataout[2] , core3|reg_R1|dataout[2], multicore1, 1
instance = comp, \core3|reg_R1|dataout[3]~23 , core3|reg_R1|dataout[3]~23, multicore1, 1
instance = comp, \core3|reg_R1|dataout[3] , core3|reg_R1|dataout[3], multicore1, 1
instance = comp, \core3|reg_R1|dataout[4]~25 , core3|reg_R1|dataout[4]~25, multicore1, 1
instance = comp, \core3|reg_R1|dataout[4] , core3|reg_R1|dataout[4], multicore1, 1
instance = comp, \core3|reg_R1|dataout[5]~27 , core3|reg_R1|dataout[5]~27, multicore1, 1
instance = comp, \core3|reg_R1|dataout[5] , core3|reg_R1|dataout[5], multicore1, 1
instance = comp, \core3|reg_R1|dataout[6]~29 , core3|reg_R1|dataout[6]~29, multicore1, 1
instance = comp, \core3|reg_R1|dataout[6] , core3|reg_R1|dataout[6], multicore1, 1
instance = comp, \core3|CU|next.jumpzy1~0 , core3|CU|next.jumpzy1~0, multicore1, 1
instance = comp, \core3|CU|present.jumpzy1 , core3|CU|present.jumpzy1, multicore1, 1
instance = comp, \core3|CU|next.jump1~1 , core3|CU|next.jump1~1, multicore1, 1
instance = comp, \core3|CU|present.jump1 , core3|CU|present.jump1, multicore1, 1
instance = comp, \core3|CU|WideOr2~0 , core3|CU|WideOr2~0, multicore1, 1
instance = comp, \core3|CU|WideOr2 , core3|CU|WideOr2, multicore1, 1
instance = comp, \core3|CU|WideOr3 , core3|CU|WideOr3, multicore1, 1
instance = comp, \core3|reg_AR|dataout[1]~feeder , core3|reg_AR|dataout[1]~feeder, multicore1, 1
instance = comp, \core3|CU|WideOr4 , core3|CU|WideOr4, multicore1, 1
instance = comp, \core3|reg_AR|dataout[1] , core3|reg_AR|dataout[1], multicore1, 1
instance = comp, \MEMCU|AR3|dataout[1] , MEMCU|AR3|dataout[1], multicore1, 1
instance = comp, \MEMCU|readAR3|dataout[1]~1 , MEMCU|readAR3|dataout[1]~1, multicore1, 1
instance = comp, \core2|reg_P|dataout[1] , core2|reg_P|dataout[1], multicore1, 1
instance = comp, \core2|reg_STA|dataout[6]~29 , core2|reg_STA|dataout[6]~29, multicore1, 1
instance = comp, \core2|reg_STA|dataout[7]~31 , core2|reg_STA|dataout[7]~31, multicore1, 1
instance = comp, \core2|readDmem|dataout[17]~20 , core2|readDmem|dataout[17]~20, multicore1, 1
instance = comp, \core2|reg_IR|dataout[1] , core2|reg_IR|dataout[1], multicore1, 1
instance = comp, \core2|readDmem|dataout[19]~19 , core2|readDmem|dataout[19]~19, multicore1, 1
instance = comp, \core2|reg_IR|dataout[3] , core2|reg_IR|dataout[3], multicore1, 1
instance = comp, \core2|CU|next.inc1~0 , core2|CU|next.inc1~0, multicore1, 1
instance = comp, \core2|CU|present.inc1 , core2|CU|present.inc1, multicore1, 1
instance = comp, \core2|reg_DR|dataout[1] , core2|reg_DR|dataout[1], multicore1, 1
instance = comp, \core2|CU|next.moveac1~2 , core2|CU|next.moveac1~2, multicore1, 1
instance = comp, \core2|CU|present.moveac1 , core2|CU|present.moveac1, multicore1, 1
instance = comp, \core2|readDmem|dataout[20]~16 , core2|readDmem|dataout[20]~16, multicore1, 1
instance = comp, \core2|reg_IR|dataout[4] , core2|reg_IR|dataout[4], multicore1, 1
instance = comp, \core2|readDmem|dataout[21]~17 , core2|readDmem|dataout[21]~17, multicore1, 1
instance = comp, \core2|reg_IR|dataout[5] , core2|reg_IR|dataout[5], multicore1, 1
instance = comp, \core2|CU|next.ldac1~0 , core2|CU|next.ldac1~0, multicore1, 1
instance = comp, \core2|readDmem|dataout[16]~15 , core2|readDmem|dataout[16]~15, multicore1, 1
instance = comp, \core2|reg_IR|dataout[0] , core2|reg_IR|dataout[0], multicore1, 1
instance = comp, \core2|CU|next.stacreg1~0 , core2|CU|next.stacreg1~0, multicore1, 1
instance = comp, \core2|CU|next.reset1~0 , core2|CU|next.reset1~0, multicore1, 1
instance = comp, \core2|CU|present.reset1 , core2|CU|present.reset1, multicore1, 1
instance = comp, \core2|CU|Selector0~0 , core2|CU|Selector0~0, multicore1, 1
instance = comp, \core2|CU|present.mod2 , core2|CU|present.mod2, multicore1, 1
instance = comp, \core2|CU|next.jump1~0 , core2|CU|next.jump1~0, multicore1, 1
instance = comp, \core2|CU|next.movetoac1~0 , core2|CU|next.movetoac1~0, multicore1, 1
instance = comp, \core2|CU|present.movetoac1 , core2|CU|present.movetoac1, multicore1, 1
instance = comp, \core2|CU|next.clac1~2 , core2|CU|next.clac1~2, multicore1, 1
instance = comp, \core2|CU|next.ldacreg1~0 , core2|CU|next.ldacreg1~0, multicore1, 1
instance = comp, \core2|CU|next.ldacreg1~1 , core2|CU|next.ldacreg1~1, multicore1, 1
instance = comp, \core2|CU|present.ldacreg1 , core2|CU|present.ldacreg1, multicore1, 1
instance = comp, \core2|CU|next.ldacmulti1~0 , core2|CU|next.ldacmulti1~0, multicore1, 1
instance = comp, \core2|CU|present.ldacmulti1 , core2|CU|present.ldacmulti1, multicore1, 1
instance = comp, \core2|CU|next.stacreg1~1 , core2|CU|next.stacreg1~1, multicore1, 1
instance = comp, \core2|CU|present.stacreg1 , core2|CU|present.stacreg1, multicore1, 1
instance = comp, \core2|CU|WideOr9~1 , core2|CU|WideOr9~1, multicore1, 1
instance = comp, \core2|CU|WideOr9~2 , core2|CU|WideOr9~2, multicore1, 1
instance = comp, \core2|demux1|Decoder0~0 , core2|demux1|Decoder0~0, multicore1, 1
instance = comp, \core2|demux1|WTA_operand[0]~2 , core2|demux1|WTA_operand[0]~2, multicore1, 1
instance = comp, \core2|demux1|WTA_operand[1]~0 , core2|demux1|WTA_operand[1]~0, multicore1, 1
instance = comp, \core2|demux1|WTA_operand[2]~3 , core2|demux1|WTA_operand[2]~3, multicore1, 1
instance = comp, \core2|mux1|dataout~50 , core2|mux1|dataout~50, multicore1, 1
instance = comp, \core2|mux1|dataout~81 , core2|mux1|dataout~81, multicore1, 1
instance = comp, \core2|wrt|decoder_out~2 , core2|wrt|decoder_out~2, multicore1, 1
instance = comp, \core2|wrt|decoder_out~13 , core2|wrt|decoder_out~13, multicore1, 1
instance = comp, \core2|reg_CURR|dataout~2 , core2|reg_CURR|dataout~2, multicore1, 1
instance = comp, \core2|inc|inc_CURR~0 , core2|inc|inc_CURR~0, multicore1, 1
instance = comp, \core2|reg_CURR|Add0~0 , core2|reg_CURR|Add0~0, multicore1, 1
instance = comp, \core2|reg_CURR|dataout~3 , core2|reg_CURR|dataout~3, multicore1, 1
instance = comp, \core2|reg_CURR|dataout~19 , core2|reg_CURR|dataout~19, multicore1, 1
instance = comp, \core2|reg_CURR|dataout[0] , core2|reg_CURR|dataout[0], multicore1, 1
instance = comp, \core2|reg_CURR|Add0~2 , core2|reg_CURR|Add0~2, multicore1, 1
instance = comp, \core2|reg_CURR|dataout~4 , core2|reg_CURR|dataout~4, multicore1, 1
instance = comp, \core2|reg_CURR|dataout[1] , core2|reg_CURR|dataout[1], multicore1, 1
instance = comp, \core2|reg_CURR|Add0~4 , core2|reg_CURR|Add0~4, multicore1, 1
instance = comp, \core2|reg_CURR|dataout~5 , core2|reg_CURR|dataout~5, multicore1, 1
instance = comp, \core2|reg_CURR|dataout[2] , core2|reg_CURR|dataout[2], multicore1, 1
instance = comp, \core2|mux1|dataout~51 , core2|mux1|dataout~51, multicore1, 1
instance = comp, \core2|mux1|dataout~85 , core2|mux1|dataout~85, multicore1, 1
instance = comp, \core2|mux1|dataout~84 , core2|mux1|dataout~84, multicore1, 1
instance = comp, \core2|wrt|decoder_out~14 , core2|wrt|decoder_out~14, multicore1, 1
instance = comp, \core2|reg_ROW|dataout~2 , core2|reg_ROW|dataout~2, multicore1, 1
instance = comp, \core2|inc|inc_ROW~0 , core2|inc|inc_ROW~0, multicore1, 1
instance = comp, \core2|reg_ROW|Add0~0 , core2|reg_ROW|Add0~0, multicore1, 1
instance = comp, \core2|reg_ROW|dataout~3 , core2|reg_ROW|dataout~3, multicore1, 1
instance = comp, \core2|reg_ROW|dataout~19 , core2|reg_ROW|dataout~19, multicore1, 1
instance = comp, \core2|reg_ROW|dataout[0] , core2|reg_ROW|dataout[0], multicore1, 1
instance = comp, \core2|reg_ROW|Add0~2 , core2|reg_ROW|Add0~2, multicore1, 1
instance = comp, \core2|reg_ROW|dataout~4 , core2|reg_ROW|dataout~4, multicore1, 1
instance = comp, \core2|reg_ROW|dataout[1] , core2|reg_ROW|dataout[1], multicore1, 1
instance = comp, \core2|reg_ROW|Add0~4 , core2|reg_ROW|Add0~4, multicore1, 1
instance = comp, \core2|reg_ROW|dataout~5 , core2|reg_ROW|dataout~5, multicore1, 1
instance = comp, \core2|reg_ROW|dataout[2] , core2|reg_ROW|dataout[2], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[2]~25 , core2|A_bus|BUS_OUT[2]~25, multicore1, 1
instance = comp, \core2|wrt|decoder_out~5 , core2|wrt|decoder_out~5, multicore1, 1
instance = comp, \core2|reg_B|dataout[2] , core2|reg_B|dataout[2], multicore1, 1
instance = comp, \core2|wrt|decoder_out~3 , core2|wrt|decoder_out~3, multicore1, 1
instance = comp, \core2|reg_M|dataout[2] , core2|reg_M|dataout[2], multicore1, 1
instance = comp, \core2|wrt|wtr_N , core2|wrt|wtr_N, multicore1, 1
instance = comp, \core2|reg_N|dataout[2] , core2|reg_N|dataout[2], multicore1, 1
instance = comp, \core2|mux1|dataout~46 , core2|mux1|dataout~46, multicore1, 1
instance = comp, \core2|mux1|dataout~47 , core2|mux1|dataout~47, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[2]~26 , core2|A_bus|BUS_OUT[2]~26, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[2]~27 , core2|A_bus|BUS_OUT[2]~27, multicore1, 1
instance = comp, \core2|demux1|WTA_operand[3]~1 , core2|demux1|WTA_operand[3]~1, multicore1, 1
instance = comp, \core2|mux1|dataout~60 , core2|mux1|dataout~60, multicore1, 1
instance = comp, \core2|SUM|dataout~0 , core2|SUM|dataout~0, multicore1, 1
instance = comp, \core2|SUM|dataout~1 , core2|SUM|dataout~1, multicore1, 1
instance = comp, \core2|SUM|dataout~2 , core2|SUM|dataout~2, multicore1, 1
instance = comp, \core2|SUM|dataout~3 , core2|SUM|dataout~3, multicore1, 1
instance = comp, \core2|SUM|dataout[2] , core2|SUM|dataout[2], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[2]~31 , core2|A_bus|BUS_OUT[2]~31, multicore1, 1
instance = comp, \core2|mux1|dataout~57 , core2|mux1|dataout~57, multicore1, 1
instance = comp, \core2|reg_STB|dataout[0]~16 , core2|reg_STB|dataout[0]~16, multicore1, 1
instance = comp, \core2|inc|inc_STB~0 , core2|inc|inc_STB~0, multicore1, 1
instance = comp, \core2|wrt|decoder_out~9 , core2|wrt|decoder_out~9, multicore1, 1
instance = comp, \core2|wrt|decoder_out~10 , core2|wrt|decoder_out~10, multicore1, 1
instance = comp, \core2|reg_STB|dataout~18 , core2|reg_STB|dataout~18, multicore1, 1
instance = comp, \core2|reg_STB|dataout[0] , core2|reg_STB|dataout[0], multicore1, 1
instance = comp, \core2|reg_STB|dataout[1]~19 , core2|reg_STB|dataout[1]~19, multicore1, 1
instance = comp, \core2|reg_STB|dataout[1] , core2|reg_STB|dataout[1], multicore1, 1
instance = comp, \core2|reg_STB|dataout[2]~21 , core2|reg_STB|dataout[2]~21, multicore1, 1
instance = comp, \core2|reg_STB|dataout[2] , core2|reg_STB|dataout[2], multicore1, 1
instance = comp, \core2|reg_STC|dataout[0]~16 , core2|reg_STC|dataout[0]~16, multicore1, 1
instance = comp, \core2|inc|inc_STC~0 , core2|inc|inc_STC~0, multicore1, 1
instance = comp, \core2|reg_STC|dataout~18 , core2|reg_STC|dataout~18, multicore1, 1
instance = comp, \core2|reg_STC|dataout[0] , core2|reg_STC|dataout[0], multicore1, 1
instance = comp, \core2|reg_STC|dataout[1]~19 , core2|reg_STC|dataout[1]~19, multicore1, 1
instance = comp, \core2|reg_STC|dataout[1] , core2|reg_STC|dataout[1], multicore1, 1
instance = comp, \core2|reg_STC|dataout[2]~21 , core2|reg_STC|dataout[2]~21, multicore1, 1
instance = comp, \core2|reg_STC|dataout[2] , core2|reg_STC|dataout[2], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[2]~32 , core2|A_bus|BUS_OUT[2]~32, multicore1, 1
instance = comp, \core2|reg_P|dataout[2] , core2|reg_P|dataout[2], multicore1, 1
instance = comp, \core2|mux1|dataout~83 , core2|mux1|dataout~83, multicore1, 1
instance = comp, \core2|reg_R|dataout[2] , core2|reg_R|dataout[2], multicore1, 1
instance = comp, \core2|wrt|decoder_out~6 , core2|wrt|decoder_out~6, multicore1, 1
instance = comp, \core2|wrt|decoder_out~11 , core2|wrt|decoder_out~11, multicore1, 1
instance = comp, \core2|reg_A|dataout[2] , core2|reg_A|dataout[2], multicore1, 1
instance = comp, \core2|mux1|dataout~82 , core2|mux1|dataout~82, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[2]~33 , core2|A_bus|BUS_OUT[2]~33, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[2]~34 , core2|A_bus|BUS_OUT[2]~34, multicore1, 1
instance = comp, \core2|mux1|dataout~79 , core2|mux1|dataout~79, multicore1, 1
instance = comp, \core2|CU|present.stacreg2 , core2|CU|present.stacreg2, multicore1, 1
instance = comp, \core2|CU|next.stac1~3 , core2|CU|next.stac1~3, multicore1, 1
instance = comp, \core2|CU|present.stac1 , core2|CU|present.stac1, multicore1, 1
instance = comp, \core2|CU|present.stac2 , core2|CU|present.stac2, multicore1, 1
instance = comp, \core2|CU|WideOr3 , core2|CU|WideOr3, multicore1, 1
instance = comp, \core2|CU|WideOr7~1 , core2|CU|WideOr7~1, multicore1, 1
instance = comp, \core2|CU|next.ldac1~1 , core2|CU|next.ldac1~1, multicore1, 1
instance = comp, \core2|CU|present.ldac1 , core2|CU|present.ldac1, multicore1, 1
instance = comp, \core2|CU|present.ldac2~feeder , core2|CU|present.ldac2~feeder, multicore1, 1
instance = comp, \core2|CU|present.ldac2 , core2|CU|present.ldac2, multicore1, 1
instance = comp, \core2|CU|present.ldac3~feeder , core2|CU|present.ldac3~feeder, multicore1, 1
instance = comp, \core2|CU|present.ldac3 , core2|CU|present.ldac3, multicore1, 1
instance = comp, \core2|CU|present.ldac4~feeder , core2|CU|present.ldac4~feeder, multicore1, 1
instance = comp, \core2|CU|present.ldac4 , core2|CU|present.ldac4, multicore1, 1
instance = comp, \core2|CU|present.ldac5 , core2|CU|present.ldac5, multicore1, 1
instance = comp, \core2|CU|present.ldac6~feeder , core2|CU|present.ldac6~feeder, multicore1, 1
instance = comp, \core2|CU|present.ldac6 , core2|CU|present.ldac6, multicore1, 1
instance = comp, \core2|CU|present.ldac7~feeder , core2|CU|present.ldac7~feeder, multicore1, 1
instance = comp, \core2|CU|present.ldac7 , core2|CU|present.ldac7, multicore1, 1
instance = comp, \core2|CU|present.ldacmulti16 , core2|CU|present.ldacmulti16, multicore1, 1
instance = comp, \core2|CU|present.ldacreg2~feeder , core2|CU|present.ldacreg2~feeder, multicore1, 1
instance = comp, \core2|CU|present.ldacreg2 , core2|CU|present.ldacreg2, multicore1, 1
instance = comp, \core2|CU|present.ldacreg3 , core2|CU|present.ldacreg3, multicore1, 1
instance = comp, \core2|CU|present.ldacreg4~feeder , core2|CU|present.ldacreg4~feeder, multicore1, 1
instance = comp, \core2|CU|present.ldacreg4 , core2|CU|present.ldacreg4, multicore1, 1
instance = comp, \core2|CU|present.ldacreg5 , core2|CU|present.ldacreg5, multicore1, 1
instance = comp, \core2|CU|present.ldacreg6 , core2|CU|present.ldacreg6, multicore1, 1
instance = comp, \core2|CU|present.ldacreg7~feeder , core2|CU|present.ldacreg7~feeder, multicore1, 1
instance = comp, \core2|CU|present.ldacreg7 , core2|CU|present.ldacreg7, multicore1, 1
instance = comp, \core2|CU|WideOr8~0 , core2|CU|WideOr8~0, multicore1, 1
instance = comp, \core2|CU|next.clac1~3 , core2|CU|next.clac1~3, multicore1, 1
instance = comp, \core2|CU|present.clac1 , core2|CU|present.clac1, multicore1, 1
instance = comp, \core2|reg_AC|always0~0 , core2|reg_AC|always0~0, multicore1, 1
instance = comp, \core2|CU|next.mul1~3 , core2|CU|next.mul1~3, multicore1, 1
instance = comp, \core2|CU|present.mul1 , core2|CU|present.mul1, multicore1, 1
instance = comp, \core2|CU|next.add1~2 , core2|CU|next.add1~2, multicore1, 1
instance = comp, \core2|CU|present.add1 , core2|CU|present.add1, multicore1, 1
instance = comp, \core2|CU|WideOr6~0 , core2|CU|WideOr6~0, multicore1, 1
instance = comp, \core2|ALU|alu_out~22 , core2|ALU|alu_out~22, multicore1, 1
instance = comp, \core2|reg_AC|dataout~2 , core2|reg_AC|dataout~2, multicore1, 1
instance = comp, \core2|readDmem|dataout[15]~14 , core2|readDmem|dataout[15]~14, multicore1, 1
instance = comp, \core2|CU|WideOr2~0 , core2|CU|WideOr2~0, multicore1, 1
instance = comp, \core2|reg_AC|dataout~0 , core2|reg_AC|dataout~0, multicore1, 1
instance = comp, \core2|reg_AC|dataout~9 , core2|reg_AC|dataout~9, multicore1, 1
instance = comp, \core2|reg_AC|dataout[7]~_Duplicate_1 , core2|reg_AC|dataout[7]~_Duplicate_1, multicore1, 1
instance = comp, \core2|ALU|alu_out~27 , core2|ALU|alu_out~27, multicore1, 1
instance = comp, \core2|reg_AC|dataout[3]~_Duplicate_1 , core2|reg_AC|dataout[3]~_Duplicate_1, multicore1, 1
instance = comp, \core2|ALU|alu_out~23 , core2|ALU|alu_out~23, multicore1, 1
instance = comp, \core2|reg_AC|dataout[4]~_Duplicate_1feeder , core2|reg_AC|dataout[4]~_Duplicate_1feeder, multicore1, 1
instance = comp, \core2|reg_AC|dataout[4]~_Duplicate_1 , core2|reg_AC|dataout[4]~_Duplicate_1, multicore1, 1
instance = comp, \core2|ALU|alu_out~24 , core2|ALU|alu_out~24, multicore1, 1
instance = comp, \core2|reg_ROW|Add0~6 , core2|reg_ROW|Add0~6, multicore1, 1
instance = comp, \core2|reg_ROW|dataout~6 , core2|reg_ROW|dataout~6, multicore1, 1
instance = comp, \core2|reg_ROW|dataout[3] , core2|reg_ROW|dataout[3], multicore1, 1
instance = comp, \core2|reg_ROW|Add0~8 , core2|reg_ROW|Add0~8, multicore1, 1
instance = comp, \core2|reg_ROW|dataout~7 , core2|reg_ROW|dataout~7, multicore1, 1
instance = comp, \core2|reg_ROW|dataout[4] , core2|reg_ROW|dataout[4], multicore1, 1
instance = comp, \core2|reg_ROW|Add0~10 , core2|reg_ROW|Add0~10, multicore1, 1
instance = comp, \core2|reg_ROW|dataout~8 , core2|reg_ROW|dataout~8, multicore1, 1
instance = comp, \core2|reg_ROW|dataout[5] , core2|reg_ROW|dataout[5], multicore1, 1
instance = comp, \core2|reg_ROW|Add0~12 , core2|reg_ROW|Add0~12, multicore1, 1
instance = comp, \core2|reg_ROW|dataout~9 , core2|reg_ROW|dataout~9, multicore1, 1
instance = comp, \core2|reg_ROW|dataout[6] , core2|reg_ROW|dataout[6], multicore1, 1
instance = comp, \core2|reg_ROW|Add0~14 , core2|reg_ROW|Add0~14, multicore1, 1
instance = comp, \core2|reg_ROW|dataout~10 , core2|reg_ROW|dataout~10, multicore1, 1
instance = comp, \core2|reg_ROW|dataout[7] , core2|reg_ROW|dataout[7], multicore1, 1
instance = comp, \core2|reg_ROW|Add0~16 , core2|reg_ROW|Add0~16, multicore1, 1
instance = comp, \core2|reg_ROW|dataout~11 , core2|reg_ROW|dataout~11, multicore1, 1
instance = comp, \core2|reg_ROW|dataout[8] , core2|reg_ROW|dataout[8], multicore1, 1
instance = comp, \core2|reg_CURR|Add0~6 , core2|reg_CURR|Add0~6, multicore1, 1
instance = comp, \core2|reg_CURR|dataout~6 , core2|reg_CURR|dataout~6, multicore1, 1
instance = comp, \core2|reg_CURR|dataout[3] , core2|reg_CURR|dataout[3], multicore1, 1
instance = comp, \core2|reg_CURR|Add0~8 , core2|reg_CURR|Add0~8, multicore1, 1
instance = comp, \core2|reg_CURR|dataout~7 , core2|reg_CURR|dataout~7, multicore1, 1
instance = comp, \core2|reg_CURR|dataout[4] , core2|reg_CURR|dataout[4], multicore1, 1
instance = comp, \core2|reg_CURR|Add0~10 , core2|reg_CURR|Add0~10, multicore1, 1
instance = comp, \core2|reg_CURR|dataout~8 , core2|reg_CURR|dataout~8, multicore1, 1
instance = comp, \core2|reg_CURR|dataout[5] , core2|reg_CURR|dataout[5], multicore1, 1
instance = comp, \core2|reg_CURR|Add0~12 , core2|reg_CURR|Add0~12, multicore1, 1
instance = comp, \core2|reg_CURR|dataout~9 , core2|reg_CURR|dataout~9, multicore1, 1
instance = comp, \core2|reg_CURR|dataout[6] , core2|reg_CURR|dataout[6], multicore1, 1
instance = comp, \core2|reg_CURR|Add0~14 , core2|reg_CURR|Add0~14, multicore1, 1
instance = comp, \core2|reg_CURR|dataout~10 , core2|reg_CURR|dataout~10, multicore1, 1
instance = comp, \core2|reg_CURR|dataout[7] , core2|reg_CURR|dataout[7], multicore1, 1
instance = comp, \core2|reg_CURR|Add0~16 , core2|reg_CURR|Add0~16, multicore1, 1
instance = comp, \core2|reg_CURR|dataout~11 , core2|reg_CURR|dataout~11, multicore1, 1
instance = comp, \core2|reg_CURR|dataout[8] , core2|reg_CURR|dataout[8], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[8]~91 , core2|A_bus|BUS_OUT[8]~91, multicore1, 1
instance = comp, \core2|reg_B|dataout[8] , core2|reg_B|dataout[8], multicore1, 1
instance = comp, \core2|reg_N|dataout[8] , core2|reg_N|dataout[8], multicore1, 1
instance = comp, \core2|reg_M|dataout[8] , core2|reg_M|dataout[8], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[8]~92 , core2|A_bus|BUS_OUT[8]~92, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[8]~93 , core2|A_bus|BUS_OUT[8]~93, multicore1, 1
instance = comp, \core2|reg_P|dataout[8] , core2|reg_P|dataout[8], multicore1, 1
instance = comp, \core2|reg_R|dataout[8] , core2|reg_R|dataout[8], multicore1, 1
instance = comp, \core2|reg_A|dataout[8] , core2|reg_A|dataout[8], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[8]~100 , core2|A_bus|BUS_OUT[8]~100, multicore1, 1
instance = comp, \core2|reg_STB|dataout[3]~23 , core2|reg_STB|dataout[3]~23, multicore1, 1
instance = comp, \core2|reg_STB|dataout[3] , core2|reg_STB|dataout[3], multicore1, 1
instance = comp, \core2|reg_STB|dataout[4]~25 , core2|reg_STB|dataout[4]~25, multicore1, 1
instance = comp, \core2|reg_STB|dataout[4] , core2|reg_STB|dataout[4], multicore1, 1
instance = comp, \core2|reg_STB|dataout[5]~27 , core2|reg_STB|dataout[5]~27, multicore1, 1
instance = comp, \core2|reg_STB|dataout[5] , core2|reg_STB|dataout[5], multicore1, 1
instance = comp, \core2|reg_STB|dataout[6]~29 , core2|reg_STB|dataout[6]~29, multicore1, 1
instance = comp, \core2|reg_STB|dataout[6] , core2|reg_STB|dataout[6], multicore1, 1
instance = comp, \core2|reg_STB|dataout[7]~31 , core2|reg_STB|dataout[7]~31, multicore1, 1
instance = comp, \core2|reg_STB|dataout[7] , core2|reg_STB|dataout[7], multicore1, 1
instance = comp, \core2|reg_STB|dataout[8]~33 , core2|reg_STB|dataout[8]~33, multicore1, 1
instance = comp, \core2|reg_STB|dataout[8] , core2|reg_STB|dataout[8], multicore1, 1
instance = comp, \core2|reg_STC|dataout[3]~23 , core2|reg_STC|dataout[3]~23, multicore1, 1
instance = comp, \core2|reg_STC|dataout[3] , core2|reg_STC|dataout[3], multicore1, 1
instance = comp, \core2|reg_STC|dataout[4]~25 , core2|reg_STC|dataout[4]~25, multicore1, 1
instance = comp, \core2|reg_STC|dataout[4] , core2|reg_STC|dataout[4], multicore1, 1
instance = comp, \core2|reg_STC|dataout[5]~27 , core2|reg_STC|dataout[5]~27, multicore1, 1
instance = comp, \core2|reg_STC|dataout[5] , core2|reg_STC|dataout[5], multicore1, 1
instance = comp, \core2|reg_STC|dataout[6]~29 , core2|reg_STC|dataout[6]~29, multicore1, 1
instance = comp, \core2|reg_STC|dataout[6] , core2|reg_STC|dataout[6], multicore1, 1
instance = comp, \core2|reg_STC|dataout[7]~31 , core2|reg_STC|dataout[7]~31, multicore1, 1
instance = comp, \core2|reg_STC|dataout[7] , core2|reg_STC|dataout[7], multicore1, 1
instance = comp, \core2|reg_STC|dataout[8]~33 , core2|reg_STC|dataout[8]~33, multicore1, 1
instance = comp, \core2|reg_STC|dataout[8] , core2|reg_STC|dataout[8], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[8]~99 , core2|A_bus|BUS_OUT[8]~99, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[8]~101 , core2|A_bus|BUS_OUT[8]~101, multicore1, 1
instance = comp, \core2|reg_STA|dataout[8]~33 , core2|reg_STA|dataout[8]~33, multicore1, 1
instance = comp, \core2|reg_STA|dataout[8] , core2|reg_STA|dataout[8], multicore1, 1
instance = comp, \core2|SUM|dataout[8] , core2|SUM|dataout[8], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[8]~98 , core2|A_bus|BUS_OUT[8]~98, multicore1, 1
instance = comp, \core2|mux1|dataout~52 , core2|mux1|dataout~52, multicore1, 1
instance = comp, \core2|wrt|decoder_out~7 , core2|wrt|decoder_out~7, multicore1, 1
instance = comp, \core2|reg_COL|dataout~2 , core2|reg_COL|dataout~2, multicore1, 1
instance = comp, \core2|inc|inc_COL~0 , core2|inc|inc_COL~0, multicore1, 1
instance = comp, \core2|reg_COL|Add0~0 , core2|reg_COL|Add0~0, multicore1, 1
instance = comp, \core2|reg_COL|dataout~3 , core2|reg_COL|dataout~3, multicore1, 1
instance = comp, \core2|reg_COL|dataout~19 , core2|reg_COL|dataout~19, multicore1, 1
instance = comp, \core2|reg_COL|dataout[0] , core2|reg_COL|dataout[0], multicore1, 1
instance = comp, \core2|reg_COL|Add0~2 , core2|reg_COL|Add0~2, multicore1, 1
instance = comp, \core2|reg_COL|dataout~4 , core2|reg_COL|dataout~4, multicore1, 1
instance = comp, \core2|reg_COL|dataout[1] , core2|reg_COL|dataout[1], multicore1, 1
instance = comp, \core2|reg_COL|Add0~4 , core2|reg_COL|Add0~4, multicore1, 1
instance = comp, \core2|reg_COL|dataout~5 , core2|reg_COL|dataout~5, multicore1, 1
instance = comp, \core2|reg_COL|dataout[2] , core2|reg_COL|dataout[2], multicore1, 1
instance = comp, \core2|reg_COL|Add0~6 , core2|reg_COL|Add0~6, multicore1, 1
instance = comp, \core2|reg_COL|dataout~6 , core2|reg_COL|dataout~6, multicore1, 1
instance = comp, \core2|reg_COL|dataout[3] , core2|reg_COL|dataout[3], multicore1, 1
instance = comp, \core2|reg_COL|Add0~8 , core2|reg_COL|Add0~8, multicore1, 1
instance = comp, \core2|reg_COL|dataout~7 , core2|reg_COL|dataout~7, multicore1, 1
instance = comp, \core2|reg_COL|dataout[4] , core2|reg_COL|dataout[4], multicore1, 1
instance = comp, \core2|reg_COL|Add0~10 , core2|reg_COL|Add0~10, multicore1, 1
instance = comp, \core2|reg_COL|dataout~8 , core2|reg_COL|dataout~8, multicore1, 1
instance = comp, \core2|reg_COL|dataout[5] , core2|reg_COL|dataout[5], multicore1, 1
instance = comp, \core2|reg_COL|Add0~12 , core2|reg_COL|Add0~12, multicore1, 1
instance = comp, \core2|reg_COL|dataout~9 , core2|reg_COL|dataout~9, multicore1, 1
instance = comp, \core2|reg_COL|dataout[6] , core2|reg_COL|dataout[6], multicore1, 1
instance = comp, \core2|reg_COL|Add0~14 , core2|reg_COL|Add0~14, multicore1, 1
instance = comp, \core2|reg_COL|dataout~10 , core2|reg_COL|dataout~10, multicore1, 1
instance = comp, \core2|reg_COL|dataout[7] , core2|reg_COL|dataout[7], multicore1, 1
instance = comp, \core2|reg_COL|Add0~16 , core2|reg_COL|Add0~16, multicore1, 1
instance = comp, \core2|reg_COL|dataout~11 , core2|reg_COL|dataout~11, multicore1, 1
instance = comp, \core2|reg_COL|dataout[8] , core2|reg_COL|dataout[8], multicore1, 1
instance = comp, \core2|mux1|dataout[8]~69 , core2|mux1|dataout[8]~69, multicore1, 1
instance = comp, \core2|reg_R1|dataout[0]~16 , core2|reg_R1|dataout[0]~16, multicore1, 1
instance = comp, \core2|inc|inc_R1~0 , core2|inc|inc_R1~0, multicore1, 1
instance = comp, \core2|wrt|decoder_out~8 , core2|wrt|decoder_out~8, multicore1, 1
instance = comp, \core2|reg_R1|dataout~18 , core2|reg_R1|dataout~18, multicore1, 1
instance = comp, \core2|reg_R1|dataout[0] , core2|reg_R1|dataout[0], multicore1, 1
instance = comp, \core2|reg_R1|dataout[1]~19 , core2|reg_R1|dataout[1]~19, multicore1, 1
instance = comp, \core2|reg_R1|dataout[1] , core2|reg_R1|dataout[1], multicore1, 1
instance = comp, \core2|reg_R1|dataout[2]~21 , core2|reg_R1|dataout[2]~21, multicore1, 1
instance = comp, \core2|reg_R1|dataout[2] , core2|reg_R1|dataout[2], multicore1, 1
instance = comp, \core2|reg_R1|dataout[3]~23 , core2|reg_R1|dataout[3]~23, multicore1, 1
instance = comp, \core2|reg_R1|dataout[3] , core2|reg_R1|dataout[3], multicore1, 1
instance = comp, \core2|reg_R1|dataout[4]~25 , core2|reg_R1|dataout[4]~25, multicore1, 1
instance = comp, \core2|reg_R1|dataout[4] , core2|reg_R1|dataout[4], multicore1, 1
instance = comp, \core2|reg_R1|dataout[5]~27 , core2|reg_R1|dataout[5]~27, multicore1, 1
instance = comp, \core2|reg_R1|dataout[5] , core2|reg_R1|dataout[5], multicore1, 1
instance = comp, \core2|reg_R1|dataout[6]~29 , core2|reg_R1|dataout[6]~29, multicore1, 1
instance = comp, \core2|reg_R1|dataout[6] , core2|reg_R1|dataout[6], multicore1, 1
instance = comp, \core2|reg_R1|dataout[7]~31 , core2|reg_R1|dataout[7]~31, multicore1, 1
instance = comp, \core2|reg_R1|dataout[7] , core2|reg_R1|dataout[7], multicore1, 1
instance = comp, \core2|reg_R1|dataout[8]~33 , core2|reg_R1|dataout[8]~33, multicore1, 1
instance = comp, \core2|reg_R1|dataout[8] , core2|reg_R1|dataout[8], multicore1, 1
instance = comp, \core2|reg_AC|dataout[8]~_Duplicate_1 , core2|reg_AC|dataout[8]~_Duplicate_1, multicore1, 1
instance = comp, \CU|mem_ctrl[1] , CU|mem_ctrl[1], multicore1, 1
instance = comp, \MEMCU|DR2|dataout[8] , MEMCU|DR2|dataout[8], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[8]~94 , core2|A_bus|BUS_OUT[8]~94, multicore1, 1
instance = comp, \core2|reg_DR|dataout[8] , core2|reg_DR|dataout[8], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[8]~95 , core2|A_bus|BUS_OUT[8]~95, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[8]~96 , core2|A_bus|BUS_OUT[8]~96, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[8]~97 , core2|A_bus|BUS_OUT[8]~97, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[8]~102 , core2|A_bus|BUS_OUT[8]~102, multicore1, 1
instance = comp, \core2|reg_A|dataout[11] , core2|reg_A|dataout[11], multicore1, 1
instance = comp, \core2|reg_R|dataout[11] , core2|reg_R|dataout[11], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[11]~133 , core2|A_bus|BUS_OUT[11]~133, multicore1, 1
instance = comp, \core2|reg_STB|dataout[9]~35 , core2|reg_STB|dataout[9]~35, multicore1, 1
instance = comp, \core2|reg_R|dataout[9] , core2|reg_R|dataout[9], multicore1, 1
instance = comp, \core2|reg_A|dataout[9] , core2|reg_A|dataout[9], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[9]~112 , core2|A_bus|BUS_OUT[9]~112, multicore1, 1
instance = comp, \core2|reg_P|dataout[9] , core2|reg_P|dataout[9], multicore1, 1
instance = comp, \core2|reg_STC|dataout[9]~35 , core2|reg_STC|dataout[9]~35, multicore1, 1
instance = comp, \core2|reg_STC|dataout[9] , core2|reg_STC|dataout[9], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[9]~111 , core2|A_bus|BUS_OUT[9]~111, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[9]~113 , core2|A_bus|BUS_OUT[9]~113, multicore1, 1
instance = comp, \core2|reg_CURR|Add0~18 , core2|reg_CURR|Add0~18, multicore1, 1
instance = comp, \core2|reg_CURR|dataout~12 , core2|reg_CURR|dataout~12, multicore1, 1
instance = comp, \core2|reg_CURR|dataout[9] , core2|reg_CURR|dataout[9], multicore1, 1
instance = comp, \core2|reg_ROW|Add0~18 , core2|reg_ROW|Add0~18, multicore1, 1
instance = comp, \core2|reg_ROW|dataout~12 , core2|reg_ROW|dataout~12, multicore1, 1
instance = comp, \core2|reg_ROW|dataout[9] , core2|reg_ROW|dataout[9], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[9]~103 , core2|A_bus|BUS_OUT[9]~103, multicore1, 1
instance = comp, \core2|reg_B|dataout[9] , core2|reg_B|dataout[9], multicore1, 1
instance = comp, \core2|reg_N|dataout[9] , core2|reg_N|dataout[9], multicore1, 1
instance = comp, \core2|reg_M|dataout[9]~feeder , core2|reg_M|dataout[9]~feeder, multicore1, 1
instance = comp, \core2|reg_M|dataout[9] , core2|reg_M|dataout[9], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[9]~104 , core2|A_bus|BUS_OUT[9]~104, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[9]~105 , core2|A_bus|BUS_OUT[9]~105, multicore1, 1
instance = comp, \core2|reg_AC|dataout[9]~_Duplicate_1 , core2|reg_AC|dataout[9]~_Duplicate_1, multicore1, 1
instance = comp, \core3|reg_AR|dataout[2] , core3|reg_AR|dataout[2], multicore1, 1
instance = comp, \MEMCU|AR3|dataout[2] , MEMCU|AR3|dataout[2], multicore1, 1
instance = comp, \MEMCU|readAR3|dataout[2]~2 , MEMCU|readAR3|dataout[2]~2, multicore1, 1
instance = comp, \core2|CU|WideOr4 , core2|CU|WideOr4, multicore1, 1
instance = comp, \core2|reg_AR|dataout[2] , core2|reg_AR|dataout[2], multicore1, 1
instance = comp, \MEMCU|AR2|dataout[2] , MEMCU|AR2|dataout[2], multicore1, 1
instance = comp, \CU|WideOr2~0 , CU|WideOr2~0, multicore1, 1
instance = comp, \core4|reg_B|dataout[2]~feeder , core4|reg_B|dataout[2]~feeder, multicore1, 1
instance = comp, \core4|reg_PC|dataout[0]~16 , core4|reg_PC|dataout[0]~16, multicore1, 1
instance = comp, \core4|reg_R1|dataout[0]~16 , core4|reg_R1|dataout[0]~16, multicore1, 1
instance = comp, \core4|readDmem|dataout[18]~25 , core4|readDmem|dataout[18]~25, multicore1, 1
instance = comp, \core4|reg_IR|dataout[2] , core4|reg_IR|dataout[2], multicore1, 1
instance = comp, \core4|readDmem|dataout[19]~26 , core4|readDmem|dataout[19]~26, multicore1, 1
instance = comp, \core4|reg_IR|dataout[3] , core4|reg_IR|dataout[3], multicore1, 1
instance = comp, \core4|readDmem|dataout[16]~22 , core4|readDmem|dataout[16]~22, multicore1, 1
instance = comp, \core4|reg_IR|dataout[0] , core4|reg_IR|dataout[0], multicore1, 1
instance = comp, \core4|CU|present.fetch4 , core4|CU|present.fetch4, multicore1, 1
instance = comp, \core4|readDmem|dataout[20]~23 , core4|readDmem|dataout[20]~23, multicore1, 1
instance = comp, \core4|reg_IR|dataout[4] , core4|reg_IR|dataout[4], multicore1, 1
instance = comp, \core4|CU|next.stac1~2 , core4|CU|next.stac1~2, multicore1, 1
instance = comp, \core4|CU|next.inc1~0 , core4|CU|next.inc1~0, multicore1, 1
instance = comp, \core4|CU|present.inc1 , core4|CU|present.inc1, multicore1, 1
instance = comp, \core4|reg_DR|dataout[2] , core4|reg_DR|dataout[2], multicore1, 1
instance = comp, \core4|mux1|dataout~38 , core4|mux1|dataout~38, multicore1, 1
instance = comp, \core4|demux1|WTA_operand[2]~2 , core4|demux1|WTA_operand[2]~2, multicore1, 1
instance = comp, \core4|mux1|dataout~61 , core4|mux1|dataout~61, multicore1, 1
instance = comp, \core4|mux1|dataout~40 , core4|mux1|dataout~40, multicore1, 1
instance = comp, \core4|wrt|decoder_out~60 , core4|wrt|decoder_out~60, multicore1, 1
instance = comp, \core4|demux1|WTR_operand[3]~1 , core4|demux1|WTR_operand[3]~1, multicore1, 1
instance = comp, \core4|demux1|WTR_operand[0]~0 , core4|demux1|WTR_operand[0]~0, multicore1, 1
instance = comp, \core4|wrt|wtr_N~0 , core4|wrt|wtr_N~0, multicore1, 1
instance = comp, \core4|reg_N|dataout[4] , core4|reg_N|dataout[4], multicore1, 1
instance = comp, \core4|mux1|dataout[4]~49 , core4|mux1|dataout[4]~49, multicore1, 1
instance = comp, \core4|reg_R|dataout[4] , core4|reg_R|dataout[4], multicore1, 1
instance = comp, \core4|CU|next.mod1~2 , core4|CU|next.mod1~2, multicore1, 1
instance = comp, \core4|CU|present.mod1 , core4|CU|present.mod1, multicore1, 1
instance = comp, \core4|CU|next.add1~2 , core4|CU|next.add1~2, multicore1, 1
instance = comp, \core4|CU|present.add1 , core4|CU|present.add1, multicore1, 1
instance = comp, \core4|CU|next.mul1~3 , core4|CU|next.mul1~3, multicore1, 1
instance = comp, \core4|CU|present.mul1 , core4|CU|present.mul1, multicore1, 1
instance = comp, \core4|CU|WideOr6~0 , core4|CU|WideOr6~0, multicore1, 1
instance = comp, \core4|CU|present.xor2 , core4|CU|present.xor2, multicore1, 1
instance = comp, \core4|CU|present.add2~feeder , core4|CU|present.add2~feeder, multicore1, 1
instance = comp, \core4|CU|present.add2 , core4|CU|present.add2, multicore1, 1
instance = comp, \core4|CU|next.mul1~2 , core4|CU|next.mul1~2, multicore1, 1
instance = comp, \core4|CU|next.div1~0 , core4|CU|next.div1~0, multicore1, 1
instance = comp, \core4|CU|present.div1 , core4|CU|present.div1, multicore1, 1
instance = comp, \core4|CU|present.div2 , core4|CU|present.div2, multicore1, 1
instance = comp, \core4|CU|present.mul2 , core4|CU|present.mul2, multicore1, 1
instance = comp, \core4|CU|WideOr7~0 , core4|CU|WideOr7~0, multicore1, 1
instance = comp, \core4|CU|present.mod2 , core4|CU|present.mod2, multicore1, 1
instance = comp, \core4|CU|WideOr7~1 , core4|CU|WideOr7~1, multicore1, 1
instance = comp, \core4|CU|next.jump1~0 , core4|CU|next.jump1~0, multicore1, 1
instance = comp, \core4|CU|next.movetoac1~0 , core4|CU|next.movetoac1~0, multicore1, 1
instance = comp, \core4|CU|present.movetoac1 , core4|CU|present.movetoac1, multicore1, 1
instance = comp, \core4|CU|next.clac1~3 , core4|CU|next.clac1~3, multicore1, 1
instance = comp, \core4|CU|present.clac1 , core4|CU|present.clac1, multicore1, 1
instance = comp, \core4|CU|next.clac1~2 , core4|CU|next.clac1~2, multicore1, 1
instance = comp, \core4|CU|next.ldacreg1~0 , core4|CU|next.ldacreg1~0, multicore1, 1
instance = comp, \core4|CU|next.ldacreg1~1 , core4|CU|next.ldacreg1~1, multicore1, 1
instance = comp, \core4|CU|present.ldacreg1 , core4|CU|present.ldacreg1, multicore1, 1
instance = comp, \core4|CU|present.ldacreg2~feeder , core4|CU|present.ldacreg2~feeder, multicore1, 1
instance = comp, \core4|CU|present.ldacreg2 , core4|CU|present.ldacreg2, multicore1, 1
instance = comp, \core4|CU|present.ldacreg3 , core4|CU|present.ldacreg3, multicore1, 1
instance = comp, \core4|CU|present.ldacreg4~feeder , core4|CU|present.ldacreg4~feeder, multicore1, 1
instance = comp, \core4|CU|present.ldacreg4 , core4|CU|present.ldacreg4, multicore1, 1
instance = comp, \core4|CU|present.ldacreg5~feeder , core4|CU|present.ldacreg5~feeder, multicore1, 1
instance = comp, \core4|CU|present.ldacreg5 , core4|CU|present.ldacreg5, multicore1, 1
instance = comp, \core4|CU|present.ldacreg6 , core4|CU|present.ldacreg6, multicore1, 1
instance = comp, \core4|CU|present.ldacreg7~feeder , core4|CU|present.ldacreg7~feeder, multicore1, 1
instance = comp, \core4|CU|present.ldacreg7 , core4|CU|present.ldacreg7, multicore1, 1
instance = comp, \core4|CU|present.ldacmulti16 , core4|CU|present.ldacmulti16, multicore1, 1
instance = comp, \core4|CU|next.ldac1~1 , core4|CU|next.ldac1~1, multicore1, 1
instance = comp, \core4|CU|present.ldac1 , core4|CU|present.ldac1, multicore1, 1
instance = comp, \core4|CU|present.ldac2 , core4|CU|present.ldac2, multicore1, 1
instance = comp, \core4|CU|present.ldac3~feeder , core4|CU|present.ldac3~feeder, multicore1, 1
instance = comp, \core4|CU|present.ldac3 , core4|CU|present.ldac3, multicore1, 1
instance = comp, \core4|CU|present.ldac4 , core4|CU|present.ldac4, multicore1, 1
instance = comp, \core4|CU|present.ldac5~feeder , core4|CU|present.ldac5~feeder, multicore1, 1
instance = comp, \core4|CU|present.ldac5 , core4|CU|present.ldac5, multicore1, 1
instance = comp, \core4|CU|present.ldac6~feeder , core4|CU|present.ldac6~feeder, multicore1, 1
instance = comp, \core4|CU|present.ldac6 , core4|CU|present.ldac6, multicore1, 1
instance = comp, \core4|CU|present.ldac7~feeder , core4|CU|present.ldac7~feeder, multicore1, 1
instance = comp, \core4|CU|present.ldac7 , core4|CU|present.ldac7, multicore1, 1
instance = comp, \core4|CU|WideOr8~0 , core4|CU|WideOr8~0, multicore1, 1
instance = comp, \core4|reg_AC|dataout~2 , core4|reg_AC|dataout~2, multicore1, 1
instance = comp, \core4|reg_AC|always0~0 , core4|reg_AC|always0~0, multicore1, 1
instance = comp, \core4|reg_STA|dataout[0]~16 , core4|reg_STA|dataout[0]~16, multicore1, 1
instance = comp, \core4|inc|inc_STA~0 , core4|inc|inc_STA~0, multicore1, 1
instance = comp, \core4|wrt|decoder_out~62 , core4|wrt|decoder_out~62, multicore1, 1
instance = comp, \core4|reg_STA|dataout~18 , core4|reg_STA|dataout~18, multicore1, 1
instance = comp, \core4|reg_STA|dataout[0] , core4|reg_STA|dataout[0], multicore1, 1
instance = comp, \core4|reg_STA|dataout[1]~19 , core4|reg_STA|dataout[1]~19, multicore1, 1
instance = comp, \core4|reg_STA|dataout[1] , core4|reg_STA|dataout[1], multicore1, 1
instance = comp, \core4|reg_STA|dataout[2]~21 , core4|reg_STA|dataout[2]~21, multicore1, 1
instance = comp, \core4|reg_STA|dataout[2] , core4|reg_STA|dataout[2], multicore1, 1
instance = comp, \core4|reg_STA|dataout[3]~23 , core4|reg_STA|dataout[3]~23, multicore1, 1
instance = comp, \core4|reg_STA|dataout[3] , core4|reg_STA|dataout[3], multicore1, 1
instance = comp, \core4|reg_STA|dataout[4]~25 , core4|reg_STA|dataout[4]~25, multicore1, 1
instance = comp, \core4|reg_STA|dataout[4] , core4|reg_STA|dataout[4], multicore1, 1
instance = comp, \core4|reg_STA|dataout[5]~27 , core4|reg_STA|dataout[5]~27, multicore1, 1
instance = comp, \core4|reg_DR|dataout[5] , core4|reg_DR|dataout[5], multicore1, 1
instance = comp, \core4|reg_AC|dataout~0 , core4|reg_AC|dataout~0, multicore1, 1
instance = comp, \core4|ALU|alu_out~25 , core4|ALU|alu_out~25, multicore1, 1
instance = comp, \core4|reg_AC|dataout[6]~_Duplicate_1 , core4|reg_AC|dataout[6]~_Duplicate_1, multicore1, 1
instance = comp, \core4|ALU|alu_out~26 , core4|ALU|alu_out~26, multicore1, 1
instance = comp, \core4|reg_AC|dataout[8]~_Duplicate_1 , core4|reg_AC|dataout[8]~_Duplicate_1, multicore1, 1
instance = comp, \core4|SUM|dataout~1 , core4|SUM|dataout~1, multicore1, 1
instance = comp, \core4|SUM|dataout~2 , core4|SUM|dataout~2, multicore1, 1
instance = comp, \core4|CU|next.stacreg1~0 , core4|CU|next.stacreg1~0, multicore1, 1
instance = comp, \core4|CU|next.reset1~0 , core4|CU|next.reset1~0, multicore1, 1
instance = comp, \core4|CU|present.reset1 , core4|CU|present.reset1, multicore1, 1
instance = comp, \core4|SUM|dataout~0 , core4|SUM|dataout~0, multicore1, 1
instance = comp, \core4|SUM|dataout~3 , core4|SUM|dataout~3, multicore1, 1
instance = comp, \core4|SUM|dataout[8] , core4|SUM|dataout[8], multicore1, 1
instance = comp, \core4|reg_B|dataout[8] , core4|reg_B|dataout[8], multicore1, 1
instance = comp, \core4|demux1|WTA_operand[0]~1 , core4|demux1|WTA_operand[0]~1, multicore1, 1
instance = comp, \core4|mux1|dataout~44 , core4|mux1|dataout~44, multicore1, 1
instance = comp, \core4|mux1|dataout~45 , core4|mux1|dataout~45, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[8]~108 , core4|A_bus|BUS_OUT[8]~108, multicore1, 1
instance = comp, \core4|wrt|decoder_out~61 , core4|wrt|decoder_out~61, multicore1, 1
instance = comp, \core4|wrt|decoder_out~67 , core4|wrt|decoder_out~67, multicore1, 1
instance = comp, \core4|reg_ROW|dataout~2 , core4|reg_ROW|dataout~2, multicore1, 1
instance = comp, \core4|inc|inc_ROW~0 , core4|inc|inc_ROW~0, multicore1, 1
instance = comp, \core4|reg_ROW|Add0~0 , core4|reg_ROW|Add0~0, multicore1, 1
instance = comp, \core4|reg_ROW|dataout~3 , core4|reg_ROW|dataout~3, multicore1, 1
instance = comp, \core4|reg_ROW|dataout~19 , core4|reg_ROW|dataout~19, multicore1, 1
instance = comp, \core4|reg_ROW|dataout[0] , core4|reg_ROW|dataout[0], multicore1, 1
instance = comp, \core4|reg_ROW|Add0~2 , core4|reg_ROW|Add0~2, multicore1, 1
instance = comp, \core4|reg_ROW|dataout~4 , core4|reg_ROW|dataout~4, multicore1, 1
instance = comp, \core4|reg_ROW|dataout[1] , core4|reg_ROW|dataout[1], multicore1, 1
instance = comp, \core4|reg_ROW|Add0~4 , core4|reg_ROW|Add0~4, multicore1, 1
instance = comp, \core4|reg_ROW|dataout~5 , core4|reg_ROW|dataout~5, multicore1, 1
instance = comp, \core4|reg_ROW|dataout[2] , core4|reg_ROW|dataout[2], multicore1, 1
instance = comp, \core4|reg_ROW|Add0~6 , core4|reg_ROW|Add0~6, multicore1, 1
instance = comp, \core4|reg_ROW|dataout~6 , core4|reg_ROW|dataout~6, multicore1, 1
instance = comp, \core4|reg_ROW|dataout[3] , core4|reg_ROW|dataout[3], multicore1, 1
instance = comp, \core4|reg_ROW|Add0~8 , core4|reg_ROW|Add0~8, multicore1, 1
instance = comp, \core4|reg_ROW|dataout~7 , core4|reg_ROW|dataout~7, multicore1, 1
instance = comp, \core4|reg_ROW|dataout[4] , core4|reg_ROW|dataout[4], multicore1, 1
instance = comp, \core4|reg_ROW|Add0~10 , core4|reg_ROW|Add0~10, multicore1, 1
instance = comp, \core4|reg_ROW|dataout~8 , core4|reg_ROW|dataout~8, multicore1, 1
instance = comp, \core4|reg_ROW|dataout[5] , core4|reg_ROW|dataout[5], multicore1, 1
instance = comp, \core4|reg_ROW|Add0~12 , core4|reg_ROW|Add0~12, multicore1, 1
instance = comp, \core4|reg_ROW|dataout~9 , core4|reg_ROW|dataout~9, multicore1, 1
instance = comp, \core4|reg_ROW|dataout[6] , core4|reg_ROW|dataout[6], multicore1, 1
instance = comp, \core4|reg_ROW|Add0~14 , core4|reg_ROW|Add0~14, multicore1, 1
instance = comp, \core4|reg_ROW|dataout~10 , core4|reg_ROW|dataout~10, multicore1, 1
instance = comp, \core4|reg_ROW|dataout[7] , core4|reg_ROW|dataout[7], multicore1, 1
instance = comp, \core4|reg_ROW|Add0~16 , core4|reg_ROW|Add0~16, multicore1, 1
instance = comp, \core4|reg_ROW|dataout~11 , core4|reg_ROW|dataout~11, multicore1, 1
instance = comp, \core4|reg_ROW|dataout[8] , core4|reg_ROW|dataout[8], multicore1, 1
instance = comp, \core4|reg_R1|dataout[3]~23 , core4|reg_R1|dataout[3]~23, multicore1, 1
instance = comp, \core4|reg_R1|dataout[4]~25 , core4|reg_R1|dataout[4]~25, multicore1, 1
instance = comp, \core4|reg_R1|dataout~18 , core4|reg_R1|dataout~18, multicore1, 1
instance = comp, \core4|reg_R1|dataout[4] , core4|reg_R1|dataout[4], multicore1, 1
instance = comp, \core4|reg_R1|dataout[5]~27 , core4|reg_R1|dataout[5]~27, multicore1, 1
instance = comp, \core4|reg_R1|dataout[5] , core4|reg_R1|dataout[5], multicore1, 1
instance = comp, \core4|reg_R1|dataout[6]~29 , core4|reg_R1|dataout[6]~29, multicore1, 1
instance = comp, \core4|reg_R1|dataout[6] , core4|reg_R1|dataout[6], multicore1, 1
instance = comp, \core4|reg_R1|dataout[7]~31 , core4|reg_R1|dataout[7]~31, multicore1, 1
instance = comp, \core4|reg_R1|dataout[7] , core4|reg_R1|dataout[7], multicore1, 1
instance = comp, \core4|reg_R1|dataout[8]~33 , core4|reg_R1|dataout[8]~33, multicore1, 1
instance = comp, \core4|reg_R1|dataout[8] , core4|reg_R1|dataout[8], multicore1, 1
instance = comp, \core4|mux1|dataout~63 , core4|mux1|dataout~63, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[8]~106 , core4|A_bus|BUS_OUT[8]~106, multicore1, 1
instance = comp, \core4|wrt|decoder_out~59 , core4|wrt|decoder_out~59, multicore1, 1
instance = comp, \core4|wrt|decoder_out~65 , core4|wrt|decoder_out~65, multicore1, 1
instance = comp, \core4|reg_CURR|dataout~2 , core4|reg_CURR|dataout~2, multicore1, 1
instance = comp, \core4|inc|inc_CURR~0 , core4|inc|inc_CURR~0, multicore1, 1
instance = comp, \core4|reg_CURR|Add0~0 , core4|reg_CURR|Add0~0, multicore1, 1
instance = comp, \core4|reg_CURR|dataout~3 , core4|reg_CURR|dataout~3, multicore1, 1
instance = comp, \core4|reg_CURR|dataout~19 , core4|reg_CURR|dataout~19, multicore1, 1
instance = comp, \core4|reg_CURR|dataout[0] , core4|reg_CURR|dataout[0], multicore1, 1
instance = comp, \core4|reg_CURR|Add0~2 , core4|reg_CURR|Add0~2, multicore1, 1
instance = comp, \core4|reg_CURR|dataout~4 , core4|reg_CURR|dataout~4, multicore1, 1
instance = comp, \core4|reg_CURR|dataout[1] , core4|reg_CURR|dataout[1], multicore1, 1
instance = comp, \core4|reg_CURR|Add0~4 , core4|reg_CURR|Add0~4, multicore1, 1
instance = comp, \core4|reg_CURR|dataout~5 , core4|reg_CURR|dataout~5, multicore1, 1
instance = comp, \core4|reg_CURR|dataout[2] , core4|reg_CURR|dataout[2], multicore1, 1
instance = comp, \core4|reg_CURR|Add0~6 , core4|reg_CURR|Add0~6, multicore1, 1
instance = comp, \core4|reg_CURR|dataout~6 , core4|reg_CURR|dataout~6, multicore1, 1
instance = comp, \core4|reg_CURR|dataout[3] , core4|reg_CURR|dataout[3], multicore1, 1
instance = comp, \core4|reg_CURR|Add0~8 , core4|reg_CURR|Add0~8, multicore1, 1
instance = comp, \core4|reg_CURR|dataout~7 , core4|reg_CURR|dataout~7, multicore1, 1
instance = comp, \core4|reg_CURR|dataout[4] , core4|reg_CURR|dataout[4], multicore1, 1
instance = comp, \core4|reg_CURR|Add0~10 , core4|reg_CURR|Add0~10, multicore1, 1
instance = comp, \core4|reg_CURR|dataout~8 , core4|reg_CURR|dataout~8, multicore1, 1
instance = comp, \core4|reg_CURR|dataout[5] , core4|reg_CURR|dataout[5], multicore1, 1
instance = comp, \core4|reg_CURR|Add0~12 , core4|reg_CURR|Add0~12, multicore1, 1
instance = comp, \core4|reg_CURR|dataout~9 , core4|reg_CURR|dataout~9, multicore1, 1
instance = comp, \core4|reg_CURR|dataout[6] , core4|reg_CURR|dataout[6], multicore1, 1
instance = comp, \core4|reg_CURR|Add0~14 , core4|reg_CURR|Add0~14, multicore1, 1
instance = comp, \core4|reg_CURR|dataout~10 , core4|reg_CURR|dataout~10, multicore1, 1
instance = comp, \core4|reg_CURR|dataout[7] , core4|reg_CURR|dataout[7], multicore1, 1
instance = comp, \core4|reg_CURR|Add0~16 , core4|reg_CURR|Add0~16, multicore1, 1
instance = comp, \core4|reg_CURR|dataout~11 , core4|reg_CURR|dataout~11, multicore1, 1
instance = comp, \core4|reg_CURR|dataout[8] , core4|reg_CURR|dataout[8], multicore1, 1
instance = comp, \core4|wrt|decoder_out~66 , core4|wrt|decoder_out~66, multicore1, 1
instance = comp, \core4|reg_COL|dataout~2 , core4|reg_COL|dataout~2, multicore1, 1
instance = comp, \core4|inc|inc_COL~0 , core4|inc|inc_COL~0, multicore1, 1
instance = comp, \core4|reg_COL|Add0~0 , core4|reg_COL|Add0~0, multicore1, 1
instance = comp, \core4|reg_COL|dataout~3 , core4|reg_COL|dataout~3, multicore1, 1
instance = comp, \core4|reg_COL|dataout~19 , core4|reg_COL|dataout~19, multicore1, 1
instance = comp, \core4|reg_COL|dataout[0] , core4|reg_COL|dataout[0], multicore1, 1
instance = comp, \core4|reg_COL|Add0~2 , core4|reg_COL|Add0~2, multicore1, 1
instance = comp, \core4|reg_COL|dataout~4 , core4|reg_COL|dataout~4, multicore1, 1
instance = comp, \core4|reg_COL|dataout[1] , core4|reg_COL|dataout[1], multicore1, 1
instance = comp, \core4|reg_COL|Add0~4 , core4|reg_COL|Add0~4, multicore1, 1
instance = comp, \core4|reg_COL|dataout~5 , core4|reg_COL|dataout~5, multicore1, 1
instance = comp, \core4|reg_COL|dataout[2] , core4|reg_COL|dataout[2], multicore1, 1
instance = comp, \core4|reg_COL|Add0~6 , core4|reg_COL|Add0~6, multicore1, 1
instance = comp, \core4|reg_COL|dataout~6 , core4|reg_COL|dataout~6, multicore1, 1
instance = comp, \core4|reg_COL|dataout[3] , core4|reg_COL|dataout[3], multicore1, 1
instance = comp, \core4|reg_COL|Add0~8 , core4|reg_COL|Add0~8, multicore1, 1
instance = comp, \core4|reg_COL|dataout~7 , core4|reg_COL|dataout~7, multicore1, 1
instance = comp, \core4|reg_COL|dataout[4] , core4|reg_COL|dataout[4], multicore1, 1
instance = comp, \core4|reg_COL|Add0~10 , core4|reg_COL|Add0~10, multicore1, 1
instance = comp, \core4|reg_COL|dataout~8 , core4|reg_COL|dataout~8, multicore1, 1
instance = comp, \core4|reg_COL|dataout[5] , core4|reg_COL|dataout[5], multicore1, 1
instance = comp, \core4|reg_COL|Add0~12 , core4|reg_COL|Add0~12, multicore1, 1
instance = comp, \core4|reg_COL|dataout~9 , core4|reg_COL|dataout~9, multicore1, 1
instance = comp, \core4|reg_COL|dataout[6] , core4|reg_COL|dataout[6], multicore1, 1
instance = comp, \core4|reg_COL|Add0~14 , core4|reg_COL|Add0~14, multicore1, 1
instance = comp, \core4|reg_COL|dataout~10 , core4|reg_COL|dataout~10, multicore1, 1
instance = comp, \core4|reg_COL|dataout[7] , core4|reg_COL|dataout[7], multicore1, 1
instance = comp, \core4|reg_COL|Add0~16 , core4|reg_COL|Add0~16, multicore1, 1
instance = comp, \core4|reg_COL|dataout~11 , core4|reg_COL|dataout~11, multicore1, 1
instance = comp, \core4|reg_COL|dataout[8] , core4|reg_COL|dataout[8], multicore1, 1
instance = comp, \core4|mux1|dataout~36 , core4|mux1|dataout~36, multicore1, 1
instance = comp, \core4|mux1|dataout~65 , core4|mux1|dataout~65, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[8]~99 , core4|A_bus|BUS_OUT[8]~99, multicore1, 1
instance = comp, \core4|reg_DR|dataout[8] , core4|reg_DR|dataout[8], multicore1, 1
instance = comp, \CU|mem_ctrl[3] , CU|mem_ctrl[3], multicore1, 1
instance = comp, \MEMCU|DR4|dataout[8] , MEMCU|DR4|dataout[8], multicore1, 1
instance = comp, \core4|CU|next.stacreg1~1 , core4|CU|next.stacreg1~1, multicore1, 1
instance = comp, \core4|CU|present.stacreg1 , core4|CU|present.stacreg1, multicore1, 1
instance = comp, \core4|CU|present.stacreg2 , core4|CU|present.stacreg2, multicore1, 1
instance = comp, \core4|CU|next.stac1~3 , core4|CU|next.stac1~3, multicore1, 1
instance = comp, \core4|CU|present.stac1 , core4|CU|present.stac1, multicore1, 1
instance = comp, \core4|CU|present.stac2~feeder , core4|CU|present.stac2~feeder, multicore1, 1
instance = comp, \core4|CU|present.stac2 , core4|CU|present.stac2, multicore1, 1
instance = comp, \core4|CU|WideOr3 , core4|CU|WideOr3, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[8]~101 , core4|A_bus|BUS_OUT[8]~101, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[8]~102 , core4|A_bus|BUS_OUT[8]~102, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[8]~103 , core4|A_bus|BUS_OUT[8]~103, multicore1, 1
instance = comp, \core4|reg_R|dataout[8] , core4|reg_R|dataout[8], multicore1, 1
instance = comp, \core4|reg_N|dataout[8] , core4|reg_N|dataout[8], multicore1, 1
instance = comp, \core4|mux1|dataout[8]~53 , core4|mux1|dataout[8]~53, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[8]~104 , core4|A_bus|BUS_OUT[8]~104, multicore1, 1
instance = comp, \core4|mux1|dataout~35 , core4|mux1|dataout~35, multicore1, 1
instance = comp, \core4|mux1|dataout~67 , core4|mux1|dataout~67, multicore1, 1
instance = comp, \core4|wrt|decoder_out~58 , core4|wrt|decoder_out~58, multicore1, 1
instance = comp, \core4|wrt|decoder_out~64 , core4|wrt|decoder_out~64, multicore1, 1
instance = comp, \core4|reg_M|dataout[8] , core4|reg_M|dataout[8], multicore1, 1
instance = comp, \core4|wrt|decoder_out~63 , core4|wrt|decoder_out~63, multicore1, 1
instance = comp, \core4|reg_P|dataout[8] , core4|reg_P|dataout[8], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[8]~98 , core4|A_bus|BUS_OUT[8]~98, multicore1, 1
instance = comp, \core4|reg_STC|dataout[0]~16 , core4|reg_STC|dataout[0]~16, multicore1, 1
instance = comp, \core4|inc|inc_STC~0 , core4|inc|inc_STC~0, multicore1, 1
instance = comp, \core4|reg_STC|dataout~18 , core4|reg_STC|dataout~18, multicore1, 1
instance = comp, \core4|reg_STC|dataout[0] , core4|reg_STC|dataout[0], multicore1, 1
instance = comp, \core4|reg_STC|dataout[1]~19 , core4|reg_STC|dataout[1]~19, multicore1, 1
instance = comp, \core4|reg_STC|dataout[1] , core4|reg_STC|dataout[1], multicore1, 1
instance = comp, \core4|reg_STC|dataout[2]~21 , core4|reg_STC|dataout[2]~21, multicore1, 1
instance = comp, \core4|reg_STC|dataout[2] , core4|reg_STC|dataout[2], multicore1, 1
instance = comp, \core4|reg_STC|dataout[3]~23 , core4|reg_STC|dataout[3]~23, multicore1, 1
instance = comp, \core4|reg_STC|dataout[3] , core4|reg_STC|dataout[3], multicore1, 1
instance = comp, \core4|reg_STC|dataout[4]~25 , core4|reg_STC|dataout[4]~25, multicore1, 1
instance = comp, \core4|reg_STC|dataout[4] , core4|reg_STC|dataout[4], multicore1, 1
instance = comp, \core4|reg_STC|dataout[5]~27 , core4|reg_STC|dataout[5]~27, multicore1, 1
instance = comp, \core4|reg_STC|dataout[5] , core4|reg_STC|dataout[5], multicore1, 1
instance = comp, \core4|reg_STC|dataout[6]~29 , core4|reg_STC|dataout[6]~29, multicore1, 1
instance = comp, \core4|reg_STC|dataout[6] , core4|reg_STC|dataout[6], multicore1, 1
instance = comp, \core4|reg_STC|dataout[7]~31 , core4|reg_STC|dataout[7]~31, multicore1, 1
instance = comp, \core4|reg_STC|dataout[7] , core4|reg_STC|dataout[7], multicore1, 1
instance = comp, \core4|reg_STC|dataout[8]~33 , core4|reg_STC|dataout[8]~33, multicore1, 1
instance = comp, \core4|reg_STC|dataout[8] , core4|reg_STC|dataout[8], multicore1, 1
instance = comp, \core4|mux1|dataout~37 , core4|mux1|dataout~37, multicore1, 1
instance = comp, \core4|reg_STB|dataout[0]~16 , core4|reg_STB|dataout[0]~16, multicore1, 1
instance = comp, \core4|inc|inc_STB~0 , core4|inc|inc_STB~0, multicore1, 1
instance = comp, \core4|reg_STB|dataout~18 , core4|reg_STB|dataout~18, multicore1, 1
instance = comp, \core4|reg_STB|dataout[0] , core4|reg_STB|dataout[0], multicore1, 1
instance = comp, \core4|reg_STB|dataout[1]~19 , core4|reg_STB|dataout[1]~19, multicore1, 1
instance = comp, \core4|reg_STB|dataout[1] , core4|reg_STB|dataout[1], multicore1, 1
instance = comp, \core4|reg_STB|dataout[2]~21 , core4|reg_STB|dataout[2]~21, multicore1, 1
instance = comp, \core4|reg_STB|dataout[2] , core4|reg_STB|dataout[2], multicore1, 1
instance = comp, \core4|reg_STB|dataout[3]~23 , core4|reg_STB|dataout[3]~23, multicore1, 1
instance = comp, \core4|reg_STB|dataout[3] , core4|reg_STB|dataout[3], multicore1, 1
instance = comp, \core4|reg_STB|dataout[4]~25 , core4|reg_STB|dataout[4]~25, multicore1, 1
instance = comp, \core4|reg_STB|dataout[4] , core4|reg_STB|dataout[4], multicore1, 1
instance = comp, \core4|reg_STB|dataout[5]~27 , core4|reg_STB|dataout[5]~27, multicore1, 1
instance = comp, \core4|reg_STB|dataout[5] , core4|reg_STB|dataout[5], multicore1, 1
instance = comp, \core4|reg_STB|dataout[6]~29 , core4|reg_STB|dataout[6]~29, multicore1, 1
instance = comp, \core4|reg_STB|dataout[6] , core4|reg_STB|dataout[6], multicore1, 1
instance = comp, \core4|reg_STB|dataout[7]~31 , core4|reg_STB|dataout[7]~31, multicore1, 1
instance = comp, \core4|reg_STB|dataout[7] , core4|reg_STB|dataout[7], multicore1, 1
instance = comp, \core4|reg_STB|dataout[8]~33 , core4|reg_STB|dataout[8]~33, multicore1, 1
instance = comp, \core4|reg_STB|dataout[8] , core4|reg_STB|dataout[8], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[8]~100 , core4|A_bus|BUS_OUT[8]~100, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[8]~105 , core4|A_bus|BUS_OUT[8]~105, multicore1, 1
instance = comp, \core4|wrt|decoder_out~68 , core4|wrt|decoder_out~68, multicore1, 1
instance = comp, \core4|reg_A|dataout[8] , core4|reg_A|dataout[8], multicore1, 1
instance = comp, \core4|mux1|dataout~41 , core4|mux1|dataout~41, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[8]~107 , core4|A_bus|BUS_OUT[8]~107, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[8]~109 , core4|A_bus|BUS_OUT[8]~109, multicore1, 1
instance = comp, \core4|ALU|alu_out~28 , core4|ALU|alu_out~28, multicore1, 1
instance = comp, \core4|reg_A|dataout[9] , core4|reg_A|dataout[9], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[9]~119 , core4|A_bus|BUS_OUT[9]~119, multicore1, 1
instance = comp, \core4|reg_R1|dataout[9]~35 , core4|reg_R1|dataout[9]~35, multicore1, 1
instance = comp, \core4|reg_R1|dataout[9] , core4|reg_R1|dataout[9], multicore1, 1
instance = comp, \core4|reg_ROW|Add0~18 , core4|reg_ROW|Add0~18, multicore1, 1
instance = comp, \core4|reg_ROW|dataout~12 , core4|reg_ROW|dataout~12, multicore1, 1
instance = comp, \core4|reg_ROW|dataout[9] , core4|reg_ROW|dataout[9], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[9]~118 , core4|A_bus|BUS_OUT[9]~118, multicore1, 1
instance = comp, \core4|reg_STC|dataout[9]~35 , core4|reg_STC|dataout[9]~35, multicore1, 1
instance = comp, \core4|reg_STC|dataout[9] , core4|reg_STC|dataout[9], multicore1, 1
instance = comp, \core4|reg_STB|dataout[9]~35 , core4|reg_STB|dataout[9]~35, multicore1, 1
instance = comp, \core4|reg_STB|dataout[9] , core4|reg_STB|dataout[9], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[9]~112 , core4|A_bus|BUS_OUT[9]~112, multicore1, 1
instance = comp, \core4|reg_COL|Add0~18 , core4|reg_COL|Add0~18, multicore1, 1
instance = comp, \core4|reg_COL|dataout~12 , core4|reg_COL|dataout~12, multicore1, 1
instance = comp, \core4|reg_COL|dataout[9] , core4|reg_COL|dataout[9], multicore1, 1
instance = comp, \core4|reg_CURR|Add0~18 , core4|reg_CURR|Add0~18, multicore1, 1
instance = comp, \core4|reg_CURR|dataout~12 , core4|reg_CURR|dataout~12, multicore1, 1
instance = comp, \core4|reg_CURR|dataout[9] , core4|reg_CURR|dataout[9], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[9]~111 , core4|A_bus|BUS_OUT[9]~111, multicore1, 1
instance = comp, \core4|reg_M|dataout[9] , core4|reg_M|dataout[9], multicore1, 1
instance = comp, \core4|reg_P|dataout[9] , core4|reg_P|dataout[9], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[9]~110 , core4|A_bus|BUS_OUT[9]~110, multicore1, 1
instance = comp, \core4|reg_DR|dataout[9] , core4|reg_DR|dataout[9], multicore1, 1
instance = comp, \MEMCU|DR4|dataout[9] , MEMCU|DR4|dataout[9], multicore1, 1
instance = comp, \core4|reg_AC|dataout[9]~_Duplicate_1 , core4|reg_AC|dataout[9]~_Duplicate_1, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[9]~113 , core4|A_bus|BUS_OUT[9]~113, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[9]~114 , core4|A_bus|BUS_OUT[9]~114, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[9]~115 , core4|A_bus|BUS_OUT[9]~115, multicore1, 1
instance = comp, \core4|reg_R|dataout[9] , core4|reg_R|dataout[9], multicore1, 1
instance = comp, \core4|reg_N|dataout[9] , core4|reg_N|dataout[9], multicore1, 1
instance = comp, \core4|mux1|dataout[9]~54 , core4|mux1|dataout[9]~54, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[9]~116 , core4|A_bus|BUS_OUT[9]~116, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[9]~117 , core4|A_bus|BUS_OUT[9]~117, multicore1, 1
instance = comp, \core4|SUM|dataout[9] , core4|SUM|dataout[9], multicore1, 1
instance = comp, \core4|reg_B|dataout[9] , core4|reg_B|dataout[9], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[9]~120 , core4|A_bus|BUS_OUT[9]~120, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[9]~121 , core4|A_bus|BUS_OUT[9]~121, multicore1, 1
instance = comp, \core4|reg_A|dataout[10] , core4|reg_A|dataout[10], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[10]~131 , core4|A_bus|BUS_OUT[10]~131, multicore1, 1
instance = comp, \core4|reg_ROW|Add0~20 , core4|reg_ROW|Add0~20, multicore1, 1
instance = comp, \core4|reg_ROW|dataout~13 , core4|reg_ROW|dataout~13, multicore1, 1
instance = comp, \core4|reg_ROW|dataout[10] , core4|reg_ROW|dataout[10], multicore1, 1
instance = comp, \core4|reg_R1|dataout[10]~37 , core4|reg_R1|dataout[10]~37, multicore1, 1
instance = comp, \core4|reg_R1|dataout[10] , core4|reg_R1|dataout[10], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[10]~130 , core4|A_bus|BUS_OUT[10]~130, multicore1, 1
instance = comp, \core4|SUM|dataout[10] , core4|SUM|dataout[10], multicore1, 1
instance = comp, \core4|reg_B|dataout[10] , core4|reg_B|dataout[10], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[10]~132 , core4|A_bus|BUS_OUT[10]~132, multicore1, 1
instance = comp, \core4|reg_COL|Add0~20 , core4|reg_COL|Add0~20, multicore1, 1
instance = comp, \core4|reg_COL|dataout~13 , core4|reg_COL|dataout~13, multicore1, 1
instance = comp, \core4|reg_COL|dataout[10] , core4|reg_COL|dataout[10], multicore1, 1
instance = comp, \core4|reg_CURR|Add0~20 , core4|reg_CURR|Add0~20, multicore1, 1
instance = comp, \core4|reg_CURR|dataout~13 , core4|reg_CURR|dataout~13, multicore1, 1
instance = comp, \core4|reg_CURR|dataout[10] , core4|reg_CURR|dataout[10], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[10]~123 , core4|A_bus|BUS_OUT[10]~123, multicore1, 1
instance = comp, \core4|reg_STC|dataout[10]~37 , core4|reg_STC|dataout[10]~37, multicore1, 1
instance = comp, \core4|reg_STC|dataout[10] , core4|reg_STC|dataout[10], multicore1, 1
instance = comp, \core4|reg_STB|dataout[10]~37 , core4|reg_STB|dataout[10]~37, multicore1, 1
instance = comp, \core4|reg_STB|dataout[10] , core4|reg_STB|dataout[10], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[10]~124 , core4|A_bus|BUS_OUT[10]~124, multicore1, 1
instance = comp, \core4|reg_DR|dataout[10] , core4|reg_DR|dataout[10], multicore1, 1
instance = comp, \core4|reg_AC|dataout[10]~_Duplicate_1 , core4|reg_AC|dataout[10]~_Duplicate_1, multicore1, 1
instance = comp, \MEMCU|DR4|dataout[10] , MEMCU|DR4|dataout[10], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[10]~125 , core4|A_bus|BUS_OUT[10]~125, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[10]~126 , core4|A_bus|BUS_OUT[10]~126, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[10]~127 , core4|A_bus|BUS_OUT[10]~127, multicore1, 1
instance = comp, \core4|reg_R|dataout[10] , core4|reg_R|dataout[10], multicore1, 1
instance = comp, \core4|reg_N|dataout[10] , core4|reg_N|dataout[10], multicore1, 1
instance = comp, \core4|mux1|dataout[10]~55 , core4|mux1|dataout[10]~55, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[10]~128 , core4|A_bus|BUS_OUT[10]~128, multicore1, 1
instance = comp, \core4|reg_P|dataout[10] , core4|reg_P|dataout[10], multicore1, 1
instance = comp, \core4|reg_M|dataout[10] , core4|reg_M|dataout[10], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[10]~122 , core4|A_bus|BUS_OUT[10]~122, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[10]~129 , core4|A_bus|BUS_OUT[10]~129, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[10]~133 , core4|A_bus|BUS_OUT[10]~133, multicore1, 1
instance = comp, \core4|ALU|alu_out~30 , core4|ALU|alu_out~30, multicore1, 1
instance = comp, \core4|reg_ROW|Add0~22 , core4|reg_ROW|Add0~22, multicore1, 1
instance = comp, \core4|reg_ROW|dataout~14 , core4|reg_ROW|dataout~14, multicore1, 1
instance = comp, \core4|reg_ROW|dataout[11] , core4|reg_ROW|dataout[11], multicore1, 1
instance = comp, \core4|reg_R1|dataout[11]~39 , core4|reg_R1|dataout[11]~39, multicore1, 1
instance = comp, \core4|reg_R1|dataout[11] , core4|reg_R1|dataout[11], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[11]~142 , core4|A_bus|BUS_OUT[11]~142, multicore1, 1
instance = comp, \core4|reg_A|dataout[11] , core4|reg_A|dataout[11], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[11]~143 , core4|A_bus|BUS_OUT[11]~143, multicore1, 1
instance = comp, \core4|reg_STC|dataout[11]~39 , core4|reg_STC|dataout[11]~39, multicore1, 1
instance = comp, \core4|reg_STC|dataout[11] , core4|reg_STC|dataout[11], multicore1, 1
instance = comp, \core4|reg_STB|dataout[11]~39 , core4|reg_STB|dataout[11]~39, multicore1, 1
instance = comp, \core4|reg_STB|dataout[11] , core4|reg_STB|dataout[11], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[11]~136 , core4|A_bus|BUS_OUT[11]~136, multicore1, 1
instance = comp, \core4|reg_N|dataout[11] , core4|reg_N|dataout[11], multicore1, 1
instance = comp, \core4|mux1|dataout[11]~56 , core4|mux1|dataout[11]~56, multicore1, 1
instance = comp, \core4|reg_DR|dataout[11] , core4|reg_DR|dataout[11], multicore1, 1
instance = comp, \core4|reg_AC|dataout[11]~_Duplicate_1 , core4|reg_AC|dataout[11]~_Duplicate_1, multicore1, 1
instance = comp, \CU|WideOr5~1 , CU|WideOr5~1, multicore1, 1
instance = comp, \CU|WideOr5 , CU|WideOr5, multicore1, 1
instance = comp, \core1|reg_AR|dataout[3]~feeder , core1|reg_AR|dataout[3]~feeder, multicore1, 1
instance = comp, \core1|CU|WideOr2~3 , core1|CU|WideOr2~3, multicore1, 1
instance = comp, \core1|CU|WideOr4 , core1|CU|WideOr4, multicore1, 1
instance = comp, \core1|reg_AR|dataout[3] , core1|reg_AR|dataout[3], multicore1, 1
instance = comp, \MEMCU|AR1|dataout[3] , MEMCU|AR1|dataout[3], multicore1, 1
instance = comp, \core4|CU|WideOr2~0 , core4|CU|WideOr2~0, multicore1, 1
instance = comp, \core4|CU|next.ldacmulti1~0 , core4|CU|next.ldacmulti1~0, multicore1, 1
instance = comp, \core4|CU|present.ldacmulti1 , core4|CU|present.ldacmulti1, multicore1, 1
instance = comp, \core4|CU|WideOr4 , core4|CU|WideOr4, multicore1, 1
instance = comp, \core4|reg_AR|dataout[3] , core4|reg_AR|dataout[3], multicore1, 1
instance = comp, \MEMCU|AR4|dataout[3] , MEMCU|AR4|dataout[3], multicore1, 1
instance = comp, \MEMCU|address[3]~6 , MEMCU|address[3]~6, multicore1, 1
instance = comp, \core2|reg_AR|dataout[3] , core2|reg_AR|dataout[3], multicore1, 1
instance = comp, \MEMCU|AR2|dataout[3] , MEMCU|AR2|dataout[3], multicore1, 1
instance = comp, \core3|reg_AR|dataout[3]~feeder , core3|reg_AR|dataout[3]~feeder, multicore1, 1
instance = comp, \core3|reg_AR|dataout[3] , core3|reg_AR|dataout[3], multicore1, 1
instance = comp, \MEMCU|AR3|dataout[3] , MEMCU|AR3|dataout[3], multicore1, 1
instance = comp, \MEMCU|readAR3|dataout[3]~3 , MEMCU|readAR3|dataout[3]~3, multicore1, 1
instance = comp, \MEMCU|address[3]~7 , MEMCU|address[3]~7, multicore1, 1
instance = comp, \core4|reg_AR|dataout[4] , core4|reg_AR|dataout[4], multicore1, 1
instance = comp, \MEMCU|AR4|dataout[4]~feeder , MEMCU|AR4|dataout[4]~feeder, multicore1, 1
instance = comp, \MEMCU|AR4|dataout[4] , MEMCU|AR4|dataout[4], multicore1, 1
instance = comp, \core1|reg_AR|dataout[4] , core1|reg_AR|dataout[4], multicore1, 1
instance = comp, \MEMCU|AR1|dataout[4] , MEMCU|AR1|dataout[4], multicore1, 1
instance = comp, \MEMCU|address[4]~8 , MEMCU|address[4]~8, multicore1, 1
instance = comp, \core2|reg_AR|dataout[4] , core2|reg_AR|dataout[4], multicore1, 1
instance = comp, \MEMCU|AR2|dataout[4] , MEMCU|AR2|dataout[4], multicore1, 1
instance = comp, \core3|reg_AR|dataout[4]~feeder , core3|reg_AR|dataout[4]~feeder, multicore1, 1
instance = comp, \core3|reg_AR|dataout[4] , core3|reg_AR|dataout[4], multicore1, 1
instance = comp, \MEMCU|AR3|dataout[4] , MEMCU|AR3|dataout[4], multicore1, 1
instance = comp, \MEMCU|readAR3|dataout[4]~4 , MEMCU|readAR3|dataout[4]~4, multicore1, 1
instance = comp, \MEMCU|address[4]~9 , MEMCU|address[4]~9, multicore1, 1
instance = comp, \core4|reg_AR|dataout[5]~feeder , core4|reg_AR|dataout[5]~feeder, multicore1, 1
instance = comp, \core4|reg_AR|dataout[5] , core4|reg_AR|dataout[5], multicore1, 1
instance = comp, \MEMCU|AR4|dataout[5]~feeder , MEMCU|AR4|dataout[5]~feeder, multicore1, 1
instance = comp, \MEMCU|AR4|dataout[5] , MEMCU|AR4|dataout[5], multicore1, 1
instance = comp, \core1|reg_AR|dataout[5] , core1|reg_AR|dataout[5], multicore1, 1
instance = comp, \MEMCU|AR1|dataout[5] , MEMCU|AR1|dataout[5], multicore1, 1
instance = comp, \MEMCU|address[5]~10 , MEMCU|address[5]~10, multicore1, 1
instance = comp, \core2|reg_AR|dataout[5]~feeder , core2|reg_AR|dataout[5]~feeder, multicore1, 1
instance = comp, \core2|reg_AR|dataout[5] , core2|reg_AR|dataout[5], multicore1, 1
instance = comp, \MEMCU|AR2|dataout[5] , MEMCU|AR2|dataout[5], multicore1, 1
instance = comp, \core3|reg_AR|dataout[5]~feeder , core3|reg_AR|dataout[5]~feeder, multicore1, 1
instance = comp, \core3|reg_AR|dataout[5] , core3|reg_AR|dataout[5], multicore1, 1
instance = comp, \MEMCU|AR3|dataout[5] , MEMCU|AR3|dataout[5], multicore1, 1
instance = comp, \MEMCU|readAR3|dataout[5]~5 , MEMCU|readAR3|dataout[5]~5, multicore1, 1
instance = comp, \MEMCU|address[5]~11 , MEMCU|address[5]~11, multicore1, 1
instance = comp, \core4|reg_AR|dataout[6] , core4|reg_AR|dataout[6], multicore1, 1
instance = comp, \MEMCU|AR4|dataout[6]~feeder , MEMCU|AR4|dataout[6]~feeder, multicore1, 1
instance = comp, \MEMCU|AR4|dataout[6] , MEMCU|AR4|dataout[6], multicore1, 1
instance = comp, \core1|reg_AR|dataout[6]~feeder , core1|reg_AR|dataout[6]~feeder, multicore1, 1
instance = comp, \core1|reg_AR|dataout[6] , core1|reg_AR|dataout[6], multicore1, 1
instance = comp, \MEMCU|AR1|dataout[6] , MEMCU|AR1|dataout[6], multicore1, 1
instance = comp, \MEMCU|address[6]~12 , MEMCU|address[6]~12, multicore1, 1
instance = comp, \core2|reg_AR|dataout[6] , core2|reg_AR|dataout[6], multicore1, 1
instance = comp, \MEMCU|AR2|dataout[6] , MEMCU|AR2|dataout[6], multicore1, 1
instance = comp, \core3|reg_AR|dataout[6] , core3|reg_AR|dataout[6], multicore1, 1
instance = comp, \MEMCU|AR3|dataout[6] , MEMCU|AR3|dataout[6], multicore1, 1
instance = comp, \MEMCU|readAR3|dataout[6]~6 , MEMCU|readAR3|dataout[6]~6, multicore1, 1
instance = comp, \MEMCU|address[6]~13 , MEMCU|address[6]~13, multicore1, 1
instance = comp, \core4|reg_AR|dataout[7]~feeder , core4|reg_AR|dataout[7]~feeder, multicore1, 1
instance = comp, \core4|reg_AR|dataout[7] , core4|reg_AR|dataout[7], multicore1, 1
instance = comp, \MEMCU|AR4|dataout[7]~feeder , MEMCU|AR4|dataout[7]~feeder, multicore1, 1
instance = comp, \MEMCU|AR4|dataout[7] , MEMCU|AR4|dataout[7], multicore1, 1
instance = comp, \core1|reg_AR|dataout[7] , core1|reg_AR|dataout[7], multicore1, 1
instance = comp, \MEMCU|AR1|dataout[7] , MEMCU|AR1|dataout[7], multicore1, 1
instance = comp, \MEMCU|address[7]~14 , MEMCU|address[7]~14, multicore1, 1
instance = comp, \core3|mux1|dataout~20 , core3|mux1|dataout~20, multicore1, 1
instance = comp, \core3|inc|inc_ROW~0 , core3|inc|inc_ROW~0, multicore1, 1
instance = comp, \core3|reg_ROW|Add0~0 , core3|reg_ROW|Add0~0, multicore1, 1
instance = comp, \core3|wrt|decoder_out~51 , core3|wrt|decoder_out~51, multicore1, 1
instance = comp, \core3|wrt|decoder_out~52 , core3|wrt|decoder_out~52, multicore1, 1
instance = comp, \core3|reg_ROW|dataout~2 , core3|reg_ROW|dataout~2, multicore1, 1
instance = comp, \core3|reg_ROW|dataout~3 , core3|reg_ROW|dataout~3, multicore1, 1
instance = comp, \core3|reg_ROW|dataout~19 , core3|reg_ROW|dataout~19, multicore1, 1
instance = comp, \core3|reg_ROW|dataout[0] , core3|reg_ROW|dataout[0], multicore1, 1
instance = comp, \core3|reg_ROW|Add0~2 , core3|reg_ROW|Add0~2, multicore1, 1
instance = comp, \core3|reg_ROW|dataout~4 , core3|reg_ROW|dataout~4, multicore1, 1
instance = comp, \core3|reg_ROW|dataout[1] , core3|reg_ROW|dataout[1], multicore1, 1
instance = comp, \core3|reg_ROW|Add0~4 , core3|reg_ROW|Add0~4, multicore1, 1
instance = comp, \core3|reg_ROW|dataout~5 , core3|reg_ROW|dataout~5, multicore1, 1
instance = comp, \core3|reg_ROW|dataout[2] , core3|reg_ROW|dataout[2], multicore1, 1
instance = comp, \core3|reg_ROW|Add0~6 , core3|reg_ROW|Add0~6, multicore1, 1
instance = comp, \core3|reg_ROW|dataout~6 , core3|reg_ROW|dataout~6, multicore1, 1
instance = comp, \core3|reg_ROW|dataout[3] , core3|reg_ROW|dataout[3], multicore1, 1
instance = comp, \core3|reg_ROW|Add0~8 , core3|reg_ROW|Add0~8, multicore1, 1
instance = comp, \core3|reg_ROW|dataout~7 , core3|reg_ROW|dataout~7, multicore1, 1
instance = comp, \core3|reg_ROW|dataout[4] , core3|reg_ROW|dataout[4], multicore1, 1
instance = comp, \core3|reg_ROW|Add0~10 , core3|reg_ROW|Add0~10, multicore1, 1
instance = comp, \core3|reg_ROW|dataout~8 , core3|reg_ROW|dataout~8, multicore1, 1
instance = comp, \core3|reg_ROW|dataout[5] , core3|reg_ROW|dataout[5], multicore1, 1
instance = comp, \core3|reg_ROW|Add0~12 , core3|reg_ROW|Add0~12, multicore1, 1
instance = comp, \core3|reg_ROW|dataout~9 , core3|reg_ROW|dataout~9, multicore1, 1
instance = comp, \core3|reg_ROW|dataout[6] , core3|reg_ROW|dataout[6], multicore1, 1
instance = comp, \core3|reg_ROW|Add0~14 , core3|reg_ROW|Add0~14, multicore1, 1
instance = comp, \core3|reg_ROW|dataout~10 , core3|reg_ROW|dataout~10, multicore1, 1
instance = comp, \core3|reg_ROW|dataout[7] , core3|reg_ROW|dataout[7], multicore1, 1
instance = comp, \core3|mux1|dataout[7]~31 , core3|mux1|dataout[7]~31, multicore1, 1
instance = comp, \core3|reg_DR|dataout[7] , core3|reg_DR|dataout[7], multicore1, 1
instance = comp, \MEMCU|data_in[1]~2 , MEMCU|data_in[1]~2, multicore1, 1
instance = comp, \MEMCU|data_in[1]~3 , MEMCU|data_in[1]~3, multicore1, 1
instance = comp, \MEMCU|data_in[1] , MEMCU|data_in[1], multicore1, 1
instance = comp, \MEMCU|data_in[2]~4 , MEMCU|data_in[2]~4, multicore1, 1
instance = comp, \MEMCU|data_in[2]~5 , MEMCU|data_in[2]~5, multicore1, 1
instance = comp, \MEMCU|data_in[2] , MEMCU|data_in[2], multicore1, 1
instance = comp, \MEMCU|data_in[3]~7 , MEMCU|data_in[3]~7, multicore1, 1
instance = comp, \MEMCU|data_in[3]~6 , MEMCU|data_in[3]~6, multicore1, 1
instance = comp, \MEMCU|data_in[3] , MEMCU|data_in[3], multicore1, 1
instance = comp, \core3|reg_DR|dataout[4]~feeder , core3|reg_DR|dataout[4]~feeder, multicore1, 1
instance = comp, \core3|reg_DR|dataout[4] , core3|reg_DR|dataout[4], multicore1, 1
instance = comp, \MEMCU|data_in[4]~9 , MEMCU|data_in[4]~9, multicore1, 1
instance = comp, \MEMCU|data_in[4]~8 , MEMCU|data_in[4]~8, multicore1, 1
instance = comp, \MEMCU|data_in[4] , MEMCU|data_in[4], multicore1, 1
instance = comp, \MEMCU|data_in[5]~10 , MEMCU|data_in[5]~10, multicore1, 1
instance = comp, \MEMCU|data_in[5]~11 , MEMCU|data_in[5]~11, multicore1, 1
instance = comp, \MEMCU|data_in[5] , MEMCU|data_in[5], multicore1, 1
instance = comp, \MEMCU|data_in[6]~12 , MEMCU|data_in[6]~12, multicore1, 1
instance = comp, \MEMCU|data_in[6]~13 , MEMCU|data_in[6]~13, multicore1, 1
instance = comp, \MEMCU|data_in[6] , MEMCU|data_in[6], multicore1, 1
instance = comp, \MEMCU|data_in[7]~14 , MEMCU|data_in[7]~14, multicore1, 1
instance = comp, \MEMCU|data_in[7]~15 , MEMCU|data_in[7]~15, multicore1, 1
instance = comp, \MEMCU|data_in[7] , MEMCU|data_in[7], multicore1, 1
instance = comp, \MEMCU|data_in[8]~16 , MEMCU|data_in[8]~16, multicore1, 1
instance = comp, \core3|wrt|wtr_N , core3|wrt|wtr_N, multicore1, 1
instance = comp, \core3|reg_N|dataout[8] , core3|reg_N|dataout[8], multicore1, 1
instance = comp, \core3|wrt|decoder_out~54 , core3|wrt|decoder_out~54, multicore1, 1
instance = comp, \core3|reg_B|dataout[8] , core3|reg_B|dataout[8], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[8]~107 , core3|A_bus|BUS_OUT[8]~107, multicore1, 1
instance = comp, \core3|mux1|dataout~21 , core3|mux1|dataout~21, multicore1, 1
instance = comp, \core3|reg_STA|dataout[0]~16 , core3|reg_STA|dataout[0]~16, multicore1, 1
instance = comp, \core3|inc|inc_STA~0 , core3|inc|inc_STA~0, multicore1, 1
instance = comp, \core3|wrt|decoder_out~53 , core3|wrt|decoder_out~53, multicore1, 1
instance = comp, \core3|reg_STA|dataout~18 , core3|reg_STA|dataout~18, multicore1, 1
instance = comp, \core3|reg_STA|dataout[0] , core3|reg_STA|dataout[0], multicore1, 1
instance = comp, \core3|reg_STA|dataout[1]~19 , core3|reg_STA|dataout[1]~19, multicore1, 1
instance = comp, \core3|reg_STA|dataout[1] , core3|reg_STA|dataout[1], multicore1, 1
instance = comp, \core3|reg_STA|dataout[2]~21 , core3|reg_STA|dataout[2]~21, multicore1, 1
instance = comp, \core3|reg_STA|dataout[2] , core3|reg_STA|dataout[2], multicore1, 1
instance = comp, \core3|reg_STA|dataout[3]~23 , core3|reg_STA|dataout[3]~23, multicore1, 1
instance = comp, \core3|reg_STA|dataout[3] , core3|reg_STA|dataout[3], multicore1, 1
instance = comp, \core3|reg_STA|dataout[4]~25 , core3|reg_STA|dataout[4]~25, multicore1, 1
instance = comp, \core3|reg_STA|dataout[4] , core3|reg_STA|dataout[4], multicore1, 1
instance = comp, \core3|reg_STA|dataout[5]~27 , core3|reg_STA|dataout[5]~27, multicore1, 1
instance = comp, \core3|reg_STA|dataout[5] , core3|reg_STA|dataout[5], multicore1, 1
instance = comp, \core3|reg_STA|dataout[6]~29 , core3|reg_STA|dataout[6]~29, multicore1, 1
instance = comp, \core3|reg_STA|dataout[6] , core3|reg_STA|dataout[6], multicore1, 1
instance = comp, \core3|reg_STA|dataout[7]~31 , core3|reg_STA|dataout[7]~31, multicore1, 1
instance = comp, \core3|reg_STA|dataout[7] , core3|reg_STA|dataout[7], multicore1, 1
instance = comp, \core3|reg_STA|dataout[8]~33 , core3|reg_STA|dataout[8]~33, multicore1, 1
instance = comp, \core3|reg_STA|dataout[8] , core3|reg_STA|dataout[8], multicore1, 1
instance = comp, \core3|reg_STC|dataout[5]~27 , core3|reg_STC|dataout[5]~27, multicore1, 1
instance = comp, \core3|reg_STC|dataout[6]~29 , core3|reg_STC|dataout[6]~29, multicore1, 1
instance = comp, \core3|reg_STC|dataout[6] , core3|reg_STC|dataout[6], multicore1, 1
instance = comp, \core3|reg_STC|dataout[7]~31 , core3|reg_STC|dataout[7]~31, multicore1, 1
instance = comp, \core3|reg_STC|dataout[7] , core3|reg_STC|dataout[7], multicore1, 1
instance = comp, \core3|reg_STC|dataout[8]~33 , core3|reg_STC|dataout[8]~33, multicore1, 1
instance = comp, \core3|reg_STC|dataout[8] , core3|reg_STC|dataout[8], multicore1, 1
instance = comp, \core3|mux1|dataout~42 , core3|mux1|dataout~42, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[8]~106 , core3|A_bus|BUS_OUT[8]~106, multicore1, 1
instance = comp, \CU|mem_ctrl[2] , CU|mem_ctrl[2], multicore1, 1
instance = comp, \MEMCU|DR3|dataout[8] , MEMCU|DR3|dataout[8], multicore1, 1
instance = comp, \core3|reg_AC|always0~0 , core3|reg_AC|always0~0, multicore1, 1
instance = comp, \core3|reg_AC|dataout~0 , core3|reg_AC|dataout~0, multicore1, 1
instance = comp, \core3|CU|ctrlsig[13] , core3|CU|ctrlsig[13], multicore1, 1
instance = comp, \core3|reg_AC|dataout[0]~_Duplicate_1 , core3|reg_AC|dataout[0]~_Duplicate_1, multicore1, 1
instance = comp, \core3|ALU|Add0~0 , core3|ALU|Add0~0, multicore1, 1
instance = comp, \core3|reg_AC|dataout[2]~_Duplicate_1 , core3|reg_AC|dataout[2]~_Duplicate_1, multicore1, 1
instance = comp, \core3|ALU|alu_out~22 , core3|ALU|alu_out~22, multicore1, 1
instance = comp, \core3|reg_AC|dataout[6]~_Duplicate_1 , core3|reg_AC|dataout[6]~_Duplicate_1, multicore1, 1
instance = comp, \core3|ALU|alu_out~26 , core3|ALU|alu_out~26, multicore1, 1
instance = comp, \core3|reg_AC|dataout[7]~_Duplicate_1 , core3|reg_AC|dataout[7]~_Duplicate_1, multicore1, 1
instance = comp, \core3|ALU|alu_out~27 , core3|ALU|alu_out~27, multicore1, 1
instance = comp, \core3|reg_ROW|Add0~16 , core3|reg_ROW|Add0~16, multicore1, 1
instance = comp, \core3|reg_ROW|dataout~11 , core3|reg_ROW|dataout~11, multicore1, 1
instance = comp, \core3|reg_ROW|dataout[8] , core3|reg_ROW|dataout[8], multicore1, 1
instance = comp, \core3|reg_ROW|Add0~18 , core3|reg_ROW|Add0~18, multicore1, 1
instance = comp, \core3|reg_ROW|dataout~12 , core3|reg_ROW|dataout~12, multicore1, 1
instance = comp, \core3|reg_ROW|dataout[9] , core3|reg_ROW|dataout[9], multicore1, 1
instance = comp, \core3|mux1|dataout[9]~33 , core3|mux1|dataout[9]~33, multicore1, 1
instance = comp, \core3|reg_R1|dataout[7]~31 , core3|reg_R1|dataout[7]~31, multicore1, 1
instance = comp, \core3|reg_R1|dataout[7] , core3|reg_R1|dataout[7], multicore1, 1
instance = comp, \core3|reg_R1|dataout[8]~33 , core3|reg_R1|dataout[8]~33, multicore1, 1
instance = comp, \core3|reg_R1|dataout[8] , core3|reg_R1|dataout[8], multicore1, 1
instance = comp, \core3|reg_R1|dataout[9]~35 , core3|reg_R1|dataout[9]~35, multicore1, 1
instance = comp, \core3|reg_R1|dataout[9] , core3|reg_R1|dataout[9], multicore1, 1
instance = comp, \core3|reg_DR|dataout[9] , core3|reg_DR|dataout[9], multicore1, 1
instance = comp, \core3|reg_AC|dataout[9]~_Duplicate_1 , core3|reg_AC|dataout[9]~_Duplicate_1, multicore1, 1
instance = comp, \MEMCU|DR3|dataout[9] , MEMCU|DR3|dataout[9], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[9]~114 , core3|A_bus|BUS_OUT[9]~114, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[9]~115 , core3|A_bus|BUS_OUT[9]~115, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[9]~116 , core3|A_bus|BUS_OUT[9]~116, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[9]~117 , core3|A_bus|BUS_OUT[9]~117, multicore1, 1
instance = comp, \core3|reg_B|dataout[9] , core3|reg_B|dataout[9], multicore1, 1
instance = comp, \core3|reg_N|dataout[9] , core3|reg_N|dataout[9], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[9]~119 , core3|A_bus|BUS_OUT[9]~119, multicore1, 1
instance = comp, \core3|reg_STC|dataout[9]~35 , core3|reg_STC|dataout[9]~35, multicore1, 1
instance = comp, \core3|reg_STC|dataout[9] , core3|reg_STC|dataout[9], multicore1, 1
instance = comp, \core3|reg_STA|dataout[9]~35 , core3|reg_STA|dataout[9]~35, multicore1, 1
instance = comp, \core3|reg_STA|dataout[9] , core3|reg_STA|dataout[9], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[9]~118 , core3|A_bus|BUS_OUT[9]~118, multicore1, 1
instance = comp, \core3|inc|inc_CURR~0 , core3|inc|inc_CURR~0, multicore1, 1
instance = comp, \core3|wrt|decoder_out~49 , core3|wrt|decoder_out~49, multicore1, 1
instance = comp, \core3|wrt|decoder_out~57 , core3|wrt|decoder_out~57, multicore1, 1
instance = comp, \core3|reg_CURR|dataout~2 , core3|reg_CURR|dataout~2, multicore1, 1
instance = comp, \core3|reg_CURR|Add0~0 , core3|reg_CURR|Add0~0, multicore1, 1
instance = comp, \core3|reg_CURR|dataout~3 , core3|reg_CURR|dataout~3, multicore1, 1
instance = comp, \core3|reg_CURR|dataout~19 , core3|reg_CURR|dataout~19, multicore1, 1
instance = comp, \core3|reg_CURR|dataout[0] , core3|reg_CURR|dataout[0], multicore1, 1
instance = comp, \core3|reg_CURR|Add0~2 , core3|reg_CURR|Add0~2, multicore1, 1
instance = comp, \core3|reg_CURR|dataout~4 , core3|reg_CURR|dataout~4, multicore1, 1
instance = comp, \core3|reg_CURR|dataout[1] , core3|reg_CURR|dataout[1], multicore1, 1
instance = comp, \core3|reg_CURR|Add0~4 , core3|reg_CURR|Add0~4, multicore1, 1
instance = comp, \core3|reg_CURR|dataout~5 , core3|reg_CURR|dataout~5, multicore1, 1
instance = comp, \core3|reg_CURR|dataout[2] , core3|reg_CURR|dataout[2], multicore1, 1
instance = comp, \core3|reg_CURR|Add0~6 , core3|reg_CURR|Add0~6, multicore1, 1
instance = comp, \core3|reg_CURR|dataout~6 , core3|reg_CURR|dataout~6, multicore1, 1
instance = comp, \core3|reg_CURR|dataout[3] , core3|reg_CURR|dataout[3], multicore1, 1
instance = comp, \core3|reg_CURR|Add0~8 , core3|reg_CURR|Add0~8, multicore1, 1
instance = comp, \core3|reg_CURR|dataout~7 , core3|reg_CURR|dataout~7, multicore1, 1
instance = comp, \core3|reg_CURR|dataout[4] , core3|reg_CURR|dataout[4], multicore1, 1
instance = comp, \core3|reg_CURR|Add0~10 , core3|reg_CURR|Add0~10, multicore1, 1
instance = comp, \core3|reg_CURR|dataout~8 , core3|reg_CURR|dataout~8, multicore1, 1
instance = comp, \core3|reg_CURR|dataout[5] , core3|reg_CURR|dataout[5], multicore1, 1
instance = comp, \core3|reg_CURR|Add0~12 , core3|reg_CURR|Add0~12, multicore1, 1
instance = comp, \core3|reg_CURR|dataout~9 , core3|reg_CURR|dataout~9, multicore1, 1
instance = comp, \core3|reg_CURR|dataout[6] , core3|reg_CURR|dataout[6], multicore1, 1
instance = comp, \core3|reg_CURR|Add0~14 , core3|reg_CURR|Add0~14, multicore1, 1
instance = comp, \core3|reg_CURR|dataout~10 , core3|reg_CURR|dataout~10, multicore1, 1
instance = comp, \core3|reg_CURR|dataout[7] , core3|reg_CURR|dataout[7], multicore1, 1
instance = comp, \core3|reg_CURR|Add0~16 , core3|reg_CURR|Add0~16, multicore1, 1
instance = comp, \core3|reg_CURR|dataout~11 , core3|reg_CURR|dataout~11, multicore1, 1
instance = comp, \core3|reg_CURR|dataout[8] , core3|reg_CURR|dataout[8], multicore1, 1
instance = comp, \core3|reg_CURR|Add0~18 , core3|reg_CURR|Add0~18, multicore1, 1
instance = comp, \core3|reg_CURR|dataout~12 , core3|reg_CURR|dataout~12, multicore1, 1
instance = comp, \core3|reg_CURR|dataout[9] , core3|reg_CURR|dataout[9], multicore1, 1
instance = comp, \core3|wrt|decoder_out~58 , core3|wrt|decoder_out~58, multicore1, 1
instance = comp, \core3|reg_COL|dataout~2 , core3|reg_COL|dataout~2, multicore1, 1
instance = comp, \core3|inc|inc_COL~0 , core3|inc|inc_COL~0, multicore1, 1
instance = comp, \core3|reg_COL|Add0~0 , core3|reg_COL|Add0~0, multicore1, 1
instance = comp, \core3|reg_COL|dataout~3 , core3|reg_COL|dataout~3, multicore1, 1
instance = comp, \core3|reg_COL|dataout~19 , core3|reg_COL|dataout~19, multicore1, 1
instance = comp, \core3|reg_COL|dataout[0] , core3|reg_COL|dataout[0], multicore1, 1
instance = comp, \core3|reg_COL|Add0~2 , core3|reg_COL|Add0~2, multicore1, 1
instance = comp, \core3|reg_COL|dataout~4 , core3|reg_COL|dataout~4, multicore1, 1
instance = comp, \core3|reg_COL|dataout[1] , core3|reg_COL|dataout[1], multicore1, 1
instance = comp, \core3|reg_COL|Add0~4 , core3|reg_COL|Add0~4, multicore1, 1
instance = comp, \core3|reg_COL|dataout~5 , core3|reg_COL|dataout~5, multicore1, 1
instance = comp, \core3|reg_COL|dataout[2] , core3|reg_COL|dataout[2], multicore1, 1
instance = comp, \core3|reg_COL|Add0~6 , core3|reg_COL|Add0~6, multicore1, 1
instance = comp, \core3|reg_COL|dataout~6 , core3|reg_COL|dataout~6, multicore1, 1
instance = comp, \core3|reg_COL|dataout[3] , core3|reg_COL|dataout[3], multicore1, 1
instance = comp, \core3|reg_COL|Add0~8 , core3|reg_COL|Add0~8, multicore1, 1
instance = comp, \core3|reg_COL|dataout~7 , core3|reg_COL|dataout~7, multicore1, 1
instance = comp, \core3|reg_COL|dataout[4] , core3|reg_COL|dataout[4], multicore1, 1
instance = comp, \core3|reg_COL|Add0~10 , core3|reg_COL|Add0~10, multicore1, 1
instance = comp, \core3|reg_COL|dataout~8 , core3|reg_COL|dataout~8, multicore1, 1
instance = comp, \core3|reg_COL|dataout[5] , core3|reg_COL|dataout[5], multicore1, 1
instance = comp, \core3|reg_COL|Add0~12 , core3|reg_COL|Add0~12, multicore1, 1
instance = comp, \core3|reg_COL|dataout~9 , core3|reg_COL|dataout~9, multicore1, 1
instance = comp, \core3|reg_COL|dataout[6] , core3|reg_COL|dataout[6], multicore1, 1
instance = comp, \core3|reg_COL|Add0~14 , core3|reg_COL|Add0~14, multicore1, 1
instance = comp, \core3|reg_COL|dataout~10 , core3|reg_COL|dataout~10, multicore1, 1
instance = comp, \core3|reg_COL|dataout[7] , core3|reg_COL|dataout[7], multicore1, 1
instance = comp, \core3|reg_COL|Add0~16 , core3|reg_COL|Add0~16, multicore1, 1
instance = comp, \core3|reg_COL|dataout~11 , core3|reg_COL|dataout~11, multicore1, 1
instance = comp, \core3|reg_COL|dataout[8] , core3|reg_COL|dataout[8], multicore1, 1
instance = comp, \core3|reg_COL|Add0~18 , core3|reg_COL|Add0~18, multicore1, 1
instance = comp, \core3|reg_COL|dataout~12 , core3|reg_COL|dataout~12, multicore1, 1
instance = comp, \core3|reg_COL|dataout[9] , core3|reg_COL|dataout[9], multicore1, 1
instance = comp, \core3|mux1|dataout~13 , core3|mux1|dataout~13, multicore1, 1
instance = comp, \core3|mux1|dataout~12 , core3|mux1|dataout~12, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[9]~110 , core3|A_bus|BUS_OUT[9]~110, multicore1, 1
instance = comp, \core3|mux1|dataout~15 , core3|mux1|dataout~15, multicore1, 1
instance = comp, \core3|reg_STB|dataout[0]~16 , core3|reg_STB|dataout[0]~16, multicore1, 1
instance = comp, \core3|inc|inc_STB~0 , core3|inc|inc_STB~0, multicore1, 1
instance = comp, \core3|reg_STB|dataout~18 , core3|reg_STB|dataout~18, multicore1, 1
instance = comp, \core3|reg_STB|dataout[0] , core3|reg_STB|dataout[0], multicore1, 1
instance = comp, \core3|reg_STB|dataout[1]~19 , core3|reg_STB|dataout[1]~19, multicore1, 1
instance = comp, \core3|reg_STB|dataout[1] , core3|reg_STB|dataout[1], multicore1, 1
instance = comp, \core3|reg_STB|dataout[2]~21 , core3|reg_STB|dataout[2]~21, multicore1, 1
instance = comp, \core3|reg_STB|dataout[2] , core3|reg_STB|dataout[2], multicore1, 1
instance = comp, \core3|reg_STB|dataout[3]~23 , core3|reg_STB|dataout[3]~23, multicore1, 1
instance = comp, \core3|reg_STB|dataout[3] , core3|reg_STB|dataout[3], multicore1, 1
instance = comp, \core3|reg_STB|dataout[4]~25 , core3|reg_STB|dataout[4]~25, multicore1, 1
instance = comp, \core3|reg_STB|dataout[4] , core3|reg_STB|dataout[4], multicore1, 1
instance = comp, \core3|reg_STB|dataout[5]~27 , core3|reg_STB|dataout[5]~27, multicore1, 1
instance = comp, \core3|reg_STB|dataout[5] , core3|reg_STB|dataout[5], multicore1, 1
instance = comp, \core3|reg_STB|dataout[6]~29 , core3|reg_STB|dataout[6]~29, multicore1, 1
instance = comp, \core3|reg_STB|dataout[6] , core3|reg_STB|dataout[6], multicore1, 1
instance = comp, \core3|reg_STB|dataout[7]~31 , core3|reg_STB|dataout[7]~31, multicore1, 1
instance = comp, \core3|reg_STB|dataout[7] , core3|reg_STB|dataout[7], multicore1, 1
instance = comp, \core3|reg_STB|dataout[8]~33 , core3|reg_STB|dataout[8]~33, multicore1, 1
instance = comp, \core3|reg_STB|dataout[8] , core3|reg_STB|dataout[8], multicore1, 1
instance = comp, \core3|reg_STB|dataout[9]~35 , core3|reg_STB|dataout[9]~35, multicore1, 1
instance = comp, \core3|reg_STB|dataout[9] , core3|reg_STB|dataout[9], multicore1, 1
instance = comp, \core3|SUM|dataout~0 , core3|SUM|dataout~0, multicore1, 1
instance = comp, \core3|SUM|dataout~1 , core3|SUM|dataout~1, multicore1, 1
instance = comp, \core3|SUM|dataout~2 , core3|SUM|dataout~2, multicore1, 1
instance = comp, \core3|SUM|dataout~3 , core3|SUM|dataout~3, multicore1, 1
instance = comp, \core3|SUM|dataout[9] , core3|SUM|dataout[9], multicore1, 1
instance = comp, \core3|mux1|dataout~14 , core3|mux1|dataout~14, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[9]~111 , core3|A_bus|BUS_OUT[9]~111, multicore1, 1
instance = comp, \core3|reg_A|dataout[9] , core3|reg_A|dataout[9], multicore1, 1
instance = comp, \core3|wrt|wtr_R~8 , core3|wrt|wtr_R~8, multicore1, 1
instance = comp, \core3|reg_R|dataout[9] , core3|reg_R|dataout[9], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[9]~112 , core3|A_bus|BUS_OUT[9]~112, multicore1, 1
instance = comp, \core3|mux1|dataout~11 , core3|mux1|dataout~11, multicore1, 1
instance = comp, \core3|wrt|decoder_out~55 , core3|wrt|decoder_out~55, multicore1, 1
instance = comp, \core3|reg_P|dataout[9] , core3|reg_P|dataout[9], multicore1, 1
instance = comp, \core3|wrt|decoder_out~56 , core3|wrt|decoder_out~56, multicore1, 1
instance = comp, \core3|reg_M|dataout[9] , core3|reg_M|dataout[9], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[9]~109 , core3|A_bus|BUS_OUT[9]~109, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[9]~113 , core3|A_bus|BUS_OUT[9]~113, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[9]~120 , core3|A_bus|BUS_OUT[9]~120, multicore1, 1
instance = comp, \core3|reg_AC|dataout~11 , core3|reg_AC|dataout~11, multicore1, 1
instance = comp, \core3|reg_CURR|Add0~20 , core3|reg_CURR|Add0~20, multicore1, 1
instance = comp, \core3|reg_CURR|dataout~13 , core3|reg_CURR|dataout~13, multicore1, 1
instance = comp, \core3|reg_CURR|dataout[10] , core3|reg_CURR|dataout[10], multicore1, 1
instance = comp, \core3|reg_COL|Add0~20 , core3|reg_COL|Add0~20, multicore1, 1
instance = comp, \core3|reg_COL|dataout~13 , core3|reg_COL|dataout~13, multicore1, 1
instance = comp, \core3|reg_COL|dataout[10] , core3|reg_COL|dataout[10], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[10]~122 , core3|A_bus|BUS_OUT[10]~122, multicore1, 1
instance = comp, \core3|reg_STB|dataout[10]~37 , core3|reg_STB|dataout[10]~37, multicore1, 1
instance = comp, \core3|reg_STB|dataout[10] , core3|reg_STB|dataout[10], multicore1, 1
instance = comp, \core3|SUM|dataout[10] , core3|SUM|dataout[10], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[10]~123 , core3|A_bus|BUS_OUT[10]~123, multicore1, 1
instance = comp, \core3|reg_R|dataout[10] , core3|reg_R|dataout[10], multicore1, 1
instance = comp, \core3|reg_A|dataout[10] , core3|reg_A|dataout[10], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[10]~124 , core3|A_bus|BUS_OUT[10]~124, multicore1, 1
instance = comp, \core3|reg_P|dataout[10] , core3|reg_P|dataout[10], multicore1, 1
instance = comp, \core3|reg_M|dataout[10] , core3|reg_M|dataout[10], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[10]~121 , core3|A_bus|BUS_OUT[10]~121, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[10]~125 , core3|A_bus|BUS_OUT[10]~125, multicore1, 1
instance = comp, \core3|reg_B|dataout[10] , core3|reg_B|dataout[10], multicore1, 1
instance = comp, \core3|reg_N|dataout[10] , core3|reg_N|dataout[10], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[10]~131 , core3|A_bus|BUS_OUT[10]~131, multicore1, 1
instance = comp, \core3|reg_STC|dataout[10]~37 , core3|reg_STC|dataout[10]~37, multicore1, 1
instance = comp, \core3|reg_STC|dataout[10] , core3|reg_STC|dataout[10], multicore1, 1
instance = comp, \core3|reg_STA|dataout[10]~37 , core3|reg_STA|dataout[10]~37, multicore1, 1
instance = comp, \core3|reg_STA|dataout[10] , core3|reg_STA|dataout[10], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[10]~130 , core3|A_bus|BUS_OUT[10]~130, multicore1, 1
instance = comp, \core3|reg_R1|dataout[10]~37 , core3|reg_R1|dataout[10]~37, multicore1, 1
instance = comp, \core3|reg_R1|dataout[10] , core3|reg_R1|dataout[10], multicore1, 1
instance = comp, \core3|reg_AC|dataout[10]~_Duplicate_1 , core3|reg_AC|dataout[10]~_Duplicate_1, multicore1, 1
instance = comp, \MEMCU|DR3|dataout[10] , MEMCU|DR3|dataout[10], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[10]~126 , core3|A_bus|BUS_OUT[10]~126, multicore1, 1
instance = comp, \core3|reg_DR|dataout[10] , core3|reg_DR|dataout[10], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[10]~127 , core3|A_bus|BUS_OUT[10]~127, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[10]~128 , core3|A_bus|BUS_OUT[10]~128, multicore1, 1
instance = comp, \core3|reg_ROW|Add0~20 , core3|reg_ROW|Add0~20, multicore1, 1
instance = comp, \core3|reg_ROW|dataout~13 , core3|reg_ROW|dataout~13, multicore1, 1
instance = comp, \core3|reg_ROW|dataout[10] , core3|reg_ROW|dataout[10], multicore1, 1
instance = comp, \core3|mux1|dataout[10]~34 , core3|mux1|dataout[10]~34, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[10]~129 , core3|A_bus|BUS_OUT[10]~129, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[10]~132 , core3|A_bus|BUS_OUT[10]~132, multicore1, 1
instance = comp, \core3|ALU|alu_out~30 , core3|ALU|alu_out~30, multicore1, 1
instance = comp, \core3|reg_M|dataout[11] , core3|reg_M|dataout[11], multicore1, 1
instance = comp, \core3|reg_P|dataout[11] , core3|reg_P|dataout[11], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[11]~133 , core3|A_bus|BUS_OUT[11]~133, multicore1, 1
instance = comp, \core3|reg_A|dataout[11] , core3|reg_A|dataout[11], multicore1, 1
instance = comp, \core3|reg_R|dataout[11] , core3|reg_R|dataout[11], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[11]~136 , core3|A_bus|BUS_OUT[11]~136, multicore1, 1
instance = comp, \core3|reg_STB|dataout[11]~39 , core3|reg_STB|dataout[11]~39, multicore1, 1
instance = comp, \core3|reg_STB|dataout[11] , core3|reg_STB|dataout[11], multicore1, 1
instance = comp, \core3|SUM|dataout[11] , core3|SUM|dataout[11], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[11]~135 , core3|A_bus|BUS_OUT[11]~135, multicore1, 1
instance = comp, \core3|reg_CURR|Add0~22 , core3|reg_CURR|Add0~22, multicore1, 1
instance = comp, \core3|reg_CURR|dataout~14 , core3|reg_CURR|dataout~14, multicore1, 1
instance = comp, \core3|reg_CURR|dataout[11] , core3|reg_CURR|dataout[11], multicore1, 1
instance = comp, \core3|reg_COL|Add0~22 , core3|reg_COL|Add0~22, multicore1, 1
instance = comp, \core3|reg_COL|dataout~14 , core3|reg_COL|dataout~14, multicore1, 1
instance = comp, \core3|reg_COL|dataout[11] , core3|reg_COL|dataout[11], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[11]~134 , core3|A_bus|BUS_OUT[11]~134, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[11]~137 , core3|A_bus|BUS_OUT[11]~137, multicore1, 1
instance = comp, \core3|reg_STC|dataout[11]~39 , core3|reg_STC|dataout[11]~39, multicore1, 1
instance = comp, \core3|reg_STC|dataout[11] , core3|reg_STC|dataout[11], multicore1, 1
instance = comp, \core3|reg_STA|dataout[11]~39 , core3|reg_STA|dataout[11]~39, multicore1, 1
instance = comp, \core3|reg_STA|dataout[11] , core3|reg_STA|dataout[11], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[11]~142 , core3|A_bus|BUS_OUT[11]~142, multicore1, 1
instance = comp, \core3|reg_ROW|Add0~22 , core3|reg_ROW|Add0~22, multicore1, 1
instance = comp, \core3|reg_ROW|dataout~14 , core3|reg_ROW|dataout~14, multicore1, 1
instance = comp, \core3|reg_ROW|dataout[11] , core3|reg_ROW|dataout[11], multicore1, 1
instance = comp, \core3|mux1|dataout[11]~35 , core3|mux1|dataout[11]~35, multicore1, 1
instance = comp, \core3|reg_AC|dataout[11]~_Duplicate_1 , core3|reg_AC|dataout[11]~_Duplicate_1, multicore1, 1
instance = comp, \MEMCU|DR3|dataout[11] , MEMCU|DR3|dataout[11], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[11]~138 , core3|A_bus|BUS_OUT[11]~138, multicore1, 1
instance = comp, \core3|reg_DR|dataout[11] , core3|reg_DR|dataout[11], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[11]~139 , core3|A_bus|BUS_OUT[11]~139, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[11]~140 , core3|A_bus|BUS_OUT[11]~140, multicore1, 1
instance = comp, \core3|reg_R1|dataout[11]~39 , core3|reg_R1|dataout[11]~39, multicore1, 1
instance = comp, \core3|reg_R1|dataout[11] , core3|reg_R1|dataout[11], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[11]~141 , core3|A_bus|BUS_OUT[11]~141, multicore1, 1
instance = comp, \core3|reg_N|dataout[11] , core3|reg_N|dataout[11], multicore1, 1
instance = comp, \core3|reg_B|dataout[11] , core3|reg_B|dataout[11], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[11]~143 , core3|A_bus|BUS_OUT[11]~143, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[11]~144 , core3|A_bus|BUS_OUT[11]~144, multicore1, 1
instance = comp, \core3|reg_CURR|Add0~24 , core3|reg_CURR|Add0~24, multicore1, 1
instance = comp, \core3|reg_CURR|dataout~15 , core3|reg_CURR|dataout~15, multicore1, 1
instance = comp, \core3|reg_CURR|dataout[12] , core3|reg_CURR|dataout[12], multicore1, 1
instance = comp, \core3|reg_COL|Add0~24 , core3|reg_COL|Add0~24, multicore1, 1
instance = comp, \core3|reg_COL|dataout~15 , core3|reg_COL|dataout~15, multicore1, 1
instance = comp, \core3|reg_COL|dataout[12] , core3|reg_COL|dataout[12], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[12]~146 , core3|A_bus|BUS_OUT[12]~146, multicore1, 1
instance = comp, \core3|reg_STB|dataout[12]~41 , core3|reg_STB|dataout[12]~41, multicore1, 1
instance = comp, \core3|reg_STB|dataout[12] , core3|reg_STB|dataout[12], multicore1, 1
instance = comp, \core3|SUM|dataout[12] , core3|SUM|dataout[12], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[12]~147 , core3|A_bus|BUS_OUT[12]~147, multicore1, 1
instance = comp, \core3|reg_M|dataout[12] , core3|reg_M|dataout[12], multicore1, 1
instance = comp, \core3|reg_P|dataout[12] , core3|reg_P|dataout[12], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[12]~145 , core3|A_bus|BUS_OUT[12]~145, multicore1, 1
instance = comp, \core3|reg_A|dataout[12] , core3|reg_A|dataout[12], multicore1, 1
instance = comp, \core3|reg_R|dataout[12] , core3|reg_R|dataout[12], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[12]~148 , core3|A_bus|BUS_OUT[12]~148, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[12]~149 , core3|A_bus|BUS_OUT[12]~149, multicore1, 1
instance = comp, \core3|reg_B|dataout[12] , core3|reg_B|dataout[12], multicore1, 1
instance = comp, \core3|reg_N|dataout[12] , core3|reg_N|dataout[12], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[12]~155 , core3|A_bus|BUS_OUT[12]~155, multicore1, 1
instance = comp, \core3|reg_ROW|Add0~24 , core3|reg_ROW|Add0~24, multicore1, 1
instance = comp, \core3|reg_ROW|dataout~15 , core3|reg_ROW|dataout~15, multicore1, 1
instance = comp, \core3|reg_ROW|dataout[12] , core3|reg_ROW|dataout[12], multicore1, 1
instance = comp, \core3|mux1|dataout[12]~36 , core3|mux1|dataout[12]~36, multicore1, 1
instance = comp, \core3|reg_R1|dataout[12]~41 , core3|reg_R1|dataout[12]~41, multicore1, 1
instance = comp, \core3|reg_R1|dataout[12] , core3|reg_R1|dataout[12], multicore1, 1
instance = comp, \core3|reg_DR|dataout[12] , core3|reg_DR|dataout[12], multicore1, 1
instance = comp, \MEMCU|data_in[9]~19 , MEMCU|data_in[9]~19, multicore1, 1
instance = comp, \core1|reg_DR|dataout[9] , core1|reg_DR|dataout[9], multicore1, 1
instance = comp, \core2|reg_DR|dataout[9] , core2|reg_DR|dataout[9], multicore1, 1
instance = comp, \MEMCU|data_in[9]~18 , MEMCU|data_in[9]~18, multicore1, 1
instance = comp, \MEMCU|data_in[9] , MEMCU|data_in[9], multicore1, 1
instance = comp, \MEMCU|data_in[10]~21 , MEMCU|data_in[10]~21, multicore1, 1
instance = comp, \core1|reg_DR|dataout[10] , core1|reg_DR|dataout[10], multicore1, 1
instance = comp, \core2|reg_R|dataout[10] , core2|reg_R|dataout[10], multicore1, 1
instance = comp, \core2|reg_A|dataout[10] , core2|reg_A|dataout[10], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[10]~124 , core2|A_bus|BUS_OUT[10]~124, multicore1, 1
instance = comp, \core2|reg_P|dataout[10] , core2|reg_P|dataout[10], multicore1, 1
instance = comp, \core2|reg_STC|dataout[10]~37 , core2|reg_STC|dataout[10]~37, multicore1, 1
instance = comp, \core2|reg_STC|dataout[10] , core2|reg_STC|dataout[10], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[10]~123 , core2|A_bus|BUS_OUT[10]~123, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[10]~125 , core2|A_bus|BUS_OUT[10]~125, multicore1, 1
instance = comp, \core2|reg_STA|dataout[9]~35 , core2|reg_STA|dataout[9]~35, multicore1, 1
instance = comp, \core2|reg_STA|dataout[9] , core2|reg_STA|dataout[9], multicore1, 1
instance = comp, \core2|reg_STA|dataout[10]~37 , core2|reg_STA|dataout[10]~37, multicore1, 1
instance = comp, \core2|reg_STA|dataout[10] , core2|reg_STA|dataout[10], multicore1, 1
instance = comp, \core2|SUM|dataout[10] , core2|SUM|dataout[10], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[10]~121 , core2|A_bus|BUS_OUT[10]~121, multicore1, 1
instance = comp, \core2|reg_CURR|Add0~20 , core2|reg_CURR|Add0~20, multicore1, 1
instance = comp, \core2|reg_CURR|dataout~13 , core2|reg_CURR|dataout~13, multicore1, 1
instance = comp, \core2|reg_CURR|dataout[10] , core2|reg_CURR|dataout[10], multicore1, 1
instance = comp, \core2|reg_ROW|Add0~20 , core2|reg_ROW|Add0~20, multicore1, 1
instance = comp, \core2|reg_ROW|dataout~13 , core2|reg_ROW|dataout~13, multicore1, 1
instance = comp, \core2|reg_ROW|dataout[10] , core2|reg_ROW|dataout[10], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[10]~115 , core2|A_bus|BUS_OUT[10]~115, multicore1, 1
instance = comp, \core2|reg_B|dataout[10] , core2|reg_B|dataout[10], multicore1, 1
instance = comp, \core2|reg_N|dataout[10] , core2|reg_N|dataout[10], multicore1, 1
instance = comp, \core2|reg_M|dataout[10]~feeder , core2|reg_M|dataout[10]~feeder, multicore1, 1
instance = comp, \core2|reg_M|dataout[10] , core2|reg_M|dataout[10], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[10]~116 , core2|A_bus|BUS_OUT[10]~116, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[10]~117 , core2|A_bus|BUS_OUT[10]~117, multicore1, 1
instance = comp, \core2|reg_R1|dataout[9]~35 , core2|reg_R1|dataout[9]~35, multicore1, 1
instance = comp, \core2|reg_R1|dataout[9] , core2|reg_R1|dataout[9], multicore1, 1
instance = comp, \core2|reg_R1|dataout[10]~37 , core2|reg_R1|dataout[10]~37, multicore1, 1
instance = comp, \core2|reg_R1|dataout[10] , core2|reg_R1|dataout[10], multicore1, 1
instance = comp, \core2|reg_COL|Add0~18 , core2|reg_COL|Add0~18, multicore1, 1
instance = comp, \core2|reg_COL|dataout~12 , core2|reg_COL|dataout~12, multicore1, 1
instance = comp, \core2|reg_COL|dataout[9] , core2|reg_COL|dataout[9], multicore1, 1
instance = comp, \core2|reg_COL|Add0~20 , core2|reg_COL|Add0~20, multicore1, 1
instance = comp, \core2|reg_COL|dataout~13 , core2|reg_COL|dataout~13, multicore1, 1
instance = comp, \core2|reg_COL|dataout[10] , core2|reg_COL|dataout[10], multicore1, 1
instance = comp, \core2|mux1|dataout[10]~71 , core2|mux1|dataout[10]~71, multicore1, 1
instance = comp, \MEMCU|DR2|dataout[10] , MEMCU|DR2|dataout[10], multicore1, 1
instance = comp, \core2|reg_AC|dataout[10]~_Duplicate_1 , core2|reg_AC|dataout[10]~_Duplicate_1, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[10]~118 , core2|A_bus|BUS_OUT[10]~118, multicore1, 1
instance = comp, \core2|readDmem|dataout[10]~9 , core2|readDmem|dataout[10]~9, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[10]~119 , core2|A_bus|BUS_OUT[10]~119, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[10]~120 , core2|A_bus|BUS_OUT[10]~120, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[10]~122 , core2|A_bus|BUS_OUT[10]~122, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[10]~126 , core2|A_bus|BUS_OUT[10]~126, multicore1, 1
instance = comp, \core2|reg_DR|dataout[10] , core2|reg_DR|dataout[10], multicore1, 1
instance = comp, \MEMCU|data_in[10]~20 , MEMCU|data_in[10]~20, multicore1, 1
instance = comp, \MEMCU|data_in[10] , MEMCU|data_in[10], multicore1, 1
instance = comp, \core2|reg_DR|dataout[11] , core2|reg_DR|dataout[11], multicore1, 1
instance = comp, \core1|reg_B|dataout[11] , core1|reg_B|dataout[11], multicore1, 1
instance = comp, \core1|reg_STA|dataout[11]~39 , core1|reg_STA|dataout[11]~39, multicore1, 1
instance = comp, \core1|reg_STA|dataout[11] , core1|reg_STA|dataout[11], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[11]~141 , core1|A_bus|BUS_OUT[11]~141, multicore1, 1
instance = comp, \core1|reg_N|dataout[11] , core1|reg_N|dataout[11], multicore1, 1
instance = comp, \core1|reg_ROW|Add0~22 , core1|reg_ROW|Add0~22, multicore1, 1
instance = comp, \core1|reg_ROW|dataout~14 , core1|reg_ROW|dataout~14, multicore1, 1
instance = comp, \core1|reg_ROW|dataout[11] , core1|reg_ROW|dataout[11], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[11]~142 , core1|A_bus|BUS_OUT[11]~142, multicore1, 1
instance = comp, \core1|reg_COL|Add0~22 , core1|reg_COL|Add0~22, multicore1, 1
instance = comp, \core1|reg_COL|dataout~14 , core1|reg_COL|dataout~14, multicore1, 1
instance = comp, \core1|reg_COL|dataout[11] , core1|reg_COL|dataout[11], multicore1, 1
instance = comp, \core1|reg_CURR|Add0~22 , core1|reg_CURR|Add0~22, multicore1, 1
instance = comp, \core1|reg_CURR|dataout~14 , core1|reg_CURR|dataout~14, multicore1, 1
instance = comp, \core1|reg_CURR|dataout[11] , core1|reg_CURR|dataout[11], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[11]~140 , core1|A_bus|BUS_OUT[11]~140, multicore1, 1
instance = comp, \core1|reg_STC|dataout[11]~39 , core1|reg_STC|dataout[11]~39, multicore1, 1
instance = comp, \core1|reg_STC|dataout[11] , core1|reg_STC|dataout[11], multicore1, 1
instance = comp, \core1|mux1|dataout~7 , core1|mux1|dataout~7, multicore1, 1
instance = comp, \core1|mux1|dataout~8 , core1|mux1|dataout~8, multicore1, 1
instance = comp, \core1|mux1|dataout[11]~21 , core1|mux1|dataout[11]~21, multicore1, 1
instance = comp, \CU|WideOr5~0 , CU|WideOr5~0, multicore1, 1
instance = comp, \MEMCU|DR1|dataout[11] , MEMCU|DR1|dataout[11], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[11]~143 , core1|A_bus|BUS_OUT[11]~143, multicore1, 1
instance = comp, \core1|ALU|alu_out~31 , core1|ALU|alu_out~31, multicore1, 1
instance = comp, \core1|reg_AC|dataout[12]~_Duplicate_1 , core1|reg_AC|dataout[12]~_Duplicate_1, multicore1, 1
instance = comp, \core1|ALU|alu_out~32 , core1|ALU|alu_out~32, multicore1, 1
instance = comp, \core1|reg_B|dataout[13] , core1|reg_B|dataout[13], multicore1, 1
instance = comp, \core1|reg_STA|dataout[12]~41 , core1|reg_STA|dataout[12]~41, multicore1, 1
instance = comp, \core1|reg_STA|dataout[12] , core1|reg_STA|dataout[12], multicore1, 1
instance = comp, \core1|reg_STA|dataout[13]~43 , core1|reg_STA|dataout[13]~43, multicore1, 1
instance = comp, \core1|reg_STA|dataout[13] , core1|reg_STA|dataout[13], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[13]~162 , core1|A_bus|BUS_OUT[13]~162, multicore1, 1
instance = comp, \core1|reg_R|dataout[13] , core1|reg_R|dataout[13], multicore1, 1
instance = comp, \core1|reg_A|dataout[13] , core1|reg_A|dataout[13], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[13]~163 , core1|A_bus|BUS_OUT[13]~163, multicore1, 1
instance = comp, \core1|reg_P|dataout[13] , core1|reg_P|dataout[13], multicore1, 1
instance = comp, \core1|reg_M|dataout[13] , core1|reg_M|dataout[13], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[13]~171 , core1|A_bus|BUS_OUT[13]~171, multicore1, 1
instance = comp, \core1|SUM|dataout[13] , core1|SUM|dataout[13], multicore1, 1
instance = comp, \core1|reg_STB|dataout[11]~39 , core1|reg_STB|dataout[11]~39, multicore1, 1
instance = comp, \core1|reg_STB|dataout[11] , core1|reg_STB|dataout[11], multicore1, 1
instance = comp, \core1|reg_STB|dataout[12]~41 , core1|reg_STB|dataout[12]~41, multicore1, 1
instance = comp, \core1|reg_STB|dataout[12] , core1|reg_STB|dataout[12], multicore1, 1
instance = comp, \core1|reg_STB|dataout[13]~43 , core1|reg_STB|dataout[13]~43, multicore1, 1
instance = comp, \core1|reg_STB|dataout[13] , core1|reg_STB|dataout[13], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[13]~170 , core1|A_bus|BUS_OUT[13]~170, multicore1, 1
instance = comp, \core1|reg_ROW|Add0~24 , core1|reg_ROW|Add0~24, multicore1, 1
instance = comp, \core1|reg_ROW|dataout~15 , core1|reg_ROW|dataout~15, multicore1, 1
instance = comp, \core1|reg_ROW|dataout[12] , core1|reg_ROW|dataout[12], multicore1, 1
instance = comp, \core1|reg_ROW|Add0~26 , core1|reg_ROW|Add0~26, multicore1, 1
instance = comp, \core1|reg_ROW|dataout~16 , core1|reg_ROW|dataout~16, multicore1, 1
instance = comp, \core1|reg_ROW|dataout[13] , core1|reg_ROW|dataout[13], multicore1, 1
instance = comp, \core1|reg_N|dataout[13] , core1|reg_N|dataout[13], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[13]~169 , core1|A_bus|BUS_OUT[13]~169, multicore1, 1
instance = comp, \core1|reg_COL|Add0~24 , core1|reg_COL|Add0~24, multicore1, 1
instance = comp, \core1|reg_COL|dataout~15 , core1|reg_COL|dataout~15, multicore1, 1
instance = comp, \core1|reg_COL|dataout[12] , core1|reg_COL|dataout[12], multicore1, 1
instance = comp, \core1|reg_COL|Add0~26 , core1|reg_COL|Add0~26, multicore1, 1
instance = comp, \core1|reg_COL|dataout~16 , core1|reg_COL|dataout~16, multicore1, 1
instance = comp, \core1|reg_COL|dataout[13] , core1|reg_COL|dataout[13], multicore1, 1
instance = comp, \core1|reg_CURR|Add0~24 , core1|reg_CURR|Add0~24, multicore1, 1
instance = comp, \core1|reg_CURR|dataout~15 , core1|reg_CURR|dataout~15, multicore1, 1
instance = comp, \core1|reg_CURR|dataout[12] , core1|reg_CURR|dataout[12], multicore1, 1
instance = comp, \core1|reg_CURR|Add0~26 , core1|reg_CURR|Add0~26, multicore1, 1
instance = comp, \core1|reg_CURR|dataout~16 , core1|reg_CURR|dataout~16, multicore1, 1
instance = comp, \core1|reg_CURR|dataout[13] , core1|reg_CURR|dataout[13], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[13]~172 , core1|A_bus|BUS_OUT[13]~172, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[13]~173 , core1|A_bus|BUS_OUT[13]~173, multicore1, 1
instance = comp, \core1|reg_DR|dataout[13] , core1|reg_DR|dataout[13], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[13]~164 , core1|A_bus|BUS_OUT[13]~164, multicore1, 1
instance = comp, \core1|reg_STC|dataout[12]~41 , core1|reg_STC|dataout[12]~41, multicore1, 1
instance = comp, \core1|reg_STC|dataout[12] , core1|reg_STC|dataout[12], multicore1, 1
instance = comp, \core1|reg_STC|dataout[13]~43 , core1|reg_STC|dataout[13]~43, multicore1, 1
instance = comp, \core1|reg_STC|dataout[13] , core1|reg_STC|dataout[13], multicore1, 1
instance = comp, \core4|reg_R1|dataout[12]~41 , core4|reg_R1|dataout[12]~41, multicore1, 1
instance = comp, \core4|reg_R1|dataout[12] , core4|reg_R1|dataout[12], multicore1, 1
instance = comp, \core4|reg_ROW|Add0~24 , core4|reg_ROW|Add0~24, multicore1, 1
instance = comp, \core4|reg_ROW|dataout~15 , core4|reg_ROW|dataout~15, multicore1, 1
instance = comp, \core4|reg_ROW|dataout[12] , core4|reg_ROW|dataout[12], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[12]~154 , core4|A_bus|BUS_OUT[12]~154, multicore1, 1
instance = comp, \core4|SUM|dataout[12] , core4|SUM|dataout[12], multicore1, 1
instance = comp, \core4|reg_B|dataout[12] , core4|reg_B|dataout[12], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[12]~156 , core4|A_bus|BUS_OUT[12]~156, multicore1, 1
instance = comp, \core4|reg_STC|dataout[12]~41 , core4|reg_STC|dataout[12]~41, multicore1, 1
instance = comp, \core4|reg_STC|dataout[12] , core4|reg_STC|dataout[12], multicore1, 1
instance = comp, \core4|reg_STB|dataout[12]~41 , core4|reg_STB|dataout[12]~41, multicore1, 1
instance = comp, \core4|reg_STB|dataout[12] , core4|reg_STB|dataout[12], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[12]~148 , core4|A_bus|BUS_OUT[12]~148, multicore1, 1
instance = comp, \core4|reg_COL|Add0~22 , core4|reg_COL|Add0~22, multicore1, 1
instance = comp, \core4|reg_COL|dataout~14 , core4|reg_COL|dataout~14, multicore1, 1
instance = comp, \core4|reg_COL|dataout[11] , core4|reg_COL|dataout[11], multicore1, 1
instance = comp, \core4|reg_COL|Add0~24 , core4|reg_COL|Add0~24, multicore1, 1
instance = comp, \core4|reg_COL|dataout~15 , core4|reg_COL|dataout~15, multicore1, 1
instance = comp, \core4|reg_COL|dataout[12] , core4|reg_COL|dataout[12], multicore1, 1
instance = comp, \core4|reg_CURR|Add0~22 , core4|reg_CURR|Add0~22, multicore1, 1
instance = comp, \core4|reg_CURR|dataout~14 , core4|reg_CURR|dataout~14, multicore1, 1
instance = comp, \core4|reg_CURR|dataout[11] , core4|reg_CURR|dataout[11], multicore1, 1
instance = comp, \core4|reg_CURR|Add0~24 , core4|reg_CURR|Add0~24, multicore1, 1
instance = comp, \core4|reg_CURR|dataout~15 , core4|reg_CURR|dataout~15, multicore1, 1
instance = comp, \core4|reg_CURR|dataout[12] , core4|reg_CURR|dataout[12], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[12]~147 , core4|A_bus|BUS_OUT[12]~147, multicore1, 1
instance = comp, \core4|SUM|dataout[15] , core4|SUM|dataout[15], multicore1, 1
instance = comp, \core4|reg_B|dataout[15] , core4|reg_B|dataout[15], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[15]~192 , core4|A_bus|BUS_OUT[15]~192, multicore1, 1
instance = comp, \core4|reg_ROW|Add0~26 , core4|reg_ROW|Add0~26, multicore1, 1
instance = comp, \core4|reg_R1|dataout[13]~43 , core4|reg_R1|dataout[13]~43, multicore1, 1
instance = comp, \core4|reg_R1|dataout[13] , core4|reg_R1|dataout[13], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[13]~166 , core4|A_bus|BUS_OUT[13]~166, multicore1, 1
instance = comp, \core4|reg_STC|dataout[13]~43 , core4|reg_STC|dataout[13]~43, multicore1, 1
instance = comp, \core4|reg_STC|dataout[13] , core4|reg_STC|dataout[13], multicore1, 1
instance = comp, \core4|reg_STB|dataout[13]~43 , core4|reg_STB|dataout[13]~43, multicore1, 1
instance = comp, \core4|reg_STB|dataout[13] , core4|reg_STB|dataout[13], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[13]~160 , core4|A_bus|BUS_OUT[13]~160, multicore1, 1
instance = comp, \core4|reg_M|dataout[13] , core4|reg_M|dataout[13], multicore1, 1
instance = comp, \core4|reg_P|dataout[13] , core4|reg_P|dataout[13], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[13]~158 , core4|A_bus|BUS_OUT[13]~158, multicore1, 1
instance = comp, \core4|reg_COL|Add0~26 , core4|reg_COL|Add0~26, multicore1, 1
instance = comp, \core4|reg_COL|dataout~16 , core4|reg_COL|dataout~16, multicore1, 1
instance = comp, \core4|reg_COL|dataout[13] , core4|reg_COL|dataout[13], multicore1, 1
instance = comp, \core4|reg_CURR|Add0~26 , core4|reg_CURR|Add0~26, multicore1, 1
instance = comp, \core4|reg_CURR|dataout~16 , core4|reg_CURR|dataout~16, multicore1, 1
instance = comp, \core4|reg_CURR|dataout[13] , core4|reg_CURR|dataout[13], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[13]~159 , core4|A_bus|BUS_OUT[13]~159, multicore1, 1
instance = comp, \core4|reg_N|dataout[13] , core4|reg_N|dataout[13], multicore1, 1
instance = comp, \core4|mux1|dataout[13]~58 , core4|mux1|dataout[13]~58, multicore1, 1
instance = comp, \core4|reg_DR|dataout[13] , core4|reg_DR|dataout[13], multicore1, 1
instance = comp, \core4|reg_AC|dataout[13]~_Duplicate_1 , core4|reg_AC|dataout[13]~_Duplicate_1, multicore1, 1
instance = comp, \MEMCU|DR4|dataout[13] , MEMCU|DR4|dataout[13], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[13]~161 , core4|A_bus|BUS_OUT[13]~161, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[13]~162 , core4|A_bus|BUS_OUT[13]~162, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[13]~163 , core4|A_bus|BUS_OUT[13]~163, multicore1, 1
instance = comp, \core4|reg_R|dataout[13] , core4|reg_R|dataout[13], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[13]~164 , core4|A_bus|BUS_OUT[13]~164, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[13]~165 , core4|A_bus|BUS_OUT[13]~165, multicore1, 1
instance = comp, \core4|SUM|dataout[13] , core4|SUM|dataout[13], multicore1, 1
instance = comp, \core4|reg_B|dataout[13] , core4|reg_B|dataout[13], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[13]~168 , core4|A_bus|BUS_OUT[13]~168, multicore1, 1
instance = comp, \core4|reg_A|dataout[13] , core4|reg_A|dataout[13], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[13]~167 , core4|A_bus|BUS_OUT[13]~167, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[13]~169 , core4|A_bus|BUS_OUT[13]~169, multicore1, 1
instance = comp, \core4|reg_ROW|dataout~16 , core4|reg_ROW|dataout~16, multicore1, 1
instance = comp, \core4|reg_ROW|dataout[13] , core4|reg_ROW|dataout[13], multicore1, 1
instance = comp, \core4|reg_ROW|Add0~28 , core4|reg_ROW|Add0~28, multicore1, 1
instance = comp, \core4|reg_ROW|dataout~17 , core4|reg_ROW|dataout~17, multicore1, 1
instance = comp, \core4|reg_ROW|dataout[14] , core4|reg_ROW|dataout[14], multicore1, 1
instance = comp, \core4|reg_ROW|Add0~30 , core4|reg_ROW|Add0~30, multicore1, 1
instance = comp, \core4|reg_ROW|dataout~18 , core4|reg_ROW|dataout~18, multicore1, 1
instance = comp, \core4|reg_ROW|dataout[15] , core4|reg_ROW|dataout[15], multicore1, 1
instance = comp, \core4|reg_R1|dataout[14]~45 , core4|reg_R1|dataout[14]~45, multicore1, 1
instance = comp, \core4|reg_R1|dataout[14] , core4|reg_R1|dataout[14], multicore1, 1
instance = comp, \core4|reg_R1|dataout[15]~47 , core4|reg_R1|dataout[15]~47, multicore1, 1
instance = comp, \core4|reg_R1|dataout[15] , core4|reg_R1|dataout[15], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[15]~190 , core4|A_bus|BUS_OUT[15]~190, multicore1, 1
instance = comp, \core4|reg_STA|dataout[14]~45 , core4|reg_STA|dataout[14]~45, multicore1, 1
instance = comp, \core4|reg_STA|dataout[15]~47 , core4|reg_STA|dataout[15]~47, multicore1, 1
instance = comp, \core4|reg_STA|dataout[15] , core4|reg_STA|dataout[15], multicore1, 1
instance = comp, \core4|reg_A|dataout[15] , core4|reg_A|dataout[15], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[15]~191 , core4|A_bus|BUS_OUT[15]~191, multicore1, 1
instance = comp, \core4|reg_CURR|Add0~28 , core4|reg_CURR|Add0~28, multicore1, 1
instance = comp, \core4|reg_CURR|dataout~17 , core4|reg_CURR|dataout~17, multicore1, 1
instance = comp, \core4|reg_CURR|dataout[14] , core4|reg_CURR|dataout[14], multicore1, 1
instance = comp, \core4|reg_CURR|Add0~30 , core4|reg_CURR|Add0~30, multicore1, 1
instance = comp, \core4|reg_CURR|dataout~18 , core4|reg_CURR|dataout~18, multicore1, 1
instance = comp, \core4|reg_CURR|dataout[15] , core4|reg_CURR|dataout[15], multicore1, 1
instance = comp, \core4|reg_COL|Add0~28 , core4|reg_COL|Add0~28, multicore1, 1
instance = comp, \core4|reg_COL|dataout~17 , core4|reg_COL|dataout~17, multicore1, 1
instance = comp, \core4|reg_COL|dataout[14] , core4|reg_COL|dataout[14], multicore1, 1
instance = comp, \core4|reg_COL|Add0~30 , core4|reg_COL|Add0~30, multicore1, 1
instance = comp, \core4|reg_COL|dataout~18 , core4|reg_COL|dataout~18, multicore1, 1
instance = comp, \core4|reg_COL|dataout[15] , core4|reg_COL|dataout[15], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[15]~183 , core4|A_bus|BUS_OUT[15]~183, multicore1, 1
instance = comp, \core4|reg_M|dataout[15] , core4|reg_M|dataout[15], multicore1, 1
instance = comp, \core4|reg_P|dataout[15] , core4|reg_P|dataout[15], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[15]~182 , core4|A_bus|BUS_OUT[15]~182, multicore1, 1
instance = comp, \core4|reg_STC|dataout[14]~45 , core4|reg_STC|dataout[14]~45, multicore1, 1
instance = comp, \core4|reg_STC|dataout[14] , core4|reg_STC|dataout[14], multicore1, 1
instance = comp, \core4|reg_STC|dataout[15]~47 , core4|reg_STC|dataout[15]~47, multicore1, 1
instance = comp, \core4|reg_STC|dataout[15] , core4|reg_STC|dataout[15], multicore1, 1
instance = comp, \core4|reg_STB|dataout[14]~45 , core4|reg_STB|dataout[14]~45, multicore1, 1
instance = comp, \core4|reg_STB|dataout[14] , core4|reg_STB|dataout[14], multicore1, 1
instance = comp, \core4|reg_STB|dataout[15]~47 , core4|reg_STB|dataout[15]~47, multicore1, 1
instance = comp, \core4|reg_STB|dataout[15] , core4|reg_STB|dataout[15], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[15]~184 , core4|A_bus|BUS_OUT[15]~184, multicore1, 1
instance = comp, \core4|reg_N|dataout[15] , core4|reg_N|dataout[15], multicore1, 1
instance = comp, \core4|mux1|dataout[15]~60 , core4|mux1|dataout[15]~60, multicore1, 1
instance = comp, \core4|reg_R|dataout[15] , core4|reg_R|dataout[15], multicore1, 1
instance = comp, \core4|reg_DR|dataout[15] , core4|reg_DR|dataout[15], multicore1, 1
instance = comp, \core4|reg_AC|dataout[15]~_Duplicate_1 , core4|reg_AC|dataout[15]~_Duplicate_1, multicore1, 1
instance = comp, \core3|reg_N|dataout[13] , core3|reg_N|dataout[13], multicore1, 1
instance = comp, \core3|reg_B|dataout[13] , core3|reg_B|dataout[13], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[13]~167 , core3|A_bus|BUS_OUT[13]~167, multicore1, 1
instance = comp, \core3|reg_ROW|Add0~26 , core3|reg_ROW|Add0~26, multicore1, 1
instance = comp, \core3|reg_ROW|dataout~16 , core3|reg_ROW|dataout~16, multicore1, 1
instance = comp, \core3|reg_ROW|dataout[13] , core3|reg_ROW|dataout[13], multicore1, 1
instance = comp, \core3|mux1|dataout[13]~37 , core3|mux1|dataout[13]~37, multicore1, 1
instance = comp, \MEMCU|DR3|dataout[13] , MEMCU|DR3|dataout[13], multicore1, 1
instance = comp, \core3|ALU|alu_out~33 , core3|ALU|alu_out~33, multicore1, 1
instance = comp, \core3|reg_STA|dataout[12]~41 , core3|reg_STA|dataout[12]~41, multicore1, 1
instance = comp, \core3|reg_STA|dataout[12] , core3|reg_STA|dataout[12], multicore1, 1
instance = comp, \core3|reg_STA|dataout[13]~43 , core3|reg_STA|dataout[13]~43, multicore1, 1
instance = comp, \core3|reg_STA|dataout[13] , core3|reg_STA|dataout[13], multicore1, 1
instance = comp, \core3|reg_STA|dataout[14]~45 , core3|reg_STA|dataout[14]~45, multicore1, 1
instance = comp, \core3|reg_STA|dataout[14] , core3|reg_STA|dataout[14], multicore1, 1
instance = comp, \core3|reg_STC|dataout[12]~41 , core3|reg_STC|dataout[12]~41, multicore1, 1
instance = comp, \core3|reg_STC|dataout[12] , core3|reg_STC|dataout[12], multicore1, 1
instance = comp, \core3|reg_STC|dataout[13]~43 , core3|reg_STC|dataout[13]~43, multicore1, 1
instance = comp, \core3|reg_STC|dataout[13] , core3|reg_STC|dataout[13], multicore1, 1
instance = comp, \core3|reg_STC|dataout[14]~45 , core3|reg_STC|dataout[14]~45, multicore1, 1
instance = comp, \core3|reg_STC|dataout[14] , core3|reg_STC|dataout[14], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[14]~178 , core3|A_bus|BUS_OUT[14]~178, multicore1, 1
instance = comp, \core3|reg_COL|Add0~26 , core3|reg_COL|Add0~26, multicore1, 1
instance = comp, \core3|reg_COL|dataout~16 , core3|reg_COL|dataout~16, multicore1, 1
instance = comp, \core3|reg_COL|dataout[13] , core3|reg_COL|dataout[13], multicore1, 1
instance = comp, \core3|reg_COL|Add0~28 , core3|reg_COL|Add0~28, multicore1, 1
instance = comp, \core3|reg_COL|dataout~17 , core3|reg_COL|dataout~17, multicore1, 1
instance = comp, \core3|reg_COL|dataout[14] , core3|reg_COL|dataout[14], multicore1, 1
instance = comp, \core3|reg_CURR|Add0~26 , core3|reg_CURR|Add0~26, multicore1, 1
instance = comp, \core3|reg_CURR|dataout~16 , core3|reg_CURR|dataout~16, multicore1, 1
instance = comp, \core3|reg_CURR|dataout[13] , core3|reg_CURR|dataout[13], multicore1, 1
instance = comp, \core3|reg_CURR|Add0~28 , core3|reg_CURR|Add0~28, multicore1, 1
instance = comp, \core3|reg_CURR|dataout~17 , core3|reg_CURR|dataout~17, multicore1, 1
instance = comp, \core3|reg_CURR|dataout[14] , core3|reg_CURR|dataout[14], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[14]~170 , core3|A_bus|BUS_OUT[14]~170, multicore1, 1
instance = comp, \core3|reg_STB|dataout[13]~43 , core3|reg_STB|dataout[13]~43, multicore1, 1
instance = comp, \core3|reg_STB|dataout[13] , core3|reg_STB|dataout[13], multicore1, 1
instance = comp, \core3|reg_STB|dataout[14]~45 , core3|reg_STB|dataout[14]~45, multicore1, 1
instance = comp, \core3|reg_STB|dataout[14] , core3|reg_STB|dataout[14], multicore1, 1
instance = comp, \core3|SUM|dataout[14] , core3|SUM|dataout[14], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[14]~171 , core3|A_bus|BUS_OUT[14]~171, multicore1, 1
instance = comp, \core3|reg_M|dataout[14] , core3|reg_M|dataout[14], multicore1, 1
instance = comp, \core3|reg_P|dataout[14] , core3|reg_P|dataout[14], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[14]~169 , core3|A_bus|BUS_OUT[14]~169, multicore1, 1
instance = comp, \core3|reg_A|dataout[14] , core3|reg_A|dataout[14], multicore1, 1
instance = comp, \core3|reg_R|dataout[14] , core3|reg_R|dataout[14], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[14]~172 , core3|A_bus|BUS_OUT[14]~172, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[14]~173 , core3|A_bus|BUS_OUT[14]~173, multicore1, 1
instance = comp, \core3|reg_N|dataout[14] , core3|reg_N|dataout[14], multicore1, 1
instance = comp, \core3|reg_B|dataout[14] , core3|reg_B|dataout[14], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[14]~179 , core3|A_bus|BUS_OUT[14]~179, multicore1, 1
instance = comp, \core3|reg_ROW|Add0~28 , core3|reg_ROW|Add0~28, multicore1, 1
instance = comp, \core3|reg_ROW|dataout~17 , core3|reg_ROW|dataout~17, multicore1, 1
instance = comp, \core3|reg_ROW|dataout[14] , core3|reg_ROW|dataout[14], multicore1, 1
instance = comp, \core3|mux1|dataout[14]~38 , core3|mux1|dataout[14]~38, multicore1, 1
instance = comp, \core3|reg_R1|dataout[13]~43 , core3|reg_R1|dataout[13]~43, multicore1, 1
instance = comp, \core3|reg_R1|dataout[13] , core3|reg_R1|dataout[13], multicore1, 1
instance = comp, \core3|reg_R1|dataout[14]~45 , core3|reg_R1|dataout[14]~45, multicore1, 1
instance = comp, \core3|reg_R1|dataout[14] , core3|reg_R1|dataout[14], multicore1, 1
instance = comp, \core3|reg_DR|dataout[14] , core3|reg_DR|dataout[14], multicore1, 1
instance = comp, \core2|reg_A|dataout[14] , core2|reg_A|dataout[14], multicore1, 1
instance = comp, \core2|reg_R|dataout[14]~feeder , core2|reg_R|dataout[14]~feeder, multicore1, 1
instance = comp, \core2|reg_R|dataout[14] , core2|reg_R|dataout[14], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[14]~171 , core2|A_bus|BUS_OUT[14]~171, multicore1, 1
instance = comp, \core2|reg_P|dataout[14] , core2|reg_P|dataout[14], multicore1, 1
instance = comp, \core2|reg_STB|dataout[11]~39 , core2|reg_STB|dataout[11]~39, multicore1, 1
instance = comp, \core2|reg_STB|dataout[12]~41 , core2|reg_STB|dataout[12]~41, multicore1, 1
instance = comp, \core2|reg_N|dataout[12] , core2|reg_N|dataout[12], multicore1, 1
instance = comp, \core2|reg_M|dataout[12] , core2|reg_M|dataout[12], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[12]~140 , core2|A_bus|BUS_OUT[12]~140, multicore1, 1
instance = comp, \core2|reg_B|dataout[12] , core2|reg_B|dataout[12], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[12]~141 , core2|A_bus|BUS_OUT[12]~141, multicore1, 1
instance = comp, \core2|reg_ROW|Add0~22 , core2|reg_ROW|Add0~22, multicore1, 1
instance = comp, \core2|reg_ROW|dataout~14 , core2|reg_ROW|dataout~14, multicore1, 1
instance = comp, \core2|reg_ROW|dataout[11] , core2|reg_ROW|dataout[11], multicore1, 1
instance = comp, \core2|reg_ROW|Add0~24 , core2|reg_ROW|Add0~24, multicore1, 1
instance = comp, \core2|reg_ROW|dataout~15 , core2|reg_ROW|dataout~15, multicore1, 1
instance = comp, \core2|reg_ROW|dataout[12] , core2|reg_ROW|dataout[12], multicore1, 1
instance = comp, \core2|reg_CURR|Add0~22 , core2|reg_CURR|Add0~22, multicore1, 1
instance = comp, \core2|reg_CURR|dataout~14 , core2|reg_CURR|dataout~14, multicore1, 1
instance = comp, \core2|reg_CURR|dataout[11] , core2|reg_CURR|dataout[11], multicore1, 1
instance = comp, \core2|reg_CURR|Add0~24 , core2|reg_CURR|Add0~24, multicore1, 1
instance = comp, \core2|reg_CURR|dataout~15 , core2|reg_CURR|dataout~15, multicore1, 1
instance = comp, \core2|reg_CURR|dataout[12] , core2|reg_CURR|dataout[12], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[12]~139 , core2|A_bus|BUS_OUT[12]~139, multicore1, 1
instance = comp, \core2|reg_COL|Add0~22 , core2|reg_COL|Add0~22, multicore1, 1
instance = comp, \core2|reg_COL|dataout~14 , core2|reg_COL|dataout~14, multicore1, 1
instance = comp, \core2|reg_COL|dataout[11] , core2|reg_COL|dataout[11], multicore1, 1
instance = comp, \core2|reg_COL|Add0~24 , core2|reg_COL|Add0~24, multicore1, 1
instance = comp, \core2|reg_COL|dataout~15 , core2|reg_COL|dataout~15, multicore1, 1
instance = comp, \core2|reg_COL|dataout[12] , core2|reg_COL|dataout[12], multicore1, 1
instance = comp, \core2|mux1|dataout[12]~73 , core2|mux1|dataout[12]~73, multicore1, 1
instance = comp, \core2|readDmem|dataout[12]~11 , core2|readDmem|dataout[12]~11, multicore1, 1
instance = comp, \core2|reg_AC|dataout[14]~_Duplicate_1 , core2|reg_AC|dataout[14]~_Duplicate_1, multicore1, 1
instance = comp, \core2|reg_STA|dataout[11]~39 , core2|reg_STA|dataout[11]~39, multicore1, 1
instance = comp, \core2|reg_STA|dataout[11] , core2|reg_STA|dataout[11], multicore1, 1
instance = comp, \core2|reg_STA|dataout[12]~41 , core2|reg_STA|dataout[12]~41, multicore1, 1
instance = comp, \core2|reg_STA|dataout[12] , core2|reg_STA|dataout[12], multicore1, 1
instance = comp, \core2|reg_STA|dataout[13]~43 , core2|reg_STA|dataout[13]~43, multicore1, 1
instance = comp, \core2|reg_P|dataout[13] , core2|reg_P|dataout[13], multicore1, 1
instance = comp, \core2|mux1|dataout[13]~75 , core2|mux1|dataout[13]~75, multicore1, 1
instance = comp, \core2|reg_STC|dataout[11]~39 , core2|reg_STC|dataout[11]~39, multicore1, 1
instance = comp, \core2|reg_STC|dataout[11] , core2|reg_STC|dataout[11], multicore1, 1
instance = comp, \core2|reg_STC|dataout[12]~41 , core2|reg_STC|dataout[12]~41, multicore1, 1
instance = comp, \core2|reg_STC|dataout[12] , core2|reg_STC|dataout[12], multicore1, 1
instance = comp, \core2|reg_STC|dataout[13]~43 , core2|reg_STC|dataout[13]~43, multicore1, 1
instance = comp, \core2|reg_STC|dataout[13] , core2|reg_STC|dataout[13], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[13]~159 , core2|A_bus|BUS_OUT[13]~159, multicore1, 1
instance = comp, \core2|SUM|dataout[13] , core2|SUM|dataout[13], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[13]~157 , core2|A_bus|BUS_OUT[13]~157, multicore1, 1
instance = comp, \core2|reg_B|dataout[13] , core2|reg_B|dataout[13], multicore1, 1
instance = comp, \core2|reg_N|dataout[13] , core2|reg_N|dataout[13], multicore1, 1
instance = comp, \core2|reg_M|dataout[13] , core2|reg_M|dataout[13], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[13]~152 , core2|A_bus|BUS_OUT[13]~152, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[13]~153 , core2|A_bus|BUS_OUT[13]~153, multicore1, 1
instance = comp, \core2|reg_CURR|Add0~26 , core2|reg_CURR|Add0~26, multicore1, 1
instance = comp, \core2|reg_CURR|dataout~16 , core2|reg_CURR|dataout~16, multicore1, 1
instance = comp, \core2|reg_CURR|dataout[13] , core2|reg_CURR|dataout[13], multicore1, 1
instance = comp, \core2|reg_ROW|Add0~26 , core2|reg_ROW|Add0~26, multicore1, 1
instance = comp, \core2|reg_ROW|dataout~16 , core2|reg_ROW|dataout~16, multicore1, 1
instance = comp, \core2|reg_ROW|dataout[13] , core2|reg_ROW|dataout[13], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[13]~151 , core2|A_bus|BUS_OUT[13]~151, multicore1, 1
instance = comp, \MEMCU|DR2|dataout[13] , MEMCU|DR2|dataout[13], multicore1, 1
instance = comp, \core2|reg_AC|dataout[13]~_Duplicate_1 , core2|reg_AC|dataout[13]~_Duplicate_1, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[13]~154 , core2|A_bus|BUS_OUT[13]~154, multicore1, 1
instance = comp, \core2|reg_DR|dataout[13] , core2|reg_DR|dataout[13], multicore1, 1
instance = comp, \core2|readDmem|dataout[13]~12 , core2|readDmem|dataout[13]~12, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[13]~155 , core2|A_bus|BUS_OUT[13]~155, multicore1, 1
instance = comp, \core2|reg_R1|dataout[11]~39 , core2|reg_R1|dataout[11]~39, multicore1, 1
instance = comp, \core2|reg_R1|dataout[11] , core2|reg_R1|dataout[11], multicore1, 1
instance = comp, \core2|reg_R1|dataout[12]~41 , core2|reg_R1|dataout[12]~41, multicore1, 1
instance = comp, \core2|reg_R1|dataout[12] , core2|reg_R1|dataout[12], multicore1, 1
instance = comp, \core2|reg_R1|dataout[13]~43 , core2|reg_R1|dataout[13]~43, multicore1, 1
instance = comp, \core2|reg_R1|dataout[13] , core2|reg_R1|dataout[13], multicore1, 1
instance = comp, \core2|reg_COL|Add0~26 , core2|reg_COL|Add0~26, multicore1, 1
instance = comp, \core2|reg_COL|dataout~16 , core2|reg_COL|dataout~16, multicore1, 1
instance = comp, \core2|reg_COL|dataout[13] , core2|reg_COL|dataout[13], multicore1, 1
instance = comp, \core2|mux1|dataout[13]~74 , core2|mux1|dataout[13]~74, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[13]~156 , core2|A_bus|BUS_OUT[13]~156, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[13]~158 , core2|A_bus|BUS_OUT[13]~158, multicore1, 1
instance = comp, \core2|reg_A|dataout[13] , core2|reg_A|dataout[13], multicore1, 1
instance = comp, \core2|reg_R|dataout[13] , core2|reg_R|dataout[13], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[13]~160 , core2|A_bus|BUS_OUT[13]~160, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[13]~161 , core2|A_bus|BUS_OUT[13]~161, multicore1, 1
instance = comp, \core2|reg_STA|dataout[13] , core2|reg_STA|dataout[13], multicore1, 1
instance = comp, \core2|reg_STA|dataout[14]~45 , core2|reg_STA|dataout[14]~45, multicore1, 1
instance = comp, \core2|reg_STA|dataout[14] , core2|reg_STA|dataout[14], multicore1, 1
instance = comp, \core2|SUM|dataout[14] , core2|SUM|dataout[14], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[14]~168 , core2|A_bus|BUS_OUT[14]~168, multicore1, 1
instance = comp, \core2|reg_B|dataout[14] , core2|reg_B|dataout[14], multicore1, 1
instance = comp, \core2|reg_N|dataout[14] , core2|reg_N|dataout[14], multicore1, 1
instance = comp, \core2|reg_M|dataout[14]~feeder , core2|reg_M|dataout[14]~feeder, multicore1, 1
instance = comp, \core2|reg_M|dataout[14] , core2|reg_M|dataout[14], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[14]~163 , core2|A_bus|BUS_OUT[14]~163, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[14]~164 , core2|A_bus|BUS_OUT[14]~164, multicore1, 1
instance = comp, \core2|reg_R1|dataout[14]~45 , core2|reg_R1|dataout[14]~45, multicore1, 1
instance = comp, \core2|reg_R1|dataout[14] , core2|reg_R1|dataout[14], multicore1, 1
instance = comp, \core2|reg_COL|Add0~28 , core2|reg_COL|Add0~28, multicore1, 1
instance = comp, \core2|reg_COL|dataout~17 , core2|reg_COL|dataout~17, multicore1, 1
instance = comp, \core2|reg_COL|dataout[14] , core2|reg_COL|dataout[14], multicore1, 1
instance = comp, \core2|mux1|dataout[14]~76 , core2|mux1|dataout[14]~76, multicore1, 1
instance = comp, \MEMCU|DR2|dataout[14] , MEMCU|DR2|dataout[14], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[14]~165 , core2|A_bus|BUS_OUT[14]~165, multicore1, 1
instance = comp, \core2|readDmem|dataout[14]~13 , core2|readDmem|dataout[14]~13, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[14]~166 , core2|A_bus|BUS_OUT[14]~166, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[14]~167 , core2|A_bus|BUS_OUT[14]~167, multicore1, 1
instance = comp, \core2|reg_CURR|Add0~28 , core2|reg_CURR|Add0~28, multicore1, 1
instance = comp, \core2|reg_CURR|dataout~17 , core2|reg_CURR|dataout~17, multicore1, 1
instance = comp, \core2|reg_CURR|dataout[14] , core2|reg_CURR|dataout[14], multicore1, 1
instance = comp, \core2|reg_ROW|Add0~28 , core2|reg_ROW|Add0~28, multicore1, 1
instance = comp, \core2|reg_ROW|dataout~17 , core2|reg_ROW|dataout~17, multicore1, 1
instance = comp, \core2|reg_ROW|dataout[14] , core2|reg_ROW|dataout[14], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[14]~162 , core2|A_bus|BUS_OUT[14]~162, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[14]~169 , core2|A_bus|BUS_OUT[14]~169, multicore1, 1
instance = comp, \core2|ALU|alu_out~34 , core2|ALU|alu_out~34, multicore1, 1
instance = comp, \core2|reg_AC|dataout[15]~_Duplicate_1 , core2|reg_AC|dataout[15]~_Duplicate_1, multicore1, 1
instance = comp, \core2|ALU|alu_out~35 , core2|ALU|alu_out~35, multicore1, 1
instance = comp, \core2|ALU|Mult0|auto_generated|mac_mult1 , core2|ALU|Mult0|auto_generated|mac_mult1, multicore1, 1
instance = comp, \core2|ALU|Mult0|auto_generated|mac_out2 , core2|ALU|Mult0|auto_generated|mac_out2, multicore1, 1
instance = comp, \core2|ALU|alu_out[15]~14 , core2|ALU|alu_out[15]~14, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|selnose[187]~6 , core2|ALU|Mod0|auto_generated|divider|divider|selnose[187]~6, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|sel[170] , core2|ALU|Mod0|auto_generated|divider|divider|sel[170], multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|selnose[136]~7 , core2|ALU|Mod0|auto_generated|divider|divider|selnose[136]~7, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|selnose[119]~14 , core2|ALU|Mod0|auto_generated|divider|divider|selnose[119]~14, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|selnose[85]~8 , core2|ALU|Mod0|auto_generated|divider|divider|selnose[85]~8, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|selnose[68]~13 , core2|ALU|Mod0|auto_generated|divider|divider|selnose[68]~13, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|selnose[51]~12 , core2|ALU|Mod0|auto_generated|divider|divider|selnose[51]~12, multicore1, 1
instance = comp, \core2|reg_B|dataout[0] , core2|reg_B|dataout[0], multicore1, 1
instance = comp, \core2|reg_N|dataout[0] , core2|reg_N|dataout[0], multicore1, 1
instance = comp, \core2|reg_M|dataout[0] , core2|reg_M|dataout[0], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[0]~2 , core2|A_bus|BUS_OUT[0]~2, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[0]~3 , core2|A_bus|BUS_OUT[0]~3, multicore1, 1
instance = comp, \core2|SUM|dataout[0] , core2|SUM|dataout[0], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[0]~12 , core2|A_bus|BUS_OUT[0]~12, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[0]~10 , core2|A_bus|BUS_OUT[0]~10, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[0]~11 , core2|A_bus|BUS_OUT[0]~11, multicore1, 1
instance = comp, \core2|mux1|dataout[0]~53 , core2|mux1|dataout[0]~53, multicore1, 1
instance = comp, \core2|reg_AC|dataout[0]~_Duplicate_1 , core2|reg_AC|dataout[0]~_Duplicate_1, multicore1, 1
instance = comp, \core2|reg_DR|dataout[15] , core2|reg_DR|dataout[15], multicore1, 1
instance = comp, \core1|reg_A|dataout[15] , core1|reg_A|dataout[15], multicore1, 1
instance = comp, \core1|reg_R|dataout[15] , core1|reg_R|dataout[15], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[15]~189 , core1|A_bus|BUS_OUT[15]~189, multicore1, 1
instance = comp, \core1|SUM|dataout[15] , core1|SUM|dataout[15], multicore1, 1
instance = comp, \core1|reg_STB|dataout[14]~45 , core1|reg_STB|dataout[14]~45, multicore1, 1
instance = comp, \core1|reg_M|dataout[14] , core1|reg_M|dataout[14], multicore1, 1
instance = comp, \core1|reg_P|dataout[14] , core1|reg_P|dataout[14], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[14]~174 , core1|A_bus|BUS_OUT[14]~174, multicore1, 1
instance = comp, \core1|reg_R|dataout[14]~feeder , core1|reg_R|dataout[14]~feeder, multicore1, 1
instance = comp, \core1|reg_R|dataout[14] , core1|reg_R|dataout[14], multicore1, 1
instance = comp, \core1|reg_A|dataout[14] , core1|reg_A|dataout[14], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[14]~176 , core1|A_bus|BUS_OUT[14]~176, multicore1, 1
instance = comp, \core1|reg_ROW|Add0~28 , core1|reg_ROW|Add0~28, multicore1, 1
instance = comp, \core1|reg_ROW|dataout~17 , core1|reg_ROW|dataout~17, multicore1, 1
instance = comp, \core1|reg_ROW|dataout[14] , core1|reg_ROW|dataout[14], multicore1, 1
instance = comp, \core1|reg_N|dataout[14] , core1|reg_N|dataout[14], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[14]~179 , core1|A_bus|BUS_OUT[14]~179, multicore1, 1
instance = comp, \core1|reg_B|dataout[14] , core1|reg_B|dataout[14], multicore1, 1
instance = comp, \core1|reg_STA|dataout[14]~45 , core1|reg_STA|dataout[14]~45, multicore1, 1
instance = comp, \core1|reg_STA|dataout[14] , core1|reg_STA|dataout[14], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[14]~178 , core1|A_bus|BUS_OUT[14]~178, multicore1, 1
instance = comp, \MEMCU|DR1|dataout[14] , MEMCU|DR1|dataout[14], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[14]~181 , core1|A_bus|BUS_OUT[14]~181, multicore1, 1
instance = comp, \core1|reg_R1|dataout[11]~39 , core1|reg_R1|dataout[11]~39, multicore1, 1
instance = comp, \core1|reg_R1|dataout[11] , core1|reg_R1|dataout[11], multicore1, 1
instance = comp, \core1|reg_R1|dataout[12]~41 , core1|reg_R1|dataout[12]~41, multicore1, 1
instance = comp, \core1|reg_R1|dataout[12] , core1|reg_R1|dataout[12], multicore1, 1
instance = comp, \core1|reg_R1|dataout[13]~43 , core1|reg_R1|dataout[13]~43, multicore1, 1
instance = comp, \core1|reg_R1|dataout[13] , core1|reg_R1|dataout[13], multicore1, 1
instance = comp, \core1|reg_R1|dataout[14]~45 , core1|reg_R1|dataout[14]~45, multicore1, 1
instance = comp, \core1|reg_R1|dataout[14] , core1|reg_R1|dataout[14], multicore1, 1
instance = comp, \core1|ALU|alu_out~34 , core1|ALU|alu_out~34, multicore1, 1
instance = comp, \core1|reg_AC|dataout[15]~_Duplicate_1feeder , core1|reg_AC|dataout[15]~_Duplicate_1feeder, multicore1, 1
instance = comp, \core1|reg_AC|dataout[15]~_Duplicate_1 , core1|reg_AC|dataout[15]~_Duplicate_1, multicore1, 1
instance = comp, \core1|ALU|alu_out~35 , core1|ALU|alu_out~35, multicore1, 1
instance = comp, \core1|ALU|Mult0|auto_generated|mac_mult1 , core1|ALU|Mult0|auto_generated|mac_mult1, multicore1, 1
instance = comp, \core1|ALU|Mult0|auto_generated|mac_out2 , core1|ALU|Mult0|auto_generated|mac_out2, multicore1, 1
instance = comp, \core1|ALU|alu_out[15]~14 , core1|ALU|alu_out[15]~14, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|selnose[204]~11 , core1|ALU|Mod0|auto_generated|divider|divider|selnose[204]~11, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|selnose[187]~1 , core1|ALU|Mod0|auto_generated|divider|divider|selnose[187]~1, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|selnose[153]~10 , core1|ALU|Mod0|auto_generated|divider|divider|selnose[153]~10, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_1|_~0 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_1|_~0, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|selnose[136]~2 , core1|ALU|Mod0|auto_generated|divider|divider|selnose[136]~2, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|selnose[85]~3 , core1|ALU|Mod0|auto_generated|divider|divider|selnose[85]~3, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|sel[34] , core1|ALU|Mod0|auto_generated|divider|divider|sel[34], multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|selnose[17]~5 , core1|ALU|Mod0|auto_generated|divider|divider|selnose[17]~5, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|selnose[51]~4 , core1|ALU|Mod0|auto_generated|divider|divider|selnose[51]~4, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|selnose[0]~0 , core1|ALU|Mod0|auto_generated|divider|divider|selnose[0]~0, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|selnose[0] , core1|ALU|Mod0|auto_generated|divider|divider|selnose[0], multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[0]~0 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[0]~0, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[17]~1 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[17]~1, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|selnose[17]~6 , core1|ALU|Mod0|auto_generated|divider|divider|selnose[17]~6, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|selnose[17]~7 , core1|ALU|Mod0|auto_generated|divider|divider|selnose[17]~7, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[16]~2 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[16]~2, multicore1, 1
instance = comp, \core1|reg_AC|dataout[13]~_Duplicate_1 , core1|reg_AC|dataout[13]~_Duplicate_1, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[34]~3 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[34]~3, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[33]~4 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[33]~4, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[32]~5 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[32]~5, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[51]~6 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[51]~6, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[50]~7 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[50]~7, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[49]~8 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[49]~8, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[48]~9 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[48]~9, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|selnose[68]~8 , core1|ALU|Mod0|auto_generated|divider|divider|selnose[68]~8, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[68]~10 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[68]~10, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[67]~11 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[67]~11, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[66]~12 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[66]~12, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[65]~13 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[65]~13, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[64]~14 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[64]~14, multicore1, 1
instance = comp, \core1|reg_AC|dataout[10]~_Duplicate_1 , core1|reg_AC|dataout[10]~_Duplicate_1, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[85]~15 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[85]~15, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[84]~16 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[84]~16, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[83]~17 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[83]~17, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[82]~18 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[82]~18, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[81]~19 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[81]~19, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[80]~20 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[80]~20, multicore1, 1
instance = comp, \core1|reg_AC|dataout[9]~_Duplicate_1 , core1|reg_AC|dataout[9]~_Duplicate_1, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|sel[102] , core1|ALU|Mod0|auto_generated|divider|divider|sel[102], multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[102]~21 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[102]~21, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[101]~22 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[101]~22, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[100]~23 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[100]~23, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[99]~24 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[99]~24, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[98]~25 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[98]~25, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[97]~26 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[97]~26, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[96]~27 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[96]~27, multicore1, 1
instance = comp, \core1|reg_AC|dataout[8]~_Duplicate_1 , core1|reg_AC|dataout[8]~_Duplicate_1, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|selnose[119]~9 , core1|ALU|Mod0|auto_generated|divider|divider|selnose[119]~9, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[119]~28 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[119]~28, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[118]~29 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[118]~29, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[117]~30 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[117]~30, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[116]~31 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[116]~31, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[115]~32 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[115]~32, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[114]~33 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[114]~33, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[113]~34 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[113]~34, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[112]~35 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[112]~35, multicore1, 1
instance = comp, \core1|reg_AC|dataout[7]~_Duplicate_1 , core1|reg_AC|dataout[7]~_Duplicate_1, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[136]~36 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[136]~36, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[135]~37 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[135]~37, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[134]~38 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[134]~38, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[133]~39 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[133]~39, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[132]~40 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[132]~40, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[131]~41 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[131]~41, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[130]~42 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[130]~42, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[129]~43 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[129]~43, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[128]~44 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[128]~44, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[153]~45 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[153]~45, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[152]~46 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[152]~46, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[151]~47 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[151]~47, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[150]~48 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[150]~48, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[149]~49 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[149]~49, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[148]~50 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[148]~50, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[147]~51 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[147]~51, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[146]~52 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[146]~52, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[145]~53 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[145]~53, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[144]~54 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[144]~54, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|sel[170] , core1|ALU|Mod0|auto_generated|divider|divider|sel[170], multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[170]~55 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[170]~55, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[169]~56 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[169]~56, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[168]~57 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[168]~57, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[167]~58 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[167]~58, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[166]~59 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[166]~59, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[165]~60 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[165]~60, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[164]~61 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[164]~61, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[163]~62 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[163]~62, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[162]~63 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[162]~63, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[161]~64 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[161]~64, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[160]~65 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[160]~65, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[187]~66 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[187]~66, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[186]~67 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[186]~67, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[185]~68 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[185]~68, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[184]~69 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[184]~69, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[183]~70 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[183]~70, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[182]~71 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[182]~71, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[181]~72 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[181]~72, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[180]~73 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[180]~73, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[179]~74 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[179]~74, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[178]~75 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[178]~75, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[177]~76 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[177]~76, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[176]~77 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[176]~77, multicore1, 1
instance = comp, \core1|reg_AC|dataout[3]~_Duplicate_1 , core1|reg_AC|dataout[3]~_Duplicate_1, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[204]~78 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[204]~78, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[203]~79 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[203]~79, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[202]~80 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[202]~80, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[201]~81 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[201]~81, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[200]~82 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[200]~82, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[199]~83 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[199]~83, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[198]~84 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[198]~84, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[197]~85 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[197]~85, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[196]~86 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[196]~86, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[195]~87 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[195]~87, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[194]~88 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[194]~88, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[193]~89 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[193]~89, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[192]~90 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[192]~90, multicore1, 1
instance = comp, \core1|reg_AC|dataout[2]~_Duplicate_1 , core1|reg_AC|dataout[2]~_Duplicate_1, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|selnose[221]~12 , core1|ALU|Mod0|auto_generated|divider|divider|selnose[221]~12, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[221]~91 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[221]~91, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[220]~92 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[220]~92, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[219]~93 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[219]~93, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[218]~94 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[218]~94, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[217]~95 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[217]~95, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[216]~96 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[216]~96, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[215]~97 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[215]~97, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[214]~98 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[214]~98, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[213]~99 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[213]~99, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[212]~100 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[212]~100, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[211]~101 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[211]~101, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[210]~102 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[210]~102, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[209]~103 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[209]~103, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[208]~104 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[208]~104, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[238]~105 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[238]~105, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[237]~106 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[237]~106, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[236]~107 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[236]~107, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[235]~108 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[235]~108, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[234]~109 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[234]~109, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[233]~110 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[233]~110, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[232]~111 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[232]~111, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[231]~112 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[231]~112, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[230]~113 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[230]~113, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[229]~114 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[229]~114, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[228]~115 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[228]~115, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[227]~116 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[227]~116, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[226]~117 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[226]~117, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[225]~118 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[225]~118, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[224]~119 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[224]~119, multicore1, 1
instance = comp, \core1|reg_AC|dataout[0]~_Duplicate_1 , core1|reg_AC|dataout[0]~_Duplicate_1, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 , core1|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[255]~134 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[255]~134, multicore1, 1
instance = comp, \core1|ALU|Mux15~2 , core1|ALU|Mux15~2, multicore1, 1
instance = comp, \core1|ALU|Add0~0 , core1|ALU|Add0~0, multicore1, 1
instance = comp, \core1|ALU|Add0~2 , core1|ALU|Add0~2, multicore1, 1
instance = comp, \core1|ALU|Add0~4 , core1|ALU|Add0~4, multicore1, 1
instance = comp, \core1|ALU|Add0~6 , core1|ALU|Add0~6, multicore1, 1
instance = comp, \core1|ALU|Add0~8 , core1|ALU|Add0~8, multicore1, 1
instance = comp, \core1|ALU|Add0~10 , core1|ALU|Add0~10, multicore1, 1
instance = comp, \core1|ALU|Add0~12 , core1|ALU|Add0~12, multicore1, 1
instance = comp, \core1|ALU|Add0~14 , core1|ALU|Add0~14, multicore1, 1
instance = comp, \core1|ALU|Add0~16 , core1|ALU|Add0~16, multicore1, 1
instance = comp, \core1|ALU|Add0~18 , core1|ALU|Add0~18, multicore1, 1
instance = comp, \core1|ALU|Add0~20 , core1|ALU|Add0~20, multicore1, 1
instance = comp, \core1|ALU|Add0~22 , core1|ALU|Add0~22, multicore1, 1
instance = comp, \core1|ALU|Add0~24 , core1|ALU|Add0~24, multicore1, 1
instance = comp, \core1|ALU|Add0~26 , core1|ALU|Add0~26, multicore1, 1
instance = comp, \core1|ALU|Add0~28 , core1|ALU|Add0~28, multicore1, 1
instance = comp, \core1|ALU|Add0~30 , core1|ALU|Add0~30, multicore1, 1
instance = comp, \core1|ALU|alu_out[3]~20 , core1|ALU|alu_out[3]~20, multicore1, 1
instance = comp, \core1|ALU|Mux0~0 , core1|ALU|Mux0~0, multicore1, 1
instance = comp, \core1|ALU|Mux0~1 , core1|ALU|Mux0~1, multicore1, 1
instance = comp, \core1|ALU|alu_out[3]~21 , core1|ALU|alu_out[3]~21, multicore1, 1
instance = comp, \core1|CU|ctrlsig[14] , core1|CU|ctrlsig[14], multicore1, 1
instance = comp, \core1|ALU|alu_out[3]~36 , core1|ALU|alu_out[3]~36, multicore1, 1
instance = comp, \core1|ALU|alu_out[15] , core1|ALU|alu_out[15], multicore1, 1
instance = comp, \core1|reg_AC|dataout~17 , core1|reg_AC|dataout~17, multicore1, 1
instance = comp, \core1|ALU|alu_out[14]~13 , core1|ALU|alu_out[14]~13, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[254]~133 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[254]~133, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|selnose[17]~13 , core1|ALU|Mod0|auto_generated|divider|divider|selnose[17]~13, multicore1, 1
instance = comp, \core1|ALU|Mux1~0 , core1|ALU|Mux1~0, multicore1, 1
instance = comp, \core1|ALU|Mux1~1 , core1|ALU|Mux1~1, multicore1, 1
instance = comp, \core1|ALU|alu_out[14] , core1|ALU|alu_out[14], multicore1, 1
instance = comp, \core1|reg_AC|dataout~16 , core1|reg_AC|dataout~16, multicore1, 1
instance = comp, \core1|reg_AC|dataout[14]~_Duplicate_1 , core1|reg_AC|dataout[14]~_Duplicate_1, multicore1, 1
instance = comp, \core1|reg_DR|dataout[14]~feeder , core1|reg_DR|dataout[14]~feeder, multicore1, 1
instance = comp, \core1|reg_DR|dataout[14] , core1|reg_DR|dataout[14], multicore1, 1
instance = comp, \core1|CU|WideOr3 , core1|CU|WideOr3, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[14]~182 , core1|A_bus|BUS_OUT[14]~182, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[14]~183 , core1|A_bus|BUS_OUT[14]~183, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[14]~180 , core1|A_bus|BUS_OUT[14]~180, multicore1, 1
instance = comp, \core1|reg_STC|dataout[14]~45 , core1|reg_STC|dataout[14]~45, multicore1, 1
instance = comp, \core1|reg_STC|dataout[14] , core1|reg_STC|dataout[14], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[14]~184 , core1|A_bus|BUS_OUT[14]~184, multicore1, 1
instance = comp, \core1|reg_CURR|Add0~28 , core1|reg_CURR|Add0~28, multicore1, 1
instance = comp, \core1|reg_CURR|dataout~17 , core1|reg_CURR|dataout~17, multicore1, 1
instance = comp, \core1|reg_CURR|dataout[14] , core1|reg_CURR|dataout[14], multicore1, 1
instance = comp, \core1|reg_COL|Add0~28 , core1|reg_COL|Add0~28, multicore1, 1
instance = comp, \core1|reg_COL|dataout~17 , core1|reg_COL|dataout~17, multicore1, 1
instance = comp, \core1|reg_COL|dataout[14] , core1|reg_COL|dataout[14], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[14]~177 , core1|A_bus|BUS_OUT[14]~177, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[14]~185 , core1|A_bus|BUS_OUT[14]~185, multicore1, 1
instance = comp, \core1|SUM|dataout[14] , core1|SUM|dataout[14], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[14]~175 , core1|A_bus|BUS_OUT[14]~175, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[14]~186 , core1|A_bus|BUS_OUT[14]~186, multicore1, 1
instance = comp, \core1|reg_STB|dataout[14] , core1|reg_STB|dataout[14], multicore1, 1
instance = comp, \core1|reg_STB|dataout[15]~47 , core1|reg_STB|dataout[15]~47, multicore1, 1
instance = comp, \core1|reg_STB|dataout[15] , core1|reg_STB|dataout[15], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[15]~188 , core1|A_bus|BUS_OUT[15]~188, multicore1, 1
instance = comp, \core1|reg_STC|dataout[15]~47 , core1|reg_STC|dataout[15]~47, multicore1, 1
instance = comp, \core1|reg_STC|dataout[15] , core1|reg_STC|dataout[15], multicore1, 1
instance = comp, \core1|mux1|dataout[15]~22 , core1|mux1|dataout[15]~22, multicore1, 1
instance = comp, \core1|reg_R1|dataout[15]~47 , core1|reg_R1|dataout[15]~47, multicore1, 1
instance = comp, \core1|reg_R1|dataout[15] , core1|reg_R1|dataout[15], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[15]~200 , core1|A_bus|BUS_OUT[15]~200, multicore1, 1
instance = comp, \MEMCU|DR1|dataout[15] , MEMCU|DR1|dataout[15], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[15]~193 , core1|A_bus|BUS_OUT[15]~193, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[15]~194 , core1|A_bus|BUS_OUT[15]~194, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[15]~195 , core1|A_bus|BUS_OUT[15]~195, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[15]~196 , core1|A_bus|BUS_OUT[15]~196, multicore1, 1
instance = comp, \core1|reg_STA|dataout[15]~47 , core1|reg_STA|dataout[15]~47, multicore1, 1
instance = comp, \core1|reg_STA|dataout[15] , core1|reg_STA|dataout[15], multicore1, 1
instance = comp, \core1|reg_B|dataout[15] , core1|reg_B|dataout[15], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[15]~191 , core1|A_bus|BUS_OUT[15]~191, multicore1, 1
instance = comp, \core1|reg_COL|Add0~30 , core1|reg_COL|Add0~30, multicore1, 1
instance = comp, \core1|reg_COL|dataout~18 , core1|reg_COL|dataout~18, multicore1, 1
instance = comp, \core1|reg_COL|dataout[15] , core1|reg_COL|dataout[15], multicore1, 1
instance = comp, \core1|reg_CURR|Add0~30 , core1|reg_CURR|Add0~30, multicore1, 1
instance = comp, \core1|reg_CURR|dataout~18 , core1|reg_CURR|dataout~18, multicore1, 1
instance = comp, \core1|reg_CURR|dataout[15] , core1|reg_CURR|dataout[15], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[15]~190 , core1|A_bus|BUS_OUT[15]~190, multicore1, 1
instance = comp, \core1|reg_N|dataout[15] , core1|reg_N|dataout[15], multicore1, 1
instance = comp, \core1|reg_ROW|Add0~30 , core1|reg_ROW|Add0~30, multicore1, 1
instance = comp, \core1|reg_ROW|dataout~18 , core1|reg_ROW|dataout~18, multicore1, 1
instance = comp, \core1|reg_ROW|dataout[15] , core1|reg_ROW|dataout[15], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[15]~192 , core1|A_bus|BUS_OUT[15]~192, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[15]~197 , core1|A_bus|BUS_OUT[15]~197, multicore1, 1
instance = comp, \core1|reg_P|dataout[15] , core1|reg_P|dataout[15], multicore1, 1
instance = comp, \core1|reg_M|dataout[15] , core1|reg_M|dataout[15], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[15]~187 , core1|A_bus|BUS_OUT[15]~187, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[15]~198 , core1|A_bus|BUS_OUT[15]~198, multicore1, 1
instance = comp, \core1|reg_DR|dataout[15] , core1|reg_DR|dataout[15], multicore1, 1
instance = comp, \MEMCU|data_in[15]~30 , MEMCU|data_in[15]~30, multicore1, 1
instance = comp, \core3|reg_R1|dataout[15]~47 , core3|reg_R1|dataout[15]~47, multicore1, 1
instance = comp, \core3|reg_R1|dataout[15] , core3|reg_R1|dataout[15], multicore1, 1
instance = comp, \core3|reg_ROW|Add0~30 , core3|reg_ROW|Add0~30, multicore1, 1
instance = comp, \core3|reg_ROW|dataout~18 , core3|reg_ROW|dataout~18, multicore1, 1
instance = comp, \core3|reg_ROW|dataout[15] , core3|reg_ROW|dataout[15], multicore1, 1
instance = comp, \core3|mux1|dataout[15]~39 , core3|mux1|dataout[15]~39, multicore1, 1
instance = comp, \MEMCU|DR3|dataout[15] , MEMCU|DR3|dataout[15], multicore1, 1
instance = comp, \core3|ALU|Mult0|auto_generated|mac_mult1 , core3|ALU|Mult0|auto_generated|mac_mult1, multicore1, 1
instance = comp, \core3|ALU|Mult0|auto_generated|mac_out2 , core3|ALU|Mult0|auto_generated|mac_out2, multicore1, 1
instance = comp, \core3|ALU|alu_out~35 , core3|ALU|alu_out~35, multicore1, 1
instance = comp, \core3|ALU|alu_out[15]~14 , core3|ALU|alu_out[15]~14, multicore1, 1
instance = comp, \core3|ALU|Mux15~2 , core3|ALU|Mux15~2, multicore1, 1
instance = comp, \core3|reg_AC|dataout[14]~_Duplicate_1 , core3|reg_AC|dataout[14]~_Duplicate_1, multicore1, 1
instance = comp, \core3|reg_AC|dataout[12]~_Duplicate_1 , core3|reg_AC|dataout[12]~_Duplicate_1, multicore1, 1
instance = comp, \core3|reg_AC|dataout[5]~_Duplicate_1 , core3|reg_AC|dataout[5]~_Duplicate_1, multicore1, 1
instance = comp, \core3|reg_AC|dataout[4]~_Duplicate_1 , core3|reg_AC|dataout[4]~_Duplicate_1, multicore1, 1
instance = comp, \core3|reg_AC|dataout[3]~_Duplicate_1 , core3|reg_AC|dataout[3]~_Duplicate_1, multicore1, 1
instance = comp, \core3|reg_AC|dataout[1]~_Duplicate_1 , core3|reg_AC|dataout[1]~_Duplicate_1, multicore1, 1
instance = comp, \core3|ALU|Add0~2 , core3|ALU|Add0~2, multicore1, 1
instance = comp, \core3|ALU|Add0~4 , core3|ALU|Add0~4, multicore1, 1
instance = comp, \core3|ALU|Add0~6 , core3|ALU|Add0~6, multicore1, 1
instance = comp, \core3|ALU|Add0~8 , core3|ALU|Add0~8, multicore1, 1
instance = comp, \core3|ALU|Add0~10 , core3|ALU|Add0~10, multicore1, 1
instance = comp, \core3|ALU|Add0~12 , core3|ALU|Add0~12, multicore1, 1
instance = comp, \core3|ALU|Add0~14 , core3|ALU|Add0~14, multicore1, 1
instance = comp, \core3|ALU|Add0~16 , core3|ALU|Add0~16, multicore1, 1
instance = comp, \core3|ALU|Add0~18 , core3|ALU|Add0~18, multicore1, 1
instance = comp, \core3|ALU|Add0~20 , core3|ALU|Add0~20, multicore1, 1
instance = comp, \core3|ALU|Add0~22 , core3|ALU|Add0~22, multicore1, 1
instance = comp, \core3|ALU|Add0~24 , core3|ALU|Add0~24, multicore1, 1
instance = comp, \core3|ALU|Add0~26 , core3|ALU|Add0~26, multicore1, 1
instance = comp, \core3|ALU|Add0~28 , core3|ALU|Add0~28, multicore1, 1
instance = comp, \core3|ALU|Add0~30 , core3|ALU|Add0~30, multicore1, 1
instance = comp, \core3|ALU|alu_out[7]~20 , core3|ALU|alu_out[7]~20, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|selnose[0]~0 , core3|ALU|Mod0|auto_generated|divider|divider|selnose[0]~0, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|selnose[187]~1 , core3|ALU|Mod0|auto_generated|divider|divider|selnose[187]~1, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|selnose[136]~2 , core3|ALU|Mod0|auto_generated|divider|divider|selnose[136]~2, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|selnose[85]~3 , core3|ALU|Mod0|auto_generated|divider|divider|selnose[85]~3, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|selnose[51]~4 , core3|ALU|Mod0|auto_generated|divider|divider|selnose[51]~4, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|selnose[0] , core3|ALU|Mod0|auto_generated|divider|divider|selnose[0], multicore1, 1
instance = comp, \core3|ALU|Mux0~0 , core3|ALU|Mux0~0, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|selnose[204]~11 , core3|ALU|Mod0|auto_generated|divider|divider|selnose[204]~11, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|sel[102] , core3|ALU|Mod0|auto_generated|divider|divider|sel[102], multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|sel[34] , core3|ALU|Mod0|auto_generated|divider|divider|sel[34], multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[0]~0 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[0]~0, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_1|_~0 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_1|_~0, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|selnose[17]~5 , core3|ALU|Mod0|auto_generated|divider|divider|selnose[17]~5, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[17]~1 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[17]~1, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|selnose[17]~6 , core3|ALU|Mod0|auto_generated|divider|divider|selnose[17]~6, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|selnose[17]~7 , core3|ALU|Mod0|auto_generated|divider|divider|selnose[17]~7, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[16]~2 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[16]~2, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[34]~3 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[34]~3, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[33]~4 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[33]~4, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[32]~5 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[32]~5, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[51]~6 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[51]~6, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[50]~7 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[50]~7, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[49]~8 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[49]~8, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[48]~9 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[48]~9, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|selnose[68]~8 , core3|ALU|Mod0|auto_generated|divider|divider|selnose[68]~8, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[68]~10 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[68]~10, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[67]~11 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[67]~11, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[66]~12 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[66]~12, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[65]~13 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[65]~13, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[64]~14 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[64]~14, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[85]~15 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[85]~15, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[84]~16 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[84]~16, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[83]~17 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[83]~17, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[82]~18 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[82]~18, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[81]~19 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[81]~19, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[80]~20 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[80]~20, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[102]~21 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[102]~21, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[101]~22 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[101]~22, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[100]~23 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[100]~23, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[99]~24 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[99]~24, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[98]~25 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[98]~25, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[97]~26 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[97]~26, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[96]~27 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[96]~27, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|selnose[119]~9 , core3|ALU|Mod0|auto_generated|divider|divider|selnose[119]~9, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[119]~28 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[119]~28, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[118]~29 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[118]~29, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[117]~30 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[117]~30, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[116]~31 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[116]~31, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[115]~32 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[115]~32, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[114]~33 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[114]~33, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[113]~34 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[113]~34, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[112]~35 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[112]~35, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[136]~36 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[136]~36, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|selnose[153]~10 , core3|ALU|Mod0|auto_generated|divider|divider|selnose[153]~10, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[135]~37 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[135]~37, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[134]~38 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[134]~38, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[133]~39 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[133]~39, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[132]~40 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[132]~40, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[131]~41 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[131]~41, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[130]~42 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[130]~42, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[129]~43 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[129]~43, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[128]~44 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[128]~44, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[153]~45 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[153]~45, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|sel[170] , core3|ALU|Mod0|auto_generated|divider|divider|sel[170], multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[152]~46 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[152]~46, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[151]~47 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[151]~47, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[150]~48 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[150]~48, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[149]~49 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[149]~49, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[148]~50 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[148]~50, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[147]~51 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[147]~51, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[146]~52 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[146]~52, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[145]~53 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[145]~53, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[144]~54 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[144]~54, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[170]~55 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[170]~55, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[169]~56 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[169]~56, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[168]~57 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[168]~57, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[167]~58 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[167]~58, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[166]~59 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[166]~59, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[165]~60 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[165]~60, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[164]~61 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[164]~61, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[163]~62 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[163]~62, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[162]~63 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[162]~63, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[161]~64 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[161]~64, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[160]~65 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[160]~65, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[187]~66 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[187]~66, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[186]~67 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[186]~67, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[185]~68 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[185]~68, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[184]~69 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[184]~69, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[183]~70 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[183]~70, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[182]~71 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[182]~71, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[181]~72 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[181]~72, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[180]~73 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[180]~73, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[179]~74 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[179]~74, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[178]~75 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[178]~75, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[177]~76 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[177]~76, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[176]~77 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[176]~77, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[204]~78 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[204]~78, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[203]~79 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[203]~79, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[202]~80 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[202]~80, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[201]~81 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[201]~81, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[200]~82 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[200]~82, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[199]~83 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[199]~83, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[198]~84 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[198]~84, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[197]~85 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[197]~85, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[196]~86 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[196]~86, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[195]~87 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[195]~87, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[194]~88 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[194]~88, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[193]~89 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[193]~89, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[192]~90 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[192]~90, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|selnose[221]~12 , core3|ALU|Mod0|auto_generated|divider|divider|selnose[221]~12, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[221]~91 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[221]~91, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[220]~92 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[220]~92, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[219]~93 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[219]~93, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[218]~94 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[218]~94, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[217]~95 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[217]~95, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[216]~96 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[216]~96, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[215]~97 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[215]~97, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[214]~98 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[214]~98, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[213]~99 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[213]~99, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[212]~100 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[212]~100, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[211]~101 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[211]~101, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[210]~102 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[210]~102, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[209]~103 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[209]~103, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[208]~104 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[208]~104, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[238]~105 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[238]~105, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[237]~106 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[237]~106, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[236]~107 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[236]~107, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[235]~108 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[235]~108, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[234]~109 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[234]~109, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[233]~110 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[233]~110, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[232]~111 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[232]~111, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[231]~112 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[231]~112, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[230]~113 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[230]~113, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[229]~114 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[229]~114, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[228]~115 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[228]~115, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[227]~116 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[227]~116, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[226]~117 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[226]~117, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[225]~118 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[225]~118, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[224]~119 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[224]~119, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 , core3|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[255]~134 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[255]~134, multicore1, 1
instance = comp, \core3|ALU|Mux0~1 , core3|ALU|Mux0~1, multicore1, 1
instance = comp, \core3|ALU|alu_out[7]~21 , core3|ALU|alu_out[7]~21, multicore1, 1
instance = comp, \core3|ALU|alu_out[7]~36 , core3|ALU|alu_out[7]~36, multicore1, 1
instance = comp, \core3|ALU|alu_out[15] , core3|ALU|alu_out[15], multicore1, 1
instance = comp, \core3|reg_AC|dataout~17 , core3|reg_AC|dataout~17, multicore1, 1
instance = comp, \core3|reg_AC|dataout[15]~_Duplicate_1 , core3|reg_AC|dataout[15]~_Duplicate_1, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[15]~186 , core3|A_bus|BUS_OUT[15]~186, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[15]~187 , core3|A_bus|BUS_OUT[15]~187, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[15]~188 , core3|A_bus|BUS_OUT[15]~188, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[15]~189 , core3|A_bus|BUS_OUT[15]~189, multicore1, 1
instance = comp, \core3|reg_A|dataout[15] , core3|reg_A|dataout[15], multicore1, 1
instance = comp, \core3|reg_R|dataout[15] , core3|reg_R|dataout[15], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[15]~184 , core3|A_bus|BUS_OUT[15]~184, multicore1, 1
instance = comp, \core3|reg_M|dataout[15] , core3|reg_M|dataout[15], multicore1, 1
instance = comp, \core3|reg_P|dataout[15] , core3|reg_P|dataout[15], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[15]~181 , core3|A_bus|BUS_OUT[15]~181, multicore1, 1
instance = comp, \core3|reg_STB|dataout[15]~47 , core3|reg_STB|dataout[15]~47, multicore1, 1
instance = comp, \core3|reg_STB|dataout[15] , core3|reg_STB|dataout[15], multicore1, 1
instance = comp, \core3|SUM|dataout[15] , core3|SUM|dataout[15], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[15]~183 , core3|A_bus|BUS_OUT[15]~183, multicore1, 1
instance = comp, \core3|reg_CURR|Add0~30 , core3|reg_CURR|Add0~30, multicore1, 1
instance = comp, \core3|reg_CURR|dataout~18 , core3|reg_CURR|dataout~18, multicore1, 1
instance = comp, \core3|reg_CURR|dataout[15] , core3|reg_CURR|dataout[15], multicore1, 1
instance = comp, \core3|reg_COL|Add0~30 , core3|reg_COL|Add0~30, multicore1, 1
instance = comp, \core3|reg_COL|dataout~18 , core3|reg_COL|dataout~18, multicore1, 1
instance = comp, \core3|reg_COL|dataout[15] , core3|reg_COL|dataout[15], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[15]~182 , core3|A_bus|BUS_OUT[15]~182, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[15]~185 , core3|A_bus|BUS_OUT[15]~185, multicore1, 1
instance = comp, \core3|reg_B|dataout[15] , core3|reg_B|dataout[15], multicore1, 1
instance = comp, \core3|reg_N|dataout[15] , core3|reg_N|dataout[15], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[15]~191 , core3|A_bus|BUS_OUT[15]~191, multicore1, 1
instance = comp, \core3|reg_STA|dataout[15]~47 , core3|reg_STA|dataout[15]~47, multicore1, 1
instance = comp, \core3|reg_STA|dataout[15] , core3|reg_STA|dataout[15], multicore1, 1
instance = comp, \core3|reg_STC|dataout[15]~47 , core3|reg_STC|dataout[15]~47, multicore1, 1
instance = comp, \core3|reg_STC|dataout[15] , core3|reg_STC|dataout[15], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[15]~190 , core3|A_bus|BUS_OUT[15]~190, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[15]~192 , core3|A_bus|BUS_OUT[15]~192, multicore1, 1
instance = comp, \core3|reg_DR|dataout[15] , core3|reg_DR|dataout[15], multicore1, 1
instance = comp, \MEMCU|data_in[15]~31 , MEMCU|data_in[15]~31, multicore1, 1
instance = comp, \MEMCU|data_in[15] , MEMCU|data_in[15], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 , MEMCU|DRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~2 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~2, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], multicore1, 1
instance = comp, \MEMCU|DR2|dataout[0] , MEMCU|DR2|dataout[0], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[0]~4 , core2|A_bus|BUS_OUT[0]~4, multicore1, 1
instance = comp, \core2|readDmem|dataout[0]~0 , core2|readDmem|dataout[0]~0, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[0]~5 , core2|A_bus|BUS_OUT[0]~5, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[0]~6 , core2|A_bus|BUS_OUT[0]~6, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[0]~185 , core2|A_bus|BUS_OUT[0]~185, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_1|_~0 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_1|_~0, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|sel[34] , core2|ALU|Mod0|auto_generated|divider|divider|sel[34], multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|selnose[17]~9 , core2|ALU|Mod0|auto_generated|divider|divider|selnose[17]~9, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_0|_~0 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_0|_~0, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|selnose[0] , core2|ALU|Mod0|auto_generated|divider|divider|selnose[0], multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[0]~0 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[0]~0, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[17]~1 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[17]~1, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|selnose[17]~10 , core2|ALU|Mod0|auto_generated|divider|divider|selnose[17]~10, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|selnose[17]~11 , core2|ALU|Mod0|auto_generated|divider|divider|selnose[17]~11, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[16]~2 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[16]~2, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[34]~3 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[34]~3, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[33]~4 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[33]~4, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[32]~5 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[32]~5, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[51]~6 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[51]~6, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[50]~7 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[50]~7, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[49]~8 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[49]~8, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[48]~9 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[48]~9, multicore1, 1
instance = comp, \core2|reg_AC|dataout[11]~_Duplicate_1 , core2|reg_AC|dataout[11]~_Duplicate_1, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[68]~10 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[68]~10, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[67]~11 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[67]~11, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[66]~12 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[66]~12, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[65]~13 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[65]~13, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[64]~14 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[64]~14, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[85]~15 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[85]~15, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[84]~16 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[84]~16, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[83]~17 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[83]~17, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[82]~18 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[82]~18, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[81]~19 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[81]~19, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[80]~20 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[80]~20, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|sel[102] , core2|ALU|Mod0|auto_generated|divider|divider|sel[102], multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[102]~21 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[102]~21, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[101]~22 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[101]~22, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[100]~23 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[100]~23, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[99]~24 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[99]~24, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[98]~25 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[98]~25, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[97]~26 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[97]~26, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[96]~27 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[96]~27, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[119]~28 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[119]~28, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[118]~29 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[118]~29, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[117]~30 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[117]~30, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[116]~31 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[116]~31, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[115]~32 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[115]~32, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[114]~33 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[114]~33, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[113]~34 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[113]~34, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[112]~35 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[112]~35, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[136]~36 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[136]~36, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[135]~37 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[135]~37, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[134]~38 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[134]~38, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[133]~39 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[133]~39, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[132]~40 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[132]~40, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[131]~41 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[131]~41, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[130]~42 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[130]~42, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[129]~43 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[129]~43, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[128]~44 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[128]~44, multicore1, 1
instance = comp, \core2|reg_AC|dataout[6]~_Duplicate_1 , core2|reg_AC|dataout[6]~_Duplicate_1, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|selnose[153]~16 , core2|ALU|Mod0|auto_generated|divider|divider|selnose[153]~16, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[153]~45 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[153]~45, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[152]~46 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[152]~46, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[151]~47 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[151]~47, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[150]~48 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[150]~48, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[149]~49 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[149]~49, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[148]~50 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[148]~50, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[147]~51 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[147]~51, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[146]~52 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[146]~52, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[145]~53 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[145]~53, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[144]~54 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[144]~54, multicore1, 1
instance = comp, \core2|reg_AC|dataout[5]~_Duplicate_1 , core2|reg_AC|dataout[5]~_Duplicate_1, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[170]~55 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[170]~55, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[169]~56 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[169]~56, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[168]~57 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[168]~57, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[167]~58 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[167]~58, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[166]~59 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[166]~59, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[165]~60 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[165]~60, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[164]~61 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[164]~61, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[163]~62 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[163]~62, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[162]~63 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[162]~63, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[161]~64 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[161]~64, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[160]~65 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[160]~65, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[187]~66 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[187]~66, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|selnose[204]~17 , core2|ALU|Mod0|auto_generated|divider|divider|selnose[204]~17, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[186]~67 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[186]~67, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[185]~68 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[185]~68, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[184]~69 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[184]~69, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[183]~70 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[183]~70, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[182]~71 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[182]~71, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[181]~72 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[181]~72, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[180]~73 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[180]~73, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[179]~74 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[179]~74, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[178]~75 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[178]~75, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[177]~76 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[177]~76, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[176]~77 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[176]~77, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[204]~78 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[204]~78, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|selnose[221]~18 , core2|ALU|Mod0|auto_generated|divider|divider|selnose[221]~18, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[203]~79 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[203]~79, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[202]~80 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[202]~80, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[201]~81 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[201]~81, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[200]~82 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[200]~82, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[199]~83 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[199]~83, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[198]~84 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[198]~84, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[197]~85 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[197]~85, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[196]~86 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[196]~86, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[195]~87 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[195]~87, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[194]~88 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[194]~88, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[193]~89 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[193]~89, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[192]~90 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[192]~90, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[221]~91 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[221]~91, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[220]~92 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[220]~92, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[219]~93 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[219]~93, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[218]~94 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[218]~94, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[217]~95 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[217]~95, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[216]~96 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[216]~96, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[215]~97 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[215]~97, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[214]~98 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[214]~98, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[213]~99 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[213]~99, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[212]~100 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[212]~100, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[211]~101 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[211]~101, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[210]~102 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[210]~102, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[209]~103 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[209]~103, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[208]~104 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[208]~104, multicore1, 1
instance = comp, \core2|reg_AC|dataout[1]~_Duplicate_1feeder , core2|reg_AC|dataout[1]~_Duplicate_1feeder, multicore1, 1
instance = comp, \core2|reg_AC|dataout[1]~_Duplicate_1 , core2|reg_AC|dataout[1]~_Duplicate_1, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[238]~105 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[238]~105, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[237]~106 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[237]~106, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[236]~107 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[236]~107, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[235]~108 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[235]~108, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[234]~109 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[234]~109, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[233]~110 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[233]~110, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[232]~111 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[232]~111, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[231]~112 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[231]~112, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[230]~113 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[230]~113, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[229]~114 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[229]~114, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[228]~115 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[228]~115, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[227]~116 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[227]~116, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[226]~117 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[226]~117, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[225]~118 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[225]~118, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[224]~119 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[224]~119, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 , core2|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[255]~134 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[255]~134, multicore1, 1
instance = comp, \core2|CU|next.div1~0 , core2|CU|next.div1~0, multicore1, 1
instance = comp, \core2|CU|present.div1 , core2|CU|present.div1, multicore1, 1
instance = comp, \core2|ALU|Mux15~2 , core2|ALU|Mux15~2, multicore1, 1
instance = comp, \core2|ALU|alu_out[3]~20 , core2|ALU|alu_out[3]~20, multicore1, 1
instance = comp, \core2|ALU|Add0~0 , core2|ALU|Add0~0, multicore1, 1
instance = comp, \core2|ALU|Add0~2 , core2|ALU|Add0~2, multicore1, 1
instance = comp, \core2|ALU|Add0~4 , core2|ALU|Add0~4, multicore1, 1
instance = comp, \core2|ALU|Add0~6 , core2|ALU|Add0~6, multicore1, 1
instance = comp, \core2|ALU|Add0~8 , core2|ALU|Add0~8, multicore1, 1
instance = comp, \core2|ALU|Add0~10 , core2|ALU|Add0~10, multicore1, 1
instance = comp, \core2|ALU|Add0~12 , core2|ALU|Add0~12, multicore1, 1
instance = comp, \core2|ALU|Add0~14 , core2|ALU|Add0~14, multicore1, 1
instance = comp, \core2|ALU|Add0~16 , core2|ALU|Add0~16, multicore1, 1
instance = comp, \core2|ALU|Add0~18 , core2|ALU|Add0~18, multicore1, 1
instance = comp, \core2|ALU|Add0~20 , core2|ALU|Add0~20, multicore1, 1
instance = comp, \core2|ALU|Add0~22 , core2|ALU|Add0~22, multicore1, 1
instance = comp, \core2|ALU|Add0~24 , core2|ALU|Add0~24, multicore1, 1
instance = comp, \core2|ALU|Add0~26 , core2|ALU|Add0~26, multicore1, 1
instance = comp, \core2|ALU|Add0~28 , core2|ALU|Add0~28, multicore1, 1
instance = comp, \core2|ALU|Add0~30 , core2|ALU|Add0~30, multicore1, 1
instance = comp, \core2|ALU|Mux0~0 , core2|ALU|Mux0~0, multicore1, 1
instance = comp, \core2|ALU|Mux0~1 , core2|ALU|Mux0~1, multicore1, 1
instance = comp, \core2|ALU|alu_out[3]~21 , core2|ALU|alu_out[3]~21, multicore1, 1
instance = comp, \core2|CU|ctrlsig[13] , core2|CU|ctrlsig[13], multicore1, 1
instance = comp, \core2|ALU|alu_out[3]~36 , core2|ALU|alu_out[3]~36, multicore1, 1
instance = comp, \core2|ALU|alu_out[15] , core2|ALU|alu_out[15], multicore1, 1
instance = comp, \core2|reg_AC|dataout~17 , core2|reg_AC|dataout~17, multicore1, 1
instance = comp, \core2|ALU|alu_out[14]~13 , core2|ALU|alu_out[14]~13, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[254]~133 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[254]~133, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|selnose[17]~15 , core2|ALU|Mod0|auto_generated|divider|divider|selnose[17]~15, multicore1, 1
instance = comp, \core2|ALU|Mux1~0 , core2|ALU|Mux1~0, multicore1, 1
instance = comp, \core2|ALU|Mux1~1 , core2|ALU|Mux1~1, multicore1, 1
instance = comp, \core2|ALU|alu_out[14] , core2|ALU|alu_out[14], multicore1, 1
instance = comp, \core2|reg_AC|dataout~16 , core2|reg_AC|dataout~16, multicore1, 1
instance = comp, \core2|ALU|alu_out~33 , core2|ALU|alu_out~33, multicore1, 1
instance = comp, \core2|ALU|alu_out[13]~12 , core2|ALU|alu_out[13]~12, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[253]~132 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[253]~132, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|selnose[34] , core2|ALU|Div0|auto_generated|divider|divider|selnose[34], multicore1, 1
instance = comp, \core2|ALU|Mux2~0 , core2|ALU|Mux2~0, multicore1, 1
instance = comp, \core2|ALU|Mux2~1 , core2|ALU|Mux2~1, multicore1, 1
instance = comp, \core2|ALU|alu_out[13] , core2|ALU|alu_out[13], multicore1, 1
instance = comp, \core2|reg_AC|dataout~15 , core2|reg_AC|dataout~15, multicore1, 1
instance = comp, \core2|reg_P|dataout[12] , core2|reg_P|dataout[12], multicore1, 1
instance = comp, \core2|reg_A|dataout[12] , core2|reg_A|dataout[12], multicore1, 1
instance = comp, \core2|reg_R|dataout[12] , core2|reg_R|dataout[12], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[12]~148 , core2|A_bus|BUS_OUT[12]~148, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[12]~147 , core2|A_bus|BUS_OUT[12]~147, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[12]~149 , core2|A_bus|BUS_OUT[12]~149, multicore1, 1
instance = comp, \core2|ALU|alu_out~32 , core2|ALU|alu_out~32, multicore1, 1
instance = comp, \core2|ALU|alu_out[12]~11 , core2|ALU|alu_out[12]~11, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[252]~131 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[252]~131, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[34]~0 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[34]~0, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[33]~1 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[33]~1, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[32]~2 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[32]~2, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|selnose[51] , core2|ALU|Div0|auto_generated|divider|divider|selnose[51], multicore1, 1
instance = comp, \core2|ALU|Mux3~0 , core2|ALU|Mux3~0, multicore1, 1
instance = comp, \core2|ALU|Mux3~1 , core2|ALU|Mux3~1, multicore1, 1
instance = comp, \core2|ALU|alu_out[12] , core2|ALU|alu_out[12], multicore1, 1
instance = comp, \core2|reg_AC|dataout~14 , core2|reg_AC|dataout~14, multicore1, 1
instance = comp, \core2|reg_AC|dataout[12]~_Duplicate_1 , core2|reg_AC|dataout[12]~_Duplicate_1, multicore1, 1
instance = comp, \MEMCU|DR2|dataout[12] , MEMCU|DR2|dataout[12], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[12]~142 , core2|A_bus|BUS_OUT[12]~142, multicore1, 1
instance = comp, \core2|reg_DR|dataout[12] , core2|reg_DR|dataout[12], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[12]~143 , core2|A_bus|BUS_OUT[12]~143, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[12]~144 , core2|A_bus|BUS_OUT[12]~144, multicore1, 1
instance = comp, \core2|SUM|dataout[12] , core2|SUM|dataout[12], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[12]~145 , core2|A_bus|BUS_OUT[12]~145, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[12]~146 , core2|A_bus|BUS_OUT[12]~146, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[12]~150 , core2|A_bus|BUS_OUT[12]~150, multicore1, 1
instance = comp, \core2|reg_STB|dataout[12] , core2|reg_STB|dataout[12], multicore1, 1
instance = comp, \core2|reg_STB|dataout[13]~43 , core2|reg_STB|dataout[13]~43, multicore1, 1
instance = comp, \core2|reg_STB|dataout[13] , core2|reg_STB|dataout[13], multicore1, 1
instance = comp, \core2|reg_STB|dataout[14]~45 , core2|reg_STB|dataout[14]~45, multicore1, 1
instance = comp, \core2|reg_STB|dataout[14] , core2|reg_STB|dataout[14], multicore1, 1
instance = comp, \core2|reg_STC|dataout[14]~45 , core2|reg_STC|dataout[14]~45, multicore1, 1
instance = comp, \core2|reg_STC|dataout[14] , core2|reg_STC|dataout[14], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[14]~170 , core2|A_bus|BUS_OUT[14]~170, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[14]~172 , core2|A_bus|BUS_OUT[14]~172, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[14]~173 , core2|A_bus|BUS_OUT[14]~173, multicore1, 1
instance = comp, \core2|reg_DR|dataout[14] , core2|reg_DR|dataout[14], multicore1, 1
instance = comp, \MEMCU|data_in[14]~28 , MEMCU|data_in[14]~28, multicore1, 1
instance = comp, \core4|reg_DR|dataout[14] , core4|reg_DR|dataout[14], multicore1, 1
instance = comp, \MEMCU|data_in[14]~29 , MEMCU|data_in[14]~29, multicore1, 1
instance = comp, \MEMCU|data_in[14] , MEMCU|data_in[14], multicore1, 1
instance = comp, \MEMCU|DR3|dataout[14] , MEMCU|DR3|dataout[14], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[14]~174 , core3|A_bus|BUS_OUT[14]~174, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[14]~175 , core3|A_bus|BUS_OUT[14]~175, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[14]~176 , core3|A_bus|BUS_OUT[14]~176, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[14]~177 , core3|A_bus|BUS_OUT[14]~177, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[14]~180 , core3|A_bus|BUS_OUT[14]~180, multicore1, 1
instance = comp, \core3|ALU|alu_out~34 , core3|ALU|alu_out~34, multicore1, 1
instance = comp, \core3|ALU|alu_out[14]~13 , core3|ALU|alu_out[14]~13, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[254]~133 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[254]~133, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|selnose[17]~13 , core3|ALU|Mod0|auto_generated|divider|divider|selnose[17]~13, multicore1, 1
instance = comp, \core3|ALU|Mux1~0 , core3|ALU|Mux1~0, multicore1, 1
instance = comp, \core3|ALU|Mux1~1 , core3|ALU|Mux1~1, multicore1, 1
instance = comp, \core3|ALU|alu_out[14] , core3|ALU|alu_out[14], multicore1, 1
instance = comp, \core3|reg_AC|dataout~16 , core3|reg_AC|dataout~16, multicore1, 1
instance = comp, \core3|ALU|alu_out[13]~12 , core3|ALU|alu_out[13]~12, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[253]~132 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[253]~132, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|selnose[34] , core3|ALU|Div0|auto_generated|divider|divider|selnose[34], multicore1, 1
instance = comp, \core3|ALU|Mux2~0 , core3|ALU|Mux2~0, multicore1, 1
instance = comp, \core3|ALU|Mux2~1 , core3|ALU|Mux2~1, multicore1, 1
instance = comp, \core3|ALU|alu_out[13] , core3|ALU|alu_out[13], multicore1, 1
instance = comp, \core3|reg_AC|dataout~15 , core3|reg_AC|dataout~15, multicore1, 1
instance = comp, \core3|reg_AC|dataout[13]~_Duplicate_1 , core3|reg_AC|dataout[13]~_Duplicate_1, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[13]~162 , core3|A_bus|BUS_OUT[13]~162, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[13]~163 , core3|A_bus|BUS_OUT[13]~163, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[13]~164 , core3|A_bus|BUS_OUT[13]~164, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[13]~165 , core3|A_bus|BUS_OUT[13]~165, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[13]~158 , core3|A_bus|BUS_OUT[13]~158, multicore1, 1
instance = comp, \core3|reg_M|dataout[13] , core3|reg_M|dataout[13], multicore1, 1
instance = comp, \core3|reg_P|dataout[13] , core3|reg_P|dataout[13], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[13]~157 , core3|A_bus|BUS_OUT[13]~157, multicore1, 1
instance = comp, \core3|SUM|dataout[13] , core3|SUM|dataout[13], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[13]~159 , core3|A_bus|BUS_OUT[13]~159, multicore1, 1
instance = comp, \core3|reg_R|dataout[13] , core3|reg_R|dataout[13], multicore1, 1
instance = comp, \core3|reg_A|dataout[13] , core3|reg_A|dataout[13], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[13]~160 , core3|A_bus|BUS_OUT[13]~160, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[13]~161 , core3|A_bus|BUS_OUT[13]~161, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[13]~166 , core3|A_bus|BUS_OUT[13]~166, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[13]~168 , core3|A_bus|BUS_OUT[13]~168, multicore1, 1
instance = comp, \core3|reg_DR|dataout[13] , core3|reg_DR|dataout[13], multicore1, 1
instance = comp, \MEMCU|data_in[13]~27 , MEMCU|data_in[13]~27, multicore1, 1
instance = comp, \MEMCU|data_in[13]~26 , MEMCU|data_in[13]~26, multicore1, 1
instance = comp, \MEMCU|data_in[13] , MEMCU|data_in[13], multicore1, 1
instance = comp, \MEMCU|DR4|dataout[15] , MEMCU|DR4|dataout[15], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[15]~185 , core4|A_bus|BUS_OUT[15]~185, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[15]~186 , core4|A_bus|BUS_OUT[15]~186, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[15]~187 , core4|A_bus|BUS_OUT[15]~187, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[15]~188 , core4|A_bus|BUS_OUT[15]~188, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[15]~189 , core4|A_bus|BUS_OUT[15]~189, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[15]~193 , core4|A_bus|BUS_OUT[15]~193, multicore1, 1
instance = comp, \core4|reg_AC|dataout~17 , core4|reg_AC|dataout~17, multicore1, 1
instance = comp, \core4|ALU|Mult0|auto_generated|mac_mult1 , core4|ALU|Mult0|auto_generated|mac_mult1, multicore1, 1
instance = comp, \core4|ALU|Mult0|auto_generated|mac_out2 , core4|ALU|Mult0|auto_generated|mac_out2, multicore1, 1
instance = comp, \core4|reg_AC|dataout[14]~_Duplicate_1 , core4|reg_AC|dataout[14]~_Duplicate_1, multicore1, 1
instance = comp, \core4|ALU|alu_out~34 , core4|ALU|alu_out~34, multicore1, 1
instance = comp, \core4|ALU|alu_out[14]~13 , core4|ALU|alu_out[14]~13, multicore1, 1
instance = comp, \core4|ALU|Mux15~2 , core4|ALU|Mux15~2, multicore1, 1
instance = comp, \core4|reg_AC|dataout[7]~_Duplicate_1 , core4|reg_AC|dataout[7]~_Duplicate_1, multicore1, 1
instance = comp, \core4|reg_AC|dataout[4]~_Duplicate_1 , core4|reg_AC|dataout[4]~_Duplicate_1, multicore1, 1
instance = comp, \core4|reg_AC|dataout[3]~_Duplicate_1 , core4|reg_AC|dataout[3]~_Duplicate_1, multicore1, 1
instance = comp, \core4|reg_AC|dataout[2]~_Duplicate_1 , core4|reg_AC|dataout[2]~_Duplicate_1, multicore1, 1
instance = comp, \core4|reg_AC|dataout[1]~_Duplicate_1 , core4|reg_AC|dataout[1]~_Duplicate_1, multicore1, 1
instance = comp, \core4|reg_AC|dataout[0]~_Duplicate_1 , core4|reg_AC|dataout[0]~_Duplicate_1, multicore1, 1
instance = comp, \core4|ALU|Add0~0 , core4|ALU|Add0~0, multicore1, 1
instance = comp, \core4|ALU|Add0~2 , core4|ALU|Add0~2, multicore1, 1
instance = comp, \core4|ALU|Add0~4 , core4|ALU|Add0~4, multicore1, 1
instance = comp, \core4|ALU|Add0~6 , core4|ALU|Add0~6, multicore1, 1
instance = comp, \core4|ALU|Add0~8 , core4|ALU|Add0~8, multicore1, 1
instance = comp, \core4|ALU|Add0~10 , core4|ALU|Add0~10, multicore1, 1
instance = comp, \core4|ALU|Add0~12 , core4|ALU|Add0~12, multicore1, 1
instance = comp, \core4|ALU|Add0~14 , core4|ALU|Add0~14, multicore1, 1
instance = comp, \core4|ALU|Add0~16 , core4|ALU|Add0~16, multicore1, 1
instance = comp, \core4|ALU|Add0~18 , core4|ALU|Add0~18, multicore1, 1
instance = comp, \core4|ALU|Add0~20 , core4|ALU|Add0~20, multicore1, 1
instance = comp, \core4|ALU|Add0~22 , core4|ALU|Add0~22, multicore1, 1
instance = comp, \core4|ALU|Add0~24 , core4|ALU|Add0~24, multicore1, 1
instance = comp, \core4|ALU|Add0~26 , core4|ALU|Add0~26, multicore1, 1
instance = comp, \core4|ALU|Add0~28 , core4|ALU|Add0~28, multicore1, 1
instance = comp, \core4|ALU|alu_out[13]~20 , core4|ALU|alu_out[13]~20, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|selnose[204]~11 , core4|ALU|Mod0|auto_generated|divider|divider|selnose[204]~11, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|selnose[187]~1 , core4|ALU|Mod0|auto_generated|divider|divider|selnose[187]~1, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|sel[170] , core4|ALU|Mod0|auto_generated|divider|divider|sel[170], multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|selnose[136]~2 , core4|ALU|Mod0|auto_generated|divider|divider|selnose[136]~2, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|selnose[85]~3 , core4|ALU|Mod0|auto_generated|divider|divider|selnose[85]~3, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|sel[34] , core4|ALU|Mod0|auto_generated|divider|divider|sel[34], multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|selnose[51]~4 , core4|ALU|Mod0|auto_generated|divider|divider|selnose[51]~4, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|selnose[0]~0 , core4|ALU|Mod0|auto_generated|divider|divider|selnose[0]~0, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|selnose[0] , core4|ALU|Mod0|auto_generated|divider|divider|selnose[0], multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[0]~0 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[0]~0, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_1|_~0 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_1|_~0, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|selnose[17]~5 , core4|ALU|Mod0|auto_generated|divider|divider|selnose[17]~5, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[17]~1 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[17]~1, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|selnose[17]~6 , core4|ALU|Mod0|auto_generated|divider|divider|selnose[17]~6, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|selnose[17]~7 , core4|ALU|Mod0|auto_generated|divider|divider|selnose[17]~7, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[16]~2 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[16]~2, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[34]~3 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[34]~3, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[33]~4 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[33]~4, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[32]~5 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[32]~5, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[51]~6 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[51]~6, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[50]~7 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[50]~7, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[49]~8 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[49]~8, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[48]~9 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[48]~9, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|selnose[68]~8 , core4|ALU|Mod0|auto_generated|divider|divider|selnose[68]~8, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[68]~10 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[68]~10, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[67]~11 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[67]~11, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[66]~12 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[66]~12, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[65]~13 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[65]~13, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[64]~14 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[64]~14, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[85]~15 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[85]~15, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[84]~16 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[84]~16, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[83]~17 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[83]~17, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[82]~18 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[82]~18, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[81]~19 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[81]~19, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[80]~20 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[80]~20, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|sel[102] , core4|ALU|Mod0|auto_generated|divider|divider|sel[102], multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[102]~21 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[102]~21, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[101]~22 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[101]~22, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[100]~23 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[100]~23, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[99]~24 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[99]~24, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[98]~25 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[98]~25, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[97]~26 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[97]~26, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[96]~27 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[96]~27, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|selnose[119]~9 , core4|ALU|Mod0|auto_generated|divider|divider|selnose[119]~9, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[119]~28 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[119]~28, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[118]~29 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[118]~29, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[117]~30 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[117]~30, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[116]~31 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[116]~31, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[115]~32 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[115]~32, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[114]~33 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[114]~33, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[113]~34 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[113]~34, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[112]~35 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[112]~35, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[136]~36 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[136]~36, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[135]~37 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[135]~37, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[134]~38 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[134]~38, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[133]~39 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[133]~39, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[132]~40 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[132]~40, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[131]~41 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[131]~41, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[130]~42 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[130]~42, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[129]~43 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[129]~43, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[128]~44 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[128]~44, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|selnose[153]~10 , core4|ALU|Mod0|auto_generated|divider|divider|selnose[153]~10, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[153]~45 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[153]~45, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[152]~46 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[152]~46, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[151]~47 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[151]~47, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[150]~48 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[150]~48, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[149]~49 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[149]~49, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[148]~50 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[148]~50, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[147]~51 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[147]~51, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[146]~52 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[146]~52, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[145]~53 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[145]~53, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[144]~54 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[144]~54, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[170]~55 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[170]~55, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[169]~56 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[169]~56, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[168]~57 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[168]~57, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[167]~58 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[167]~58, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[166]~59 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[166]~59, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[165]~60 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[165]~60, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[164]~61 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[164]~61, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[163]~62 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[163]~62, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[162]~63 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[162]~63, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[161]~64 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[161]~64, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[160]~65 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[160]~65, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[186]~67 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[186]~67, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[185]~68 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[185]~68, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[184]~69 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[184]~69, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[183]~70 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[183]~70, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[182]~71 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[182]~71, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[181]~72 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[181]~72, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[180]~73 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[180]~73, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[179]~74 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[179]~74, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[178]~75 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[178]~75, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[177]~76 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[177]~76, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[176]~77 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[176]~77, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[187]~66 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[187]~66, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[203]~79 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[203]~79, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[202]~80 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[202]~80, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[201]~81 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[201]~81, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[200]~82 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[200]~82, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[199]~83 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[199]~83, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[198]~84 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[198]~84, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[197]~85 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[197]~85, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[196]~86 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[196]~86, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[195]~87 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[195]~87, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[194]~88 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[194]~88, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[193]~89 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[193]~89, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[192]~90 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[192]~90, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[204]~78 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[204]~78, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[220]~92 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[220]~92, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[219]~93 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[219]~93, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[218]~94 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[218]~94, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[217]~95 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[217]~95, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[216]~96 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[216]~96, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[215]~97 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[215]~97, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[214]~98 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[214]~98, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[213]~99 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[213]~99, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[212]~100 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[212]~100, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[211]~101 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[211]~101, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[210]~102 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[210]~102, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[209]~103 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[209]~103, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[208]~104 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[208]~104, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[221]~91 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[221]~91, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[237]~106 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[237]~106, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[238]~105 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[238]~105, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[236]~107 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[236]~107, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[235]~108 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[235]~108, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[234]~109 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[234]~109, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[233]~110 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[233]~110, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[232]~111 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[232]~111, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[231]~112 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[231]~112, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[230]~113 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[230]~113, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[229]~114 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[229]~114, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[228]~115 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[228]~115, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[227]~116 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[227]~116, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[226]~117 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[226]~117, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[225]~118 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[225]~118, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[224]~119 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[224]~119, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 , core4|ALU|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[254]~133 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[254]~133, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|selnose[17]~13 , core4|ALU|Mod0|auto_generated|divider|divider|selnose[17]~13, multicore1, 1
instance = comp, \core4|ALU|Mux1~0 , core4|ALU|Mux1~0, multicore1, 1
instance = comp, \core4|ALU|Mux1~1 , core4|ALU|Mux1~1, multicore1, 1
instance = comp, \core4|ALU|alu_out[13]~21 , core4|ALU|alu_out[13]~21, multicore1, 1
instance = comp, \core4|CU|ctrlsig[13] , core4|CU|ctrlsig[13], multicore1, 1
instance = comp, \core4|ALU|alu_out[13]~36 , core4|ALU|alu_out[13]~36, multicore1, 1
instance = comp, \core4|ALU|alu_out[14] , core4|ALU|alu_out[14], multicore1, 1
instance = comp, \core4|reg_AC|dataout~16 , core4|reg_AC|dataout~16, multicore1, 1
instance = comp, \core4|ALU|alu_out~33 , core4|ALU|alu_out~33, multicore1, 1
instance = comp, \core4|ALU|alu_out[13]~12 , core4|ALU|alu_out[13]~12, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|selnose[34] , core4|ALU|Div0|auto_generated|divider|divider|selnose[34], multicore1, 1
instance = comp, \core4|ALU|Mux2~0 , core4|ALU|Mux2~0, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[253]~132 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[253]~132, multicore1, 1
instance = comp, \core4|ALU|Mux2~1 , core4|ALU|Mux2~1, multicore1, 1
instance = comp, \core4|ALU|alu_out[13] , core4|ALU|alu_out[13], multicore1, 1
instance = comp, \core4|reg_AC|dataout~15 , core4|reg_AC|dataout~15, multicore1, 1
instance = comp, \core4|ALU|alu_out~32 , core4|ALU|alu_out~32, multicore1, 1
instance = comp, \core4|ALU|alu_out[12]~11 , core4|ALU|alu_out[12]~11, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[34]~0 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[34]~0, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[33]~1 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[33]~1, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[32]~2 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[32]~2, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|selnose[51] , core4|ALU|Div0|auto_generated|divider|divider|selnose[51], multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[252]~131 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[252]~131, multicore1, 1
instance = comp, \core4|ALU|Mux3~0 , core4|ALU|Mux3~0, multicore1, 1
instance = comp, \core4|ALU|Mux3~1 , core4|ALU|Mux3~1, multicore1, 1
instance = comp, \core4|ALU|alu_out[12] , core4|ALU|alu_out[12], multicore1, 1
instance = comp, \core4|reg_AC|dataout~14 , core4|reg_AC|dataout~14, multicore1, 1
instance = comp, \core4|reg_AC|dataout[12]~_Duplicate_1 , core4|reg_AC|dataout[12]~_Duplicate_1, multicore1, 1
instance = comp, \MEMCU|DR4|dataout[12] , MEMCU|DR4|dataout[12], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[12]~149 , core4|A_bus|BUS_OUT[12]~149, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[12]~150 , core4|A_bus|BUS_OUT[12]~150, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[12]~151 , core4|A_bus|BUS_OUT[12]~151, multicore1, 1
instance = comp, \core4|reg_R|dataout[12] , core4|reg_R|dataout[12], multicore1, 1
instance = comp, \core4|reg_N|dataout[12] , core4|reg_N|dataout[12], multicore1, 1
instance = comp, \core4|mux1|dataout[12]~57 , core4|mux1|dataout[12]~57, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[12]~152 , core4|A_bus|BUS_OUT[12]~152, multicore1, 1
instance = comp, \core4|reg_P|dataout[12]~feeder , core4|reg_P|dataout[12]~feeder, multicore1, 1
instance = comp, \core4|reg_P|dataout[12] , core4|reg_P|dataout[12], multicore1, 1
instance = comp, \core4|reg_M|dataout[12] , core4|reg_M|dataout[12], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[12]~146 , core4|A_bus|BUS_OUT[12]~146, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[12]~153 , core4|A_bus|BUS_OUT[12]~153, multicore1, 1
instance = comp, \core4|reg_A|dataout[12] , core4|reg_A|dataout[12], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[12]~155 , core4|A_bus|BUS_OUT[12]~155, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[12]~157 , core4|A_bus|BUS_OUT[12]~157, multicore1, 1
instance = comp, \core4|reg_DR|dataout[12] , core4|reg_DR|dataout[12], multicore1, 1
instance = comp, \MEMCU|data_in[12]~25 , MEMCU|data_in[12]~25, multicore1, 1
instance = comp, \core1|reg_DR|dataout[12] , core1|reg_DR|dataout[12], multicore1, 1
instance = comp, \MEMCU|data_in[12]~24 , MEMCU|data_in[12]~24, multicore1, 1
instance = comp, \MEMCU|data_in[12] , MEMCU|data_in[12], multicore1, 1
instance = comp, \MEMCU|DR1|dataout[13] , MEMCU|DR1|dataout[13], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[13]~165 , core1|A_bus|BUS_OUT[13]~165, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[13]~166 , core1|A_bus|BUS_OUT[13]~166, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[13]~167 , core1|A_bus|BUS_OUT[13]~167, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[13]~168 , core1|A_bus|BUS_OUT[13]~168, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[13] , core1|A_bus|BUS_OUT[13], multicore1, 1
instance = comp, \core1|ALU|alu_out~33 , core1|ALU|alu_out~33, multicore1, 1
instance = comp, \core1|ALU|alu_out[13]~12 , core1|ALU|alu_out[13]~12, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[253]~132 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[253]~132, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|selnose[34] , core1|ALU|Div0|auto_generated|divider|divider|selnose[34], multicore1, 1
instance = comp, \core1|ALU|Mux2~0 , core1|ALU|Mux2~0, multicore1, 1
instance = comp, \core1|ALU|Mux2~1 , core1|ALU|Mux2~1, multicore1, 1
instance = comp, \core1|ALU|alu_out[13] , core1|ALU|alu_out[13], multicore1, 1
instance = comp, \core1|reg_AC|dataout~15 , core1|reg_AC|dataout~15, multicore1, 1
instance = comp, \core1|ALU|alu_out[12]~11 , core1|ALU|alu_out[12]~11, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[252]~131 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[252]~131, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[34]~0 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[34]~0, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[33]~1 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[33]~1, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[32]~2 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[32]~2, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|selnose[51] , core1|ALU|Div0|auto_generated|divider|divider|selnose[51], multicore1, 1
instance = comp, \core1|ALU|Mux3~0 , core1|ALU|Mux3~0, multicore1, 1
instance = comp, \core1|ALU|Mux3~1 , core1|ALU|Mux3~1, multicore1, 1
instance = comp, \core1|ALU|alu_out[12] , core1|ALU|alu_out[12], multicore1, 1
instance = comp, \core1|reg_AC|dataout~14 , core1|reg_AC|dataout~14, multicore1, 1
instance = comp, \core1|ALU|alu_out~30 , core1|ALU|alu_out~30, multicore1, 1
instance = comp, \core1|ALU|alu_out[10]~9 , core1|ALU|alu_out[10]~9, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[51]~3 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[51]~3, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[50]~4 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[50]~4, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[49]~5 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[49]~5, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[48]~6 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[48]~6, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[68]~7 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[68]~7, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[67]~8 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[67]~8, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[66]~9 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[66]~9, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[65]~10 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[65]~10, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[64]~11 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[64]~11, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|selnose[85] , core1|ALU|Div0|auto_generated|divider|divider|selnose[85], multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[250]~129 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[250]~129, multicore1, 1
instance = comp, \core1|ALU|Mux5~0 , core1|ALU|Mux5~0, multicore1, 1
instance = comp, \core1|ALU|Mux5~1 , core1|ALU|Mux5~1, multicore1, 1
instance = comp, \core1|ALU|alu_out[10] , core1|ALU|alu_out[10], multicore1, 1
instance = comp, \core1|reg_AC|dataout~12 , core1|reg_AC|dataout~12, multicore1, 1
instance = comp, \core1|ALU|alu_out[11]~10 , core1|ALU|alu_out[11]~10, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[251]~130 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[251]~130, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|selnose[68] , core1|ALU|Div0|auto_generated|divider|divider|selnose[68], multicore1, 1
instance = comp, \core1|ALU|Mux4~0 , core1|ALU|Mux4~0, multicore1, 1
instance = comp, \core1|ALU|Mux4~1 , core1|ALU|Mux4~1, multicore1, 1
instance = comp, \core1|ALU|alu_out[11] , core1|ALU|alu_out[11], multicore1, 1
instance = comp, \core1|reg_AC|dataout~13 , core1|reg_AC|dataout~13, multicore1, 1
instance = comp, \core1|reg_AC|dataout[11]~_Duplicate_1 , core1|reg_AC|dataout[11]~_Duplicate_1, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[11]~199 , core1|A_bus|BUS_OUT[11]~199, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[11]~144 , core1|A_bus|BUS_OUT[11]~144, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[11]~145 , core1|A_bus|BUS_OUT[11]~145, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[11]~146 , core1|A_bus|BUS_OUT[11]~146, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[11]~147 , core1|A_bus|BUS_OUT[11]~147, multicore1, 1
instance = comp, \core1|SUM|dataout[11] , core1|SUM|dataout[11], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[11]~138 , core1|A_bus|BUS_OUT[11]~138, multicore1, 1
instance = comp, \core1|reg_R|dataout[11]~feeder , core1|reg_R|dataout[11]~feeder, multicore1, 1
instance = comp, \core1|reg_R|dataout[11] , core1|reg_R|dataout[11], multicore1, 1
instance = comp, \core1|reg_A|dataout[11] , core1|reg_A|dataout[11], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[11]~139 , core1|A_bus|BUS_OUT[11]~139, multicore1, 1
instance = comp, \core1|reg_P|dataout[11]~feeder , core1|reg_P|dataout[11]~feeder, multicore1, 1
instance = comp, \core1|reg_P|dataout[11] , core1|reg_P|dataout[11], multicore1, 1
instance = comp, \core1|reg_M|dataout[11] , core1|reg_M|dataout[11], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[11]~137 , core1|A_bus|BUS_OUT[11]~137, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[11]~148 , core1|A_bus|BUS_OUT[11]~148, multicore1, 1
instance = comp, \core1|reg_DR|dataout[11] , core1|reg_DR|dataout[11], multicore1, 1
instance = comp, \MEMCU|data_in[11]~22 , MEMCU|data_in[11]~22, multicore1, 1
instance = comp, \MEMCU|data_in[11]~23 , MEMCU|data_in[11]~23, multicore1, 1
instance = comp, \MEMCU|data_in[11] , MEMCU|data_in[11], multicore1, 1
instance = comp, \MEMCU|DR3|dataout[12] , MEMCU|DR3|dataout[12], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[12]~150 , core3|A_bus|BUS_OUT[12]~150, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[12]~151 , core3|A_bus|BUS_OUT[12]~151, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[12]~152 , core3|A_bus|BUS_OUT[12]~152, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[12]~153 , core3|A_bus|BUS_OUT[12]~153, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[12]~154 , core3|A_bus|BUS_OUT[12]~154, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[12]~156 , core3|A_bus|BUS_OUT[12]~156, multicore1, 1
instance = comp, \core3|ALU|alu_out~32 , core3|ALU|alu_out~32, multicore1, 1
instance = comp, \core3|ALU|alu_out[12]~11 , core3|ALU|alu_out[12]~11, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[252]~131 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[252]~131, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[34]~0 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[34]~0, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[33]~1 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[33]~1, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[32]~2 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[32]~2, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|selnose[51] , core3|ALU|Div0|auto_generated|divider|divider|selnose[51], multicore1, 1
instance = comp, \core3|ALU|Mux3~0 , core3|ALU|Mux3~0, multicore1, 1
instance = comp, \core3|ALU|Mux3~1 , core3|ALU|Mux3~1, multicore1, 1
instance = comp, \core3|ALU|alu_out[12] , core3|ALU|alu_out[12], multicore1, 1
instance = comp, \core3|reg_AC|dataout~14 , core3|reg_AC|dataout~14, multicore1, 1
instance = comp, \core3|ALU|alu_out~31 , core3|ALU|alu_out~31, multicore1, 1
instance = comp, \core3|ALU|alu_out[11]~10 , core3|ALU|alu_out[11]~10, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[251]~130 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[251]~130, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[51]~3 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[51]~3, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[50]~4 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[50]~4, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[49]~5 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[49]~5, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[48]~6 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[48]~6, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|selnose[68] , core3|ALU|Div0|auto_generated|divider|divider|selnose[68], multicore1, 1
instance = comp, \core3|ALU|Mux4~0 , core3|ALU|Mux4~0, multicore1, 1
instance = comp, \core3|ALU|Mux4~1 , core3|ALU|Mux4~1, multicore1, 1
instance = comp, \core3|ALU|alu_out[11] , core3|ALU|alu_out[11], multicore1, 1
instance = comp, \core3|reg_AC|dataout~13 , core3|reg_AC|dataout~13, multicore1, 1
instance = comp, \core3|ALU|alu_out[10]~9 , core3|ALU|alu_out[10]~9, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[250]~129 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[250]~129, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[68]~7 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[68]~7, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[67]~8 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[67]~8, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[66]~9 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[66]~9, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[65]~10 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[65]~10, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[64]~11 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[64]~11, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|selnose[85] , core3|ALU|Div0|auto_generated|divider|divider|selnose[85], multicore1, 1
instance = comp, \core3|ALU|Mux5~0 , core3|ALU|Mux5~0, multicore1, 1
instance = comp, \core3|ALU|Mux5~1 , core3|ALU|Mux5~1, multicore1, 1
instance = comp, \core3|ALU|alu_out[10] , core3|ALU|alu_out[10], multicore1, 1
instance = comp, \core3|reg_AC|dataout~12 , core3|reg_AC|dataout~12, multicore1, 1
instance = comp, \core3|ALU|alu_out[7]~6 , core3|ALU|alu_out[7]~6, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[247]~126 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[247]~126, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[85]~12 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[85]~12, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[84]~13 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[84]~13, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[83]~14 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[83]~14, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[82]~15 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[82]~15, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[81]~16 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[81]~16, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[80]~17 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[80]~17, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[102]~18 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[102]~18, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[101]~19 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[101]~19, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[100]~20 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[100]~20, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[99]~21 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[99]~21, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[98]~22 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[98]~22, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[97]~23 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[97]~23, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[96]~24 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[96]~24, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[119]~25 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[119]~25, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[118]~26 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[118]~26, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[117]~27 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[117]~27, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[116]~28 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[116]~28, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[115]~29 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[115]~29, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[114]~30 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[114]~30, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[113]~31 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[113]~31, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[112]~32 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[112]~32, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|selnose[136] , core3|ALU|Div0|auto_generated|divider|divider|selnose[136], multicore1, 1
instance = comp, \core3|ALU|Mux8~0 , core3|ALU|Mux8~0, multicore1, 1
instance = comp, \core3|ALU|Mux8~1 , core3|ALU|Mux8~1, multicore1, 1
instance = comp, \core3|ALU|alu_out[7] , core3|ALU|alu_out[7], multicore1, 1
instance = comp, \core3|reg_AC|dataout~9 , core3|reg_AC|dataout~9, multicore1, 1
instance = comp, \core3|ALU|alu_out[6]~5 , core3|ALU|alu_out[6]~5, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[246]~125 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[246]~125, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[136]~33 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[136]~33, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[135]~34 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[135]~34, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[134]~35 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[134]~35, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[133]~36 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[133]~36, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[132]~37 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[132]~37, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[131]~38 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[131]~38, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[130]~39 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[130]~39, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[129]~40 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[129]~40, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[128]~41 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[128]~41, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|selnose[153] , core3|ALU|Div0|auto_generated|divider|divider|selnose[153], multicore1, 1
instance = comp, \core3|ALU|Mux9~0 , core3|ALU|Mux9~0, multicore1, 1
instance = comp, \core3|ALU|Mux9~1 , core3|ALU|Mux9~1, multicore1, 1
instance = comp, \core3|ALU|alu_out[6] , core3|ALU|alu_out[6], multicore1, 1
instance = comp, \core3|reg_AC|dataout~8 , core3|reg_AC|dataout~8, multicore1, 1
instance = comp, \core3|ALU|alu_out~25 , core3|ALU|alu_out~25, multicore1, 1
instance = comp, \core3|ALU|alu_out[5]~4 , core3|ALU|alu_out[5]~4, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[245]~124 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[245]~124, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[153]~42 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[153]~42, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[152]~43 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[152]~43, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[151]~44 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[151]~44, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[150]~45 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[150]~45, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[149]~46 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[149]~46, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[148]~47 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[148]~47, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[147]~48 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[147]~48, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[146]~49 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[146]~49, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[145]~50 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[145]~50, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[144]~51 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[144]~51, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|selnose[170] , core3|ALU|Div0|auto_generated|divider|divider|selnose[170], multicore1, 1
instance = comp, \core3|ALU|Mux10~0 , core3|ALU|Mux10~0, multicore1, 1
instance = comp, \core3|ALU|Mux10~1 , core3|ALU|Mux10~1, multicore1, 1
instance = comp, \core3|ALU|alu_out[5] , core3|ALU|alu_out[5], multicore1, 1
instance = comp, \core3|reg_AC|dataout~7 , core3|reg_AC|dataout~7, multicore1, 1
instance = comp, \core3|ALU|alu_out~24 , core3|ALU|alu_out~24, multicore1, 1
instance = comp, \core3|ALU|alu_out[4]~3 , core3|ALU|alu_out[4]~3, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[170]~52 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[170]~52, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[169]~53 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[169]~53, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[168]~54 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[168]~54, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[167]~55 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[167]~55, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[166]~56 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[166]~56, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[165]~57 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[165]~57, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[164]~58 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[164]~58, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[163]~59 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[163]~59, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[162]~60 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[162]~60, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[161]~61 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[161]~61, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[160]~62 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[160]~62, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|selnose[187] , core3|ALU|Div0|auto_generated|divider|divider|selnose[187], multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[244]~123 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[244]~123, multicore1, 1
instance = comp, \core3|ALU|Mux11~0 , core3|ALU|Mux11~0, multicore1, 1
instance = comp, \core3|ALU|Mux11~1 , core3|ALU|Mux11~1, multicore1, 1
instance = comp, \core3|ALU|alu_out[4] , core3|ALU|alu_out[4], multicore1, 1
instance = comp, \core3|reg_AC|dataout~6 , core3|reg_AC|dataout~6, multicore1, 1
instance = comp, \core3|ALU|alu_out~23 , core3|ALU|alu_out~23, multicore1, 1
instance = comp, \core3|ALU|alu_out[3]~2 , core3|ALU|alu_out[3]~2, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[243]~122 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[243]~122, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[187]~63 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[187]~63, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[186]~64 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[186]~64, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[185]~65 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[185]~65, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[184]~66 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[184]~66, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[183]~67 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[183]~67, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[182]~68 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[182]~68, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[181]~69 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[181]~69, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[180]~70 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[180]~70, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[179]~71 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[179]~71, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[178]~72 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[178]~72, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[177]~73 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[177]~73, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[176]~74 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[176]~74, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|selnose[204] , core3|ALU|Div0|auto_generated|divider|divider|selnose[204], multicore1, 1
instance = comp, \core3|ALU|Mux12~0 , core3|ALU|Mux12~0, multicore1, 1
instance = comp, \core3|ALU|Mux12~1 , core3|ALU|Mux12~1, multicore1, 1
instance = comp, \core3|ALU|alu_out[3] , core3|ALU|alu_out[3], multicore1, 1
instance = comp, \core3|reg_AC|dataout~5 , core3|reg_AC|dataout~5, multicore1, 1
instance = comp, \core3|ALU|alu_out[2]~1 , core3|ALU|alu_out[2]~1, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[242]~121 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[242]~121, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[204]~75 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[204]~75, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[203]~76 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[203]~76, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[202]~77 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[202]~77, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[201]~78 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[201]~78, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[200]~79 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[200]~79, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[199]~80 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[199]~80, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[198]~81 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[198]~81, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[197]~82 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[197]~82, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[196]~83 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[196]~83, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[195]~84 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[195]~84, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[194]~85 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[194]~85, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[193]~86 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[193]~86, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[192]~87 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[192]~87, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|selnose[221] , core3|ALU|Div0|auto_generated|divider|divider|selnose[221], multicore1, 1
instance = comp, \core3|ALU|Mux13~0 , core3|ALU|Mux13~0, multicore1, 1
instance = comp, \core3|ALU|Mux13~1 , core3|ALU|Mux13~1, multicore1, 1
instance = comp, \core3|ALU|alu_out[2] , core3|ALU|alu_out[2], multicore1, 1
instance = comp, \core3|reg_AC|dataout~4 , core3|reg_AC|dataout~4, multicore1, 1
instance = comp, \core3|ALU|alu_out~19 , core3|ALU|alu_out~19, multicore1, 1
instance = comp, \core3|ALU|alu_out[1]~0 , core3|ALU|alu_out[1]~0, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[221]~88 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[221]~88, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[220]~89 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[220]~89, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[219]~90 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[219]~90, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[218]~91 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[218]~91, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[217]~92 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[217]~92, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[216]~93 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[216]~93, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[215]~94 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[215]~94, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[214]~95 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[214]~95, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[213]~96 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[213]~96, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[212]~97 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[212]~97, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[211]~98 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[211]~98, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[210]~99 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[210]~99, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[209]~100 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[209]~100, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[208]~101 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[208]~101, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|selnose[238] , core3|ALU|Div0|auto_generated|divider|divider|selnose[238], multicore1, 1
instance = comp, \core3|ALU|Mux14~0 , core3|ALU|Mux14~0, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[241]~120 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[241]~120, multicore1, 1
instance = comp, \core3|ALU|Mux14~1 , core3|ALU|Mux14~1, multicore1, 1
instance = comp, \core3|ALU|alu_out[1] , core3|ALU|alu_out[1], multicore1, 1
instance = comp, \core3|reg_AC|dataout~3 , core3|reg_AC|dataout~3, multicore1, 1
instance = comp, \core3|ALU|Mux15~4 , core3|ALU|Mux15~4, multicore1, 1
instance = comp, \core3|ALU|Mux15~5 , core3|ALU|Mux15~5, multicore1, 1
instance = comp, \core3|ALU|Mux15~6 , core3|ALU|Mux15~6, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[238]~102 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[238]~102, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[237]~103 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[237]~103, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[236]~104 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[236]~104, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[235]~105 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[235]~105, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[234]~106 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[234]~106, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[233]~107 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[233]~107, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[232]~108 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[232]~108, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[231]~109 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[231]~109, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[230]~110 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[230]~110, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[229]~111 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[229]~111, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[228]~112 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[228]~112, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[227]~113 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[227]~113, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[226]~114 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[226]~114, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[225]~115 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[225]~115, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|StageOut[224]~116 , core3|ALU|Div0|auto_generated|divider|divider|StageOut[224]~116, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 , core3|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32, multicore1, 1
instance = comp, \core3|ALU|Mux15~7 , core3|ALU|Mux15~7, multicore1, 1
instance = comp, \core3|ALU|Mux15~9 , core3|ALU|Mux15~9, multicore1, 1
instance = comp, \core3|ALU|Mux15~3 , core3|ALU|Mux15~3, multicore1, 1
instance = comp, \core3|CU|ctrlsig[14] , core3|CU|ctrlsig[14], multicore1, 1
instance = comp, \core3|ALU|Mux15~8 , core3|ALU|Mux15~8, multicore1, 1
instance = comp, \core3|ALU|alu_out[0] , core3|ALU|alu_out[0], multicore1, 1
instance = comp, \core3|reg_AC|dataout~1 , core3|reg_AC|dataout~1, multicore1, 1
instance = comp, \core3|ALU|alu_out~28 , core3|ALU|alu_out~28, multicore1, 1
instance = comp, \core3|ALU|alu_out[8]~7 , core3|ALU|alu_out[8]~7, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[248]~127 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[248]~127, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|selnose[119] , core3|ALU|Div0|auto_generated|divider|divider|selnose[119], multicore1, 1
instance = comp, \core3|ALU|Mux7~0 , core3|ALU|Mux7~0, multicore1, 1
instance = comp, \core3|ALU|Mux7~1 , core3|ALU|Mux7~1, multicore1, 1
instance = comp, \core3|ALU|alu_out[8] , core3|ALU|alu_out[8], multicore1, 1
instance = comp, \core3|reg_AC|dataout~10 , core3|reg_AC|dataout~10, multicore1, 1
instance = comp, \core3|reg_AC|dataout[8]~_Duplicate_1 , core3|reg_AC|dataout[8]~_Duplicate_1, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[8]~102 , core3|A_bus|BUS_OUT[8]~102, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[8]~103 , core3|A_bus|BUS_OUT[8]~103, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[8]~104 , core3|A_bus|BUS_OUT[8]~104, multicore1, 1
instance = comp, \core3|mux1|dataout[8]~32 , core3|mux1|dataout[8]~32, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[8]~105 , core3|A_bus|BUS_OUT[8]~105, multicore1, 1
instance = comp, \core3|SUM|dataout[8] , core3|SUM|dataout[8], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[8]~99 , core3|A_bus|BUS_OUT[8]~99, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[8]~98 , core3|A_bus|BUS_OUT[8]~98, multicore1, 1
instance = comp, \core3|reg_M|dataout[8] , core3|reg_M|dataout[8], multicore1, 1
instance = comp, \core3|reg_P|dataout[8] , core3|reg_P|dataout[8], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[8]~97 , core3|A_bus|BUS_OUT[8]~97, multicore1, 1
instance = comp, \core3|reg_A|dataout[8] , core3|reg_A|dataout[8], multicore1, 1
instance = comp, \core3|reg_R|dataout[8]~feeder , core3|reg_R|dataout[8]~feeder, multicore1, 1
instance = comp, \core3|reg_R|dataout[8] , core3|reg_R|dataout[8], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[8]~100 , core3|A_bus|BUS_OUT[8]~100, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[8]~101 , core3|A_bus|BUS_OUT[8]~101, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[8]~108 , core3|A_bus|BUS_OUT[8]~108, multicore1, 1
instance = comp, \core3|reg_DR|dataout[8] , core3|reg_DR|dataout[8], multicore1, 1
instance = comp, \MEMCU|data_in[8]~17 , MEMCU|data_in[8]~17, multicore1, 1
instance = comp, \MEMCU|data_in[8] , MEMCU|data_in[8], multicore1, 1
instance = comp, \MEMCU|DR3|dataout[7] , MEMCU|DR3|dataout[7], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[7]~90 , core3|A_bus|BUS_OUT[7]~90, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[7]~91 , core3|A_bus|BUS_OUT[7]~91, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[7]~92 , core3|A_bus|BUS_OUT[7]~92, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[7]~93 , core3|A_bus|BUS_OUT[7]~93, multicore1, 1
instance = comp, \core3|reg_N|dataout[7] , core3|reg_N|dataout[7], multicore1, 1
instance = comp, \core3|reg_B|dataout[7] , core3|reg_B|dataout[7], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[7]~95 , core3|A_bus|BUS_OUT[7]~95, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[7]~94 , core3|A_bus|BUS_OUT[7]~94, multicore1, 1
instance = comp, \core3|SUM|dataout[7] , core3|SUM|dataout[7], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[7]~87 , core3|A_bus|BUS_OUT[7]~87, multicore1, 1
instance = comp, \core3|reg_M|dataout[7] , core3|reg_M|dataout[7], multicore1, 1
instance = comp, \core3|reg_P|dataout[7] , core3|reg_P|dataout[7], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[7]~85 , core3|A_bus|BUS_OUT[7]~85, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[7]~86 , core3|A_bus|BUS_OUT[7]~86, multicore1, 1
instance = comp, \core3|reg_A|dataout[7] , core3|reg_A|dataout[7], multicore1, 1
instance = comp, \core3|reg_R|dataout[7]~feeder , core3|reg_R|dataout[7]~feeder, multicore1, 1
instance = comp, \core3|reg_R|dataout[7] , core3|reg_R|dataout[7], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[7]~88 , core3|A_bus|BUS_OUT[7]~88, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[7]~89 , core3|A_bus|BUS_OUT[7]~89, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[7]~96 , core3|A_bus|BUS_OUT[7]~96, multicore1, 1
instance = comp, \core3|reg_AR|dataout[7]~feeder , core3|reg_AR|dataout[7]~feeder, multicore1, 1
instance = comp, \core3|reg_AR|dataout[7] , core3|reg_AR|dataout[7], multicore1, 1
instance = comp, \MEMCU|AR3|dataout[7] , MEMCU|AR3|dataout[7], multicore1, 1
instance = comp, \MEMCU|readAR3|dataout[7]~7 , MEMCU|readAR3|dataout[7]~7, multicore1, 1
instance = comp, \core2|reg_AR|dataout[7]~feeder , core2|reg_AR|dataout[7]~feeder, multicore1, 1
instance = comp, \core2|reg_AR|dataout[7] , core2|reg_AR|dataout[7], multicore1, 1
instance = comp, \MEMCU|AR2|dataout[7] , MEMCU|AR2|dataout[7], multicore1, 1
instance = comp, \MEMCU|address[7]~15 , MEMCU|address[7]~15, multicore1, 1
instance = comp, \MEMCU|DR4|dataout[11] , MEMCU|DR4|dataout[11], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[11]~137 , core4|A_bus|BUS_OUT[11]~137, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[11]~138 , core4|A_bus|BUS_OUT[11]~138, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[11]~139 , core4|A_bus|BUS_OUT[11]~139, multicore1, 1
instance = comp, \core4|reg_R|dataout[11] , core4|reg_R|dataout[11], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[11]~140 , core4|A_bus|BUS_OUT[11]~140, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[11]~135 , core4|A_bus|BUS_OUT[11]~135, multicore1, 1
instance = comp, \core4|reg_P|dataout[11] , core4|reg_P|dataout[11], multicore1, 1
instance = comp, \core4|reg_M|dataout[11] , core4|reg_M|dataout[11], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[11]~134 , core4|A_bus|BUS_OUT[11]~134, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[11]~141 , core4|A_bus|BUS_OUT[11]~141, multicore1, 1
instance = comp, \core4|SUM|dataout[11] , core4|SUM|dataout[11], multicore1, 1
instance = comp, \core4|reg_B|dataout[11] , core4|reg_B|dataout[11], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[11]~144 , core4|A_bus|BUS_OUT[11]~144, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[11]~145 , core4|A_bus|BUS_OUT[11]~145, multicore1, 1
instance = comp, \core4|ALU|alu_out~31 , core4|ALU|alu_out~31, multicore1, 1
instance = comp, \core4|ALU|alu_out[11]~10 , core4|ALU|alu_out[11]~10, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[51]~3 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[51]~3, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[50]~4 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[50]~4, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[49]~5 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[49]~5, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[48]~6 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[48]~6, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|selnose[68] , core4|ALU|Div0|auto_generated|divider|divider|selnose[68], multicore1, 1
instance = comp, \core4|ALU|Mux4~0 , core4|ALU|Mux4~0, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[251]~130 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[251]~130, multicore1, 1
instance = comp, \core4|ALU|Mux4~1 , core4|ALU|Mux4~1, multicore1, 1
instance = comp, \core4|ALU|alu_out[11] , core4|ALU|alu_out[11], multicore1, 1
instance = comp, \core4|reg_AC|dataout~13 , core4|reg_AC|dataout~13, multicore1, 1
instance = comp, \core4|ALU|alu_out[10]~9 , core4|ALU|alu_out[10]~9, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[250]~129 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[250]~129, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[68]~7 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[68]~7, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[67]~8 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[67]~8, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[66]~9 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[66]~9, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[65]~10 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[65]~10, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[64]~11 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[64]~11, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|selnose[85] , core4|ALU|Div0|auto_generated|divider|divider|selnose[85], multicore1, 1
instance = comp, \core4|ALU|Mux5~0 , core4|ALU|Mux5~0, multicore1, 1
instance = comp, \core4|ALU|Mux5~1 , core4|ALU|Mux5~1, multicore1, 1
instance = comp, \core4|ALU|alu_out[10] , core4|ALU|alu_out[10], multicore1, 1
instance = comp, \core4|reg_AC|dataout~12 , core4|reg_AC|dataout~12, multicore1, 1
instance = comp, \core4|ALU|alu_out~29 , core4|ALU|alu_out~29, multicore1, 1
instance = comp, \core4|ALU|alu_out[9]~8 , core4|ALU|alu_out[9]~8, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[85]~12 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[85]~12, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[84]~13 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[84]~13, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[83]~14 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[83]~14, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[82]~15 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[82]~15, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[81]~16 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[81]~16, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[80]~17 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[80]~17, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|selnose[102] , core4|ALU|Div0|auto_generated|divider|divider|selnose[102], multicore1, 1
instance = comp, \core4|ALU|Mux6~0 , core4|ALU|Mux6~0, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[249]~128 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[249]~128, multicore1, 1
instance = comp, \core4|ALU|Mux6~1 , core4|ALU|Mux6~1, multicore1, 1
instance = comp, \core4|ALU|alu_out[9] , core4|ALU|alu_out[9], multicore1, 1
instance = comp, \core4|reg_AC|dataout~11 , core4|reg_AC|dataout~11, multicore1, 1
instance = comp, \core4|ALU|alu_out[8]~7 , core4|ALU|alu_out[8]~7, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[248]~127 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[248]~127, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[102]~18 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[102]~18, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[101]~19 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[101]~19, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[100]~20 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[100]~20, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[99]~21 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[99]~21, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[98]~22 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[98]~22, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[97]~23 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[97]~23, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[96]~24 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[96]~24, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|selnose[119] , core4|ALU|Div0|auto_generated|divider|divider|selnose[119], multicore1, 1
instance = comp, \core4|ALU|Mux7~0 , core4|ALU|Mux7~0, multicore1, 1
instance = comp, \core4|ALU|Mux7~1 , core4|ALU|Mux7~1, multicore1, 1
instance = comp, \core4|ALU|alu_out[8] , core4|ALU|alu_out[8], multicore1, 1
instance = comp, \core4|reg_AC|dataout~10 , core4|reg_AC|dataout~10, multicore1, 1
instance = comp, \core4|ALU|alu_out~27 , core4|ALU|alu_out~27, multicore1, 1
instance = comp, \core4|ALU|alu_out[7]~6 , core4|ALU|alu_out[7]~6, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[119]~25 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[119]~25, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[118]~26 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[118]~26, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[117]~27 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[117]~27, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[116]~28 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[116]~28, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[115]~29 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[115]~29, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[114]~30 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[114]~30, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[113]~31 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[113]~31, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[112]~32 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[112]~32, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|selnose[136] , core4|ALU|Div0|auto_generated|divider|divider|selnose[136], multicore1, 1
instance = comp, \core4|ALU|Mux8~0 , core4|ALU|Mux8~0, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[247]~126 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[247]~126, multicore1, 1
instance = comp, \core4|ALU|Mux8~1 , core4|ALU|Mux8~1, multicore1, 1
instance = comp, \core4|ALU|alu_out[7] , core4|ALU|alu_out[7], multicore1, 1
instance = comp, \core4|reg_AC|dataout~9 , core4|reg_AC|dataout~9, multicore1, 1
instance = comp, \core4|ALU|alu_out[6]~5 , core4|ALU|alu_out[6]~5, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[246]~125 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[246]~125, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[136]~33 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[136]~33, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[135]~34 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[135]~34, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[134]~35 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[134]~35, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[133]~36 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[133]~36, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[132]~37 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[132]~37, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[131]~38 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[131]~38, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[130]~39 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[130]~39, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[129]~40 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[129]~40, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[128]~41 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[128]~41, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|selnose[153] , core4|ALU|Div0|auto_generated|divider|divider|selnose[153], multicore1, 1
instance = comp, \core4|ALU|Mux9~0 , core4|ALU|Mux9~0, multicore1, 1
instance = comp, \core4|ALU|Mux9~1 , core4|ALU|Mux9~1, multicore1, 1
instance = comp, \core4|ALU|alu_out[6] , core4|ALU|alu_out[6], multicore1, 1
instance = comp, \core4|reg_AC|dataout~8 , core4|reg_AC|dataout~8, multicore1, 1
instance = comp, \core4|ALU|alu_out~24 , core4|ALU|alu_out~24, multicore1, 1
instance = comp, \core4|ALU|alu_out[4]~3 , core4|ALU|alu_out[4]~3, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[244]~123 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[244]~123, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[153]~42 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[153]~42, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[152]~43 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[152]~43, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[151]~44 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[151]~44, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[150]~45 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[150]~45, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[149]~46 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[149]~46, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[148]~47 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[148]~47, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[147]~48 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[147]~48, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[146]~49 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[146]~49, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[145]~50 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[145]~50, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[144]~51 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[144]~51, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[170]~52 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[170]~52, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[169]~53 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[169]~53, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[168]~54 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[168]~54, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[167]~55 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[167]~55, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[166]~56 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[166]~56, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[165]~57 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[165]~57, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[164]~58 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[164]~58, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[163]~59 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[163]~59, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[162]~60 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[162]~60, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[161]~61 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[161]~61, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[160]~62 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[160]~62, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|selnose[187] , core4|ALU|Div0|auto_generated|divider|divider|selnose[187], multicore1, 1
instance = comp, \core4|ALU|Mux11~0 , core4|ALU|Mux11~0, multicore1, 1
instance = comp, \core4|ALU|Mux11~1 , core4|ALU|Mux11~1, multicore1, 1
instance = comp, \core4|ALU|alu_out[4] , core4|ALU|alu_out[4], multicore1, 1
instance = comp, \core4|reg_AC|dataout~6 , core4|reg_AC|dataout~6, multicore1, 1
instance = comp, \core4|ALU|alu_out~23 , core4|ALU|alu_out~23, multicore1, 1
instance = comp, \core4|ALU|alu_out[3]~2 , core4|ALU|alu_out[3]~2, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[243]~122 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[243]~122, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[187]~63 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[187]~63, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[186]~64 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[186]~64, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[185]~65 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[185]~65, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[184]~66 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[184]~66, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[183]~67 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[183]~67, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[182]~68 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[182]~68, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[181]~69 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[181]~69, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[180]~70 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[180]~70, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[179]~71 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[179]~71, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[178]~72 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[178]~72, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[177]~73 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[177]~73, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[176]~74 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[176]~74, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|selnose[204] , core4|ALU|Div0|auto_generated|divider|divider|selnose[204], multicore1, 1
instance = comp, \core4|ALU|Mux12~0 , core4|ALU|Mux12~0, multicore1, 1
instance = comp, \core4|ALU|Mux12~1 , core4|ALU|Mux12~1, multicore1, 1
instance = comp, \core4|ALU|alu_out[3] , core4|ALU|alu_out[3], multicore1, 1
instance = comp, \core4|reg_AC|dataout~5 , core4|reg_AC|dataout~5, multicore1, 1
instance = comp, \core4|ALU|alu_out~22 , core4|ALU|alu_out~22, multicore1, 1
instance = comp, \core4|ALU|alu_out[2]~1 , core4|ALU|alu_out[2]~1, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[242]~121 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[242]~121, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[204]~75 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[204]~75, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[203]~76 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[203]~76, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[202]~77 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[202]~77, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[201]~78 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[201]~78, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[200]~79 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[200]~79, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[199]~80 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[199]~80, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[198]~81 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[198]~81, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[197]~82 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[197]~82, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[196]~83 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[196]~83, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[195]~84 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[195]~84, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[194]~85 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[194]~85, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[193]~86 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[193]~86, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[192]~87 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[192]~87, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|selnose[221] , core4|ALU|Div0|auto_generated|divider|divider|selnose[221], multicore1, 1
instance = comp, \core4|ALU|Mux13~0 , core4|ALU|Mux13~0, multicore1, 1
instance = comp, \core4|ALU|Mux13~1 , core4|ALU|Mux13~1, multicore1, 1
instance = comp, \core4|ALU|alu_out[2] , core4|ALU|alu_out[2], multicore1, 1
instance = comp, \core4|reg_AC|dataout~4 , core4|reg_AC|dataout~4, multicore1, 1
instance = comp, \core4|ALU|alu_out~19 , core4|ALU|alu_out~19, multicore1, 1
instance = comp, \core4|ALU|alu_out[1]~0 , core4|ALU|alu_out[1]~0, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[241]~120 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[241]~120, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|selnose[238] , core4|ALU|Div0|auto_generated|divider|divider|selnose[238], multicore1, 1
instance = comp, \core4|ALU|Mux14~0 , core4|ALU|Mux14~0, multicore1, 1
instance = comp, \core4|ALU|Mux14~1 , core4|ALU|Mux14~1, multicore1, 1
instance = comp, \core4|ALU|alu_out[1] , core4|ALU|alu_out[1], multicore1, 1
instance = comp, \core4|reg_AC|dataout~3 , core4|reg_AC|dataout~3, multicore1, 1
instance = comp, \core4|ALU|alu_out[5]~4 , core4|ALU|alu_out[5]~4, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|selnose[170] , core4|ALU|Div0|auto_generated|divider|divider|selnose[170], multicore1, 1
instance = comp, \core4|ALU|Mux10~0 , core4|ALU|Mux10~0, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[245]~124 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[245]~124, multicore1, 1
instance = comp, \core4|ALU|Mux10~1 , core4|ALU|Mux10~1, multicore1, 1
instance = comp, \core4|ALU|alu_out[5] , core4|ALU|alu_out[5], multicore1, 1
instance = comp, \core4|reg_AC|dataout~7 , core4|reg_AC|dataout~7, multicore1, 1
instance = comp, \core4|reg_AC|dataout[5]~_Duplicate_1 , core4|reg_AC|dataout[5]~_Duplicate_1, multicore1, 1
instance = comp, \MEMCU|DR4|dataout[5] , MEMCU|DR4|dataout[5], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[5]~64 , core4|A_bus|BUS_OUT[5]~64, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[5]~65 , core4|A_bus|BUS_OUT[5]~65, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[5]~66 , core4|A_bus|BUS_OUT[5]~66, multicore1, 1
instance = comp, \core4|reg_N|dataout[5] , core4|reg_N|dataout[5], multicore1, 1
instance = comp, \core4|mux1|dataout[5]~50 , core4|mux1|dataout[5]~50, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[5]~67 , core4|A_bus|BUS_OUT[5]~67, multicore1, 1
instance = comp, \core4|reg_A|dataout[5] , core4|reg_A|dataout[5], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[5]~62 , core4|A_bus|BUS_OUT[5]~62, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[5]~70 , core4|A_bus|BUS_OUT[5]~70, multicore1, 1
instance = comp, \core4|reg_B|dataout[5]~feeder , core4|reg_B|dataout[5]~feeder, multicore1, 1
instance = comp, \core4|reg_B|dataout[5] , core4|reg_B|dataout[5], multicore1, 1
instance = comp, \core4|SUM|dataout[5] , core4|SUM|dataout[5], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[5]~68 , core4|A_bus|BUS_OUT[5]~68, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[5]~71 , core4|A_bus|BUS_OUT[5]~71, multicore1, 1
instance = comp, \core4|reg_P|dataout[5] , core4|reg_P|dataout[5], multicore1, 1
instance = comp, \core4|reg_M|dataout[5] , core4|reg_M|dataout[5], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[5]~69 , core4|A_bus|BUS_OUT[5]~69, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[5]~72 , core4|A_bus|BUS_OUT[5]~72, multicore1, 1
instance = comp, \core4|reg_R|dataout[5] , core4|reg_R|dataout[5], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[5]~63 , core4|A_bus|BUS_OUT[5]~63, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[5]~73 , core4|A_bus|BUS_OUT[5]~73, multicore1, 1
instance = comp, \core4|reg_STA|dataout[5] , core4|reg_STA|dataout[5], multicore1, 1
instance = comp, \core4|reg_STA|dataout[6]~29 , core4|reg_STA|dataout[6]~29, multicore1, 1
instance = comp, \core4|reg_STA|dataout[6] , core4|reg_STA|dataout[6], multicore1, 1
instance = comp, \core4|reg_STA|dataout[7]~31 , core4|reg_STA|dataout[7]~31, multicore1, 1
instance = comp, \core4|reg_STA|dataout[7] , core4|reg_STA|dataout[7], multicore1, 1
instance = comp, \core4|reg_STA|dataout[8]~33 , core4|reg_STA|dataout[8]~33, multicore1, 1
instance = comp, \core4|reg_STA|dataout[8] , core4|reg_STA|dataout[8], multicore1, 1
instance = comp, \core4|reg_STA|dataout[9]~35 , core4|reg_STA|dataout[9]~35, multicore1, 1
instance = comp, \core4|reg_STA|dataout[9] , core4|reg_STA|dataout[9], multicore1, 1
instance = comp, \core4|reg_STA|dataout[10]~37 , core4|reg_STA|dataout[10]~37, multicore1, 1
instance = comp, \core4|reg_STA|dataout[10] , core4|reg_STA|dataout[10], multicore1, 1
instance = comp, \core4|reg_STA|dataout[11]~39 , core4|reg_STA|dataout[11]~39, multicore1, 1
instance = comp, \core4|reg_STA|dataout[11] , core4|reg_STA|dataout[11], multicore1, 1
instance = comp, \core4|reg_STA|dataout[12]~41 , core4|reg_STA|dataout[12]~41, multicore1, 1
instance = comp, \core4|reg_STA|dataout[12] , core4|reg_STA|dataout[12], multicore1, 1
instance = comp, \core4|reg_STA|dataout[13]~43 , core4|reg_STA|dataout[13]~43, multicore1, 1
instance = comp, \core4|reg_STA|dataout[13] , core4|reg_STA|dataout[13], multicore1, 1
instance = comp, \core4|reg_STA|dataout[14] , core4|reg_STA|dataout[14], multicore1, 1
instance = comp, \core4|reg_A|dataout[14] , core4|reg_A|dataout[14], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[14]~179 , core4|A_bus|BUS_OUT[14]~179, multicore1, 1
instance = comp, \core4|SUM|dataout[14] , core4|SUM|dataout[14], multicore1, 1
instance = comp, \core4|reg_B|dataout[14] , core4|reg_B|dataout[14], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[14]~180 , core4|A_bus|BUS_OUT[14]~180, multicore1, 1
instance = comp, \core4|reg_M|dataout[14] , core4|reg_M|dataout[14], multicore1, 1
instance = comp, \core4|reg_P|dataout[14] , core4|reg_P|dataout[14], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[14]~170 , core4|A_bus|BUS_OUT[14]~170, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[14]~171 , core4|A_bus|BUS_OUT[14]~171, multicore1, 1
instance = comp, \MEMCU|DR4|dataout[14] , MEMCU|DR4|dataout[14], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[14]~173 , core4|A_bus|BUS_OUT[14]~173, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[14]~174 , core4|A_bus|BUS_OUT[14]~174, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[14]~175 , core4|A_bus|BUS_OUT[14]~175, multicore1, 1
instance = comp, \core4|reg_N|dataout[14] , core4|reg_N|dataout[14], multicore1, 1
instance = comp, \core4|mux1|dataout[14]~59 , core4|mux1|dataout[14]~59, multicore1, 1
instance = comp, \core4|reg_R|dataout[14] , core4|reg_R|dataout[14], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[14]~176 , core4|A_bus|BUS_OUT[14]~176, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[14]~172 , core4|A_bus|BUS_OUT[14]~172, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[14]~177 , core4|A_bus|BUS_OUT[14]~177, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[14]~178 , core4|A_bus|BUS_OUT[14]~178, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[14]~181 , core4|A_bus|BUS_OUT[14]~181, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|selnose[221]~12 , core4|ALU|Mod0|auto_generated|divider|divider|selnose[221]~12, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[221]~88 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[221]~88, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[220]~89 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[220]~89, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[219]~90 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[219]~90, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[218]~91 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[218]~91, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[217]~92 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[217]~92, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[216]~93 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[216]~93, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[215]~94 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[215]~94, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[214]~95 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[214]~95, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[213]~96 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[213]~96, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[212]~97 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[212]~97, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[211]~98 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[211]~98, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[210]~99 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[210]~99, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[209]~100 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[209]~100, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[208]~101 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[208]~101, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[238]~102 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[238]~102, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[237]~103 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[237]~103, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[236]~104 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[236]~104, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[235]~105 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[235]~105, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[234]~106 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[234]~106, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[233]~107 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[233]~107, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[232]~108 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[232]~108, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[231]~109 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[231]~109, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[230]~110 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[230]~110, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[229]~111 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[229]~111, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[228]~112 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[228]~112, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[227]~113 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[227]~113, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[226]~114 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[226]~114, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[225]~115 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[225]~115, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|StageOut[224]~116 , core4|ALU|Div0|auto_generated|divider|divider|StageOut[224]~116, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31, multicore1, 1
instance = comp, \core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 , core4|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32, multicore1, 1
instance = comp, \core4|ALU|Mux15~7 , core4|ALU|Mux15~7, multicore1, 1
instance = comp, \core4|ALU|Mux15~4 , core4|ALU|Mux15~4, multicore1, 1
instance = comp, \core4|ALU|Mux15~5 , core4|ALU|Mux15~5, multicore1, 1
instance = comp, \core4|ALU|Mux15~6 , core4|ALU|Mux15~6, multicore1, 1
instance = comp, \core4|ALU|Mux15~9 , core4|ALU|Mux15~9, multicore1, 1
instance = comp, \core4|ALU|Mux15~3 , core4|ALU|Mux15~3, multicore1, 1
instance = comp, \core4|CU|ctrlsig[14] , core4|CU|ctrlsig[14], multicore1, 1
instance = comp, \core4|ALU|Mux15~8 , core4|ALU|Mux15~8, multicore1, 1
instance = comp, \core4|ALU|alu_out[0] , core4|ALU|alu_out[0], multicore1, 1
instance = comp, \core4|reg_AC|dataout~1 , core4|reg_AC|dataout~1, multicore1, 1
instance = comp, \core4|ALU|alu_out~35 , core4|ALU|alu_out~35, multicore1, 1
instance = comp, \core4|ALU|alu_out[15]~14 , core4|ALU|alu_out[15]~14, multicore1, 1
instance = comp, \core4|ALU|Add0~30 , core4|ALU|Add0~30, multicore1, 1
instance = comp, \core4|ALU|Mux0~0 , core4|ALU|Mux0~0, multicore1, 1
instance = comp, \core4|ALU|Mod0|auto_generated|divider|divider|StageOut[255]~134 , core4|ALU|Mod0|auto_generated|divider|divider|StageOut[255]~134, multicore1, 1
instance = comp, \core4|ALU|Mux0~1 , core4|ALU|Mux0~1, multicore1, 1
instance = comp, \core4|ALU|alu_out[15] , core4|ALU|alu_out[15], multicore1, 1
instance = comp, \core4|ALU|Equal0~3 , core4|ALU|Equal0~3, multicore1, 1
instance = comp, \core4|ALU|Equal0~1 , core4|ALU|Equal0~1, multicore1, 1
instance = comp, \core4|ALU|Equal0~0 , core4|ALU|Equal0~0, multicore1, 1
instance = comp, \core4|ALU|Equal0~2 , core4|ALU|Equal0~2, multicore1, 1
instance = comp, \core4|ALU|Equal0~4 , core4|ALU|Equal0~4, multicore1, 1
instance = comp, \core4|ALU|z , core4|ALU|z, multicore1, 1
instance = comp, \core4|flag_z|dataout , core4|flag_z|dataout, multicore1, 1
instance = comp, \core4|CU|next.jumpzy1~0 , core4|CU|next.jumpzy1~0, multicore1, 1
instance = comp, \core4|CU|present.jumpzy1 , core4|CU|present.jumpzy1, multicore1, 1
instance = comp, \core4|CU|next.jump1~1 , core4|CU|next.jump1~1, multicore1, 1
instance = comp, \core4|CU|present.jump1 , core4|CU|present.jump1, multicore1, 1
instance = comp, \core4|CU|WideOr2 , core4|CU|WideOr2, multicore1, 1
instance = comp, \MEMCU|DR4|dataout[4] , MEMCU|DR4|dataout[4], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[4]~53 , core4|A_bus|BUS_OUT[4]~53, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[4]~54 , core4|A_bus|BUS_OUT[4]~54, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[4]~55 , core4|A_bus|BUS_OUT[4]~55, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[4]~56 , core4|A_bus|BUS_OUT[4]~56, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[4]~52 , core4|A_bus|BUS_OUT[4]~52, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[4]~51 , core4|A_bus|BUS_OUT[4]~51, multicore1, 1
instance = comp, \core4|reg_P|dataout[4] , core4|reg_P|dataout[4], multicore1, 1
instance = comp, \core4|reg_M|dataout[4] , core4|reg_M|dataout[4], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[4]~50 , core4|A_bus|BUS_OUT[4]~50, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[4]~57 , core4|A_bus|BUS_OUT[4]~57, multicore1, 1
instance = comp, \core4|reg_A|dataout[4] , core4|reg_A|dataout[4], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[4]~59 , core4|A_bus|BUS_OUT[4]~59, multicore1, 1
instance = comp, \core4|reg_B|dataout[4] , core4|reg_B|dataout[4], multicore1, 1
instance = comp, \core4|SUM|dataout[4] , core4|SUM|dataout[4], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[4]~60 , core4|A_bus|BUS_OUT[4]~60, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[4]~58 , core4|A_bus|BUS_OUT[4]~58, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[4]~61 , core4|A_bus|BUS_OUT[4]~61, multicore1, 1
instance = comp, \core4|reg_DR|dataout[4] , core4|reg_DR|dataout[4], multicore1, 1
instance = comp, \core4|mux1|dataout~32 , core4|mux1|dataout~32, multicore1, 1
instance = comp, \core4|mux1|dataout~62 , core4|mux1|dataout~62, multicore1, 1
instance = comp, \core4|mux1|dataout~64 , core4|mux1|dataout~64, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[7]~94 , core4|A_bus|BUS_OUT[7]~94, multicore1, 1
instance = comp, \core4|SUM|dataout[7] , core4|SUM|dataout[7], multicore1, 1
instance = comp, \core4|reg_B|dataout[7] , core4|reg_B|dataout[7], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[7]~96 , core4|A_bus|BUS_OUT[7]~96, multicore1, 1
instance = comp, \core4|reg_A|dataout[7] , core4|reg_A|dataout[7], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[7]~95 , core4|A_bus|BUS_OUT[7]~95, multicore1, 1
instance = comp, \MEMCU|DR4|dataout[7] , MEMCU|DR4|dataout[7], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[7]~89 , core4|A_bus|BUS_OUT[7]~89, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[7]~90 , core4|A_bus|BUS_OUT[7]~90, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[7]~91 , core4|A_bus|BUS_OUT[7]~91, multicore1, 1
instance = comp, \core4|reg_R|dataout[7] , core4|reg_R|dataout[7], multicore1, 1
instance = comp, \core4|reg_N|dataout[7] , core4|reg_N|dataout[7], multicore1, 1
instance = comp, \core4|mux1|dataout[7]~52 , core4|mux1|dataout[7]~52, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[7]~92 , core4|A_bus|BUS_OUT[7]~92, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[7]~88 , core4|A_bus|BUS_OUT[7]~88, multicore1, 1
instance = comp, \core4|reg_M|dataout[7] , core4|reg_M|dataout[7], multicore1, 1
instance = comp, \core4|reg_P|dataout[7] , core4|reg_P|dataout[7], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[7]~86 , core4|A_bus|BUS_OUT[7]~86, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[7]~87 , core4|A_bus|BUS_OUT[7]~87, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[7]~93 , core4|A_bus|BUS_OUT[7]~93, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[7]~97 , core4|A_bus|BUS_OUT[7]~97, multicore1, 1
instance = comp, \core4|reg_DR|dataout[7] , core4|reg_DR|dataout[7], multicore1, 1
instance = comp, \core4|wrt|decoder_out~56 , core4|wrt|decoder_out~56, multicore1, 1
instance = comp, \core4|wrt|decoder_out~57 , core4|wrt|decoder_out~57, multicore1, 1
instance = comp, \core4|wrt|wtr_R~2 , core4|wrt|wtr_R~2, multicore1, 1
instance = comp, \core4|wrt|wtr_R~3 , core4|wrt|wtr_R~3, multicore1, 1
instance = comp, \core4|reg_R|dataout[1] , core4|reg_R|dataout[1], multicore1, 1
instance = comp, \core4|reg_R|dataout[0] , core4|reg_R|dataout[0], multicore1, 1
instance = comp, \core4|CU|present.ldacmulti2~feeder , core4|CU|present.ldacmulti2~feeder, multicore1, 1
instance = comp, \core4|CU|present.ldacmulti2 , core4|CU|present.ldacmulti2, multicore1, 1
instance = comp, \core4|CU|present.ldacmulti3~feeder , core4|CU|present.ldacmulti3~feeder, multicore1, 1
instance = comp, \core4|CU|present.ldacmulti3 , core4|CU|present.ldacmulti3, multicore1, 1
instance = comp, \core4|CU|present.ldacmulti4~feeder , core4|CU|present.ldacmulti4~feeder, multicore1, 1
instance = comp, \core4|CU|present.ldacmulti4 , core4|CU|present.ldacmulti4, multicore1, 1
instance = comp, \core4|CU|present.ldacmulti5 , core4|CU|present.ldacmulti5, multicore1, 1
instance = comp, \core4|CU|next.ldacmulti6~0 , core4|CU|next.ldacmulti6~0, multicore1, 1
instance = comp, \core4|CU|present.ldacmulti6 , core4|CU|present.ldacmulti6, multicore1, 1
instance = comp, \core4|CU|present.ldacmulti7~feeder , core4|CU|present.ldacmulti7~feeder, multicore1, 1
instance = comp, \core4|CU|present.ldacmulti7 , core4|CU|present.ldacmulti7, multicore1, 1
instance = comp, \core4|CU|present.ldacmulti8 , core4|CU|present.ldacmulti8, multicore1, 1
instance = comp, \core4|CU|next.ldacmulti9~0 , core4|CU|next.ldacmulti9~0, multicore1, 1
instance = comp, \core4|CU|present.ldacmulti9 , core4|CU|present.ldacmulti9, multicore1, 1
instance = comp, \core4|CU|present.ldacmulti10 , core4|CU|present.ldacmulti10, multicore1, 1
instance = comp, \core4|CU|present.ldacmulti11~feeder , core4|CU|present.ldacmulti11~feeder, multicore1, 1
instance = comp, \core4|CU|present.ldacmulti11 , core4|CU|present.ldacmulti11, multicore1, 1
instance = comp, \core4|CU|Selector1~0 , core4|CU|Selector1~0, multicore1, 1
instance = comp, \core4|CU|Selector1~1 , core4|CU|Selector1~1, multicore1, 1
instance = comp, \core4|CU|next.ldacmulti12~0 , core4|CU|next.ldacmulti12~0, multicore1, 1
instance = comp, \core4|CU|present.ldacmulti12 , core4|CU|present.ldacmulti12, multicore1, 1
instance = comp, \core4|CU|present.ldacmulti13~feeder , core4|CU|present.ldacmulti13~feeder, multicore1, 1
instance = comp, \core4|CU|present.ldacmulti13 , core4|CU|present.ldacmulti13, multicore1, 1
instance = comp, \core4|CU|present.ldacmulti14~feeder , core4|CU|present.ldacmulti14~feeder, multicore1, 1
instance = comp, \core4|CU|present.ldacmulti14 , core4|CU|present.ldacmulti14, multicore1, 1
instance = comp, \core4|CU|Selector1~2 , core4|CU|Selector1~2, multicore1, 1
instance = comp, \core4|CU|present.ldacmulti15 , core4|CU|present.ldacmulti15, multicore1, 1
instance = comp, \core4|CU|WideOr5~0 , core4|CU|WideOr5~0, multicore1, 1
instance = comp, \core4|CU|WideOr11 , core4|CU|WideOr11, multicore1, 1
instance = comp, \core4|reg_DR|dataout[3] , core4|reg_DR|dataout[3], multicore1, 1
instance = comp, \core4|demux1|WTA_operand[3]~3 , core4|demux1|WTA_operand[3]~3, multicore1, 1
instance = comp, \core4|mux1|dataout~43 , core4|mux1|dataout~43, multicore1, 1
instance = comp, \core4|SUM|dataout[6] , core4|SUM|dataout[6], multicore1, 1
instance = comp, \core4|reg_B|dataout[6] , core4|reg_B|dataout[6], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[6]~84 , core4|A_bus|BUS_OUT[6]~84, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[6]~82 , core4|A_bus|BUS_OUT[6]~82, multicore1, 1
instance = comp, \core4|reg_A|dataout[6] , core4|reg_A|dataout[6], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[6]~83 , core4|A_bus|BUS_OUT[6]~83, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[6]~75 , core4|A_bus|BUS_OUT[6]~75, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[6]~76 , core4|A_bus|BUS_OUT[6]~76, multicore1, 1
instance = comp, \core4|reg_M|dataout[6] , core4|reg_M|dataout[6], multicore1, 1
instance = comp, \core4|reg_P|dataout[6] , core4|reg_P|dataout[6], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[6]~74 , core4|A_bus|BUS_OUT[6]~74, multicore1, 1
instance = comp, \MEMCU|DR4|dataout[6] , MEMCU|DR4|dataout[6], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[6]~77 , core4|A_bus|BUS_OUT[6]~77, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[6]~78 , core4|A_bus|BUS_OUT[6]~78, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[6]~79 , core4|A_bus|BUS_OUT[6]~79, multicore1, 1
instance = comp, \core4|reg_R|dataout[6] , core4|reg_R|dataout[6], multicore1, 1
instance = comp, \core4|reg_N|dataout[6] , core4|reg_N|dataout[6], multicore1, 1
instance = comp, \core4|mux1|dataout[6]~51 , core4|mux1|dataout[6]~51, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[6]~80 , core4|A_bus|BUS_OUT[6]~80, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[6]~81 , core4|A_bus|BUS_OUT[6]~81, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[6]~85 , core4|A_bus|BUS_OUT[6]~85, multicore1, 1
instance = comp, \core4|reg_DR|dataout[6]~feeder , core4|reg_DR|dataout[6]~feeder, multicore1, 1
instance = comp, \core4|reg_DR|dataout[6] , core4|reg_DR|dataout[6], multicore1, 1
instance = comp, \core4|inc|inc_R1~0 , core4|inc|inc_R1~0, multicore1, 1
instance = comp, \core4|reg_R1|dataout[0] , core4|reg_R1|dataout[0], multicore1, 1
instance = comp, \core4|reg_R1|dataout[1]~19 , core4|reg_R1|dataout[1]~19, multicore1, 1
instance = comp, \core4|reg_R1|dataout[1] , core4|reg_R1|dataout[1], multicore1, 1
instance = comp, \core4|reg_R1|dataout[2]~21 , core4|reg_R1|dataout[2]~21, multicore1, 1
instance = comp, \core4|reg_R1|dataout[2] , core4|reg_R1|dataout[2], multicore1, 1
instance = comp, \core4|reg_R1|dataout[3] , core4|reg_R1|dataout[3], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[3]~38 , core4|A_bus|BUS_OUT[3]~38, multicore1, 1
instance = comp, \core4|reg_A|dataout[3] , core4|reg_A|dataout[3], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[3]~39 , core4|A_bus|BUS_OUT[3]~39, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[3]~40 , core4|A_bus|BUS_OUT[3]~40, multicore1, 1
instance = comp, \core4|reg_N|dataout[3] , core4|reg_N|dataout[3], multicore1, 1
instance = comp, \core4|mux1|dataout[3]~48 , core4|mux1|dataout[3]~48, multicore1, 1
instance = comp, \core4|reg_M|dataout[3] , core4|reg_M|dataout[3], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[3]~41 , core4|A_bus|BUS_OUT[3]~41, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[3]~43 , core4|A_bus|BUS_OUT[3]~43, multicore1, 1
instance = comp, \core4|reg_P|dataout[3] , core4|reg_P|dataout[3], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[3]~47 , core4|A_bus|BUS_OUT[3]~47, multicore1, 1
instance = comp, \MEMCU|DR4|dataout[3] , MEMCU|DR4|dataout[3], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[3]~44 , core4|A_bus|BUS_OUT[3]~44, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[3]~45 , core4|A_bus|BUS_OUT[3]~45, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[3]~46 , core4|A_bus|BUS_OUT[3]~46, multicore1, 1
instance = comp, \core4|reg_B|dataout[3] , core4|reg_B|dataout[3], multicore1, 1
instance = comp, \core4|SUM|dataout[3] , core4|SUM|dataout[3], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[3]~42 , core4|A_bus|BUS_OUT[3]~42, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[3]~48 , core4|A_bus|BUS_OUT[3]~48, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[3]~49 , core4|A_bus|BUS_OUT[3]~49, multicore1, 1
instance = comp, \core4|reg_R|dataout[3] , core4|reg_R|dataout[3], multicore1, 1
instance = comp, \core4|reg_R|dataout[2] , core4|reg_R|dataout[2], multicore1, 1
instance = comp, \core4|CU|Equal18~0 , core4|CU|Equal18~0, multicore1, 1
instance = comp, \core4|CU|Equal18~1 , core4|CU|Equal18~1, multicore1, 1
instance = comp, \core4|CU|Equal18~2 , core4|CU|Equal18~2, multicore1, 1
instance = comp, \core4|CU|Equal18~3 , core4|CU|Equal18~3, multicore1, 1
instance = comp, \core4|CU|Equal18~4 , core4|CU|Equal18~4, multicore1, 1
instance = comp, \core4|CU|present.stac3 , core4|CU|present.stac3, multicore1, 1
instance = comp, \core4|CU|Selector0~3 , core4|CU|Selector0~3, multicore1, 1
instance = comp, \core4|CU|Selector0~4 , core4|CU|Selector0~4, multicore1, 1
instance = comp, \core4|CU|present.stacreg3 , core4|CU|present.stacreg3, multicore1, 1
instance = comp, \core4|CU|present.stacreg4 , core4|CU|present.stacreg4, multicore1, 1
instance = comp, \core4|CU|next.stacreg5~0 , core4|CU|next.stacreg5~0, multicore1, 1
instance = comp, \core4|CU|present.stacreg5 , core4|CU|present.stacreg5, multicore1, 1
instance = comp, \core4|CU|Selector0~5 , core4|CU|Selector0~5, multicore1, 1
instance = comp, \core4|CU|next.stacreg6~0 , core4|CU|next.stacreg6~0, multicore1, 1
instance = comp, \core4|CU|present.stacreg6 , core4|CU|present.stacreg6, multicore1, 1
instance = comp, \core4|CU|Selector0~6 , core4|CU|Selector0~6, multicore1, 1
instance = comp, \core4|CU|next.nop1~0 , core4|CU|next.nop1~0, multicore1, 1
instance = comp, \core4|CU|present.nop1 , core4|CU|present.nop1, multicore1, 1
instance = comp, \core4|CU|next.stacreg7~0 , core4|CU|next.stacreg7~0, multicore1, 1
instance = comp, \core4|CU|present.stacreg7 , core4|CU|present.stacreg7, multicore1, 1
instance = comp, \core4|CU|next.jumpzn1~0 , core4|CU|next.jumpzn1~0, multicore1, 1
instance = comp, \core4|CU|present.jumpzn1 , core4|CU|present.jumpzn1, multicore1, 1
instance = comp, \core4|CU|Selector0~1 , core4|CU|Selector0~1, multicore1, 1
instance = comp, \core4|CU|Selector0~2 , core4|CU|Selector0~2, multicore1, 1
instance = comp, \core4|CU|Selector0~7 , core4|CU|Selector0~7, multicore1, 1
instance = comp, \core4|CU|present.0000000 , core4|CU|present.0000000, multicore1, 1
instance = comp, \core4|CU|present.fetch2~0 , core4|CU|present.fetch2~0, multicore1, 1
instance = comp, \core4|CU|present.fetch2 , core4|CU|present.fetch2, multicore1, 1
instance = comp, \core4|CU|present.fetch3 , core4|CU|present.fetch3, multicore1, 1
instance = comp, \core4|reg_PC|dataout~20 , core4|reg_PC|dataout~20, multicore1, 1
instance = comp, \core4|reg_PC|dataout[0] , core4|reg_PC|dataout[0], multicore1, 1
instance = comp, \core4|reg_PC|dataout[1]~18 , core4|reg_PC|dataout[1]~18, multicore1, 1
instance = comp, \core4|reg_PC|dataout[1] , core4|reg_PC|dataout[1], multicore1, 1
instance = comp, \core4|reg_PC|dataout[2]~21 , core4|reg_PC|dataout[2]~21, multicore1, 1
instance = comp, \core4|reg_PC|dataout[2] , core4|reg_PC|dataout[2], multicore1, 1
instance = comp, \core4|reg_PC|dataout[3]~23 , core4|reg_PC|dataout[3]~23, multicore1, 1
instance = comp, \core4|reg_PC|dataout[3] , core4|reg_PC|dataout[3], multicore1, 1
instance = comp, \core4|reg_PC|dataout[4]~25 , core4|reg_PC|dataout[4]~25, multicore1, 1
instance = comp, \core4|reg_PC|dataout[4] , core4|reg_PC|dataout[4], multicore1, 1
instance = comp, \core4|reg_PC|dataout[5]~27 , core4|reg_PC|dataout[5]~27, multicore1, 1
instance = comp, \core4|reg_PC|dataout[5] , core4|reg_PC|dataout[5], multicore1, 1
instance = comp, \core4|reg_PC|dataout[6]~29 , core4|reg_PC|dataout[6]~29, multicore1, 1
instance = comp, \core4|reg_PC|dataout[6] , core4|reg_PC|dataout[6], multicore1, 1
instance = comp, \core4|reg_PC|dataout[7]~31 , core4|reg_PC|dataout[7]~31, multicore1, 1
instance = comp, \core4|reg_PC|dataout[7] , core4|reg_PC|dataout[7], multicore1, 1
instance = comp, \core4|reg_PC|dataout[8]~33 , core4|reg_PC|dataout[8]~33, multicore1, 1
instance = comp, \core4|reg_PC|dataout[8] , core4|reg_PC|dataout[8], multicore1, 1
instance = comp, \core4|reg_PC|dataout[9]~35 , core4|reg_PC|dataout[9]~35, multicore1, 1
instance = comp, \core4|reg_PC|dataout[9] , core4|reg_PC|dataout[9], multicore1, 1
instance = comp, \core4|reg_PC|dataout[10]~37 , core4|reg_PC|dataout[10]~37, multicore1, 1
instance = comp, \core4|reg_PC|dataout[10] , core4|reg_PC|dataout[10], multicore1, 1
instance = comp, \core4|reg_PC|dataout[11]~39 , core4|reg_PC|dataout[11]~39, multicore1, 1
instance = comp, \core4|reg_PC|dataout[11] , core4|reg_PC|dataout[11], multicore1, 1
instance = comp, \core4|reg_PC|dataout[12]~41 , core4|reg_PC|dataout[12]~41, multicore1, 1
instance = comp, \core4|reg_PC|dataout[12] , core4|reg_PC|dataout[12], multicore1, 1
instance = comp, \core4|reg_PC|dataout[13]~43 , core4|reg_PC|dataout[13]~43, multicore1, 1
instance = comp, \core4|reg_PC|dataout[13] , core4|reg_PC|dataout[13], multicore1, 1
instance = comp, \core4|readDmem|dataout[13]~18 , core4|readDmem|dataout[13]~18, multicore1, 1
instance = comp, \core1|reg_PC|dataout[13]~43 , core1|reg_PC|dataout[13]~43, multicore1, 1
instance = comp, \core1|reg_PC|dataout[14]~45 , core1|reg_PC|dataout[14]~45, multicore1, 1
instance = comp, \core1|reg_PC|dataout[14] , core1|reg_PC|dataout[14], multicore1, 1
instance = comp, \core1|reg_PC|dataout[15]~47 , core1|reg_PC|dataout[15]~47, multicore1, 1
instance = comp, \core1|reg_PC|dataout[15] , core1|reg_PC|dataout[15], multicore1, 1
instance = comp, \core4|reg_PC|dataout[14]~45 , core4|reg_PC|dataout[14]~45, multicore1, 1
instance = comp, \core4|reg_PC|dataout[14] , core4|reg_PC|dataout[14], multicore1, 1
instance = comp, \core4|reg_PC|dataout[15]~47 , core4|reg_PC|dataout[15]~47, multicore1, 1
instance = comp, \core4|reg_PC|dataout[15] , core4|reg_PC|dataout[15], multicore1, 1
instance = comp, \core4|readDmem|dataout[13]~19 , core4|readDmem|dataout[13]~19, multicore1, 1
instance = comp, \core4|readDmem|dataout[13]~16 , core4|readDmem|dataout[13]~16, multicore1, 1
instance = comp, \core4|readDmem|dataout[13]~17 , core4|readDmem|dataout[13]~17, multicore1, 1
instance = comp, \core4|readDmem|dataout[13]~20 , core4|readDmem|dataout[13]~20, multicore1, 1
instance = comp, \core4|readDmem|dataout[13]~12 , core4|readDmem|dataout[13]~12, multicore1, 1
instance = comp, \core4|readDmem|dataout[13]~14 , core4|readDmem|dataout[13]~14, multicore1, 1
instance = comp, \core4|readDmem|dataout[13]~11 , core4|readDmem|dataout[13]~11, multicore1, 1
instance = comp, \core4|readDmem|dataout[13]~13 , core4|readDmem|dataout[13]~13, multicore1, 1
instance = comp, \core4|readDmem|dataout[13]~15 , core4|readDmem|dataout[13]~15, multicore1, 1
instance = comp, \core4|readDmem|dataout[13]~21 , core4|readDmem|dataout[13]~21, multicore1, 1
instance = comp, \core4|readDmem|dataout[21]~24 , core4|readDmem|dataout[21]~24, multicore1, 1
instance = comp, \core4|reg_IR|dataout[5] , core4|reg_IR|dataout[5], multicore1, 1
instance = comp, \core4|CU|next.ldac1~0 , core4|CU|next.ldac1~0, multicore1, 1
instance = comp, \core4|CU|next.xor1~0 , core4|CU|next.xor1~0, multicore1, 1
instance = comp, \core4|CU|present.xor1 , core4|CU|present.xor1, multicore1, 1
instance = comp, \core4|CU|WideOr9~1 , core4|CU|WideOr9~1, multicore1, 1
instance = comp, \core4|CU|WideOr9~2 , core4|CU|WideOr9~2, multicore1, 1
instance = comp, \core4|CU|WideOr9~0 , core4|CU|WideOr9~0, multicore1, 1
instance = comp, \core4|demux1|Decoder0~1 , core4|demux1|Decoder0~1, multicore1, 1
instance = comp, \core4|demux1|Decoder0~2 , core4|demux1|Decoder0~2, multicore1, 1
instance = comp, \core4|wrt|decoder_out~69 , core4|wrt|decoder_out~69, multicore1, 1
instance = comp, \core4|reg_B|dataout[2] , core4|reg_B|dataout[2], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[2]~35 , core4|A_bus|BUS_OUT[2]~35, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[2]~34 , core4|A_bus|BUS_OUT[2]~34, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[2]~33 , core4|A_bus|BUS_OUT[2]~33, multicore1, 1
instance = comp, \core4|reg_P|dataout[2] , core4|reg_P|dataout[2], multicore1, 1
instance = comp, \core4|reg_M|dataout[2] , core4|reg_M|dataout[2], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[2]~32 , core4|A_bus|BUS_OUT[2]~32, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[2]~36 , core4|A_bus|BUS_OUT[2]~36, multicore1, 1
instance = comp, \core4|reg_A|dataout[2] , core4|reg_A|dataout[2], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[2]~27 , core4|A_bus|BUS_OUT[2]~27, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[2]~26 , core4|A_bus|BUS_OUT[2]~26, multicore1, 1
instance = comp, \MEMCU|DR4|dataout[2] , MEMCU|DR4|dataout[2], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[2]~28 , core4|A_bus|BUS_OUT[2]~28, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[2]~29 , core4|A_bus|BUS_OUT[2]~29, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[2]~30 , core4|A_bus|BUS_OUT[2]~30, multicore1, 1
instance = comp, \core4|SUM|dataout[2] , core4|SUM|dataout[2], multicore1, 1
instance = comp, \core4|reg_N|dataout[2] , core4|reg_N|dataout[2], multicore1, 1
instance = comp, \core4|mux1|dataout[2]~47 , core4|mux1|dataout[2]~47, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[2]~31 , core4|A_bus|BUS_OUT[2]~31, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[2]~37 , core4|A_bus|BUS_OUT[2]~37, multicore1, 1
instance = comp, \core4|reg_AR|dataout[2] , core4|reg_AR|dataout[2], multicore1, 1
instance = comp, \MEMCU|AR4|dataout[2]~feeder , MEMCU|AR4|dataout[2]~feeder, multicore1, 1
instance = comp, \MEMCU|AR4|dataout[2] , MEMCU|AR4|dataout[2], multicore1, 1
instance = comp, \core1|reg_AR|dataout[2] , core1|reg_AR|dataout[2], multicore1, 1
instance = comp, \MEMCU|AR1|dataout[2] , MEMCU|AR1|dataout[2], multicore1, 1
instance = comp, \MEMCU|address[2]~4 , MEMCU|address[2]~4, multicore1, 1
instance = comp, \MEMCU|address[2]~5 , MEMCU|address[2]~5, multicore1, 1
instance = comp, \MEMCU|DR2|dataout[9] , MEMCU|DR2|dataout[9], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[9]~106 , core2|A_bus|BUS_OUT[9]~106, multicore1, 1
instance = comp, \core2|readDmem|dataout[9]~8 , core2|readDmem|dataout[9]~8, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[9]~107 , core2|A_bus|BUS_OUT[9]~107, multicore1, 1
instance = comp, \core2|mux1|dataout[9]~70 , core2|mux1|dataout[9]~70, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[9]~108 , core2|A_bus|BUS_OUT[9]~108, multicore1, 1
instance = comp, \core2|SUM|dataout[9] , core2|SUM|dataout[9], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[9]~109 , core2|A_bus|BUS_OUT[9]~109, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[9]~110 , core2|A_bus|BUS_OUT[9]~110, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[9]~114 , core2|A_bus|BUS_OUT[9]~114, multicore1, 1
instance = comp, \core2|reg_STB|dataout[9] , core2|reg_STB|dataout[9], multicore1, 1
instance = comp, \core2|reg_STB|dataout[10]~37 , core2|reg_STB|dataout[10]~37, multicore1, 1
instance = comp, \core2|reg_STB|dataout[10] , core2|reg_STB|dataout[10], multicore1, 1
instance = comp, \core2|reg_STB|dataout[11] , core2|reg_STB|dataout[11], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[11]~132 , core2|A_bus|BUS_OUT[11]~132, multicore1, 1
instance = comp, \core2|reg_P|dataout[11] , core2|reg_P|dataout[11], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[11]~134 , core2|A_bus|BUS_OUT[11]~134, multicore1, 1
instance = comp, \core2|reg_B|dataout[11] , core2|reg_B|dataout[11], multicore1, 1
instance = comp, \core2|reg_N|dataout[11] , core2|reg_N|dataout[11], multicore1, 1
instance = comp, \core2|reg_M|dataout[11] , core2|reg_M|dataout[11], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[11]~127 , core2|A_bus|BUS_OUT[11]~127, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[11]~128 , core2|A_bus|BUS_OUT[11]~128, multicore1, 1
instance = comp, \core2|SUM|dataout[11] , core2|SUM|dataout[11], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[11]~136 , core2|A_bus|BUS_OUT[11]~136, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[11]~135 , core2|A_bus|BUS_OUT[11]~135, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[11]~137 , core2|A_bus|BUS_OUT[11]~137, multicore1, 1
instance = comp, \core2|mux1|dataout[11]~72 , core2|mux1|dataout[11]~72, multicore1, 1
instance = comp, \MEMCU|DR2|dataout[11] , MEMCU|DR2|dataout[11], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[11]~129 , core2|A_bus|BUS_OUT[11]~129, multicore1, 1
instance = comp, \core2|readDmem|dataout[11]~10 , core2|readDmem|dataout[11]~10, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[11]~130 , core2|A_bus|BUS_OUT[11]~130, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[11]~131 , core2|A_bus|BUS_OUT[11]~131, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[11]~138 , core2|A_bus|BUS_OUT[11]~138, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[11]~186 , core2|A_bus|BUS_OUT[11]~186, multicore1, 1
instance = comp, \core2|ALU|alu_out~31 , core2|ALU|alu_out~31, multicore1, 1
instance = comp, \core2|ALU|alu_out[11]~10 , core2|ALU|alu_out[11]~10, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[51]~3 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[51]~3, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[50]~4 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[50]~4, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[49]~5 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[49]~5, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[48]~6 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[48]~6, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|selnose[68] , core2|ALU|Div0|auto_generated|divider|divider|selnose[68], multicore1, 1
instance = comp, \core2|ALU|Mux4~0 , core2|ALU|Mux4~0, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[251]~130 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[251]~130, multicore1, 1
instance = comp, \core2|ALU|Mux4~1 , core2|ALU|Mux4~1, multicore1, 1
instance = comp, \core2|ALU|alu_out[11] , core2|ALU|alu_out[11], multicore1, 1
instance = comp, \core2|reg_AC|dataout~13 , core2|reg_AC|dataout~13, multicore1, 1
instance = comp, \core2|ALU|alu_out~30 , core2|ALU|alu_out~30, multicore1, 1
instance = comp, \core2|ALU|alu_out[10]~9 , core2|ALU|alu_out[10]~9, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[68]~7 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[68]~7, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[67]~8 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[67]~8, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[66]~9 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[66]~9, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[65]~10 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[65]~10, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[64]~11 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[64]~11, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|selnose[85] , core2|ALU|Div0|auto_generated|divider|divider|selnose[85], multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[250]~129 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[250]~129, multicore1, 1
instance = comp, \core2|ALU|Mux5~0 , core2|ALU|Mux5~0, multicore1, 1
instance = comp, \core2|ALU|Mux5~1 , core2|ALU|Mux5~1, multicore1, 1
instance = comp, \core2|ALU|alu_out[10] , core2|ALU|alu_out[10], multicore1, 1
instance = comp, \core2|reg_AC|dataout~12 , core2|reg_AC|dataout~12, multicore1, 1
instance = comp, \core2|ALU|alu_out~29 , core2|ALU|alu_out~29, multicore1, 1
instance = comp, \core2|ALU|alu_out[9]~8 , core2|ALU|alu_out[9]~8, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[249]~128 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[249]~128, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[85]~12 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[85]~12, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[84]~13 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[84]~13, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[83]~14 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[83]~14, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[82]~15 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[82]~15, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[81]~16 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[81]~16, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[80]~17 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[80]~17, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|selnose[102] , core2|ALU|Div0|auto_generated|divider|divider|selnose[102], multicore1, 1
instance = comp, \core2|ALU|Mux6~0 , core2|ALU|Mux6~0, multicore1, 1
instance = comp, \core2|ALU|Mux6~1 , core2|ALU|Mux6~1, multicore1, 1
instance = comp, \core2|ALU|alu_out[9] , core2|ALU|alu_out[9], multicore1, 1
instance = comp, \core2|reg_AC|dataout~11 , core2|reg_AC|dataout~11, multicore1, 1
instance = comp, \core2|ALU|alu_out~28 , core2|ALU|alu_out~28, multicore1, 1
instance = comp, \core2|ALU|alu_out[8]~7 , core2|ALU|alu_out[8]~7, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[248]~127 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[248]~127, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[102]~18 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[102]~18, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[101]~19 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[101]~19, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[100]~20 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[100]~20, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[99]~21 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[99]~21, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[98]~22 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[98]~22, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[97]~23 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[97]~23, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[96]~24 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[96]~24, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|selnose[119] , core2|ALU|Div0|auto_generated|divider|divider|selnose[119], multicore1, 1
instance = comp, \core2|ALU|Mux7~0 , core2|ALU|Mux7~0, multicore1, 1
instance = comp, \core2|ALU|Mux7~1 , core2|ALU|Mux7~1, multicore1, 1
instance = comp, \core2|ALU|alu_out[8] , core2|ALU|alu_out[8], multicore1, 1
instance = comp, \core2|reg_AC|dataout~10 , core2|reg_AC|dataout~10, multicore1, 1
instance = comp, \core2|ALU|alu_out~26 , core2|ALU|alu_out~26, multicore1, 1
instance = comp, \core2|ALU|alu_out[6]~5 , core2|ALU|alu_out[6]~5, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[246]~125 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[246]~125, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[119]~25 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[119]~25, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[118]~26 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[118]~26, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[117]~27 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[117]~27, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[116]~28 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[116]~28, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[115]~29 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[115]~29, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[114]~30 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[114]~30, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[113]~31 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[113]~31, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[112]~32 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[112]~32, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[136]~33 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[136]~33, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[135]~34 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[135]~34, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[134]~35 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[134]~35, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[133]~36 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[133]~36, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[132]~37 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[132]~37, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[131]~38 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[131]~38, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[130]~39 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[130]~39, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[129]~40 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[129]~40, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[128]~41 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[128]~41, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|selnose[153] , core2|ALU|Div0|auto_generated|divider|divider|selnose[153], multicore1, 1
instance = comp, \core2|ALU|Mux9~0 , core2|ALU|Mux9~0, multicore1, 1
instance = comp, \core2|ALU|Mux9~1 , core2|ALU|Mux9~1, multicore1, 1
instance = comp, \core2|ALU|alu_out[6] , core2|ALU|alu_out[6], multicore1, 1
instance = comp, \core2|reg_AC|dataout~8 , core2|reg_AC|dataout~8, multicore1, 1
instance = comp, \core2|ALU|alu_out~25 , core2|ALU|alu_out~25, multicore1, 1
instance = comp, \core2|ALU|alu_out[5]~4 , core2|ALU|alu_out[5]~4, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[245]~124 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[245]~124, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[153]~42 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[153]~42, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[152]~43 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[152]~43, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[151]~44 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[151]~44, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[150]~45 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[150]~45, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[149]~46 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[149]~46, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[148]~47 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[148]~47, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[147]~48 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[147]~48, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[146]~49 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[146]~49, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[145]~50 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[145]~50, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[144]~51 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[144]~51, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|selnose[170] , core2|ALU|Div0|auto_generated|divider|divider|selnose[170], multicore1, 1
instance = comp, \core2|ALU|Mux10~0 , core2|ALU|Mux10~0, multicore1, 1
instance = comp, \core2|ALU|Mux10~1 , core2|ALU|Mux10~1, multicore1, 1
instance = comp, \core2|ALU|alu_out[5] , core2|ALU|alu_out[5], multicore1, 1
instance = comp, \core2|reg_AC|dataout~7 , core2|reg_AC|dataout~7, multicore1, 1
instance = comp, \core2|ALU|alu_out[4]~3 , core2|ALU|alu_out[4]~3, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[244]~123 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[244]~123, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[170]~52 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[170]~52, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[169]~53 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[169]~53, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[168]~54 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[168]~54, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[167]~55 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[167]~55, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[166]~56 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[166]~56, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[165]~57 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[165]~57, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[164]~58 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[164]~58, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[163]~59 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[163]~59, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[162]~60 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[162]~60, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[161]~61 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[161]~61, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[160]~62 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[160]~62, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|selnose[187] , core2|ALU|Div0|auto_generated|divider|divider|selnose[187], multicore1, 1
instance = comp, \core2|ALU|Mux11~0 , core2|ALU|Mux11~0, multicore1, 1
instance = comp, \core2|ALU|Mux11~1 , core2|ALU|Mux11~1, multicore1, 1
instance = comp, \core2|ALU|alu_out[4] , core2|ALU|alu_out[4], multicore1, 1
instance = comp, \core2|reg_AC|dataout~6 , core2|reg_AC|dataout~6, multicore1, 1
instance = comp, \core2|ALU|alu_out[3]~2 , core2|ALU|alu_out[3]~2, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[243]~122 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[243]~122, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[187]~63 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[187]~63, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[186]~64 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[186]~64, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[185]~65 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[185]~65, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[184]~66 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[184]~66, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[183]~67 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[183]~67, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[182]~68 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[182]~68, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[181]~69 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[181]~69, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[180]~70 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[180]~70, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[179]~71 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[179]~71, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[178]~72 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[178]~72, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[177]~73 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[177]~73, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[176]~74 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[176]~74, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|selnose[204] , core2|ALU|Div0|auto_generated|divider|divider|selnose[204], multicore1, 1
instance = comp, \core2|ALU|Mux12~0 , core2|ALU|Mux12~0, multicore1, 1
instance = comp, \core2|ALU|Mux12~1 , core2|ALU|Mux12~1, multicore1, 1
instance = comp, \core2|ALU|alu_out[3] , core2|ALU|alu_out[3], multicore1, 1
instance = comp, \core2|reg_AC|dataout~5 , core2|reg_AC|dataout~5, multicore1, 1
instance = comp, \core2|ALU|alu_out~19 , core2|ALU|alu_out~19, multicore1, 1
instance = comp, \core2|ALU|alu_out[1]~0 , core2|ALU|alu_out[1]~0, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[241]~120 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[241]~120, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[204]~75 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[204]~75, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[203]~76 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[203]~76, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[202]~77 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[202]~77, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[201]~78 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[201]~78, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[200]~79 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[200]~79, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[199]~80 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[199]~80, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[198]~81 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[198]~81, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[197]~82 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[197]~82, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[196]~83 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[196]~83, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[195]~84 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[195]~84, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[194]~85 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[194]~85, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[193]~86 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[193]~86, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[192]~87 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[192]~87, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[221]~88 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[221]~88, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[220]~89 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[220]~89, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[219]~90 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[219]~90, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[218]~91 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[218]~91, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[217]~92 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[217]~92, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[216]~93 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[216]~93, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[215]~94 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[215]~94, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[214]~95 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[214]~95, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[213]~96 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[213]~96, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[212]~97 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[212]~97, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[211]~98 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[211]~98, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[210]~99 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[210]~99, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[209]~100 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[209]~100, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[208]~101 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[208]~101, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|selnose[238] , core2|ALU|Div0|auto_generated|divider|divider|selnose[238], multicore1, 1
instance = comp, \core2|ALU|Mux14~0 , core2|ALU|Mux14~0, multicore1, 1
instance = comp, \core2|ALU|Mux14~1 , core2|ALU|Mux14~1, multicore1, 1
instance = comp, \core2|ALU|alu_out[1] , core2|ALU|alu_out[1], multicore1, 1
instance = comp, \core2|reg_AC|dataout~3 , core2|reg_AC|dataout~3, multicore1, 1
instance = comp, \core2|ALU|alu_out[7]~6 , core2|ALU|alu_out[7]~6, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|selnose[136] , core2|ALU|Div0|auto_generated|divider|divider|selnose[136], multicore1, 1
instance = comp, \core2|ALU|Mux8~0 , core2|ALU|Mux8~0, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[247]~126 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[247]~126, multicore1, 1
instance = comp, \core2|ALU|Mux8~1 , core2|ALU|Mux8~1, multicore1, 1
instance = comp, \core2|ALU|alu_out[7] , core2|ALU|alu_out[7], multicore1, 1
instance = comp, \core2|ALU|Equal0~1 , core2|ALU|Equal0~1, multicore1, 1
instance = comp, \core2|ALU|Equal0~2 , core2|ALU|Equal0~2, multicore1, 1
instance = comp, \core2|ALU|Equal0~3 , core2|ALU|Equal0~3, multicore1, 1
instance = comp, \core2|ALU|Equal0~0 , core2|ALU|Equal0~0, multicore1, 1
instance = comp, \core2|ALU|Equal0~4 , core2|ALU|Equal0~4, multicore1, 1
instance = comp, \core2|ALU|z , core2|ALU|z, multicore1, 1
instance = comp, \core2|flag_z|dataout~feeder , core2|flag_z|dataout~feeder, multicore1, 1
instance = comp, \core2|flag_z|dataout , core2|flag_z|dataout, multicore1, 1
instance = comp, \core2|CU|next.jumpzy1~0 , core2|CU|next.jumpzy1~0, multicore1, 1
instance = comp, \core2|CU|present.jumpzy1 , core2|CU|present.jumpzy1, multicore1, 1
instance = comp, \core2|CU|next.jump1~1 , core2|CU|next.jump1~1, multicore1, 1
instance = comp, \core2|CU|present.jump1 , core2|CU|present.jump1, multicore1, 1
instance = comp, \core2|CU|WideOr2 , core2|CU|WideOr2, multicore1, 1
instance = comp, \MEMCU|DR2|dataout[15] , MEMCU|DR2|dataout[15], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[15]~176 , core2|A_bus|BUS_OUT[15]~176, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[15]~177 , core2|A_bus|BUS_OUT[15]~177, multicore1, 1
instance = comp, \core2|reg_N|dataout[15] , core2|reg_N|dataout[15], multicore1, 1
instance = comp, \core2|reg_M|dataout[15] , core2|reg_M|dataout[15], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[15]~178 , core2|A_bus|BUS_OUT[15]~178, multicore1, 1
instance = comp, \core2|reg_COL|Add0~30 , core2|reg_COL|Add0~30, multicore1, 1
instance = comp, \core2|reg_COL|dataout~18 , core2|reg_COL|dataout~18, multicore1, 1
instance = comp, \core2|reg_COL|dataout[15] , core2|reg_COL|dataout[15], multicore1, 1
instance = comp, \core2|mux1|dataout[15]~78 , core2|mux1|dataout[15]~78, multicore1, 1
instance = comp, \core2|reg_P|dataout[15] , core2|reg_P|dataout[15], multicore1, 1
instance = comp, \core2|mux1|dataout[15]~77 , core2|mux1|dataout[15]~77, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[15]~179 , core2|A_bus|BUS_OUT[15]~179, multicore1, 1
instance = comp, \core2|reg_STB|dataout[15]~47 , core2|reg_STB|dataout[15]~47, multicore1, 1
instance = comp, \core2|reg_STB|dataout[15] , core2|reg_STB|dataout[15], multicore1, 1
instance = comp, \core2|reg_STC|dataout[15]~47 , core2|reg_STC|dataout[15]~47, multicore1, 1
instance = comp, \core2|reg_STC|dataout[15] , core2|reg_STC|dataout[15], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[15]~180 , core2|A_bus|BUS_OUT[15]~180, multicore1, 1
instance = comp, \core2|reg_ROW|Add0~30 , core2|reg_ROW|Add0~30, multicore1, 1
instance = comp, \core2|reg_ROW|dataout~18 , core2|reg_ROW|dataout~18, multicore1, 1
instance = comp, \core2|reg_ROW|dataout[15] , core2|reg_ROW|dataout[15], multicore1, 1
instance = comp, \core2|reg_CURR|Add0~30 , core2|reg_CURR|Add0~30, multicore1, 1
instance = comp, \core2|reg_CURR|dataout~18 , core2|reg_CURR|dataout~18, multicore1, 1
instance = comp, \core2|reg_CURR|dataout[15] , core2|reg_CURR|dataout[15], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[15]~181 , core2|A_bus|BUS_OUT[15]~181, multicore1, 1
instance = comp, \core2|reg_STA|dataout[15]~47 , core2|reg_STA|dataout[15]~47, multicore1, 1
instance = comp, \core2|reg_STA|dataout[15] , core2|reg_STA|dataout[15], multicore1, 1
instance = comp, \core2|SUM|dataout[15] , core2|SUM|dataout[15], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[15]~182 , core2|A_bus|BUS_OUT[15]~182, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[15]~183 , core2|A_bus|BUS_OUT[15]~183, multicore1, 1
instance = comp, \core2|reg_A|dataout[15]~feeder , core2|reg_A|dataout[15]~feeder, multicore1, 1
instance = comp, \core2|reg_A|dataout[15] , core2|reg_A|dataout[15], multicore1, 1
instance = comp, \core2|reg_B|dataout[15] , core2|reg_B|dataout[15], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[15]~175 , core2|A_bus|BUS_OUT[15]~175, multicore1, 1
instance = comp, \core2|reg_R1|dataout[15]~47 , core2|reg_R1|dataout[15]~47, multicore1, 1
instance = comp, \core2|reg_R1|dataout[15] , core2|reg_R1|dataout[15], multicore1, 1
instance = comp, \core2|reg_R|dataout[15] , core2|reg_R|dataout[15], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[15]~174 , core2|A_bus|BUS_OUT[15]~174, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[15]~184 , core2|A_bus|BUS_OUT[15]~184, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[238]~102 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[238]~102, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[237]~103 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[237]~103, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[236]~104 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[236]~104, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[235]~105 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[235]~105, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[234]~106 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[234]~106, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[233]~107 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[233]~107, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[232]~108 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[232]~108, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[231]~109 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[231]~109, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[230]~110 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[230]~110, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[229]~111 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[229]~111, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[228]~112 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[228]~112, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[227]~113 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[227]~113, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[226]~114 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[226]~114, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[225]~115 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[225]~115, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|StageOut[224]~116 , core2|ALU|Div0|auto_generated|divider|divider|StageOut[224]~116, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 , core2|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32, multicore1, 1
instance = comp, \core2|ALU|Mux15~7 , core2|ALU|Mux15~7, multicore1, 1
instance = comp, \core2|CU|ctrlsig[14] , core2|CU|ctrlsig[14], multicore1, 1
instance = comp, \core2|ALU|Mux15~9 , core2|ALU|Mux15~9, multicore1, 1
instance = comp, \core2|ALU|Mux15~3 , core2|ALU|Mux15~3, multicore1, 1
instance = comp, \core2|ALU|Mux15~4 , core2|ALU|Mux15~4, multicore1, 1
instance = comp, \core2|ALU|Mux15~5 , core2|ALU|Mux15~5, multicore1, 1
instance = comp, \core2|ALU|Mux15~6 , core2|ALU|Mux15~6, multicore1, 1
instance = comp, \core2|ALU|Mux15~8 , core2|ALU|Mux15~8, multicore1, 1
instance = comp, \core2|ALU|alu_out[0] , core2|ALU|alu_out[0], multicore1, 1
instance = comp, \core2|reg_AC|dataout~1 , core2|reg_AC|dataout~1, multicore1, 1
instance = comp, \core2|ALU|alu_out[2]~1 , core2|ALU|alu_out[2]~1, multicore1, 1
instance = comp, \core2|ALU|Mod0|auto_generated|divider|divider|StageOut[242]~121 , core2|ALU|Mod0|auto_generated|divider|divider|StageOut[242]~121, multicore1, 1
instance = comp, \core2|ALU|Div0|auto_generated|divider|divider|selnose[221] , core2|ALU|Div0|auto_generated|divider|divider|selnose[221], multicore1, 1
instance = comp, \core2|ALU|Mux13~0 , core2|ALU|Mux13~0, multicore1, 1
instance = comp, \core2|ALU|Mux13~1 , core2|ALU|Mux13~1, multicore1, 1
instance = comp, \core2|ALU|alu_out[2] , core2|ALU|alu_out[2], multicore1, 1
instance = comp, \core2|reg_AC|dataout~4 , core2|reg_AC|dataout~4, multicore1, 1
instance = comp, \core2|reg_AC|dataout[2]~_Duplicate_1feeder , core2|reg_AC|dataout[2]~_Duplicate_1feeder, multicore1, 1
instance = comp, \core2|reg_AC|dataout[2]~_Duplicate_1 , core2|reg_AC|dataout[2]~_Duplicate_1, multicore1, 1
instance = comp, \MEMCU|DR2|dataout[2] , MEMCU|DR2|dataout[2], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[2]~28 , core2|A_bus|BUS_OUT[2]~28, multicore1, 1
instance = comp, \core2|readDmem|dataout[2]~2 , core2|readDmem|dataout[2]~2, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[2]~29 , core2|A_bus|BUS_OUT[2]~29, multicore1, 1
instance = comp, \core2|mux1|dataout[2]~63 , core2|mux1|dataout[2]~63, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[2]~30 , core2|A_bus|BUS_OUT[2]~30, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[2]~35 , core2|A_bus|BUS_OUT[2]~35, multicore1, 1
instance = comp, \core2|reg_DR|dataout[2] , core2|reg_DR|dataout[2], multicore1, 1
instance = comp, \core2|mux1|dataout~48 , core2|mux1|dataout~48, multicore1, 1
instance = comp, \core2|mux1|dataout~49 , core2|mux1|dataout~49, multicore1, 1
instance = comp, \core2|reg_N|dataout[4] , core2|reg_N|dataout[4], multicore1, 1
instance = comp, \core2|reg_M|dataout[4] , core2|reg_M|dataout[4], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[4]~48 , core2|A_bus|BUS_OUT[4]~48, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[4]~47 , core2|A_bus|BUS_OUT[4]~47, multicore1, 1
instance = comp, \core2|reg_B|dataout[4] , core2|reg_B|dataout[4], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[4]~49 , core2|A_bus|BUS_OUT[4]~49, multicore1, 1
instance = comp, \core2|SUM|dataout[4] , core2|SUM|dataout[4], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[4]~53 , core2|A_bus|BUS_OUT[4]~53, multicore1, 1
instance = comp, \core2|reg_R|dataout[4] , core2|reg_R|dataout[4], multicore1, 1
instance = comp, \core2|reg_A|dataout[4] , core2|reg_A|dataout[4], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[4]~55 , core2|A_bus|BUS_OUT[4]~55, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[4]~54 , core2|A_bus|BUS_OUT[4]~54, multicore1, 1
instance = comp, \core2|reg_P|dataout[4] , core2|reg_P|dataout[4], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[4]~56 , core2|A_bus|BUS_OUT[4]~56, multicore1, 1
instance = comp, \core2|readDmem|dataout[4]~4 , core2|readDmem|dataout[4]~4, multicore1, 1
instance = comp, \MEMCU|DR2|dataout[4] , MEMCU|DR2|dataout[4], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[4]~50 , core2|A_bus|BUS_OUT[4]~50, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[4]~51 , core2|A_bus|BUS_OUT[4]~51, multicore1, 1
instance = comp, \core2|mux1|dataout[4]~65 , core2|mux1|dataout[4]~65, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[4]~52 , core2|A_bus|BUS_OUT[4]~52, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[4]~57 , core2|A_bus|BUS_OUT[4]~57, multicore1, 1
instance = comp, \core2|reg_DR|dataout[4] , core2|reg_DR|dataout[4], multicore1, 1
instance = comp, \core2|mux1|dataout~44 , core2|mux1|dataout~44, multicore1, 1
instance = comp, \core2|mux1|dataout~80 , core2|mux1|dataout~80, multicore1, 1
instance = comp, \core2|mux1|dataout~61 , core2|mux1|dataout~61, multicore1, 1
instance = comp, \core2|SUM|dataout[5] , core2|SUM|dataout[5], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[5]~64 , core2|A_bus|BUS_OUT[5]~64, multicore1, 1
instance = comp, \core2|reg_P|dataout[5] , core2|reg_P|dataout[5], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[5]~65 , core2|A_bus|BUS_OUT[5]~65, multicore1, 1
instance = comp, \core2|reg_R|dataout[5] , core2|reg_R|dataout[5], multicore1, 1
instance = comp, \core2|reg_A|dataout[5] , core2|reg_A|dataout[5], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[5]~66 , core2|A_bus|BUS_OUT[5]~66, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[5]~67 , core2|A_bus|BUS_OUT[5]~67, multicore1, 1
instance = comp, \core2|reg_M|dataout[5]~feeder , core2|reg_M|dataout[5]~feeder, multicore1, 1
instance = comp, \core2|reg_M|dataout[5] , core2|reg_M|dataout[5], multicore1, 1
instance = comp, \core2|reg_N|dataout[5] , core2|reg_N|dataout[5], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[5]~59 , core2|A_bus|BUS_OUT[5]~59, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[5]~58 , core2|A_bus|BUS_OUT[5]~58, multicore1, 1
instance = comp, \core2|reg_B|dataout[5] , core2|reg_B|dataout[5], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[5]~60 , core2|A_bus|BUS_OUT[5]~60, multicore1, 1
instance = comp, \core2|mux1|dataout[5]~66 , core2|mux1|dataout[5]~66, multicore1, 1
instance = comp, \MEMCU|DR2|dataout[5] , MEMCU|DR2|dataout[5], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[5]~61 , core2|A_bus|BUS_OUT[5]~61, multicore1, 1
instance = comp, \core2|readDmem|dataout[5]~5 , core2|readDmem|dataout[5]~5, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[5]~62 , core2|A_bus|BUS_OUT[5]~62, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[5]~63 , core2|A_bus|BUS_OUT[5]~63, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[5]~68 , core2|A_bus|BUS_OUT[5]~68, multicore1, 1
instance = comp, \core2|reg_DR|dataout[5] , core2|reg_DR|dataout[5], multicore1, 1
instance = comp, \core2|wrt|decoder_out~0 , core2|wrt|decoder_out~0, multicore1, 1
instance = comp, \core2|wrt|decoder_out~1 , core2|wrt|decoder_out~1, multicore1, 1
instance = comp, \core2|wrt|decoder_out~4 , core2|wrt|decoder_out~4, multicore1, 1
instance = comp, \core2|wrt|decoder_out~15 , core2|wrt|decoder_out~15, multicore1, 1
instance = comp, \core2|reg_STA|dataout~18 , core2|reg_STA|dataout~18, multicore1, 1
instance = comp, \core2|reg_STA|dataout[7] , core2|reg_STA|dataout[7], multicore1, 1
instance = comp, \core2|SUM|dataout[7] , core2|SUM|dataout[7], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[7]~86 , core2|A_bus|BUS_OUT[7]~86, multicore1, 1
instance = comp, \core2|reg_R|dataout[7] , core2|reg_R|dataout[7], multicore1, 1
instance = comp, \core2|reg_A|dataout[7] , core2|reg_A|dataout[7], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[7]~88 , core2|A_bus|BUS_OUT[7]~88, multicore1, 1
instance = comp, \core2|reg_P|dataout[7] , core2|reg_P|dataout[7], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[7]~87 , core2|A_bus|BUS_OUT[7]~87, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[7]~89 , core2|A_bus|BUS_OUT[7]~89, multicore1, 1
instance = comp, \core2|mux1|dataout[7]~68 , core2|mux1|dataout[7]~68, multicore1, 1
instance = comp, \core2|readDmem|dataout[7]~7 , core2|readDmem|dataout[7]~7, multicore1, 1
instance = comp, \MEMCU|DR2|dataout[7] , MEMCU|DR2|dataout[7], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[7]~83 , core2|A_bus|BUS_OUT[7]~83, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[7]~84 , core2|A_bus|BUS_OUT[7]~84, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[7]~85 , core2|A_bus|BUS_OUT[7]~85, multicore1, 1
instance = comp, \core2|reg_N|dataout[7] , core2|reg_N|dataout[7], multicore1, 1
instance = comp, \core2|reg_M|dataout[7]~feeder , core2|reg_M|dataout[7]~feeder, multicore1, 1
instance = comp, \core2|reg_M|dataout[7] , core2|reg_M|dataout[7], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[7]~81 , core2|A_bus|BUS_OUT[7]~81, multicore1, 1
instance = comp, \core2|reg_B|dataout[7] , core2|reg_B|dataout[7], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[7]~80 , core2|A_bus|BUS_OUT[7]~80, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[7]~82 , core2|A_bus|BUS_OUT[7]~82, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[7]~90 , core2|A_bus|BUS_OUT[7]~90, multicore1, 1
instance = comp, \core2|reg_DR|dataout[7] , core2|reg_DR|dataout[7], multicore1, 1
instance = comp, \core2|mux1|dataout~45 , core2|mux1|dataout~45, multicore1, 1
instance = comp, \core2|mux1|dataout~59 , core2|mux1|dataout~59, multicore1, 1
instance = comp, \core2|reg_A|dataout[1] , core2|reg_A|dataout[1], multicore1, 1
instance = comp, \core2|reg_R|dataout[1] , core2|reg_R|dataout[1], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[1]~22 , core2|A_bus|BUS_OUT[1]~22, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[1]~21 , core2|A_bus|BUS_OUT[1]~21, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[1]~23 , core2|A_bus|BUS_OUT[1]~23, multicore1, 1
instance = comp, \core2|reg_M|dataout[1] , core2|reg_M|dataout[1], multicore1, 1
instance = comp, \core2|reg_N|dataout[1] , core2|reg_N|dataout[1], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[1]~15 , core2|A_bus|BUS_OUT[1]~15, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[1]~14 , core2|A_bus|BUS_OUT[1]~14, multicore1, 1
instance = comp, \core2|reg_B|dataout[1] , core2|reg_B|dataout[1], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[1]~16 , core2|A_bus|BUS_OUT[1]~16, multicore1, 1
instance = comp, \core2|mux1|dataout[1]~62 , core2|mux1|dataout[1]~62, multicore1, 1
instance = comp, \MEMCU|DR2|dataout[1] , MEMCU|DR2|dataout[1], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[1]~17 , core2|A_bus|BUS_OUT[1]~17, multicore1, 1
instance = comp, \core2|readDmem|dataout[1]~1 , core2|readDmem|dataout[1]~1, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[1]~18 , core2|A_bus|BUS_OUT[1]~18, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[1]~19 , core2|A_bus|BUS_OUT[1]~19, multicore1, 1
instance = comp, \core2|SUM|dataout[1] , core2|SUM|dataout[1], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[1]~20 , core2|A_bus|BUS_OUT[1]~20, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[1]~24 , core2|A_bus|BUS_OUT[1]~24, multicore1, 1
instance = comp, \core2|reg_AR|dataout[1] , core2|reg_AR|dataout[1], multicore1, 1
instance = comp, \MEMCU|AR2|dataout[1] , MEMCU|AR2|dataout[1], multicore1, 1
instance = comp, \core4|reg_AR|dataout[1]~feeder , core4|reg_AR|dataout[1]~feeder, multicore1, 1
instance = comp, \core4|reg_AR|dataout[1] , core4|reg_AR|dataout[1], multicore1, 1
instance = comp, \MEMCU|AR4|dataout[1]~feeder , MEMCU|AR4|dataout[1]~feeder, multicore1, 1
instance = comp, \MEMCU|AR4|dataout[1] , MEMCU|AR4|dataout[1], multicore1, 1
instance = comp, \core1|reg_AR|dataout[1]~feeder , core1|reg_AR|dataout[1]~feeder, multicore1, 1
instance = comp, \core1|reg_AR|dataout[1] , core1|reg_AR|dataout[1], multicore1, 1
instance = comp, \MEMCU|AR1|dataout[1] , MEMCU|AR1|dataout[1], multicore1, 1
instance = comp, \MEMCU|address[1]~2 , MEMCU|address[1]~2, multicore1, 1
instance = comp, \MEMCU|address[1]~3 , MEMCU|address[1]~3, multicore1, 1
instance = comp, \MEMCU|DR3|dataout[6] , MEMCU|DR3|dataout[6], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[6]~78 , core3|A_bus|BUS_OUT[6]~78, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[6]~79 , core3|A_bus|BUS_OUT[6]~79, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[6]~80 , core3|A_bus|BUS_OUT[6]~80, multicore1, 1
instance = comp, \core3|mux1|dataout[6]~30 , core3|mux1|dataout[6]~30, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[6]~81 , core3|A_bus|BUS_OUT[6]~81, multicore1, 1
instance = comp, \core3|reg_B|dataout[6] , core3|reg_B|dataout[6], multicore1, 1
instance = comp, \core3|reg_N|dataout[6] , core3|reg_N|dataout[6], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[6]~83 , core3|A_bus|BUS_OUT[6]~83, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[6]~82 , core3|A_bus|BUS_OUT[6]~82, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[6]~74 , core3|A_bus|BUS_OUT[6]~74, multicore1, 1
instance = comp, \core3|reg_M|dataout[6] , core3|reg_M|dataout[6], multicore1, 1
instance = comp, \core3|reg_P|dataout[6]~feeder , core3|reg_P|dataout[6]~feeder, multicore1, 1
instance = comp, \core3|reg_P|dataout[6] , core3|reg_P|dataout[6], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[6]~73 , core3|A_bus|BUS_OUT[6]~73, multicore1, 1
instance = comp, \core3|SUM|dataout[6] , core3|SUM|dataout[6], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[6]~75 , core3|A_bus|BUS_OUT[6]~75, multicore1, 1
instance = comp, \core3|reg_A|dataout[6] , core3|reg_A|dataout[6], multicore1, 1
instance = comp, \core3|reg_R|dataout[6] , core3|reg_R|dataout[6], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[6]~76 , core3|A_bus|BUS_OUT[6]~76, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[6]~77 , core3|A_bus|BUS_OUT[6]~77, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[6]~84 , core3|A_bus|BUS_OUT[6]~84, multicore1, 1
instance = comp, \core3|reg_DR|dataout[6]~feeder , core3|reg_DR|dataout[6]~feeder, multicore1, 1
instance = comp, \core3|reg_DR|dataout[6] , core3|reg_DR|dataout[6], multicore1, 1
instance = comp, \core3|mux1|dataout~8 , core3|mux1|dataout~8, multicore1, 1
instance = comp, \core3|mux1|dataout~22 , core3|mux1|dataout~22, multicore1, 1
instance = comp, \core3|CU|Selector0~0 , core3|CU|Selector0~0, multicore1, 1
instance = comp, \core3|mux1|dataout~9 , core3|mux1|dataout~9, multicore1, 1
instance = comp, \core3|mux1|dataout~23 , core3|mux1|dataout~23, multicore1, 1
instance = comp, \core3|reg_B|dataout[4] , core3|reg_B|dataout[4], multicore1, 1
instance = comp, \core3|reg_N|dataout[4] , core3|reg_N|dataout[4], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[4]~59 , core3|A_bus|BUS_OUT[4]~59, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[4]~58 , core3|A_bus|BUS_OUT[4]~58, multicore1, 1
instance = comp, \core3|mux1|dataout[4]~28 , core3|mux1|dataout[4]~28, multicore1, 1
instance = comp, \MEMCU|DR3|dataout[4] , MEMCU|DR3|dataout[4], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[4]~54 , core3|A_bus|BUS_OUT[4]~54, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[4]~55 , core3|A_bus|BUS_OUT[4]~55, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[4]~56 , core3|A_bus|BUS_OUT[4]~56, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[4]~57 , core3|A_bus|BUS_OUT[4]~57, multicore1, 1
instance = comp, \core3|reg_M|dataout[4] , core3|reg_M|dataout[4], multicore1, 1
instance = comp, \core3|reg_P|dataout[4] , core3|reg_P|dataout[4], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[4]~49 , core3|A_bus|BUS_OUT[4]~49, multicore1, 1
instance = comp, \core3|SUM|dataout[4] , core3|SUM|dataout[4], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[4]~51 , core3|A_bus|BUS_OUT[4]~51, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[4]~50 , core3|A_bus|BUS_OUT[4]~50, multicore1, 1
instance = comp, \core3|reg_A|dataout[4] , core3|reg_A|dataout[4], multicore1, 1
instance = comp, \core3|reg_R|dataout[4] , core3|reg_R|dataout[4], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[4]~52 , core3|A_bus|BUS_OUT[4]~52, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[4]~53 , core3|A_bus|BUS_OUT[4]~53, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[4]~60 , core3|A_bus|BUS_OUT[4]~60, multicore1, 1
instance = comp, \core3|reg_STC|dataout[4] , core3|reg_STC|dataout[4], multicore1, 1
instance = comp, \core3|reg_STC|dataout[5] , core3|reg_STC|dataout[5], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[5]~70 , core3|A_bus|BUS_OUT[5]~70, multicore1, 1
instance = comp, \core3|mux1|dataout[5]~29 , core3|mux1|dataout[5]~29, multicore1, 1
instance = comp, \MEMCU|DR3|dataout[5] , MEMCU|DR3|dataout[5], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[5]~66 , core3|A_bus|BUS_OUT[5]~66, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[5]~67 , core3|A_bus|BUS_OUT[5]~67, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[5]~68 , core3|A_bus|BUS_OUT[5]~68, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[5]~69 , core3|A_bus|BUS_OUT[5]~69, multicore1, 1
instance = comp, \core3|reg_M|dataout[5] , core3|reg_M|dataout[5], multicore1, 1
instance = comp, \core3|reg_P|dataout[5] , core3|reg_P|dataout[5], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[5]~61 , core3|A_bus|BUS_OUT[5]~61, multicore1, 1
instance = comp, \core3|SUM|dataout[5] , core3|SUM|dataout[5], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[5]~63 , core3|A_bus|BUS_OUT[5]~63, multicore1, 1
instance = comp, \core3|reg_A|dataout[5] , core3|reg_A|dataout[5], multicore1, 1
instance = comp, \core3|reg_R|dataout[5] , core3|reg_R|dataout[5], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[5]~64 , core3|A_bus|BUS_OUT[5]~64, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[5]~62 , core3|A_bus|BUS_OUT[5]~62, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[5]~65 , core3|A_bus|BUS_OUT[5]~65, multicore1, 1
instance = comp, \core3|reg_B|dataout[5] , core3|reg_B|dataout[5], multicore1, 1
instance = comp, \core3|reg_N|dataout[5] , core3|reg_N|dataout[5], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[5]~71 , core3|A_bus|BUS_OUT[5]~71, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[5]~72 , core3|A_bus|BUS_OUT[5]~72, multicore1, 1
instance = comp, \core3|reg_DR|dataout[5] , core3|reg_DR|dataout[5], multicore1, 1
instance = comp, \core3|wrt|decoder_out~46 , core3|wrt|decoder_out~46, multicore1, 1
instance = comp, \core3|wrt|decoder_out~47 , core3|wrt|decoder_out~47, multicore1, 1
instance = comp, \core3|wrt|decoder_out~50 , core3|wrt|decoder_out~50, multicore1, 1
instance = comp, \core3|wrt|decoder_out~59 , core3|wrt|decoder_out~59, multicore1, 1
instance = comp, \core3|reg_A|dataout[2] , core3|reg_A|dataout[2], multicore1, 1
instance = comp, \core3|reg_R|dataout[2] , core3|reg_R|dataout[2], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[2]~28 , core3|A_bus|BUS_OUT[2]~28, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[2]~26 , core3|A_bus|BUS_OUT[2]~26, multicore1, 1
instance = comp, \core3|SUM|dataout[2] , core3|SUM|dataout[2], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[2]~27 , core3|A_bus|BUS_OUT[2]~27, multicore1, 1
instance = comp, \core3|reg_P|dataout[2] , core3|reg_P|dataout[2], multicore1, 1
instance = comp, \core3|reg_M|dataout[2] , core3|reg_M|dataout[2], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[2]~25 , core3|A_bus|BUS_OUT[2]~25, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[2]~29 , core3|A_bus|BUS_OUT[2]~29, multicore1, 1
instance = comp, \core3|reg_N|dataout[2] , core3|reg_N|dataout[2], multicore1, 1
instance = comp, \core3|reg_B|dataout[2] , core3|reg_B|dataout[2], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[2]~35 , core3|A_bus|BUS_OUT[2]~35, multicore1, 1
instance = comp, \MEMCU|DR3|dataout[2] , MEMCU|DR3|dataout[2], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[2]~30 , core3|A_bus|BUS_OUT[2]~30, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[2]~31 , core3|A_bus|BUS_OUT[2]~31, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[2]~32 , core3|A_bus|BUS_OUT[2]~32, multicore1, 1
instance = comp, \core3|mux1|dataout[2]~26 , core3|mux1|dataout[2]~26, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[2]~33 , core3|A_bus|BUS_OUT[2]~33, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[2]~34 , core3|A_bus|BUS_OUT[2]~34, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[2]~36 , core3|A_bus|BUS_OUT[2]~36, multicore1, 1
instance = comp, \core3|reg_DR|dataout[2] , core3|reg_DR|dataout[2], multicore1, 1
instance = comp, \core3|demux1|WTA_operand[2]~2 , core3|demux1|WTA_operand[2]~2, multicore1, 1
instance = comp, \core3|mux1|dataout~10 , core3|mux1|dataout~10, multicore1, 1
instance = comp, \core3|reg_M|dataout[3] , core3|reg_M|dataout[3], multicore1, 1
instance = comp, \core3|reg_P|dataout[3] , core3|reg_P|dataout[3], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[3]~37 , core3|A_bus|BUS_OUT[3]~37, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[3]~38 , core3|A_bus|BUS_OUT[3]~38, multicore1, 1
instance = comp, \core3|reg_R|dataout[3] , core3|reg_R|dataout[3], multicore1, 1
instance = comp, \core3|reg_A|dataout[3] , core3|reg_A|dataout[3], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[3]~40 , core3|A_bus|BUS_OUT[3]~40, multicore1, 1
instance = comp, \core3|SUM|dataout[3] , core3|SUM|dataout[3], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[3]~39 , core3|A_bus|BUS_OUT[3]~39, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[3]~41 , core3|A_bus|BUS_OUT[3]~41, multicore1, 1
instance = comp, \core3|mux1|dataout[3]~27 , core3|mux1|dataout[3]~27, multicore1, 1
instance = comp, \MEMCU|DR3|dataout[3] , MEMCU|DR3|dataout[3], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[3]~42 , core3|A_bus|BUS_OUT[3]~42, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[3]~43 , core3|A_bus|BUS_OUT[3]~43, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[3]~44 , core3|A_bus|BUS_OUT[3]~44, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[3]~45 , core3|A_bus|BUS_OUT[3]~45, multicore1, 1
instance = comp, \core3|reg_B|dataout[3] , core3|reg_B|dataout[3], multicore1, 1
instance = comp, \core3|reg_N|dataout[3] , core3|reg_N|dataout[3], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[3]~47 , core3|A_bus|BUS_OUT[3]~47, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[3]~46 , core3|A_bus|BUS_OUT[3]~46, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[3]~48 , core3|A_bus|BUS_OUT[3]~48, multicore1, 1
instance = comp, \core3|reg_DR|dataout[3] , core3|reg_DR|dataout[3], multicore1, 1
instance = comp, \core3|mux1|dataout~41 , core3|mux1|dataout~41, multicore1, 1
instance = comp, \core3|mux1|dataout~43 , core3|mux1|dataout~43, multicore1, 1
instance = comp, \core3|reg_B|dataout[1] , core3|reg_B|dataout[1], multicore1, 1
instance = comp, \core3|reg_N|dataout[1] , core3|reg_N|dataout[1], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[1]~23 , core3|A_bus|BUS_OUT[1]~23, multicore1, 1
instance = comp, \core3|mux1|dataout[1]~25 , core3|mux1|dataout[1]~25, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[1]~22 , core3|A_bus|BUS_OUT[1]~22, multicore1, 1
instance = comp, \core3|mux1|dataout~24 , core3|mux1|dataout~24, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[1]~20 , core3|A_bus|BUS_OUT[1]~20, multicore1, 1
instance = comp, \MEMCU|DR3|dataout[1] , MEMCU|DR3|dataout[1], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[1]~17 , core3|A_bus|BUS_OUT[1]~17, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[1]~18 , core3|A_bus|BUS_OUT[1]~18, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[1]~19 , core3|A_bus|BUS_OUT[1]~19, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[1]~21 , core3|A_bus|BUS_OUT[1]~21, multicore1, 1
instance = comp, \core3|SUM|dataout[1] , core3|SUM|dataout[1], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[1]~14 , core3|A_bus|BUS_OUT[1]~14, multicore1, 1
instance = comp, \core3|reg_A|dataout[1] , core3|reg_A|dataout[1], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[1]~15 , core3|A_bus|BUS_OUT[1]~15, multicore1, 1
instance = comp, \core3|reg_P|dataout[1] , core3|reg_P|dataout[1], multicore1, 1
instance = comp, \core3|reg_M|dataout[1] , core3|reg_M|dataout[1], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[1]~12 , core3|A_bus|BUS_OUT[1]~12, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[1]~13 , core3|A_bus|BUS_OUT[1]~13, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[1]~16 , core3|A_bus|BUS_OUT[1]~16, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[1]~24 , core3|A_bus|BUS_OUT[1]~24, multicore1, 1
instance = comp, \core3|reg_R|dataout[1] , core3|reg_R|dataout[1], multicore1, 1
instance = comp, \core3|CU|present.ldacmulti2 , core3|CU|present.ldacmulti2, multicore1, 1
instance = comp, \core3|CU|present.ldacmulti3~feeder , core3|CU|present.ldacmulti3~feeder, multicore1, 1
instance = comp, \core3|CU|present.ldacmulti3 , core3|CU|present.ldacmulti3, multicore1, 1
instance = comp, \core3|CU|present.ldacmulti4~feeder , core3|CU|present.ldacmulti4~feeder, multicore1, 1
instance = comp, \core3|CU|present.ldacmulti4 , core3|CU|present.ldacmulti4, multicore1, 1
instance = comp, \core3|CU|present.ldacmulti5~feeder , core3|CU|present.ldacmulti5~feeder, multicore1, 1
instance = comp, \core3|CU|present.ldacmulti5 , core3|CU|present.ldacmulti5, multicore1, 1
instance = comp, \core3|reg_R|dataout[0]~feeder , core3|reg_R|dataout[0]~feeder, multicore1, 1
instance = comp, \core3|reg_R|dataout[0] , core3|reg_R|dataout[0], multicore1, 1
instance = comp, \core3|CU|Equal18~3 , core3|CU|Equal18~3, multicore1, 1
instance = comp, \core3|CU|Equal18~1 , core3|CU|Equal18~1, multicore1, 1
instance = comp, \core3|CU|Equal18~2 , core3|CU|Equal18~2, multicore1, 1
instance = comp, \core3|CU|Equal18~0 , core3|CU|Equal18~0, multicore1, 1
instance = comp, \core3|CU|Equal18~4 , core3|CU|Equal18~4, multicore1, 1
instance = comp, \core3|CU|next.ldacmulti6~0 , core3|CU|next.ldacmulti6~0, multicore1, 1
instance = comp, \core3|CU|present.ldacmulti6 , core3|CU|present.ldacmulti6, multicore1, 1
instance = comp, \core3|CU|present.ldacmulti7~feeder , core3|CU|present.ldacmulti7~feeder, multicore1, 1
instance = comp, \core3|CU|present.ldacmulti7 , core3|CU|present.ldacmulti7, multicore1, 1
instance = comp, \core3|CU|present.ldacmulti8~feeder , core3|CU|present.ldacmulti8~feeder, multicore1, 1
instance = comp, \core3|CU|present.ldacmulti8 , core3|CU|present.ldacmulti8, multicore1, 1
instance = comp, \core3|CU|next.ldacmulti9~0 , core3|CU|next.ldacmulti9~0, multicore1, 1
instance = comp, \core3|CU|present.ldacmulti9 , core3|CU|present.ldacmulti9, multicore1, 1
instance = comp, \core3|CU|present.ldacmulti10 , core3|CU|present.ldacmulti10, multicore1, 1
instance = comp, \core3|CU|present.ldacmulti11 , core3|CU|present.ldacmulti11, multicore1, 1
instance = comp, \core3|CU|Equal18~5 , core3|CU|Equal18~5, multicore1, 1
instance = comp, \core3|CU|Selector1~0 , core3|CU|Selector1~0, multicore1, 1
instance = comp, \core3|CU|Equal19~0 , core3|CU|Equal19~0, multicore1, 1
instance = comp, \core3|CU|next.ldacmulti12~0 , core3|CU|next.ldacmulti12~0, multicore1, 1
instance = comp, \core3|CU|present.ldacmulti12 , core3|CU|present.ldacmulti12, multicore1, 1
instance = comp, \core3|CU|present.ldacmulti13 , core3|CU|present.ldacmulti13, multicore1, 1
instance = comp, \core3|CU|present.ldacmulti14 , core3|CU|present.ldacmulti14, multicore1, 1
instance = comp, \core3|CU|Selector1~1 , core3|CU|Selector1~1, multicore1, 1
instance = comp, \core3|CU|present.ldacmulti15 , core3|CU|present.ldacmulti15, multicore1, 1
instance = comp, \core3|CU|present.ldacmulti16 , core3|CU|present.ldacmulti16, multicore1, 1
instance = comp, \core3|CU|WideOr8~0 , core3|CU|WideOr8~0, multicore1, 1
instance = comp, \core3|reg_AC|dataout~2 , core3|reg_AC|dataout~2, multicore1, 1
instance = comp, \core3|ALU|alu_out~29 , core3|ALU|alu_out~29, multicore1, 1
instance = comp, \core3|ALU|alu_out[9]~8 , core3|ALU|alu_out[9]~8, multicore1, 1
instance = comp, \core3|ALU|Mod0|auto_generated|divider|divider|StageOut[249]~128 , core3|ALU|Mod0|auto_generated|divider|divider|StageOut[249]~128, multicore1, 1
instance = comp, \core3|ALU|Div0|auto_generated|divider|divider|selnose[102] , core3|ALU|Div0|auto_generated|divider|divider|selnose[102], multicore1, 1
instance = comp, \core3|ALU|Mux6~0 , core3|ALU|Mux6~0, multicore1, 1
instance = comp, \core3|ALU|Mux6~1 , core3|ALU|Mux6~1, multicore1, 1
instance = comp, \core3|ALU|alu_out[9] , core3|ALU|alu_out[9], multicore1, 1
instance = comp, \core3|ALU|Equal0~2 , core3|ALU|Equal0~2, multicore1, 1
instance = comp, \core3|ALU|Equal0~1 , core3|ALU|Equal0~1, multicore1, 1
instance = comp, \core3|ALU|Equal0~3 , core3|ALU|Equal0~3, multicore1, 1
instance = comp, \core3|ALU|Equal0~0 , core3|ALU|Equal0~0, multicore1, 1
instance = comp, \core3|ALU|Equal0~4 , core3|ALU|Equal0~4, multicore1, 1
instance = comp, \core3|ALU|z , core3|ALU|z, multicore1, 1
instance = comp, \core3|flag_z|dataout , core3|flag_z|dataout, multicore1, 1
instance = comp, \core3|CU|next.jumpzn1~0 , core3|CU|next.jumpzn1~0, multicore1, 1
instance = comp, \core3|CU|present.jumpzn1 , core3|CU|present.jumpzn1, multicore1, 1
instance = comp, \core3|CU|next.nop1~0 , core3|CU|next.nop1~0, multicore1, 1
instance = comp, \core3|CU|present.nop1 , core3|CU|present.nop1, multicore1, 1
instance = comp, \core3|CU|present.stacreg3 , core3|CU|present.stacreg3, multicore1, 1
instance = comp, \core3|CU|present.stacreg4 , core3|CU|present.stacreg4, multicore1, 1
instance = comp, \core3|CU|next.stacreg5~0 , core3|CU|next.stacreg5~0, multicore1, 1
instance = comp, \core3|CU|present.stacreg5 , core3|CU|present.stacreg5, multicore1, 1
instance = comp, \core3|CU|next.stacreg6~0 , core3|CU|next.stacreg6~0, multicore1, 1
instance = comp, \core3|CU|present.stacreg6 , core3|CU|present.stacreg6, multicore1, 1
instance = comp, \core3|CU|next.stacreg7~0 , core3|CU|next.stacreg7~0, multicore1, 1
instance = comp, \core3|CU|present.stacreg7 , core3|CU|present.stacreg7, multicore1, 1
instance = comp, \core3|CU|Selector0~2 , core3|CU|Selector0~2, multicore1, 1
instance = comp, \core3|CU|Selector0~3 , core3|CU|Selector0~3, multicore1, 1
instance = comp, \core3|CU|present.stac3 , core3|CU|present.stac3, multicore1, 1
instance = comp, \core3|CU|Selector0~4 , core3|CU|Selector0~4, multicore1, 1
instance = comp, \core3|CU|Selector0~5 , core3|CU|Selector0~5, multicore1, 1
instance = comp, \core3|CU|Selector0~6 , core3|CU|Selector0~6, multicore1, 1
instance = comp, \core3|CU|Selector0~1 , core3|CU|Selector0~1, multicore1, 1
instance = comp, \core3|CU|Selector0~7 , core3|CU|Selector0~7, multicore1, 1
instance = comp, \core3|CU|present.0000000 , core3|CU|present.0000000, multicore1, 1
instance = comp, \core3|CU|present.fetch2~0 , core3|CU|present.fetch2~0, multicore1, 1
instance = comp, \core3|CU|present.fetch2 , core3|CU|present.fetch2, multicore1, 1
instance = comp, \core3|CU|present.fetch3 , core3|CU|present.fetch3, multicore1, 1
instance = comp, \core3|readDmem|dataout[21]~2 , core3|readDmem|dataout[21]~2, multicore1, 1
instance = comp, \core3|reg_IR|dataout[5] , core3|reg_IR|dataout[5], multicore1, 1
instance = comp, \core3|CU|next.stac1~2 , core3|CU|next.stac1~2, multicore1, 1
instance = comp, \core3|CU|next.moveac1~2 , core3|CU|next.moveac1~2, multicore1, 1
instance = comp, \core3|CU|present.moveac1 , core3|CU|present.moveac1, multicore1, 1
instance = comp, \core3|demux1|Decoder0~0 , core3|demux1|Decoder0~0, multicore1, 1
instance = comp, \core3|mux1|dataout~40 , core3|mux1|dataout~40, multicore1, 1
instance = comp, \core3|mux1|dataout[0]~19 , core3|mux1|dataout[0]~19, multicore1, 1
instance = comp, \MEMCU|DR3|dataout[0] , MEMCU|DR3|dataout[0], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[0]~5 , core3|A_bus|BUS_OUT[0]~5, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[0]~6 , core3|A_bus|BUS_OUT[0]~6, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[0]~7 , core3|A_bus|BUS_OUT[0]~7, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[0]~8 , core3|A_bus|BUS_OUT[0]~8, multicore1, 1
instance = comp, \core3|reg_B|dataout[0] , core3|reg_B|dataout[0], multicore1, 1
instance = comp, \core3|reg_N|dataout[0] , core3|reg_N|dataout[0], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[0]~10 , core3|A_bus|BUS_OUT[0]~10, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[0]~9 , core3|A_bus|BUS_OUT[0]~9, multicore1, 1
instance = comp, \core3|reg_M|dataout[0] , core3|reg_M|dataout[0], multicore1, 1
instance = comp, \core3|reg_P|dataout[0] , core3|reg_P|dataout[0], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[0]~0 , core3|A_bus|BUS_OUT[0]~0, multicore1, 1
instance = comp, \core3|SUM|dataout[0] , core3|SUM|dataout[0], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[0]~2 , core3|A_bus|BUS_OUT[0]~2, multicore1, 1
instance = comp, \core3|reg_A|dataout[0] , core3|reg_A|dataout[0], multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[0]~3 , core3|A_bus|BUS_OUT[0]~3, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[0]~1 , core3|A_bus|BUS_OUT[0]~1, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[0]~4 , core3|A_bus|BUS_OUT[0]~4, multicore1, 1
instance = comp, \core3|A_bus|BUS_OUT[0]~11 , core3|A_bus|BUS_OUT[0]~11, multicore1, 1
instance = comp, \core3|reg_AR|dataout[0]~feeder , core3|reg_AR|dataout[0]~feeder, multicore1, 1
instance = comp, \core3|reg_AR|dataout[0] , core3|reg_AR|dataout[0], multicore1, 1
instance = comp, \MEMCU|AR3|dataout[0] , MEMCU|AR3|dataout[0], multicore1, 1
instance = comp, \MEMCU|readAR3|dataout[0]~0 , MEMCU|readAR3|dataout[0]~0, multicore1, 1
instance = comp, \core2|reg_AR|dataout[0]~feeder , core2|reg_AR|dataout[0]~feeder, multicore1, 1
instance = comp, \core2|reg_AR|dataout[0] , core2|reg_AR|dataout[0], multicore1, 1
instance = comp, \MEMCU|AR2|dataout[0] , MEMCU|AR2|dataout[0], multicore1, 1
instance = comp, \core1|reg_AR|dataout[0]~feeder , core1|reg_AR|dataout[0]~feeder, multicore1, 1
instance = comp, \core1|reg_AR|dataout[0] , core1|reg_AR|dataout[0], multicore1, 1
instance = comp, \MEMCU|AR1|dataout[0]~feeder , MEMCU|AR1|dataout[0]~feeder, multicore1, 1
instance = comp, \MEMCU|AR1|dataout[0] , MEMCU|AR1|dataout[0], multicore1, 1
instance = comp, \core4|reg_AR|dataout[0] , core4|reg_AR|dataout[0], multicore1, 1
instance = comp, \MEMCU|AR4|dataout[0] , MEMCU|AR4|dataout[0], multicore1, 1
instance = comp, \MEMCU|address[0]~0 , MEMCU|address[0]~0, multicore1, 1
instance = comp, \MEMCU|address[0]~1 , MEMCU|address[0]~1, multicore1, 1
instance = comp, \MEMCU|DR1|dataout[10] , MEMCU|DR1|dataout[10], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[10]~125 , core1|A_bus|BUS_OUT[10]~125, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[10]~126 , core1|A_bus|BUS_OUT[10]~126, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[10]~127 , core1|A_bus|BUS_OUT[10]~127, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[10]~128 , core1|A_bus|BUS_OUT[10]~128, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[10]~129 , core1|A_bus|BUS_OUT[10]~129, multicore1, 1
instance = comp, \core1|reg_R|dataout[10]~feeder , core1|reg_R|dataout[10]~feeder, multicore1, 1
instance = comp, \core1|reg_R|dataout[10] , core1|reg_R|dataout[10], multicore1, 1
instance = comp, \core1|reg_A|dataout[10] , core1|reg_A|dataout[10], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[10]~131 , core1|A_bus|BUS_OUT[10]~131, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[10]~136 , core1|A_bus|BUS_OUT[10]~136, multicore1, 1
instance = comp, \core1|reg_PC|dataout[10] , core1|reg_PC|dataout[10], multicore1, 1
instance = comp, \core1|reg_PC|dataout[11]~39 , core1|reg_PC|dataout[11]~39, multicore1, 1
instance = comp, \core1|reg_PC|dataout[11] , core1|reg_PC|dataout[11], multicore1, 1
instance = comp, \core1|reg_PC|dataout[12]~41 , core1|reg_PC|dataout[12]~41, multicore1, 1
instance = comp, \core1|reg_PC|dataout[12] , core1|reg_PC|dataout[12], multicore1, 1
instance = comp, \core1|reg_PC|dataout[13] , core1|reg_PC|dataout[13], multicore1, 1
instance = comp, \core2|reg_PC|dataout[2]~21 , core2|reg_PC|dataout[2]~21, multicore1, 1
instance = comp, \core2|reg_PC|dataout[3]~23 , core2|reg_PC|dataout[3]~23, multicore1, 1
instance = comp, \core2|reg_PC|dataout~20 , core2|reg_PC|dataout~20, multicore1, 1
instance = comp, \core2|reg_PC|dataout[3] , core2|reg_PC|dataout[3], multicore1, 1
instance = comp, \core2|reg_PC|dataout[4]~25 , core2|reg_PC|dataout[4]~25, multicore1, 1
instance = comp, \core2|reg_PC|dataout[4] , core2|reg_PC|dataout[4], multicore1, 1
instance = comp, \core2|reg_PC|dataout[5]~27 , core2|reg_PC|dataout[5]~27, multicore1, 1
instance = comp, \core2|reg_PC|dataout[5] , core2|reg_PC|dataout[5], multicore1, 1
instance = comp, \core2|reg_PC|dataout[6]~29 , core2|reg_PC|dataout[6]~29, multicore1, 1
instance = comp, \core2|reg_PC|dataout[6] , core2|reg_PC|dataout[6], multicore1, 1
instance = comp, \core2|reg_PC|dataout[7]~31 , core2|reg_PC|dataout[7]~31, multicore1, 1
instance = comp, \core2|reg_PC|dataout[7] , core2|reg_PC|dataout[7], multicore1, 1
instance = comp, \core2|reg_PC|dataout[8]~33 , core2|reg_PC|dataout[8]~33, multicore1, 1
instance = comp, \core2|reg_PC|dataout[8] , core2|reg_PC|dataout[8], multicore1, 1
instance = comp, \core2|reg_PC|dataout[9]~35 , core2|reg_PC|dataout[9]~35, multicore1, 1
instance = comp, \core2|reg_PC|dataout[9] , core2|reg_PC|dataout[9], multicore1, 1
instance = comp, \core2|reg_PC|dataout[10]~37 , core2|reg_PC|dataout[10]~37, multicore1, 1
instance = comp, \core2|reg_PC|dataout[10] , core2|reg_PC|dataout[10], multicore1, 1
instance = comp, \core2|reg_PC|dataout[11]~39 , core2|reg_PC|dataout[11]~39, multicore1, 1
instance = comp, \core2|reg_PC|dataout[11] , core2|reg_PC|dataout[11], multicore1, 1
instance = comp, \core2|reg_PC|dataout[12]~41 , core2|reg_PC|dataout[12]~41, multicore1, 1
instance = comp, \core2|reg_PC|dataout[12] , core2|reg_PC|dataout[12], multicore1, 1
instance = comp, \core2|reg_PC|dataout[13]~43 , core2|reg_PC|dataout[13]~43, multicore1, 1
instance = comp, \core2|reg_PC|dataout[13] , core2|reg_PC|dataout[13], multicore1, 1
instance = comp, \Equal0~7 , Equal0~7, multicore1, 1
instance = comp, \Equal0~6 , Equal0~6, multicore1, 1
instance = comp, \core2|reg_PC|dataout[14]~45 , core2|reg_PC|dataout[14]~45, multicore1, 1
instance = comp, \core2|reg_PC|dataout[14] , core2|reg_PC|dataout[14], multicore1, 1
instance = comp, \core2|reg_PC|dataout[15]~47 , core2|reg_PC|dataout[15]~47, multicore1, 1
instance = comp, \core2|reg_PC|dataout[15] , core2|reg_PC|dataout[15], multicore1, 1
instance = comp, \Equal0~8 , Equal0~8, multicore1, 1
instance = comp, \Equal0~5 , Equal0~5, multicore1, 1
instance = comp, \Equal0~9 , Equal0~9, multicore1, 1
instance = comp, \core2|readDmem|dataout[18]~18 , core2|readDmem|dataout[18]~18, multicore1, 1
instance = comp, \core2|reg_IR|dataout[2] , core2|reg_IR|dataout[2], multicore1, 1
instance = comp, \core2|CU|next.mul1~2 , core2|CU|next.mul1~2, multicore1, 1
instance = comp, \core2|CU|next.xor1~0 , core2|CU|next.xor1~0, multicore1, 1
instance = comp, \core2|CU|present.xor1 , core2|CU|present.xor1, multicore1, 1
instance = comp, \core2|CU|present.xor2 , core2|CU|present.xor2, multicore1, 1
instance = comp, \core2|CU|present.mul2~feeder , core2|CU|present.mul2~feeder, multicore1, 1
instance = comp, \core2|CU|present.mul2 , core2|CU|present.mul2, multicore1, 1
instance = comp, \core2|CU|present.div2 , core2|CU|present.div2, multicore1, 1
instance = comp, \core2|CU|present.add2~feeder , core2|CU|present.add2~feeder, multicore1, 1
instance = comp, \core2|CU|present.add2 , core2|CU|present.add2, multicore1, 1
instance = comp, \core2|CU|WideOr7~0 , core2|CU|WideOr7~0, multicore1, 1
instance = comp, \core2|CU|present.stac3 , core2|CU|present.stac3, multicore1, 1
instance = comp, \core2|CU|Selector0~3 , core2|CU|Selector0~3, multicore1, 1
instance = comp, \core2|CU|Selector0~4 , core2|CU|Selector0~4, multicore1, 1
instance = comp, \core2|CU|next.jumpzn1~0 , core2|CU|next.jumpzn1~0, multicore1, 1
instance = comp, \core2|CU|present.jumpzn1 , core2|CU|present.jumpzn1, multicore1, 1
instance = comp, \core2|CU|next.nop1~0 , core2|CU|next.nop1~0, multicore1, 1
instance = comp, \core2|CU|present.nop1 , core2|CU|present.nop1, multicore1, 1
instance = comp, \core2|CU|present.stacreg3 , core2|CU|present.stacreg3, multicore1, 1
instance = comp, \core2|CU|present.stacreg4 , core2|CU|present.stacreg4, multicore1, 1
instance = comp, \core2|reg_R|dataout[3] , core2|reg_R|dataout[3], multicore1, 1
instance = comp, \core2|CU|Equal18~0 , core2|CU|Equal18~0, multicore1, 1
instance = comp, \core2|CU|Equal18~3 , core2|CU|Equal18~3, multicore1, 1
instance = comp, \core2|CU|Equal18~2 , core2|CU|Equal18~2, multicore1, 1
instance = comp, \core2|reg_R|dataout[6] , core2|reg_R|dataout[6], multicore1, 1
instance = comp, \core2|CU|Equal18~1 , core2|CU|Equal18~1, multicore1, 1
instance = comp, \core2|CU|Equal18~4 , core2|CU|Equal18~4, multicore1, 1
instance = comp, \core2|CU|next.stacreg5~0 , core2|CU|next.stacreg5~0, multicore1, 1
instance = comp, \core2|CU|present.stacreg5 , core2|CU|present.stacreg5, multicore1, 1
instance = comp, \core2|CU|next.stacreg6~0 , core2|CU|next.stacreg6~0, multicore1, 1
instance = comp, \core2|CU|present.stacreg6 , core2|CU|present.stacreg6, multicore1, 1
instance = comp, \core2|CU|next.stacreg7~0 , core2|CU|next.stacreg7~0, multicore1, 1
instance = comp, \core2|CU|present.stacreg7 , core2|CU|present.stacreg7, multicore1, 1
instance = comp, \core2|CU|Selector0~1 , core2|CU|Selector0~1, multicore1, 1
instance = comp, \core2|CU|Selector0~2 , core2|CU|Selector0~2, multicore1, 1
instance = comp, \core2|CU|Selector0~5 , core2|CU|Selector0~5, multicore1, 1
instance = comp, \core2|CU|Selector0~6 , core2|CU|Selector0~6, multicore1, 1
instance = comp, \core2|CU|Selector0~7 , core2|CU|Selector0~7, multicore1, 1
instance = comp, \core2|CU|present.0000000 , core2|CU|present.0000000, multicore1, 1
instance = comp, \core2|CU|present.fetch2~0 , core2|CU|present.fetch2~0, multicore1, 1
instance = comp, \core2|CU|present.fetch2 , core2|CU|present.fetch2, multicore1, 1
instance = comp, \core2|CU|present.fetch3 , core2|CU|present.fetch3, multicore1, 1
instance = comp, \core2|CU|present.fetch4 , core2|CU|present.fetch4, multicore1, 1
instance = comp, \core2|CU|next.stac1~2 , core2|CU|next.stac1~2, multicore1, 1
instance = comp, \core2|CU|next.mod1~2 , core2|CU|next.mod1~2, multicore1, 1
instance = comp, \core2|CU|present.mod1 , core2|CU|present.mod1, multicore1, 1
instance = comp, \core2|CU|WideOr9~0 , core2|CU|WideOr9~0, multicore1, 1
instance = comp, \core2|demux1|Decoder0~1 , core2|demux1|Decoder0~1, multicore1, 1
instance = comp, \core2|demux1|Decoder0~2 , core2|demux1|Decoder0~2, multicore1, 1
instance = comp, \core2|wrt|wtr_R~0 , core2|wrt|wtr_R~0, multicore1, 1
instance = comp, \core2|reg_R|dataout[0] , core2|reg_R|dataout[0], multicore1, 1
instance = comp, \core2|CU|present.ldacmulti2~feeder , core2|CU|present.ldacmulti2~feeder, multicore1, 1
instance = comp, \core2|CU|present.ldacmulti2 , core2|CU|present.ldacmulti2, multicore1, 1
instance = comp, \core2|CU|present.ldacmulti3~feeder , core2|CU|present.ldacmulti3~feeder, multicore1, 1
instance = comp, \core2|CU|present.ldacmulti3 , core2|CU|present.ldacmulti3, multicore1, 1
instance = comp, \core2|CU|present.ldacmulti4 , core2|CU|present.ldacmulti4, multicore1, 1
instance = comp, \core2|CU|present.ldacmulti5 , core2|CU|present.ldacmulti5, multicore1, 1
instance = comp, \core2|CU|next.ldacmulti6~0 , core2|CU|next.ldacmulti6~0, multicore1, 1
instance = comp, \core2|CU|present.ldacmulti6 , core2|CU|present.ldacmulti6, multicore1, 1
instance = comp, \core2|CU|present.ldacmulti7~feeder , core2|CU|present.ldacmulti7~feeder, multicore1, 1
instance = comp, \core2|CU|present.ldacmulti7 , core2|CU|present.ldacmulti7, multicore1, 1
instance = comp, \core2|CU|present.ldacmulti8 , core2|CU|present.ldacmulti8, multicore1, 1
instance = comp, \core2|CU|next.ldacmulti9~0 , core2|CU|next.ldacmulti9~0, multicore1, 1
instance = comp, \core2|CU|present.ldacmulti9 , core2|CU|present.ldacmulti9, multicore1, 1
instance = comp, \core2|CU|present.ldacmulti10~feeder , core2|CU|present.ldacmulti10~feeder, multicore1, 1
instance = comp, \core2|CU|present.ldacmulti10 , core2|CU|present.ldacmulti10, multicore1, 1
instance = comp, \core2|CU|present.ldacmulti11 , core2|CU|present.ldacmulti11, multicore1, 1
instance = comp, \core2|CU|next.ldacmulti12~0 , core2|CU|next.ldacmulti12~0, multicore1, 1
instance = comp, \core2|CU|present.ldacmulti12 , core2|CU|present.ldacmulti12, multicore1, 1
instance = comp, \core2|CU|present.ldacmulti13 , core2|CU|present.ldacmulti13, multicore1, 1
instance = comp, \core2|CU|present.ldacmulti14 , core2|CU|present.ldacmulti14, multicore1, 1
instance = comp, \core2|CU|Selector1~0 , core2|CU|Selector1~0, multicore1, 1
instance = comp, \core2|CU|Selector1~1 , core2|CU|Selector1~1, multicore1, 1
instance = comp, \core2|CU|Selector1~2 , core2|CU|Selector1~2, multicore1, 1
instance = comp, \core2|CU|present.ldacmulti15 , core2|CU|present.ldacmulti15, multicore1, 1
instance = comp, \core2|CU|WideOr5~0 , core2|CU|WideOr5~0, multicore1, 1
instance = comp, \core2|CU|WideOr11 , core2|CU|WideOr11, multicore1, 1
instance = comp, \core2|reg_DR|dataout[0] , core2|reg_DR|dataout[0], multicore1, 1
instance = comp, \core2|wrt|decoder_out~12 , core2|wrt|decoder_out~12, multicore1, 1
instance = comp, \core2|reg_P|dataout[3] , core2|reg_P|dataout[3], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[3]~43 , core2|A_bus|BUS_OUT[3]~43, multicore1, 1
instance = comp, \core2|reg_A|dataout[3] , core2|reg_A|dataout[3], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[3]~44 , core2|A_bus|BUS_OUT[3]~44, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[3]~45 , core2|A_bus|BUS_OUT[3]~45, multicore1, 1
instance = comp, \core2|SUM|dataout[3] , core2|SUM|dataout[3], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[3]~42 , core2|A_bus|BUS_OUT[3]~42, multicore1, 1
instance = comp, \core2|reg_N|dataout[3] , core2|reg_N|dataout[3], multicore1, 1
instance = comp, \core2|reg_M|dataout[3] , core2|reg_M|dataout[3], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[3]~37 , core2|A_bus|BUS_OUT[3]~37, multicore1, 1
instance = comp, \core2|reg_B|dataout[3] , core2|reg_B|dataout[3], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[3]~36 , core2|A_bus|BUS_OUT[3]~36, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[3]~38 , core2|A_bus|BUS_OUT[3]~38, multicore1, 1
instance = comp, \MEMCU|DR2|dataout[3] , MEMCU|DR2|dataout[3], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[3]~39 , core2|A_bus|BUS_OUT[3]~39, multicore1, 1
instance = comp, \core2|readDmem|dataout[3]~3 , core2|readDmem|dataout[3]~3, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[3]~40 , core2|A_bus|BUS_OUT[3]~40, multicore1, 1
instance = comp, \core2|mux1|dataout[3]~64 , core2|mux1|dataout[3]~64, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[3]~41 , core2|A_bus|BUS_OUT[3]~41, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[3]~46 , core2|A_bus|BUS_OUT[3]~46, multicore1, 1
instance = comp, \core2|reg_DR|dataout[3] , core2|reg_DR|dataout[3], multicore1, 1
instance = comp, \core2|inc|inc_STA~0 , core2|inc|inc_STA~0, multicore1, 1
instance = comp, \core2|reg_STA|dataout[0] , core2|reg_STA|dataout[0], multicore1, 1
instance = comp, \core2|reg_STA|dataout[1]~19 , core2|reg_STA|dataout[1]~19, multicore1, 1
instance = comp, \core2|reg_STA|dataout[1] , core2|reg_STA|dataout[1], multicore1, 1
instance = comp, \core2|reg_STA|dataout[2]~21 , core2|reg_STA|dataout[2]~21, multicore1, 1
instance = comp, \core2|reg_STA|dataout[2] , core2|reg_STA|dataout[2], multicore1, 1
instance = comp, \core2|reg_STA|dataout[3]~23 , core2|reg_STA|dataout[3]~23, multicore1, 1
instance = comp, \core2|reg_STA|dataout[3] , core2|reg_STA|dataout[3], multicore1, 1
instance = comp, \core2|reg_STA|dataout[4]~25 , core2|reg_STA|dataout[4]~25, multicore1, 1
instance = comp, \core2|reg_STA|dataout[4] , core2|reg_STA|dataout[4], multicore1, 1
instance = comp, \core2|reg_STA|dataout[5]~27 , core2|reg_STA|dataout[5]~27, multicore1, 1
instance = comp, \core2|reg_STA|dataout[5] , core2|reg_STA|dataout[5], multicore1, 1
instance = comp, \core2|reg_STA|dataout[6] , core2|reg_STA|dataout[6], multicore1, 1
instance = comp, \core2|SUM|dataout[6] , core2|SUM|dataout[6], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[6]~75 , core2|A_bus|BUS_OUT[6]~75, multicore1, 1
instance = comp, \core2|reg_A|dataout[6] , core2|reg_A|dataout[6], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[6]~77 , core2|A_bus|BUS_OUT[6]~77, multicore1, 1
instance = comp, \core2|reg_P|dataout[6] , core2|reg_P|dataout[6], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[6]~76 , core2|A_bus|BUS_OUT[6]~76, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[6]~78 , core2|A_bus|BUS_OUT[6]~78, multicore1, 1
instance = comp, \core2|mux1|dataout[6]~67 , core2|mux1|dataout[6]~67, multicore1, 1
instance = comp, \MEMCU|DR2|dataout[6] , MEMCU|DR2|dataout[6], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[6]~72 , core2|A_bus|BUS_OUT[6]~72, multicore1, 1
instance = comp, \core2|readDmem|dataout[6]~6 , core2|readDmem|dataout[6]~6, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[6]~73 , core2|A_bus|BUS_OUT[6]~73, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[6]~74 , core2|A_bus|BUS_OUT[6]~74, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[6]~69 , core2|A_bus|BUS_OUT[6]~69, multicore1, 1
instance = comp, \core2|reg_N|dataout[6] , core2|reg_N|dataout[6], multicore1, 1
instance = comp, \core2|reg_M|dataout[6] , core2|reg_M|dataout[6], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[6]~70 , core2|A_bus|BUS_OUT[6]~70, multicore1, 1
instance = comp, \core2|reg_B|dataout[6] , core2|reg_B|dataout[6], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[6]~71 , core2|A_bus|BUS_OUT[6]~71, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[6]~79 , core2|A_bus|BUS_OUT[6]~79, multicore1, 1
instance = comp, \core2|reg_DR|dataout[6] , core2|reg_DR|dataout[6], multicore1, 1
instance = comp, \core2|mux1|dataout~55 , core2|mux1|dataout~55, multicore1, 1
instance = comp, \core2|mux1|dataout~54 , core2|mux1|dataout~54, multicore1, 1
instance = comp, \core2|mux1|dataout~56 , core2|mux1|dataout~56, multicore1, 1
instance = comp, \core2|mux1|dataout~58 , core2|mux1|dataout~58, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[0]~7 , core2|A_bus|BUS_OUT[0]~7, multicore1, 1
instance = comp, \core2|reg_A|dataout[0] , core2|reg_A|dataout[0], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[0]~8 , core2|A_bus|BUS_OUT[0]~8, multicore1, 1
instance = comp, \core2|reg_P|dataout[0] , core2|reg_P|dataout[0], multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[0]~9 , core2|A_bus|BUS_OUT[0]~9, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[0]~187 , core2|A_bus|BUS_OUT[0]~187, multicore1, 1
instance = comp, \core2|A_bus|BUS_OUT[0]~13 , core2|A_bus|BUS_OUT[0]~13, multicore1, 1
instance = comp, \core2|reg_PC|dataout[0] , core2|reg_PC|dataout[0], multicore1, 1
instance = comp, \core2|reg_PC|dataout[1]~18 , core2|reg_PC|dataout[1]~18, multicore1, 1
instance = comp, \core2|reg_PC|dataout[1] , core2|reg_PC|dataout[1], multicore1, 1
instance = comp, \core2|reg_PC|dataout[2] , core2|reg_PC|dataout[2], multicore1, 1
instance = comp, \Equal0~1 , Equal0~1, multicore1, 1
instance = comp, \Equal0~0 , Equal0~0, multicore1, 1
instance = comp, \Equal0~3 , Equal0~3, multicore1, 1
instance = comp, \Equal0~2 , Equal0~2, multicore1, 1
instance = comp, \Equal0~4 , Equal0~4, multicore1, 1
instance = comp, \core3|reg_PC|dataout[0]~16 , core3|reg_PC|dataout[0]~16, multicore1, 1
instance = comp, \core3|reg_PC|dataout~20 , core3|reg_PC|dataout~20, multicore1, 1
instance = comp, \core3|reg_PC|dataout[0] , core3|reg_PC|dataout[0], multicore1, 1
instance = comp, \core3|reg_PC|dataout[1]~18 , core3|reg_PC|dataout[1]~18, multicore1, 1
instance = comp, \core3|reg_PC|dataout[1] , core3|reg_PC|dataout[1], multicore1, 1
instance = comp, \core3|reg_PC|dataout[2]~21 , core3|reg_PC|dataout[2]~21, multicore1, 1
instance = comp, \core3|reg_PC|dataout[2] , core3|reg_PC|dataout[2], multicore1, 1
instance = comp, \core3|reg_PC|dataout[3]~23 , core3|reg_PC|dataout[3]~23, multicore1, 1
instance = comp, \core3|reg_PC|dataout[3] , core3|reg_PC|dataout[3], multicore1, 1
instance = comp, \core3|reg_PC|dataout[4]~25 , core3|reg_PC|dataout[4]~25, multicore1, 1
instance = comp, \core3|reg_PC|dataout[4] , core3|reg_PC|dataout[4], multicore1, 1
instance = comp, \core3|reg_PC|dataout[5]~27 , core3|reg_PC|dataout[5]~27, multicore1, 1
instance = comp, \core3|reg_PC|dataout[5] , core3|reg_PC|dataout[5], multicore1, 1
instance = comp, \core3|reg_PC|dataout[6]~29 , core3|reg_PC|dataout[6]~29, multicore1, 1
instance = comp, \core3|reg_PC|dataout[6] , core3|reg_PC|dataout[6], multicore1, 1
instance = comp, \core3|reg_PC|dataout[7]~31 , core3|reg_PC|dataout[7]~31, multicore1, 1
instance = comp, \core3|reg_PC|dataout[7] , core3|reg_PC|dataout[7], multicore1, 1
instance = comp, \core3|reg_PC|dataout[8]~33 , core3|reg_PC|dataout[8]~33, multicore1, 1
instance = comp, \core3|reg_PC|dataout[8] , core3|reg_PC|dataout[8], multicore1, 1
instance = comp, \core3|reg_PC|dataout[9]~35 , core3|reg_PC|dataout[9]~35, multicore1, 1
instance = comp, \core3|reg_PC|dataout[9] , core3|reg_PC|dataout[9], multicore1, 1
instance = comp, \core3|reg_PC|dataout[10]~37 , core3|reg_PC|dataout[10]~37, multicore1, 1
instance = comp, \core3|reg_PC|dataout[10] , core3|reg_PC|dataout[10], multicore1, 1
instance = comp, \core3|reg_PC|dataout[11]~39 , core3|reg_PC|dataout[11]~39, multicore1, 1
instance = comp, \core3|reg_PC|dataout[11] , core3|reg_PC|dataout[11], multicore1, 1
instance = comp, \core4|readDmem|dataout[13]~6 , core4|readDmem|dataout[13]~6, multicore1, 1
instance = comp, \core3|reg_PC|dataout[12]~41 , core3|reg_PC|dataout[12]~41, multicore1, 1
instance = comp, \core3|reg_PC|dataout[12] , core3|reg_PC|dataout[12], multicore1, 1
instance = comp, \core3|reg_PC|dataout[13]~43 , core3|reg_PC|dataout[13]~43, multicore1, 1
instance = comp, \core3|reg_PC|dataout[13] , core3|reg_PC|dataout[13], multicore1, 1
instance = comp, \core3|reg_PC|dataout[14]~45 , core3|reg_PC|dataout[14]~45, multicore1, 1
instance = comp, \core3|reg_PC|dataout[14] , core3|reg_PC|dataout[14], multicore1, 1
instance = comp, \core3|reg_PC|dataout[15]~47 , core3|reg_PC|dataout[15]~47, multicore1, 1
instance = comp, \core3|reg_PC|dataout[15] , core3|reg_PC|dataout[15], multicore1, 1
instance = comp, \core4|readDmem|dataout[13]~8 , core4|readDmem|dataout[13]~8, multicore1, 1
instance = comp, \core4|readDmem|dataout[13]~7 , core4|readDmem|dataout[13]~7, multicore1, 1
instance = comp, \core4|readDmem|dataout[13]~5 , core4|readDmem|dataout[13]~5, multicore1, 1
instance = comp, \core4|readDmem|dataout[13]~9 , core4|readDmem|dataout[13]~9, multicore1, 1
instance = comp, \core4|readDmem|dataout[13]~0 , core4|readDmem|dataout[13]~0, multicore1, 1
instance = comp, \core4|readDmem|dataout[13]~3 , core4|readDmem|dataout[13]~3, multicore1, 1
instance = comp, \core4|readDmem|dataout[13]~2 , core4|readDmem|dataout[13]~2, multicore1, 1
instance = comp, \core4|readDmem|dataout[13]~1 , core4|readDmem|dataout[13]~1, multicore1, 1
instance = comp, \core4|readDmem|dataout[13]~4 , core4|readDmem|dataout[13]~4, multicore1, 1
instance = comp, \core4|readDmem|dataout[13]~10 , core4|readDmem|dataout[13]~10, multicore1, 1
instance = comp, \core4|readDmem|dataout[17]~27 , core4|readDmem|dataout[17]~27, multicore1, 1
instance = comp, \core4|reg_IR|dataout[1] , core4|reg_IR|dataout[1], multicore1, 1
instance = comp, \core4|CU|next.moveac1~2 , core4|CU|next.moveac1~2, multicore1, 1
instance = comp, \core4|CU|present.moveac1 , core4|CU|present.moveac1, multicore1, 1
instance = comp, \core4|CU|Selector0~0 , core4|CU|Selector0~0, multicore1, 1
instance = comp, \core4|demux1|Decoder0~0 , core4|demux1|Decoder0~0, multicore1, 1
instance = comp, \core4|mux1|dataout~33 , core4|mux1|dataout~33, multicore1, 1
instance = comp, \core4|mux1|dataout~34 , core4|mux1|dataout~34, multicore1, 1
instance = comp, \core4|mux1|dataout~66 , core4|mux1|dataout~66, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[1]~16 , core4|A_bus|BUS_OUT[1]~16, multicore1, 1
instance = comp, \MEMCU|DR4|dataout[1] , MEMCU|DR4|dataout[1], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[1]~17 , core4|A_bus|BUS_OUT[1]~17, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[1]~18 , core4|A_bus|BUS_OUT[1]~18, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[1]~19 , core4|A_bus|BUS_OUT[1]~19, multicore1, 1
instance = comp, \core4|reg_N|dataout[1] , core4|reg_N|dataout[1], multicore1, 1
instance = comp, \core4|mux1|dataout[1]~46 , core4|mux1|dataout[1]~46, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[1]~20 , core4|A_bus|BUS_OUT[1]~20, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[1]~15 , core4|A_bus|BUS_OUT[1]~15, multicore1, 1
instance = comp, \core4|reg_P|dataout[1] , core4|reg_P|dataout[1], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[1]~13 , core4|A_bus|BUS_OUT[1]~13, multicore1, 1
instance = comp, \core4|reg_M|dataout[1] , core4|reg_M|dataout[1], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[1]~14 , core4|A_bus|BUS_OUT[1]~14, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[1]~21 , core4|A_bus|BUS_OUT[1]~21, multicore1, 1
instance = comp, \core4|reg_A|dataout[1] , core4|reg_A|dataout[1], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[1]~23 , core4|A_bus|BUS_OUT[1]~23, multicore1, 1
instance = comp, \core4|SUM|dataout[1] , core4|SUM|dataout[1], multicore1, 1
instance = comp, \core4|reg_B|dataout[1] , core4|reg_B|dataout[1], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[1]~24 , core4|A_bus|BUS_OUT[1]~24, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[1]~22 , core4|A_bus|BUS_OUT[1]~22, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[1]~25 , core4|A_bus|BUS_OUT[1]~25, multicore1, 1
instance = comp, \core4|reg_DR|dataout[1] , core4|reg_DR|dataout[1], multicore1, 1
instance = comp, \core4|demux1|WTA_operand[1]~0 , core4|demux1|WTA_operand[1]~0, multicore1, 1
instance = comp, \core4|mux1|dataout~42 , core4|mux1|dataout~42, multicore1, 1
instance = comp, \core4|reg_A|dataout[0] , core4|reg_A|dataout[0], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[0]~10 , core4|A_bus|BUS_OUT[0]~10, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[0]~9 , core4|A_bus|BUS_OUT[0]~9, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[0]~2 , core4|A_bus|BUS_OUT[0]~2, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[0]~3 , core4|A_bus|BUS_OUT[0]~3, multicore1, 1
instance = comp, \core4|reg_M|dataout[0] , core4|reg_M|dataout[0], multicore1, 1
instance = comp, \core4|reg_P|dataout[0] , core4|reg_P|dataout[0], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[0]~0 , core4|A_bus|BUS_OUT[0]~0, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[0]~1 , core4|A_bus|BUS_OUT[0]~1, multicore1, 1
instance = comp, \core4|reg_N|dataout[0] , core4|reg_N|dataout[0], multicore1, 1
instance = comp, \core4|mux1|dataout[0]~39 , core4|mux1|dataout[0]~39, multicore1, 1
instance = comp, \MEMCU|DR4|dataout[0] , MEMCU|DR4|dataout[0], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[0]~4 , core4|A_bus|BUS_OUT[0]~4, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[0]~5 , core4|A_bus|BUS_OUT[0]~5, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[0]~6 , core4|A_bus|BUS_OUT[0]~6, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[0]~7 , core4|A_bus|BUS_OUT[0]~7, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[0]~8 , core4|A_bus|BUS_OUT[0]~8, multicore1, 1
instance = comp, \core4|SUM|dataout[0] , core4|SUM|dataout[0], multicore1, 1
instance = comp, \core4|reg_B|dataout[0] , core4|reg_B|dataout[0], multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[0]~11 , core4|A_bus|BUS_OUT[0]~11, multicore1, 1
instance = comp, \core4|A_bus|BUS_OUT[0]~12 , core4|A_bus|BUS_OUT[0]~12, multicore1, 1
instance = comp, \core4|reg_DR|dataout[0] , core4|reg_DR|dataout[0], multicore1, 1
instance = comp, \MEMCU|data_in[0]~1 , MEMCU|data_in[0]~1, multicore1, 1
instance = comp, \MEMCU|data_in[0]~0 , MEMCU|data_in[0]~0, multicore1, 1
instance = comp, \MEMCU|data_in[0] , MEMCU|data_in[0], multicore1, 1
instance = comp, \MEMCU|DR1|dataout[8] , MEMCU|DR1|dataout[8], multicore1, 1
instance = comp, \core1|readmem|dataout[8]~0 , core1|readmem|dataout[8]~0, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[8]~100 , core1|A_bus|BUS_OUT[8]~100, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[8]~101 , core1|A_bus|BUS_OUT[8]~101, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[8]~102 , core1|A_bus|BUS_OUT[8]~102, multicore1, 1
instance = comp, \core1|reg_P|dataout[8] , core1|reg_P|dataout[8], multicore1, 1
instance = comp, \core1|reg_M|dataout[8] , core1|reg_M|dataout[8], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[8]~99 , core1|A_bus|BUS_OUT[8]~99, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[8]~103 , core1|A_bus|BUS_OUT[8]~103, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[8]~110 , core1|A_bus|BUS_OUT[8]~110, multicore1, 1
instance = comp, \core1|reg_COL|dataout~11 , core1|reg_COL|dataout~11, multicore1, 1
instance = comp, \core1|reg_COL|dataout[8] , core1|reg_COL|dataout[8], multicore1, 1
instance = comp, \core1|reg_COL|dataout~12 , core1|reg_COL|dataout~12, multicore1, 1
instance = comp, \core1|reg_COL|dataout[9] , core1|reg_COL|dataout[9], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[9]~117 , core1|A_bus|BUS_OUT[9]~117, multicore1, 1
instance = comp, \MEMCU|DR1|dataout[9] , MEMCU|DR1|dataout[9], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[9]~112 , core1|A_bus|BUS_OUT[9]~112, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[9]~113 , core1|A_bus|BUS_OUT[9]~113, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[9]~114 , core1|A_bus|BUS_OUT[9]~114, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[9]~115 , core1|A_bus|BUS_OUT[9]~115, multicore1, 1
instance = comp, \core1|reg_P|dataout[9] , core1|reg_P|dataout[9], multicore1, 1
instance = comp, \core1|reg_M|dataout[9] , core1|reg_M|dataout[9], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[9]~111 , core1|A_bus|BUS_OUT[9]~111, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[9]~116 , core1|A_bus|BUS_OUT[9]~116, multicore1, 1
instance = comp, \core1|reg_A|dataout[9] , core1|reg_A|dataout[9], multicore1, 1
instance = comp, \core1|reg_R|dataout[9] , core1|reg_R|dataout[9], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[9]~118 , core1|A_bus|BUS_OUT[9]~118, multicore1, 1
instance = comp, \core1|SUM|dataout[9] , core1|SUM|dataout[9], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[9]~121 , core1|A_bus|BUS_OUT[9]~121, multicore1, 1
instance = comp, \core1|reg_B|dataout[9] , core1|reg_B|dataout[9], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[9]~119 , core1|A_bus|BUS_OUT[9]~119, multicore1, 1
instance = comp, \core1|reg_N|dataout[9] , core1|reg_N|dataout[9], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[9]~120 , core1|A_bus|BUS_OUT[9]~120, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[9]~122 , core1|A_bus|BUS_OUT[9]~122, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[9]~123 , core1|A_bus|BUS_OUT[9]~123, multicore1, 1
instance = comp, \core1|ALU|alu_out~29 , core1|ALU|alu_out~29, multicore1, 1
instance = comp, \core1|ALU|alu_out[9]~8 , core1|ALU|alu_out[9]~8, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[249]~128 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[249]~128, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[85]~12 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[85]~12, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[84]~13 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[84]~13, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[83]~14 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[83]~14, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[82]~15 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[82]~15, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[81]~16 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[81]~16, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[80]~17 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[80]~17, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|selnose[102] , core1|ALU|Div0|auto_generated|divider|divider|selnose[102], multicore1, 1
instance = comp, \core1|ALU|Mux6~0 , core1|ALU|Mux6~0, multicore1, 1
instance = comp, \core1|ALU|Mux6~1 , core1|ALU|Mux6~1, multicore1, 1
instance = comp, \core1|ALU|alu_out[9] , core1|ALU|alu_out[9], multicore1, 1
instance = comp, \core1|reg_AC|dataout~11 , core1|reg_AC|dataout~11, multicore1, 1
instance = comp, \core1|ALU|alu_out~28 , core1|ALU|alu_out~28, multicore1, 1
instance = comp, \core1|ALU|alu_out[8]~7 , core1|ALU|alu_out[8]~7, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[248]~127 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[248]~127, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[102]~18 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[102]~18, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[101]~19 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[101]~19, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[100]~20 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[100]~20, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[99]~21 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[99]~21, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[98]~22 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[98]~22, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[97]~23 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[97]~23, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[96]~24 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[96]~24, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|selnose[119] , core1|ALU|Div0|auto_generated|divider|divider|selnose[119], multicore1, 1
instance = comp, \core1|ALU|Mux7~0 , core1|ALU|Mux7~0, multicore1, 1
instance = comp, \core1|ALU|Mux7~1 , core1|ALU|Mux7~1, multicore1, 1
instance = comp, \core1|ALU|alu_out[8] , core1|ALU|alu_out[8], multicore1, 1
instance = comp, \core1|reg_AC|dataout~10 , core1|reg_AC|dataout~10, multicore1, 1
instance = comp, \core1|ALU|alu_out[6]~5 , core1|ALU|alu_out[6]~5, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[119]~25 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[119]~25, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[118]~26 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[118]~26, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[117]~27 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[117]~27, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[116]~28 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[116]~28, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[115]~29 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[115]~29, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[114]~30 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[114]~30, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[113]~31 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[113]~31, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[112]~32 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[112]~32, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[136]~33 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[136]~33, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[135]~34 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[135]~34, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[134]~35 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[134]~35, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[133]~36 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[133]~36, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[132]~37 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[132]~37, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[131]~38 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[131]~38, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[130]~39 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[130]~39, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[129]~40 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[129]~40, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[128]~41 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[128]~41, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|selnose[153] , core1|ALU|Div0|auto_generated|divider|divider|selnose[153], multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[246]~125 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[246]~125, multicore1, 1
instance = comp, \core1|ALU|Mux9~0 , core1|ALU|Mux9~0, multicore1, 1
instance = comp, \core1|ALU|Mux9~1 , core1|ALU|Mux9~1, multicore1, 1
instance = comp, \core1|ALU|alu_out[6] , core1|ALU|alu_out[6], multicore1, 1
instance = comp, \core1|reg_AC|dataout~8 , core1|reg_AC|dataout~8, multicore1, 1
instance = comp, \core1|ALU|alu_out[5]~4 , core1|ALU|alu_out[5]~4, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[245]~124 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[245]~124, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[153]~42 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[153]~42, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[152]~43 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[152]~43, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[151]~44 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[151]~44, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[150]~45 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[150]~45, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[149]~46 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[149]~46, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[148]~47 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[148]~47, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[147]~48 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[147]~48, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[146]~49 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[146]~49, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[145]~50 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[145]~50, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[144]~51 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[144]~51, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|selnose[170] , core1|ALU|Div0|auto_generated|divider|divider|selnose[170], multicore1, 1
instance = comp, \core1|ALU|Mux10~0 , core1|ALU|Mux10~0, multicore1, 1
instance = comp, \core1|ALU|Mux10~1 , core1|ALU|Mux10~1, multicore1, 1
instance = comp, \core1|ALU|alu_out[5] , core1|ALU|alu_out[5], multicore1, 1
instance = comp, \core1|reg_AC|dataout~7 , core1|reg_AC|dataout~7, multicore1, 1
instance = comp, \core1|ALU|alu_out[4]~3 , core1|ALU|alu_out[4]~3, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[170]~52 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[170]~52, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[169]~53 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[169]~53, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[168]~54 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[168]~54, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[167]~55 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[167]~55, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[166]~56 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[166]~56, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[165]~57 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[165]~57, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[164]~58 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[164]~58, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[163]~59 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[163]~59, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[162]~60 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[162]~60, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[161]~61 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[161]~61, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[160]~62 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[160]~62, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|selnose[187] , core1|ALU|Div0|auto_generated|divider|divider|selnose[187], multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[244]~123 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[244]~123, multicore1, 1
instance = comp, \core1|ALU|Mux11~0 , core1|ALU|Mux11~0, multicore1, 1
instance = comp, \core1|ALU|Mux11~1 , core1|ALU|Mux11~1, multicore1, 1
instance = comp, \core1|ALU|alu_out[4] , core1|ALU|alu_out[4], multicore1, 1
instance = comp, \core1|reg_AC|dataout~6 , core1|reg_AC|dataout~6, multicore1, 1
instance = comp, \core1|ALU|alu_out~23 , core1|ALU|alu_out~23, multicore1, 1
instance = comp, \core1|ALU|alu_out[3]~2 , core1|ALU|alu_out[3]~2, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[243]~122 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[243]~122, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[187]~63 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[187]~63, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[186]~64 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[186]~64, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[185]~65 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[185]~65, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[184]~66 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[184]~66, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[183]~67 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[183]~67, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[182]~68 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[182]~68, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[181]~69 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[181]~69, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[180]~70 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[180]~70, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[179]~71 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[179]~71, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[178]~72 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[178]~72, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[177]~73 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[177]~73, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[176]~74 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[176]~74, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|selnose[204] , core1|ALU|Div0|auto_generated|divider|divider|selnose[204], multicore1, 1
instance = comp, \core1|ALU|Mux12~0 , core1|ALU|Mux12~0, multicore1, 1
instance = comp, \core1|ALU|Mux12~1 , core1|ALU|Mux12~1, multicore1, 1
instance = comp, \core1|ALU|alu_out[3] , core1|ALU|alu_out[3], multicore1, 1
instance = comp, \core1|reg_AC|dataout~5 , core1|reg_AC|dataout~5, multicore1, 1
instance = comp, \core1|ALU|alu_out~22 , core1|ALU|alu_out~22, multicore1, 1
instance = comp, \core1|ALU|alu_out[2]~1 , core1|ALU|alu_out[2]~1, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[204]~75 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[204]~75, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[203]~76 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[203]~76, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[202]~77 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[202]~77, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[201]~78 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[201]~78, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[200]~79 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[200]~79, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[199]~80 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[199]~80, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[198]~81 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[198]~81, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[197]~82 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[197]~82, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[196]~83 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[196]~83, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[195]~84 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[195]~84, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[194]~85 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[194]~85, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[193]~86 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[193]~86, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[192]~87 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[192]~87, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|selnose[221] , core1|ALU|Div0|auto_generated|divider|divider|selnose[221], multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[242]~121 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[242]~121, multicore1, 1
instance = comp, \core1|ALU|Mux13~0 , core1|ALU|Mux13~0, multicore1, 1
instance = comp, \core1|ALU|Mux13~1 , core1|ALU|Mux13~1, multicore1, 1
instance = comp, \core1|ALU|alu_out[2] , core1|ALU|alu_out[2], multicore1, 1
instance = comp, \core1|reg_AC|dataout~4 , core1|reg_AC|dataout~4, multicore1, 1
instance = comp, \core1|ALU|alu_out[1]~0 , core1|ALU|alu_out[1]~0, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[241]~120 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[241]~120, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[221]~88 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[221]~88, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[220]~89 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[220]~89, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[219]~90 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[219]~90, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[218]~91 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[218]~91, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[217]~92 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[217]~92, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[216]~93 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[216]~93, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[215]~94 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[215]~94, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[214]~95 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[214]~95, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[213]~96 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[213]~96, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[212]~97 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[212]~97, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[211]~98 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[211]~98, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[210]~99 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[210]~99, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[209]~100 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[209]~100, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[208]~101 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[208]~101, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|selnose[238] , core1|ALU|Div0|auto_generated|divider|divider|selnose[238], multicore1, 1
instance = comp, \core1|ALU|Mux14~0 , core1|ALU|Mux14~0, multicore1, 1
instance = comp, \core1|ALU|Mux14~1 , core1|ALU|Mux14~1, multicore1, 1
instance = comp, \core1|ALU|alu_out[1] , core1|ALU|alu_out[1], multicore1, 1
instance = comp, \core1|reg_AC|dataout~3 , core1|reg_AC|dataout~3, multicore1, 1
instance = comp, \core1|ALU|Mux15~4 , core1|ALU|Mux15~4, multicore1, 1
instance = comp, \core1|ALU|Mux15~5 , core1|ALU|Mux15~5, multicore1, 1
instance = comp, \core1|ALU|Mux15~6 , core1|ALU|Mux15~6, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[238]~102 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[238]~102, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[237]~103 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[237]~103, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[236]~104 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[236]~104, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[235]~105 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[235]~105, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[234]~106 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[234]~106, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[233]~107 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[233]~107, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[232]~108 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[232]~108, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[231]~109 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[231]~109, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[230]~110 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[230]~110, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[229]~111 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[229]~111, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[228]~112 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[228]~112, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[227]~113 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[227]~113, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[226]~114 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[226]~114, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[225]~115 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[225]~115, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|StageOut[224]~116 , core1|ALU|Div0|auto_generated|divider|divider|StageOut[224]~116, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 , core1|ALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32, multicore1, 1
instance = comp, \core1|ALU|Mux15~7 , core1|ALU|Mux15~7, multicore1, 1
instance = comp, \core1|ALU|Mux15~9 , core1|ALU|Mux15~9, multicore1, 1
instance = comp, \core1|ALU|Mux15~3 , core1|ALU|Mux15~3, multicore1, 1
instance = comp, \core1|ALU|Mux15~8 , core1|ALU|Mux15~8, multicore1, 1
instance = comp, \core1|ALU|alu_out[0] , core1|ALU|alu_out[0], multicore1, 1
instance = comp, \core1|reg_AC|dataout~1 , core1|reg_AC|dataout~1, multicore1, 1
instance = comp, \core1|ALU|alu_out~27 , core1|ALU|alu_out~27, multicore1, 1
instance = comp, \core1|ALU|alu_out[7]~6 , core1|ALU|alu_out[7]~6, multicore1, 1
instance = comp, \core1|ALU|Mod0|auto_generated|divider|divider|StageOut[247]~126 , core1|ALU|Mod0|auto_generated|divider|divider|StageOut[247]~126, multicore1, 1
instance = comp, \core1|ALU|Div0|auto_generated|divider|divider|selnose[136] , core1|ALU|Div0|auto_generated|divider|divider|selnose[136], multicore1, 1
instance = comp, \core1|ALU|Mux8~0 , core1|ALU|Mux8~0, multicore1, 1
instance = comp, \core1|ALU|Mux8~1 , core1|ALU|Mux8~1, multicore1, 1
instance = comp, \core1|ALU|alu_out[7] , core1|ALU|alu_out[7], multicore1, 1
instance = comp, \core1|ALU|Equal0~1 , core1|ALU|Equal0~1, multicore1, 1
instance = comp, \core1|ALU|Equal0~3 , core1|ALU|Equal0~3, multicore1, 1
instance = comp, \core1|ALU|Equal0~0 , core1|ALU|Equal0~0, multicore1, 1
instance = comp, \core1|ALU|Equal0~2 , core1|ALU|Equal0~2, multicore1, 1
instance = comp, \core1|ALU|Equal0~4 , core1|ALU|Equal0~4, multicore1, 1
instance = comp, \core1|ALU|z , core1|ALU|z, multicore1, 1
instance = comp, \core1|flag_z|dataout~feeder , core1|flag_z|dataout~feeder, multicore1, 1
instance = comp, \core1|flag_z|dataout , core1|flag_z|dataout, multicore1, 1
instance = comp, \core1|CU|next.jumpzy1~3 , core1|CU|next.jumpzy1~3, multicore1, 1
instance = comp, \core1|CU|present.jumpzy1 , core1|CU|present.jumpzy1, multicore1, 1
instance = comp, \core1|CU|ctrlsig[4]~6 , core1|CU|ctrlsig[4]~6, multicore1, 1
instance = comp, \core1|CU|WideOr2~2 , core1|CU|WideOr2~2, multicore1, 1
instance = comp, \core1|CU|WideOr2 , core1|CU|WideOr2, multicore1, 1
instance = comp, \MEMCU|DR1|dataout[7] , MEMCU|DR1|dataout[7], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[7]~88 , core1|A_bus|BUS_OUT[7]~88, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[7]~89 , core1|A_bus|BUS_OUT[7]~89, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[7]~90 , core1|A_bus|BUS_OUT[7]~90, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[7]~91 , core1|A_bus|BUS_OUT[7]~91, multicore1, 1
instance = comp, \core1|reg_A|dataout[7] , core1|reg_A|dataout[7], multicore1, 1
instance = comp, \core1|reg_R|dataout[7] , core1|reg_R|dataout[7], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[7]~87 , core1|A_bus|BUS_OUT[7]~87, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[7]~92 , core1|A_bus|BUS_OUT[7]~92, multicore1, 1
instance = comp, \core1|reg_P|dataout[7]~feeder , core1|reg_P|dataout[7]~feeder, multicore1, 1
instance = comp, \core1|reg_P|dataout[7] , core1|reg_P|dataout[7], multicore1, 1
instance = comp, \core1|reg_M|dataout[7] , core1|reg_M|dataout[7], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[7]~93 , core1|A_bus|BUS_OUT[7]~93, multicore1, 1
instance = comp, \core1|SUM|dataout[7] , core1|SUM|dataout[7], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[7]~97 , core1|A_bus|BUS_OUT[7]~97, multicore1, 1
instance = comp, \core1|reg_B|dataout[7] , core1|reg_B|dataout[7], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[7]~95 , core1|A_bus|BUS_OUT[7]~95, multicore1, 1
instance = comp, \core1|reg_N|dataout[7] , core1|reg_N|dataout[7], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[7]~96 , core1|A_bus|BUS_OUT[7]~96, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[7]~98 , core1|A_bus|BUS_OUT[7]~98, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[7]~94 , core1|A_bus|BUS_OUT[7]~94, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[7] , core1|A_bus|BUS_OUT[7], multicore1, 1
instance = comp, \core1|reg_DR|dataout[7]~feeder , core1|reg_DR|dataout[7]~feeder, multicore1, 1
instance = comp, \core1|reg_DR|dataout[7] , core1|reg_DR|dataout[7], multicore1, 1
instance = comp, \core1|SUM|dataout~1 , core1|SUM|dataout~1, multicore1, 1
instance = comp, \core1|SUM|dataout~0 , core1|SUM|dataout~0, multicore1, 1
instance = comp, \core1|SUM|dataout~2 , core1|SUM|dataout~2, multicore1, 1
instance = comp, \core1|SUM|dataout~3 , core1|SUM|dataout~3, multicore1, 1
instance = comp, \core1|SUM|dataout[4] , core1|SUM|dataout[4], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[4]~61 , core1|A_bus|BUS_OUT[4]~61, multicore1, 1
instance = comp, \core1|reg_B|dataout[4] , core1|reg_B|dataout[4], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[4]~59 , core1|A_bus|BUS_OUT[4]~59, multicore1, 1
instance = comp, \core1|reg_N|dataout[4] , core1|reg_N|dataout[4], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[4]~60 , core1|A_bus|BUS_OUT[4]~60, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[4]~62 , core1|A_bus|BUS_OUT[4]~62, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[4]~58 , core1|A_bus|BUS_OUT[4]~58, multicore1, 1
instance = comp, \core1|reg_A|dataout[4] , core1|reg_A|dataout[4], multicore1, 1
instance = comp, \core1|reg_R|dataout[4]~feeder , core1|reg_R|dataout[4]~feeder, multicore1, 1
instance = comp, \core1|reg_R|dataout[4] , core1|reg_R|dataout[4], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[4]~51 , core1|A_bus|BUS_OUT[4]~51, multicore1, 1
instance = comp, \MEMCU|DR1|dataout[4] , MEMCU|DR1|dataout[4], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[4]~52 , core1|A_bus|BUS_OUT[4]~52, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[4]~53 , core1|A_bus|BUS_OUT[4]~53, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[4]~54 , core1|A_bus|BUS_OUT[4]~54, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[4]~55 , core1|A_bus|BUS_OUT[4]~55, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[4]~56 , core1|A_bus|BUS_OUT[4]~56, multicore1, 1
instance = comp, \core1|reg_P|dataout[4] , core1|reg_P|dataout[4], multicore1, 1
instance = comp, \core1|reg_M|dataout[4] , core1|reg_M|dataout[4], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[4]~57 , core1|A_bus|BUS_OUT[4]~57, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[4] , core1|A_bus|BUS_OUT[4], multicore1, 1
instance = comp, \core1|reg_PC|dataout[4] , core1|reg_PC|dataout[4], multicore1, 1
instance = comp, \core1|readDmem|dataout[20]~4 , core1|readDmem|dataout[20]~4, multicore1, 1
instance = comp, \core1|reg_IR|dataout[4] , core1|reg_IR|dataout[4], multicore1, 1
instance = comp, \core1|CU|next.jumpzy1~2 , core1|CU|next.jumpzy1~2, multicore1, 1
instance = comp, \core1|CU|next.stacreg1~0 , core1|CU|next.stacreg1~0, multicore1, 1
instance = comp, \core1|CU|present.stacreg1 , core1|CU|present.stacreg1, multicore1, 1
instance = comp, \core1|CU|present.stacreg2 , core1|CU|present.stacreg2, multicore1, 1
instance = comp, \core1|CU|WideOr5~0 , core1|CU|WideOr5~0, multicore1, 1
instance = comp, \core1|CU|WideOr11 , core1|CU|WideOr11, multicore1, 1
instance = comp, \core1|reg_DR|dataout[0] , core1|reg_DR|dataout[0], multicore1, 1
instance = comp, \core1|wrt|decoder_out~5 , core1|wrt|decoder_out~5, multicore1, 1
instance = comp, \core1|wrt|decoder_out~6 , core1|wrt|decoder_out~6, multicore1, 1
instance = comp, \core1|reg_P|dataout[3] , core1|reg_P|dataout[3], multicore1, 1
instance = comp, \core1|reg_M|dataout[3] , core1|reg_M|dataout[3], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[3]~45 , core1|A_bus|BUS_OUT[3]~45, multicore1, 1
instance = comp, \core1|reg_A|dataout[3] , core1|reg_A|dataout[3], multicore1, 1
instance = comp, \core1|reg_R|dataout[3] , core1|reg_R|dataout[3], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[3]~39 , core1|A_bus|BUS_OUT[3]~39, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[3]~41 , core1|A_bus|BUS_OUT[3]~41, multicore1, 1
instance = comp, \MEMCU|DR1|dataout[3] , MEMCU|DR1|dataout[3], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[3]~40 , core1|A_bus|BUS_OUT[3]~40, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[3]~42 , core1|A_bus|BUS_OUT[3]~42, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[3]~43 , core1|A_bus|BUS_OUT[3]~43, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[3]~44 , core1|A_bus|BUS_OUT[3]~44, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[3]~46 , core1|A_bus|BUS_OUT[3]~46, multicore1, 1
instance = comp, \core1|reg_B|dataout[3] , core1|reg_B|dataout[3], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[3]~47 , core1|A_bus|BUS_OUT[3]~47, multicore1, 1
instance = comp, \core1|SUM|dataout[3] , core1|SUM|dataout[3], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[3]~49 , core1|A_bus|BUS_OUT[3]~49, multicore1, 1
instance = comp, \core1|reg_N|dataout[3] , core1|reg_N|dataout[3], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[3]~48 , core1|A_bus|BUS_OUT[3]~48, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[3]~50 , core1|A_bus|BUS_OUT[3]~50, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[3] , core1|A_bus|BUS_OUT[3], multicore1, 1
instance = comp, \core1|reg_PC|dataout[3] , core1|reg_PC|dataout[3], multicore1, 1
instance = comp, \core1|readDmem|dataout[18]~2 , core1|readDmem|dataout[18]~2, multicore1, 1
instance = comp, \core1|reg_IR|dataout[2] , core1|reg_IR|dataout[2], multicore1, 1
instance = comp, \core1|CU|next.jump1~4 , core1|CU|next.jump1~4, multicore1, 1
instance = comp, \core1|CU|present.jump1 , core1|CU|present.jump1, multicore1, 1
instance = comp, \core1|reg_PC|dataout~18 , core1|reg_PC|dataout~18, multicore1, 1
instance = comp, \core1|reg_PC|dataout[1] , core1|reg_PC|dataout[1], multicore1, 1
instance = comp, \core1|readDmem|dataout[19]~3 , core1|readDmem|dataout[19]~3, multicore1, 1
instance = comp, \core1|reg_IR|dataout[3] , core1|reg_IR|dataout[3], multicore1, 1
instance = comp, \core1|CU|Selector2~0 , core1|CU|Selector2~0, multicore1, 1
instance = comp, \core1|CU|next.clac1~0 , core1|CU|next.clac1~0, multicore1, 1
instance = comp, \core1|CU|present.clac1 , core1|CU|present.clac1, multicore1, 1
instance = comp, \core1|CU|next.inc1~0 , core1|CU|next.inc1~0, multicore1, 1
instance = comp, \core1|CU|next.nop1~0 , core1|CU|next.nop1~0, multicore1, 1
instance = comp, \core1|CU|present.nop1 , core1|CU|present.nop1, multicore1, 1
instance = comp, \core1|CU|next.jumpzn1~2 , core1|CU|next.jumpzn1~2, multicore1, 1
instance = comp, \core1|CU|present.jumpzn1 , core1|CU|present.jumpzn1, multicore1, 1
instance = comp, \core1|CU|Selector0~1 , core1|CU|Selector0~1, multicore1, 1
instance = comp, \core1|CU|present.stac3 , core1|CU|present.stac3, multicore1, 1
instance = comp, \core1|CU|Selector0~2 , core1|CU|Selector0~2, multicore1, 1
instance = comp, \core1|CU|Selector0~3 , core1|CU|Selector0~3, multicore1, 1
instance = comp, \core1|CU|Equal20~0 , core1|CU|Equal20~0, multicore1, 1
instance = comp, \core1|CU|Selector0~0 , core1|CU|Selector0~0, multicore1, 1
instance = comp, \core1|CU|Selector0~4 , core1|CU|Selector0~4, multicore1, 1
instance = comp, \core1|CU|present.0000000 , core1|CU|present.0000000, multicore1, 1
instance = comp, \core1|CU|present.fetch2~0 , core1|CU|present.fetch2~0, multicore1, 1
instance = comp, \core1|CU|present.fetch2 , core1|CU|present.fetch2, multicore1, 1
instance = comp, \core1|CU|present.fetch3 , core1|CU|present.fetch3, multicore1, 1
instance = comp, \core1|reg_PC|dataout[0] , core1|reg_PC|dataout[0], multicore1, 1
instance = comp, \core1|readDmem|dataout[17]~1 , core1|readDmem|dataout[17]~1, multicore1, 1
instance = comp, \core1|reg_IR|dataout[1] , core1|reg_IR|dataout[1], multicore1, 1
instance = comp, \core1|CU|next.reset1~0 , core1|CU|next.reset1~0, multicore1, 1
instance = comp, \core1|CU|present.reset1 , core1|CU|present.reset1, multicore1, 1
instance = comp, \core1|demux1|Decoder0~3 , core1|demux1|Decoder0~3, multicore1, 1
instance = comp, \core1|wrt|wtr_R~0 , core1|wrt|wtr_R~0, multicore1, 1
instance = comp, \core1|wrt|wtr_R~1 , core1|wrt|wtr_R~1, multicore1, 1
instance = comp, \core1|wrt|wtr_R~2 , core1|wrt|wtr_R~2, multicore1, 1
instance = comp, \core1|wrt|wtr_R~3 , core1|wrt|wtr_R~3, multicore1, 1
instance = comp, \core1|reg_R|dataout[0] , core1|reg_R|dataout[0], multicore1, 1
instance = comp, \core1|CU|present.ldacmulti2 , core1|CU|present.ldacmulti2, multicore1, 1
instance = comp, \core1|CU|present.ldacmulti3 , core1|CU|present.ldacmulti3, multicore1, 1
instance = comp, \core1|CU|present.ldacmulti4~feeder , core1|CU|present.ldacmulti4~feeder, multicore1, 1
instance = comp, \core1|CU|present.ldacmulti4 , core1|CU|present.ldacmulti4, multicore1, 1
instance = comp, \core1|CU|present.ldacmulti5 , core1|CU|present.ldacmulti5, multicore1, 1
instance = comp, \core1|CU|next.ldacmulti6~0 , core1|CU|next.ldacmulti6~0, multicore1, 1
instance = comp, \core1|CU|present.ldacmulti6 , core1|CU|present.ldacmulti6, multicore1, 1
instance = comp, \core1|CU|present.ldacmulti7~feeder , core1|CU|present.ldacmulti7~feeder, multicore1, 1
instance = comp, \core1|CU|present.ldacmulti7 , core1|CU|present.ldacmulti7, multicore1, 1
instance = comp, \core1|CU|present.ldacmulti8 , core1|CU|present.ldacmulti8, multicore1, 1
instance = comp, \core1|CU|next.ldacmulti9~0 , core1|CU|next.ldacmulti9~0, multicore1, 1
instance = comp, \core1|CU|present.ldacmulti9 , core1|CU|present.ldacmulti9, multicore1, 1
instance = comp, \core1|CU|present.ldacmulti10~feeder , core1|CU|present.ldacmulti10~feeder, multicore1, 1
instance = comp, \core1|CU|present.ldacmulti10 , core1|CU|present.ldacmulti10, multicore1, 1
instance = comp, \core1|CU|present.ldacmulti11 , core1|CU|present.ldacmulti11, multicore1, 1
instance = comp, \core1|CU|next.ldacmulti12~0 , core1|CU|next.ldacmulti12~0, multicore1, 1
instance = comp, \core1|CU|present.ldacmulti12 , core1|CU|present.ldacmulti12, multicore1, 1
instance = comp, \core1|CU|present.ldacmulti13 , core1|CU|present.ldacmulti13, multicore1, 1
instance = comp, \core1|CU|WideOr0~1 , core1|CU|WideOr0~1, multicore1, 1
instance = comp, \core1|CU|present.ldacmulti14 , core1|CU|present.ldacmulti14, multicore1, 1
instance = comp, \core1|CU|WideOr0~4 , core1|CU|WideOr0~4, multicore1, 1
instance = comp, \core1|CU|WideOr0~3 , core1|CU|WideOr0~3, multicore1, 1
instance = comp, \core1|CU|WideOr0~2 , core1|CU|WideOr0~2, multicore1, 1
instance = comp, \core1|CU|WideOr0 , core1|CU|WideOr0, multicore1, 1
instance = comp, \CU|next.store1~0 , CU|next.store1~0, multicore1, 1
instance = comp, \CU|present.store1 , CU|present.store1, multicore1, 1
instance = comp, \CU|WideOr1~0 , CU|WideOr1~0, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~14 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~14, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~13 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~13, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~1 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~1, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~17, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5], multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1, multicore1, 1
instance = comp, \MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 , MEMCU|DRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , IRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , IRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~7, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 , IRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 , IRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5 , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~7 , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~7, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~8 , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~8, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5 , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , IRAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 , IRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, multicore1, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2], multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~4, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2], multicore1, 1
instance = comp, \IRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , IRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, multicore1, 1
instance = comp, \core1|readDmem|dataout[16]~0 , core1|readDmem|dataout[16]~0, multicore1, 1
instance = comp, \core1|reg_IR|dataout[0] , core1|reg_IR|dataout[0], multicore1, 1
instance = comp, \core1|CU|Selector2~1 , core1|CU|Selector2~1, multicore1, 1
instance = comp, \core1|CU|present.endop~0 , core1|CU|present.endop~0, multicore1, 1
instance = comp, \core1|CU|present.endop~1 , core1|CU|present.endop~1, multicore1, 1
instance = comp, \core1|CU|present.endop , core1|CU|present.endop, multicore1, 1
instance = comp, \core1|CU|end_process , core1|CU|end_process, multicore1, 1
instance = comp, \core1|readDmem|dataout[21]~5 , core1|readDmem|dataout[21]~5, multicore1, 1
instance = comp, \core1|reg_IR|dataout[5] , core1|reg_IR|dataout[5], multicore1, 1
instance = comp, \core1|CU|next.ldac1~0 , core1|CU|next.ldac1~0, multicore1, 1
instance = comp, \core1|CU|next.inc1~1 , core1|CU|next.inc1~1, multicore1, 1
instance = comp, \core1|CU|present.inc1 , core1|CU|present.inc1, multicore1, 1
instance = comp, \core1|inc|inc_STC~0 , core1|inc|inc_STC~0, multicore1, 1
instance = comp, \core1|reg_STC|dataout[0] , core1|reg_STC|dataout[0], multicore1, 1
instance = comp, \core1|reg_STC|dataout[1]~19 , core1|reg_STC|dataout[1]~19, multicore1, 1
instance = comp, \core1|reg_STC|dataout[1] , core1|reg_STC|dataout[1], multicore1, 1
instance = comp, \core1|reg_STC|dataout[2] , core1|reg_STC|dataout[2], multicore1, 1
instance = comp, \MEMCU|DR1|dataout[2] , MEMCU|DR1|dataout[2], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[2]~29 , core1|A_bus|BUS_OUT[2]~29, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[2]~30 , core1|A_bus|BUS_OUT[2]~30, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[2]~31 , core1|A_bus|BUS_OUT[2]~31, multicore1, 1
instance = comp, \core1|reg_A|dataout[2] , core1|reg_A|dataout[2], multicore1, 1
instance = comp, \core1|reg_R|dataout[2] , core1|reg_R|dataout[2], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[2]~28 , core1|A_bus|BUS_OUT[2]~28, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[2]~32 , core1|A_bus|BUS_OUT[2]~32, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[2]~34 , core1|A_bus|BUS_OUT[2]~34, multicore1, 1
instance = comp, \core1|reg_P|dataout[2]~feeder , core1|reg_P|dataout[2]~feeder, multicore1, 1
instance = comp, \core1|reg_P|dataout[2] , core1|reg_P|dataout[2], multicore1, 1
instance = comp, \core1|reg_M|dataout[2] , core1|reg_M|dataout[2], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[2]~33 , core1|A_bus|BUS_OUT[2]~33, multicore1, 1
instance = comp, \core1|SUM|dataout[2] , core1|SUM|dataout[2], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[2]~37 , core1|A_bus|BUS_OUT[2]~37, multicore1, 1
instance = comp, \core1|reg_B|dataout[2] , core1|reg_B|dataout[2], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[2]~35 , core1|A_bus|BUS_OUT[2]~35, multicore1, 1
instance = comp, \core1|reg_N|dataout[2] , core1|reg_N|dataout[2], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[2]~36 , core1|A_bus|BUS_OUT[2]~36, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[2]~38 , core1|A_bus|BUS_OUT[2]~38, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[2] , core1|A_bus|BUS_OUT[2], multicore1, 1
instance = comp, \core1|reg_DR|dataout[2] , core1|reg_DR|dataout[2], multicore1, 1
instance = comp, \core1|mux1|dataout~3 , core1|mux1|dataout~3, multicore1, 1
instance = comp, \core1|reg_A|dataout[6] , core1|reg_A|dataout[6], multicore1, 1
instance = comp, \core1|reg_R|dataout[6] , core1|reg_R|dataout[6], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[6]~75 , core1|A_bus|BUS_OUT[6]~75, multicore1, 1
instance = comp, \MEMCU|DR1|dataout[6] , MEMCU|DR1|dataout[6], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[6]~76 , core1|A_bus|BUS_OUT[6]~76, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[6]~77 , core1|A_bus|BUS_OUT[6]~77, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[6]~78 , core1|A_bus|BUS_OUT[6]~78, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[6]~79 , core1|A_bus|BUS_OUT[6]~79, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[6]~80 , core1|A_bus|BUS_OUT[6]~80, multicore1, 1
instance = comp, \core1|reg_P|dataout[6]~feeder , core1|reg_P|dataout[6]~feeder, multicore1, 1
instance = comp, \core1|reg_P|dataout[6] , core1|reg_P|dataout[6], multicore1, 1
instance = comp, \core1|reg_M|dataout[6] , core1|reg_M|dataout[6], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[6]~81 , core1|A_bus|BUS_OUT[6]~81, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[6]~82 , core1|A_bus|BUS_OUT[6]~82, multicore1, 1
instance = comp, \core1|reg_B|dataout[6] , core1|reg_B|dataout[6], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[6]~83 , core1|A_bus|BUS_OUT[6]~83, multicore1, 1
instance = comp, \core1|reg_N|dataout[6] , core1|reg_N|dataout[6], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[6]~84 , core1|A_bus|BUS_OUT[6]~84, multicore1, 1
instance = comp, \core1|SUM|dataout[6] , core1|SUM|dataout[6], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[6]~85 , core1|A_bus|BUS_OUT[6]~85, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[6]~86 , core1|A_bus|BUS_OUT[6]~86, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[6] , core1|A_bus|BUS_OUT[6], multicore1, 1
instance = comp, \core1|reg_DR|dataout[6] , core1|reg_DR|dataout[6], multicore1, 1
instance = comp, \core1|mux1|dataout~0 , core1|mux1|dataout~0, multicore1, 1
instance = comp, \core1|mux1|dataout~14 , core1|mux1|dataout~14, multicore1, 1
instance = comp, \core1|mux1|dataout~15 , core1|mux1|dataout~15, multicore1, 1
instance = comp, \core1|reg_B|dataout[1] , core1|reg_B|dataout[1], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[1]~24 , core1|A_bus|BUS_OUT[1]~24, multicore1, 1
instance = comp, \core1|reg_N|dataout[1] , core1|reg_N|dataout[1], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[1]~25 , core1|A_bus|BUS_OUT[1]~25, multicore1, 1
instance = comp, \core1|SUM|dataout[1] , core1|SUM|dataout[1], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[1]~26 , core1|A_bus|BUS_OUT[1]~26, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[1]~27 , core1|A_bus|BUS_OUT[1]~27, multicore1, 1
instance = comp, \core1|reg_A|dataout[1] , core1|reg_A|dataout[1], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[1]~16 , core1|A_bus|BUS_OUT[1]~16, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[1]~18 , core1|A_bus|BUS_OUT[1]~18, multicore1, 1
instance = comp, \MEMCU|DR1|dataout[1] , MEMCU|DR1|dataout[1], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[1]~17 , core1|A_bus|BUS_OUT[1]~17, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[1]~19 , core1|A_bus|BUS_OUT[1]~19, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[1]~20 , core1|A_bus|BUS_OUT[1]~20, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[1]~21 , core1|A_bus|BUS_OUT[1]~21, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[1]~23 , core1|A_bus|BUS_OUT[1]~23, multicore1, 1
instance = comp, \core1|reg_P|dataout[1] , core1|reg_P|dataout[1], multicore1, 1
instance = comp, \core1|reg_M|dataout[1] , core1|reg_M|dataout[1], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[1]~22 , core1|A_bus|BUS_OUT[1]~22, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[1] , core1|A_bus|BUS_OUT[1], multicore1, 1
instance = comp, \core1|reg_DR|dataout[1] , core1|reg_DR|dataout[1], multicore1, 1
instance = comp, \core1|demux1|WTA_operand[1]~2 , core1|demux1|WTA_operand[1]~2, multicore1, 1
instance = comp, \core1|mux1|dataout~4 , core1|mux1|dataout~4, multicore1, 1
instance = comp, \core1|reg_A|dataout[12] , core1|reg_A|dataout[12], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[12]~151 , core1|A_bus|BUS_OUT[12]~151, multicore1, 1
instance = comp, \core1|reg_P|dataout[12]~feeder , core1|reg_P|dataout[12]~feeder, multicore1, 1
instance = comp, \core1|reg_P|dataout[12] , core1|reg_P|dataout[12], multicore1, 1
instance = comp, \core1|reg_M|dataout[12] , core1|reg_M|dataout[12], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[12]~149 , core1|A_bus|BUS_OUT[12]~149, multicore1, 1
instance = comp, \core1|SUM|dataout[12] , core1|SUM|dataout[12], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[12]~150 , core1|A_bus|BUS_OUT[12]~150, multicore1, 1
instance = comp, \core1|reg_B|dataout[12] , core1|reg_B|dataout[12], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[12]~153 , core1|A_bus|BUS_OUT[12]~153, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[12]~155 , core1|A_bus|BUS_OUT[12]~155, multicore1, 1
instance = comp, \MEMCU|DR1|dataout[12] , MEMCU|DR1|dataout[12], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[12]~156 , core1|A_bus|BUS_OUT[12]~156, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[12]~157 , core1|A_bus|BUS_OUT[12]~157, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[12]~158 , core1|A_bus|BUS_OUT[12]~158, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[12]~159 , core1|A_bus|BUS_OUT[12]~159, multicore1, 1
instance = comp, \core1|reg_N|dataout[12] , core1|reg_N|dataout[12], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[12]~154 , core1|A_bus|BUS_OUT[12]~154, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[12]~152 , core1|A_bus|BUS_OUT[12]~152, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[12]~160 , core1|A_bus|BUS_OUT[12]~160, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[12]~161 , core1|A_bus|BUS_OUT[12]~161, multicore1, 1
instance = comp, \core1|reg_R|dataout[12]~feeder , core1|reg_R|dataout[12]~feeder, multicore1, 1
instance = comp, \core1|reg_R|dataout[12] , core1|reg_R|dataout[12], multicore1, 1
instance = comp, \core1|CU|Equal18~2 , core1|CU|Equal18~2, multicore1, 1
instance = comp, \core1|CU|Equal18~3 , core1|CU|Equal18~3, multicore1, 1
instance = comp, \core1|reg_R|dataout[5] , core1|reg_R|dataout[5], multicore1, 1
instance = comp, \core1|CU|Equal18~0 , core1|CU|Equal18~0, multicore1, 1
instance = comp, \core1|CU|Equal18~1 , core1|CU|Equal18~1, multicore1, 1
instance = comp, \core1|CU|Equal18~4 , core1|CU|Equal18~4, multicore1, 1
instance = comp, \core1|CU|Equal18~5 , core1|CU|Equal18~5, multicore1, 1
instance = comp, \core1|CU|Selector1~1 , core1|CU|Selector1~1, multicore1, 1
instance = comp, \core1|CU|Selector1~0 , core1|CU|Selector1~0, multicore1, 1
instance = comp, \core1|CU|Selector1~2 , core1|CU|Selector1~2, multicore1, 1
instance = comp, \core1|CU|present.ldacmulti15 , core1|CU|present.ldacmulti15, multicore1, 1
instance = comp, \MEMCU|DR1|dataout[5] , MEMCU|DR1|dataout[5], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[5]~64 , core1|A_bus|BUS_OUT[5]~64, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[5]~65 , core1|A_bus|BUS_OUT[5]~65, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[5]~66 , core1|A_bus|BUS_OUT[5]~66, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[5]~67 , core1|A_bus|BUS_OUT[5]~67, multicore1, 1
instance = comp, \core1|reg_A|dataout[5] , core1|reg_A|dataout[5], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[5]~63 , core1|A_bus|BUS_OUT[5]~63, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[5]~68 , core1|A_bus|BUS_OUT[5]~68, multicore1, 1
instance = comp, \core1|reg_P|dataout[5] , core1|reg_P|dataout[5], multicore1, 1
instance = comp, \core1|reg_M|dataout[5] , core1|reg_M|dataout[5], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[5]~69 , core1|A_bus|BUS_OUT[5]~69, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[5]~70 , core1|A_bus|BUS_OUT[5]~70, multicore1, 1
instance = comp, \core1|SUM|dataout[5] , core1|SUM|dataout[5], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[5]~73 , core1|A_bus|BUS_OUT[5]~73, multicore1, 1
instance = comp, \core1|reg_B|dataout[5] , core1|reg_B|dataout[5], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[5]~71 , core1|A_bus|BUS_OUT[5]~71, multicore1, 1
instance = comp, \core1|reg_N|dataout[5] , core1|reg_N|dataout[5], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[5]~72 , core1|A_bus|BUS_OUT[5]~72, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[5]~74 , core1|A_bus|BUS_OUT[5]~74, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[5] , core1|A_bus|BUS_OUT[5], multicore1, 1
instance = comp, \core1|reg_DR|dataout[5] , core1|reg_DR|dataout[5], multicore1, 1
instance = comp, \core1|CU|WideOr9~3 , core1|CU|WideOr9~3, multicore1, 1
instance = comp, \core1|mux1|dataout~1 , core1|mux1|dataout~1, multicore1, 1
instance = comp, \core1|mux1|dataout~9 , core1|mux1|dataout~9, multicore1, 1
instance = comp, \core1|mux1|dataout~10 , core1|mux1|dataout~10, multicore1, 1
instance = comp, \core1|reg_M|dataout[0] , core1|reg_M|dataout[0], multicore1, 1
instance = comp, \core1|reg_P|dataout[0] , core1|reg_P|dataout[0], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[0]~10 , core1|A_bus|BUS_OUT[0]~10, multicore1, 1
instance = comp, \core1|reg_N|dataout[0] , core1|reg_N|dataout[0], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[0]~13 , core1|A_bus|BUS_OUT[0]~13, multicore1, 1
instance = comp, \core1|reg_B|dataout[0] , core1|reg_B|dataout[0], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[0]~12 , core1|A_bus|BUS_OUT[0]~12, multicore1, 1
instance = comp, \core1|SUM|dataout[0] , core1|SUM|dataout[0], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[0]~14 , core1|A_bus|BUS_OUT[0]~14, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[0]~15 , core1|A_bus|BUS_OUT[0]~15, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[0]~11 , core1|A_bus|BUS_OUT[0]~11, multicore1, 1
instance = comp, \MEMCU|DR1|dataout[0] , MEMCU|DR1|dataout[0], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[0]~5 , core1|A_bus|BUS_OUT[0]~5, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[0]~6 , core1|A_bus|BUS_OUT[0]~6, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[0]~7 , core1|A_bus|BUS_OUT[0]~7, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[0]~8 , core1|A_bus|BUS_OUT[0]~8, multicore1, 1
instance = comp, \core1|reg_A|dataout[0] , core1|reg_A|dataout[0], multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[0]~4 , core1|A_bus|BUS_OUT[0]~4, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[0]~9 , core1|A_bus|BUS_OUT[0]~9, multicore1, 1
instance = comp, \core1|A_bus|BUS_OUT[0] , core1|A_bus|BUS_OUT[0], multicore1, 1
instance = comp, \core1|readDmem|dataout[22]~6 , core1|readDmem|dataout[22]~6, multicore1, 1
instance = comp, \core1|readDmem|dataout[23]~7 , core1|readDmem|dataout[23]~7, multicore1, 1
instance = comp, \core1|CU|WideOr7~1 , core1|CU|WideOr7~1, multicore1, 1
instance = comp, \core1|CU|ctrlsig[15] , core1|CU|ctrlsig[15], multicore1, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, multicore1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, multicore1, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, multicore1, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, multicore1, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, multicore1, 1
