Release 13.4 - xst O.87xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xC3s500e-fg320
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : peripheral_uart

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../peripheral_uart.v" in library work
Compiling verilog file "../uart.v" in library work
Module <peripheral_uart> compiled
Module <uart> compiled
No errors in compilation
Analysis of file <"project.src"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <peripheral_uart> in library <work>.

Analyzing hierarchy for module <uart> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <peripheral_uart>.
Module <peripheral_uart> is correct for synthesis.
 
Analyzing module <uart> in library <work>.
Module <uart> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <d_out<15>> in unit <peripheral_uart> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <d_out<14>> in unit <peripheral_uart> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <d_out<13>> in unit <peripheral_uart> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <d_out<12>> in unit <peripheral_uart> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <d_out<11>> in unit <peripheral_uart> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <d_out<10>> in unit <peripheral_uart> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <d_out<9>> in unit <peripheral_uart> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <d_out<8>> in unit <peripheral_uart> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <d_out<7>> in unit <peripheral_uart> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <d_out<6>> in unit <peripheral_uart> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <d_out<5>> in unit <peripheral_uart> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <d_out<4>> in unit <peripheral_uart> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <d_out<3>> in unit <peripheral_uart> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <d_out<2>> in unit <peripheral_uart> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <d_out<1>> in unit <peripheral_uart> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <uart>.
    Related source file is "../uart.v".
    Found 1-bit register for signal <uart_tx>.
    Found 4-bit down counter for signal <bitcount>.
    Found 29-bit up accumulator for signal <d>.
    Found 9-bit register for signal <shifter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Accumulator(s).
	inferred  10 D-type flip-flop(s).
Unit <uart> synthesized.


Synthesizing Unit <peripheral_uart>.
    Related source file is "../peripheral_uart.v".
WARNING:Xst:647 - Input <d_in<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_out<0>>.
    Found 1-bit register for signal <ledout>.
    Found 8-bit register for signal <d_in_uart>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <peripheral_uart> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit down counter                                    : 1
# Accumulators                                         : 1
 29-bit up accumulator                                 : 1
# Registers                                            : 5
 1-bit register                                        : 3
 8-bit register                                        : 1
 9-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit down counter                                    : 1
# Accumulators                                         : 1
 29-bit up accumulator                                 : 1
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <d_0> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <d_1> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <d_2> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <d_3> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <d_4> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <d_5> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <d_6> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <d_7> of sequential type is unconnected in block <uart>.

Optimizing unit <peripheral_uart> ...

Optimizing unit <uart> ...

Mapping all equations...
Building and optimizing final netlist ...

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 45
 Flip-Flops                                            : 45

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : project.ngr
Top Level Output File Name         : project.ngc
Output Format                      : NGC
Optimization Goal                  : Area
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 43

Cell Usage :
# BELS                             : 89
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 5
#      LUT2                        : 18
#      LUT3                        : 14
#      LUT4                        : 7
#      MUXCY                       : 20
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 21
# FlipFlops/Latches                : 45
#      FDE_1                       : 9
#      FDR                         : 21
#      FDR_1                       : 1
#      FDRE                        : 10
#      FDRSE                       : 3
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 16
#      OBUF                        : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       25  out of   4656     0%  
 Number of Slice Flip Flops:             35  out of   9312     0%  
 Number of 4 input LUTs:                 45  out of   9312     0%  
 Number of IOs:                          43
 Number of bonded IOBs:                  35  out of    232    15%  
    IOB Flip Flops:                      10
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 45    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.789ns (Maximum Frequency: 208.829MHz)
   Minimum input arrival time before clock: 5.755ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.789ns (frequency: 208.829MHz)
  Total number of paths / destination ports: 757 / 54
-------------------------------------------------------------------------
Delay:               4.789ns (Levels of Logic = 2)
  Source:            uart/d_28 (FF)
  Destination:       uart/bitcount_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: uart/d_28 to uart/bitcount_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             16   0.514   0.879  uart/d_28 (uart/d_28)
     MUXF5:S->O           17   0.641   0.896  uart/uart_tx_and0000_f5 (uart/uart_tx_and0000)
     LUT4:I3->O            3   0.612   0.451  uart/bitcount_cst1 (uart/bitcount_cst)
     FDRSE:S                   0.795          uart/bitcount_0
    ----------------------------------------
    Total                      4.789ns (2.562ns logic, 2.227ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 185 / 66
-------------------------------------------------------------------------
Offset:              5.755ns (Levels of Logic = 4)
  Source:            addr<0> (PAD)
  Destination:       uart/bitcount_1 (FF)
  Destination Clock: clk rising

  Data Path: addr<0> to uart/bitcount_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.106   0.603  addr_0_IBUF (addr_0_IBUF)
     LUT3:I0->O            1   0.612   0.360  _and0000_SW0 (N4)
     LUT4:I3->O            3   0.612   0.603  _and0000 (_and0000)
     LUT4:I0->O            3   0.612   0.451  uart/bitcount_cst1 (uart/bitcount_cst)
     FDRSE:S                   0.795          uart/bitcount_0
    ----------------------------------------
    Total                      5.755ns (3.737ns logic, 2.018ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            uart/uart_tx (FF)
  Destination:       uart_tx (PAD)
  Source Clock:      clk rising

  Data Path: uart/uart_tx to uart_tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             1   0.514   0.357  uart/uart_tx (uart/uart_tx)
     OBUF:I->O                 3.169          uart_tx_OBUF (uart_tx)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.12 secs
 
--> 


Total memory usage is 156260 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :   15 (   0 filtered)

