// Seed: 403417392
module module_0;
  always @(posedge 1) id_1 <= {1 * id_1 - 1, id_1};
  assign id_1 = 1;
  reg id_2;
  assign id_1 = id_3;
  wire id_4;
  assign id_2 = id_1;
  wire id_5;
endmodule
module module_1 (
    inout logic id_0,
    input wire  id_1
);
  always @*
    if (id_1 & id_1 ^ id_0 !== "") id_0 <= 1;
    else id_0 <= 1;
  id_3(
      .id_0(id_1), .id_1(id_4), .id_2(id_4[1])
  );
  module_0 modCall_1 ();
endmodule
