vhdl work "C:\Users\msp72\GitHub\ECEC-302-Projects\xilinx_projects\hw3_part1\blink.vhd"
