// Seed: 2645948105
module module_0 (
    output wire id_0,
    input tri id_1,
    input tri0 id_2,
    output wire id_3,
    output wand id_4,
    input tri id_5,
    output tri id_6,
    output wire id_7,
    input tri1 id_8,
    output tri id_9,
    output uwire id_10,
    input tri1 id_11,
    input supply1 id_12,
    input tri0 id_13,
    input wor id_14,
    input wire id_15,
    input wand id_16,
    output tri0 id_17,
    input tri0 id_18,
    input uwire id_19,
    input wor id_20,
    input wor id_21
);
endmodule
module module_1 #(
    parameter id_13 = 32'd75
) (
    input supply1 id_0,
    input tri1 id_1,
    input wand id_2,
    input tri1 id_3,
    input supply0 id_4,
    output wire id_5,
    input wor id_6,
    output supply1 id_7,
    input supply0 id_8
);
  assign id_7 = (1'b0);
  parameter id_10 = 1;
  wire id_11;
  static logic id_12 = id_4;
  wire _id_13;
  wire id_14;
  logic [7:0] id_15, id_16;
  wire [-1 : id_13] id_17;
  assign id_15[1] = "" & id_11;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_0,
      id_7,
      id_7,
      id_2,
      id_7,
      id_5,
      id_0,
      id_7,
      id_7,
      id_0,
      id_8,
      id_4,
      id_1,
      id_1,
      id_0,
      id_5,
      id_0,
      id_6,
      id_2,
      id_6
  );
  assign modCall_1.id_0 = 0;
endmodule
