<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSPM0C110X Driver Library: dl_spi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSPM0C110X Driver Library
   &#160;<span id="projectnumber">2.05.01.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1ec8ed615bc2da65e0c30f17adbe5612.html">bazel-out</a></li><li class="navelem"><a class="el" href="dir_81796cf7b8c85abf4aaa4478eac07be3.html">k8-opt</a></li><li class="navelem"><a class="el" href="dir_7d9ef33ae1d656eb0f786113430116c5.html">bin</a></li><li class="navelem"><a class="el" href="dir_e0abc62f7a8fffc210aad9d69afc4cc1.html">docs</a></li><li class="navelem"><a class="el" href="dir_a1b67bd9de939d499eb32d6d220671a0.html">chinese</a></li><li class="navelem"><a class="el" href="dir_bbe32cf608396e186d702eea875dea8c.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_b48d858529291e7a5ce046438b3fec75.html">mspm0c110x_api_guide-srcs</a></li><li class="navelem"><a class="el" href="dir_68e5df4403d11809783cf87539c625e4.html">source</a></li><li class="navelem"><a class="el" href="dir_813bd8b2b4279affd532b2770d819286.html">ti</a></li><li class="navelem"><a class="el" href="dir_14cec566f0c954fea4a1ce5533c5610c.html">driverlib</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">dl_spi.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SPI Driver Library. </p>
<hr/>
</div><div class="textblock"><code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;ti/devices/msp/msp.h&gt;</code><br />
<code>#include &lt;<a class="el" href="dl__common_8h_source.html">ti/driverlib/dl_common.h</a>&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for dl_spi.h:</div>
<div class="dyncontent">
<div class="center"><img src="dl__spi_8h__incl.png" border="0" usemap="#dl__spi_8h" alt=""/></div>
<map name="dl__spi_8h" id="dl__spi_8h">
<area shape="rect" id="node5" href="dl__common_8h.html" title="DriverLib Common APIs. " alt="" coords="259,80,440,107"/>
</map>
</div>
</div>
<p><a href="dl__spi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___s_p_i___config.html">DL_SPI_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration struct for <a class="el" href="group___s_p_i.html#ga7bcdb2b1100ab58dbd64366feadfbf1e">DL_SPI_init</a>.  <a href="struct_d_l___s_p_i___config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___s_p_i___clock_config.html">DL_SPI_ClockConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration struct for <a class="el" href="group___s_p_i.html#ga506f26dd75f5319b437ad6cf6fd44e2f">DL_SPI_setClockConfig</a>.  <a href="struct_d_l___s_p_i___clock_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___s_p_i__backup_config.html">DL_SPI_backupConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure to backup SPI peripheral state before going to STOP/STANDBY mode. Used by <a class="el" href="group___s_p_i.html#gae172cfc4e1d9695af65d87198d19e89f">DL_SPI_saveConfiguration</a> and <a class="el" href="group___s_p_i.html#gab6405771e41906765135cf943ef43d03">DL_SPI_restoreConfiguration</a>.  <a href="struct_d_l___s_p_i__backup_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1f6e013f4b39760684a3d6414fffd106"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___c_d___m_o_d_e.html#ga1f6e013f4b39760684a3d6414fffd106">DL_SPI_CD_MODE_DATA</a>&#160;&#160;&#160;(SPI_CTL1_CDMODE_DATA &gt;&gt; SPI_CTL1_CDMODE_OFS)</td></tr>
<tr class="memdesc:ga1f6e013f4b39760684a3d6414fffd106"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data mode. <br /></td></tr>
<tr class="separator:ga1f6e013f4b39760684a3d6414fffd106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a5796da0f80315d88f609d739756b6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___c_d___m_o_d_e.html#ga70a5796da0f80315d88f609d739756b6">DL_SPI_CD_MODE_COMMAND</a>&#160;&#160;&#160;(SPI_CTL1_CDMODE_COMMAND &gt;&gt; SPI_CTL1_CDMODE_OFS)</td></tr>
<tr class="memdesc:ga70a5796da0f80315d88f609d739756b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command mode. <br /></td></tr>
<tr class="separator:ga70a5796da0f80315d88f609d739756b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga129202ee86d2dc54019e738cf2d04f6e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga129202ee86d2dc54019e738cf2d04f6e">DL_SPI_INTERRUPT_DMA_DONE_TX</a>&#160;&#160;&#160;(SPI_CPU_INT_IMASK_DMA_DONE_TX_SET)</td></tr>
<tr class="memdesc:ga129202ee86d2dc54019e738cf2d04f6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA done 1 event for transmit interrupt. <br /></td></tr>
<tr class="separator:ga129202ee86d2dc54019e738cf2d04f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga974cc5157e0bdfe272de2a06bfda32b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga974cc5157e0bdfe272de2a06bfda32b9">DL_SPI_INTERRUPT_DMA_DONE_RX</a>&#160;&#160;&#160;(SPI_CPU_INT_IMASK_DMA_DONE_RX_SET)</td></tr>
<tr class="memdesc:ga974cc5157e0bdfe272de2a06bfda32b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA done 1 event for receive interrupt. <br /></td></tr>
<tr class="separator:ga974cc5157e0bdfe272de2a06bfda32b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee0ad6714fe1f645ade64397a0082613"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gaee0ad6714fe1f645ade64397a0082613">DL_SPI_INTERRUPT_IDLE</a>&#160;&#160;&#160;(SPI_CPU_INT_IMASK_IDLE_SET)</td></tr>
<tr class="memdesc:gaee0ad6714fe1f645ade64397a0082613"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI has finished transfers and changed into idle mode interrupt. <br /></td></tr>
<tr class="separator:gaee0ad6714fe1f645ade64397a0082613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eb0812c715638d4e8e5eeb4afd7c19d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga0eb0812c715638d4e8e5eeb4afd7c19d">DL_SPI_INTERRUPT_TX_EMPTY</a>&#160;&#160;&#160;(SPI_CPU_INT_IMASK_TXEMPTY_SET)</td></tr>
<tr class="memdesc:ga0eb0812c715638d4e8e5eeb4afd7c19d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO empty interrupt. <br /></td></tr>
<tr class="separator:ga0eb0812c715638d4e8e5eeb4afd7c19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35b59023bd0c7f532930941c6630445"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gaf35b59023bd0c7f532930941c6630445">DL_SPI_INTERRUPT_TX</a>&#160;&#160;&#160;(SPI_CPU_INT_IMASK_TX_SET)</td></tr>
<tr class="memdesc:gaf35b59023bd0c7f532930941c6630445"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO interrupt. <br /></td></tr>
<tr class="separator:gaf35b59023bd0c7f532930941c6630445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dae0f606942387e5ca2c7599ce71562"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga0dae0f606942387e5ca2c7599ce71562">DL_SPI_INTERRUPT_RX</a>&#160;&#160;&#160;(SPI_CPU_INT_IMASK_RX_SET)</td></tr>
<tr class="memdesc:ga0dae0f606942387e5ca2c7599ce71562"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO interrupt. <br /></td></tr>
<tr class="separator:ga0dae0f606942387e5ca2c7599ce71562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d72aa44bc46a2d87c3bb32117a1ac56"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga2d72aa44bc46a2d87c3bb32117a1ac56">DL_SPI_INTERRUPT_RX_TIMEOUT</a>&#160;&#160;&#160;(SPI_CPU_INT_IMASK_RTOUT_SET)</td></tr>
<tr class="memdesc:ga2d72aa44bc46a2d87c3bb32117a1ac56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive timeout interrupt. <br /></td></tr>
<tr class="separator:ga2d72aa44bc46a2d87c3bb32117a1ac56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d0d7d43bd9a7f1e446f4ab7e40b12f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gaa2d0d7d43bd9a7f1e446f4ab7e40b12f">DL_SPI_INTERRUPT_RX_FULL</a>&#160;&#160;&#160;(SPI_CPU_INT_IMASK_RXFULL_SET)</td></tr>
<tr class="memdesc:gaa2d0d7d43bd9a7f1e446f4ab7e40b12f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO full interrupt. <br /></td></tr>
<tr class="separator:gaa2d0d7d43bd9a7f1e446f4ab7e40b12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fc5eb4a8d720d787794833e092a234"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga15fc5eb4a8d720d787794833e092a234">DL_SPI_INTERRUPT_TX_UNDERFLOW</a>&#160;&#160;&#160;(SPI_CPU_INT_IMASK_TXFIFO_UNF_SET)</td></tr>
<tr class="memdesc:ga15fc5eb4a8d720d787794833e092a234"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO underflow interrupt. <br /></td></tr>
<tr class="separator:ga15fc5eb4a8d720d787794833e092a234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa848fc4d8f759dae3b089e67d1c18531"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gaa848fc4d8f759dae3b089e67d1c18531">DL_SPI_INTERRUPT_PARITY_ERROR</a>&#160;&#160;&#160;(SPI_CPU_INT_IMASK_PER_SET)</td></tr>
<tr class="memdesc:gaa848fc4d8f759dae3b089e67d1c18531"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity error. <br /></td></tr>
<tr class="separator:gaa848fc4d8f759dae3b089e67d1c18531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59a7d0ba1b92fbe06157d43281d6e99b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga59a7d0ba1b92fbe06157d43281d6e99b">DL_SPI_INTERRUPT_RX_OVERFLOW</a>&#160;&#160;&#160;(SPI_CPU_INT_IMASK_RXFIFO_OVF_SET)</td></tr>
<tr class="memdesc:ga59a7d0ba1b92fbe06157d43281d6e99b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO overflow interrupt. <br /></td></tr>
<tr class="separator:ga59a7d0ba1b92fbe06157d43281d6e99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf359c6c4adfec3a23d9f48fb005f5b2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___d_m_a___i_n_t_e_r_r_u_p_t___r_x.html#gaaf359c6c4adfec3a23d9f48fb005f5b2">DL_SPI_DMA_INTERRUPT_RX</a>&#160;&#160;&#160;(SPI_DMA_TRIG_RX_IMASK_RX_SET)</td></tr>
<tr class="memdesc:gaaf359c6c4adfec3a23d9f48fb005f5b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI interrupt for enabling SPI receive as DMA trigger. <br /></td></tr>
<tr class="separator:gaaf359c6c4adfec3a23d9f48fb005f5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba81016e5bfd96be24d53dce6ef3dd3f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___d_m_a___i_n_t_e_r_r_u_p_t___r_x.html#gaba81016e5bfd96be24d53dce6ef3dd3f">DL_SPI_DMA_INTERRUPT_RX_TIMEOUT</a>&#160;&#160;&#160;(SPI_DMA_TRIG_RX_IMASK_RTOUT_SET)</td></tr>
<tr class="memdesc:gaba81016e5bfd96be24d53dce6ef3dd3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI interrupt for enabling SPI receive timeout as DMA trigger. <br /></td></tr>
<tr class="separator:gaba81016e5bfd96be24d53dce6ef3dd3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aee472abfd5d78dfdac23ea78f434b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga7aee472abfd5d78dfdac23ea78f434b9">DL_SPI_DMA_INTERRUPT_TX</a>&#160;&#160;&#160;(SPI_DMA_TRIG_TX_IMASK_TX_SET)</td></tr>
<tr class="memdesc:ga7aee472abfd5d78dfdac23ea78f434b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI interrupt for enabling SPI transmit as DMA trigger. <br /></td></tr>
<tr class="separator:ga7aee472abfd5d78dfdac23ea78f434b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gac662dc4ffc6d7fbd2c8059f9d978f0f6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gac662dc4ffc6d7fbd2c8059f9d978f0f6">DL_SPI_DMA_IIDX_RX</a> { <br />
&#160;&#160;<a class="el" href="group___s_p_i.html#ggac662dc4ffc6d7fbd2c8059f9d978f0f6a9c8fe591502b5d60b8c0a464331f1624">DL_SPI_DMA_IIDX_RX_TRIGGER</a> = SPI_DMA_TRIG_RX_IIDX_STAT_RX_EVT, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#ggac662dc4ffc6d7fbd2c8059f9d978f0f6ad5d4be77f142e7e0296984024f532cb4">DL_SPI_DMA_IIDX_RX_TIMEOUT_TRIGGER</a> = SPI_DMA_TRIG_RX_IIDX_STAT_RTOUT_EVT
<br />
 }</td></tr>
<tr class="separator:gac662dc4ffc6d7fbd2c8059f9d978f0f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4edac7e2fad897c33fddb539363eabdd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga4edac7e2fad897c33fddb539363eabdd">DL_SPI_DMA_IIDX_TX</a> { <a class="el" href="group___s_p_i.html#gga4edac7e2fad897c33fddb539363eabdda4376892f01b53c8ea6f16c40bb86e391">DL_SPI_DMA_IIDX_TX_TRIGGER</a> = SPI_DMA_TRIG_TX_IIDX_STAT_TX_EVT
 }</td></tr>
<tr class="separator:ga4edac7e2fad897c33fddb539363eabdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga773029828a0b68cdff80d13e1fda363b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">DL_SPI_PARITY</a> { <br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga773029828a0b68cdff80d13e1fda363bafb807f04f1ff9e7a680743f613911af6">DL_SPI_PARITY_EVEN</a>, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga773029828a0b68cdff80d13e1fda363ba08e50ae539ffea21d62f322349d88814">DL_SPI_PARITY_ODD</a>, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga773029828a0b68cdff80d13e1fda363ba74d6cfb81a9045badfdeed0b05064ef7">DL_SPI_PARITY_NONE</a> = (SPI_CTL1_PREN_DISABLE | SPI_CTL1_PTEN_DISABLE)
<br />
 }</td></tr>
<tr class="separator:ga773029828a0b68cdff80d13e1fda363b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1778f795709b41d93eb1408b279e1bd1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">DL_SPI_FRAME_FORMAT</a> { <br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a27a4ca6631bdd276011fbbc5945adedd">DL_SPI_FRAME_FORMAT_MOTO3_POL0_PHA0</a>, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a7698d1a20993904d623376c374336e96">DL_SPI_FRAME_FORMAT_MOTO3_POL0_PHA1</a>, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a3e642fe572393dff885f0b6398fe1517">DL_SPI_FRAME_FORMAT_MOTO3_POL1_PHA0</a>, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a467532e43794c934d5fde685d6092527">DL_SPI_FRAME_FORMAT_MOTO3_POL1_PHA1</a>, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a889cdba0616273308242070aa3c23415">DL_SPI_FRAME_FORMAT_MOTO4_POL0_PHA0</a>, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1aea1a45f04370098f4e1e088c3ff39920">DL_SPI_FRAME_FORMAT_MOTO4_POL0_PHA1</a>, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a1680c3cab4e46cd6e5fff0e1f3b31e76">DL_SPI_FRAME_FORMAT_MOTO4_POL1_PHA0</a>, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1ae1c69be67fdb1c844425a33cb21335bd">DL_SPI_FRAME_FORMAT_MOTO4_POL1_PHA1</a>, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a510e2fbaed450b103d75b09f4dbfd0b7">DL_SPI_FRAME_FORMAT_TI_SYNC</a> = (SPI_CTL0_FRF_TI_SYNC)
<br />
 }</td></tr>
<tr class="separator:ga1778f795709b41d93eb1408b279e1bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5d9c38bb4fa37d93aaa0e67eb22b7ae"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">DL_SPI_MODE</a> { <br />
&#160;&#160;<a class="el" href="group___s_p_i.html#ggab5d9c38bb4fa37d93aaa0e67eb22b7aea5b07b2b02432e3eeee94da49ba286b7f">DL_SPI_MODE_CONTROLLER</a> = (SPI_CTL1_CP_ENABLE), 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#ggab5d9c38bb4fa37d93aaa0e67eb22b7aea3db1834c8f1ce6b1ac97bb86587bf0fe">DL_SPI_MODE_PERIPHERAL</a> = (SPI_CTL1_CP_DISABLE)
<br />
 }</td></tr>
<tr class="separator:gab5d9c38bb4fa37d93aaa0e67eb22b7ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d02b79cd7d5383b93311454ed5f3ef"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">DL_SPI_BIT_ORDER</a> { <br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga79d02b79cd7d5383b93311454ed5f3efaf2bceaa49d585bf730cebb88c121fcf9">DL_SPI_BIT_ORDER_MSB_FIRST</a> = (SPI_CTL1_MSB_ENABLE), 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga79d02b79cd7d5383b93311454ed5f3efab084a7b9a774fbcf58eba78342e9f9ea">DL_SPI_BIT_ORDER_LSB_FIRST</a> = (SPI_CTL1_MSB_DISABLE)
<br />
 }</td></tr>
<tr class="separator:ga79d02b79cd7d5383b93311454ed5f3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06925b84fe07eb69a8e1f23ab30d80da"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">DL_SPI_DATA_SIZE</a> { <br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa7997ed3f079a0266f4a469cb63fec786">DL_SPI_DATA_SIZE_4</a> = (SPI_CTL0_DSS_DSS_4), 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daaa6e8f410f354e563f0e23b905b5f13bb">DL_SPI_DATA_SIZE_5</a> = (SPI_CTL0_DSS_DSS_5), 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa3fa58ffbefaf1022f39003eb1b28b0b0">DL_SPI_DATA_SIZE_6</a> = (SPI_CTL0_DSS_DSS_6), 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daaf01c3d840262daea42d9a29b08edcd0c">DL_SPI_DATA_SIZE_7</a> = (SPI_CTL0_DSS_DSS_7), 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa7343ddb73f93ee03440626df4f549e89">DL_SPI_DATA_SIZE_8</a> = (SPI_CTL0_DSS_DSS_8), 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa3f3ef2ecc4791e7f97c789ca64d37026">DL_SPI_DATA_SIZE_9</a> = (SPI_CTL0_DSS_DSS_9), 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa9b1d16811f116e0b793ebb68c83d4b4b">DL_SPI_DATA_SIZE_10</a> = (SPI_CTL0_DSS_DSS_10), 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa8b6473c34ee7b4ffcea9fa5bd304ce8f">DL_SPI_DATA_SIZE_11</a> = (SPI_CTL0_DSS_DSS_11), 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa5c72f5a5d5cc7edddbb432641d80e906">DL_SPI_DATA_SIZE_12</a> = (SPI_CTL0_DSS_DSS_12), 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa6e283c1d9f3bf5f511629bf1a31889bd">DL_SPI_DATA_SIZE_13</a> = (SPI_CTL0_DSS_DSS_13), 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daab0d18a521582b11fcdcefe2f01f6dc77">DL_SPI_DATA_SIZE_14</a> = (SPI_CTL0_DSS_DSS_14), 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa8a31728e462d2811bf7e7b4d99a16ad2">DL_SPI_DATA_SIZE_15</a> = (SPI_CTL0_DSS_DSS_15), 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa72419facdf4f677b84a4c5b555d30d4e">DL_SPI_DATA_SIZE_16</a> = (SPI_CTL0_DSS_DSS_16)
<br />
 }</td></tr>
<tr class="separator:ga06925b84fe07eb69a8e1f23ab30d80da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b7531f268fb581f2f3117bd08eb4a0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">DL_SPI_CHIP_SELECT</a> { <br />
&#160;&#160;<a class="el" href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a04e270bb79f5f11f6858dc5247d193ec">DL_SPI_CHIP_SELECT_0</a> = (SPI_CTL0_CSSEL_CSSEL_0), 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0aada96b045390f06063629996abe875e8">DL_SPI_CHIP_SELECT_1</a> = (SPI_CTL0_CSSEL_CSSEL_1), 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0adc9526b4f2bb7908ad2375aa33a9b856">DL_SPI_CHIP_SELECT_2</a> = (SPI_CTL0_CSSEL_CSSEL_2), 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a93b0df91104ed89ecdb148c212fd3708">DL_SPI_CHIP_SELECT_3</a> = (SPI_CTL0_CSSEL_CSSEL_3), 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a1fc468efce3d853c9425a3d3ecda61fd">DL_SPI_CHIP_SELECT_NONE</a> = (0)
<br />
 }</td></tr>
<tr class="separator:gac5b7531f268fb581f2f3117bd08eb4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15208bcdee85c9fdd007a85e761a4843"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga15208bcdee85c9fdd007a85e761a4843">DL_SPI_TX_FIFO_LEVEL</a> { <br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843abb43613de18290dda1cec93c708c5396">DL_SPI_TX_FIFO_LEVEL_3_4_EMPTY</a> = SPI_IFLS_TXIFLSEL_LVL_3_4, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a6f14fbf777adbf55ce16dbe062cdf31c">DL_SPI_TX_FIFO_LEVEL_1_2_EMPTY</a> = SPI_IFLS_TXIFLSEL_LVL_1_2, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a9e34611ade1ee18e1bf53b0ecc1ebf39">DL_SPI_TX_FIFO_LEVEL_1_4_EMPTY</a> = SPI_IFLS_TXIFLSEL_LVL_1_4, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a99805227a259d9b05d640b29f2997a15">DL_SPI_TX_FIFO_LEVEL_EMPTY</a> = SPI_IFLS_TXIFLSEL_LVL_EMPTY, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843af9ee1cf64d3159c7b5d3d2e0d46059a9">DL_SPI_TX_FIFO_LEVEL_ONE_FRAME</a> = SPI_IFLS_TXIFLSEL_LEVEL_1
<br />
 }</td></tr>
<tr class="separator:ga15208bcdee85c9fdd007a85e761a4843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad62dc10499a7ad2a0285128125f75b51"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gad62dc10499a7ad2a0285128125f75b51">DL_SPI_RX_FIFO_LEVEL</a> { <br />
&#160;&#160;<a class="el" href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a58da669c09210fbd7d66c535c3f52d0d">DL_SPI_RX_FIFO_LEVEL_ONE_FRAME</a> = SPI_IFLS_RXIFLSEL_LEVEL_1, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a9c682129358968ea39ab7c069142b124">DL_SPI_RX_FIFO_LEVEL_FULL</a> = SPI_IFLS_RXIFLSEL_LVL_FULL, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ab4aed4387e855feae1cbe6d8e99dda09">DL_SPI_RX_FIFO_LEVEL_3_4_FULL</a> = SPI_IFLS_RXIFLSEL_LVL_3_4, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ae737c589bc33852c2a667e4dec8622d4">DL_SPI_RX_FIFO_LEVEL_1_2_FULL</a> = SPI_IFLS_RXIFLSEL_LVL_1_2, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51aad46bfbffdf2e46071271a9b53ed2e02">DL_SPI_RX_FIFO_LEVEL_1_4_FULL</a> = SPI_IFLS_RXIFLSEL_LVL_1_4
<br />
 }</td></tr>
<tr class="separator:gad62dc10499a7ad2a0285128125f75b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2856971e4f44c549983e6358d0fde683"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga2856971e4f44c549983e6358d0fde683">DL_SPI_IIDX</a> { <br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683ada8236595ccbd339e18d7bac60a1f9c5">DL_SPI_IIDX_DMA_DONE_TX</a> = SPI_CPU_INT_IIDX_STAT_DMA_DONE_TX_EVT, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683ad66d08e9d70cab90afb1be5394a60ff0">DL_SPI_IIDX_DMA_DONE_RX</a> = SPI_CPU_INT_IIDX_STAT_DMA_DONE_RX_EVT, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a6bac3917b4fbe3ef3f430c39c6993887">DL_SPI_IIDX_IDLE</a> = SPI_CPU_INT_IIDX_STAT_IDLE_EVT, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683aa2bc017cf293a353c915ceeef37b7191">DL_SPI_IIDX_TX_EMPTY</a> = SPI_CPU_INT_IIDX_STAT_TX_EMPTY, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683af4d318475c008712649630977815f658">DL_SPI_IIDX_TX</a> = SPI_CPU_INT_IIDX_STAT_TX_EVT, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683aeae8178b043e82392af6aa3610c002d7">DL_SPI_IIDX_RX</a> = SPI_CPU_INT_IIDX_STAT_RX_EVT, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a1845f4c15b4aeb3a851d231df83f0351">DL_SPI_IIDX_RX_TIMEOUT</a> = SPI_CPU_INT_IIDX_STAT_RTOUT_EVT, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a22e489f7f850aeff02d28181b8c9aa40">DL_SPI_IIDX_RX_FULL</a> = SPI_CPU_INT_IIDX_STAT_RXFULL_EVT, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683ad8d4f9e952f648a5fdeeeed097b414d3">DL_SPI_IIDX_TX_UNDERFLOW</a> = SPI_CPU_INT_IIDX_STAT_TXFIFO_UNF_EVT, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683abbe680e02dae4b5932c47577b00e0eb1">DL_SPI_IIDX_PARITY_ERROR</a> = SPI_CPU_INT_IIDX_STAT_PER_EVT, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a0b53f7111949b1d8b08e65f44d7845a7">DL_SPI_IIDX_RX_OVERFLOW</a> = SPI_CPU_INT_IIDX_STAT_RXFIFO_OFV_EVT
<br />
 }</td></tr>
<tr class="separator:ga2856971e4f44c549983e6358d0fde683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eaef8ef8e93903687af3edd8b3684e5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga5eaef8ef8e93903687af3edd8b3684e5">DL_SPI_CLOCK_DIVIDE_RATIO</a> { <br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a42c4d8e044a542ef104786973a4e4984">DL_SPI_CLOCK_DIVIDE_RATIO_1</a> = SPI_CLKDIV_RATIO_DIV_BY_1, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a29d85bce11775e265d98b07d16019a89">DL_SPI_CLOCK_DIVIDE_RATIO_2</a> = SPI_CLKDIV_RATIO_DIV_BY_2, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5addda6d99499d349f4355d1e2b9c634b2">DL_SPI_CLOCK_DIVIDE_RATIO_3</a> = SPI_CLKDIV_RATIO_DIV_BY_3, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5ad6e2c336b339209383e69ef114344b8c">DL_SPI_CLOCK_DIVIDE_RATIO_4</a> = SPI_CLKDIV_RATIO_DIV_BY_4, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a03e0631527626808afee6782ac3cf644">DL_SPI_CLOCK_DIVIDE_RATIO_5</a> = SPI_CLKDIV_RATIO_DIV_BY_5, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a9a2f53485e5e406d87014888adf9e0d7">DL_SPI_CLOCK_DIVIDE_RATIO_6</a> = SPI_CLKDIV_RATIO_DIV_BY_6, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5aa13ed10b6b2ea0e346ac3257daeec59e">DL_SPI_CLOCK_DIVIDE_RATIO_7</a> = SPI_CLKDIV_RATIO_DIV_BY_7, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5ac0bbf359eb360b92a3b4ef81da1f73f4">DL_SPI_CLOCK_DIVIDE_RATIO_8</a> = SPI_CLKDIV_RATIO_DIV_BY_8
<br />
 }</td></tr>
<tr class="separator:ga5eaef8ef8e93903687af3edd8b3684e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacadd49262d90984a5c6ff8aec05762f8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gacadd49262d90984a5c6ff8aec05762f8">DL_SPI_CLOCK</a> { <br />
&#160;&#160;<a class="el" href="group___s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a139558fe09fdf42df80cae07513ef15e">DL_SPI_CLOCK_BUSCLK</a> = SPI_CLKSEL_SYSCLK_SEL_ENABLE, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a5990f8c8231fdce6d11e600197bbb05c">DL_SPI_CLOCK_MFCLK</a> = SPI_CLKSEL_MFCLK_SEL_ENABLE, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a842d8879838b01e15eeeb872cd8642b9">DL_SPI_CLOCK_LFCLK</a> = SPI_CLKSEL_LFCLK_SEL_ENABLE
<br />
 }</td></tr>
<tr class="separator:gacadd49262d90984a5c6ff8aec05762f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga7bcdb2b1100ab58dbd64366feadfbf1e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga7bcdb2b1100ab58dbd64366feadfbf1e">DL_SPI_init</a> (SPI_Regs *spi, const <a class="el" href="struct_d_l___s_p_i___config.html">DL_SPI_Config</a> *config)</td></tr>
<tr class="memdesc:ga7bcdb2b1100ab58dbd64366feadfbf1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the SPI peripheral.  <a href="group___s_p_i.html#ga7bcdb2b1100ab58dbd64366feadfbf1e">More...</a><br /></td></tr>
<tr class="separator:ga7bcdb2b1100ab58dbd64366feadfbf1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga251d33c1951365dad8e4850bfe49bcc7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga251d33c1951365dad8e4850bfe49bcc7">DL_SPI_enablePower</a> (SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga251d33c1951365dad8e4850bfe49bcc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the Peripheral Write Enable (PWREN) register for the SPI.  <a href="group___s_p_i.html#ga251d33c1951365dad8e4850bfe49bcc7">More...</a><br /></td></tr>
<tr class="separator:ga251d33c1951365dad8e4850bfe49bcc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750d9c1fcb11d51008a1b760e741f38e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga750d9c1fcb11d51008a1b760e741f38e">DL_SPI_disablePower</a> (SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga750d9c1fcb11d51008a1b760e741f38e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the Peripheral Write Enable (PWREN) register for the SPI.  <a href="group___s_p_i.html#ga750d9c1fcb11d51008a1b760e741f38e">More...</a><br /></td></tr>
<tr class="separator:ga750d9c1fcb11d51008a1b760e741f38e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe45eb6bdf7219a5ebe6124bc11989a0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gabe45eb6bdf7219a5ebe6124bc11989a0">DL_SPI_isPowerEnabled</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:gabe45eb6bdf7219a5ebe6124bc11989a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if the Peripheral Write Enable (PWREN) register for the SPI is enabled.  <a href="group___s_p_i.html#gabe45eb6bdf7219a5ebe6124bc11989a0">More...</a><br /></td></tr>
<tr class="separator:gabe45eb6bdf7219a5ebe6124bc11989a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12b8798df3c18c5065d9eb86c568ee6b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga12b8798df3c18c5065d9eb86c568ee6b">DL_SPI_reset</a> (SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga12b8798df3c18c5065d9eb86c568ee6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets spi peripheral.  <a href="group___s_p_i.html#ga12b8798df3c18c5065d9eb86c568ee6b">More...</a><br /></td></tr>
<tr class="separator:ga12b8798df3c18c5065d9eb86c568ee6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab51bd85ac83b08f3bae584a82492e17f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gab51bd85ac83b08f3bae584a82492e17f">DL_SPI_isReset</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:gab51bd85ac83b08f3bae584a82492e17f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if spi peripheral was reset.  <a href="group___s_p_i.html#gab51bd85ac83b08f3bae584a82492e17f">More...</a><br /></td></tr>
<tr class="separator:gab51bd85ac83b08f3bae584a82492e17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a40961940d940325e1b41ead149a843"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga0a40961940d940325e1b41ead149a843">DL_SPI_enable</a> (SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga0a40961940d940325e1b41ead149a843"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the SPI peripheral.  <a href="group___s_p_i.html#ga0a40961940d940325e1b41ead149a843">More...</a><br /></td></tr>
<tr class="separator:ga0a40961940d940325e1b41ead149a843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga192cea97b92bf07c52f9d4701c364720"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga192cea97b92bf07c52f9d4701c364720">DL_SPI_isEnabled</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga192cea97b92bf07c52f9d4701c364720"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the SPI peripheral is enabled.  <a href="group___s_p_i.html#ga192cea97b92bf07c52f9d4701c364720">More...</a><br /></td></tr>
<tr class="separator:ga192cea97b92bf07c52f9d4701c364720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09199015c560aefd53f38b724bf2377e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga09199015c560aefd53f38b724bf2377e">DL_SPI_disable</a> (SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga09199015c560aefd53f38b724bf2377e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the SPI peripheral.  <a href="group___s_p_i.html#ga09199015c560aefd53f38b724bf2377e">More...</a><br /></td></tr>
<tr class="separator:ga09199015c560aefd53f38b724bf2377e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506f26dd75f5319b437ad6cf6fd44e2f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga506f26dd75f5319b437ad6cf6fd44e2f">DL_SPI_setClockConfig</a> (SPI_Regs *spi, const <a class="el" href="struct_d_l___s_p_i___clock_config.html">DL_SPI_ClockConfig</a> *config)</td></tr>
<tr class="memdesc:ga506f26dd75f5319b437ad6cf6fd44e2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure SPI source clock.  <a href="group___s_p_i.html#ga506f26dd75f5319b437ad6cf6fd44e2f">More...</a><br /></td></tr>
<tr class="separator:ga506f26dd75f5319b437ad6cf6fd44e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc50a08fe4900de16ca36f49bfd4d793"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gabc50a08fe4900de16ca36f49bfd4d793">DL_SPI_getClockConfig</a> (const SPI_Regs *spi, <a class="el" href="struct_d_l___s_p_i___clock_config.html">DL_SPI_ClockConfig</a> *config)</td></tr>
<tr class="memdesc:gabc50a08fe4900de16ca36f49bfd4d793"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI source clock configuration.  <a href="group___s_p_i.html#gabc50a08fe4900de16ca36f49bfd4d793">More...</a><br /></td></tr>
<tr class="separator:gabc50a08fe4900de16ca36f49bfd4d793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18c0f490973a924325b5e99e9efd9033"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga18c0f490973a924325b5e99e9efd9033">DL_SPI_isBusy</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga18c0f490973a924325b5e99e9efd9033"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the SPI is busy transmitting.  <a href="group___s_p_i.html#ga18c0f490973a924325b5e99e9efd9033">More...</a><br /></td></tr>
<tr class="separator:ga18c0f490973a924325b5e99e9efd9033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaadbd0fa4cd5497cea0e15f723fd328"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gacaadbd0fa4cd5497cea0e15f723fd328">DL_SPI_isTXFIFOEmpty</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:gacaadbd0fa4cd5497cea0e15f723fd328"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the TX FIFO is empty.  <a href="group___s_p_i.html#gacaadbd0fa4cd5497cea0e15f723fd328">More...</a><br /></td></tr>
<tr class="separator:gacaadbd0fa4cd5497cea0e15f723fd328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f1ebf87a797e2be89ae2b2843db431"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga02f1ebf87a797e2be89ae2b2843db431">DL_SPI_isTXFIFOFull</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga02f1ebf87a797e2be89ae2b2843db431"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the TX FIFO is full.  <a href="group___s_p_i.html#ga02f1ebf87a797e2be89ae2b2843db431">More...</a><br /></td></tr>
<tr class="separator:ga02f1ebf87a797e2be89ae2b2843db431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b4632aa604b78631e255e974e4d6e77"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga8b4632aa604b78631e255e974e4d6e77">DL_SPI_isRXFIFOEmpty</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga8b4632aa604b78631e255e974e4d6e77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the RX FIFO is empty.  <a href="group___s_p_i.html#ga8b4632aa604b78631e255e974e4d6e77">More...</a><br /></td></tr>
<tr class="separator:ga8b4632aa604b78631e255e974e4d6e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ec87dd4175e15a2987824d2a3e172ce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga8ec87dd4175e15a2987824d2a3e172ce">DL_SPI_isRXFIFOFull</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga8ec87dd4175e15a2987824d2a3e172ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the RX FIFO is full.  <a href="group___s_p_i.html#ga8ec87dd4175e15a2987824d2a3e172ce">More...</a><br /></td></tr>
<tr class="separator:ga8ec87dd4175e15a2987824d2a3e172ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff618299ef6569927676f5e6ca6a1922"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaff618299ef6569927676f5e6ca6a1922">DL_SPI_setParity</a> (SPI_Regs *spi, <a class="el" href="group___s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">DL_SPI_PARITY</a> parity)</td></tr>
<tr class="memdesc:gaff618299ef6569927676f5e6ca6a1922"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the parity configuration used for transactions.  <a href="group___s_p_i.html#gaff618299ef6569927676f5e6ca6a1922">More...</a><br /></td></tr>
<tr class="separator:gaff618299ef6569927676f5e6ca6a1922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c4a7b9791ecca17d0271fe7ecf0395b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">DL_SPI_PARITY</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga5c4a7b9791ecca17d0271fe7ecf0395b">DL_SPI_getParity</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga5c4a7b9791ecca17d0271fe7ecf0395b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current receive and transmit parity configuration.  <a href="group___s_p_i.html#ga5c4a7b9791ecca17d0271fe7ecf0395b">More...</a><br /></td></tr>
<tr class="separator:ga5c4a7b9791ecca17d0271fe7ecf0395b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4881e1a2ac73d62c56314387df91437f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga4881e1a2ac73d62c56314387df91437f">DL_SPI_enableReceiveParity</a> (SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga4881e1a2ac73d62c56314387df91437f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables receive parity.  <a href="group___s_p_i.html#ga4881e1a2ac73d62c56314387df91437f">More...</a><br /></td></tr>
<tr class="separator:ga4881e1a2ac73d62c56314387df91437f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga711ec7e7000ae8647244df1ec0e000ad"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga711ec7e7000ae8647244df1ec0e000ad">DL_SPI_disableReceiveParity</a> (SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga711ec7e7000ae8647244df1ec0e000ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables receive parity.  <a href="group___s_p_i.html#ga711ec7e7000ae8647244df1ec0e000ad">More...</a><br /></td></tr>
<tr class="separator:ga711ec7e7000ae8647244df1ec0e000ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabefe2e5c8312d0e85359f7c6061e69ce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gabefe2e5c8312d0e85359f7c6061e69ce">DL_SPI_isReceiveParityEnabled</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:gabefe2e5c8312d0e85359f7c6061e69ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if receive parity is enabled.  <a href="group___s_p_i.html#gabefe2e5c8312d0e85359f7c6061e69ce">More...</a><br /></td></tr>
<tr class="separator:gabefe2e5c8312d0e85359f7c6061e69ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf3c638f0e8aaa977f819be8a30d04ca"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gadf3c638f0e8aaa977f819be8a30d04ca">DL_SPI_enableTransmitParity</a> (SPI_Regs *spi)</td></tr>
<tr class="memdesc:gadf3c638f0e8aaa977f819be8a30d04ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables transmit parity.  <a href="group___s_p_i.html#gadf3c638f0e8aaa977f819be8a30d04ca">More...</a><br /></td></tr>
<tr class="separator:gadf3c638f0e8aaa977f819be8a30d04ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad881d36c83db69c35fe1211e0c53920b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gad881d36c83db69c35fe1211e0c53920b">DL_SPI_disableTransmitParity</a> (SPI_Regs *spi)</td></tr>
<tr class="memdesc:gad881d36c83db69c35fe1211e0c53920b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables transmit parity.  <a href="group___s_p_i.html#gad881d36c83db69c35fe1211e0c53920b">More...</a><br /></td></tr>
<tr class="separator:gad881d36c83db69c35fe1211e0c53920b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb2de588357e1010fc4d25afb110dd3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gabfb2de588357e1010fc4d25afb110dd3">DL_SPI_isTransmitParityEnabled</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:gabfb2de588357e1010fc4d25afb110dd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if transmit parity is enabled.  <a href="group___s_p_i.html#gabfb2de588357e1010fc4d25afb110dd3">More...</a><br /></td></tr>
<tr class="separator:gabfb2de588357e1010fc4d25afb110dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4913586ba59c5143952522934ca550a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gae4913586ba59c5143952522934ca550a">DL_SPI_setFrameFormat</a> (SPI_Regs *spi, <a class="el" href="group___s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">DL_SPI_FRAME_FORMAT</a> frameFormat)</td></tr>
<tr class="memdesc:gae4913586ba59c5143952522934ca550a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the frame format to use.  <a href="group___s_p_i.html#gae4913586ba59c5143952522934ca550a">More...</a><br /></td></tr>
<tr class="separator:gae4913586ba59c5143952522934ca550a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10784e1384b10451ec0d6d732f2b70d4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">DL_SPI_FRAME_FORMAT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga10784e1384b10451ec0d6d732f2b70d4">DL_SPI_getFrameFormat</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga10784e1384b10451ec0d6d732f2b70d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the frame format configuration.  <a href="group___s_p_i.html#ga10784e1384b10451ec0d6d732f2b70d4">More...</a><br /></td></tr>
<tr class="separator:ga10784e1384b10451ec0d6d732f2b70d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb7227ea45c66da923fc1dd644f27122"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gabb7227ea45c66da923fc1dd644f27122">DL_SPI_setDataSize</a> (SPI_Regs *spi, <a class="el" href="group___s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">DL_SPI_DATA_SIZE</a> dataSize)</td></tr>
<tr class="memdesc:gabb7227ea45c66da923fc1dd644f27122"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the size for transfers.  <a href="group___s_p_i.html#gabb7227ea45c66da923fc1dd644f27122">More...</a><br /></td></tr>
<tr class="separator:gabb7227ea45c66da923fc1dd644f27122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d6329786f3972f228b324b03c2f649e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">DL_SPI_DATA_SIZE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga9d6329786f3972f228b324b03c2f649e">DL_SPI_getDataSize</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga9d6329786f3972f228b324b03c2f649e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the configured size for transfers.  <a href="group___s_p_i.html#ga9d6329786f3972f228b324b03c2f649e">More...</a><br /></td></tr>
<tr class="separator:ga9d6329786f3972f228b324b03c2f649e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d153fe0c2f28f8c4165c0bce4c895cf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga7d153fe0c2f28f8c4165c0bce4c895cf">DL_SPI_setMode</a> (SPI_Regs *spi, <a class="el" href="group___s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">DL_SPI_MODE</a> mode)</td></tr>
<tr class="memdesc:ga7d153fe0c2f28f8c4165c0bce4c895cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set whether the device should be in controller/peripheral mode.  <a href="group___s_p_i.html#ga7d153fe0c2f28f8c4165c0bce4c895cf">More...</a><br /></td></tr>
<tr class="separator:ga7d153fe0c2f28f8c4165c0bce4c895cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6004442fbd29c2ed4cb07a7ad16e140b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">DL_SPI_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga6004442fbd29c2ed4cb07a7ad16e140b">DL_SPI_getMode</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga6004442fbd29c2ed4cb07a7ad16e140b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current mode for the SPI (controller/peripheral)  <a href="group___s_p_i.html#ga6004442fbd29c2ed4cb07a7ad16e140b">More...</a><br /></td></tr>
<tr class="separator:ga6004442fbd29c2ed4cb07a7ad16e140b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eef87b89f47d4bfa2b110ee2232fc7a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga2eef87b89f47d4bfa2b110ee2232fc7a">DL_SPI_setBitOrder</a> (SPI_Regs *spi, <a class="el" href="group___s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">DL_SPI_BIT_ORDER</a> bitOrder)</td></tr>
<tr class="memdesc:ga2eef87b89f47d4bfa2b110ee2232fc7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the bit order used for transfers.  <a href="group___s_p_i.html#ga2eef87b89f47d4bfa2b110ee2232fc7a">More...</a><br /></td></tr>
<tr class="separator:ga2eef87b89f47d4bfa2b110ee2232fc7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace909483aab21f028a68e76f11b03a04"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">DL_SPI_BIT_ORDER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gace909483aab21f028a68e76f11b03a04">DL_SPI_getBitOrder</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:gace909483aab21f028a68e76f11b03a04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current bit order used for transfers.  <a href="group___s_p_i.html#gace909483aab21f028a68e76f11b03a04">More...</a><br /></td></tr>
<tr class="separator:gace909483aab21f028a68e76f11b03a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f58fa6481f1096caf19b5bde02a721"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga95f58fa6481f1096caf19b5bde02a721">DL_SPI_enableLoopbackMode</a> (SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga95f58fa6481f1096caf19b5bde02a721"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables loopback mode.  <a href="group___s_p_i.html#ga95f58fa6481f1096caf19b5bde02a721">More...</a><br /></td></tr>
<tr class="separator:ga95f58fa6481f1096caf19b5bde02a721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fea93168e5ed13fdbfcbb2fdc5eaf29"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga1fea93168e5ed13fdbfcbb2fdc5eaf29">DL_SPI_disableLoopbackMode</a> (SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga1fea93168e5ed13fdbfcbb2fdc5eaf29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables loopback mode.  <a href="group___s_p_i.html#ga1fea93168e5ed13fdbfcbb2fdc5eaf29">More...</a><br /></td></tr>
<tr class="separator:ga1fea93168e5ed13fdbfcbb2fdc5eaf29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ba6608163cf3db3f01ef92acfc605e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gad1ba6608163cf3db3f01ef92acfc605e">DL_SPI_isLoopbackModeEnabled</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:gad1ba6608163cf3db3f01ef92acfc605e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the loopback mode is enabled.  <a href="group___s_p_i.html#gad1ba6608163cf3db3f01ef92acfc605e">More...</a><br /></td></tr>
<tr class="separator:gad1ba6608163cf3db3f01ef92acfc605e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab702c162ca66cbe0fb435f42c4e45bed"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gab702c162ca66cbe0fb435f42c4e45bed">DL_SPI_setRepeatTransmit</a> (SPI_Regs *spi, uint32_t numRepeats)</td></tr>
<tr class="memdesc:gab702c162ca66cbe0fb435f42c4e45bed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set counter for repeated transmit.  <a href="group___s_p_i.html#gab702c162ca66cbe0fb435f42c4e45bed">More...</a><br /></td></tr>
<tr class="separator:gab702c162ca66cbe0fb435f42c4e45bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28a91c75a55dbfdc5b67c82fd14f51ec"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga28a91c75a55dbfdc5b67c82fd14f51ec">DL_SPI_getRepeatTransmit</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga28a91c75a55dbfdc5b67c82fd14f51ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get counter for repeated transmit.  <a href="group___s_p_i.html#ga28a91c75a55dbfdc5b67c82fd14f51ec">More...</a><br /></td></tr>
<tr class="separator:ga28a91c75a55dbfdc5b67c82fd14f51ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95013d33706c0f408ea5059cfcdbdd6e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga95013d33706c0f408ea5059cfcdbdd6e">DL_SPI_enablePeripheralAlignDataOnChipSelect</a> (SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga95013d33706c0f408ea5059cfcdbdd6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables data alignment on chip select for peripherals.  <a href="group___s_p_i.html#ga95013d33706c0f408ea5059cfcdbdd6e">More...</a><br /></td></tr>
<tr class="separator:ga95013d33706c0f408ea5059cfcdbdd6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada4a4222d9d346236330744ce648be80"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gada4a4222d9d346236330744ce648be80">DL_SPI_disablePeripheralAlignDataOnChipSelect</a> (SPI_Regs *spi)</td></tr>
<tr class="memdesc:gada4a4222d9d346236330744ce648be80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables data alignment on chip select for peripherals.  <a href="group___s_p_i.html#gada4a4222d9d346236330744ce648be80">More...</a><br /></td></tr>
<tr class="separator:gada4a4222d9d346236330744ce648be80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6427aead1f56189686c9b3fc295624bf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga6427aead1f56189686c9b3fc295624bf">DL_SPI_isPeripheralAlignDataOnChipSelectEnabled</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga6427aead1f56189686c9b3fc295624bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if data alignment on chip select for peripherals is enabled.  <a href="group___s_p_i.html#ga6427aead1f56189686c9b3fc295624bf">More...</a><br /></td></tr>
<tr class="separator:ga6427aead1f56189686c9b3fc295624bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c1d31aeb86e180b4d617956b2b90b6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gad1c1d31aeb86e180b4d617956b2b90b6">DL_SPI_enablePacking</a> (SPI_Regs *spi)</td></tr>
<tr class="memdesc:gad1c1d31aeb86e180b4d617956b2b90b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables packing feature.  <a href="group___s_p_i.html#gad1c1d31aeb86e180b4d617956b2b90b6">More...</a><br /></td></tr>
<tr class="separator:gad1c1d31aeb86e180b4d617956b2b90b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe32a2370e84eb7db0673e2affd338aa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gafe32a2370e84eb7db0673e2affd338aa">DL_SPI_disablePacking</a> (SPI_Regs *spi)</td></tr>
<tr class="memdesc:gafe32a2370e84eb7db0673e2affd338aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables packing feature.  <a href="group___s_p_i.html#gafe32a2370e84eb7db0673e2affd338aa">More...</a><br /></td></tr>
<tr class="separator:gafe32a2370e84eb7db0673e2affd338aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a5a5107f72c4dc7788d0750f4b0c169"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga0a5a5107f72c4dc7788d0750f4b0c169">DL_SPI_isPackingEnabled</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga0a5a5107f72c4dc7788d0750f4b0c169"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if packing feature is enabled.  <a href="group___s_p_i.html#ga0a5a5107f72c4dc7788d0750f4b0c169">More...</a><br /></td></tr>
<tr class="separator:ga0a5a5107f72c4dc7788d0750f4b0c169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49d8de0e6e9fe919c8879e9ec8256359"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga49d8de0e6e9fe919c8879e9ec8256359">DL_SPI_setChipSelect</a> (SPI_Regs *spi, <a class="el" href="group___s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">DL_SPI_CHIP_SELECT</a> chipSelect)</td></tr>
<tr class="memdesc:ga49d8de0e6e9fe919c8879e9ec8256359"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set chip select used for controller or peripheral mode.  <a href="group___s_p_i.html#ga49d8de0e6e9fe919c8879e9ec8256359">More...</a><br /></td></tr>
<tr class="separator:ga49d8de0e6e9fe919c8879e9ec8256359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffadbc18dce16e01845061cec9539998"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">DL_SPI_CHIP_SELECT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaffadbc18dce16e01845061cec9539998">DL_SPI_getChipSelect</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:gaffadbc18dce16e01845061cec9539998"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get chip select used for controller or peripheral mode.  <a href="group___s_p_i.html#gaffadbc18dce16e01845061cec9539998">More...</a><br /></td></tr>
<tr class="separator:gaffadbc18dce16e01845061cec9539998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d77b7c9ab09a76d23b905e014b483ab"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga6d77b7c9ab09a76d23b905e014b483ab">DL_SPI_setPeripheralReceiveTimeout</a> (SPI_Regs *spi, uint32_t timeout)</td></tr>
<tr class="memdesc:ga6d77b7c9ab09a76d23b905e014b483ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set peripheral receive timeout.  <a href="group___s_p_i.html#ga6d77b7c9ab09a76d23b905e014b483ab">More...</a><br /></td></tr>
<tr class="separator:ga6d77b7c9ab09a76d23b905e014b483ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8110072434861d79f3b125c14b97327"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gab8110072434861d79f3b125c14b97327">DL_SPI_getPeripheralReceiveTimeout</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:gab8110072434861d79f3b125c14b97327"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get peripheral receive timeout.  <a href="group___s_p_i.html#gab8110072434861d79f3b125c14b97327">More...</a><br /></td></tr>
<tr class="separator:gab8110072434861d79f3b125c14b97327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80b3037d10bf86943a061938fe71af66"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga80b3037d10bf86943a061938fe71af66">DL_SPI_setControllerCommandDataModeConfig</a> (SPI_Regs *spi, uint32_t config)</td></tr>
<tr class="memdesc:ga80b3037d10bf86943a061938fe71af66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the command/data mode.  <a href="group___s_p_i.html#ga80b3037d10bf86943a061938fe71af66">More...</a><br /></td></tr>
<tr class="separator:ga80b3037d10bf86943a061938fe71af66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff81d2cfa6dbfaf0df1c002f793f204a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaff81d2cfa6dbfaf0df1c002f793f204a">DL_SPI_getControllerCommandDataModeConfig</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:gaff81d2cfa6dbfaf0df1c002f793f204a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the command/data mode configuration.  <a href="group___s_p_i.html#gaff81d2cfa6dbfaf0df1c002f793f204a">More...</a><br /></td></tr>
<tr class="separator:gaff81d2cfa6dbfaf0df1c002f793f204a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga755438cfca0ea7692c0828b107b8d72a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga755438cfca0ea7692c0828b107b8d72a">DL_SPI_enableControllerCommandDataMode</a> (SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga755438cfca0ea7692c0828b107b8d72a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables command/data mode.  <a href="group___s_p_i.html#ga755438cfca0ea7692c0828b107b8d72a">More...</a><br /></td></tr>
<tr class="separator:ga755438cfca0ea7692c0828b107b8d72a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c8385ae7f94401e02abb79d198c4ced"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga2c8385ae7f94401e02abb79d198c4ced">DL_SPI_disableControllerCommandDataMode</a> (SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga2c8385ae7f94401e02abb79d198c4ced"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables command/data mode.  <a href="group___s_p_i.html#ga2c8385ae7f94401e02abb79d198c4ced">More...</a><br /></td></tr>
<tr class="separator:ga2c8385ae7f94401e02abb79d198c4ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga936e03e47bb826f48cde00b2490cb0df"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga936e03e47bb826f48cde00b2490cb0df">DL_SPI_isControllerCommandDataModeEnabled</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga936e03e47bb826f48cde00b2490cb0df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if command/data mode is enabled.  <a href="group___s_p_i.html#ga936e03e47bb826f48cde00b2490cb0df">More...</a><br /></td></tr>
<tr class="separator:ga936e03e47bb826f48cde00b2490cb0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeab493584934784e399b486d8d706d6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gadeab493584934784e399b486d8d706d6">DL_SPI_enablePeripheralDataOutput</a> (SPI_Regs *spi)</td></tr>
<tr class="memdesc:gadeab493584934784e399b486d8d706d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables peripheral data output.  <a href="group___s_p_i.html#gadeab493584934784e399b486d8d706d6">More...</a><br /></td></tr>
<tr class="separator:gadeab493584934784e399b486d8d706d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477925103d4cf5e813b3dd322a94e491"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga477925103d4cf5e813b3dd322a94e491">DL_SPI_disablePeripheralDataOutput</a> (SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga477925103d4cf5e813b3dd322a94e491"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables peripheral data output.  <a href="group___s_p_i.html#ga477925103d4cf5e813b3dd322a94e491">More...</a><br /></td></tr>
<tr class="separator:ga477925103d4cf5e813b3dd322a94e491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6acfb31a26f9d040539205f7e5a5506"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gad6acfb31a26f9d040539205f7e5a5506">DL_SPI_isPeripheralDataOutputEnabled</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:gad6acfb31a26f9d040539205f7e5a5506"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if peripheral data output is enabled.  <a href="group___s_p_i.html#gad6acfb31a26f9d040539205f7e5a5506">More...</a><br /></td></tr>
<tr class="separator:gad6acfb31a26f9d040539205f7e5a5506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69517779fd6a6dc63b7035a382afe938"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga69517779fd6a6dc63b7035a382afe938">DL_SPI_setDelayedSampling</a> (SPI_Regs *spi, uint32_t delay)</td></tr>
<tr class="memdesc:ga69517779fd6a6dc63b7035a382afe938"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the delay sampling.  <a href="group___s_p_i.html#ga69517779fd6a6dc63b7035a382afe938">More...</a><br /></td></tr>
<tr class="separator:ga69517779fd6a6dc63b7035a382afe938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0131073cd9e16115e96f091371d3399c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga0131073cd9e16115e96f091371d3399c">DL_SPI_getDelayedSampling</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga0131073cd9e16115e96f091371d3399c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the delay sampling.  <a href="group___s_p_i.html#ga0131073cd9e16115e96f091371d3399c">More...</a><br /></td></tr>
<tr class="separator:ga0131073cd9e16115e96f091371d3399c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga964944349d443791436c86969f5dd490"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga964944349d443791436c86969f5dd490">DL_SPI_setFIFOThreshold</a> (SPI_Regs *spi, <a class="el" href="group___s_p_i.html#gad62dc10499a7ad2a0285128125f75b51">DL_SPI_RX_FIFO_LEVEL</a> rxThreshold, <a class="el" href="group___s_p_i.html#ga15208bcdee85c9fdd007a85e761a4843">DL_SPI_TX_FIFO_LEVEL</a> txThreshold)</td></tr>
<tr class="memdesc:ga964944349d443791436c86969f5dd490"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the RX and TX FIFO interrupt threshold level.  <a href="group___s_p_i.html#ga964944349d443791436c86969f5dd490">More...</a><br /></td></tr>
<tr class="separator:ga964944349d443791436c86969f5dd490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a261d22530dd8159a4127225cb11f9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___s_p_i.html#ga15208bcdee85c9fdd007a85e761a4843">DL_SPI_TX_FIFO_LEVEL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gad7a261d22530dd8159a4127225cb11f9">DL_SPI_getTXFIFOThreshold</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:gad7a261d22530dd8159a4127225cb11f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the TX FIFO interrupt threshold level.  <a href="group___s_p_i.html#gad7a261d22530dd8159a4127225cb11f9">More...</a><br /></td></tr>
<tr class="separator:gad7a261d22530dd8159a4127225cb11f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c0965ede169729e0671efefc86039b4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___s_p_i.html#gad62dc10499a7ad2a0285128125f75b51">DL_SPI_RX_FIFO_LEVEL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga5c0965ede169729e0671efefc86039b4">DL_SPI_getRXFIFOThreshold</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga5c0965ede169729e0671efefc86039b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the RX FIFO interrupt threshold level.  <a href="group___s_p_i.html#ga5c0965ede169729e0671efefc86039b4">More...</a><br /></td></tr>
<tr class="separator:ga5c0965ede169729e0671efefc86039b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c4a02c29afd23921de3499f67fac64e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga3c4a02c29afd23921de3499f67fac64e">DL_SPI_setBitRateSerialClockDivider</a> (SPI_Regs *spi, uint32_t SCR)</td></tr>
<tr class="memdesc:ga3c4a02c29afd23921de3499f67fac64e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI bit rate serial clock divider (SCR)  <a href="group___s_p_i.html#ga3c4a02c29afd23921de3499f67fac64e">More...</a><br /></td></tr>
<tr class="separator:ga3c4a02c29afd23921de3499f67fac64e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ae83a4e6b86488a627f86cb42e881c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gae0ae83a4e6b86488a627f86cb42e881c">DL_SPI_getBitRateSerialClockDivider</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:gae0ae83a4e6b86488a627f86cb42e881c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the SPI bit rate serial clock divider (SCR)  <a href="group___s_p_i.html#gae0ae83a4e6b86488a627f86cb42e881c">More...</a><br /></td></tr>
<tr class="separator:gae0ae83a4e6b86488a627f86cb42e881c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1db81249e51e1d7d083b1f08ac3c74f8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga1db81249e51e1d7d083b1f08ac3c74f8">DL_SPI_transmitData8</a> (SPI_Regs *spi, uint8_t data)</td></tr>
<tr class="memdesc:ga1db81249e51e1d7d083b1f08ac3c74f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes 8-bit data into the TX FIFO for transmit.  <a href="group___s_p_i.html#ga1db81249e51e1d7d083b1f08ac3c74f8">More...</a><br /></td></tr>
<tr class="separator:ga1db81249e51e1d7d083b1f08ac3c74f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd62074cdf1d5c54262a99c20b233421"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gadd62074cdf1d5c54262a99c20b233421">DL_SPI_transmitData16</a> (SPI_Regs *spi, uint16_t data)</td></tr>
<tr class="memdesc:gadd62074cdf1d5c54262a99c20b233421"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes 16-bit data into the TX FIFO for transmit.  <a href="group___s_p_i.html#gadd62074cdf1d5c54262a99c20b233421">More...</a><br /></td></tr>
<tr class="separator:gadd62074cdf1d5c54262a99c20b233421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8f2bccfe6a5d794262a9b6820c8275"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaea8f2bccfe6a5d794262a9b6820c8275">DL_SPI_transmitData32</a> (SPI_Regs *spi, uint32_t data)</td></tr>
<tr class="memdesc:gaea8f2bccfe6a5d794262a9b6820c8275"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes 32-bit data into the TX FIFO for transmit.  <a href="group___s_p_i.html#gaea8f2bccfe6a5d794262a9b6820c8275">More...</a><br /></td></tr>
<tr class="separator:gaea8f2bccfe6a5d794262a9b6820c8275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4567c4c2551bafbfc9b4646e8522631f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga4567c4c2551bafbfc9b4646e8522631f">DL_SPI_receiveData8</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga4567c4c2551bafbfc9b4646e8522631f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads 8-bit data from the RX FIFO.  <a href="group___s_p_i.html#ga4567c4c2551bafbfc9b4646e8522631f">More...</a><br /></td></tr>
<tr class="separator:ga4567c4c2551bafbfc9b4646e8522631f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac94abca28d5be6a6e8ef3587012b6071"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gac94abca28d5be6a6e8ef3587012b6071">DL_SPI_receiveData16</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:gac94abca28d5be6a6e8ef3587012b6071"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads 16-bit data from the RX FIFO.  <a href="group___s_p_i.html#gac94abca28d5be6a6e8ef3587012b6071">More...</a><br /></td></tr>
<tr class="separator:gac94abca28d5be6a6e8ef3587012b6071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717ecfe8b54b8135b448419d25659d01"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga717ecfe8b54b8135b448419d25659d01">DL_SPI_receiveData32</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga717ecfe8b54b8135b448419d25659d01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads 32-bit data from the RX FIFO.  <a href="group___s_p_i.html#ga717ecfe8b54b8135b448419d25659d01">More...</a><br /></td></tr>
<tr class="separator:ga717ecfe8b54b8135b448419d25659d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a86c2fb7c36d466076b497af09b18e5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga0a86c2fb7c36d466076b497af09b18e5">DL_SPI_enableInterrupt</a> (SPI_Regs *spi, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga0a86c2fb7c36d466076b497af09b18e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SPI interrupts.  <a href="group___s_p_i.html#ga0a86c2fb7c36d466076b497af09b18e5">More...</a><br /></td></tr>
<tr class="separator:ga0a86c2fb7c36d466076b497af09b18e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65638f5a3719afe2856ba0da9a2921ba"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga65638f5a3719afe2856ba0da9a2921ba">DL_SPI_disableInterrupt</a> (SPI_Regs *spi, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga65638f5a3719afe2856ba0da9a2921ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI interrupts.  <a href="group___s_p_i.html#ga65638f5a3719afe2856ba0da9a2921ba">More...</a><br /></td></tr>
<tr class="separator:ga65638f5a3719afe2856ba0da9a2921ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970ffa57f3c30c27b6219db984ae4dd8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga970ffa57f3c30c27b6219db984ae4dd8">DL_SPI_getEnabledInterrupts</a> (const SPI_Regs *spi, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga970ffa57f3c30c27b6219db984ae4dd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check which SPI interrupts are enabled.  <a href="group___s_p_i.html#ga970ffa57f3c30c27b6219db984ae4dd8">More...</a><br /></td></tr>
<tr class="separator:ga970ffa57f3c30c27b6219db984ae4dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe8d63c06cb83e51b8f0859cbeca8fd8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gabe8d63c06cb83e51b8f0859cbeca8fd8">DL_SPI_getEnabledInterruptStatus</a> (const SPI_Regs *spi, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gabe8d63c06cb83e51b8f0859cbeca8fd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of enabled SPI interrupts.  <a href="group___s_p_i.html#gabe8d63c06cb83e51b8f0859cbeca8fd8">More...</a><br /></td></tr>
<tr class="separator:gabe8d63c06cb83e51b8f0859cbeca8fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfa0c97668147c1537616b25d041543e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gadfa0c97668147c1537616b25d041543e">DL_SPI_getRawInterruptStatus</a> (const SPI_Regs *spi, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gadfa0c97668147c1537616b25d041543e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of any SPI interrupt.  <a href="group___s_p_i.html#gadfa0c97668147c1537616b25d041543e">More...</a><br /></td></tr>
<tr class="separator:gadfa0c97668147c1537616b25d041543e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5561e3632fa0de4f0d2637a4a59bfb9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___s_p_i.html#ga2856971e4f44c549983e6358d0fde683">DL_SPI_IIDX</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaa5561e3632fa0de4f0d2637a4a59bfb9">DL_SPI_getPendingInterrupt</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:gaa5561e3632fa0de4f0d2637a4a59bfb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get highest priority pending SPI interrupt.  <a href="group___s_p_i.html#gaa5561e3632fa0de4f0d2637a4a59bfb9">More...</a><br /></td></tr>
<tr class="separator:gaa5561e3632fa0de4f0d2637a4a59bfb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a3adedc52cb49293eb395e3b61a3365"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga3a3adedc52cb49293eb395e3b61a3365">DL_SPI_clearInterruptStatus</a> (SPI_Regs *spi, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga3a3adedc52cb49293eb395e3b61a3365"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear pending SPI interrupts.  <a href="group___s_p_i.html#ga3a3adedc52cb49293eb395e3b61a3365">More...</a><br /></td></tr>
<tr class="separator:ga3a3adedc52cb49293eb395e3b61a3365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a49cffcc93cd7f5f28691656084aa35"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga5a49cffcc93cd7f5f28691656084aa35">DL_SPI_transmitDataBlocking8</a> (SPI_Regs *spi, uint8_t data)</td></tr>
<tr class="memdesc:ga5a49cffcc93cd7f5f28691656084aa35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure transmit is ready before sending data.  <a href="group___s_p_i.html#ga5a49cffcc93cd7f5f28691656084aa35">More...</a><br /></td></tr>
<tr class="separator:ga5a49cffcc93cd7f5f28691656084aa35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6adff0a4426d68ec4460498076edd045"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga6adff0a4426d68ec4460498076edd045">DL_SPI_transmitDataBlocking16</a> (SPI_Regs *spi, uint16_t data)</td></tr>
<tr class="memdesc:ga6adff0a4426d68ec4460498076edd045"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure transmit is ready before sending data.  <a href="group___s_p_i.html#ga6adff0a4426d68ec4460498076edd045">More...</a><br /></td></tr>
<tr class="separator:ga6adff0a4426d68ec4460498076edd045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b8cd4c5a324feeeb75e9ad05576d762"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga9b8cd4c5a324feeeb75e9ad05576d762">DL_SPI_transmitDataBlocking32</a> (SPI_Regs *spi, uint32_t data)</td></tr>
<tr class="memdesc:ga9b8cd4c5a324feeeb75e9ad05576d762"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure transmit is ready before sending data.  <a href="group___s_p_i.html#ga9b8cd4c5a324feeeb75e9ad05576d762">More...</a><br /></td></tr>
<tr class="separator:ga9b8cd4c5a324feeeb75e9ad05576d762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6042d86a27dc1f0ac793a6b14c19d60f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga6042d86a27dc1f0ac793a6b14c19d60f">DL_SPI_receiveDataBlocking8</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga6042d86a27dc1f0ac793a6b14c19d60f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure receive is ready before reading data.  <a href="group___s_p_i.html#ga6042d86a27dc1f0ac793a6b14c19d60f">More...</a><br /></td></tr>
<tr class="separator:ga6042d86a27dc1f0ac793a6b14c19d60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bcdc016db3fa393f09bd17e624856fd"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga4bcdc016db3fa393f09bd17e624856fd">DL_SPI_receiveDataBlocking16</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga4bcdc016db3fa393f09bd17e624856fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure receive is ready before reading data.  <a href="group___s_p_i.html#ga4bcdc016db3fa393f09bd17e624856fd">More...</a><br /></td></tr>
<tr class="separator:ga4bcdc016db3fa393f09bd17e624856fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5a7664cd307273cbcaf9da299b3b91"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga1d5a7664cd307273cbcaf9da299b3b91">DL_SPI_receiveDataBlocking32</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga1d5a7664cd307273cbcaf9da299b3b91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure receive is ready before reading data.  <a href="group___s_p_i.html#ga1d5a7664cd307273cbcaf9da299b3b91">More...</a><br /></td></tr>
<tr class="separator:ga1d5a7664cd307273cbcaf9da299b3b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa747ac1ef89a31a25f59edd36e7434b1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaa747ac1ef89a31a25f59edd36e7434b1">DL_SPI_transmitDataCheck8</a> (SPI_Regs *spi, uint8_t data)</td></tr>
<tr class="memdesc:gaa747ac1ef89a31a25f59edd36e7434b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the TX FIFO before trying to transmit data.  <a href="group___s_p_i.html#gaa747ac1ef89a31a25f59edd36e7434b1">More...</a><br /></td></tr>
<tr class="separator:gaa747ac1ef89a31a25f59edd36e7434b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ccfdddda9f493d31a7886b93fe97ffd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga0ccfdddda9f493d31a7886b93fe97ffd">DL_SPI_transmitDataCheck16</a> (SPI_Regs *spi, uint16_t data)</td></tr>
<tr class="memdesc:ga0ccfdddda9f493d31a7886b93fe97ffd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the TX FIFO before trying to transmit data.  <a href="group___s_p_i.html#ga0ccfdddda9f493d31a7886b93fe97ffd">More...</a><br /></td></tr>
<tr class="separator:ga0ccfdddda9f493d31a7886b93fe97ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49621278af197222784b1d12bea75fc3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga49621278af197222784b1d12bea75fc3">DL_SPI_transmitDataCheck32</a> (SPI_Regs *spi, uint32_t data)</td></tr>
<tr class="memdesc:ga49621278af197222784b1d12bea75fc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the TX FIFO before trying to transmit data.  <a href="group___s_p_i.html#ga49621278af197222784b1d12bea75fc3">More...</a><br /></td></tr>
<tr class="separator:ga49621278af197222784b1d12bea75fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7d1780e6dbf7b1429c4add272accdf"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaed7d1780e6dbf7b1429c4add272accdf">DL_SPI_receiveDataCheck8</a> (const SPI_Regs *spi, uint8_t *buffer)</td></tr>
<tr class="memdesc:gaed7d1780e6dbf7b1429c4add272accdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the RX FIFO before trying to transmit data.  <a href="group___s_p_i.html#gaed7d1780e6dbf7b1429c4add272accdf">More...</a><br /></td></tr>
<tr class="separator:gaed7d1780e6dbf7b1429c4add272accdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf632787409736f5804b74a8e78995100"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaf632787409736f5804b74a8e78995100">DL_SPI_receiveDataCheck16</a> (const SPI_Regs *spi, uint16_t *buffer)</td></tr>
<tr class="memdesc:gaf632787409736f5804b74a8e78995100"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the RX FIFO before trying to transmit data.  <a href="group___s_p_i.html#gaf632787409736f5804b74a8e78995100">More...</a><br /></td></tr>
<tr class="separator:gaf632787409736f5804b74a8e78995100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222c7dffefa2bf155766cd7c84d023f2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga222c7dffefa2bf155766cd7c84d023f2">DL_SPI_receiveDataCheck32</a> (const SPI_Regs *spi, uint32_t *buffer)</td></tr>
<tr class="memdesc:ga222c7dffefa2bf155766cd7c84d023f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the RX FIFO before trying to transmit data.  <a href="group___s_p_i.html#ga222c7dffefa2bf155766cd7c84d023f2">More...</a><br /></td></tr>
<tr class="separator:ga222c7dffefa2bf155766cd7c84d023f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1636bbb8fd41d76c6d9514306477e914"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga1636bbb8fd41d76c6d9514306477e914">DL_SPI_drainRXFIFO8</a> (const SPI_Regs *spi, uint8_t *buffer, uint32_t maxCount)</td></tr>
<tr class="memdesc:ga1636bbb8fd41d76c6d9514306477e914"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read all available data out of the RX FIFO using 8 bit access.  <a href="group___s_p_i.html#ga1636bbb8fd41d76c6d9514306477e914">More...</a><br /></td></tr>
<tr class="separator:ga1636bbb8fd41d76c6d9514306477e914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3476eca47770d35f187b5c04e60b632"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaf3476eca47770d35f187b5c04e60b632">DL_SPI_drainRXFIFO16</a> (const SPI_Regs *spi, uint16_t *buffer, uint32_t maxCount)</td></tr>
<tr class="memdesc:gaf3476eca47770d35f187b5c04e60b632"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read all available data out of the RX FIFO using 16 bit access.  <a href="group___s_p_i.html#gaf3476eca47770d35f187b5c04e60b632">More...</a><br /></td></tr>
<tr class="separator:gaf3476eca47770d35f187b5c04e60b632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5ce50f3a0f751d8cb2f4ed499755e93"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gab5ce50f3a0f751d8cb2f4ed499755e93">DL_SPI_drainRXFIFO32</a> (const SPI_Regs *spi, uint32_t *buffer, uint32_t maxCount)</td></tr>
<tr class="memdesc:gab5ce50f3a0f751d8cb2f4ed499755e93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read all available data out of the RX FIFO using 32 bit access.  <a href="group___s_p_i.html#gab5ce50f3a0f751d8cb2f4ed499755e93">More...</a><br /></td></tr>
<tr class="separator:gab5ce50f3a0f751d8cb2f4ed499755e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad002b7ba9034c365ad8fde923bdf0107"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gad002b7ba9034c365ad8fde923bdf0107">DL_SPI_fillTXFIFO8</a> (SPI_Regs *spi, const uint8_t *buffer, uint32_t count)</td></tr>
<tr class="memdesc:gad002b7ba9034c365ad8fde923bdf0107"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fill the TX FIFO using 8 bit access.  <a href="group___s_p_i.html#gad002b7ba9034c365ad8fde923bdf0107">More...</a><br /></td></tr>
<tr class="separator:gad002b7ba9034c365ad8fde923bdf0107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93e856d5f712743ea02f133d3292c5ea"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga93e856d5f712743ea02f133d3292c5ea">DL_SPI_fillTXFIFO16</a> (SPI_Regs *spi, const uint16_t *buffer, uint32_t count)</td></tr>
<tr class="memdesc:ga93e856d5f712743ea02f133d3292c5ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fill the TX FIFO using 16 bit access.  <a href="group___s_p_i.html#ga93e856d5f712743ea02f133d3292c5ea">More...</a><br /></td></tr>
<tr class="separator:ga93e856d5f712743ea02f133d3292c5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af3ac6f55af2348e02d16d5c67e1b29"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga7af3ac6f55af2348e02d16d5c67e1b29">DL_SPI_fillTXFIFO32</a> (SPI_Regs *spi, const uint32_t *buffer, uint32_t count)</td></tr>
<tr class="memdesc:ga7af3ac6f55af2348e02d16d5c67e1b29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fill the TX FIFO using 32 bit access.  <a href="group___s_p_i.html#ga7af3ac6f55af2348e02d16d5c67e1b29">More...</a><br /></td></tr>
<tr class="separator:ga7af3ac6f55af2348e02d16d5c67e1b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19bfcce992f283ee00bddb23bf50d18a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga19bfcce992f283ee00bddb23bf50d18a">DL_SPI_enableDMAReceiveEvent</a> (SPI_Regs *spi, uint32_t interrupt)</td></tr>
<tr class="memdesc:ga19bfcce992f283ee00bddb23bf50d18a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SPI interrupt for triggering the DMA receive event.  <a href="group___s_p_i.html#ga19bfcce992f283ee00bddb23bf50d18a">More...</a><br /></td></tr>
<tr class="separator:ga19bfcce992f283ee00bddb23bf50d18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03ed3e347e596e8f3a043b8cc807f0ac"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga03ed3e347e596e8f3a043b8cc807f0ac">DL_SPI_enableDMATransmitEvent</a> (SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga03ed3e347e596e8f3a043b8cc807f0ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SPI interrupt for triggering the DMA transmit event.  <a href="group___s_p_i.html#ga03ed3e347e596e8f3a043b8cc807f0ac">More...</a><br /></td></tr>
<tr class="separator:ga03ed3e347e596e8f3a043b8cc807f0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8d6f0b4f8e7d3f68d2e14ca2f04215d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gad8d6f0b4f8e7d3f68d2e14ca2f04215d">DL_SPI_disableDMAReceiveEvent</a> (SPI_Regs *spi, uint32_t interrupt)</td></tr>
<tr class="memdesc:gad8d6f0b4f8e7d3f68d2e14ca2f04215d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables SPI interrupt from triggering the DMA receive event.  <a href="group___s_p_i.html#gad8d6f0b4f8e7d3f68d2e14ca2f04215d">More...</a><br /></td></tr>
<tr class="separator:gad8d6f0b4f8e7d3f68d2e14ca2f04215d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77eb49fb26f889729b483357839ea907"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga77eb49fb26f889729b483357839ea907">DL_SPI_disableDMATransmitEvent</a> (SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga77eb49fb26f889729b483357839ea907"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables SPI interrupt from triggering the DMA transmit event.  <a href="group___s_p_i.html#ga77eb49fb26f889729b483357839ea907">More...</a><br /></td></tr>
<tr class="separator:ga77eb49fb26f889729b483357839ea907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab89a3ffb4daa9ef6b8efb5fdf6f2377d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gab89a3ffb4daa9ef6b8efb5fdf6f2377d">DL_SPI_getEnabledDMAReceiveEvent</a> (const SPI_Regs *spi, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gab89a3ffb4daa9ef6b8efb5fdf6f2377d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check which SPI interrupt for DMA receive events is enabled.  <a href="group___s_p_i.html#gab89a3ffb4daa9ef6b8efb5fdf6f2377d">More...</a><br /></td></tr>
<tr class="separator:gab89a3ffb4daa9ef6b8efb5fdf6f2377d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5d4d2f49631235e03bd43133b31892a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gac5d4d2f49631235e03bd43133b31892a">DL_SPI_getEnabledDMATransmitEvent</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:gac5d4d2f49631235e03bd43133b31892a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if SPI interrupt for DMA transmit event is enabled.  <a href="group___s_p_i.html#gac5d4d2f49631235e03bd43133b31892a">More...</a><br /></td></tr>
<tr class="separator:gac5d4d2f49631235e03bd43133b31892a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c1428ee1b7bbadb399ebc3d04b01a82"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga4c1428ee1b7bbadb399ebc3d04b01a82">DL_SPI_getEnabledDMAReceiveEventStatus</a> (const SPI_Regs *spi, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga4c1428ee1b7bbadb399ebc3d04b01a82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of enabled SPI interrupt for DMA receive event.  <a href="group___s_p_i.html#ga4c1428ee1b7bbadb399ebc3d04b01a82">More...</a><br /></td></tr>
<tr class="separator:ga4c1428ee1b7bbadb399ebc3d04b01a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac76266ff3cef7b9efe539a338ab6763e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gac76266ff3cef7b9efe539a338ab6763e">DL_SPI_getEnabledDMATransmitEventStatus</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:gac76266ff3cef7b9efe539a338ab6763e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of enabled SPI interrupt for DMA transmit event.  <a href="group___s_p_i.html#gac76266ff3cef7b9efe539a338ab6763e">More...</a><br /></td></tr>
<tr class="separator:gac76266ff3cef7b9efe539a338ab6763e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba09f8f4c7f038edd29869306f19176"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga7ba09f8f4c7f038edd29869306f19176">DL_SPI_getRawDMAReceiveEventStatus</a> (const SPI_Regs *spi, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga7ba09f8f4c7f038edd29869306f19176"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of any SPI interrupt for DMA receive event.  <a href="group___s_p_i.html#ga7ba09f8f4c7f038edd29869306f19176">More...</a><br /></td></tr>
<tr class="separator:ga7ba09f8f4c7f038edd29869306f19176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd3c71425a2848f31ed24f325c6e403"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gafcd3c71425a2848f31ed24f325c6e403">DL_SPI_getRawDMATransmitEventStatus</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:gafcd3c71425a2848f31ed24f325c6e403"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of any SPI interrupt for DMA transmit event.  <a href="group___s_p_i.html#gafcd3c71425a2848f31ed24f325c6e403">More...</a><br /></td></tr>
<tr class="separator:gafcd3c71425a2848f31ed24f325c6e403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b2a07f8b6ddc8e504898d6b26ff0aea"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___s_p_i.html#gac662dc4ffc6d7fbd2c8059f9d978f0f6">DL_SPI_DMA_IIDX_RX</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga4b2a07f8b6ddc8e504898d6b26ff0aea">DL_SPI_getPendingDMAReceiveEvent</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga4b2a07f8b6ddc8e504898d6b26ff0aea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get highest priority pending SPI interrupt for DMA receive event.  <a href="group___s_p_i.html#ga4b2a07f8b6ddc8e504898d6b26ff0aea">More...</a><br /></td></tr>
<tr class="separator:ga4b2a07f8b6ddc8e504898d6b26ff0aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96cd4c2386a039ab586535d66972d8d4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___s_p_i.html#ga4edac7e2fad897c33fddb539363eabdd">DL_SPI_DMA_IIDX_TX</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga96cd4c2386a039ab586535d66972d8d4">DL_SPI_getPendingDMATransmitEvent</a> (const SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga96cd4c2386a039ab586535d66972d8d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get highest priority pending SPI interrupt for DMA transmit event.  <a href="group___s_p_i.html#ga96cd4c2386a039ab586535d66972d8d4">More...</a><br /></td></tr>
<tr class="separator:ga96cd4c2386a039ab586535d66972d8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga211e65c5c974b47eb771c0b5949fdd80"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga211e65c5c974b47eb771c0b5949fdd80">DL_SPI_clearDMAReceiveEventStatus</a> (SPI_Regs *spi, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga211e65c5c974b47eb771c0b5949fdd80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear pending SPI interrupts for DMA receive event.  <a href="group___s_p_i.html#ga211e65c5c974b47eb771c0b5949fdd80">More...</a><br /></td></tr>
<tr class="separator:ga211e65c5c974b47eb771c0b5949fdd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc267432eef43cd197ed315bf9d22f4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga1cc267432eef43cd197ed315bf9d22f4">DL_SPI_clearDMATransmitEventStatus</a> (SPI_Regs *spi)</td></tr>
<tr class="memdesc:ga1cc267432eef43cd197ed315bf9d22f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear pending SPI interrupt for DMA transmit event.  <a href="group___s_p_i.html#ga1cc267432eef43cd197ed315bf9d22f4">More...</a><br /></td></tr>
<tr class="separator:ga1cc267432eef43cd197ed315bf9d22f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae172cfc4e1d9695af65d87198d19e89f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gae172cfc4e1d9695af65d87198d19e89f">DL_SPI_saveConfiguration</a> (const SPI_Regs *spi, <a class="el" href="struct_d_l___s_p_i__backup_config.html">DL_SPI_backupConfig</a> *ptr)</td></tr>
<tr class="memdesc:gae172cfc4e1d9695af65d87198d19e89f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Save SPI configuration before entering a power loss state.  <a href="group___s_p_i.html#gae172cfc4e1d9695af65d87198d19e89f">More...</a><br /></td></tr>
<tr class="separator:gae172cfc4e1d9695af65d87198d19e89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6405771e41906765135cf943ef43d03"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gab6405771e41906765135cf943ef43d03">DL_SPI_restoreConfiguration</a> (SPI_Regs *spi, <a class="el" href="struct_d_l___s_p_i__backup_config.html">DL_SPI_backupConfig</a> *ptr)</td></tr>
<tr class="memdesc:gab6405771e41906765135cf943ef43d03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Restore SPI configuration after leaving a power loss state.  <a href="group___s_p_i.html#gab6405771e41906765135cf943ef43d03">More...</a><br /></td></tr>
<tr class="separator:gab6405771e41906765135cf943ef43d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml">© Copyright 1995-2025</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
