[INF:CM0023] Creating log file ../../build/regression/HighLow/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<274> s<273> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<GOOD> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:12>
n<> u<4> t<Port> p<5> l<1:13> el<1:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:12> el<1:14>
n<> u<6> t<Module_nonansi_header> p<7> c<2> l<1:1> el<1:15>
n<> u<7> t<Module_declaration> p<8> c<6> l<1:1> el<2:10>
n<> u<8> t<Description> p<273> c<7> s<272> l<1:1> el<2:10>
n<> u<9> t<Module_keyword> p<13> s<10> l<4:1> el<4:7>
n<top> u<10> t<StringConst> p<13> s<12> l<4:8> el<4:11>
n<> u<11> t<Port> p<12> l<4:13> el<4:13>
n<> u<12> t<List_of_ports> p<13> c<11> l<4:12> el<4:14>
n<> u<13> t<Module_nonansi_header> p<271> c<9> s<40> l<4:1> el<4:15>
n<2> u<14> t<IntConst> p<15> l<6:14> el<6:15>
n<> u<15> t<Primary_literal> p<16> c<14> l<6:14> el<6:15>
n<> u<16> t<Constant_primary> p<17> c<15> l<6:14> el<6:15>
n<> u<17> t<Constant_expression> p<22> c<16> s<21> l<6:14> el<6:15>
n<1> u<18> t<IntConst> p<19> l<6:16> el<6:17>
n<> u<19> t<Primary_literal> p<20> c<18> l<6:16> el<6:17>
n<> u<20> t<Constant_primary> p<21> c<19> l<6:16> el<6:17>
n<> u<21> t<Constant_expression> p<22> c<20> l<6:16> el<6:17>
n<> u<22> t<Constant_range> p<23> c<17> l<6:14> el<6:17>
n<> u<23> t<Packed_dimension> p<24> c<22> l<6:13> el<6:18>
n<> u<24> t<Data_type_or_implicit> p<34> c<23> s<33> l<6:13> el<6:18>
n<a> u<25> t<StringConst> p<32> s<31> l<6:19> el<6:20>
n<10> u<26> t<IntConst> p<27> l<6:23> el<6:25>
n<> u<27> t<Primary_literal> p<28> c<26> l<6:23> el<6:25>
n<> u<28> t<Constant_primary> p<29> c<27> l<6:23> el<6:25>
n<> u<29> t<Constant_expression> p<30> c<28> l<6:23> el<6:25>
n<> u<30> t<Constant_mintypmax_expression> p<31> c<29> l<6:23> el<6:25>
n<> u<31> t<Constant_param_expression> p<32> c<30> l<6:23> el<6:25>
n<> u<32> t<Param_assignment> p<33> c<25> l<6:19> el<6:25>
n<> u<33> t<List_of_param_assignments> p<34> c<32> l<6:19> el<6:25>
n<> u<34> t<Parameter_declaration> p<35> c<24> l<6:3> el<6:25>
n<> u<35> t<Package_or_generate_item_declaration> p<36> c<34> l<6:3> el<6:26>
n<> u<36> t<Module_or_generate_item_declaration> p<37> c<35> l<6:3> el<6:26>
n<> u<37> t<Module_common_item> p<38> c<36> l<6:3> el<6:26>
n<> u<38> t<Module_or_generate_item> p<39> c<37> l<6:3> el<6:26>
n<> u<39> t<Non_port_module_item> p<40> c<38> l<6:3> el<6:26>
n<> u<40> t<Module_item> p<271> c<39> s<63> l<6:3> el<6:26>
n<> u<41> t<Data_type_or_implicit> p<57> s<56> l<7:14> el<7:14>
n<high> u<42> t<StringConst> p<55> s<54> l<7:14> el<7:18>
n<> u<43> t<Dollar_keyword> p<50> s<44> l<7:21> el<7:22>
n<high> u<44> t<StringConst> p<50> s<49> l<7:22> el<7:26>
n<a> u<45> t<StringConst> p<46> l<7:27> el<7:28>
n<> u<46> t<Primary_literal> p<47> c<45> l<7:27> el<7:28>
n<> u<47> t<Primary> p<48> c<46> l<7:27> el<7:28>
n<> u<48> t<Expression> p<49> c<47> l<7:27> el<7:28>
n<> u<49> t<List_of_arguments> p<50> c<48> l<7:27> el<7:28>
n<> u<50> t<Subroutine_call> p<51> c<43> l<7:21> el<7:29>
n<> u<51> t<Constant_primary> p<52> c<50> l<7:21> el<7:29>
n<> u<52> t<Constant_expression> p<53> c<51> l<7:21> el<7:29>
n<> u<53> t<Constant_mintypmax_expression> p<54> c<52> l<7:21> el<7:29>
n<> u<54> t<Constant_param_expression> p<55> c<53> l<7:21> el<7:29>
n<> u<55> t<Param_assignment> p<56> c<42> l<7:14> el<7:29>
n<> u<56> t<List_of_param_assignments> p<57> c<55> l<7:14> el<7:29>
n<> u<57> t<Parameter_declaration> p<58> c<41> l<7:3> el<7:29>
n<> u<58> t<Package_or_generate_item_declaration> p<59> c<57> l<7:3> el<7:30>
n<> u<59> t<Module_or_generate_item_declaration> p<60> c<58> l<7:3> el<7:30>
n<> u<60> t<Module_common_item> p<61> c<59> l<7:3> el<7:30>
n<> u<61> t<Module_or_generate_item> p<62> c<60> l<7:3> el<7:30>
n<> u<62> t<Non_port_module_item> p<63> c<61> l<7:3> el<7:30>
n<> u<63> t<Module_item> p<271> c<62> s<86> l<7:3> el<7:30>
n<> u<64> t<Data_type_or_implicit> p<80> s<79> l<8:14> el<8:14>
n<low> u<65> t<StringConst> p<78> s<77> l<8:14> el<8:17>
n<> u<66> t<Dollar_keyword> p<73> s<67> l<8:20> el<8:21>
n<low> u<67> t<StringConst> p<73> s<72> l<8:21> el<8:24>
n<a> u<68> t<StringConst> p<69> l<8:25> el<8:26>
n<> u<69> t<Primary_literal> p<70> c<68> l<8:25> el<8:26>
n<> u<70> t<Primary> p<71> c<69> l<8:25> el<8:26>
n<> u<71> t<Expression> p<72> c<70> l<8:25> el<8:26>
n<> u<72> t<List_of_arguments> p<73> c<71> l<8:25> el<8:26>
n<> u<73> t<Subroutine_call> p<74> c<66> l<8:20> el<8:27>
n<> u<74> t<Constant_primary> p<75> c<73> l<8:20> el<8:27>
n<> u<75> t<Constant_expression> p<76> c<74> l<8:20> el<8:27>
n<> u<76> t<Constant_mintypmax_expression> p<77> c<75> l<8:20> el<8:27>
n<> u<77> t<Constant_param_expression> p<78> c<76> l<8:20> el<8:27>
n<> u<78> t<Param_assignment> p<79> c<65> l<8:14> el<8:27>
n<> u<79> t<List_of_param_assignments> p<80> c<78> l<8:14> el<8:27>
n<> u<80> t<Parameter_declaration> p<81> c<64> l<8:3> el<8:27>
n<> u<81> t<Package_or_generate_item_declaration> p<82> c<80> l<8:3> el<8:28>
n<> u<82> t<Module_or_generate_item_declaration> p<83> c<81> l<8:3> el<8:28>
n<> u<83> t<Module_common_item> p<84> c<82> l<8:3> el<8:28>
n<> u<84> t<Module_or_generate_item> p<85> c<83> l<8:3> el<8:28>
n<> u<85> t<Non_port_module_item> p<86> c<84> l<8:3> el<8:28>
n<> u<86> t<Module_item> p<271> c<85> s<109> l<8:3> el<8:28>
n<> u<87> t<Data_type_or_implicit> p<103> s<102> l<9:14> el<9:14>
n<left> u<88> t<StringConst> p<101> s<100> l<9:14> el<9:18>
n<> u<89> t<Dollar_keyword> p<96> s<90> l<9:21> el<9:22>
n<left> u<90> t<StringConst> p<96> s<95> l<9:22> el<9:26>
n<a> u<91> t<StringConst> p<92> l<9:27> el<9:28>
n<> u<92> t<Primary_literal> p<93> c<91> l<9:27> el<9:28>
n<> u<93> t<Primary> p<94> c<92> l<9:27> el<9:28>
n<> u<94> t<Expression> p<95> c<93> l<9:27> el<9:28>
n<> u<95> t<List_of_arguments> p<96> c<94> l<9:27> el<9:28>
n<> u<96> t<Subroutine_call> p<97> c<89> l<9:21> el<9:29>
n<> u<97> t<Constant_primary> p<98> c<96> l<9:21> el<9:29>
n<> u<98> t<Constant_expression> p<99> c<97> l<9:21> el<9:29>
n<> u<99> t<Constant_mintypmax_expression> p<100> c<98> l<9:21> el<9:29>
n<> u<100> t<Constant_param_expression> p<101> c<99> l<9:21> el<9:29>
n<> u<101> t<Param_assignment> p<102> c<88> l<9:14> el<9:29>
n<> u<102> t<List_of_param_assignments> p<103> c<101> l<9:14> el<9:29>
n<> u<103> t<Parameter_declaration> p<104> c<87> l<9:3> el<9:29>
n<> u<104> t<Package_or_generate_item_declaration> p<105> c<103> l<9:3> el<9:30>
n<> u<105> t<Module_or_generate_item_declaration> p<106> c<104> l<9:3> el<9:30>
n<> u<106> t<Module_common_item> p<107> c<105> l<9:3> el<9:30>
n<> u<107> t<Module_or_generate_item> p<108> c<106> l<9:3> el<9:30>
n<> u<108> t<Non_port_module_item> p<109> c<107> l<9:3> el<9:30>
n<> u<109> t<Module_item> p<271> c<108> s<132> l<9:3> el<9:30>
n<> u<110> t<Data_type_or_implicit> p<126> s<125> l<10:14> el<10:14>
n<right> u<111> t<StringConst> p<124> s<123> l<10:14> el<10:19>
n<> u<112> t<Dollar_keyword> p<119> s<113> l<10:22> el<10:23>
n<right> u<113> t<StringConst> p<119> s<118> l<10:23> el<10:28>
n<a> u<114> t<StringConst> p<115> l<10:29> el<10:30>
n<> u<115> t<Primary_literal> p<116> c<114> l<10:29> el<10:30>
n<> u<116> t<Primary> p<117> c<115> l<10:29> el<10:30>
n<> u<117> t<Expression> p<118> c<116> l<10:29> el<10:30>
n<> u<118> t<List_of_arguments> p<119> c<117> l<10:29> el<10:30>
n<> u<119> t<Subroutine_call> p<120> c<112> l<10:22> el<10:31>
n<> u<120> t<Constant_primary> p<121> c<119> l<10:22> el<10:31>
n<> u<121> t<Constant_expression> p<122> c<120> l<10:22> el<10:31>
n<> u<122> t<Constant_mintypmax_expression> p<123> c<121> l<10:22> el<10:31>
n<> u<123> t<Constant_param_expression> p<124> c<122> l<10:22> el<10:31>
n<> u<124> t<Param_assignment> p<125> c<111> l<10:14> el<10:31>
n<> u<125> t<List_of_param_assignments> p<126> c<124> l<10:14> el<10:31>
n<> u<126> t<Parameter_declaration> p<127> c<110> l<10:3> el<10:31>
n<> u<127> t<Package_or_generate_item_declaration> p<128> c<126> l<10:3> el<10:32>
n<> u<128> t<Module_or_generate_item_declaration> p<129> c<127> l<10:3> el<10:32>
n<> u<129> t<Module_common_item> p<130> c<128> l<10:3> el<10:32>
n<> u<130> t<Module_or_generate_item> p<131> c<129> l<10:3> el<10:32>
n<> u<131> t<Non_port_module_item> p<132> c<130> l<10:3> el<10:32>
n<> u<132> t<Module_item> p<271> c<131> s<154> l<10:3> el<10:32>
n<ccc> u<133> t<StringConst> p<134> l<12:10> el<12:13>
n<> u<134> t<Ps_or_hierarchical_identifier> p<137> c<133> s<136> l<12:10> el<12:13>
n<> u<135> t<Constant_bit_select> p<136> l<12:14> el<12:14>
n<> u<136> t<Constant_select> p<137> c<135> l<12:14> el<12:14>
n<> u<137> t<Net_lvalue> p<148> c<134> s<147> l<12:10> el<12:13>
n<> u<138> t<Dollar_keyword> p<145> s<139> l<12:16> el<12:17>
n<high> u<139> t<StringConst> p<145> s<144> l<12:17> el<12:21>
n<a> u<140> t<StringConst> p<141> l<12:22> el<12:23>
n<> u<141> t<Primary_literal> p<142> c<140> l<12:22> el<12:23>
n<> u<142> t<Primary> p<143> c<141> l<12:22> el<12:23>
n<> u<143> t<Expression> p<144> c<142> l<12:22> el<12:23>
n<> u<144> t<List_of_arguments> p<145> c<143> l<12:22> el<12:23>
n<> u<145> t<Complex_func_call> p<146> c<138> l<12:16> el<12:24>
n<> u<146> t<Primary> p<147> c<145> l<12:16> el<12:24>
n<> u<147> t<Expression> p<148> c<146> l<12:16> el<12:24>
n<> u<148> t<Net_assignment> p<149> c<137> l<12:10> el<12:24>
n<> u<149> t<List_of_net_assignments> p<150> c<148> l<12:10> el<12:24>
n<> u<150> t<Continuous_assign> p<151> c<149> l<12:3> el<12:25>
n<> u<151> t<Module_common_item> p<152> c<150> l<12:3> el<12:25>
n<> u<152> t<Module_or_generate_item> p<153> c<151> l<12:3> el<12:25>
n<> u<153> t<Non_port_module_item> p<154> c<152> l<12:3> el<12:25>
n<> u<154> t<Module_item> p<271> c<153> s<183> l<12:3> el<12:25>
n<high> u<155> t<StringConst> p<156> l<14:7> el<14:11>
n<> u<156> t<Primary_literal> p<157> c<155> l<14:7> el<14:11>
n<> u<157> t<Constant_primary> p<158> c<156> l<14:7> el<14:11>
n<> u<158> t<Constant_expression> p<164> c<157> s<163> l<14:7> el<14:11>
n<2> u<159> t<IntConst> p<160> l<14:15> el<14:16>
n<> u<160> t<Primary_literal> p<161> c<159> l<14:15> el<14:16>
n<> u<161> t<Constant_primary> p<162> c<160> l<14:15> el<14:16>
n<> u<162> t<Constant_expression> p<164> c<161> l<14:15> el<14:16>
n<> u<163> t<BinOp_Equiv> p<164> s<162> l<14:12> el<14:14>
n<> u<164> t<Constant_expression> p<178> c<158> s<176> l<14:7> el<14:16>
n<GOOD> u<165> t<StringConst> p<171> s<170> l<15:5> el<15:9>
n<good1> u<166> t<StringConst> p<167> l<15:10> el<15:15>
n<> u<167> t<Name_of_instance> p<170> c<166> s<169> l<15:10> el<15:15>
n<> u<168> t<Ordered_port_connection> p<169> l<15:16> el<15:16>
n<> u<169> t<List_of_port_connections> p<170> c<168> l<15:16> el<15:16>
n<> u<170> t<Hierarchical_instance> p<171> c<167> l<15:10> el<15:17>
n<> u<171> t<Module_instantiation> p<172> c<165> l<15:5> el<15:18>
n<> u<172> t<Module_or_generate_item> p<173> c<171> l<15:5> el<15:18>
n<> u<173> t<Generate_item> p<174> c<172> l<15:5> el<15:18>
n<> u<174> t<Generate_block> p<176> c<173> s<175> l<15:5> el<15:18>
n<> u<175> t<End> p<176> l<16:3> el<16:6>
n<> u<176> t<Generate_block> p<178> c<174> l<14:18> el<16:6>
n<> u<177> t<IF> p<178> s<164> l<14:3> el<14:5>
n<> u<178> t<If_generate_construct> p<179> c<177> l<14:3> el<16:6>
n<> u<179> t<Conditional_generate_construct> p<180> c<178> l<14:3> el<16:6>
n<> u<180> t<Module_common_item> p<181> c<179> l<14:3> el<16:6>
n<> u<181> t<Module_or_generate_item> p<182> c<180> l<14:3> el<16:6>
n<> u<182> t<Non_port_module_item> p<183> c<181> l<14:3> el<16:6>
n<> u<183> t<Module_item> p<271> c<182> s<212> l<14:3> el<16:6>
n<low> u<184> t<StringConst> p<185> l<17:7> el<17:10>
n<> u<185> t<Primary_literal> p<186> c<184> l<17:7> el<17:10>
n<> u<186> t<Constant_primary> p<187> c<185> l<17:7> el<17:10>
n<> u<187> t<Constant_expression> p<193> c<186> s<192> l<17:7> el<17:10>
n<1> u<188> t<IntConst> p<189> l<17:14> el<17:15>
n<> u<189> t<Primary_literal> p<190> c<188> l<17:14> el<17:15>
n<> u<190> t<Constant_primary> p<191> c<189> l<17:14> el<17:15>
n<> u<191> t<Constant_expression> p<193> c<190> l<17:14> el<17:15>
n<> u<192> t<BinOp_Equiv> p<193> s<191> l<17:11> el<17:13>
n<> u<193> t<Constant_expression> p<207> c<187> s<205> l<17:7> el<17:15>
n<GOOD> u<194> t<StringConst> p<200> s<199> l<18:5> el<18:9>
n<good2> u<195> t<StringConst> p<196> l<18:10> el<18:15>
n<> u<196> t<Name_of_instance> p<199> c<195> s<198> l<18:10> el<18:15>
n<> u<197> t<Ordered_port_connection> p<198> l<18:16> el<18:16>
n<> u<198> t<List_of_port_connections> p<199> c<197> l<18:16> el<18:16>
n<> u<199> t<Hierarchical_instance> p<200> c<196> l<18:10> el<18:17>
n<> u<200> t<Module_instantiation> p<201> c<194> l<18:5> el<18:18>
n<> u<201> t<Module_or_generate_item> p<202> c<200> l<18:5> el<18:18>
n<> u<202> t<Generate_item> p<203> c<201> l<18:5> el<18:18>
n<> u<203> t<Generate_block> p<205> c<202> s<204> l<18:5> el<18:18>
n<> u<204> t<End> p<205> l<19:3> el<19:6>
n<> u<205> t<Generate_block> p<207> c<203> l<17:17> el<19:6>
n<> u<206> t<IF> p<207> s<193> l<17:3> el<17:5>
n<> u<207> t<If_generate_construct> p<208> c<206> l<17:3> el<19:6>
n<> u<208> t<Conditional_generate_construct> p<209> c<207> l<17:3> el<19:6>
n<> u<209> t<Module_common_item> p<210> c<208> l<17:3> el<19:6>
n<> u<210> t<Module_or_generate_item> p<211> c<209> l<17:3> el<19:6>
n<> u<211> t<Non_port_module_item> p<212> c<210> l<17:3> el<19:6>
n<> u<212> t<Module_item> p<271> c<211> s<241> l<17:3> el<19:6>
n<left> u<213> t<StringConst> p<214> l<20:7> el<20:11>
n<> u<214> t<Primary_literal> p<215> c<213> l<20:7> el<20:11>
n<> u<215> t<Constant_primary> p<216> c<214> l<20:7> el<20:11>
n<> u<216> t<Constant_expression> p<222> c<215> s<221> l<20:7> el<20:11>
n<2> u<217> t<IntConst> p<218> l<20:15> el<20:16>
n<> u<218> t<Primary_literal> p<219> c<217> l<20:15> el<20:16>
n<> u<219> t<Constant_primary> p<220> c<218> l<20:15> el<20:16>
n<> u<220> t<Constant_expression> p<222> c<219> l<20:15> el<20:16>
n<> u<221> t<BinOp_Equiv> p<222> s<220> l<20:12> el<20:14>
n<> u<222> t<Constant_expression> p<236> c<216> s<234> l<20:7> el<20:16>
n<GOOD> u<223> t<StringConst> p<229> s<228> l<21:5> el<21:9>
n<good3> u<224> t<StringConst> p<225> l<21:10> el<21:15>
n<> u<225> t<Name_of_instance> p<228> c<224> s<227> l<21:10> el<21:15>
n<> u<226> t<Ordered_port_connection> p<227> l<21:16> el<21:16>
n<> u<227> t<List_of_port_connections> p<228> c<226> l<21:16> el<21:16>
n<> u<228> t<Hierarchical_instance> p<229> c<225> l<21:10> el<21:17>
n<> u<229> t<Module_instantiation> p<230> c<223> l<21:5> el<21:18>
n<> u<230> t<Module_or_generate_item> p<231> c<229> l<21:5> el<21:18>
n<> u<231> t<Generate_item> p<232> c<230> l<21:5> el<21:18>
n<> u<232> t<Generate_block> p<234> c<231> s<233> l<21:5> el<21:18>
n<> u<233> t<End> p<234> l<22:3> el<22:6>
n<> u<234> t<Generate_block> p<236> c<232> l<20:18> el<22:6>
n<> u<235> t<IF> p<236> s<222> l<20:3> el<20:5>
n<> u<236> t<If_generate_construct> p<237> c<235> l<20:3> el<22:6>
n<> u<237> t<Conditional_generate_construct> p<238> c<236> l<20:3> el<22:6>
n<> u<238> t<Module_common_item> p<239> c<237> l<20:3> el<22:6>
n<> u<239> t<Module_or_generate_item> p<240> c<238> l<20:3> el<22:6>
n<> u<240> t<Non_port_module_item> p<241> c<239> l<20:3> el<22:6>
n<> u<241> t<Module_item> p<271> c<240> s<270> l<20:3> el<22:6>
n<right> u<242> t<StringConst> p<243> l<23:7> el<23:12>
n<> u<243> t<Primary_literal> p<244> c<242> l<23:7> el<23:12>
n<> u<244> t<Constant_primary> p<245> c<243> l<23:7> el<23:12>
n<> u<245> t<Constant_expression> p<251> c<244> s<250> l<23:7> el<23:12>
n<1> u<246> t<IntConst> p<247> l<23:16> el<23:17>
n<> u<247> t<Primary_literal> p<248> c<246> l<23:16> el<23:17>
n<> u<248> t<Constant_primary> p<249> c<247> l<23:16> el<23:17>
n<> u<249> t<Constant_expression> p<251> c<248> l<23:16> el<23:17>
n<> u<250> t<BinOp_Equiv> p<251> s<249> l<23:13> el<23:15>
n<> u<251> t<Constant_expression> p<265> c<245> s<263> l<23:7> el<23:17>
n<GOOD> u<252> t<StringConst> p<258> s<257> l<24:5> el<24:9>
n<good4> u<253> t<StringConst> p<254> l<24:10> el<24:15>
n<> u<254> t<Name_of_instance> p<257> c<253> s<256> l<24:10> el<24:15>
n<> u<255> t<Ordered_port_connection> p<256> l<24:16> el<24:16>
n<> u<256> t<List_of_port_connections> p<257> c<255> l<24:16> el<24:16>
n<> u<257> t<Hierarchical_instance> p<258> c<254> l<24:10> el<24:17>
n<> u<258> t<Module_instantiation> p<259> c<252> l<24:5> el<24:18>
n<> u<259> t<Module_or_generate_item> p<260> c<258> l<24:5> el<24:18>
n<> u<260> t<Generate_item> p<261> c<259> l<24:5> el<24:18>
n<> u<261> t<Generate_block> p<263> c<260> s<262> l<24:5> el<24:18>
n<> u<262> t<End> p<263> l<25:3> el<25:6>
n<> u<263> t<Generate_block> p<265> c<261> l<23:19> el<25:6>
n<> u<264> t<IF> p<265> s<251> l<23:3> el<23:5>
n<> u<265> t<If_generate_construct> p<266> c<264> l<23:3> el<25:6>
n<> u<266> t<Conditional_generate_construct> p<267> c<265> l<23:3> el<25:6>
n<> u<267> t<Module_common_item> p<268> c<266> l<23:3> el<25:6>
n<> u<268> t<Module_or_generate_item> p<269> c<267> l<23:3> el<25:6>
n<> u<269> t<Non_port_module_item> p<270> c<268> l<23:3> el<25:6>
n<> u<270> t<Module_item> p<271> c<269> l<23:3> el<25:6>
n<> u<271> t<Module_declaration> p<272> c<13> l<4:1> el<26:10>
n<> u<272> t<Description> p<273> c<271> l<4:1> el<26:10>
n<> u<273> t<Source_text> p<274> c<8> l<1:1> el<26:10>
n<> u<274> t<Top_level_rule> c<1> l<1:1> el<27:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "GOOD".

[WRN:PA0205] dut.sv:4:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@GOOD".

[INF:CP0303] dut.sv:4:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:14:3: Compile generate block "work@top.genblk1".

[INF:CP0335] dut.sv:17:3: Compile generate block "work@top.genblk2".

[INF:CP0335] dut.sv:20:3: Compile generate block "work@top.genblk3".

[INF:CP0335] dut.sv:23:3: Compile generate block "work@top.genblk4".

[NTE:EL0503] dut.sv:4:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 4.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/HighLow/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/HighLow/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/HighLow/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@GOOD (work@GOOD), file:dut.sv, line:1:1, endln:2:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@GOOD
  |vpiDefName:work@GOOD
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.a), line:6:19, endln:6:20
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |UINT:10
    |vpiTypespec:
    \_int_typespec: , line:6:13, endln:6:18
      |vpiParent:
      \_parameter: (work@top.a), line:6:19, endln:6:20
      |vpiRange:
      \_range: , line:6:13, endln:6:18
        |vpiLeftRange:
        \_constant: , line:6:14, endln:6:15
          |vpiParent:
          \_range: , line:6:13, endln:6:18
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:16, endln:6:17
          |vpiParent:
          \_range: , line:6:13, endln:6:18
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiParameter:
  \_parameter: (work@top.high), line:7:14, endln:7:18
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |vpiName:high
    |vpiFullName:work@top.high
  |vpiParameter:
  \_parameter: (work@top.low), line:8:14, endln:8:17
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |vpiName:low
    |vpiFullName:work@top.low
  |vpiParameter:
  \_parameter: (work@top.left), line:9:14, endln:9:18
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |vpiName:left
    |vpiFullName:work@top.left
  |vpiParameter:
  \_parameter: (work@top.right), line:10:14, endln:10:19
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |vpiName:right
    |vpiFullName:work@top.right
  |vpiParamAssign:
  \_param_assign: , line:6:19, endln:6:25
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |vpiRhs:
    \_constant: , line:6:23, endln:6:25
      |vpiDecompile:10
      |vpiSize:2
      |UINT:10
      |vpiTypespec:
      \_int_typespec: , line:6:13, endln:6:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.a), line:6:19, endln:6:20
  |vpiParamAssign:
  \_param_assign: , line:7:14, endln:7:29
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |vpiRhs:
    \_sys_func_call: ($high), line:7:21, endln:7:29
      |vpiArgument:
      \_ref_obj: (a), line:7:27, endln:7:28
        |vpiParent:
        \_sys_func_call: ($high), line:7:21, endln:7:29
        |vpiName:a
      |vpiName:$high
    |vpiLhs:
    \_parameter: (work@top.high), line:7:14, endln:7:18
  |vpiParamAssign:
  \_param_assign: , line:8:14, endln:8:27
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |vpiRhs:
    \_sys_func_call: ($low), line:8:20, endln:8:27
      |vpiArgument:
      \_ref_obj: (a), line:8:25, endln:8:26
        |vpiParent:
        \_sys_func_call: ($low), line:8:20, endln:8:27
        |vpiName:a
      |vpiName:$low
    |vpiLhs:
    \_parameter: (work@top.low), line:8:14, endln:8:17
  |vpiParamAssign:
  \_param_assign: , line:9:14, endln:9:29
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |vpiRhs:
    \_sys_func_call: ($left), line:9:21, endln:9:29
      |vpiArgument:
      \_ref_obj: (a), line:9:27, endln:9:28
        |vpiParent:
        \_sys_func_call: ($left), line:9:21, endln:9:29
        |vpiName:a
      |vpiName:$left
    |vpiLhs:
    \_parameter: (work@top.left), line:9:14, endln:9:18
  |vpiParamAssign:
  \_param_assign: , line:10:14, endln:10:31
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |vpiRhs:
    \_sys_func_call: ($right), line:10:22, endln:10:31
      |vpiArgument:
      \_ref_obj: (a), line:10:29, endln:10:30
        |vpiParent:
        \_sys_func_call: ($right), line:10:22, endln:10:31
        |vpiName:a
      |vpiName:$right
    |vpiLhs:
    \_parameter: (work@top.right), line:10:14, endln:10:19
  |vpiDefName:work@top
  |vpiContAssign:
  \_cont_assign: , line:12:10, endln:12:24
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |vpiRhs:
    \_sys_func_call: ($high), line:12:16, endln:12:24
      |vpiParent:
      \_cont_assign: , line:12:10, endln:12:24
      |vpiArgument:
      \_ref_obj: (work@top.a), line:12:22, endln:12:23
        |vpiParent:
        \_sys_func_call: ($high), line:12:16, endln:12:24
        |vpiName:a
        |vpiFullName:work@top.a
      |vpiName:$high
    |vpiLhs:
    \_ref_obj: (work@top.ccc), line:12:10, endln:12:13
      |vpiParent:
      \_cont_assign: , line:12:10, endln:12:24
      |vpiName:ccc
      |vpiFullName:work@top.ccc
      |vpiActual:
      \_logic_net: (ccc)
        |vpiName:ccc
        |vpiNetType:1
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.a), line:6:19, endln:6:20
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |UINT:10
    |vpiTypespec:
    \_int_typespec: , line:6:13, endln:6:18
      |vpiParent:
      \_parameter: (work@top.a), line:6:19, endln:6:20
      |vpiRange:
      \_range: , line:6:13, endln:6:18
        |vpiParent:
        \_int_typespec: , line:6:13, endln:6:18
        |vpiLeftRange:
        \_constant: , line:6:14, endln:6:15
          |vpiParent:
          \_range: , line:6:13, endln:6:18
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:16, endln:6:17
          |vpiParent:
          \_range: , line:6:13, endln:6:18
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiParameter:
  \_parameter: (work@top.high), line:7:14, endln:7:18
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |vpiName:high
    |vpiFullName:work@top.high
  |vpiParameter:
  \_parameter: (work@top.low), line:8:14, endln:8:17
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |vpiName:low
    |vpiFullName:work@top.low
  |vpiParameter:
  \_parameter: (work@top.left), line:9:14, endln:9:18
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |vpiName:left
    |vpiFullName:work@top.left
  |vpiParameter:
  \_parameter: (work@top.right), line:10:14, endln:10:19
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |vpiName:right
    |vpiFullName:work@top.right
  |vpiParamAssign:
  \_param_assign: , line:6:19, endln:6:25
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |vpiRhs:
    \_constant: , line:6:23, endln:6:25
      |vpiDecompile:2
      |vpiSize:2
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:6:13, endln:6:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.a), line:6:19, endln:6:20
  |vpiParamAssign:
  \_param_assign: , line:7:14, endln:7:29
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |vpiRhs:
    \_constant: , line:6:14, endln:6:15
      |vpiParent:
      \_range: , line:6:13, endln:6:18
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.high), line:7:14, endln:7:18
  |vpiParamAssign:
  \_param_assign: , line:8:14, endln:8:27
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |vpiRhs:
    \_constant: , line:6:16, endln:6:17
      |vpiParent:
      \_range: , line:6:13, endln:6:18
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.low), line:8:14, endln:8:17
  |vpiParamAssign:
  \_param_assign: , line:9:14, endln:9:29
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |vpiRhs:
    \_constant: , line:6:14, endln:6:15
      |vpiParent:
      \_range: , line:6:13, endln:6:18
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.left), line:9:14, endln:9:18
  |vpiParamAssign:
  \_param_assign: , line:10:14, endln:10:31
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |vpiRhs:
    \_constant: , line:6:16, endln:6:17
      |vpiParent:
      \_range: , line:6:13, endln:6:18
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.right), line:10:14, endln:10:19
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (ccc)
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:12:10, endln:12:24
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |vpiRhs:
    \_sys_func_call: ($high), line:12:16, endln:12:24
      |vpiParent:
      \_cont_assign: , line:12:10, endln:12:24
      |vpiArgument:
      \_ref_obj: (work@top.a), line:12:22, endln:12:23
        |vpiParent:
        \_sys_func_call: ($high), line:12:16, endln:12:24
        |vpiName:a
        |vpiFullName:work@top.a
        |vpiActual:
        \_constant: , line:6:23, endln:6:25
      |vpiName:$high
    |vpiLhs:
    \_ref_obj: (work@top.ccc), line:12:10, endln:12:13
      |vpiParent:
      \_cont_assign: , line:12:10, endln:12:24
      |vpiName:ccc
      |vpiFullName:work@top.ccc
      |vpiActual:
      \_logic_net: (ccc)
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1), line:14:3, endln:16:6
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |vpiName:genblk1
    |vpiFullName:work@top.genblk1
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1), line:14:3, endln:16:6
      |vpiFullName:work@top.genblk1
      |vpiModule:
      \_module: work@GOOD (work@top.genblk1.good1), file:dut.sv, line:15:5, endln:15:18
        |vpiParent:
        \_gen_scope: (work@top.genblk1)
        |vpiName:good1
        |vpiFullName:work@top.genblk1.good1
        |vpiDefName:work@GOOD
        |vpiDefFile:dut.sv
        |vpiDefLineNo:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk2), line:17:3, endln:19:6
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |vpiName:genblk2
    |vpiFullName:work@top.genblk2
    |vpiGenScope:
    \_gen_scope: (work@top.genblk2)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk2), line:17:3, endln:19:6
      |vpiFullName:work@top.genblk2
      |vpiModule:
      \_module: work@GOOD (work@top.genblk2.good2), file:dut.sv, line:18:5, endln:18:18
        |vpiParent:
        \_gen_scope: (work@top.genblk2)
        |vpiName:good2
        |vpiFullName:work@top.genblk2.good2
        |vpiDefName:work@GOOD
        |vpiDefFile:dut.sv
        |vpiDefLineNo:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk3), line:20:3, endln:22:6
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |vpiName:genblk3
    |vpiFullName:work@top.genblk3
    |vpiGenScope:
    \_gen_scope: (work@top.genblk3)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk3), line:20:3, endln:22:6
      |vpiFullName:work@top.genblk3
      |vpiModule:
      \_module: work@GOOD (work@top.genblk3.good3), file:dut.sv, line:21:5, endln:21:18
        |vpiParent:
        \_gen_scope: (work@top.genblk3)
        |vpiName:good3
        |vpiFullName:work@top.genblk3.good3
        |vpiDefName:work@GOOD
        |vpiDefFile:dut.sv
        |vpiDefLineNo:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk4), line:23:3, endln:25:6
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:4:1, endln:26:10
    |vpiName:genblk4
    |vpiFullName:work@top.genblk4
    |vpiGenScope:
    \_gen_scope: (work@top.genblk4)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk4), line:23:3, endln:25:6
      |vpiFullName:work@top.genblk4
      |vpiModule:
      \_module: work@GOOD (work@top.genblk4.good4), file:dut.sv, line:24:5, endln:24:18
        |vpiParent:
        \_gen_scope: (work@top.genblk4)
        |vpiName:good4
        |vpiFullName:work@top.genblk4.good4
        |vpiDefName:work@GOOD
        |vpiDefFile:dut.sv
        |vpiDefLineNo:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/HighLow/dut.sv | ${SURELOG_DIR}/build/regression/HighLow/roundtrip/dut_000.sv | 13 | 26 | 

