I am making a logic analyzer in VHDL
