# Nexys 2 UCF for Timer VHDL Project with `d4`, `d3`, `d2`, `d1` Displays

# Clock Pin
NET "clock" LOC = "P89";  # On-board 100 MHz clock

# Anode control pins (for enabling each display in a multiplexed manner)
NET "an[0]" LOC = "P17";  # Enable anode for d1
NET "an[1]" LOC = "P18";  # Enable anode for d2
NET "an[2]" LOC = "P19";  # Enable anode for d3
NET "an[3]" LOC = "P20";  # Enable anode for d4

# dec_ddp
NET "dec_ddp[0]" LOC = "C17";
NET "dec_ddp[1]" LOC = "H14";
NET "dec_ddp[2]" LOC = "J17";
NET "dec_ddp[3]" LOC = "G14";
NET "dec_ddp[4]" LOC = "D16";
NET "dec_ddp[5]" LOC = "D17";
NET "dec_ddp[6]" LOC = "F18";
NET "dec_ddp[7]" LOC = "L18";

# Timer Control Signals
NET "reset" LOC = "P21";    # Reset button
NET "carga" LOC = "P22";    # Load input (set new time)
NET "conta" LOC = "P23";    # Start/stop counting

# Minute Counter (7-bit input to set minutes count)
NET "chaves[0]" LOC = "P24";  # chaves(0)
NET "chaves[1]" LOC = "P25";  # chaves(1)
NET "chaves[2]" LOC = "P26";  # chaves(2)
NET "chaves[3]" LOC = "P27";  # chaves(3)
NET "chaves[4]" LOC = "P28";  # chaves(4)
NET "chaves[5]" LOC = "P29";  # chaves(5)
NET "chaves[6]" LOC = "P31";  # chaves(6)
