#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7f7981204080 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f79812041f0 .scope module, "ether_tb" "ether_tb" 3 4;
 .timescale -9 -12;
v0x6000012fc6c0_0 .net "axiod", 1 0, v0x6000012fc1b0_0;  1 drivers
v0x6000012fc750_0 .net "axiov", 0 0, v0x6000012fc240_0;  1 drivers
v0x6000012fc7e0_0 .var "clk_in", 0 0;
v0x6000012fc870_0 .var "crsdv", 0 0;
v0x6000012fc900_0 .var "data", 15 0;
v0x6000012fc990_0 .var "destination", 47 0;
v0x6000012fca20_0 .var "fcs", 31 0;
v0x6000012fcab0_0 .var "length", 15 0;
v0x6000012fcb40_0 .var "padding", 351 0;
v0x6000012fcbd0_0 .var "preamble", 55 0;
v0x6000012fcc60_0 .var "rst_in", 0 0;
v0x6000012fccf0_0 .var "rxd", 1 0;
v0x6000012fcd80_0 .var "sfd", 7 0;
v0x6000012fce10_0 .var "source", 47 0;
S_0x7f7981204360 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 64, 3 64 0, S_0x7f79812041f0;
 .timescale -9 -12;
v0x6000012fc000_0 .var/2s "i", 31 0;
S_0x7f79812044d0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 112, 3 112 0, S_0x7f79812041f0;
 .timescale -9 -12;
v0x6000012fc090_0 .var/2s "i", 31 0;
S_0x7f7981204640 .scope module, "uut" "ether" 3 15, 4 4 0, S_0x7f79812041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "crsdv";
    .port_info 3 /INPUT 2 "rxd";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 2 "axiod";
P_0x7f79812047b0 .param/l "FALSECARRIER" 1 4 16, +C4<00000000000000000000000000000011>;
P_0x7f79812047f0 .param/l "IDLE" 1 4 13, +C4<00000000000000000000000000000000>;
P_0x7f7981204830 .param/l "RESET" 1 4 17, +C4<00000000000000000000000000000100>;
P_0x7f7981204870 .param/l "TRANSMIT" 1 4 15, +C4<00000000000000000000000000000010>;
P_0x7f79812048b0 .param/l "VALIDATE" 1 4 14, +C4<00000000000000000000000000000001>;
v0x6000012fc1b0_0 .var "axiod", 1 0;
v0x6000012fc240_0 .var "axiov", 0 0;
v0x6000012fc2d0_0 .net "clk", 0 0, v0x6000012fc7e0_0;  1 drivers
v0x6000012fc360_0 .net "crsdv", 0 0, v0x6000012fc870_0;  1 drivers
v0x6000012fc3f0_0 .var "preamble_count", 4 0;
v0x6000012fc480_0 .net "rst", 0 0, v0x6000012fcc60_0;  1 drivers
v0x6000012fc510_0 .net "rxd", 1 0, v0x6000012fccf0_0;  1 drivers
v0x6000012fc5a0_0 .var "sfd_count", 1 0;
v0x6000012fc630_0 .var "state", 2 0;
E_0x600002ef0120 .event posedge, v0x6000012fc2d0_0;
    .scope S_0x7f7981204640;
T_0 ;
    %wait E_0x600002ef0120;
    %load/vec4 v0x6000012fc480_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000012fc630_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000012fc3f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000012fc5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012fc240_0, 0;
T_0.0 ;
    %load/vec4 v0x6000012fc630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x6000012fc360_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000012fc510_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000012fc630_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x6000012fc3f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000012fc5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012fc240_0, 0;
T_0.8 ;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x6000012fc360_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v0x6000012fc3f0_0;
    %pad/u 32;
    %cmpi/u 28, 0, 32;
    %jmp/0xz  T_0.12, 5;
    %load/vec4 v0x6000012fc510_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_0.14, 4;
    %load/vec4 v0x6000012fc3f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000012fc3f0_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000012fc630_0, 0;
T_0.15 ;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x6000012fc5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000012fc630_0, 0;
    %jmp T_0.21;
T_0.16 ;
    %load/vec4 v0x6000012fc510_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_0.22, 4;
    %load/vec4 v0x6000012fc5a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000012fc5a0_0, 0;
    %jmp T_0.23;
T_0.22 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000012fc630_0, 0;
T_0.23 ;
    %jmp T_0.21;
T_0.17 ;
    %load/vec4 v0x6000012fc510_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_0.24, 4;
    %load/vec4 v0x6000012fc5a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000012fc5a0_0, 0;
    %jmp T_0.25;
T_0.24 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000012fc630_0, 0;
T_0.25 ;
    %jmp T_0.21;
T_0.18 ;
    %load/vec4 v0x6000012fc510_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_0.26, 4;
    %load/vec4 v0x6000012fc5a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000012fc5a0_0, 0;
    %jmp T_0.27;
T_0.26 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000012fc630_0, 0;
T_0.27 ;
    %jmp T_0.21;
T_0.19 ;
    %load/vec4 v0x6000012fc510_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_0.28, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000012fc630_0, 0;
    %jmp T_0.29;
T_0.28 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000012fc630_0, 0;
T_0.29 ;
    %jmp T_0.21;
T_0.21 ;
    %pop/vec4 1;
T_0.13 ;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000012fc630_0, 0;
T_0.11 ;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x6000012fc360_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.30, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012fc240_0, 0;
    %load/vec4 v0x6000012fc510_0;
    %assign/vec4 v0x6000012fc1b0_0, 0;
    %jmp T_0.31;
T_0.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012fc240_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000012fc630_0, 0;
T_0.31 ;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x6000012fc360_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.32, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000012fc3f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000012fc5a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000012fc630_0, 0;
T_0.32 ;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000012fc630_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000012fc3f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000012fc5a0_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f79812041f0;
T_1 ;
    %pushi/vec4 2863311530, 0, 33;
    %concati/vec4 5592405, 0, 23;
    %store/vec4 v0x6000012fcbd0_0, 0, 56;
    %pushi/vec4 234, 0, 8;
    %store/vec4 v0x6000012fcd80_0, 0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 65535, 0, 16;
    %store/vec4 v0x6000012fc990_0, 0, 48;
    %pushi/vec4 4252315656, 0, 32;
    %concati/vec4 49814, 0, 16;
    %store/vec4 v0x6000012fce10_0, 0, 48;
    %pushi/vec4 512, 0, 16;
    %store/vec4 v0x6000012fcab0_0, 0, 16;
    %pushi/vec4 13330, 0, 16;
    %store/vec4 v0x6000012fc900_0, 0, 16;
    %pushi/vec4 0, 0, 352;
    %store/vec4 v0x6000012fcb40_0, 0, 352;
    %pushi/vec4 3810487448, 0, 32;
    %store/vec4 v0x6000012fca20_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x7f79812041f0;
T_2 ;
    %delay 10000, 0;
    %load/vec4 v0x6000012fc7e0_0;
    %nor/r;
    %store/vec4 v0x6000012fc7e0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f79812041f0;
T_3 ;
    %vpi_call/w 3 41 "$dumpfile", "ether.vcd" {0 0 0};
    %vpi_call/w 3 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f79812041f0 {0 0 0};
    %vpi_call/w 3 43 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000012fc7e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000012fcc60_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000012fcc60_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000012fcc60_0, 0, 1;
    %vpi_call/w 3 52 "$display", "1: False carrier event in preamble" {0 0 0};
    %vpi_call/w 3 54 "$display", "2: False carrier event in sfd" {0 0 0};
    %vpi_call/w 3 56 "$display", "3: Loss of media during preamble" {0 0 0};
    %vpi_call/w 3 58 "$display", "4: Loss of media during sfd" {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 3 61 "$display", "5: Good preamble, tiny message" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000012fc870_0, 0, 1;
    %delay 20000, 0;
    %fork t_1, S_0x7f7981204360;
    %jmp t_0;
    .scope S_0x7f7981204360;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000012fc000_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x6000012fc000_0;
    %cmpi/s 288, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x6000012fc000_0;
    %cmpi/s 28, 0, 32;
    %jmp/0xz  T_3.2, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000012fccf0_0, 0, 2;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 28, 0, 32;
    %load/vec4 v0x6000012fc000_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x6000012fc000_0;
    %cmpi/s 32, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x6000012fc000_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 32;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000012fccf0_0, 0, 2;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000012fccf0_0, 0, 2;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x6000012fc000_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x6000012fc000_0;
    %cmpi/s 56, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000012fccf0_0, 0, 2;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 56, 0, 32;
    %load/vec4 v0x6000012fc000_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x6000012fc000_0;
    %cmpi/s 80, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %load/vec4 v0x6000012fce10_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x6000012fccf0_0, 0, 2;
    %load/vec4 v0x6000012fce10_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000012fce10_0;
    %parti/s 46, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000012fce10_0, 0, 48;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 80, 0, 32;
    %load/vec4 v0x6000012fc000_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x6000012fc000_0;
    %cmpi/s 88, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %load/vec4 v0x6000012fc000_0;
    %dup/vec4;
    %pushi/vec4 84, 0, 32;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000012fccf0_0, 0, 2;
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000012fccf0_0, 0, 2;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3.14;
T_3.13 ;
    %pushi/vec4 88, 0, 32;
    %load/vec4 v0x6000012fc000_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x6000012fc000_0;
    %cmpi/s 96, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %load/vec4 v0x6000012fc900_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x6000012fccf0_0, 0, 2;
    %load/vec4 v0x6000012fc900_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000012fc900_0;
    %parti/s 14, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000012fc900_0, 0, 16;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 96, 0, 32;
    %load/vec4 v0x6000012fc000_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x6000012fc000_0;
    %cmpi/s 272, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000012fccf0_0, 0, 2;
    %jmp T_3.21;
T_3.20 ;
    %pushi/vec4 272, 0, 32;
    %load/vec4 v0x6000012fc000_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x6000012fc000_0;
    %cmpi/s 288, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %load/vec4 v0x6000012fca20_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x6000012fccf0_0, 0, 2;
    %load/vec4 v0x6000012fca20_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000012fca20_0;
    %parti/s 30, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000012fca20_0, 0, 32;
T_3.22 ;
T_3.21 ;
T_3.19 ;
T_3.14 ;
T_3.12 ;
T_3.10 ;
T_3.5 ;
T_3.3 ;
    %delay 20000, 0;
    %load/vec4 v0x6000012fc000_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x6000012fc000_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_0x7f79812041f0;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000012fc870_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000012fccf0_0, 0, 2;
    %delay 20000, 0;
    %delay 100000, 0;
    %vpi_call/w 3 107 "$display", "6: 2'b10 in data but no false carrier" {0 0 0};
    %vpi_call/w 3 109 "$display", "7: good preamble, random message" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000012fc870_0, 0, 1;
    %delay 20000, 0;
    %fork t_3, S_0x7f79812044d0;
    %jmp t_2;
    .scope S_0x7f79812044d0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000012fc090_0, 0, 32;
T_3.24 ;
    %load/vec4 v0x6000012fc090_0;
    %cmpi/s 288, 0, 32;
    %jmp/0xz T_3.25, 5;
    %load/vec4 v0x6000012fc090_0;
    %cmpi/s 28, 0, 32;
    %jmp/0xz  T_3.26, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000012fccf0_0, 0, 2;
    %jmp T_3.27;
T_3.26 ;
    %pushi/vec4 28, 0, 32;
    %load/vec4 v0x6000012fc090_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x6000012fc090_0;
    %cmpi/s 32, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.28, 8;
    %load/vec4 v0x6000012fc090_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 32;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000012fccf0_0, 0, 2;
    %jmp T_3.32;
T_3.30 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000012fccf0_0, 0, 2;
    %jmp T_3.32;
T_3.32 ;
    %pop/vec4 1;
    %jmp T_3.29;
T_3.28 ;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x6000012fc090_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x6000012fc090_0;
    %cmpi/s 56, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.33, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000012fccf0_0, 0, 2;
    %jmp T_3.34;
T_3.33 ;
    %pushi/vec4 56, 0, 32;
    %load/vec4 v0x6000012fc090_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x6000012fc090_0;
    %cmpi/s 80, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.35, 8;
    %load/vec4 v0x6000012fce10_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x6000012fccf0_0, 0, 2;
    %load/vec4 v0x6000012fce10_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000012fce10_0;
    %parti/s 46, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000012fce10_0, 0, 48;
    %jmp T_3.36;
T_3.35 ;
    %pushi/vec4 80, 0, 32;
    %load/vec4 v0x6000012fc090_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x6000012fc090_0;
    %cmpi/s 88, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.37, 8;
    %load/vec4 v0x6000012fc090_0;
    %dup/vec4;
    %pushi/vec4 84, 0, 32;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000012fccf0_0, 0, 2;
    %jmp T_3.41;
T_3.39 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000012fccf0_0, 0, 2;
    %jmp T_3.41;
T_3.41 ;
    %pop/vec4 1;
    %jmp T_3.38;
T_3.37 ;
    %pushi/vec4 88, 0, 32;
    %load/vec4 v0x6000012fc090_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x6000012fc090_0;
    %cmpi/s 96, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.42, 8;
    %load/vec4 v0x6000012fc900_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x6000012fccf0_0, 0, 2;
    %load/vec4 v0x6000012fc900_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000012fc900_0;
    %parti/s 14, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000012fc900_0, 0, 16;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 96, 0, 32;
    %load/vec4 v0x6000012fc090_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x6000012fc090_0;
    %cmpi/s 272, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.44, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000012fccf0_0, 0, 2;
    %jmp T_3.45;
T_3.44 ;
    %pushi/vec4 272, 0, 32;
    %load/vec4 v0x6000012fc090_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x6000012fc090_0;
    %cmpi/s 288, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %load/vec4 v0x6000012fca20_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x6000012fccf0_0, 0, 2;
    %load/vec4 v0x6000012fca20_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000012fca20_0;
    %parti/s 30, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000012fca20_0, 0, 32;
T_3.46 ;
T_3.45 ;
T_3.43 ;
T_3.38 ;
T_3.36 ;
T_3.34 ;
T_3.29 ;
T_3.27 ;
    %delay 20000, 0;
    %load/vec4 v0x6000012fc090_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x6000012fc090_0, 0, 32;
    %jmp T_3.24;
T_3.25 ;
    %end;
    .scope S_0x7f79812041f0;
t_2 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000012fc870_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000012fccf0_0, 0, 2;
    %delay 20000, 0;
    %delay 100000, 0;
    %vpi_call/w 3 154 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 155 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/ether_tb.sv";
    "src/ether.sv";
