
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.625066                       # Number of seconds simulated
sim_ticks                                1625066138500                       # Number of ticks simulated
final_tick                               1625066138500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 195287                       # Simulator instruction rate (inst/s)
host_op_rate                                   321585                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              634708133                       # Simulator tick rate (ticks/s)
host_mem_usage                                 834036                       # Number of bytes of host memory used
host_seconds                                  2560.34                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366688                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          114368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       536485184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          536599552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       114368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        114368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534270080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534270080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8382581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8384368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8347970                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8347970                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              70377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          330131292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             330201670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         70377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            70377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       328768207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            328768207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       328768207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             70377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         330131292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            658969876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8384368                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8347970                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8384368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8347970                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              536569024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   30528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534268096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               536599552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534270080                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    477                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        18674                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            524372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            526162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            524307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            523725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            523960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            523727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           523845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           524128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           524101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           524100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           523857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           523850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            521982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            522239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            521739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           521673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           521799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           521914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           521957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           521772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521710                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1625053400500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8384368                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8347970                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8383890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 518762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 520822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 520814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 520816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 520815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 520816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 520813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 520815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 524150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 520813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 520818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 520843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 520813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 520813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 520812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 520812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1415357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    756.584466                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   558.663241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   375.242800                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       198128     14.00%     14.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        55928      3.95%     17.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        61871      4.37%     22.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        56120      3.97%     26.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        43870      3.10%     29.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        70116      4.95%     34.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        42705      3.02%     37.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        54934      3.88%     41.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       831685     58.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1415357                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       520812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.097720                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.057287                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.451285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        520806    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        520812                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       520812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.028699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.026866                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.253604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           514008     98.69%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.00%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5451      1.05%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1346      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        520812                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  88377505000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            245575461250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                41919455000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10541.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29291.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       330.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       328.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    330.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    328.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.22                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7616997                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7699476                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.23                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      97120.52                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5364576000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2927100000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             32705439000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27048757680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         106141049040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         400287832920                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         623906740500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1198381495140                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            737.437990                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1031043406250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   54264340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  539752965000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               5335522920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2911247625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             32688910800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27045887040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         106141049040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         395949912615                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         627711942000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1197784472040                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            737.070599                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1037417644500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   54264340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  533378740500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.numCycles                       3250132277                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366688                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415780                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619254                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208851                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415780                       # number of integer instructions
system.cpu.num_fp_insts                      66619254                       # number of float instructions
system.cpu.num_int_register_reads          1637209921                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871071                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766844                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714234                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984020                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673944                       # number of memory refs
system.cpu.num_load_insts                   157213786                       # Number of load instructions
system.cpu.num_store_insts                  114460158                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3250132277                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678398                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202233      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028809     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213786     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460158     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366688                       # Class of executed instruction
system.cpu.dcache.tags.replacements           8600507                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.968906                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           263073528                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8601019                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.586321                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         354286500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.968906                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999939                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          127                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2181997395                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2181997395                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    156998276                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       156998276                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    106075252                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106075252                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     263073528                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        263073528                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    263073528                       # number of overall hits
system.cpu.dcache.overall_hits::total       263073528                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       216102                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        216102                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8384917                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8384917                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8601019                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8601019                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8601019                       # number of overall misses
system.cpu.dcache.overall_misses::total       8601019                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   9404280500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9404280500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 677046436000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 677046436000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 686450716500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 686450716500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 686450716500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 686450716500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674547                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674547                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674547                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001375                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001375                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.073256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.073256                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031659                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031659                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031659                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031659                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 43517.785583                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43517.785583                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80745.752880                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80745.752880                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 79810.394152                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79810.394152                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 79810.394152                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79810.394152                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      8489411                       # number of writebacks
system.cpu.dcache.writebacks::total           8489411                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       216102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       216102                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8384917                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8384917                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      8601019                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8601019                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      8601019                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8601019                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   9188178500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9188178500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 668661519000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 668661519000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 677849697500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 677849697500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 677849697500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 677849697500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001375                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001375                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.073256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.073256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.031659                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031659                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.031659                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031659                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 42517.785583                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42517.785583                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79745.752880                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79745.752880                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 78810.394152                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78810.394152                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 78810.394152                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78810.394152                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              3956                       # number of replacements
system.cpu.icache.tags.tagsinuse           910.400547                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           675348391                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5271                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          128125.287611                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   910.400547                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.444532                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.444532                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1315                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1315                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.642090                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         675358933                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        675358933                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    675348391                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       675348391                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     675348391                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        675348391                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    675348391                       # number of overall hits
system.cpu.icache.overall_hits::total       675348391                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         5271                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5271                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         5271                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5271                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         5271                       # number of overall misses
system.cpu.icache.overall_misses::total          5271                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    193933500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    193933500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    193933500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    193933500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    193933500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    193933500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353662                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 36792.544109                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36792.544109                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 36792.544109                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36792.544109                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 36792.544109                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36792.544109                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks         3956                       # number of writebacks
system.cpu.icache.writebacks::total              3956                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         5271                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5271                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         5271                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5271                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         5271                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5271                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    188662500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    188662500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    188662500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    188662500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    188662500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    188662500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 35792.544109                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35792.544109                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 35792.544109                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35792.544109                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 35792.544109                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35792.544109                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   8370905                       # number of replacements
system.l2.tags.tagsinuse                 15988.393004                       # Cycle average of tags in use
system.l2.tags.total_refs                      425641                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8387152                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.050749                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10306.069844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         92.751158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       5589.572002                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.629033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.341160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975854                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16247                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          898                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15204                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.991638                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  33982821                       # Number of tag accesses
system.l2.tags.data_accesses                 33982821                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      8489411                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8489411                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3956                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3956                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              87798                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 87798                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            3484                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3484                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         130640                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            130640                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  3484                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                218438                       # number of demand (read+write) hits
system.l2.demand_hits::total                   221922                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 3484                       # number of overall hits
system.l2.overall_hits::cpu.data               218438                       # number of overall hits
system.l2.overall_hits::total                  221922                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8297119                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8297119                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1787                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1787                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        85462                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           85462                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1787                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8382581                       # number of demand (read+write) misses
system.l2.demand_misses::total                8384368                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1787                       # number of overall misses
system.l2.overall_misses::cpu.data            8382581                       # number of overall misses
system.l2.overall_misses::total               8384368                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 655162213000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  655162213000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    144133500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    144133500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   7492292000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7492292000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     144133500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  662654505000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     662798638500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    144133500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 662654505000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    662798638500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      8489411                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8489411                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3956                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3956                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8384917                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8384917                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         5271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       216102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        216102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              5271                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           8601019                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8606290                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             5271                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          8601019                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8606290                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.989529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989529                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.339025                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.339025                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.395471                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.395471                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.339025                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.974603                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.974214                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.339025                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.974603                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.974214                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78962.614975                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78962.614975                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 80656.687185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80656.687185                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 87668.109803                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87668.109803                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 80656.687185                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 79051.369143                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79051.711292                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 80656.687185                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 79051.369143                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79051.711292                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              8347970                       # number of writebacks
system.l2.writebacks::total                   8347970                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         3087                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3087                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      8297119                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8297119                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1787                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1787                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        85462                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        85462                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8382581                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8384368                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8382581                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8384368                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 572191023000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 572191023000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    126263500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    126263500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   6637672000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6637672000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    126263500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 578828695000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 578954958500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    126263500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 578828695000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 578954958500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.989529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.339025                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.339025                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.395471                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.395471                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.339025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.974603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.974214                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.339025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.974603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.974214                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 68962.614975                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68962.614975                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 70656.687185                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70656.687185                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 77668.109803                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77668.109803                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 70656.687185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 69051.369143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69051.711292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 70656.687185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 69051.369143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69051.711292                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              87249                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8347970                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18674                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8297119                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8297119                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         87249                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25135380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25135380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25135380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1070869632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1070869632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1070869632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          16751012                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16751012    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16751012                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50142983000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44123366000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     17210753                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      8604463                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           7348                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         7348                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            221373                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16837381                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3956                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          134030                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8384917                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8384917                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5271                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       216102                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        14498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25802544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              25817042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       590528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1093787520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1094378048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8370905                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         16977195                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000433                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020801                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16969846     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7349      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16977195                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        17098743500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7906500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12901528500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
