static int F_1 ( struct V_1 * V_2 ,\r\nunsigned V_3 , unsigned V_4 )\r\n{\r\nV_5 [ 0 ] . V_6 = V_3 + 0 ;\r\nF_2 ( V_5 ) ;\r\nV_7 [ 2 ] . V_3 = V_3 + V_8 + 1 ;\r\nV_9 . V_10 = V_3 + V_8 + 0 ;\r\nV_11 . V_12 = V_3 + 7 ;\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_3 ( void )\r\n{\r\nF_4 ( & V_13 ,\r\nV_14 | V_15 ,\r\nV_16 ) ;\r\nF_5 ( L_1 , & V_13 ) ;\r\nF_6 ( 3 , 400 , NULL , 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void T_1 F_7 ( void )\r\n{\r\nunsigned char * V_17 = V_18 . V_19 ;\r\nstruct V_20 V_21 ;\r\nint V_22 ;\r\nV_22 = F_8 ( V_23 , V_24 , L_2 ) ;\r\nif ( V_22 < 0 ) {\r\nF_9 ( V_25 L_3 ,\r\nV_23 ) ;\r\nreturn;\r\n}\r\nF_10 ( & V_21 ) ;\r\nV_17 [ 0 ] = 0x02 ;\r\nV_17 [ 1 ] = V_21 . V_26 & 0xff ;\r\nV_17 [ 2 ] = ( V_21 . V_27 & 0xff000000 ) >> 24 ;\r\nV_17 [ 3 ] = ( V_21 . V_27 & 0x00ff0000 ) >> 16 ;\r\nV_17 [ 4 ] = ( V_21 . V_27 & 0x0000ff00 ) >> 8 ;\r\nV_17 [ 5 ] = ( V_21 . V_27 & 0x000000ff ) ;\r\n}\r\nstatic void T_1 F_11 ( void )\r\n{\r\nF_12 ( V_28 , V_29 ) ;\r\nF_13 () ;\r\nF_14 ( V_30 ,\r\nV_30 ) ;\r\nF_7 () ;\r\nF_15 ( V_5 ) ;\r\nF_3 () ;\r\nV_31 [ 2 ] . V_32 = F_16 ( V_23 ) ;\r\nF_17 ( V_33 ,\r\nF_18 ( V_33 ) ) ;\r\nF_19 ( & V_34 ) ;\r\nF_20 ( 2 , V_35 , 0 , NULL ) ;\r\nF_21 ( L_4 , 0 , L_5 ) ;\r\nF_22 ( NULL ) ;\r\nF_23 ( & V_36 ) ;\r\nF_24 ( V_37 ,\r\nF_18 ( V_37 ) , V_38 ,\r\nV_39 , NULL ) ;\r\nF_25 ( L_6 , NULL ) ;\r\nF_26 ( L_7 , V_40 ) ;\r\nF_26 ( L_8 , V_40 ) ;\r\n}
