// Seed: 1605786924
module module_0 (
    output uwire id_0,
    output wand id_1,
    input wand id_2,
    input tri0 id_3,
    input supply1 id_4,
    output wand id_5,
    input wand id_6
    , id_18, id_19,
    input supply0 id_7,
    input tri id_8,
    output tri0 id_9,
    output wire id_10,
    output wor id_11,
    input wor sample,
    input tri1 id_13,
    input tri0 id_14,
    output supply1 id_15,
    output wand module_0
);
  wire id_20;
endmodule
module module_1 (
    output tri  id_0,
    input  wand id_1,
    input  wire id_2
);
  wire id_4;
  module_0(
      id_0,
      id_0,
      id_1,
      id_2,
      id_2,
      id_0,
      id_2,
      id_1,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_1,
      id_0,
      id_0
  );
endmodule
