#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Sep 30 23:36:16 2019
# Process ID: 27302
# Current directory: /home/omar/Drive2/Work/dnnweaver.public/fpga/vivado
# Command line: vivado
# Log file: /home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/vivado.log
# Journal file: /home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/omar/Drive2/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 6113.578 ; gain = 94.238 ; free physical = 371 ; free virtual = 4081
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
WARNING: [Project 1-153] The current project part 'xc7z020clg484-1' does not match with the 'TUL.COM.TW:PYNQ-Z2:PART0:1.0' board part settings. The project part will be reset to 'TUL.COM.TW:PYNQ-Z2:PART0:1.0' board part.
INFO: [Project 1-152] Project part set to zynq (xc7z020clg400-1)
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Mon Sep 30 23:37:38 2019] Launched synth_1...
Run output will be captured here: /home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon Sep 30 23:40:47 2019] Launched impl_1...
Run output will be captured here: /home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.runs/impl_1/runme.log
open_bd_design {/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/zc702.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_1_50M
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <zc702> from BD file </home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/zc702.bd>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
open_bd_design {/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/zc702.bd}
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status 
upgrade_ip [get_ips  {zc702_rst_processing_system7_1_50M_0 zc702_processing_system7_1_0 zc702_processing_system7_1_axi_periph_0}] -log ip_upgrade.log
Upgrading '/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/zc702.bd'
WARNING: [PS7-6] The applied preset does not match with pynq-z2 board preset. You may not get expected settings for pynq-z2 board. The ZC702 preset is designed for ZC702 board.
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
INFO: [IP_Flow 19-3422] Upgraded zc702_processing_system7_1_0 (ZYNQ7 Processing System 5.5) from revision 5 to revision 5
INFO: [IP_Flow 19-3422] Upgraded zc702_processing_system7_1_axi_periph_0 (AXI Interconnect 2.1) from revision 14 to revision 14
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded zc702_rst_processing_system7_1_50M_0 (Processor System Reset 5.0) from revision 11 to revision 11
Wrote  : </home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/zc702.bd> 
Wrote  : </home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ui/bd_d7ce4d0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 6400.594 ; gain = 0.000 ; free physical = 1056 ; free virtual = 4673
export_ip_user_files -of_objects [get_ips {zc702_rst_processing_system7_1_50M_0 zc702_processing_system7_1_0 zc702_processing_system7_1_axi_periph_0}] -no_script -sync -force -quiet
generate_target all [get_files  /home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/zc702.bd]
Wrote  : </home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/zc702.bd> 
Verilog Output written to : /home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/hdl/zc702.v
Verilog Output written to : /home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/hdl/zc702_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_1_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ip/zc702_auto_pc_0/zc702_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_1_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/hw_handoff/zc702.hwh
Generated Block Design Tcl file /home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/hw_handoff/zc702_bd.tcl
Generated Hardware Definition File /home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/hdl/zc702.hwdef
generate_target: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 6485.691 ; gain = 69.312 ; free physical = 1316 ; free virtual = 4963
export_ip_user_files -of_objects [get_files /home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/zc702.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/zc702.bd] -directory /home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.ip_user_files/sim_scripts -ip_user_files_dir /home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.ip_user_files -ipstatic_source_dir /home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.cache/compile_simlib/modelsim} {questa=/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.cache/compile_simlib/questa} {ies=/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.cache/compile_simlib/ies} {vcs=/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.cache/compile_simlib/vcs} {riviera=/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 2
[Mon Sep 30 23:56:16 2019] Launched synth_1...
Run output will be captured here: /home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.runs/synth_1/runme.log
[Mon Sep 30 23:56:16 2019] Launched impl_1...
Run output will be captured here: /home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 490 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/.Xil/Vivado-27302-omareldash-localdomain/dcp5/zynq_wrapper_board.xdc]
Finished Parsing XDC File [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/.Xil/Vivado-27302-omareldash-localdomain/dcp5/zynq_wrapper_board.xdc]
Parsing XDC File [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/.Xil/Vivado-27302-omareldash-localdomain/dcp5/zynq_wrapper_early.xdc]
Finished Parsing XDC File [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/.Xil/Vivado-27302-omareldash-localdomain/dcp5/zynq_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6718.641 ; gain = 9.000 ; free physical = 1006 ; free virtual = 4693
Restored from archive | CPU: 1.020000 secs | Memory: 12.652328 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6718.641 ; gain = 9.000 ; free physical = 1006 ; free virtual = 4693
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 14 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 6883.332 ; gain = 397.602 ; free physical = 918 ; free virtual = 4598
