<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>FreeBusAVR: include/freebus-atmega168.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.2 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<h1>include/freebus-atmega168.h File Reference</h1>  </div>
</div>
<div class="contents">

<p>Hardware specific options for the ATmega168, for board with RF. DO NOT INCLUDE THAT FILE DIRECTLY, include <a class="el" href="fb__hardware_8h.html" title="Hardware specific options which includes the platforms (like ATmega8, ATmega168...)">fb_hardware.h</a> instead.  
<a href="#_details">More...</a></p>
<code>#include &lt;inttypes.h&gt;</code><br/>
<code>#include &lt;avr/io.h&gt;</code><br/>
<code>#include &lt;avr/eeprom.h&gt;</code><br/>
<code>#include &lt;avr/pgmspace.h&gt;</code><br/>
<code>#include &lt;avr/interrupt.h&gt;</code><br/>
<code>#include &lt;avr/wdt.h&gt;</code><br/>
<code>#include &lt;avr/sleep.h&gt;</code><br/>
<code>#include &lt;util/parity.h&gt;</code><br/>
<code>#include &lt;util/delay.h&gt;</code><br/>
<code>#include &lt;string.h&gt;</code><br/>
<!-- startSectionHeader --><div class="dynheader">
Include dependency graph for freebus-atmega168.h:<!-- endSectionHeader --></div>
<!-- startSectionSummary --><!-- endSectionSummary --><!-- startSectionContent --><div class="dyncontent">
<div class="center"><img src="freebus-atmega168_8h__incl.png" border="0" usemap="#include_2freebus-atmega168_8h" alt=""/></div>
<!-- endSectionContent --></div>

<p><a href="freebus-atmega168_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a00447fa6b9ccd6ca94879e396be9aa52">_FREEBUS_ATMEGA168_H</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">is defined if target system is the ATMega168  <a href="#a00447fa6b9ccd6ca94879e396be9aa52"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#aec2b3a28496436abeae774e642880cb1">ENABLE_ALL_INTERRUPTS</a>()&#160;&#160;&#160;sei()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">global interrupt enable  <a href="#aec2b3a28496436abeae774e642880cb1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#afb4bc69b1f4eb2a776d71f1649bacef3">DISABLE_IRQS</a>&#160;&#160;&#160;unsigned char _sreg = SREG; cli();</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable IRQs, save status before doing this.  <a href="#afb4bc69b1f4eb2a776d71f1649bacef3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#acf6ee0fe76483795ece779d95cd17b6a">ENABLE_IRQS</a>&#160;&#160;&#160;{ if(_sreg &amp; 0x80) sei(); }</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable IRQs if they are enabled before DISABLE_IRQS is called.  <a href="#acf6ee0fe76483795ece779d95cd17b6a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a06a8b1381f40ae82a34572569ab83486">CONFIGURE_INT0</a>()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure external INT0 to match falling edge and enable the interrupt.  <a href="#a06a8b1381f40ae82a34572569ab83486"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a86442d04a91688ab51d7f3354e157735">DISABLE_RX_INT</a>()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">disable interrupt INT0  <a href="#a86442d04a91688ab51d7f3354e157735"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#adda77ca346120bfa4af403b6abc26d51">ENABLE_RX_INT</a>()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">clear pending interrupts INT0 and enable interrupt  <a href="#adda77ca346120bfa4af403b6abc26d51"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>INIT_EIB_TIMER</b>(vala, valb)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>START_EIB_TIMER</b>(<a class="el" href="fb__ain10v_8c.html#a3f0c55f449560b03ce0ac43270c26600">value</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STOP_EIB_TIMER</b>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a615dcc2a3101e972cfcfd61878daf96b"></a><!-- doxytag: member="freebus&#45;atmega168.h::SLOW_EIB_TIMER" ref="a615dcc2a3101e972cfcfd61878daf96b" args="()" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SLOW_EIB_TIMER</b>()&#160;&#160;&#160;TCCR0B |=  (1&lt;&lt;CS00);</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2604f84b104627cd0abc31f999561932"></a><!-- doxytag: member="freebus&#45;atmega168.h::NORMAL_EIB_TIMER" ref="a2604f84b104627cd0abc31f999561932" args="()" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NORMAL_EIB_TIMER</b>()&#160;&#160;&#160;TCCR0B &amp;= ~(1&lt;&lt;CS00);</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a3b3c84540df9d42b956d9aed618b0fda">TIMER1_OVERRUN</a>&#160;&#160;&#160;(TIFR1 &amp; (1U&lt;&lt;OCF1A))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Checkcondition for application timer overrun.  <a href="#a3b3c84540df9d42b956d9aed618b0fda"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#ab5c42c0cb0c7311d678f2fae7a95ee44">CLEAR_TIMER1_OVERRUN</a>&#160;&#160;&#160;TIFR1  = (1U&lt;&lt;OCF1A)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear overrun bit set for application timer.  <a href="#ab5c42c0cb0c7311d678f2fae7a95ee44"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#ad94c3d63204594321771283dc7ec861b">RELOAD_APPLICATION_TIMER</a>()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reload the application timer (Timer1) to start from 0.  <a href="#ad94c3d63204594321771283dc7ec861b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a8bbf074c8befabd7bb7f136bc9b788bf">ENABLE_PWM</a>(x)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PWM, PWM pin (PB3) is set by hardware.  <a href="#a8bbf074c8befabd7bb7f136bc9b788bf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a8db8525b7aa6274bccc89dbe20d8f972">DISABLE_PWM</a>()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PWM and set PWM pin to high.  <a href="#a8db8525b7aa6274bccc89dbe20d8f972"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#ab8bb9f2504a7650894d82b6121fd2b97">ENABLE_UART_TX_IRQ</a>()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupt for UART0.  <a href="#ab8bb9f2504a7650894d82b6121fd2b97"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a49b430b8fdf095f482e5459233cb636e">DISABLE_UART_TX_IRQ</a>()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupt for UART0.  <a href="#a49b430b8fdf095f482e5459233cb636e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a20de3f194dc8e4a4dd7583b462a2af9f">UART_SEND_BYTE</a>(tx_char)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Store one byte in UART0 send buffer.  <a href="#a20de3f194dc8e4a4dd7583b462a2af9f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a2b38be97fd3da86e404ddc4fdea79bb7">ENABLE_WATCHDOG</a>(x)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable internal hardware watchdog.  <a href="#a2b38be97fd3da86e404ddc4fdea79bb7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a9cca675cddf83d3ad905213ef9393575">DISABLE_WATCHDOG</a>()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable internal hardware watchdog.  <a href="#a9cca675cddf83d3ad905213ef9393575"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#ac140abd1f471e713e94eb1959a316694">CONFIG_EEPROM</a>()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Execute some EEPROM specific commmands configure eeprom to only write and not delete before, that operation will take 1.8ms.  <a href="#ac140abd1f471e713e94eb1959a316694"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#ae66cebcc81aa5562902071493085f86b">ENABLE_EEPROM_READY_INT</a>()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the EEPROM ready interrupt.  <a href="#ae66cebcc81aa5562902071493085f86b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a1c46c52afd69da2112aaab1269282ef1">DISABLE_EEPROM_READY_INT</a>()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the EEPROM ready interrupt.  <a href="#a1c46c52afd69da2112aaab1269282ef1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#aa094da45d0b35ba685c0053c8e7dd215">SIG_UART_TRANS</a>&#160;&#160;&#160;USART_TX_vect</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">map uart interrupt  <a href="#aa094da45d0b35ba685c0053c8e7dd215"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a76610fb6381b7b7f810a6a541c5503e3">EE_RDY_vect</a>&#160;&#160;&#160;EE_READY_vect</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">map eeprom ready vector  <a href="#a76610fb6381b7b7f810a6a541c5503e3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a15d23fdc9e25ad11d3b3436e01ee4af9">IO1_PORT</a>&#160;&#160;&#160;PORTB</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">output port (byte) of IO1  <a href="#a15d23fdc9e25ad11d3b3436e01ee4af9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a32177d2248595628c9b6b3799ebee8b6">IO1_DDR</a>&#160;&#160;&#160;DDRB</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data direction byte of IO1  <a href="#a32177d2248595628c9b6b3799ebee8b6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a1b5f0bea4dec1eeed02a1585448b5b38">IO1_IN</a>&#160;&#160;&#160;PINB</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">input port (byte) of IO1  <a href="#a1b5f0bea4dec1eeed02a1585448b5b38"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a3306f8f18ba18650f895f593d782ffdd">IO1_PIN</a>&#160;&#160;&#160;PB2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">bit position of IO1  <a href="#a3306f8f18ba18650f895f593d782ffdd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a5b3ffdbcd71febf04376b8039fe554c5">IO2_PORT</a>&#160;&#160;&#160;PORTC</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">output port (byte) of IO2  <a href="#a5b3ffdbcd71febf04376b8039fe554c5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a4c94fc52e0cd90d27bbe27f9bdf8159d">IO2_DDR</a>&#160;&#160;&#160;DDRC</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data direction byte of IO2  <a href="#a4c94fc52e0cd90d27bbe27f9bdf8159d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#aa92c0b0e5cbca6a5484aae172a928f30">IO2_IN</a>&#160;&#160;&#160;PINC</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">input port (byte) of IO2  <a href="#aa92c0b0e5cbca6a5484aae172a928f30"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a87ea608478b081fe852dcc8fa164b538">IO2_PIN</a>&#160;&#160;&#160;PC1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">bit position of IO2  <a href="#a87ea608478b081fe852dcc8fa164b538"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a86e3e5a23f9775ea42377341e0186656">IO3_PORT</a>&#160;&#160;&#160;PORTD</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">output port (byte) of IO3  <a href="#a86e3e5a23f9775ea42377341e0186656"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a42c4f63a6742301c269c98400807945d">IO3_DDR</a>&#160;&#160;&#160;DDRD</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data direction byte of IO3  <a href="#a42c4f63a6742301c269c98400807945d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#ab193e5a09c6667a4ab9a0e0f36c66691">IO3_IN</a>&#160;&#160;&#160;PIND</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">input port (byte) of IO3  <a href="#ab193e5a09c6667a4ab9a0e0f36c66691"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a3f0ad7003dce7636d7e70ffda50e9c63">IO3_PIN</a>&#160;&#160;&#160;PD3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">bit position of IO3  <a href="#a3f0ad7003dce7636d7e70ffda50e9c63"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a44cfdab4dae249b2b9001e8961f9accf">IO4_PORT</a>&#160;&#160;&#160;PORTD</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">output port (byte) of IO4  <a href="#a44cfdab4dae249b2b9001e8961f9accf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a9c340afc53b4c3360c8481b687e5566f">IO4_DDR</a>&#160;&#160;&#160;DDRD</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data direction byte of IO4  <a href="#a9c340afc53b4c3360c8481b687e5566f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#ab54cd52e027987f113a176e954f119f7">IO4_IN</a>&#160;&#160;&#160;PIND</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">input port (byte) of IO4  <a href="#ab54cd52e027987f113a176e954f119f7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#aa2db1aa70cc08034406eb2afeb50bec8">IO4_PIN</a>&#160;&#160;&#160;PD5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">bit position of IO4  <a href="#aa2db1aa70cc08034406eb2afeb50bec8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#acad7bd514e989531566cf85e94d3decd">IO5_PORT</a>&#160;&#160;&#160;PORTD</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">output port (byte) of IO5  <a href="#acad7bd514e989531566cf85e94d3decd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#af75ff28819982efd34769486fb5cb821">IO5_DDR</a>&#160;&#160;&#160;DDRD</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data direction byte of IO5  <a href="#af75ff28819982efd34769486fb5cb821"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a6a7689a8bbb314c46db6eb7b6119e6ca">IO5_IN</a>&#160;&#160;&#160;PIND</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">input port (byte) of IO5  <a href="#a6a7689a8bbb314c46db6eb7b6119e6ca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#aeebdc0d2657ba819d775b99f606200a2">IO5_PIN</a>&#160;&#160;&#160;PD6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">bit position of IO5  <a href="#aeebdc0d2657ba819d775b99f606200a2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a7a44331a082c3f62e59f76287b06b180">IO6_PORT</a>&#160;&#160;&#160;PORTD</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">output port (byte) of IO6  <a href="#a7a44331a082c3f62e59f76287b06b180"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a584a23728b10e824ec8372b1cbb1f681">IO6_DDR</a>&#160;&#160;&#160;DDRD</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data direction byte of IO6  <a href="#a584a23728b10e824ec8372b1cbb1f681"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#ad561bef109e0c57b82bbfc7b749c4228">IO6_IN</a>&#160;&#160;&#160;PIND</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">input port (byte) of IO6  <a href="#ad561bef109e0c57b82bbfc7b749c4228"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a3001fc5259831c108303f0fa0aa10646">IO6_PIN</a>&#160;&#160;&#160;PD7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">bit position of IO6  <a href="#a3001fc5259831c108303f0fa0aa10646"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a93e761834827c22d1f5c5e18a0caf32f">IO7_PORT</a>&#160;&#160;&#160;PORTC</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">output port (byte) of IO7  <a href="#a93e761834827c22d1f5c5e18a0caf32f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a00ef2f8492241afddf1b480942b0583d">IO7_DDR</a>&#160;&#160;&#160;DDRC</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data direction byte of IO7  <a href="#a00ef2f8492241afddf1b480942b0583d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#af7cebfab05cdb7e120ecc6b921cfe4e0">IO7_IN</a>&#160;&#160;&#160;PINC</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">input port (byte) of IO7  <a href="#af7cebfab05cdb7e120ecc6b921cfe4e0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#af3256c778efdec3511e119ebab99674b">IO7_PIN</a>&#160;&#160;&#160;PC2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">bit position of IO7  <a href="#af3256c778efdec3511e119ebab99674b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a3bccc05d5b7f0717ce4e626b7cd22f2a">IO8_PORT</a>&#160;&#160;&#160;PORTC</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">output port (byte) of IO8  <a href="#a3bccc05d5b7f0717ce4e626b7cd22f2a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a6a81f00fa873611597b0ec3bb0966b56">IO8_DDR</a>&#160;&#160;&#160;DDRC</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data direction byte of IO8  <a href="#a6a81f00fa873611597b0ec3bb0966b56"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a8c75d88571b5e7e9d0509042962b45d2">IO8_IN</a>&#160;&#160;&#160;PINC</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">input port (byte) of IO8  <a href="#a8c75d88571b5e7e9d0509042962b45d2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#aaf0a85a3c10a91558ae1f3e46186b9d8">IO8_PIN</a>&#160;&#160;&#160;PC3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">bit position of IO8  <a href="#aaf0a85a3c10a91558ae1f3e46186b9d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a4459092141141443dccc90a3fff94fbf">PROG_PORT</a>&#160;&#160;&#160;PORTB</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">output port (byte) of PROG button  <a href="#a4459092141141443dccc90a3fff94fbf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#af08f963b06ce58883a37343e92584fec">PROG_DDR</a>&#160;&#160;&#160;DDRB</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data direction byte of PROG button  <a href="#af08f963b06ce58883a37343e92584fec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#adea4d4fb4fbe6a760bbbc2b41918602f">PROG_IN</a>&#160;&#160;&#160;PINB</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">input port (byte) of PROG button  <a href="#adea4d4fb4fbe6a760bbbc2b41918602f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a8aaceef1e80ae3b6c312a3748f1eea55">PROG_PIN</a>&#160;&#160;&#160;PB0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">bit position of PROG button  <a href="#a8aaceef1e80ae3b6c312a3748f1eea55"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#ad49dab60c75151f68b336bd7cb332365">CTRL_PORT</a>&#160;&#160;&#160;PORTB</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">output port (byte) of CTRL pin  <a href="#ad49dab60c75151f68b336bd7cb332365"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a7ef0ebc74b513768a8b4ca757bb5b3dd">CTRL_DDR</a>&#160;&#160;&#160;DDRB</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data direction byte of CTRL pin  <a href="#a7ef0ebc74b513768a8b4ca757bb5b3dd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a95dfc13f5bc0238b5137c10b9678f061">CTRL_IN</a>&#160;&#160;&#160;PINB</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">input port (byte) of CTRL pin  <a href="#a95dfc13f5bc0238b5137c10b9678f061"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a1c569ee40e63d3f3448e0a6c491ef8fc">CTRL_PIN</a>&#160;&#160;&#160;PB3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">bit position of CTRL pin  <a href="#a1c569ee40e63d3f3448e0a6c491ef8fc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a45b08cf524b00f2cc02bbdfd6d7f2862">EIBOUT_PORT</a>&#160;&#160;&#160;PORTD</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">output port (byte) of EIB-OUT  <a href="#a45b08cf524b00f2cc02bbdfd6d7f2862"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a31ddc4d939187bdc20ad60edb59677f9">EIBOUT_DDR</a>&#160;&#160;&#160;DDRD</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data direction byte of EIB-OUT  <a href="#a31ddc4d939187bdc20ad60edb59677f9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a6e65f039b3599f0af28ea38cbba5d2ab">EIBOUT_IN</a>&#160;&#160;&#160;PIND</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">input port (byte) of EIB-OUT  <a href="#a6e65f039b3599f0af28ea38cbba5d2ab"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#adca52ad56cd80503ac422a8cf874c470">EIBOUT_PIN</a>&#160;&#160;&#160;PD4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">bit position of EIB-OUT  <a href="#adca52ad56cd80503ac422a8cf874c470"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a99b3eb3b6ca7a2af537984d6e04602d4">EIBIN_PORT</a>&#160;&#160;&#160;PORTD</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">output port (byte) of EIB-IN  <a href="#a99b3eb3b6ca7a2af537984d6e04602d4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#aa50e9922ff2b652ff715747bbad3a3e4">EIBIN_DDR</a>&#160;&#160;&#160;DDRD</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data direction byte of EIB-IN  <a href="#aa50e9922ff2b652ff715747bbad3a3e4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a396f7179671bf8fd53aca4110a74c0b5">EIBIN_IN</a>&#160;&#160;&#160;PIND</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">input port (byte) of EIB-IN  <a href="#a396f7179671bf8fd53aca4110a74c0b5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a9d55062383b6fcc5f13f5ec3e1f3ea44">EIBIN_PIN</a>&#160;&#160;&#160;PD2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">bit position of EIB-IN  <a href="#a9d55062383b6fcc5f13f5ec3e1f3ea44"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a9320b8a862e0f395e8a42f7be36ffa2f">RES1_PORT</a>&#160;&#160;&#160;PORTB</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">output port (byte) of IO1  <a href="#a9320b8a862e0f395e8a42f7be36ffa2f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#abf98bcd3d72bfe8c0d2ddf88e6ab0e7b">RES1_DDR</a>&#160;&#160;&#160;DDRB</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data direction byte of IO1  <a href="#abf98bcd3d72bfe8c0d2ddf88e6ab0e7b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a7fd306f29ff0cf4d6f3f0d2449497af4">RES1_IN</a>&#160;&#160;&#160;PINB</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">input port (byte) of IO1  <a href="#a7fd306f29ff0cf4d6f3f0d2449497af4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a8a31cb27b6cce73640c43bb5440b3fdd">RES1_PIN</a>&#160;&#160;&#160;PB1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">bit position of IO1  <a href="#a8a31cb27b6cce73640c43bb5440b3fdd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#aa12f74703bf32eea7367af3410d88bb5">RES2_PORT</a>&#160;&#160;&#160;PORTC</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">output port (byte) of IO1  <a href="#aa12f74703bf32eea7367af3410d88bb5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a761b37c0c5000b1e3fbbe84051d74496">RES2_DDR</a>&#160;&#160;&#160;DDRC</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data direction byte of IO1  <a href="#a761b37c0c5000b1e3fbbe84051d74496"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a7a69923da10314c2abf4ad2a3a14fa7e">RES2_IN</a>&#160;&#160;&#160;PINC</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">input port (byte) of IO1  <a href="#a7a69923da10314c2abf4ad2a3a14fa7e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a98acf74f59e0df86d6b0a9dae2d97452">RES2_PIN</a>&#160;&#160;&#160;PC0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">bit position of IO1  <a href="#a98acf74f59e0df86d6b0a9dae2d97452"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a66b68bbeb0129571c0a3d90d9697071b">RES3_PORT</a>&#160;&#160;&#160;PORTD</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">output port (byte) of IO1  <a href="#a66b68bbeb0129571c0a3d90d9697071b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a6a766f09834071ae56dbeab8567f3a84">RES3_DDR</a>&#160;&#160;&#160;DDRD</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data direction byte of IO1  <a href="#a6a766f09834071ae56dbeab8567f3a84"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#afbc619d44c3794aee3982b2c08c146af">RES3_IN</a>&#160;&#160;&#160;PIND</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">input port (byte) of IO1  <a href="#afbc619d44c3794aee3982b2c08c146af"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a97d8b8c2bfcd26c03446f71663a86613">RES3_PIN</a>&#160;&#160;&#160;PD0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">bit position of IO1  <a href="#a97d8b8c2bfcd26c03446f71663a86613"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#ab1040909dacc2dcd2ec7a7e9b120b047">RES4_PORT</a>&#160;&#160;&#160;PORTD</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">output port (byte) of IO1  <a href="#ab1040909dacc2dcd2ec7a7e9b120b047"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a1493547116db07a0c993425d2ddf44cb">RES4_DDR</a>&#160;&#160;&#160;DDRD</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data direction byte of IO1  <a href="#a1493547116db07a0c993425d2ddf44cb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a13375b0fa7d1305cfe55e3052c318523">RES4_IN</a>&#160;&#160;&#160;PIND</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">input port (byte) of IO1  <a href="#a13375b0fa7d1305cfe55e3052c318523"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="freebus-atmega168_8h.html#a5851ba81652845990514ff746b5ce945">RES4_PIN</a>&#160;&#160;&#160;PD1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">bit position of IO1  <a href="#a5851ba81652845990514ff746b5ce945"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Hardware specific options for the ATmega168, for board with RF. DO NOT INCLUDE THAT FILE DIRECTLY, include <a class="el" href="fb__hardware_8h.html" title="Hardware specific options which includes the platforms (like ATmega8, ATmega168...)">fb_hardware.h</a> instead. </p>
<p>Hardware specific options for the ATmega168P. DO NOT INCLUDE THAT FILE DIRECTLY, include <a class="el" href="fb__hardware_8h.html" title="Hardware specific options which includes the platforms (like ATmega8, ATmega168...)">fb_hardware.h</a> instead.</p>
<dl class="author"><dt><b>Author:</b></dt><dd>Matthias Fechner, Christian Bode, Dirk Armbrust </dd></dl>
<dl class="date"><dt><b>Date:</b></dt><dd>Mon Jun 2 09:14:22 2008</dd></dl>
<dl class="author"><dt><b>Author:</b></dt><dd>Matthias Fechner, Christian Bode </dd></dl>
<dl class="date"><dt><b>Date:</b></dt><dd>Mon Jun 2 09:14:22 2008 </dd></dl>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="a00447fa6b9ccd6ca94879e396be9aa52"></a><!-- doxytag: member="freebus&#45;atmega168.h::_FREEBUS_ATMEGA168_H" ref="a00447fa6b9ccd6ca94879e396be9aa52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FREEBUS_ATMEGA168_H</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>is defined if target system is the ATMega168 </p>

</div>
</div>
<a class="anchor" id="ab5c42c0cb0c7311d678f2fae7a95ee44"></a><!-- doxytag: member="freebus&#45;atmega168.h::CLEAR_TIMER1_OVERRUN" ref="ab5c42c0cb0c7311d678f2fae7a95ee44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLEAR_TIMER1_OVERRUN&#160;&#160;&#160;TIFR1  = (1U&lt;&lt;OCF1A)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Clear overrun bit set for application timer. </p>

<p>Referenced by <a class="el" href="fb__ain10v_8c.html#a840291bc02cba5474a4cb46a9b9566fe">main()</a>.</p>

</div>
</div>
<a class="anchor" id="ac140abd1f471e713e94eb1959a316694"></a><!-- doxytag: member="freebus&#45;atmega168.h::CONFIG_EEPROM" ref="ac140abd1f471e713e94eb1959a316694" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_EEPROM</td>
          <td>(</td>
          <td class="paramname">&#160;)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                       \
        EECR |= (1 &lt;&lt; EEPM1);                   \
        EECR &amp;= ~(1 &lt;&lt; EEPM0);                  \
    }
</pre></div>
<p>Execute some EEPROM specific commmands configure eeprom to only write and not delete before, that operation will take 1.8ms. </p>

<p>Referenced by <a class="el" href="fb__eeprom_8c.html#aef320e016dbb25dac76482345f2ce495">eeprom_Init()</a>.</p>

</div>
</div>
<a class="anchor" id="a06a8b1381f40ae82a34572569ab83486"></a><!-- doxytag: member="freebus&#45;atmega168.h::CONFIGURE_INT0" ref="a06a8b1381f40ae82a34572569ab83486" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIGURE_INT0</td>
          <td>(</td>
          <td class="paramname">&#160;)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{           \
          EICRA |= (1&lt;&lt;ISC01);      <span class="comment">/* Enable Int0 falling edge */</span>    \
          EICRA &amp;= ~(1&lt;&lt;ISC00);     <span class="comment">/* Enable Int0 falling edge */</span>    \
          EIMSK |= (1&lt;&lt;INT0);       <span class="comment">/* Enable Int0 */</span>                 \
     }
</pre></div>
<p>Configure external INT0 to match falling edge and enable the interrupt. </p>

<p>Referenced by <a class="el" href="fb__hal_8c.html#a1d2bce7e6ac0dd55aa811e53722ea4be">fbhal_Init()</a>.</p>

</div>
</div>
<a class="anchor" id="a7ef0ebc74b513768a8b4ca757bb5b3dd"></a><!-- doxytag: member="freebus&#45;atmega168.h::CTRL_DDR" ref="a7ef0ebc74b513768a8b4ca757bb5b3dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CTRL_DDR&#160;&#160;&#160;DDRB</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>data direction byte of CTRL pin </p>

</div>
</div>
<a class="anchor" id="a95dfc13f5bc0238b5137c10b9678f061"></a><!-- doxytag: member="freebus&#45;atmega168.h::CTRL_IN" ref="a95dfc13f5bc0238b5137c10b9678f061" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CTRL_IN&#160;&#160;&#160;PINB</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>input port (byte) of CTRL pin </p>

</div>
</div>
<a class="anchor" id="a1c569ee40e63d3f3448e0a6c491ef8fc"></a><!-- doxytag: member="freebus&#45;atmega168.h::CTRL_PIN" ref="a1c569ee40e63d3f3448e0a6c491ef8fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CTRL_PIN&#160;&#160;&#160;PB3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>bit position of CTRL pin </p>

</div>
</div>
<a class="anchor" id="ad49dab60c75151f68b336bd7cb332365"></a><!-- doxytag: member="freebus&#45;atmega168.h::CTRL_PORT" ref="ad49dab60c75151f68b336bd7cb332365" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CTRL_PORT&#160;&#160;&#160;PORTB</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>output port (byte) of CTRL pin </p>

</div>
</div>
<a class="anchor" id="a1c46c52afd69da2112aaab1269282ef1"></a><!-- doxytag: member="freebus&#45;atmega168.h::DISABLE_EEPROM_READY_INT" ref="a1c46c52afd69da2112aaab1269282ef1" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DISABLE_EEPROM_READY_INT</td>
          <td>(</td>
          <td class="paramname">&#160;)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{           \
        EECR &amp;= ~(1U&lt;&lt;EERIE);                    \
    }
</pre></div>
<p>Disable the EEPROM ready interrupt. </p>

<p>Referenced by <a class="el" href="fb__eeprom_8c.html#a1830429d15e4ec8062725ab771275327">ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="afb4bc69b1f4eb2a776d71f1649bacef3"></a><!-- doxytag: member="freebus&#45;atmega168.h::DISABLE_IRQS" ref="afb4bc69b1f4eb2a776d71f1649bacef3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DISABLE_IRQS&#160;&#160;&#160;unsigned char _sreg = SREG; cli();</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disable IRQs, save status before doing this. </p>

<p>Referenced by <a class="el" href="msg__queue_8h.html#aadc5609c7a2263c8cae4ab0d8eae7c4d">AllocMsg()</a>, <a class="el" href="msg__queue_8c.html#ae178f7ee7b04415bb277e140382effcb">dequeuemsg()</a>, <a class="el" href="msg__queue_8c.html#a55bd3e56fa777322e696f46ca800de15">queuemsg()</a>, and <a class="el" href="lib_2uart_8c.html#a8eaa1ed3292777a3ed02045bd4b612c3">uart_putc()</a>.</p>

</div>
</div>
<a class="anchor" id="a8db8525b7aa6274bccc89dbe20d8f972"></a><!-- doxytag: member="freebus&#45;atmega168.h::DISABLE_PWM" ref="a8db8525b7aa6274bccc89dbe20d8f972" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DISABLE_PWM</td>
          <td>(</td>
          <td class="paramname">&#160;)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                                   \
          TCCR2A &amp;= ~((1&lt;&lt;COM2A1)|(1&lt;&lt;COM2A0)); <span class="comment">/* disable PWM pin  */</span>  \
          SETPIN_CTRL(<a class="code" href="fb__hal_8h.html#ad76d1750a6cdeebd506bfcd6752554d2" title="Global Define: ON = 1.">ON</a>);                     <span class="comment">/* set port to high */</span>   \
     }
</pre></div>
<p>Disable PWM and set PWM pin to high. </p>

</div>
</div>
<a class="anchor" id="a86442d04a91688ab51d7f3354e157735"></a><!-- doxytag: member="freebus&#45;atmega168.h::DISABLE_RX_INT" ref="a86442d04a91688ab51d7f3354e157735" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DISABLE_RX_INT</td>
          <td>(</td>
          <td class="paramname">&#160;)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{           \
          EIMSK &amp;= ~(1&lt;&lt;INT0);                  \
     }
</pre></div>
<p>disable interrupt INT0 </p>

</div>
</div>
<a class="anchor" id="a49b430b8fdf095f482e5459233cb636e"></a><!-- doxytag: member="freebus&#45;atmega168.h::DISABLE_UART_TX_IRQ" ref="a49b430b8fdf095f482e5459233cb636e" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DISABLE_UART_TX_IRQ</td>
          <td>(</td>
          <td class="paramname">&#160;)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                                 \
          UCSR0B &amp;= ~(1&lt;&lt;TXCIE0);      <span class="comment">/* disable transmit IRQ */</span>     \
     }
</pre></div>
<p>Disable interrupt for UART0. </p>

<p>Referenced by <a class="el" href="lib_2uart_8c.html#a43ecd40bea7d57d9fe4701b896ed22c6">ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="a9cca675cddf83d3ad905213ef9393575"></a><!-- doxytag: member="freebus&#45;atmega168.h::DISABLE_WATCHDOG" ref="a9cca675cddf83d3ad905213ef9393575" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DISABLE_WATCHDOG</td>
          <td>(</td>
          <td class="paramname">&#160;)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{           \
          MCUSR = 0;                            \
          wdt_disable();                        \
     }
</pre></div>
<p>Disable internal hardware watchdog. </p>

<p>Referenced by <a class="el" href="fb__adc_8c.html#a840291bc02cba5474a4cb46a9b9566fe">main()</a>.</p>

</div>
</div>
<a class="anchor" id="a76610fb6381b7b7f810a6a541c5503e3"></a><!-- doxytag: member="freebus&#45;atmega168.h::EE_RDY_vect" ref="a76610fb6381b7b7f810a6a541c5503e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EE_RDY_vect&#160;&#160;&#160;EE_READY_vect</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>map eeprom ready vector </p>

</div>
</div>
<a class="anchor" id="aa50e9922ff2b652ff715747bbad3a3e4"></a><!-- doxytag: member="freebus&#45;atmega168.h::EIBIN_DDR" ref="aa50e9922ff2b652ff715747bbad3a3e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EIBIN_DDR&#160;&#160;&#160;DDRD</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>data direction byte of EIB-IN </p>

</div>
</div>
<a class="anchor" id="a396f7179671bf8fd53aca4110a74c0b5"></a><!-- doxytag: member="freebus&#45;atmega168.h::EIBIN_IN" ref="a396f7179671bf8fd53aca4110a74c0b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EIBIN_IN&#160;&#160;&#160;PIND</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>input port (byte) of EIB-IN </p>

</div>
</div>
<a class="anchor" id="a9d55062383b6fcc5f13f5ec3e1f3ea44"></a><!-- doxytag: member="freebus&#45;atmega168.h::EIBIN_PIN" ref="a9d55062383b6fcc5f13f5ec3e1f3ea44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EIBIN_PIN&#160;&#160;&#160;PD2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>bit position of EIB-IN </p>

</div>
</div>
<a class="anchor" id="a99b3eb3b6ca7a2af537984d6e04602d4"></a><!-- doxytag: member="freebus&#45;atmega168.h::EIBIN_PORT" ref="a99b3eb3b6ca7a2af537984d6e04602d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EIBIN_PORT&#160;&#160;&#160;PORTD</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>output port (byte) of EIB-IN </p>

</div>
</div>
<a class="anchor" id="a31ddc4d939187bdc20ad60edb59677f9"></a><!-- doxytag: member="freebus&#45;atmega168.h::EIBOUT_DDR" ref="a31ddc4d939187bdc20ad60edb59677f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EIBOUT_DDR&#160;&#160;&#160;DDRD</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>data direction byte of EIB-OUT </p>

</div>
</div>
<a class="anchor" id="a6e65f039b3599f0af28ea38cbba5d2ab"></a><!-- doxytag: member="freebus&#45;atmega168.h::EIBOUT_IN" ref="a6e65f039b3599f0af28ea38cbba5d2ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EIBOUT_IN&#160;&#160;&#160;PIND</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>input port (byte) of EIB-OUT </p>

</div>
</div>
<a class="anchor" id="adca52ad56cd80503ac422a8cf874c470"></a><!-- doxytag: member="freebus&#45;atmega168.h::EIBOUT_PIN" ref="adca52ad56cd80503ac422a8cf874c470" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EIBOUT_PIN&#160;&#160;&#160;PD4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>bit position of EIB-OUT </p>

</div>
</div>
<a class="anchor" id="a45b08cf524b00f2cc02bbdfd6d7f2862"></a><!-- doxytag: member="freebus&#45;atmega168.h::EIBOUT_PORT" ref="a45b08cf524b00f2cc02bbdfd6d7f2862" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EIBOUT_PORT&#160;&#160;&#160;PORTD</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>output port (byte) of EIB-OUT </p>

</div>
</div>
<a class="anchor" id="aec2b3a28496436abeae774e642880cb1"></a><!-- doxytag: member="freebus&#45;atmega168.h::ENABLE_ALL_INTERRUPTS" ref="aec2b3a28496436abeae774e642880cb1" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENABLE_ALL_INTERRUPTS</td>
          <td>(</td>
          <td class="paramname">&#160;)</td>
          <td>&#160;&#160;&#160;sei()</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>global interrupt enable </p>

<p>Referenced by <a class="el" href="fb__adc_8c.html#a840291bc02cba5474a4cb46a9b9566fe">main()</a>.</p>

</div>
</div>
<a class="anchor" id="ae66cebcc81aa5562902071493085f86b"></a><!-- doxytag: member="freebus&#45;atmega168.h::ENABLE_EEPROM_READY_INT" ref="ae66cebcc81aa5562902071493085f86b" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENABLE_EEPROM_READY_INT</td>
          <td>(</td>
          <td class="paramname">&#160;)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{           \
        EECR |= (1U&lt;&lt;EERIE);                    \
    }
</pre></div>
<p>Enable the EEPROM ready interrupt. </p>

<p>Referenced by <a class="el" href="fb__eeprom_8c.html#a1830429d15e4ec8062725ab771275327">ISR()</a>, and <a class="el" href="fb__eeprom_8c.html#ac92e88b86efd0e0e32beaee667bfc226">trigger_eeprom()</a>.</p>

</div>
</div>
<a class="anchor" id="acf6ee0fe76483795ece779d95cd17b6a"></a><!-- doxytag: member="freebus&#45;atmega168.h::ENABLE_IRQS" ref="acf6ee0fe76483795ece779d95cd17b6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENABLE_IRQS&#160;&#160;&#160;{ if(_sreg &amp; 0x80) sei(); }</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enable IRQs if they are enabled before DISABLE_IRQS is called. </p>

<p>Referenced by <a class="el" href="msg__queue_8h.html#aadc5609c7a2263c8cae4ab0d8eae7c4d">AllocMsg()</a>, <a class="el" href="msg__queue_8c.html#ae178f7ee7b04415bb277e140382effcb">dequeuemsg()</a>, <a class="el" href="msg__queue_8c.html#a55bd3e56fa777322e696f46ca800de15">queuemsg()</a>, and <a class="el" href="lib_2uart_8c.html#a8eaa1ed3292777a3ed02045bd4b612c3">uart_putc()</a>.</p>

</div>
</div>
<a class="anchor" id="a8bbf074c8befabd7bb7f136bc9b788bf"></a><!-- doxytag: member="freebus&#45;atmega168.h::ENABLE_PWM" ref="a8bbf074c8befabd7bb7f136bc9b788bf" args="(x)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENABLE_PWM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x&#160;)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                                   \
          TCCR2A = (1&lt;&lt;WGM20)|(1&lt;&lt;COM2A1)|(1&lt;&lt;COM2A0);<span class="comment">/* Phase correct PWM and enable OC2a pin */</span> \
          TCCR2B = (1&lt;&lt;CS21);     <span class="comment">/* prescaler 8 */</span>                     \
          TCNT2  = 0;             <span class="comment">/* reset timer2 */</span>                    \
          OCR2A  = (x);           <span class="comment">/* defines the duty cycle */</span>          \
     }
</pre></div>
<p>Enable PWM, PWM pin (PB3) is set by hardware. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>Duty-cycle (0xF2=6,3%, 0x01=100%) </td></tr>
  </table>
  </dd>
</dl>

<p>Referenced by <a class="el" href="fb__relais__app_8c.html#aabc97de0ba2150af0af7d2ddb8293824">restartApplication()</a>, and <a class="el" href="fb__relais__app_8c.html#aac9e4f65925a5a959cb5df9ed091b3b7">switchObjects()</a>.</p>

</div>
</div>
<a class="anchor" id="adda77ca346120bfa4af403b6abc26d51"></a><!-- doxytag: member="freebus&#45;atmega168.h::ENABLE_RX_INT" ref="adda77ca346120bfa4af403b6abc26d51" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENABLE_RX_INT</td>
          <td>(</td>
          <td class="paramname">&#160;)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{           \
          EIFR   = (1&lt;&lt;INTF0);                  \
          EIMSK |= (1&lt;&lt;INT0);                   \
     }
</pre></div>
<p>clear pending interrupts INT0 and enable interrupt </p>

<p>Referenced by <a class="el" href="fb__hal_8c.html#a1d2bce7e6ac0dd55aa811e53722ea4be">fbhal_Init()</a>.</p>

</div>
</div>
<a class="anchor" id="ab8bb9f2504a7650894d82b6121fd2b97"></a><!-- doxytag: member="freebus&#45;atmega168.h::ENABLE_UART_TX_IRQ" ref="ab8bb9f2504a7650894d82b6121fd2b97" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENABLE_UART_TX_IRQ</td>
          <td>(</td>
          <td class="paramname">&#160;)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                            \
          UCSR0B |= (1&lt;&lt;TXCIE0);       <span class="comment">/* enable transmit IRQ */</span> \
     }
</pre></div>
<p>Enable interrupt for UART0. </p>

<p>Referenced by <a class="el" href="lib_2uart_8c.html#ae932bf3c92fedb84aafd92ee88d6b6c1">trigger_uart()</a>.</p>

</div>
</div>
<a class="anchor" id="a2b38be97fd3da86e404ddc4fdea79bb7"></a><!-- doxytag: member="freebus&#45;atmega168.h::ENABLE_WATCHDOG" ref="a2b38be97fd3da86e404ddc4fdea79bb7" args="(x)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENABLE_WATCHDOG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x&#160;)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{           \
          wdt_enable(x);                        \
     }
</pre></div>
<p>Enable internal hardware watchdog. </p>

<p>Referenced by <a class="el" href="fb__hal_8c.html#adc42490ec5de72809d53c35e57198de6">fb_hal_restart()</a>, and <a class="el" href="fb__in8__app_8c.html#a840291bc02cba5474a4cb46a9b9566fe">main()</a>.</p>

</div>
</div>
<a class="anchor" id="a8e445e489ddd23d9f2b900239ec59f76"></a><!-- doxytag: member="freebus&#45;atmega168.h::INIT_EIB_TIMER" ref="a8e445e489ddd23d9f2b900239ec59f76" args="(vala, valb)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INIT_EIB_TIMER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">vala, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">valb&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{ \
          TCCR0A = (1&lt;&lt;WGM01);     <span class="comment">/*  CTC mode  */</span> \
          OCR0A = vala  ;  <span class="comment">/* duration of one bit */</span> \
          OCR0B = valb  ;  \
     }
</pre></div>
</div>
</div>
<a class="anchor" id="a32177d2248595628c9b6b3799ebee8b6"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO1_DDR" ref="a32177d2248595628c9b6b3799ebee8b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO1_DDR&#160;&#160;&#160;DDRB</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>data direction byte of IO1 </p>

</div>
</div>
<a class="anchor" id="a1b5f0bea4dec1eeed02a1585448b5b38"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO1_IN" ref="a1b5f0bea4dec1eeed02a1585448b5b38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO1_IN&#160;&#160;&#160;PINB</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>input port (byte) of IO1 </p>

</div>
</div>
<a class="anchor" id="a3306f8f18ba18650f895f593d782ffdd"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO1_PIN" ref="a3306f8f18ba18650f895f593d782ffdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO1_PIN&#160;&#160;&#160;PB2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>bit position of IO1 </p>

</div>
</div>
<a class="anchor" id="a15d23fdc9e25ad11d3b3436e01ee4af9"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO1_PORT" ref="a15d23fdc9e25ad11d3b3436e01ee4af9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO1_PORT&#160;&#160;&#160;PORTB</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>output port (byte) of IO1 </p>

</div>
</div>
<a class="anchor" id="a4c94fc52e0cd90d27bbe27f9bdf8159d"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO2_DDR" ref="a4c94fc52e0cd90d27bbe27f9bdf8159d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO2_DDR&#160;&#160;&#160;DDRC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>data direction byte of IO2 </p>

</div>
</div>
<a class="anchor" id="aa92c0b0e5cbca6a5484aae172a928f30"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO2_IN" ref="aa92c0b0e5cbca6a5484aae172a928f30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO2_IN&#160;&#160;&#160;PINC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>input port (byte) of IO2 </p>

</div>
</div>
<a class="anchor" id="a87ea608478b081fe852dcc8fa164b538"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO2_PIN" ref="a87ea608478b081fe852dcc8fa164b538" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO2_PIN&#160;&#160;&#160;PC1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>bit position of IO2 </p>

</div>
</div>
<a class="anchor" id="a5b3ffdbcd71febf04376b8039fe554c5"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO2_PORT" ref="a5b3ffdbcd71febf04376b8039fe554c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO2_PORT&#160;&#160;&#160;PORTC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>output port (byte) of IO2 </p>

</div>
</div>
<a class="anchor" id="a42c4f63a6742301c269c98400807945d"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO3_DDR" ref="a42c4f63a6742301c269c98400807945d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO3_DDR&#160;&#160;&#160;DDRD</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>data direction byte of IO3 </p>

</div>
</div>
<a class="anchor" id="ab193e5a09c6667a4ab9a0e0f36c66691"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO3_IN" ref="ab193e5a09c6667a4ab9a0e0f36c66691" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO3_IN&#160;&#160;&#160;PIND</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>input port (byte) of IO3 </p>

</div>
</div>
<a class="anchor" id="a3f0ad7003dce7636d7e70ffda50e9c63"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO3_PIN" ref="a3f0ad7003dce7636d7e70ffda50e9c63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO3_PIN&#160;&#160;&#160;PD3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>bit position of IO3 </p>

</div>
</div>
<a class="anchor" id="a86e3e5a23f9775ea42377341e0186656"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO3_PORT" ref="a86e3e5a23f9775ea42377341e0186656" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO3_PORT&#160;&#160;&#160;PORTD</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>output port (byte) of IO3 </p>

</div>
</div>
<a class="anchor" id="a9c340afc53b4c3360c8481b687e5566f"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO4_DDR" ref="a9c340afc53b4c3360c8481b687e5566f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO4_DDR&#160;&#160;&#160;DDRD</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>data direction byte of IO4 </p>

</div>
</div>
<a class="anchor" id="ab54cd52e027987f113a176e954f119f7"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO4_IN" ref="ab54cd52e027987f113a176e954f119f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO4_IN&#160;&#160;&#160;PIND</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>input port (byte) of IO4 </p>

</div>
</div>
<a class="anchor" id="aa2db1aa70cc08034406eb2afeb50bec8"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO4_PIN" ref="aa2db1aa70cc08034406eb2afeb50bec8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO4_PIN&#160;&#160;&#160;PD5</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>bit position of IO4 </p>

</div>
</div>
<a class="anchor" id="a44cfdab4dae249b2b9001e8961f9accf"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO4_PORT" ref="a44cfdab4dae249b2b9001e8961f9accf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO4_PORT&#160;&#160;&#160;PORTD</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>output port (byte) of IO4 </p>

</div>
</div>
<a class="anchor" id="af75ff28819982efd34769486fb5cb821"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO5_DDR" ref="af75ff28819982efd34769486fb5cb821" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO5_DDR&#160;&#160;&#160;DDRD</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>data direction byte of IO5 </p>

</div>
</div>
<a class="anchor" id="a6a7689a8bbb314c46db6eb7b6119e6ca"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO5_IN" ref="a6a7689a8bbb314c46db6eb7b6119e6ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO5_IN&#160;&#160;&#160;PIND</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>input port (byte) of IO5 </p>

</div>
</div>
<a class="anchor" id="aeebdc0d2657ba819d775b99f606200a2"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO5_PIN" ref="aeebdc0d2657ba819d775b99f606200a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO5_PIN&#160;&#160;&#160;PD6</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>bit position of IO5 </p>

</div>
</div>
<a class="anchor" id="acad7bd514e989531566cf85e94d3decd"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO5_PORT" ref="acad7bd514e989531566cf85e94d3decd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO5_PORT&#160;&#160;&#160;PORTD</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>output port (byte) of IO5 </p>

</div>
</div>
<a class="anchor" id="a584a23728b10e824ec8372b1cbb1f681"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO6_DDR" ref="a584a23728b10e824ec8372b1cbb1f681" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO6_DDR&#160;&#160;&#160;DDRD</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>data direction byte of IO6 </p>

</div>
</div>
<a class="anchor" id="ad561bef109e0c57b82bbfc7b749c4228"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO6_IN" ref="ad561bef109e0c57b82bbfc7b749c4228" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO6_IN&#160;&#160;&#160;PIND</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>input port (byte) of IO6 </p>

</div>
</div>
<a class="anchor" id="a3001fc5259831c108303f0fa0aa10646"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO6_PIN" ref="a3001fc5259831c108303f0fa0aa10646" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO6_PIN&#160;&#160;&#160;PD7</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>bit position of IO6 </p>

</div>
</div>
<a class="anchor" id="a7a44331a082c3f62e59f76287b06b180"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO6_PORT" ref="a7a44331a082c3f62e59f76287b06b180" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO6_PORT&#160;&#160;&#160;PORTD</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>output port (byte) of IO6 </p>

</div>
</div>
<a class="anchor" id="a00ef2f8492241afddf1b480942b0583d"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO7_DDR" ref="a00ef2f8492241afddf1b480942b0583d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO7_DDR&#160;&#160;&#160;DDRC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>data direction byte of IO7 </p>

</div>
</div>
<a class="anchor" id="af7cebfab05cdb7e120ecc6b921cfe4e0"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO7_IN" ref="af7cebfab05cdb7e120ecc6b921cfe4e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO7_IN&#160;&#160;&#160;PINC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>input port (byte) of IO7 </p>

</div>
</div>
<a class="anchor" id="af3256c778efdec3511e119ebab99674b"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO7_PIN" ref="af3256c778efdec3511e119ebab99674b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO7_PIN&#160;&#160;&#160;PC2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>bit position of IO7 </p>

</div>
</div>
<a class="anchor" id="a93e761834827c22d1f5c5e18a0caf32f"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO7_PORT" ref="a93e761834827c22d1f5c5e18a0caf32f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO7_PORT&#160;&#160;&#160;PORTC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>output port (byte) of IO7 </p>

</div>
</div>
<a class="anchor" id="a6a81f00fa873611597b0ec3bb0966b56"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO8_DDR" ref="a6a81f00fa873611597b0ec3bb0966b56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO8_DDR&#160;&#160;&#160;DDRC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>data direction byte of IO8 </p>

</div>
</div>
<a class="anchor" id="a8c75d88571b5e7e9d0509042962b45d2"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO8_IN" ref="a8c75d88571b5e7e9d0509042962b45d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO8_IN&#160;&#160;&#160;PINC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>input port (byte) of IO8 </p>

</div>
</div>
<a class="anchor" id="aaf0a85a3c10a91558ae1f3e46186b9d8"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO8_PIN" ref="aaf0a85a3c10a91558ae1f3e46186b9d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO8_PIN&#160;&#160;&#160;PC3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>bit position of IO8 </p>

</div>
</div>
<a class="anchor" id="a3bccc05d5b7f0717ce4e626b7cd22f2a"></a><!-- doxytag: member="freebus&#45;atmega168.h::IO8_PORT" ref="a3bccc05d5b7f0717ce4e626b7cd22f2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO8_PORT&#160;&#160;&#160;PORTC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>output port (byte) of IO8 </p>

</div>
</div>
<a class="anchor" id="af08f963b06ce58883a37343e92584fec"></a><!-- doxytag: member="freebus&#45;atmega168.h::PROG_DDR" ref="af08f963b06ce58883a37343e92584fec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PROG_DDR&#160;&#160;&#160;DDRB</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>data direction byte of PROG button </p>

<p>Referenced by <a class="el" href="fb__hal_8c.html#a85ef2600dfae61cd15f445efbc31fb60">fbhal_checkProgTaster()</a>.</p>

</div>
</div>
<a class="anchor" id="adea4d4fb4fbe6a760bbbc2b41918602f"></a><!-- doxytag: member="freebus&#45;atmega168.h::PROG_IN" ref="adea4d4fb4fbe6a760bbbc2b41918602f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PROG_IN&#160;&#160;&#160;PINB</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>input port (byte) of PROG button </p>

</div>
</div>
<a class="anchor" id="a8aaceef1e80ae3b6c312a3748f1eea55"></a><!-- doxytag: member="freebus&#45;atmega168.h::PROG_PIN" ref="a8aaceef1e80ae3b6c312a3748f1eea55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PROG_PIN&#160;&#160;&#160;PB0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>bit position of PROG button </p>

<p>Referenced by <a class="el" href="fb__hal_8c.html#a85ef2600dfae61cd15f445efbc31fb60">fbhal_checkProgTaster()</a>.</p>

</div>
</div>
<a class="anchor" id="a4459092141141443dccc90a3fff94fbf"></a><!-- doxytag: member="freebus&#45;atmega168.h::PROG_PORT" ref="a4459092141141443dccc90a3fff94fbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PROG_PORT&#160;&#160;&#160;PORTB</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>output port (byte) of PROG button </p>

<p>Referenced by <a class="el" href="fb__hal_8c.html#a85ef2600dfae61cd15f445efbc31fb60">fbhal_checkProgTaster()</a>.</p>

</div>
</div>
<a class="anchor" id="ad94c3d63204594321771283dc7ec861b"></a><!-- doxytag: member="freebus&#45;atmega168.h::RELOAD_APPLICATION_TIMER" ref="ad94c3d63204594321771283dc7ec861b" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RELOAD_APPLICATION_TIMER</td>
          <td>(</td>
          <td class="paramname">&#160;)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                                   \
          TCCR1A = 0;             <span class="comment">/* CTC (Clear Timer on Compate match) */</span> \
          TCCR1B = (1U&lt;&lt;WGM12)|(1U&lt;&lt;CS11)|(1U&lt;&lt;CS10); <span class="comment">/* CTC-mode, prescale to 64 */</span> \
          OCR1A  = 16249;         <span class="comment">/* every 130 ms OCR1A=(delay*F_CPU)/(prescaler)-1 */</span> \
          TCNT1  = 0;             <span class="comment">/* reset timer */</span>                     \
     }
</pre></div>
<p>Reload the application timer (Timer1) to start from 0. </p>

<p>Referenced by <a class="el" href="fb__ain10v_8c.html#aabc97de0ba2150af0af7d2ddb8293824">restartApplication()</a>.</p>

</div>
</div>
<a class="anchor" id="abf98bcd3d72bfe8c0d2ddf88e6ab0e7b"></a><!-- doxytag: member="freebus&#45;atmega168.h::RES1_DDR" ref="abf98bcd3d72bfe8c0d2ddf88e6ab0e7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RES1_DDR&#160;&#160;&#160;DDRB</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>data direction byte of IO1 </p>

</div>
</div>
<a class="anchor" id="a7fd306f29ff0cf4d6f3f0d2449497af4"></a><!-- doxytag: member="freebus&#45;atmega168.h::RES1_IN" ref="a7fd306f29ff0cf4d6f3f0d2449497af4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RES1_IN&#160;&#160;&#160;PINB</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>input port (byte) of IO1 </p>

</div>
</div>
<a class="anchor" id="a8a31cb27b6cce73640c43bb5440b3fdd"></a><!-- doxytag: member="freebus&#45;atmega168.h::RES1_PIN" ref="a8a31cb27b6cce73640c43bb5440b3fdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RES1_PIN&#160;&#160;&#160;PB1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>bit position of IO1 </p>

</div>
</div>
<a class="anchor" id="a9320b8a862e0f395e8a42f7be36ffa2f"></a><!-- doxytag: member="freebus&#45;atmega168.h::RES1_PORT" ref="a9320b8a862e0f395e8a42f7be36ffa2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RES1_PORT&#160;&#160;&#160;PORTB</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>output port (byte) of IO1 </p>

</div>
</div>
<a class="anchor" id="a761b37c0c5000b1e3fbbe84051d74496"></a><!-- doxytag: member="freebus&#45;atmega168.h::RES2_DDR" ref="a761b37c0c5000b1e3fbbe84051d74496" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RES2_DDR&#160;&#160;&#160;DDRC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>data direction byte of IO1 </p>

</div>
</div>
<a class="anchor" id="a7a69923da10314c2abf4ad2a3a14fa7e"></a><!-- doxytag: member="freebus&#45;atmega168.h::RES2_IN" ref="a7a69923da10314c2abf4ad2a3a14fa7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RES2_IN&#160;&#160;&#160;PINC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>input port (byte) of IO1 </p>

</div>
</div>
<a class="anchor" id="a98acf74f59e0df86d6b0a9dae2d97452"></a><!-- doxytag: member="freebus&#45;atmega168.h::RES2_PIN" ref="a98acf74f59e0df86d6b0a9dae2d97452" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RES2_PIN&#160;&#160;&#160;PC0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>bit position of IO1 </p>

</div>
</div>
<a class="anchor" id="aa12f74703bf32eea7367af3410d88bb5"></a><!-- doxytag: member="freebus&#45;atmega168.h::RES2_PORT" ref="aa12f74703bf32eea7367af3410d88bb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RES2_PORT&#160;&#160;&#160;PORTC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>output port (byte) of IO1 </p>

</div>
</div>
<a class="anchor" id="a6a766f09834071ae56dbeab8567f3a84"></a><!-- doxytag: member="freebus&#45;atmega168.h::RES3_DDR" ref="a6a766f09834071ae56dbeab8567f3a84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RES3_DDR&#160;&#160;&#160;DDRD</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>data direction byte of IO1 </p>

</div>
</div>
<a class="anchor" id="afbc619d44c3794aee3982b2c08c146af"></a><!-- doxytag: member="freebus&#45;atmega168.h::RES3_IN" ref="afbc619d44c3794aee3982b2c08c146af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RES3_IN&#160;&#160;&#160;PIND</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>input port (byte) of IO1 </p>

</div>
</div>
<a class="anchor" id="a97d8b8c2bfcd26c03446f71663a86613"></a><!-- doxytag: member="freebus&#45;atmega168.h::RES3_PIN" ref="a97d8b8c2bfcd26c03446f71663a86613" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RES3_PIN&#160;&#160;&#160;PD0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>bit position of IO1 </p>

</div>
</div>
<a class="anchor" id="a66b68bbeb0129571c0a3d90d9697071b"></a><!-- doxytag: member="freebus&#45;atmega168.h::RES3_PORT" ref="a66b68bbeb0129571c0a3d90d9697071b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RES3_PORT&#160;&#160;&#160;PORTD</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>output port (byte) of IO1 </p>

</div>
</div>
<a class="anchor" id="a1493547116db07a0c993425d2ddf44cb"></a><!-- doxytag: member="freebus&#45;atmega168.h::RES4_DDR" ref="a1493547116db07a0c993425d2ddf44cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RES4_DDR&#160;&#160;&#160;DDRD</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>data direction byte of IO1 </p>

</div>
</div>
<a class="anchor" id="a13375b0fa7d1305cfe55e3052c318523"></a><!-- doxytag: member="freebus&#45;atmega168.h::RES4_IN" ref="a13375b0fa7d1305cfe55e3052c318523" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RES4_IN&#160;&#160;&#160;PIND</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>input port (byte) of IO1 </p>

</div>
</div>
<a class="anchor" id="a5851ba81652845990514ff746b5ce945"></a><!-- doxytag: member="freebus&#45;atmega168.h::RES4_PIN" ref="a5851ba81652845990514ff746b5ce945" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RES4_PIN&#160;&#160;&#160;PD1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>bit position of IO1 </p>

</div>
</div>
<a class="anchor" id="ab1040909dacc2dcd2ec7a7e9b120b047"></a><!-- doxytag: member="freebus&#45;atmega168.h::RES4_PORT" ref="ab1040909dacc2dcd2ec7a7e9b120b047" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RES4_PORT&#160;&#160;&#160;PORTD</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>output port (byte) of IO1 </p>

</div>
</div>
<a class="anchor" id="aa094da45d0b35ba685c0053c8e7dd215"></a><!-- doxytag: member="freebus&#45;atmega168.h::SIG_UART_TRANS" ref="aa094da45d0b35ba685c0053c8e7dd215" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIG_UART_TRANS&#160;&#160;&#160;USART_TX_vect</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>map uart interrupt </p>

</div>
</div>
<a class="anchor" id="a6d9b166468c8e67621b048b193909f5b"></a><!-- doxytag: member="freebus&#45;atmega168.h::START_EIB_TIMER" ref="a6d9b166468c8e67621b048b193909f5b" args="(value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define START_EIB_TIMER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="fb__ain10v_8c.html#a3f0c55f449560b03ce0ac43270c26600">value</a>&#160;)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{ \
          TCNT0  = <a class="code" href="fb__ain10v_8c.html#a3f0c55f449560b03ce0ac43270c26600" title="the value from the ADC">value</a>             ;            <span class="comment">/* set start value */</span> \
          TIFR0  = (1&lt;&lt;OCF0A)|(1&lt;&lt;OCF0B) ;        <span class="comment">/* clear pending interrups */</span> \
          TIMSK0 = (( 1&lt;&lt;OCIE0A )|( 1&lt;&lt;OCIE0B )); <span class="comment">/* enable OCRA, OCRB interrupts */</span>  \
          TCCR0B = (1&lt;&lt;CS01) ;                    <span class="comment">/* start the timer, prescaler :8, increment each 1 sec */</span> \
    }
</pre></div>
</div>
</div>
<a class="anchor" id="a3c951b285f445698e9c46c47cf8af4f0"></a><!-- doxytag: member="freebus&#45;atmega168.h::STOP_EIB_TIMER" ref="a3c951b285f445698e9c46c47cf8af4f0" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STOP_EIB_TIMER</td>
          <td>(</td>
          <td class="paramname">&#160;)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{ \
          TCCR0B = 0;      \
          TIMSK0 = 0;      \
    }
</pre></div>
</div>
</div>
<a class="anchor" id="a3b3c84540df9d42b956d9aed618b0fda"></a><!-- doxytag: member="freebus&#45;atmega168.h::TIMER1_OVERRUN" ref="a3b3c84540df9d42b956d9aed618b0fda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1_OVERRUN&#160;&#160;&#160;(TIFR1 &amp; (1U&lt;&lt;OCF1A))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Checkcondition for application timer overrun. </p>

<p>Referenced by <a class="el" href="fb__ain10v_8c.html#a840291bc02cba5474a4cb46a9b9566fe">main()</a>.</p>

</div>
</div>
<a class="anchor" id="a20de3f194dc8e4a4dd7583b462a2af9f"></a><!-- doxytag: member="freebus&#45;atmega168.h::UART_SEND_BYTE" ref="a20de3f194dc8e4a4dd7583b462a2af9f" args="(tx_char)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SEND_BYTE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">tx_char&#160;)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{           \
          UDR0 =(uint8_t)(tx_char);             \
     }
</pre></div>
<p>Store one byte in UART0 send buffer. </p>

<p>Referenced by <a class="el" href="lib_2uart_8c.html#a43ecd40bea7d57d9fe4701b896ed22c6">ISR()</a>, and <a class="el" href="lib_2uart_8c.html#ae932bf3c92fedb84aafd92ee88d6b6c1">trigger_uart()</a>.</p>

</div>
</div>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Mon Mar 7 2011 10:08:41 for FreeBusAVR by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.2 </small></address>
</body>
</html>
