// Seed: 1636418098
module module_0 (
    output wand id_0,
    input uwire id_1,
    output supply0 id_2
);
  wire id_4, \id_5 ;
endmodule
module module_1 #(
    parameter id_8 = 32'd14
) (
    input uwire id_0,
    output wand id_1,
    input wire id_2,
    input wand id_3,
    output tri0 id_4,
    output wor id_5,
    output uwire id_6,
    input wire id_7,
    output wand _id_8,
    input tri1 id_9,
    output supply1 id_10
    , id_21,
    input uwire id_11,
    output wire id_12,
    input wire id_13,
    output wor id_14,
    input tri1 id_15,
    input supply0 id_16,
    input wire id_17,
    input tri0 id_18,
    input tri id_19
);
  logic [id_8 : 1] id_22;
  module_0 modCall_1 (
      id_6,
      id_15,
      id_6
  );
endmodule
