#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12b606af0 .scope module, "tb_d_ff_en" "tb_d_ff_en" 2 2;
 .timescale -9 -9;
P_0x600002ca18c0 .param/l "t" 1 2 3, +C4<00000000000000000000000000001010>;
v0x600000ba0510_0 .var "clk", 0 0;
v0x600000ba05a0_0 .var "d", 0 0;
v0x600000ba0630_0 .var "en", 0 0;
v0x600000ba06c0_0 .net "q", 0 0, L_0x6000012a0af0;  1 drivers
v0x600000ba0750_0 .var "rst", 0 0;
E_0x600002ca1940 .event negedge, v0x600000ba0120_0;
E_0x600002ca1980 .event posedge, v0x600000ba0480_0;
S_0x12b604b10 .scope module, "DUT" "d_ff_en" 2 16, 3 2 0, S_0x12b606af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 1 "q";
L_0x6000012a0af0 .functor BUFZ 1, v0x600000ba02d0_0, C4<0>, C4<0>, C4<0>;
v0x600000ba0120_0 .net "clk", 0 0, v0x600000ba0510_0;  1 drivers
v0x600000ba01b0_0 .net "d", 0 0, v0x600000ba05a0_0;  1 drivers
v0x600000ba0240_0 .var "d_nxt", 0 0;
v0x600000ba02d0_0 .var "d_reg", 0 0;
v0x600000ba0360_0 .net "en", 0 0, v0x600000ba0630_0;  1 drivers
v0x600000ba03f0_0 .net "q", 0 0, L_0x6000012a0af0;  alias, 1 drivers
v0x600000ba0480_0 .net "rst", 0 0, v0x600000ba0750_0;  1 drivers
E_0x600002ca19c0 .event anyedge, v0x600000ba0360_0, v0x600000ba02d0_0, v0x600000ba01b0_0;
E_0x600002ca1a00 .event posedge, v0x600000ba0120_0;
    .scope S_0x12b604b10;
T_0 ;
    %wait E_0x600002ca1a00;
    %load/vec4 v0x600000ba0480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ba02d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600000ba0240_0;
    %assign/vec4 v0x600000ba02d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12b604b10;
T_1 ;
    %wait E_0x600002ca19c0;
    %load/vec4 v0x600000ba0360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x600000ba01b0_0;
    %store/vec4 v0x600000ba0240_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600000ba02d0_0;
    %store/vec4 v0x600000ba0240_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x12b606af0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ba0510_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x12b606af0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x600000ba0510_0;
    %inv;
    %store/vec4 v0x600000ba0510_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12b606af0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ba0750_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000ba0750_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x12b606af0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ba0630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000ba05a0_0, 0, 1;
    %wait E_0x600002ca1980;
    %wait E_0x600002ca1940;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000ba0630_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600002ca1940;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ba0630_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600002ca1940;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000ba0630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ba05a0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600002ca1940;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000ba05a0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600002ca1940;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ba05a0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x12b606af0;
T_6 ;
    %vpi_call 2 54 "$dumpfile", "tb_d_ff_en.vcd" {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12b606af0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_d_ff_en.v";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/d_ff_en/d_ff_en.v";
