// Seed: 4187010244
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output wand id_2,
    input supply0 id_3,
    output supply1 id_4,
    output uwire id_5,
    input supply0 id_6,
    input tri0 id_7
);
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wor id_2,
    output wand id_3,
    output wor id_4,
    output supply0 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input uwire id_8
);
  wand id_10;
  tri  id_11;
  wire id_12;
  assign id_11 = {1'b0, id_10};
  wire id_13;
  module_0(
      id_0, id_8, id_5, id_2, id_6, id_3, id_8, id_8
  );
endmodule
