
reading lef ...

units:       1000
#layers:     13
#macros:     437
#vias:       25
#viarulegen: 25

reading def ...

design:      sb_0__0_
die area:    ( 0 0 ) ( 117355 128075 )
trackPts:    12
defvias:     4
#components: 1920
#terminals:  60
#snets:      2
#nets:       317

reading guide ...

#guides:     3010
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 35

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 14474
mcon shape region query size = 216
met1 shape region query size = 4700
via shape region query size = 400
met2 shape region query size = 234
via2 shape region query size = 400
met3 shape region query size = 224
via3 shape region query size = 400
met4 shape region query size = 115
via4 shape region query size = 10
met5 shape region query size = 16


start pin access
Error: no ap for PIN/VGND
Error: no ap for PIN/VPWR
  complete 40 pins
  complete 29 unique inst patterns
  complete 590 groups
Expt1 runtime (pin-level access point gen): 0.200365
Expt2 runtime (design-level access pattern gen): 0.046589
#scanned instances     = 1920
#unique  instances     = 35
#stdCellGenAp          = 412
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 255
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1122
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 11.04 (MB), peak = 11.18 (MB)

post process guides ...
GCELLGRID X -1 DO 18 STEP 6900 ;
GCELLGRID Y -1 DO 17 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 753
mcon guide region query size = 0
met1 guide region query size = 611
via guide region query size = 0
met2 guide region query size = 489
via2 guide region query size = 0
met3 guide region query size = 175
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 1242 vertical wires in 1 frboxes and 786 horizontal wires in 1 frboxes.
Done with 139 vertical wires in 1 frboxes and 90 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 16.09 (MB), peak = 20.48 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_0__0_/runs/10-09_13-01//results/routing/sb_0__0_.def.ref at line 2.


start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 16.15 (MB), peak = 20.48 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 26.43 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 29.01 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 27.91 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 25.46 (MB)
    completing 50% with 80 violations
    elapsed time = 00:00:00, memory = 24.77 (MB)
    completing 60% with 80 violations
    elapsed time = 00:00:00, memory = 24.48 (MB)
    completing 70% with 85 violations
    elapsed time = 00:00:01, memory = 30.27 (MB)
    completing 80% with 85 violations
    elapsed time = 00:00:01, memory = 29.41 (MB)
    completing 90% with 88 violations
    elapsed time = 00:00:01, memory = 27.68 (MB)
    completing 100% with 49 violations
    elapsed time = 00:00:01, memory = 16.93 (MB)
  number of violations = 85
cpu time = 00:00:02, elapsed time = 00:00:02, memory = 361.75 (MB), peak = 378.75 (MB)
total wire length = 8154 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 2039 um
total wire length on LAYER met2 = 4184 um
total wire length on LAYER met3 = 1928 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2323
up-via summary (total 2323):

-----------------------
 FR_MASTERSLICE       0
            li1    1088
           met1    1068
           met2     167
           met3       0
           met4       0
-----------------------
                   2323


start 1st optimization iteration ...
    completing 10% with 85 violations
    elapsed time = 00:00:00, memory = 376.18 (MB)
    completing 20% with 85 violations
    elapsed time = 00:00:00, memory = 376.31 (MB)
    completing 30% with 85 violations
    elapsed time = 00:00:00, memory = 376.31 (MB)
    completing 40% with 85 violations
    elapsed time = 00:00:00, memory = 376.46 (MB)
    completing 50% with 76 violations
    elapsed time = 00:00:00, memory = 378.16 (MB)
    completing 60% with 76 violations
    elapsed time = 00:00:00, memory = 378.16 (MB)
    completing 70% with 52 violations
    elapsed time = 00:00:00, memory = 377.12 (MB)
    completing 80% with 52 violations
    elapsed time = 00:00:00, memory = 377.12 (MB)
    completing 90% with 52 violations
    elapsed time = 00:00:01, memory = 377.99 (MB)
    completing 100% with 8 violations
    elapsed time = 00:00:01, memory = 361.76 (MB)
  number of violations = 8
cpu time = 00:00:02, elapsed time = 00:00:01, memory = 364.88 (MB), peak = 378.75 (MB)
total wire length = 8112 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 2108 um
total wire length on LAYER met2 = 4134 um
total wire length on LAYER met3 = 1868 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2309
up-via summary (total 2309):

-----------------------
 FR_MASTERSLICE       0
            li1    1088
           met1    1078
           met2     143
           met3       0
           met4       0
-----------------------
                   2309


start 2nd optimization iteration ...
    completing 10% with 8 violations
    elapsed time = 00:00:00, memory = 365.13 (MB)
    completing 20% with 8 violations
    elapsed time = 00:00:00, memory = 368.36 (MB)
    completing 30% with 8 violations
    elapsed time = 00:00:00, memory = 367.82 (MB)
    completing 40% with 8 violations
    elapsed time = 00:00:00, memory = 368.52 (MB)
    completing 50% with 8 violations
    elapsed time = 00:00:00, memory = 368.52 (MB)
    completing 60% with 12 violations
    elapsed time = 00:00:00, memory = 365.98 (MB)
    completing 70% with 12 violations
    elapsed time = 00:00:00, memory = 376.58 (MB)
    completing 80% with 20 violations
    elapsed time = 00:00:00, memory = 366.15 (MB)
    completing 90% with 20 violations
    elapsed time = 00:00:00, memory = 373.88 (MB)
    completing 100% with 23 violations
    elapsed time = 00:00:01, memory = 366.46 (MB)
  number of violations = 23
cpu time = 00:00:02, elapsed time = 00:00:01, memory = 366.46 (MB), peak = 381.96 (MB)
total wire length = 8082 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 2059 um
total wire length on LAYER met2 = 4139 um
total wire length on LAYER met3 = 1881 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2295
up-via summary (total 2295):

-----------------------
 FR_MASTERSLICE       0
            li1    1090
           met1    1060
           met2     145
           met3       0
           met4       0
-----------------------
                   2295


start 3rd optimization iteration ...
    completing 10% with 23 violations
    elapsed time = 00:00:00, memory = 366.86 (MB)
    completing 20% with 23 violations
    elapsed time = 00:00:00, memory = 367.44 (MB)
    completing 30% with 23 violations
    elapsed time = 00:00:00, memory = 367.44 (MB)
    completing 40% with 23 violations
    elapsed time = 00:00:00, memory = 367.44 (MB)
    completing 50% with 22 violations
    elapsed time = 00:00:00, memory = 373.09 (MB)
    completing 60% with 22 violations
    elapsed time = 00:00:00, memory = 377.88 (MB)
    completing 70% with 18 violations
    elapsed time = 00:00:00, memory = 372.97 (MB)
    completing 80% with 18 violations
    elapsed time = 00:00:00, memory = 378.56 (MB)
    completing 90% with 15 violations
    elapsed time = 00:00:00, memory = 378.75 (MB)
    completing 100% with 13 violations
    elapsed time = 00:00:00, memory = 364.88 (MB)
  number of violations = 13
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 364.88 (MB), peak = 384.20 (MB)
total wire length = 8084 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 2098 um
total wire length on LAYER met2 = 4132 um
total wire length on LAYER met3 = 1842 um
total wire length on LAYER met4 = 7 um
total wire length on LAYER met5 = 0 um
total number of vias = 2296
up-via summary (total 2296):

-----------------------
 FR_MASTERSLICE       0
            li1    1092
           met1    1063
           met2     139
           met3       2
           met4       0
-----------------------
                   2296


start 4th optimization iteration ...
    completing 10% with 13 violations
    elapsed time = 00:00:00, memory = 366.36 (MB)
    completing 20% with 13 violations
    elapsed time = 00:00:00, memory = 366.87 (MB)
    completing 30% with 13 violations
    elapsed time = 00:00:00, memory = 366.98 (MB)
    completing 40% with 13 violations
    elapsed time = 00:00:00, memory = 366.98 (MB)
    completing 50% with 13 violations
    elapsed time = 00:00:00, memory = 368.59 (MB)
    completing 60% with 13 violations
    elapsed time = 00:00:00, memory = 368.31 (MB)
    completing 70% with 13 violations
    elapsed time = 00:00:00, memory = 369.69 (MB)
    completing 80% with 13 violations
    elapsed time = 00:00:00, memory = 370.29 (MB)
    completing 90% with 13 violations
    elapsed time = 00:00:00, memory = 383.43 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 368.20 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 368.20 (MB), peak = 384.20 (MB)
total wire length = 8082 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 2103 um
total wire length on LAYER met2 = 4126 um
total wire length on LAYER met3 = 1842 um
total wire length on LAYER met4 = 7 um
total wire length on LAYER met5 = 0 um
total number of vias = 2290
up-via summary (total 2290):

-----------------------
 FR_MASTERSLICE       0
            li1    1090
           met1    1059
           met2     139
           met3       2
           met4       0
-----------------------
                   2290


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 366.66 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 368.22 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 368.22 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 368.11 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 368.74 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 369.54 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 368.37 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 369.11 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 372.77 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 372.77 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 372.77 (MB), peak = 384.20 (MB)
total wire length = 8082 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 2103 um
total wire length on LAYER met2 = 4126 um
total wire length on LAYER met3 = 1842 um
total wire length on LAYER met4 = 7 um
total wire length on LAYER met5 = 0 um
total number of vias = 2290
up-via summary (total 2290):

-----------------------
 FR_MASTERSLICE       0
            li1    1090
           met1    1059
           met2     139
           met3       2
           met4       0
-----------------------
                   2290


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 366.14 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 367.71 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 366.50 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 368.89 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 368.66 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 367.86 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 369.71 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 366.55 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 369.12 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 368.75 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 368.75 (MB), peak = 384.20 (MB)
total wire length = 8082 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 2103 um
total wire length on LAYER met2 = 4126 um
total wire length on LAYER met3 = 1842 um
total wire length on LAYER met4 = 7 um
total wire length on LAYER met5 = 0 um
total number of vias = 2290
up-via summary (total 2290):

-----------------------
 FR_MASTERSLICE       0
            li1    1090
           met1    1059
           met2     139
           met3       2
           met4       0
-----------------------
                   2290


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 364.88 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 365.90 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 365.23 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 366.38 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 367.50 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 367.34 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 366.66 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 365.80 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 366.82 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 366.48 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 366.48 (MB), peak = 384.20 (MB)
total wire length = 8082 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 2103 um
total wire length on LAYER met2 = 4126 um
total wire length on LAYER met3 = 1842 um
total wire length on LAYER met4 = 7 um
total wire length on LAYER met5 = 0 um
total number of vias = 2290
up-via summary (total 2290):

-----------------------
 FR_MASTERSLICE       0
            li1    1090
           met1    1059
           met2     139
           met3       2
           met4       0
-----------------------
                   2290


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 365.31 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 367.07 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 367.25 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 365.82 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 365.63 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 366.42 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 366.89 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 366.27 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 365.88 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 367.03 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 367.03 (MB), peak = 384.20 (MB)
total wire length = 8082 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 2103 um
total wire length on LAYER met2 = 4126 um
total wire length on LAYER met3 = 1842 um
total wire length on LAYER met4 = 7 um
total wire length on LAYER met5 = 0 um
total number of vias = 2290
up-via summary (total 2290):

-----------------------
 FR_MASTERSLICE       0
            li1    1090
           met1    1059
           met2     139
           met3       2
           met4       0
-----------------------
                   2290


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 366.06 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 366.51 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 366.23 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 366.38 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 367.43 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 365.82 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 365.44 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 366.84 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 365.99 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 366.10 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 366.10 (MB), peak = 384.20 (MB)
total wire length = 8082 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 2103 um
total wire length on LAYER met2 = 4126 um
total wire length on LAYER met3 = 1842 um
total wire length on LAYER met4 = 7 um
total wire length on LAYER met5 = 0 um
total number of vias = 2290
up-via summary (total 2290):

-----------------------
 FR_MASTERSLICE       0
            li1    1090
           met1    1059
           met2     139
           met3       2
           met4       0
-----------------------
                   2290


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 364.90 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 366.26 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 365.59 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 367.05 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 366.95 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 367.31 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 366.88 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 365.74 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 366.45 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 365.78 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 365.78 (MB), peak = 384.20 (MB)
total wire length = 8082 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 2103 um
total wire length on LAYER met2 = 4126 um
total wire length on LAYER met3 = 1842 um
total wire length on LAYER met4 = 7 um
total wire length on LAYER met5 = 0 um
total number of vias = 2290
up-via summary (total 2290):

-----------------------
 FR_MASTERSLICE       0
            li1    1090
           met1    1059
           met2     139
           met3       2
           met4       0
-----------------------
                   2290


complete detail routing
total wire length = 8082 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 2103 um
total wire length on LAYER met2 = 4126 um
total wire length on LAYER met3 = 1842 um
total wire length on LAYER met4 = 7 um
total wire length on LAYER met5 = 0 um
total number of vias = 2290
up-via summary (total 2290):

-----------------------
 FR_MASTERSLICE       0
            li1    1090
           met1    1059
           met2     139
           met3       2
           met4       0
-----------------------
                   2290

cpu time = 00:00:11, elapsed time = 00:00:07, memory = 365.78 (MB), peak = 384.20 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_0__0_/runs/10-09_13-01//results/routing/sb_0__0_.def.ref at line 2.


Runtime taken (hrt): 8.47171
