
*** Running vivado
    with args -log PMCP.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source PMCP.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source PMCP.tcl -notrace
Command: link_design -top PMCP -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1660 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Documents/UET Courses/6th Semester/Computer Architecture/Lab/Pipeline_UART_Integrated/viv/pipline_uart_intg/pipline_uart_intg.srcs/constrs_1/new/pipe_uart.xdc]
Finished Parsing XDC File [D:/Documents/UET Courses/6th Semester/Computer Architecture/Lab/Pipeline_UART_Integrated/viv/pipline_uart_intg/pipline_uart_intg.srcs/constrs_1/new/pipe_uart.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 665.512 ; gain = 388.602
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.867 . Memory (MB): peak = 669.000 ; gain = 3.488

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21ca98923

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1235.023 ; gain = 566.023

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21ca98923

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1235.023 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16d54d621

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1235.023 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 218e4a2de

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1235.023 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 218e4a2de

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1235.023 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 18fcaf320

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1235.023 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18fcaf320

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1235.023 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1235.023 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18fcaf320

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1235.023 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18fcaf320

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1235.023 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18fcaf320

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1235.023 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1235.023 ; gain = 569.512
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1235.023 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Documents/UET Courses/6th Semester/Computer Architecture/Lab/Pipeline_UART_Integrated/viv/pipline_uart_intg/pipline_uart_intg.runs/impl_1/PMCP_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file PMCP_drc_opted.rpt -pb PMCP_drc_opted.pb -rpx PMCP_drc_opted.rpx
Command: report_drc -file PMCP_drc_opted.rpt -pb PMCP_drc_opted.pb -rpx PMCP_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Documents/UET Courses/6th Semester/Computer Architecture/Lab/Pipeline_UART_Integrated/viv/pipline_uart_intg/pipline_uart_intg.runs/impl_1/PMCP_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1235.023 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: db6b9c61

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1235.023 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1235.023 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15003d9f6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1240.113 ; gain = 5.090

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18c50a7cd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1287.758 ; gain = 52.734

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18c50a7cd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1287.758 ; gain = 52.734
Phase 1 Placer Initialization | Checksum: 18c50a7cd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1287.758 ; gain = 52.734

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 231fdbf38

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1287.758 ; gain = 52.734

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1287.758 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 207d71fa1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 1287.758 ; gain = 52.734
Phase 2 Global Placement | Checksum: 20fea9799

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 1287.758 ; gain = 52.734

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20fea9799

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 1287.758 ; gain = 52.734

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2469b0fbf

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 1287.758 ; gain = 52.734

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21659ca42

Time (s): cpu = 00:00:57 ; elapsed = 00:00:39 . Memory (MB): peak = 1287.758 ; gain = 52.734

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 21659ca42

Time (s): cpu = 00:00:57 ; elapsed = 00:00:39 . Memory (MB): peak = 1287.758 ; gain = 52.734

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 21659ca42

Time (s): cpu = 00:00:57 ; elapsed = 00:00:39 . Memory (MB): peak = 1287.758 ; gain = 52.734

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 247da3fe5

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 1287.758 ; gain = 52.734

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 10c6a8d17

Time (s): cpu = 00:01:28 ; elapsed = 00:01:11 . Memory (MB): peak = 1287.758 ; gain = 52.734

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1263d0a16

Time (s): cpu = 00:01:32 ; elapsed = 00:01:16 . Memory (MB): peak = 1287.758 ; gain = 52.734

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1263d0a16

Time (s): cpu = 00:01:32 ; elapsed = 00:01:16 . Memory (MB): peak = 1287.758 ; gain = 52.734

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 230b6cd41

Time (s): cpu = 00:02:17 ; elapsed = 00:01:54 . Memory (MB): peak = 1287.758 ; gain = 52.734
Phase 3 Detail Placement | Checksum: 230b6cd41

Time (s): cpu = 00:02:17 ; elapsed = 00:01:55 . Memory (MB): peak = 1287.758 ; gain = 52.734

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2729f7c0b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2729f7c0b

Time (s): cpu = 00:02:36 ; elapsed = 00:02:07 . Memory (MB): peak = 1332.145 ; gain = 97.121
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.804. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a4a3079e

Time (s): cpu = 00:05:00 ; elapsed = 00:04:29 . Memory (MB): peak = 1332.145 ; gain = 97.121
Phase 4.1 Post Commit Optimization | Checksum: 1a4a3079e

Time (s): cpu = 00:05:00 ; elapsed = 00:04:29 . Memory (MB): peak = 1332.145 ; gain = 97.121

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a4a3079e

Time (s): cpu = 00:05:01 ; elapsed = 00:04:30 . Memory (MB): peak = 1332.145 ; gain = 97.121

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a4a3079e

Time (s): cpu = 00:05:01 ; elapsed = 00:04:30 . Memory (MB): peak = 1332.145 ; gain = 97.121

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 13548faca

Time (s): cpu = 00:05:02 ; elapsed = 00:04:30 . Memory (MB): peak = 1332.145 ; gain = 97.121
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13548faca

Time (s): cpu = 00:05:02 ; elapsed = 00:04:31 . Memory (MB): peak = 1332.145 ; gain = 97.121
Ending Placer Task | Checksum: 11dab47ad

Time (s): cpu = 00:05:02 ; elapsed = 00:04:31 . Memory (MB): peak = 1332.145 ; gain = 97.121
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:04 ; elapsed = 00:04:32 . Memory (MB): peak = 1332.145 ; gain = 97.121
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1337.855 ; gain = 5.711
INFO: [Common 17-1381] The checkpoint 'D:/Documents/UET Courses/6th Semester/Computer Architecture/Lab/Pipeline_UART_Integrated/viv/pipline_uart_intg/pipline_uart_intg.runs/impl_1/PMCP_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1337.855 ; gain = 5.711
INFO: [runtcl-4] Executing : report_io -file PMCP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1337.855 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file PMCP_utilization_placed.rpt -pb PMCP_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.539 . Memory (MB): peak = 1337.855 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file PMCP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 1337.855 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d6ba2860 ConstDB: 0 ShapeSum: 46f11f4d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: cb5ac321

Time (s): cpu = 00:02:47 ; elapsed = 00:02:33 . Memory (MB): peak = 1445.230 ; gain = 107.375
Post Restoration Checksum: NetGraph: 531f8c36 NumContArr: 783b36eb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cb5ac321

Time (s): cpu = 00:02:49 ; elapsed = 00:02:35 . Memory (MB): peak = 1445.230 ; gain = 107.375

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cb5ac321

Time (s): cpu = 00:02:49 ; elapsed = 00:02:35 . Memory (MB): peak = 1451.242 ; gain = 113.387

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cb5ac321

Time (s): cpu = 00:02:49 ; elapsed = 00:02:35 . Memory (MB): peak = 1451.242 ; gain = 113.387
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 185e18a40

Time (s): cpu = 00:03:16 ; elapsed = 00:02:53 . Memory (MB): peak = 1485.137 ; gain = 147.281
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.821 | TNS=-1174.797| WHS=-0.194 | THS=-2.696 |

Phase 2 Router Initialization | Checksum: 122700fc0

Time (s): cpu = 00:03:25 ; elapsed = 00:02:59 . Memory (MB): peak = 1485.137 ; gain = 147.281

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15cf65a9d

Time (s): cpu = 00:03:44 ; elapsed = 00:03:09 . Memory (MB): peak = 1492.000 ; gain = 154.145

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4196
 Number of Nodes with overlaps = 720
 Number of Nodes with overlaps = 379
 Number of Nodes with overlaps = 202
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.177 | TNS=-3579.633| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 122647534

Time (s): cpu = 00:06:18 ; elapsed = 00:04:47 . Memory (MB): peak = 1492.000 ; gain = 154.145

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 775
 Number of Nodes with overlaps = 465
 Number of Nodes with overlaps = 204
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.974 | TNS=-3563.189| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 249285096

Time (s): cpu = 00:07:42 ; elapsed = 00:05:38 . Memory (MB): peak = 1492.000 ; gain = 154.145

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 992
 Number of Nodes with overlaps = 506
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.944 | TNS=-3541.280| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 270fc64bc

Time (s): cpu = 00:08:51 ; elapsed = 00:06:20 . Memory (MB): peak = 1492.000 ; gain = 154.145
Phase 4 Rip-up And Reroute | Checksum: 270fc64bc

Time (s): cpu = 00:08:51 ; elapsed = 00:06:20 . Memory (MB): peak = 1492.000 ; gain = 154.145

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 295fb06a7

Time (s): cpu = 00:08:53 ; elapsed = 00:06:21 . Memory (MB): peak = 1492.000 ; gain = 154.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.937 | TNS=-3219.847| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 14d72361e

Time (s): cpu = 00:10:36 ; elapsed = 00:07:15 . Memory (MB): peak = 1523.129 ; gain = 185.273

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14d72361e

Time (s): cpu = 00:10:36 ; elapsed = 00:07:15 . Memory (MB): peak = 1523.129 ; gain = 185.273
Phase 5 Delay and Skew Optimization | Checksum: 14d72361e

Time (s): cpu = 00:10:36 ; elapsed = 00:07:15 . Memory (MB): peak = 1523.129 ; gain = 185.273

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18f972115

Time (s): cpu = 00:10:40 ; elapsed = 00:07:18 . Memory (MB): peak = 1523.129 ; gain = 185.273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.916 | TNS=-3135.072| WHS=0.062  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18f972115

Time (s): cpu = 00:10:40 ; elapsed = 00:07:18 . Memory (MB): peak = 1523.129 ; gain = 185.273
Phase 6 Post Hold Fix | Checksum: 18f972115

Time (s): cpu = 00:10:40 ; elapsed = 00:07:18 . Memory (MB): peak = 1523.129 ; gain = 185.273

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.33194 %
  Global Horizontal Routing Utilization  = 5.2554 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 87.3874%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X27Y16 -> INT_R_X27Y16
South Dir 1x1 Area, Max Cong = 80.1802%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y22 -> INT_L_X18Y22
West Dir 1x1 Area, Max Cong = 75%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 20c5c10c3

Time (s): cpu = 00:10:41 ; elapsed = 00:07:19 . Memory (MB): peak = 1523.129 ; gain = 185.273

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20c5c10c3

Time (s): cpu = 00:10:41 ; elapsed = 00:07:19 . Memory (MB): peak = 1523.129 ; gain = 185.273

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ec84a846

Time (s): cpu = 00:10:47 ; elapsed = 00:07:26 . Memory (MB): peak = 1523.129 ; gain = 185.273

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.916 | TNS=-3135.072| WHS=0.062  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1ec84a846

Time (s): cpu = 00:10:48 ; elapsed = 00:07:26 . Memory (MB): peak = 1523.129 ; gain = 185.273
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:10:48 ; elapsed = 00:07:26 . Memory (MB): peak = 1523.129 ; gain = 185.273

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:10:58 ; elapsed = 00:07:32 . Memory (MB): peak = 1523.129 ; gain = 185.273
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1523.129 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Documents/UET Courses/6th Semester/Computer Architecture/Lab/Pipeline_UART_Integrated/viv/pipline_uart_intg/pipline_uart_intg.runs/impl_1/PMCP_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1523.129 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file PMCP_drc_routed.rpt -pb PMCP_drc_routed.pb -rpx PMCP_drc_routed.rpx
Command: report_drc -file PMCP_drc_routed.rpt -pb PMCP_drc_routed.pb -rpx PMCP_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Documents/UET Courses/6th Semester/Computer Architecture/Lab/Pipeline_UART_Integrated/viv/pipline_uart_intg/pipline_uart_intg.runs/impl_1/PMCP_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1523.129 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file PMCP_methodology_drc_routed.rpt -pb PMCP_methodology_drc_routed.pb -rpx PMCP_methodology_drc_routed.rpx
Command: report_methodology -file PMCP_methodology_drc_routed.rpt -pb PMCP_methodology_drc_routed.pb -rpx PMCP_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Documents/UET Courses/6th Semester/Computer Architecture/Lab/Pipeline_UART_Integrated/viv/pipline_uart_intg/pipline_uart_intg.runs/impl_1/PMCP_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 1523.129 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file PMCP_power_routed.rpt -pb PMCP_power_summary_routed.pb -rpx PMCP_power_routed.rpx
Command: report_power -file PMCP_power_routed.rpt -pb PMCP_power_summary_routed.pb -rpx PMCP_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
78 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 1553.922 ; gain = 30.793
INFO: [runtcl-4] Executing : report_route_status -file PMCP_route_status.rpt -pb PMCP_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file PMCP_timing_summary_routed.rpt -pb PMCP_timing_summary_routed.pb -rpx PMCP_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file PMCP_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file PMCP_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1553.922 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file PMCP_bus_skew_routed.rpt -pb PMCP_bus_skew_routed.pb -rpx PMCP_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Mar 27 13:13:36 2025...

*** Running vivado
    with args -log PMCP.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source PMCP.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source PMCP.tcl -notrace
Command: link_design -top PMCP -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1660 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Documents/UET Courses/6th Semester/Computer Architecture/Lab/Pipeline_UART_Integrated/viv/pipline_uart_intg/pipline_uart_intg.srcs/constrs_1/new/pipe_uart.xdc]
Finished Parsing XDC File [D:/Documents/UET Courses/6th Semester/Computer Architecture/Lab/Pipeline_UART_Integrated/viv/pipline_uart_intg/pipline_uart_intg.srcs/constrs_1/new/pipe_uart.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 664.520 ; gain = 387.562
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 668.238 ; gain = 3.719

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 235e849b8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1235.852 ; gain = 567.613

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 235e849b8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1235.852 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a0c91d93

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1235.852 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c5501bda

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1235.852 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c5501bda

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1235.852 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 142979416

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1235.852 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 142979416

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1235.852 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1235.852 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 142979416

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1235.852 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 142979416

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1235.852 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 142979416

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1235.852 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1235.852 ; gain = 571.332
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1235.852 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Documents/UET Courses/6th Semester/Computer Architecture/Lab/Pipeline_UART_Integrated/viv/pipline_uart_intg/pipline_uart_intg.runs/impl_1/PMCP_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.852 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file PMCP_drc_opted.rpt -pb PMCP_drc_opted.pb -rpx PMCP_drc_opted.rpx
Command: report_drc -file PMCP_drc_opted.rpt -pb PMCP_drc_opted.pb -rpx PMCP_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Documents/UET Courses/6th Semester/Computer Architecture/Lab/Pipeline_UART_Integrated/viv/pipline_uart_intg/pipline_uart_intg.runs/impl_1/PMCP_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1235.852 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1235.852 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fb630d00

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1235.852 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1235.852 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 369cf365

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1244.078 ; gain = 8.227

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f87b56b1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1289.883 ; gain = 54.031

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f87b56b1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1289.883 ; gain = 54.031
Phase 1 Placer Initialization | Checksum: f87b56b1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1289.883 ; gain = 54.031

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: fcb0e022

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1289.883 ; gain = 54.031

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1289.883 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 65b192e0

Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 1289.883 ; gain = 54.031
Phase 2 Global Placement | Checksum: 9a2045fa

Time (s): cpu = 00:01:05 ; elapsed = 00:00:43 . Memory (MB): peak = 1289.883 ; gain = 54.031

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 9a2045fa

Time (s): cpu = 00:01:06 ; elapsed = 00:00:43 . Memory (MB): peak = 1289.883 ; gain = 54.031

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13bb4546f

Time (s): cpu = 00:01:11 ; elapsed = 00:00:47 . Memory (MB): peak = 1289.883 ; gain = 54.031

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dc4ff76c

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 1289.883 ; gain = 54.031

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dc4ff76c

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 1289.883 ; gain = 54.031

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1dc4ff76c

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 1289.883 ; gain = 54.031

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1b01216c5

Time (s): cpu = 00:01:18 ; elapsed = 00:00:54 . Memory (MB): peak = 1289.883 ; gain = 54.031

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 16eaa756e

Time (s): cpu = 00:01:32 ; elapsed = 00:01:10 . Memory (MB): peak = 1289.883 ; gain = 54.031

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1db24c396

Time (s): cpu = 00:01:35 ; elapsed = 00:01:12 . Memory (MB): peak = 1289.883 ; gain = 54.031

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1db24c396

Time (s): cpu = 00:01:35 ; elapsed = 00:01:12 . Memory (MB): peak = 1289.883 ; gain = 54.031

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 13be026de

Time (s): cpu = 00:01:57 ; elapsed = 00:01:33 . Memory (MB): peak = 1289.883 ; gain = 54.031
Phase 3 Detail Placement | Checksum: 13be026de

Time (s): cpu = 00:01:57 ; elapsed = 00:01:33 . Memory (MB): peak = 1289.883 ; gain = 54.031

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 153733d84

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 153733d84

Time (s): cpu = 00:02:08 ; elapsed = 00:01:40 . Memory (MB): peak = 1332.641 ; gain = 96.789
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.850. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: fa696712

Time (s): cpu = 00:03:21 ; elapsed = 00:02:51 . Memory (MB): peak = 1332.641 ; gain = 96.789
Phase 4.1 Post Commit Optimization | Checksum: fa696712

Time (s): cpu = 00:03:21 ; elapsed = 00:02:51 . Memory (MB): peak = 1332.641 ; gain = 96.789

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fa696712

Time (s): cpu = 00:03:22 ; elapsed = 00:02:51 . Memory (MB): peak = 1332.641 ; gain = 96.789

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: fa696712

Time (s): cpu = 00:03:22 ; elapsed = 00:02:52 . Memory (MB): peak = 1332.641 ; gain = 96.789

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: b5f2d6c8

Time (s): cpu = 00:03:22 ; elapsed = 00:02:52 . Memory (MB): peak = 1332.641 ; gain = 96.789
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b5f2d6c8

Time (s): cpu = 00:03:23 ; elapsed = 00:02:52 . Memory (MB): peak = 1332.707 ; gain = 96.855
Ending Placer Task | Checksum: a8cfc30b

Time (s): cpu = 00:03:23 ; elapsed = 00:02:52 . Memory (MB): peak = 1332.707 ; gain = 96.855
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:28 ; elapsed = 00:02:55 . Memory (MB): peak = 1332.707 ; gain = 96.855
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1338.781 ; gain = 6.074
INFO: [Common 17-1381] The checkpoint 'D:/Documents/UET Courses/6th Semester/Computer Architecture/Lab/Pipeline_UART_Integrated/viv/pipline_uart_intg/pipline_uart_intg.runs/impl_1/PMCP_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1338.781 ; gain = 6.074
INFO: [runtcl-4] Executing : report_io -file PMCP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1338.781 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file PMCP_utilization_placed.rpt -pb PMCP_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.366 . Memory (MB): peak = 1338.781 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file PMCP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1338.781 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8e4cc795 ConstDB: 0 ShapeSum: 1a82fb76 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 29afb99f

Time (s): cpu = 00:01:37 ; elapsed = 00:01:26 . Memory (MB): peak = 1447.754 ; gain = 108.973
Post Restoration Checksum: NetGraph: 28b2df32 NumContArr: fcda6d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 29afb99f

Time (s): cpu = 00:01:38 ; elapsed = 00:01:27 . Memory (MB): peak = 1447.754 ; gain = 108.973

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 29afb99f

Time (s): cpu = 00:01:39 ; elapsed = 00:01:28 . Memory (MB): peak = 1455.133 ; gain = 116.352

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 29afb99f

Time (s): cpu = 00:01:39 ; elapsed = 00:01:28 . Memory (MB): peak = 1455.133 ; gain = 116.352
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a899ea7e

Time (s): cpu = 00:01:56 ; elapsed = 00:01:39 . Memory (MB): peak = 1488.523 ; gain = 149.742
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.788 | TNS=-1088.772| WHS=-0.141 | THS=-3.617 |

Phase 2 Router Initialization | Checksum: 17115e5e6

Time (s): cpu = 00:02:02 ; elapsed = 00:01:42 . Memory (MB): peak = 1488.523 ; gain = 149.742

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d0076901

Time (s): cpu = 00:02:14 ; elapsed = 00:01:48 . Memory (MB): peak = 1491.957 ; gain = 153.176

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4141
 Number of Nodes with overlaps = 779
 Number of Nodes with overlaps = 529
 Number of Nodes with overlaps = 264
 Number of Nodes with overlaps = 180
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.048 | TNS=-3398.084| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1640d6095

Time (s): cpu = 00:04:11 ; elapsed = 00:02:59 . Memory (MB): peak = 1491.957 ; gain = 153.176

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 807
 Number of Nodes with overlaps = 540
 Number of Nodes with overlaps = 226
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.060 | TNS=-3398.793| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c6d68399

Time (s): cpu = 00:04:55 ; elapsed = 00:03:24 . Memory (MB): peak = 1491.957 ; gain = 153.176
Phase 4 Rip-up And Reroute | Checksum: 1c6d68399

Time (s): cpu = 00:04:56 ; elapsed = 00:03:24 . Memory (MB): peak = 1491.957 ; gain = 153.176

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b2d703d7

Time (s): cpu = 00:04:58 ; elapsed = 00:03:25 . Memory (MB): peak = 1491.957 ; gain = 153.176
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.041 | TNS=-3314.804| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: fbc68698

Time (s): cpu = 00:05:46 ; elapsed = 00:03:51 . Memory (MB): peak = 1537.781 ; gain = 199.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: fbc68698

Time (s): cpu = 00:05:46 ; elapsed = 00:03:51 . Memory (MB): peak = 1537.781 ; gain = 199.000
Phase 5 Delay and Skew Optimization | Checksum: fbc68698

Time (s): cpu = 00:05:47 ; elapsed = 00:03:51 . Memory (MB): peak = 1537.781 ; gain = 199.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: abe4323c

Time (s): cpu = 00:05:48 ; elapsed = 00:03:52 . Memory (MB): peak = 1537.781 ; gain = 199.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.041 | TNS=-3132.909| WHS=0.111  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: abe4323c

Time (s): cpu = 00:05:49 ; elapsed = 00:03:52 . Memory (MB): peak = 1537.781 ; gain = 199.000
Phase 6 Post Hold Fix | Checksum: abe4323c

Time (s): cpu = 00:05:49 ; elapsed = 00:03:52 . Memory (MB): peak = 1537.781 ; gain = 199.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.26148 %
  Global Horizontal Routing Utilization  = 5.28403 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 82.8829%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 89.7059%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X23Y52 -> INT_R_X23Y52
   INT_R_X19Y50 -> INT_R_X19Y50
   INT_L_X24Y43 -> INT_L_X24Y43
West Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: eadcc63a

Time (s): cpu = 00:05:49 ; elapsed = 00:03:52 . Memory (MB): peak = 1537.781 ; gain = 199.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: eadcc63a

Time (s): cpu = 00:05:49 ; elapsed = 00:03:53 . Memory (MB): peak = 1537.781 ; gain = 199.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12bbee079

Time (s): cpu = 00:05:52 ; elapsed = 00:03:56 . Memory (MB): peak = 1537.781 ; gain = 199.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.041 | TNS=-3132.909| WHS=0.111  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 12bbee079

Time (s): cpu = 00:05:52 ; elapsed = 00:03:56 . Memory (MB): peak = 1537.781 ; gain = 199.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:52 ; elapsed = 00:03:56 . Memory (MB): peak = 1537.781 ; gain = 199.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:59 ; elapsed = 00:04:00 . Memory (MB): peak = 1537.781 ; gain = 199.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1537.781 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Documents/UET Courses/6th Semester/Computer Architecture/Lab/Pipeline_UART_Integrated/viv/pipline_uart_intg/pipline_uart_intg.runs/impl_1/PMCP_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1537.781 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file PMCP_drc_routed.rpt -pb PMCP_drc_routed.pb -rpx PMCP_drc_routed.rpx
Command: report_drc -file PMCP_drc_routed.rpt -pb PMCP_drc_routed.pb -rpx PMCP_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Documents/UET Courses/6th Semester/Computer Architecture/Lab/Pipeline_UART_Integrated/viv/pipline_uart_intg/pipline_uart_intg.runs/impl_1/PMCP_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file PMCP_methodology_drc_routed.rpt -pb PMCP_methodology_drc_routed.pb -rpx PMCP_methodology_drc_routed.rpx
Command: report_methodology -file PMCP_methodology_drc_routed.rpt -pb PMCP_methodology_drc_routed.pb -rpx PMCP_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Documents/UET Courses/6th Semester/Computer Architecture/Lab/Pipeline_UART_Integrated/viv/pipline_uart_intg/pipline_uart_intg.runs/impl_1/PMCP_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1537.781 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file PMCP_power_routed.rpt -pb PMCP_power_summary_routed.pb -rpx PMCP_power_routed.rpx
Command: report_power -file PMCP_power_routed.rpt -pb PMCP_power_summary_routed.pb -rpx PMCP_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1560.824 ; gain = 23.043
INFO: [runtcl-4] Executing : report_route_status -file PMCP_route_status.rpt -pb PMCP_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file PMCP_timing_summary_routed.rpt -pb PMCP_timing_summary_routed.pb -rpx PMCP_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file PMCP_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file PMCP_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file PMCP_bus_skew_routed.rpt -pb PMCP_bus_skew_routed.pb -rpx PMCP_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Mar 27 13:43:52 2025...
