{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v " "Source file: /home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1498690164090 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1498690164090 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v " "Source file: /home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1498690164286 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1498690164286 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v " "Source file: /home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1498690164305 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1498690164305 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498690199432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498690199451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 19:49:58 2017 " "Processing started: Wed Jun 28 19:49:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498690199451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690199451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690199451 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1498690205314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1498690205344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Banco de registradores/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file Banco de registradores/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690237480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690237480 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "program MIPS.v(4) " "Verilog HDL Declaration warning at MIPS.v(4): \"program\" is SystemVerilog-2005 keyword" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1498690237522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS.v 1 1 " "Found 1 design units, including 1 entities, in source file MIPS.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690237523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690237523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690237524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690237524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALUadd.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALUadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUadd " "Found entity 1: ALUadd" {  } { { "ALU/ALUadd.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALUadd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690237570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690237570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALUadd4.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALUadd4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUadd1 " "Found entity 1: ALUadd1" {  } { { "ALU/ALUadd4.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALUadd4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690237571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690237571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_extender/bit_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_extender/bit_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitExtender " "Found entity 1: bitExtender" {  } { { "bit_extender/bit_extender.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/bit_extender/bit_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690237576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690237576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/program_counter/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690237597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690237597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_out/data_out.v 1 1 " "Found 1 design units, including 1 entities, in source file data_out/data_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainMemory " "Found entity 1: mainMemory" {  } { { "data_out/data_out.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/data_out/data_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690237619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690237619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia/divisor_frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_frequencia/divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_frequencia " "Found entity 1: divisor_frequencia" {  } { { "divisor_frequencia/divisor_frequencia.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/divisor_frequencia/divisor_frequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690237624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690237624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UC/UC.v 1 1 " "Found 1 design units, including 1 entities, in source file UC/UC.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_de_controle " "Found entity 1: Unidade_de_controle" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690237649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690237649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_memory/Instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file Instruction_memory/Instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instructions_memory " "Found entity 1: Instructions_memory" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690237650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690237650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador/MUX5.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexador/MUX5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX5bits " "Found entity 1: MUX5bits" {  } { { "Multiplexador/MUX5.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Multiplexador/MUX5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690237651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690237651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador/MUX32.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexador/MUX32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32bits " "Found entity 1: MUX32bits" {  } { { "Multiplexador/MUX32.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Multiplexador/MUX32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690237652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690237652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Output/sevenSegmentDisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file Output/sevenSegmentDisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentsDisplay " "Found entity 1: sevenSegmentsDisplay" {  } { { "Output/sevenSegmentDisplay.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/sevenSegmentDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690237653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690237653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Output/BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file Output/BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690237654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690237654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Output/Output.v 1 1 " "Found 1 design units, including 1 entities, in source file Output/Output.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output " "Found entity 1: Output" {  } { { "Output/Output.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/Output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690237655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690237655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Debouncer/Debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file Debouncer/Debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "Debouncer/Debouncer.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Debouncer/Debouncer.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690237656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690237656 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(16) " "Verilog HDL Instantiation warning at MIPS.v(16): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498690237673 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(22) " "Verilog HDL Instantiation warning at MIPS.v(22): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498690237673 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(24) " "Verilog HDL Instantiation warning at MIPS.v(24): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498690237673 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(33) " "Verilog HDL Instantiation warning at MIPS.v(33): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498690237673 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(39) " "Verilog HDL Instantiation warning at MIPS.v(39): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498690237674 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(44) " "Verilog HDL Instantiation warning at MIPS.v(44): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498690237674 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(52) " "Verilog HDL Instantiation warning at MIPS.v(52): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498690237674 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(60) " "Verilog HDL Instantiation warning at MIPS.v(60): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498690237675 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(63) " "Verilog HDL Instantiation warning at MIPS.v(63): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 63 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498690237675 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(69) " "Verilog HDL Instantiation warning at MIPS.v(69): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 69 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498690237675 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(72) " "Verilog HDL Instantiation warning at MIPS.v(72): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 72 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498690237675 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(75) " "Verilog HDL Instantiation warning at MIPS.v(75): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 75 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498690237675 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1498690238105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:comb_3 " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:comb_3\"" {  } { { "MIPS.v" "comb_3" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690238217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Debouncer.v(36) " "Verilog HDL assignment warning at Debouncer.v(36): truncated value with size 32 to match size of target (11)" {  } { { "Debouncer/Debouncer.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Debouncer/Debouncer.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498690238239 "|MIPS|DeBounce:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUadd1 ALUadd1:comb_5 " "Elaborating entity \"ALUadd1\" for hierarchy \"ALUadd1:comb_5\"" {  } { { "MIPS.v" "comb_5" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690238242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32bits MUX32bits:muxBranch " "Elaborating entity \"MUX32bits\" for hierarchy \"MUX32bits:muxBranch\"" {  } { { "MIPS.v" "muxBranch" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690238244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUadd ALUadd:comb_7 " "Elaborating entity \"ALUadd\" for hierarchy \"ALUadd:comb_7\"" {  } { { "MIPS.v" "comb_7" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690238246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc\"" {  } { { "MIPS.v" "pc" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690238248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instructions_memory Instructions_memory:comb_9 " "Elaborating entity \"Instructions_memory\" for hierarchy \"Instructions_memory:comb_9\"" {  } { { "MIPS.v" "comb_9" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690238427 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM\[80..24\] 0 Instruction_memory.v(7) " "Net \"RAM\[80..24\]\" at Instruction_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498690238457 "|MIPS|Instructions_memory:comb_9"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM\[14..10\] 0 Instruction_memory.v(7) " "Net \"RAM\[14..10\]\" at Instruction_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498690238457 "|MIPS|Instructions_memory:comb_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_de_controle Unidade_de_controle:comb_10 " "Elaborating entity \"Unidade_de_controle\" for hierarchy \"Unidade_de_controle:comb_10\"" {  } { { "MIPS.v" "comb_10" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690238458 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UC.v(17) " "Verilog HDL Case Statement warning at UC.v(17): incomplete case statement has no default case item" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1498690238459 "|MIPS|Unidade_de_controle:comb_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX5bits MUX5bits:muxRegDst " "Elaborating entity \"MUX5bits\" for hierarchy \"MUX5bits:muxRegDst\"" {  } { { "MIPS.v" "muxRegDst" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690238460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:comb_11 " "Elaborating entity \"registers\" for hierarchy \"registers:comb_11\"" {  } { { "MIPS.v" "comb_11" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690238462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitExtender bitExtender:be " "Elaborating entity \"bitExtender\" for hierarchy \"bitExtender:be\"" {  } { { "MIPS.v" "be" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690238475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:comb_12 " "Elaborating entity \"ALU\" for hierarchy \"ALU:comb_12\"" {  } { { "MIPS.v" "comb_12" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690238482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(18) " "Verilog HDL assignment warning at ALU.v(18): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498690238483 "|MIPS|ALU:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(23) " "Verilog HDL assignment warning at ALU.v(23): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498690238483 "|MIPS|ALU:comb_12"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(27) " "Verilog HDL Case Statement warning at ALU.v(27): incomplete case statement has no default case item" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1498690238485 "|MIPS|ALU:comb_12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluResult ALU.v(17) " "Verilog HDL Always Construct warning at ALU.v(17): inferring latch(es) for variable \"aluResult\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498690238486 "|MIPS|ALU:comb_12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero ALU.v(17) " "Verilog HDL Always Construct warning at ALU.v(17): inferring latch(es) for variable \"zero\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498690238486 "|MIPS|ALU:comb_12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALU.v(17) " "Verilog HDL Always Construct warning at ALU.v(17): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498690238486 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.v(17) " "Inferred latch for \"result\[0\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238503 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.v(17) " "Inferred latch for \"result\[1\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238504 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.v(17) " "Inferred latch for \"result\[2\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238504 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.v(17) " "Inferred latch for \"result\[3\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238504 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.v(17) " "Inferred latch for \"result\[4\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238504 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.v(17) " "Inferred latch for \"result\[5\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238504 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.v(17) " "Inferred latch for \"result\[6\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238504 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.v(17) " "Inferred latch for \"result\[7\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238504 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU.v(17) " "Inferred latch for \"result\[8\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238504 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU.v(17) " "Inferred latch for \"result\[9\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238505 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU.v(17) " "Inferred latch for \"result\[10\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238505 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU.v(17) " "Inferred latch for \"result\[11\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238505 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU.v(17) " "Inferred latch for \"result\[12\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238505 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU.v(17) " "Inferred latch for \"result\[13\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238505 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU.v(17) " "Inferred latch for \"result\[14\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238505 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU.v(17) " "Inferred latch for \"result\[15\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238505 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] ALU.v(17) " "Inferred latch for \"result\[16\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238506 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] ALU.v(17) " "Inferred latch for \"result\[17\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238506 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] ALU.v(17) " "Inferred latch for \"result\[18\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238506 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] ALU.v(17) " "Inferred latch for \"result\[19\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238506 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] ALU.v(17) " "Inferred latch for \"result\[20\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238506 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] ALU.v(17) " "Inferred latch for \"result\[21\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238506 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] ALU.v(17) " "Inferred latch for \"result\[22\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238506 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] ALU.v(17) " "Inferred latch for \"result\[23\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238507 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] ALU.v(17) " "Inferred latch for \"result\[24\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238507 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] ALU.v(17) " "Inferred latch for \"result\[25\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238507 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] ALU.v(17) " "Inferred latch for \"result\[26\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238507 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] ALU.v(17) " "Inferred latch for \"result\[27\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238507 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] ALU.v(17) " "Inferred latch for \"result\[28\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238507 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] ALU.v(17) " "Inferred latch for \"result\[29\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238507 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] ALU.v(17) " "Inferred latch for \"result\[30\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238508 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] ALU.v(17) " "Inferred latch for \"result\[31\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238508 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero ALU.v(17) " "Inferred latch for \"zero\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238508 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[0\] ALU.v(17) " "Inferred latch for \"aluResult\[0\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238508 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[1\] ALU.v(17) " "Inferred latch for \"aluResult\[1\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238508 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[2\] ALU.v(17) " "Inferred latch for \"aluResult\[2\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238508 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[3\] ALU.v(17) " "Inferred latch for \"aluResult\[3\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238508 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[4\] ALU.v(17) " "Inferred latch for \"aluResult\[4\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238508 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[5\] ALU.v(17) " "Inferred latch for \"aluResult\[5\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238509 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[6\] ALU.v(17) " "Inferred latch for \"aluResult\[6\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238509 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[7\] ALU.v(17) " "Inferred latch for \"aluResult\[7\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238509 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[8\] ALU.v(17) " "Inferred latch for \"aluResult\[8\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238509 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[9\] ALU.v(17) " "Inferred latch for \"aluResult\[9\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238509 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[10\] ALU.v(17) " "Inferred latch for \"aluResult\[10\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238509 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[11\] ALU.v(17) " "Inferred latch for \"aluResult\[11\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238509 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[12\] ALU.v(17) " "Inferred latch for \"aluResult\[12\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238509 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[13\] ALU.v(17) " "Inferred latch for \"aluResult\[13\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238509 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[14\] ALU.v(17) " "Inferred latch for \"aluResult\[14\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238510 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[15\] ALU.v(17) " "Inferred latch for \"aluResult\[15\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238510 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[16\] ALU.v(17) " "Inferred latch for \"aluResult\[16\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238510 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[17\] ALU.v(17) " "Inferred latch for \"aluResult\[17\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238510 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[18\] ALU.v(17) " "Inferred latch for \"aluResult\[18\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238510 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[19\] ALU.v(17) " "Inferred latch for \"aluResult\[19\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238510 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[20\] ALU.v(17) " "Inferred latch for \"aluResult\[20\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238510 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[21\] ALU.v(17) " "Inferred latch for \"aluResult\[21\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238510 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[22\] ALU.v(17) " "Inferred latch for \"aluResult\[22\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238510 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[23\] ALU.v(17) " "Inferred latch for \"aluResult\[23\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238511 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[24\] ALU.v(17) " "Inferred latch for \"aluResult\[24\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238511 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[25\] ALU.v(17) " "Inferred latch for \"aluResult\[25\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238511 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[26\] ALU.v(17) " "Inferred latch for \"aluResult\[26\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238511 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[27\] ALU.v(17) " "Inferred latch for \"aluResult\[27\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238511 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[28\] ALU.v(17) " "Inferred latch for \"aluResult\[28\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238511 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[29\] ALU.v(17) " "Inferred latch for \"aluResult\[29\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238511 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[30\] ALU.v(17) " "Inferred latch for \"aluResult\[30\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238511 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[31\] ALU.v(17) " "Inferred latch for \"aluResult\[31\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690238511 "|MIPS|ALU:comb_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainMemory mainMemory:comb_13 " "Elaborating entity \"mainMemory\" for hierarchy \"mainMemory:comb_13\"" {  } { { "MIPS.v" "comb_13" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690238528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output Output:comb_14 " "Elaborating entity \"Output\" for hierarchy \"Output:comb_14\"" {  } { { "MIPS.v" "comb_14" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690238531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD Output:comb_14\|BCD:converter " "Elaborating entity \"BCD\" for hierarchy \"Output:comb_14\|BCD:converter\"" {  } { { "Output/Output.v" "converter" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/Output.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690238533 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(23) " "Verilog HDL assignment warning at BCD.v(23): truncated value with size 32 to match size of target (4)" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/BCD.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498690238537 "|MIPS|Output:comb_11|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(21) " "Verilog HDL assignment warning at BCD.v(21): truncated value with size 32 to match size of target (4)" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/BCD.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498690238537 "|MIPS|Output:comb_11|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(19) " "Verilog HDL assignment warning at BCD.v(19): truncated value with size 32 to match size of target (4)" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/BCD.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498690238537 "|MIPS|Output:comb_11|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(17) " "Verilog HDL assignment warning at BCD.v(17): truncated value with size 32 to match size of target (4)" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/BCD.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498690238537 "|MIPS|Output:comb_11|BCD:converter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegmentsDisplay Output:comb_14\|sevenSegmentsDisplay:displayA " "Elaborating entity \"sevenSegmentsDisplay\" for hierarchy \"Output:comb_14\|sevenSegmentsDisplay:displayA\"" {  } { { "Output/Output.v" "displayA" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/Output.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690238538 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[31\] " "Net \"muxRegDst_out\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[31\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[30\] " "Net \"muxRegDst_out\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[30\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[29\] " "Net \"muxRegDst_out\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[29\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[28\] " "Net \"muxRegDst_out\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[28\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[27\] " "Net \"muxRegDst_out\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[27\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[26\] " "Net \"muxRegDst_out\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[26\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[25\] " "Net \"muxRegDst_out\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[25\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[24\] " "Net \"muxRegDst_out\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[24\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[23\] " "Net \"muxRegDst_out\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[23\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[22\] " "Net \"muxRegDst_out\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[22\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[21\] " "Net \"muxRegDst_out\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[21\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[20\] " "Net \"muxRegDst_out\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[20\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[19\] " "Net \"muxRegDst_out\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[19\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[18\] " "Net \"muxRegDst_out\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[18\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[17\] " "Net \"muxRegDst_out\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[17\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[16\] " "Net \"muxRegDst_out\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[16\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[15\] " "Net \"muxRegDst_out\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[15\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[14\] " "Net \"muxRegDst_out\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[14\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[13\] " "Net \"muxRegDst_out\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[13\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[12\] " "Net \"muxRegDst_out\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[12\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[11\] " "Net \"muxRegDst_out\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[11\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[10\] " "Net \"muxRegDst_out\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[10\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[9\] " "Net \"muxRegDst_out\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[9\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[8\] " "Net \"muxRegDst_out\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[8\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[7\] " "Net \"muxRegDst_out\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[7\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[6\] " "Net \"muxRegDst_out\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[6\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[5\] " "Net \"muxRegDst_out\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[5\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238799 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1498690238799 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[31\] " "Net \"muxRegDst_out\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[31\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[30\] " "Net \"muxRegDst_out\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[30\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[29\] " "Net \"muxRegDst_out\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[29\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[28\] " "Net \"muxRegDst_out\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[28\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[27\] " "Net \"muxRegDst_out\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[27\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[26\] " "Net \"muxRegDst_out\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[26\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[25\] " "Net \"muxRegDst_out\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[25\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[24\] " "Net \"muxRegDst_out\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[24\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[23\] " "Net \"muxRegDst_out\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[23\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[22\] " "Net \"muxRegDst_out\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[22\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[21\] " "Net \"muxRegDst_out\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[21\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[20\] " "Net \"muxRegDst_out\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[20\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[19\] " "Net \"muxRegDst_out\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[19\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[18\] " "Net \"muxRegDst_out\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[18\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[17\] " "Net \"muxRegDst_out\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[17\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[16\] " "Net \"muxRegDst_out\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[16\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[15\] " "Net \"muxRegDst_out\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[15\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[14\] " "Net \"muxRegDst_out\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[14\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[13\] " "Net \"muxRegDst_out\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[13\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[12\] " "Net \"muxRegDst_out\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[12\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[11\] " "Net \"muxRegDst_out\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[11\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[10\] " "Net \"muxRegDst_out\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[10\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[9\] " "Net \"muxRegDst_out\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[9\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[8\] " "Net \"muxRegDst_out\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[8\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[7\] " "Net \"muxRegDst_out\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[7\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[6\] " "Net \"muxRegDst_out\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[6\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[5\] " "Net \"muxRegDst_out\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[5\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238801 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1498690238801 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[31\] " "Net \"muxRegDst_out\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[31\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[30\] " "Net \"muxRegDst_out\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[30\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[29\] " "Net \"muxRegDst_out\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[29\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[28\] " "Net \"muxRegDst_out\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[28\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[27\] " "Net \"muxRegDst_out\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[27\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[26\] " "Net \"muxRegDst_out\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[26\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[25\] " "Net \"muxRegDst_out\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[25\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[24\] " "Net \"muxRegDst_out\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[24\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[23\] " "Net \"muxRegDst_out\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[23\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[22\] " "Net \"muxRegDst_out\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[22\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[21\] " "Net \"muxRegDst_out\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[21\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[20\] " "Net \"muxRegDst_out\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[20\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[19\] " "Net \"muxRegDst_out\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[19\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[18\] " "Net \"muxRegDst_out\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[18\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[17\] " "Net \"muxRegDst_out\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[17\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[16\] " "Net \"muxRegDst_out\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[16\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[15\] " "Net \"muxRegDst_out\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[15\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[14\] " "Net \"muxRegDst_out\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[14\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[13\] " "Net \"muxRegDst_out\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[13\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[12\] " "Net \"muxRegDst_out\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[12\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[11\] " "Net \"muxRegDst_out\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[11\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[10\] " "Net \"muxRegDst_out\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[10\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[9\] " "Net \"muxRegDst_out\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[9\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[8\] " "Net \"muxRegDst_out\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[8\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[7\] " "Net \"muxRegDst_out\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[7\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[6\] " "Net \"muxRegDst_out\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[6\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[5\] " "Net \"muxRegDst_out\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[5\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690238802 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1498690238802 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "program pc " "Port \"program\" does not exist in macrofunction \"pc\"" {  } { { "MIPS.v" "pc" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690238803 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1498690238810 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  113 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 113 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "888 " "Peak virtual memory: 888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498690239213 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 28 19:50:39 2017 " "Processing ended: Wed Jun 28 19:50:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498690239213 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498690239213 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498690239213 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690239213 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Analysis & Synthesis" 0 -1 1498690241160 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 113 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 113 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690241161 ""}
