

================================================================
== Synthesis Summary Report of 'matrix_mul'
================================================================
+ General Information: 
    * Date:           Sat Oct 15 14:45:47 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        Matrix_Mul
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-----------+------------+-----+
    |     Modules     | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |          |           |            |     |
    |     & Loops     | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |     FF    |     LUT    | URAM|
    +-----------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-----------+------------+-----+
    |+ matrix_mul*    |     -|  0.38|     2060|  2.060e+04|         -|     1034|     -|  dataflow|  64 (22%)|  96 (43%)|  8949 (8%)|  5786 (10%)|    -|
    | + read_data_A   |     -|  2.17|     1026|  1.026e+04|         -|     1026|     -|        no|         -|         -|   14 (~0%)|    985 (1%)|    -|
    |  o read_A       |     -|  7.30|     1024|  1.024e+04|         1|        1|  1024|       yes|         -|         -|          -|           -|    -|
    | + read_data_B   |     -|  2.17|     1026|  1.026e+04|         -|     1026|     -|        no|         -|         -|   14 (~0%)|   1049 (1%)|    -|
    |  o read_B       |     -|  7.30|     1024|  1.024e+04|         1|        1|  1024|       yes|         -|         -|          -|           -|    -|
    | + brute_force   |     -|  0.38|     1033|  1.033e+04|         -|     1033|     -|        no|         -|  96 (43%)|  8819 (8%)|   2844 (5%)|    -|
    |  o brute_force  |     -|  7.30|     1031|  1.031e+04|         9|        1|  1024|       yes|         -|         -|          -|           -|    -|
    +-----------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+
| Interface     | Data Width | Address Width |
+---------------+------------+---------------+
| s_axi_control | 32         | 4             |
+---------------+------------+---------------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| As        | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
| Bs        | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
| Cs        | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------------------------+
| Argument | Direction | Datatype                                    |
+----------+-----------+---------------------------------------------+
| As       | in        | stream<hls::axis<ap_uint<32>, 1, 1, 1>, 0>* |
| Bs       | in        | stream<hls::axis<ap_uint<32>, 1, 1, 1>, 0>* |
| Cs       | out       | stream<hls::axis<ap_uint<32>, 1, 1, 1>, 0>* |
+----------+-----------+---------------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| As       | As           | interface |
| Bs       | Bs           | interface |
| Cs       | Cs           | interface |
+----------+--------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+----------------------------+-----+--------+-------------+-----+--------+---------+
| Name                       | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+----------------------------+-----+--------+-------------+-----+--------+---------+
| + matrix_mul               | 96  |        |             |     |        |         |
|  + read_data_A             | 0   |        |             |     |        |         |
|    s_4_fu_946_p2           | -   |        | s_4         | add | fabric | 0       |
|  + read_data_B             | 0   |        |             |     |        |         |
|    s_2_fu_946_p2           | -   |        | s_2         | add | fabric | 0       |
|  + brute_force             | 96  |        |             |     |        |         |
|    s_6_fu_1080_p2          | -   |        | s_6         | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U117 | 3   |        | Cij         | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U118 | 3   |        | mul_ln74    | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U119 | 3   |        | mul_ln74_1  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U120 | 3   |        | mul_ln74_2  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U97  | 3   |        | mul_ln74_3  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U98  | 3   |        | mul_ln74_4  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U99  | 3   |        | mul_ln74_5  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U100 | 3   |        | mul_ln74_6  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U121 | 3   |        | mul_ln74_7  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U122 | 3   |        | mul_ln74_8  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U123 | 3   |        | mul_ln74_9  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U124 | 3   |        | mul_ln74_10 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U101 | 3   |        | mul_ln74_11 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U102 | 3   |        | mul_ln74_12 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U103 | 3   |        | mul_ln74_13 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U104 | 3   |        | mul_ln74_14 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U105 | 3   |        | mul_ln74_15 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U106 | 3   |        | mul_ln74_16 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U107 | 3   |        | mul_ln74_17 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U108 | 3   |        | mul_ln74_18 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U109 | 3   |        | mul_ln74_19 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U110 | 3   |        | mul_ln74_20 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U111 | 3   |        | mul_ln74_21 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U112 | 3   |        | mul_ln74_22 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U113 | 3   |        | mul_ln74_23 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U114 | 3   |        | mul_ln74_24 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U115 | 3   |        | mul_ln74_25 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U116 | 3   |        | mul_ln74_26 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U93  | 3   |        | mul_ln74_27 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U94  | 3   |        | mul_ln74_28 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U95  | 3   |        | mul_ln74_29 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U96  | 3   |        | mul_ln74_30 | mul | auto   | 1       |
|    add_ln74_fu_1350_p2     | -   |        | add_ln74    | add | fabric | 0       |
|    add_ln74_1_fu_1354_p2   | -   |        | add_ln74_1  | add | fabric | 0       |
|    add_ln74_4_fu_1279_p2   | -   |        | add_ln74_4  | add | fabric | 0       |
|    add_ln74_7_fu_1369_p2   | -   |        | add_ln74_7  | add | fabric | 0       |
|    add_ln74_8_fu_1373_p2   | -   |        | add_ln74_8  | add | fabric | 0       |
|    add_ln74_11_fu_1293_p2  | -   |        | add_ln74_11 | add | fabric | 0       |
|    add_ln74_16_fu_1307_p2  | -   |        | add_ln74_16 | add | fabric | 0       |
|    add_ln74_19_fu_1321_p2  | -   |        | add_ln74_19 | add | fabric | 0       |
|    add_ln74_22_fu_1331_p2  | -   |        | add_ln74_22 | add | fabric | 0       |
|    add_ln74_23_fu_1335_p2  | -   |        | add_ln74_23 | add | fabric | 0       |
|    add_ln74_26_fu_1265_p2  | -   |        | add_ln74_26 | add | fabric | 0       |
+----------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------+------+------+--------+----------+---------+------+---------+
| Name         | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+--------------+------+------+--------+----------+---------+------+---------+
| + matrix_mul | 64   | 0    |        |          |         |      |         |
|   A_U        | 2    | -    |        | A        | ram_1p  | auto | 1       |
|   A_1_U      | 2    | -    |        | A_1      | ram_1p  | auto | 1       |
|   A_2_U      | 2    | -    |        | A_2      | ram_1p  | auto | 1       |
|   A_3_U      | 2    | -    |        | A_3      | ram_1p  | auto | 1       |
|   A_4_U      | 2    | -    |        | A_4      | ram_1p  | auto | 1       |
|   A_5_U      | 2    | -    |        | A_5      | ram_1p  | auto | 1       |
|   A_6_U      | 2    | -    |        | A_6      | ram_1p  | auto | 1       |
|   A_7_U      | 2    | -    |        | A_7      | ram_1p  | auto | 1       |
|   A_8_U      | 2    | -    |        | A_8      | ram_1p  | auto | 1       |
|   A_9_U      | 2    | -    |        | A_9      | ram_1p  | auto | 1       |
|   A_10_U     | 2    | -    |        | A_10     | ram_1p  | auto | 1       |
|   A_11_U     | 2    | -    |        | A_11     | ram_1p  | auto | 1       |
|   A_12_U     | 2    | -    |        | A_12     | ram_1p  | auto | 1       |
|   A_13_U     | 2    | -    |        | A_13     | ram_1p  | auto | 1       |
|   A_14_U     | 2    | -    |        | A_14     | ram_1p  | auto | 1       |
|   A_15_U     | 2    | -    |        | A_15     | ram_1p  | auto | 1       |
|   A_16_U     | 2    | -    |        | A_16     | ram_1p  | auto | 1       |
|   A_17_U     | 2    | -    |        | A_17     | ram_1p  | auto | 1       |
|   A_18_U     | 2    | -    |        | A_18     | ram_1p  | auto | 1       |
|   A_19_U     | 2    | -    |        | A_19     | ram_1p  | auto | 1       |
|   A_20_U     | 2    | -    |        | A_20     | ram_1p  | auto | 1       |
|   A_21_U     | 2    | -    |        | A_21     | ram_1p  | auto | 1       |
|   A_22_U     | 2    | -    |        | A_22     | ram_1p  | auto | 1       |
|   A_23_U     | 2    | -    |        | A_23     | ram_1p  | auto | 1       |
|   A_24_U     | 2    | -    |        | A_24     | ram_1p  | auto | 1       |
|   A_25_U     | 2    | -    |        | A_25     | ram_1p  | auto | 1       |
|   A_26_U     | 2    | -    |        | A_26     | ram_1p  | auto | 1       |
|   A_27_U     | 2    | -    |        | A_27     | ram_1p  | auto | 1       |
|   A_28_U     | 2    | -    |        | A_28     | ram_1p  | auto | 1       |
|   A_29_U     | 2    | -    |        | A_29     | ram_1p  | auto | 1       |
|   A_30_U     | 2    | -    |        | A_30     | ram_1p  | auto | 1       |
|   A_31_U     | 2    | -    |        | A_31     | ram_1p  | auto | 1       |
|   B_U        | 2    | -    |        | B        | ram_1p  | auto | 1       |
|   B_1_U      | 2    | -    |        | B_1      | ram_1p  | auto | 1       |
|   B_2_U      | 2    | -    |        | B_2      | ram_1p  | auto | 1       |
|   B_3_U      | 2    | -    |        | B_3      | ram_1p  | auto | 1       |
|   B_4_U      | 2    | -    |        | B_4      | ram_1p  | auto | 1       |
|   B_5_U      | 2    | -    |        | B_5      | ram_1p  | auto | 1       |
|   B_6_U      | 2    | -    |        | B_6      | ram_1p  | auto | 1       |
|   B_7_U      | 2    | -    |        | B_7      | ram_1p  | auto | 1       |
|   B_8_U      | 2    | -    |        | B_8      | ram_1p  | auto | 1       |
|   B_9_U      | 2    | -    |        | B_9      | ram_1p  | auto | 1       |
|   B_10_U     | 2    | -    |        | B_10     | ram_1p  | auto | 1       |
|   B_11_U     | 2    | -    |        | B_11     | ram_1p  | auto | 1       |
|   B_12_U     | 2    | -    |        | B_12     | ram_1p  | auto | 1       |
|   B_13_U     | 2    | -    |        | B_13     | ram_1p  | auto | 1       |
|   B_14_U     | 2    | -    |        | B_14     | ram_1p  | auto | 1       |
|   B_15_U     | 2    | -    |        | B_15     | ram_1p  | auto | 1       |
|   B_16_U     | 2    | -    |        | B_16     | ram_1p  | auto | 1       |
|   B_17_U     | 2    | -    |        | B_17     | ram_1p  | auto | 1       |
|   B_18_U     | 2    | -    |        | B_18     | ram_1p  | auto | 1       |
|   B_19_U     | 2    | -    |        | B_19     | ram_1p  | auto | 1       |
|   B_20_U     | 2    | -    |        | B_20     | ram_1p  | auto | 1       |
|   B_21_U     | 2    | -    |        | B_21     | ram_1p  | auto | 1       |
|   B_22_U     | 2    | -    |        | B_22     | ram_1p  | auto | 1       |
|   B_23_U     | 2    | -    |        | B_23     | ram_1p  | auto | 1       |
|   B_24_U     | 2    | -    |        | B_24     | ram_1p  | auto | 1       |
|   B_25_U     | 2    | -    |        | B_25     | ram_1p  | auto | 1       |
|   B_26_U     | 2    | -    |        | B_26     | ram_1p  | auto | 1       |
|   B_27_U     | 2    | -    |        | B_27     | ram_1p  | auto | 1       |
|   B_28_U     | 2    | -    |        | B_28     | ram_1p  | auto | 1       |
|   B_29_U     | 2    | -    |        | B_29     | ram_1p  | auto | 1       |
|   B_30_U     | 2    | -    |        | B_30     | ram_1p  | auto | 1       |
|   B_31_U     | 2    | -    |        | B_31     | ram_1p  | auto | 1       |
+--------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------------+---------------------------------------------------+
| Type            | Options                         | Location                                          |
+-----------------+---------------------------------+---------------------------------------------------+
| interface       | mode=s_axilite port=return      | Matrix_Mul/matrix_mul.cpp:5 in matrix_mul, return |
| interface       | mode=axis register both port=As | Matrix_Mul/matrix_mul.cpp:6 in matrix_mul, As     |
| interface       | mode=axis register both port=Bs | Matrix_Mul/matrix_mul.cpp:7 in matrix_mul, Bs     |
| interface       | mode=axis register both port=Cs | Matrix_Mul/matrix_mul.cpp:8 in matrix_mul, Cs     |
| array_partition | variable=A type=complete dim=2  | Matrix_Mul/matrix_mul.cpp:12 in matrix_mul, A     |
| array_partition | variable=B type=complete dim=1  | Matrix_Mul/matrix_mul.cpp:13 in matrix_mul, B     |
| dataflow        |                                 | Matrix_Mul/matrix_mul.cpp:15 in matrix_mul        |
| pipeline        | II=1                            | Matrix_Mul/matrix_mul.cpp:27 in read_data_a       |
| pipeline        | II=1                            | Matrix_Mul/matrix_mul.cpp:45 in read_data_b       |
| pipeline        | II=1                            | Matrix_Mul/matrix_mul.cpp:69 in brute_force       |
+-----------------+---------------------------------+---------------------------------------------------+


