Record=SubProject|ProjectPath=Counter\Counter.PrjEmb
Record=TopLevelDocument|FileName=FPGA_Burch_SpartanII_B5-X200_Board.SCHDOC
Record=NEXUS_CORE|ComponentDesignator=P1|BaseComponentDesignator=P1|DocumentName=FPGA_Burch_SpartanII_B5-X200_Board.SCHDOC|LibraryReference=TSK51A_D|NexusDeviceId=TSK51A_D|SubProjectPath=Counter\Counter.PrjEmb|NEXUS_JTAG_INDEX=0|ComponentUniqueID=ASTSUSDL|Description=TSK51A OCD Microprocessor|ChildCore1=M1|ChildModel1=RAM256x8_TSK51D|Comment=TSK51A_D|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Processors.IntLib|Library Reference=TSK51A_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=18/12/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=U3|BaseComponentDesignator=U3|DocumentName=FPGA_Burch_SpartanII_B5-X200_Board.SCHDOC|LibraryReference=IOB_1X8|NexusDeviceId=IOB_1X8|SubProjectPath= |NEXUS_JTAG_INDEX=1|ComponentUniqueID=UVKGIAHS|Description=1 Ch x 8 Bit Digital IO|Comment=IOB_1X8|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Instruments.IntLib|Library Reference=IOB_1X8|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=30/09/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=M1|BaseComponentDesignator=M1|DocumentName=FPGA_Burch_SpartanII_B5-X200_Board.SCHDOC|LibraryReference=RAMS_8x1K|NexusDeviceId=RAMS_8x1K|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=SSUGOUIH|Description=Single Port RAM|Comment=RAMS_8x1K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_8x1K|Memory_ByteWrites=False|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=1024|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|PCB3D= |Published=11/10/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=M1|DocumentName=FPGA_Burch_SpartanII_B5-X200_Board.SCHDOC|LibraryReference=RAMS_8x1K|SubProjectPath= |Configuration= |Description=Single Port RAM|NexusDeviceId=RAMS_8x1K|SubPartUniqueId1=SSUGOUIH|SubPartDocPath1=FPGA_Burch_SpartanII_B5-X200_Board.SCHDOC|Comment=RAMS_8x1K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_8x1K|Memory_ByteWrites=False|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=1024|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|PCB3D= |Published=11/10/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=P1|DocumentName=FPGA_Burch_SpartanII_B5-X200_Board.SCHDOC|LibraryReference=TSK51A_D|SubProjectPath=Counter\Counter.PrjEmb|Configuration= |Description=TSK51A OCD Microprocessor|NexusDeviceId=TSK51A_D|SubPartUniqueId1=ASTSUSDL|SubPartDocPath1=FPGA_Burch_SpartanII_B5-X200_Board.SCHDOC|ChildCore1=M1|ChildModel1=RAM256x8_TSK51D|Comment=TSK51A_D|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Processors.IntLib|Library Reference=TSK51A_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=18/12/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U3|DocumentName=FPGA_Burch_SpartanII_B5-X200_Board.SCHDOC|LibraryReference=IOB_1X8|SubProjectPath= |Configuration= |Description=1 Ch x 8 Bit Digital IO|NexusDeviceId=IOB_1X8|SubPartUniqueId1=UVKGIAHS|SubPartDocPath1=FPGA_Burch_SpartanII_B5-X200_Board.SCHDOC|Comment=IOB_1X8|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Instruments.IntLib|Library Reference=IOB_1X8|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=30/09/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=Configuration|Name=XC2S200-5PQ208C|DeviceName=XC2S200-5PQ208C
