Netlist file: ff_en.net   Architecture file: vpr_6_4_10_10_96_x8_y8.xml
Array size: 8 x 8 logic blocks
	
#block type		block name			x		y	subblk	block number
#----------		----------			--		--	------	------------
top_level       top^FF_NODE~14		1		8		0		#0
sub_level       n82			0		0	
sub_level       n87			0		1	
sub_level       n92			0		2	
sub_level       top^FF_NODE~14		0		3	
top_level       top^FF_NODE~18		1		6		0		#1
sub_level       n62			0		0	
sub_level       n72			0		1	
sub_level       n77			0		2	
sub_level       top^FF_NODE~18		0		3	
top_level       top^FF_NODE~16		1		7		0		#2
sub_level       (null)		0		0	
sub_level       (null)		0		1	
sub_level       n52			0		2	
sub_level       top^FF_NODE~16		0		3	
top_level       top^d_en		0		7		0		#3
sub_level       top^d_en		0		0	
top_level       top^rst			2		9		7		#4
sub_level       top^rst			0		0	
top_level       top^d_in~2		0		7		4		#5
sub_level       top^d_in~2		0		0	
top_level       top^d_in~3		0		6		7		#6
sub_level       top^d_in~3		0		0	
top_level       top^d_in~9		1		9		6		#7
sub_level       top^d_in~9		0		0	
top_level       top^d_in~8		1		9		3		#8
sub_level       top^d_in~8		0		0	
top_level       top^d_in~7		1		9		5		#9
sub_level       top^d_in~7		0		0	
top_level       top^d_in~1		0		7		1		#10
sub_level       top^d_in~1		0		0	
top_level       top^d_in~6		0		6		2		#11
sub_level       top^d_in~6		0		0	
top_level       top^d_in~5		0		6		4		#12
sub_level       top^d_in~5		0		0	
top_level       top^d_in~4		0		6		1		#13
sub_level       top^d_in~4		0		0	
top_level       top^d_in~0		0		8		7		#14
sub_level       top^d_in~0		0		0	
top_level       out:top^d_out~1		0		7		2		#15
sub_level       out:top^d_out~1		0		0	
top_level       out:top^d_out~0		0		8		3		#16
sub_level       out:top^d_out~0		0		0	
top_level       out:top^d_out~9		0		8		6		#17
sub_level       out:top^d_out~9		0		0	
top_level       out:top^d_out~8		0		8		1		#18
sub_level       out:top^d_out~8		0		0	
top_level       out:top^d_out~7		0		8		5		#19
sub_level       out:top^d_out~7		0		0	
top_level       out:top^d_out~6		0		6		0		#20
sub_level       out:top^d_out~6		0		0	
top_level       out:top^d_out~5		0		6		5		#21
sub_level       out:top^d_out~5		0		0	
top_level       out:top^d_out~4		0		6		3		#22
sub_level       out:top^d_out~4		0		0	
top_level       out:top^d_out~3		0		6		6		#23
sub_level       out:top^d_out~3		0		0	
top_level       out:top^d_out~2		0		7		6		#24
sub_level       out:top^d_out~2		0		0	
top_level       top^clock		2		0		0		#25
sub_level       top^clock		0		0	
