// Seed: 3685650741
module module_0 (
    output supply1 id_0,
    input uwire id_1,
    output uwire id_2,
    input tri1 id_3
);
  assign id_2 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd24
) (
    input tri1 id_0,
    input supply0 id_1,
    input wor _id_2,
    input supply0 id_3,
    output supply1 id_4
    , id_7,
    output wire id_5
);
  logic [-1 : 1 'b0] id_8;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_5,
      id_3
  );
  struct {logic [-1 'b0 : 1 'b0] id_9;} [1  -  1 : -1 'b0] id_10[id_2 : -1];
endmodule
