--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml loopback.twx loopback.ncd -o loopback.twr loopback.pcf -ucf
exam1.ucf

Design file:              loopback.ncd
Physical constraint file: loopback.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_1 = PERIOD TIMEGRP "clk_in" 16.666 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_1 = PERIOD TIMEGRP "clk_in" 16.666 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.666ns
  Low pulse: 8.333ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkControl/dcm_sp_inst/CLKIN
  Logical resource: clkControl/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkControl/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.666ns
  High pulse: 8.333ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkControl/dcm_sp_inst/CLKIN
  Logical resource: clkControl/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkControl/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: clkControl/dcm_sp_inst/CLKIN
  Logical resource: clkControl/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkControl/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_2 = PERIOD TIMEGRP "v_clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_2 = PERIOD TIMEGRP "v_clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y0.CLKB
  Clock network: v_clk
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y4.CLKB
  Clock network: v_clk
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y6.CLKB
  Clock network: v_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkControl_clkfx = PERIOD TIMEGRP "clkControl_clkfx" TS_1 
/ 0.416666667         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1792 paths analyzed, 537 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.794ns.
--------------------------------------------------------------------------------

Paths for end point rgb_1 (OLOGIC_X0Y50.D1), 88 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          rgb_1 (FF)
  Requirement:          39.998ns
  Data Path Delay:      10.678ns (Levels of Logic = 3)
  Clock Path Skew:      0.419ns (1.017 - 0.598)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram to rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y30.DOB1    Trcko_DOB             1.850   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X18Y28.A1      net (fanout=1)        2.954   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<1>
    SLICE_X18Y28.A       Tilo                  0.205   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_87
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_84
    SLICE_X4Y32.C1       net (fanout=1)        1.554   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_84
    SLICE_X4Y32.CMUX     Tilo                  0.361   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_31
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_0
    SLICE_X5Y44.D3       net (fanout=1)        1.164   d_out<1>
    SLICE_X5Y44.D        Tilo                  0.259   rgb_1_glue_rst
                                                       rgb_1_glue_rst
    OLOGIC_X0Y50.D1      net (fanout=1)        1.528   rgb_1_glue_rst
    OLOGIC_X0Y50.CLK0    Todck                 0.803   rgb<1>
                                                       rgb_1
    -------------------------------------------------  ---------------------------
    Total                                     10.678ns (3.478ns logic, 7.200ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          rgb_1 (FF)
  Requirement:          39.998ns
  Data Path Delay:      10.123ns (Levels of Logic = 3)
  Clock Path Skew:      0.378ns (1.105 - 0.727)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram to rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB1     Trcko_DOB             1.850   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X18Y21.A6      net (fanout=1)        2.275   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<1>
    SLICE_X18Y21.A       Tilo                  0.205   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_101
    SLICE_X4Y32.D6       net (fanout=1)        1.671   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_101
    SLICE_X4Y32.CMUX     Topdc                 0.368   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_41
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_0
    SLICE_X5Y44.D3       net (fanout=1)        1.164   d_out<1>
    SLICE_X5Y44.D        Tilo                  0.259   rgb_1_glue_rst
                                                       rgb_1_glue_rst
    OLOGIC_X0Y50.D1      net (fanout=1)        1.528   rgb_1_glue_rst
    OLOGIC_X0Y50.CLK0    Todck                 0.803   rgb<1>
                                                       rgb_1
    -------------------------------------------------  ---------------------------
    Total                                     10.123ns (3.485ns logic, 6.638ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          rgb_1 (FF)
  Requirement:          39.998ns
  Data Path Delay:      9.868ns (Levels of Logic = 3)
  Clock Path Skew:      0.413ns (1.105 - 0.692)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram to rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB1     Trcko_DOB             1.850   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X18Y21.A2      net (fanout=1)        2.020   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<1>
    SLICE_X18Y21.A       Tilo                  0.205   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_101
    SLICE_X4Y32.D6       net (fanout=1)        1.671   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_101
    SLICE_X4Y32.CMUX     Topdc                 0.368   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_41
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_0
    SLICE_X5Y44.D3       net (fanout=1)        1.164   d_out<1>
    SLICE_X5Y44.D        Tilo                  0.259   rgb_1_glue_rst
                                                       rgb_1_glue_rst
    OLOGIC_X0Y50.D1      net (fanout=1)        1.528   rgb_1_glue_rst
    OLOGIC_X0Y50.CLK0    Todck                 0.803   rgb<1>
                                                       rgb_1
    -------------------------------------------------  ---------------------------
    Total                                      9.868ns (3.485ns logic, 6.383ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point rgb_3 (OLOGIC_X0Y46.D1), 88 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          rgb_3 (FF)
  Requirement:          39.998ns
  Data Path Delay:      10.604ns (Levels of Logic = 3)
  Clock Path Skew:      0.424ns (1.022 - 0.598)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram to rgb_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y30.DOB3    Trcko_DOB             1.850   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X18Y28.B4      net (fanout=1)        3.202   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<3>
    SLICE_X18Y28.B       Tilo                  0.205   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_87
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_810
    SLICE_X4Y34.C2       net (fanout=1)        1.680   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_810
    SLICE_X4Y34.CMUX     Tilo                  0.361   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_73
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_33
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X2Y43.C3       net (fanout=1)        1.222   d_out<3>
    SLICE_X2Y43.C        Tilo                  0.205   rgb_4_glue_rst
                                                       rgb_3_glue_rst
    OLOGIC_X0Y46.D1      net (fanout=1)        1.076   rgb_3_glue_rst
    OLOGIC_X0Y46.CLK0    Todck                 0.803   rgb<3>
                                                       rgb_3
    -------------------------------------------------  ---------------------------
    Total                                     10.604ns (3.424ns logic, 7.180ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          rgb_3 (FF)
  Requirement:          39.998ns
  Data Path Delay:      10.511ns (Levels of Logic = 3)
  Clock Path Skew:      0.383ns (1.110 - 0.727)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram to rgb_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB3     Trcko_DOB             1.850   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X19Y21.A5      net (fanout=1)        2.414   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<3>
    SLICE_X19Y21.A       Tilo                  0.259   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_103
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_103
    SLICE_X4Y34.D1       net (fanout=1)        2.314   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_103
    SLICE_X4Y34.CMUX     Topdc                 0.368   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_73
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X2Y43.C3       net (fanout=1)        1.222   d_out<3>
    SLICE_X2Y43.C        Tilo                  0.205   rgb_4_glue_rst
                                                       rgb_3_glue_rst
    OLOGIC_X0Y46.D1      net (fanout=1)        1.076   rgb_3_glue_rst
    OLOGIC_X0Y46.CLK0    Todck                 0.803   rgb<3>
                                                       rgb_3
    -------------------------------------------------  ---------------------------
    Total                                     10.511ns (3.485ns logic, 7.026ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          rgb_3 (FF)
  Requirement:          39.998ns
  Data Path Delay:      10.162ns (Levels of Logic = 3)
  Clock Path Skew:      0.418ns (1.110 - 0.692)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram to rgb_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB3     Trcko_DOB             1.850   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X19Y21.A1      net (fanout=1)        2.065   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<3>
    SLICE_X19Y21.A       Tilo                  0.259   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_103
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_103
    SLICE_X4Y34.D1       net (fanout=1)        2.314   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_103
    SLICE_X4Y34.CMUX     Topdc                 0.368   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_73
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X2Y43.C3       net (fanout=1)        1.222   d_out<3>
    SLICE_X2Y43.C        Tilo                  0.205   rgb_4_glue_rst
                                                       rgb_3_glue_rst
    OLOGIC_X0Y46.D1      net (fanout=1)        1.076   rgb_3_glue_rst
    OLOGIC_X0Y46.CLK0    Todck                 0.803   rgb<3>
                                                       rgb_3
    -------------------------------------------------  ---------------------------
    Total                                     10.162ns (3.485ns logic, 6.677ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point rgb_7 (OLOGIC_X0Y44.D1), 88 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          rgb_7 (FF)
  Requirement:          39.998ns
  Data Path Delay:      9.989ns (Levels of Logic = 3)
  Clock Path Skew:      0.385ns (1.112 - 0.727)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram to rgb_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB7     Trcko_DOB             1.850   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X18Y21.D6      net (fanout=1)        2.345   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<7>
    SLICE_X18Y21.D       Tilo                  0.205   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
    SLICE_X4Y31.D2       net (fanout=1)        1.746   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
    SLICE_X4Y31.CMUX     Topdc                 0.368   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X1Y43.C6       net (fanout=1)        1.341   d_out<7>
    SLICE_X1Y43.C        Tilo                  0.259   rgb_8_glue_rst
                                                       rgb_7_glue_rst
    OLOGIC_X0Y44.D1      net (fanout=1)        1.072   rgb_7_glue_rst
    OLOGIC_X0Y44.CLK0    Todck                 0.803   rgb<7>
                                                       rgb_7
    -------------------------------------------------  ---------------------------
    Total                                      9.989ns (3.485ns logic, 6.504ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          rgb_7 (FF)
  Requirement:          39.998ns
  Data Path Delay:      9.625ns (Levels of Logic = 3)
  Clock Path Skew:      0.426ns (1.024 - 0.598)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram to rgb_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y30.DOB7    Trcko_DOB             1.850   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X19Y28.A4      net (fanout=1)        2.413   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<7>
    SLICE_X19Y28.A       Tilo                  0.259   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_816
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_822
    SLICE_X4Y31.C5       net (fanout=1)        1.267   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_822
    SLICE_X4Y31.CMUX     Tilo                  0.361   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_37
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X1Y43.C6       net (fanout=1)        1.341   d_out<7>
    SLICE_X1Y43.C        Tilo                  0.259   rgb_8_glue_rst
                                                       rgb_7_glue_rst
    OLOGIC_X0Y44.D1      net (fanout=1)        1.072   rgb_7_glue_rst
    OLOGIC_X0Y44.CLK0    Todck                 0.803   rgb<7>
                                                       rgb_7
    -------------------------------------------------  ---------------------------
    Total                                      9.625ns (3.532ns logic, 6.093ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          rgb_7 (FF)
  Requirement:          39.998ns
  Data Path Delay:      9.561ns (Levels of Logic = 3)
  Clock Path Skew:      0.420ns (1.112 - 0.692)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram to rgb_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB7     Trcko_DOB             1.850   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X18Y21.D2      net (fanout=1)        1.917   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<7>
    SLICE_X18Y21.D       Tilo                  0.205   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
    SLICE_X4Y31.D2       net (fanout=1)        1.746   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
    SLICE_X4Y31.CMUX     Topdc                 0.368   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X1Y43.C6       net (fanout=1)        1.341   d_out<7>
    SLICE_X1Y43.C        Tilo                  0.259   rgb_8_glue_rst
                                                       rgb_7_glue_rst
    OLOGIC_X0Y44.D1      net (fanout=1)        1.072   rgb_7_glue_rst
    OLOGIC_X0Y44.CLK0    Todck                 0.803   rgb<7>
                                                       rgb_7
    -------------------------------------------------  ---------------------------
    Total                                      9.561ns (3.485ns logic, 6.076ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkControl_clkfx = PERIOD TIMEGRP "clkControl_clkfx" TS_1 / 0.416666667
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y22.ADDRB4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v_addr_counter_1 (FF)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.118 - 0.108)
  Source Clock:         v_clk rising at 39.998ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: v_addr_counter_1 to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.BQ       Tcko                  0.198   v_addr_counter<3>
                                                       v_addr_counter_1
    RAMB16_X0Y22.ADDRB4  net (fanout=32)       0.318   v_addr_counter<1>
    RAMB16_X0Y22.CLKB    Trckc_ADDRB (-Th)     0.066   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (0.132ns logic, 0.318ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.ADDRB13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v_addr_counter_10 (FF)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.110 - 0.104)
  Source Clock:         v_clk rising at 39.998ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: v_addr_counter_10 to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.BMUX     Tshcko                0.244   v_addr_counter<13>
                                                       v_addr_counter_10
    RAMB16_X0Y20.ADDRB13 net (fanout=32)       0.288   v_addr_counter<10>
    RAMB16_X0Y20.CLKB    Trckc_ADDRB (-Th)     0.066   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.178ns logic, 0.288ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.ADDRB7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v_addr_counter_4 (FF)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.110 - 0.107)
  Source Clock:         v_clk rising at 39.998ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: v_addr_counter_4 to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.BQ       Tcko                  0.198   v_addr_counter<7>
                                                       v_addr_counter_4
    RAMB16_X0Y20.ADDRB7  net (fanout=32)       0.358   v_addr_counter<4>
    RAMB16_X0Y20.CLKB    Trckc_ADDRB (-Th)     0.066   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.132ns logic, 0.358ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkControl_clkfx = PERIOD TIMEGRP "clkControl_clkfx" TS_1 / 0.416666667
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.874ns (period - min period limit)
  Period: 39.998ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y0.CLKB
  Clock network: v_clk
--------------------------------------------------------------------------------
Slack: 36.874ns (period - min period limit)
  Period: 39.998ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y4.CLKB
  Clock network: v_clk
--------------------------------------------------------------------------------
Slack: 36.874ns (period - min period limit)
  Period: 39.998ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y6.CLKB
  Clock network: v_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkControl_clk0 = PERIOD TIMEGRP "clkControl_clk0" TS_1 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1530 paths analyzed, 979 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.923ns.
--------------------------------------------------------------------------------

Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y0.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d_lower_0 (FF)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      8.276ns (Levels of Logic = 0)
  Clock Path Skew:      -0.512ns (0.668 - 1.180)
  Source Clock:         d_clk rising at 0.000ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d_lower_0 to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y60.Q4     Tickq                 0.992   d_lower<0>
                                                       d_lower_0
    RAMB16_X1Y0.DIA0     net (fanout=34)       6.984   d_lower<0>
    RAMB16_X1Y0.CLKA     Trdck_DIA             0.300   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.276ns (1.292ns logic, 6.984ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y2.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d_lower_0 (FF)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      7.667ns (Levels of Logic = 0)
  Clock Path Skew:      -0.519ns (0.661 - 1.180)
  Source Clock:         d_clk rising at 0.000ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d_lower_0 to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y60.Q4     Tickq                 0.992   d_lower<0>
                                                       d_lower_0
    RAMB16_X1Y2.DIA0     net (fanout=34)       6.375   d_lower<0>
    RAMB16_X1Y2.CLKA     Trdck_DIA             0.300   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.667ns (1.292ns logic, 6.375ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y8.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d_lower_0 (FF)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      7.580ns (Levels of Logic = 0)
  Clock Path Skew:      -0.574ns (0.606 - 1.180)
  Source Clock:         d_clk rising at 0.000ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d_lower_0 to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y60.Q4     Tickq                 0.992   d_lower<0>
                                                       d_lower_0
    RAMB16_X1Y8.DIA0     net (fanout=34)       6.288   d_lower<0>
    RAMB16_X1Y8.CLKA     Trdck_DIA             0.300   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.580ns (1.292ns logic, 6.288ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkControl_clk0 = PERIOD TIMEGRP "clkControl_clk0" TS_1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point d_addr_counter_3 (SLICE_X15Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.327ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd8 (FF)
  Destination:          d_addr_counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.069 - 0.066)
  Source Clock:         d_clk rising at 16.666ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd8 to d_addr_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.BQ      Tcko                  0.198   state_FSM_FFd8
                                                       state_FSM_FFd8
    SLICE_X15Y42.SR      net (fanout=8)        0.263   state_FSM_FFd8
    SLICE_X15Y42.CLK     Tcksr       (-Th)     0.131   d_addr_counter<6>
                                                       d_addr_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.067ns logic, 0.263ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point d_addr_counter_4 (SLICE_X15Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd8 (FF)
  Destination:          d_addr_counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.069 - 0.066)
  Source Clock:         d_clk rising at 16.666ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd8 to d_addr_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.BQ      Tcko                  0.198   state_FSM_FFd8
                                                       state_FSM_FFd8
    SLICE_X15Y42.SR      net (fanout=8)        0.263   state_FSM_FFd8
    SLICE_X15Y42.CLK     Tcksr       (-Th)     0.128   d_addr_counter<6>
                                                       d_addr_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.070ns logic, 0.263ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point d_addr_counter_6 (SLICE_X15Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd8 (FF)
  Destination:          d_addr_counter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.069 - 0.066)
  Source Clock:         d_clk rising at 16.666ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd8 to d_addr_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.BQ      Tcko                  0.198   state_FSM_FFd8
                                                       state_FSM_FFd8
    SLICE_X15Y42.SR      net (fanout=8)        0.263   state_FSM_FFd8
    SLICE_X15Y42.CLK     Tcksr       (-Th)     0.127   d_addr_counter<6>
                                                       d_addr_counter_6
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (0.071ns logic, 0.263ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkControl_clk0 = PERIOD TIMEGRP "clkControl_clk0" TS_1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.542ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: d_clk
--------------------------------------------------------------------------------
Slack: 13.542ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: d_clk
--------------------------------------------------------------------------------
Slack: 13.542ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: d_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 5.667 ns AFTER COMP "clk_in";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 15 paths analyzed, 14 endpoints analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is   5.937ns.
--------------------------------------------------------------------------------

Paths for end point wdi (P83.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.270ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               watch_dog_counter_1 (FF)
  Destination:          wdi (PAD)
  Source Clock:         d_clk rising at 0.000ns
  Requirement:          5.667ns
  Data Path Delay:      5.032ns (Levels of Logic = 2)
  Clock Path Delay:     0.630ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_in to watch_dog_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.790   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp11.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.923   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.670   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.731   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.577   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    SLICE_X22Y27.CLK     net (fanout=55)       1.081   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (-3.621ns logic, 4.251ns route)

  Maximum Data Path at Slow Process Corner: watch_dog_counter_1 to wdi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.AQ      Tcko                  0.408   watch_dog_counter<0>
                                                       watch_dog_counter_1
    SLICE_X22Y27.D1      net (fanout=2)        0.617   watch_dog_counter<1>
    SLICE_X22Y27.D       Tilo                  0.205   watch_dog_counter<0>
                                                       _n0206<0>1
    P83.O                net (fanout=1)        1.421   wdi_OBUF
    P83.PAD              Tioop                 2.381   wdi
                                                       wdi_OBUF
                                                       wdi
    -------------------------------------------------  ---------------------------
    Total                                      5.032ns (2.994ns logic, 2.038ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.105ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               watch_dog_counter_0 (FF)
  Destination:          wdi (PAD)
  Source Clock:         d_clk rising at 0.000ns
  Requirement:          5.667ns
  Data Path Delay:      4.657ns (Levels of Logic = 2)
  Clock Path Delay:     0.630ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_in to watch_dog_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.790   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp11.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.923   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.670   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.731   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.577   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    SLICE_X22Y27.CLK     net (fanout=55)       1.081   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (-3.621ns logic, 4.251ns route)

  Maximum Data Path at Slow Process Corner: watch_dog_counter_0 to wdi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.BQ      Tcko                  0.408   watch_dog_counter<0>
                                                       watch_dog_counter_0
    SLICE_X22Y27.D4      net (fanout=3)        0.242   watch_dog_counter<0>
    SLICE_X22Y27.D       Tilo                  0.205   watch_dog_counter<0>
                                                       _n0206<0>1
    P83.O                net (fanout=1)        1.421   wdi_OBUF
    P83.PAD              Tioop                 2.381   wdi
                                                       wdi_OBUF
                                                       wdi
    -------------------------------------------------  ---------------------------
    Total                                      4.657ns (2.994ns logic, 1.663ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point b2 (P2.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.331ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               rgb_2 (FF)
  Destination:          b2 (PAD)
  Source Clock:         v_clk rising at 0.000ns
  Requirement:          5.667ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Clock Path Delay:     1.204ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_in to rgb_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.790   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp11.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.923   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.670   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -4.731   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.577   clkControl/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clkControl/clkout2_buf
                                                       clkControl/clkout2_buf
    OLOGIC_X0Y61.CLK0    net (fanout=55)       1.655   v_clk
    -------------------------------------------------  ---------------------------
    Total                                      1.204ns (-3.621ns logic, 4.825ns route)

  Maximum Data Path at Slow Process Corner: rgb_2 to b2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y61.OQ      Tockq                 0.842   rgb<2>
                                                       rgb_2
    P2.O                 net (fanout=1)        0.234   rgb<2>
    P2.PAD               Tioop                 2.381   b2
                                                       b2_OBUF
                                                       b2
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point v_sync (P35.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.332ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               tmp_v_sync (FF)
  Destination:          v_sync (PAD)
  Source Clock:         v_clk rising at 0.000ns
  Requirement:          5.667ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Clock Path Delay:     1.203ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_in to tmp_v_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.790   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp11.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.923   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.670   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -4.731   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.577   clkControl/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clkControl/clkout2_buf
                                                       clkControl/clkout2_buf
    OLOGIC_X0Y5.CLK0     net (fanout=55)       1.654   v_clk
    -------------------------------------------------  ---------------------------
    Total                                      1.203ns (-3.621ns logic, 4.824ns route)

  Maximum Data Path at Slow Process Corner: tmp_v_sync to v_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y5.OQ       Tockq                 0.842   tmp_v_sync
                                                       tmp_v_sync
    P35.O                net (fanout=1)        0.234   tmp_v_sync
    P35.PAD              Tioop                 2.381   v_sync
                                                       v_sync_OBUF
                                                       v_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 5.667 ns AFTER COMP "clk_in";
--------------------------------------------------------------------------------

Paths for end point b0 (P6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.573ns (clock arrival + clock path + data path - uncertainty)
  Source:               rgb_0 (FF)
  Destination:          b0 (PAD)
  Source Clock:         v_clk rising at 0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Delay:     0.325ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_in to rgb_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.321   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp11.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.239   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.722   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   clkControl/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clkControl/clkout2_buf
                                                       clkControl/clkout2_buf
    OLOGIC_X0Y51.CLK0    net (fanout=55)       0.709   v_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.325ns (-2.220ns logic, 2.545ns route)

  Minimum Data Path at Fast Process Corner: rgb_0 to b0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y51.OQ      Tockq                 0.336   rgb<0>
                                                       rgb_0
    P6.O                 net (fanout=1)        0.191   rgb<0>
    P6.PAD               Tioop                 1.396   b0
                                                       b0_OBUF
                                                       b0
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Paths for end point b1 (P5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.573ns (clock arrival + clock path + data path - uncertainty)
  Source:               rgb_1 (FF)
  Destination:          b1 (PAD)
  Source Clock:         v_clk rising at 0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Delay:     0.325ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_in to rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.321   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp11.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.239   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.722   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   clkControl/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clkControl/clkout2_buf
                                                       clkControl/clkout2_buf
    OLOGIC_X0Y50.CLK0    net (fanout=55)       0.709   v_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.325ns (-2.220ns logic, 2.545ns route)

  Minimum Data Path at Fast Process Corner: rgb_1 to b1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y50.OQ      Tockq                 0.336   rgb<1>
                                                       rgb_1
    P5.O                 net (fanout=1)        0.191   rgb<1>
    P5.PAD               Tioop                 1.396   b1
                                                       b1_OBUF
                                                       b1
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Paths for end point g1 (P8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.575ns (clock arrival + clock path + data path - uncertainty)
  Source:               rgb_4 (FF)
  Destination:          g1 (PAD)
  Source Clock:         v_clk rising at 0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Delay:     0.327ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_in to rgb_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.321   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp11.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.239   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.722   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   clkControl/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clkControl/clkout2_buf
                                                       clkControl/clkout2_buf
    OLOGIC_X0Y49.CLK0    net (fanout=55)       0.711   v_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.327ns (-2.220ns logic, 2.547ns route)

  Minimum Data Path at Fast Process Corner: rgb_4 to g1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y49.OQ      Tockq                 0.336   rgb<4>
                                                       rgb_4
    P8.O                 net (fanout=1)        0.191   rgb<4>
    P8.PAD               Tioop                 1.396   g1
                                                       g1_OBUF
                                                       g1
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_in";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 53 paths analyzed, 53 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.144ns.
--------------------------------------------------------------------------------

Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y30.RSTB), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.856ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset_l (PAD)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock:    v_clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      6.067ns (Levels of Logic = 1)
  Clock Path Delay:     0.598ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_l to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P78.I                Tiopi                 0.790   reset_l
                                                       reset_l
                                                       reset_l_IBUF
                                                       ProtoComp11.IMUX
    RAMB16_X0Y30.RSTB    net (fanout=40)       5.162   reset_l_IBUF
    RAMB16_X0Y30.CLKB    Trcck_RST             0.115   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      6.067ns (0.905ns logic, 5.162ns route)
                                                       (14.9% logic, 85.1% route)

  Minimum Clock Path at Slow Process Corner: clk_in to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.684   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp11.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.696   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.586   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.898   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.503   clkControl/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clkControl/clkout2_buf
                                                       clkControl/clkout2_buf
    RAMB16_X0Y30.CLKB    net (fanout=55)       0.725   v_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (-2.912ns logic, 3.510ns route)

--------------------------------------------------------------------------------

Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y28.RSTB), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.066ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset_l (PAD)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock:    v_clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      5.849ns (Levels of Logic = 1)
  Clock Path Delay:     0.590ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_l to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P78.I                Tiopi                 0.790   reset_l
                                                       reset_l
                                                       reset_l_IBUF
                                                       ProtoComp11.IMUX
    RAMB16_X0Y28.RSTB    net (fanout=40)       4.944   reset_l_IBUF
    RAMB16_X0Y28.CLKB    Trcck_RST             0.115   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.849ns (0.905ns logic, 4.944ns route)
                                                       (15.5% logic, 84.5% route)

  Minimum Clock Path at Slow Process Corner: clk_in to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.684   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp11.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.696   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.586   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.898   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.503   clkControl/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clkControl/clkout2_buf
                                                       clkControl/clkout2_buf
    RAMB16_X0Y28.CLKB    net (fanout=55)       0.717   v_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.590ns (-2.912ns logic, 3.502ns route)

--------------------------------------------------------------------------------

Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y26.RSTB), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.293ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset_l (PAD)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock:    v_clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      5.624ns (Levels of Logic = 1)
  Clock Path Delay:     0.592ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_l to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P78.I                Tiopi                 0.790   reset_l
                                                       reset_l
                                                       reset_l_IBUF
                                                       ProtoComp11.IMUX
    RAMB16_X0Y26.RSTB    net (fanout=40)       4.719   reset_l_IBUF
    RAMB16_X0Y26.CLKB    Trcck_RST             0.115   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.624ns (0.905ns logic, 4.719ns route)
                                                       (16.1% logic, 83.9% route)

  Minimum Clock Path at Slow Process Corner: clk_in to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.684   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp11.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.696   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.586   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.898   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.503   clkControl/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clkControl/clkout2_buf
                                                       clkControl/clkout2_buf
    RAMB16_X0Y26.CLKB    net (fanout=55)       0.719   v_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (-2.912ns logic, 3.504ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_in";
--------------------------------------------------------------------------------

Paths for end point d_lower_4 (ILOGIC_X2Y60.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.792ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               data<4> (PAD)
  Destination:          d_lower_4 (FF)
  Destination Clock:    d_clk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.488ns (Levels of Logic = 2)
  Clock Path Delay:     0.921ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: data<4> to d_lower_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P137.I               Tiopi                 0.763   data<4>
                                                       data<4>
                                                       data_4_IBUF
                                                       ProtoComp11.IMUX.5
    ILOGIC_X2Y60.D       net (fanout=1)        0.095   data_4_IBUF
    ILOGIC_X2Y60.CLK0    Tiockd      (-Th)    -0.630   d_lower<4>
                                                       ProtoComp14.D2OFFBYP_SRC.4
                                                       d_lower_4
    -------------------------------------------------  ---------------------------
    Total                                      1.488ns (1.393ns logic, 0.095ns route)
                                                       (93.6% logic, 6.4% route)

  Maximum Clock Path at Fast Process Corner: clk_in to d_lower_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.367   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp11.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.301   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.745   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    ILOGIC_X2Y60.CLK0    net (fanout=55)       1.128   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (-2.185ns logic, 3.106ns route)

--------------------------------------------------------------------------------

Paths for end point d_lower_6 (ILOGIC_X1Y60.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.792ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               data<6> (PAD)
  Destination:          d_lower_6 (FF)
  Destination Clock:    d_clk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.488ns (Levels of Logic = 2)
  Clock Path Delay:     0.921ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: data<6> to d_lower_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P141.I               Tiopi                 0.763   data<6>
                                                       data<6>
                                                       data_6_IBUF
                                                       ProtoComp11.IMUX.7
    ILOGIC_X1Y60.D       net (fanout=1)        0.095   data_6_IBUF
    ILOGIC_X1Y60.CLK0    Tiockd      (-Th)    -0.630   d_lower<6>
                                                       ProtoComp14.D2OFFBYP_SRC.6
                                                       d_lower_6
    -------------------------------------------------  ---------------------------
    Total                                      1.488ns (1.393ns logic, 0.095ns route)
                                                       (93.6% logic, 6.4% route)

  Maximum Clock Path at Fast Process Corner: clk_in to d_lower_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.367   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp11.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.301   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.745   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    ILOGIC_X1Y60.CLK0    net (fanout=55)       1.128   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (-2.185ns logic, 3.106ns route)

--------------------------------------------------------------------------------

Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y10.RSTB), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.803ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               reset_l (PAD)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock:    v_clk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.526ns (Levels of Logic = 1)
  Clock Path Delay:     0.548ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: reset_l to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P78.I                Tiopi                 0.321   reset_l
                                                       reset_l
                                                       reset_l_IBUF
                                                       ProtoComp11.IMUX
    RAMB16_X1Y10.RSTB    net (fanout=40)       1.256   reset_l_IBUF
    RAMB16_X1Y10.CLKB    Trckc_RST   (-Th)     0.051   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.526ns (0.270ns logic, 1.256ns route)
                                                       (17.7% logic, 82.3% route)

  Maximum Clock Path at Fast Process Corner: clk_in to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.367   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp11.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.301   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.745   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.262   clkControl/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   clkControl/clkout2_buf
                                                       clkControl/clkout2_buf
    RAMB16_X1Y10.CLKB    net (fanout=55)       0.755   v_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.548ns (-2.185ns logic, 2.733ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_1                           |     16.666ns|      8.000ns|      8.923ns|            0|            0|            0|         3322|
| TS_clkControl_clkfx           |     39.998ns|     10.794ns|          N/A|            0|            0|         1792|            0|
| TS_clkControl_clk0            |     16.666ns|      8.923ns|          N/A|            0|            0|         1530|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_in
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
data<0>     |    1.899(R)|      SLOW  |   -0.330(R)|      FAST  |d_clk             |   0.000|
data<1>     |    1.947(R)|      SLOW  |   -0.359(R)|      FAST  |d_clk             |   0.000|
data<2>     |    1.960(R)|      SLOW  |   -0.391(R)|      FAST  |d_clk             |   0.000|
data<3>     |    1.953(R)|      SLOW  |   -0.365(R)|      FAST  |d_clk             |   0.000|
data<4>     |    1.861(R)|      SLOW  |   -0.292(R)|      FAST  |d_clk             |   0.000|
data<5>     |    1.909(R)|      SLOW  |   -0.321(R)|      FAST  |d_clk             |   0.000|
data<6>     |    1.861(R)|      SLOW  |   -0.292(R)|      FAST  |d_clk             |   0.000|
data<7>     |    1.909(R)|      SLOW  |   -0.321(R)|      FAST  |d_clk             |   0.000|
reset_l     |    4.356(R)|      SLOW  |   -1.104(R)|      FAST  |d_clk             |   0.000|
            |    6.144(R)|      SLOW  |   -0.303(R)|      FAST  |v_clk             |   0.000|
rxf_l       |    5.576(R)|      SLOW  |   -1.671(R)|      FAST  |d_clk             |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_in to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
b0          |         5.325(R)|      SLOW  |         1.573(R)|      FAST  |v_clk             |   0.000|
b1          |         5.325(R)|      SLOW  |         1.573(R)|      FAST  |v_clk             |   0.000|
b2          |         5.336(R)|      SLOW  |         1.584(R)|      FAST  |v_clk             |   0.000|
g0          |         5.330(R)|      SLOW  |         1.578(R)|      FAST  |v_clk             |   0.000|
g1          |         5.327(R)|      SLOW  |         1.575(R)|      FAST  |v_clk             |   0.000|
g2          |         5.327(R)|      SLOW  |         1.575(R)|      FAST  |v_clk             |   0.000|
h_sync      |         5.334(R)|      SLOW  |         1.582(R)|      FAST  |v_clk             |   0.000|
oe_l        |         4.892(R)|      SLOW  |         2.007(R)|      FAST  |d_clk             |   0.000|
r0          |         5.332(R)|      SLOW  |         1.580(R)|      FAST  |v_clk             |   0.000|
r1          |         5.332(R)|      SLOW  |         1.580(R)|      FAST  |v_clk             |   0.000|
r2          |         5.330(R)|      SLOW  |         1.578(R)|      FAST  |v_clk             |   0.000|
rd_l        |         4.894(R)|      SLOW  |         2.009(R)|      FAST  |d_clk             |   0.000|
v_sync      |         5.335(R)|      SLOW  |         1.583(R)|      FAST  |v_clk             |   0.000|
wdi         |         5.937(R)|      SLOW  |         2.577(R)|      FAST  |d_clk             |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   10.794|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_in";
Worst Case Data Window 5.852; Ideal Clock Offset To Actual Clock -1.032; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
data<0>           |    1.899(R)|      SLOW  |   -0.330(R)|      FAST  |    7.101|    0.830|        3.136|
data<1>           |    1.947(R)|      SLOW  |   -0.359(R)|      FAST  |    7.053|    0.859|        3.097|
data<2>           |    1.960(R)|      SLOW  |   -0.391(R)|      FAST  |    7.040|    0.891|        3.075|
data<3>           |    1.953(R)|      SLOW  |   -0.365(R)|      FAST  |    7.047|    0.865|        3.091|
data<4>           |    1.861(R)|      SLOW  |   -0.292(R)|      FAST  |    7.139|    0.792|        3.174|
data<5>           |    1.909(R)|      SLOW  |   -0.321(R)|      FAST  |    7.091|    0.821|        3.135|
data<6>           |    1.861(R)|      SLOW  |   -0.292(R)|      FAST  |    7.139|    0.792|        3.174|
data<7>           |    1.909(R)|      SLOW  |   -0.321(R)|      FAST  |    7.091|    0.821|        3.135|
reset_l           |    4.356(R)|      SLOW  |   -1.104(R)|      FAST  |    4.644|    1.604|        1.520|
                  |    6.144(R)|      SLOW  |   -0.303(R)|      FAST  |    2.856|    0.803|        1.027|
rxf_l             |    5.576(R)|      SLOW  |   -1.671(R)|      FAST  |    3.424|    2.171|        0.627|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.144|         -  |      -0.292|         -  |    2.856|    0.792|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 5.667 ns AFTER COMP "clk_in";
Bus Skew: 1.045 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
b0                                             |        5.325|      SLOW  |        1.573|      FAST  |         0.433|
b1                                             |        5.325|      SLOW  |        1.573|      FAST  |         0.433|
b2                                             |        5.336|      SLOW  |        1.584|      FAST  |         0.444|
g0                                             |        5.330|      SLOW  |        1.578|      FAST  |         0.438|
g1                                             |        5.327|      SLOW  |        1.575|      FAST  |         0.435|
g2                                             |        5.327|      SLOW  |        1.575|      FAST  |         0.435|
h_sync                                         |        5.334|      SLOW  |        1.582|      FAST  |         0.442|
oe_l                                           |        4.892|      SLOW  |        2.007|      FAST  |         0.000|
r0                                             |        5.332|      SLOW  |        1.580|      FAST  |         0.440|
r1                                             |        5.332|      SLOW  |        1.580|      FAST  |         0.440|
r2                                             |        5.330|      SLOW  |        1.578|      FAST  |         0.438|
rd_l                                           |        4.894|      SLOW  |        2.009|      FAST  |         0.002|
v_sync                                         |        5.335|      SLOW  |        1.583|      FAST  |         0.443|
wdi                                            |        5.937|      SLOW  |        2.577|      FAST  |         1.045|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 1  Score: 270  (Setup/Max: 270, Hold: 0)

Constraints cover 3390 paths, 0 nets, and 2492 connections

Design statistics:
   Minimum period:  10.794ns{1}   (Maximum frequency:  92.644MHz)
   Minimum input required time before clock:   6.144ns
   Minimum output required time after clock:   5.937ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 13 13:58:53 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



