# Router1x3-design-and-verification
Router 1x3 design using Verilog and verification using both verilog TB and UVM methodology TB.
