
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18132 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 343.813 ; gain = 98.906
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:21]
WARNING: [Synth 8-567] referenced signal 'p1' should be on the sensitivity list [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:32]
WARNING: [Synth 8-567] referenced signal 'p3' should be on the sensitivity list [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:32]
INFO: [Synth 8-6157] synthesizing module 'show' [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:179]
INFO: [Synth 8-6157] synthesizing module 'bcd' [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:209]
INFO: [Synth 8-6155] done synthesizing module 'bcd' (1#1) [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:209]
INFO: [Synth 8-6157] synthesizing module 'bcdto7segmentclocked' [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:254]
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:269]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (2#1) [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:269]
INFO: [Synth 8-6157] synthesizing module 'mux16to4' [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:295]
INFO: [Synth 8-226] default block is never used [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:305]
INFO: [Synth 8-6155] done synthesizing module 'mux16to4' (3#1) [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:295]
INFO: [Synth 8-6157] synthesizing module 'demux4to1' [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:315]
INFO: [Synth 8-226] default block is never used [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:323]
INFO: [Synth 8-6155] done synthesizing module 'demux4to1' (4#1) [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:315]
WARNING: [Synth 8-3848] Net sel in module/entity bcdto7segmentclocked does not have driver. [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:262]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segmentclocked' (5#1) [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:254]
INFO: [Synth 8-6155] done synthesizing module 'show' (6#1) [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:179]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 400.043 ; gain = 155.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin mux16to4:sel[1] to constant 0 [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:265]
WARNING: [Synth 8-3295] tying undriven pin mux16to4:sel[0] to constant 0 [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:265]
WARNING: [Synth 8-3295] tying undriven pin demux4to1:sel[1] to constant 0 [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:266]
WARNING: [Synth 8-3295] tying undriven pin demux4to1:sel[0] to constant 0 [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:266]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 400.043 ; gain = 155.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 400.043 ; gain = 155.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/constrs_1/new/const_Emisor_Receptor.xdc]
WARNING: [Vivado 12-507] No nets matched 'pmod_IBUF[0]'. [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/constrs_1/new/const_Emisor_Receptor.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/constrs_1/new/const_Emisor_Receptor.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pmod_IBUF[1]'. [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/constrs_1/new/const_Emisor_Receptor.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/constrs_1/new/const_Emisor_Receptor.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pmod_IBUF[2]'. [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/constrs_1/new/const_Emisor_Receptor.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/constrs_1/new/const_Emisor_Receptor.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/constrs_1/new/const_Emisor_Receptor.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/constrs_1/new/const_Emisor_Receptor.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 726.547 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 726.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 726.547 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 726.547 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 726.547 ; gain = 481.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 726.547 ; gain = 481.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 726.547 ; gain = 481.641
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'leds_reg' [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'numero_reg' [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'p3_reg' [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'p1_reg' [C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.srcs/sources_1/new/top.v:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 726.547 ; gain = 481.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 30    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 22    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 30    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 22    
Module mux16to4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module demux4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 726.547 ; gain = 481.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 726.547 ; gain = 481.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 726.547 ; gain = 481.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 740.359 ; gain = 495.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 740.359 ; gain = 495.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 740.359 ; gain = 495.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 740.359 ; gain = 495.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 740.359 ; gain = 495.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 740.359 ; gain = 495.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 740.359 ; gain = 495.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     3|
|4     |LUT2   |    13|
|5     |LUT3   |     4|
|6     |LUT4   |     9|
|7     |LUT5   |     2|
|8     |LUT6   |     9|
|9     |LD     |    15|
|10    |LDC    |     3|
|11    |IBUF   |     3|
|12    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    79|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 740.359 ; gain = 495.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 740.359 ; gain = 168.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 740.359 ; gain = 495.453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 747.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  LD => LDCE: 15 instances
  LDC => LDCE: 2 instances
  LDC => LDCE (inverted pins: G): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 14 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 747.340 ; gain = 502.434
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 747.340 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/llaaj/OneDrive/Documentos/GitHub/Arqui2/Emisor_Receptor/Emisor_Receptor.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 28 15:05:26 2019...
