Analysis & Synthesis report for vga_protocol_top
Thu Apr 20 18:08:28 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Partition for Top-Level Resource Utilization by Entity
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Source assignments for data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated
 11. Parameter Settings for User Entity Instance: vga_contro:u_vga_contro
 12. Parameter Settings for User Entity Instance: data_generate:u_data_generate
 13. Parameter Settings for User Entity Instance: data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component
 14. Parameter Settings for Inferred Entity Instance: data_generate:u_data_generate|lpm_mult:Mult0
 15. Partition Dependent Files
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Port Connectivity Checks: "data_generate:u_data_generate|rom:rom_inst"
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 20 18:08:28 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; vga_protocol_top                                ;
; Top-level Entity Name              ; vga_protocol_top                                ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; vga_protocol_top   ; vga_protocol_top   ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                  ; Library ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------+---------+
; ../CrazyBird.mif                 ; yes             ; User Memory Initialization File  ; D:/code-file/FPGA/vga_protocol/CrazyBird.mif                                                  ;         ;
; ../src/data_generate.v           ; yes             ; User Verilog HDL File            ; D:/code-file/FPGA/vga_protocol/src/data_generate.v                                            ;         ;
; ../src/vga_contro.v              ; yes             ; User Verilog HDL File            ; D:/code-file/FPGA/vga_protocol/src/vga_contro.v                                               ;         ;
; ../src/vga_param.v               ; yes             ; User Verilog HDL File            ; D:/code-file/FPGA/vga_protocol/src/vga_param.v                                                ;         ;
; ../src/vga_protocol_top.v        ; yes             ; User Verilog HDL File            ; D:/code-file/FPGA/vga_protocol/src/vga_protocol_top.v                                         ;         ;
; ../src/counter25M.v              ; yes             ; User Verilog HDL File            ; D:/code-file/FPGA/vga_protocol/src/counter25M.v                                               ;         ;
; ../rom.v                         ; yes             ; User Wizard-Generated File       ; D:/code-file/FPGA/vga_protocol/rom.v                                                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_0ja1.tdf           ; yes             ; Auto-Generated Megafunction      ; D:/code-file/FPGA/vga_protocol/prj/db/altsyncram_0ja1.tdf                                     ;         ;
; db/decode_f8a.tdf                ; yes             ; Auto-Generated Megafunction      ; D:/code-file/FPGA/vga_protocol/prj/db/decode_f8a.tdf                                          ;         ;
; db/mux_kob.tdf                   ; yes             ; Auto-Generated Megafunction      ; D:/code-file/FPGA/vga_protocol/prj/db/mux_kob.tdf                                             ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_lgh.tdf               ; yes             ; Auto-Generated Megafunction      ; D:/code-file/FPGA/vga_protocol/prj/db/add_sub_lgh.tdf                                         ;         ;
; db/add_sub_pgh.tdf               ; yes             ; Auto-Generated Megafunction      ; D:/code-file/FPGA/vga_protocol/prj/db/add_sub_pgh.tdf                                         ;         ;
; altshift.tdf                     ; yes             ; Megafunction                     ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                          ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |vga_protocol_top|data_generate:u_data_generate|rom:rom_inst ; ../rom.v        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------+


+--------------------------------------------------------+
; Partition Status Summary                               ;
+----------------+-------------+-------------------------+
; Partition Name ; Synthesized ; Reason                  ;
+----------------+-------------+-------------------------+
; Top            ; yes         ; Dependent files changed ;
+----------------+-------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                    ; Entity Name      ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |vga_protocol_top                                 ; 254 (0)             ; 114 (0)                   ; 600000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_protocol_top                                                                                                                                                      ; vga_protocol_top ; work         ;
;    |counter25M:u_counter25M|                      ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_protocol_top|counter25M:u_counter25M                                                                                                                              ; counter25M       ; work         ;
;    |data_generate:u_data_generate|                ; 148 (69)            ; 42 (40)                   ; 600000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_protocol_top|data_generate:u_data_generate                                                                                                                        ; data_generate    ; work         ;
;       |lpm_mult:Mult0|                            ; 28 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_protocol_top|data_generate:u_data_generate|lpm_mult:Mult0                                                                                                         ; lpm_mult         ; work         ;
;          |multcore:mult_core|                     ; 28 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_protocol_top|data_generate:u_data_generate|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore         ; work         ;
;             |mpar_add:padder|                     ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_protocol_top|data_generate:u_data_generate|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add         ; work         ;
;                |lpm_add_sub:adder[0]|             ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_protocol_top|data_generate:u_data_generate|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub      ; work         ;
;                   |add_sub_lgh:auto_generated|    ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_protocol_top|data_generate:u_data_generate|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                      ; add_sub_lgh      ; work         ;
;                |mpar_add:sub_par_add|             ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_protocol_top|data_generate:u_data_generate|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add         ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_protocol_top|data_generate:u_data_generate|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub      ; work         ;
;                      |add_sub_pgh:auto_generated| ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_protocol_top|data_generate:u_data_generate|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_pgh:auto_generated ; add_sub_pgh      ; work         ;
;       |rom:rom_inst|                              ; 51 (0)              ; 2 (0)                     ; 600000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_protocol_top|data_generate:u_data_generate|rom:rom_inst                                                                                                           ; rom              ; work         ;
;          |altsyncram:altsyncram_component|        ; 51 (0)              ; 2 (0)                     ; 600000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_protocol_top|data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component                                                                           ; altsyncram       ; work         ;
;             |altsyncram_0ja1:auto_generated|      ; 51 (0)              ; 2 (2)                     ; 600000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_protocol_top|data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated                                            ; altsyncram_0ja1  ; work         ;
;                |decode_f8a:rden_decode|           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_protocol_top|data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|decode_f8a:rden_decode                     ; decode_f8a       ; work         ;
;                |mux_kob:mux2|                     ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_protocol_top|data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|mux_kob:mux2                               ; mux_kob          ; work         ;
;    |vga_contro:u_vga_contro|                      ; 104 (104)           ; 71 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_protocol_top|vga_contro:u_vga_contro                                                                                                                              ; vga_contro       ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |vga_protocol_top|data_generate:u_data_generate|address_sig[9] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_contro:u_vga_contro ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; H_SYNC_STA     ; 1     ; Signed Integer                              ;
; H_SYNC_END     ; 96    ; Signed Integer                              ;
; H_DATA_STA     ; 112   ; Signed Integer                              ;
; H_DATA_END     ; 752   ; Signed Integer                              ;
; V_SYNC_STA     ; 1     ; Signed Integer                              ;
; V_SYNC_END     ; 2     ; Signed Integer                              ;
; V_DATA_STA     ; 12    ; Signed Integer                              ;
; V_DATA_END     ; 492   ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_generate:u_data_generate ;
+----------------+--------------------------+--------------------------------+
; Parameter Name ; Value                    ; Type                           ;
+----------------+--------------------------+--------------------------------+
; PIC_WIDTH      ; 011001000                ; Unsigned Binary                ;
; PIC_HEIGH      ; 011001000                ; Unsigned Binary                ;
; BALCK          ; 000000000000000000000000 ; Unsigned Binary                ;
; RED            ; 111111110000000000000000 ; Unsigned Binary                ;
; GREEN          ; 000000001111111100000000 ; Unsigned Binary                ;
; BLUE           ; 000000000000000011111111 ; Unsigned Binary                ;
; YELLOW         ; 111111111111111100000000 ; Unsigned Binary                ;
; SKY_BULE       ; 000000001111111111111111 ; Unsigned Binary                ;
; PURPLE         ; 111111110000000011111111 ; Unsigned Binary                ;
; GRAY           ; 110000001100000011000000 ; Unsigned Binary                ;
; WHITE          ; 111111111111111111111111 ; Unsigned Binary                ;
+----------------+--------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 24                   ; Signed Integer                                              ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 25000                ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; ../CrazyBird.mif     ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_0ja1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_generate:u_data_generate|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 11           ; Untyped                       ;
; LPM_WIDTHB                                     ; 8            ; Untyped                       ;
; LPM_WIDTHP                                     ; 19           ; Untyped                       ;
; LPM_WIDTHR                                     ; 19           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; ../CrazyBird.mif                              ; Project Directory     ; work    ; 88390fc22b5961734845e353f3304aa4 ;
; db/altsyncram_0ja1.tdf                        ; Project Directory     ; work    ; 83c92f7e5060b063322968a5dc6a50ba ;
; db/decode_f8a.tdf                             ; Project Directory     ; work    ; f44c9f433bd0b297cf108a80dee60cc9 ;
; db/mux_kob.tdf                                ; Project Directory     ; work    ; 6af6fd54b9b917490b596e22061d17e4 ;
; ../rom.v                                      ; Project Directory     ; work    ; 31f9690f95119ad74f5ef24761115dfd ;
; ../src/counter25M.v                           ; Project Directory     ; work    ; c52cc94a6ca7cb7d0265004a6f40ea67 ;
; ../src/data_generate.v                        ; Project Directory     ; work    ; 2bd81df878cf97bc5d377411bc6db3e4 ;
; ../src/vga_contro.v                           ; Project Directory     ; work    ; 6e372f3705d3b50c8b31c34ed93f1a04 ;
; ../src/vga_param.v                            ; Project Directory     ; work    ; 92669f9957299579231c188a912aece3 ;
; ../src/vga_protocol_top.v                     ; Project Directory     ; work    ; 9d11a359a4bc36d9a37ca7eb02a137bb ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 3fcdce7559590d5a8afbe64788d201fb ;
; libraries/megafunctions/aglobal181.inc        ; Quartus Prime Install ; work    ; 5e51ccbc7a52298c3a01f3b5bfb59350 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; 229c034d72d6c571b2f9af0f2aa5d997 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; 48fbb9e7300eb083732aeb85f77fd8a1 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; dd87bed90959d6126db09970164b7ba6 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; e3a03868917f0b3dd57b6ed1dd195f22 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 30                          ;
; cycloneiii_ff         ; 114                         ;
;     CLR               ; 62                          ;
;     CLR SCLR          ; 22                          ;
;     ENA CLR           ; 28                          ;
;     plain             ; 2                           ;
; cycloneiii_lcell_comb ; 254                         ;
;     arith             ; 66                          ;
;         2 data inputs ; 49                          ;
;         3 data inputs ; 17                          ;
;     normal            ; 188                         ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 41                          ;
;         3 data inputs ; 15                          ;
;         4 data inputs ; 106                         ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 5.80                        ;
; Average LUT depth     ; 3.00                        ;
+-----------------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_generate:u_data_generate|rom:rom_inst"                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Apr 20 18:08:17 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_protocol -c vga_protocol_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/vga_protocol/src/data_generate.v
    Info (12023): Found entity 1: data_generate File: D:/code-file/FPGA/vga_protocol/src/data_generate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/vga_protocol/src/vga_contro.v
    Info (12023): Found entity 1: vga_contro File: D:/code-file/FPGA/vga_protocol/src/vga_contro.v Line: 24
Info (12021): Found 0 design units, including 0 entities, in source file /code-file/fpga/vga_protocol/src/vga_param.v
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/vga_protocol/src/vga_protocol_top.v
    Info (12023): Found entity 1: vga_protocol_top File: D:/code-file/FPGA/vga_protocol/src/vga_protocol_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/vga_protocol/src/vga_tb.v
    Info (12023): Found entity 1: vga_tb File: D:/code-file/FPGA/vga_protocol/src/vga_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/vga_protocol/src/counter25m.v
    Info (12023): Found entity 1: counter25M File: D:/code-file/FPGA/vga_protocol/src/counter25M.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/vga_protocol/rom.v
    Info (12023): Found entity 1: rom File: D:/code-file/FPGA/vga_protocol/rom.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at vga_protocol_top.v(19): created implicit net for "clk_25M" File: D:/code-file/FPGA/vga_protocol/src/vga_protocol_top.v Line: 19
Info (12127): Elaborating entity "vga_protocol_top" for the top level hierarchy
Info (12128): Elaborating entity "counter25M" for hierarchy "counter25M:u_counter25M" File: D:/code-file/FPGA/vga_protocol/src/vga_protocol_top.v Line: 20
Info (12128): Elaborating entity "vga_contro" for hierarchy "vga_contro:u_vga_contro" File: D:/code-file/FPGA/vga_protocol/src/vga_protocol_top.v Line: 35
Warning (10230): Verilog HDL assignment warning at vga_contro.v(103): truncated value with size 32 to match size of target (11) File: D:/code-file/FPGA/vga_protocol/src/vga_contro.v Line: 103
Warning (10230): Verilog HDL assignment warning at vga_contro.v(114): truncated value with size 32 to match size of target (11) File: D:/code-file/FPGA/vga_protocol/src/vga_contro.v Line: 114
Info (12128): Elaborating entity "data_generate" for hierarchy "data_generate:u_data_generate" File: D:/code-file/FPGA/vga_protocol/src/vga_protocol_top.v Line: 44
Warning (10230): Verilog HDL assignment warning at data_generate.v(40): truncated value with size 32 to match size of target (16) File: D:/code-file/FPGA/vga_protocol/src/data_generate.v Line: 40
Info (12128): Elaborating entity "rom" for hierarchy "data_generate:u_data_generate|rom:rom_inst" File: D:/code-file/FPGA/vga_protocol/src/data_generate.v Line: 30
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component" File: D:/code-file/FPGA/vga_protocol/rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component" File: D:/code-file/FPGA/vga_protocol/rom.v Line: 81
Info (12133): Instantiated megafunction "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/code-file/FPGA/vga_protocol/rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../CrazyBird.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "25000"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ja1.tdf
    Info (12023): Found entity 1: altsyncram_0ja1 File: D:/code-file/FPGA/vga_protocol/prj/db/altsyncram_0ja1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_0ja1" for hierarchy "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113016): Width of data items in "CrazyBird.mif" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory.  File: D:/code-file/FPGA/vga_protocol/CrazyBird.mif Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a File: D:/code-file/FPGA/vga_protocol/prj/db/decode_f8a.tdf Line: 22
Info (12128): Elaborating entity "decode_f8a" for hierarchy "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|decode_f8a:rden_decode" File: D:/code-file/FPGA/vga_protocol/prj/db/altsyncram_0ja1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kob.tdf
    Info (12023): Found entity 1: mux_kob File: D:/code-file/FPGA/vga_protocol/prj/db/mux_kob.tdf Line: 22
Info (12128): Elaborating entity "mux_kob" for hierarchy "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|mux_kob:mux2" File: D:/code-file/FPGA/vga_protocol/prj/db/altsyncram_0ja1.tdf Line: 40
Info (12205): 1 design partition requires Analysis and Synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
Info (12209): No design partitions will skip synthesis in the current incremental compilation
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "data_generate:u_data_generate|Mult0" File: D:/code-file/FPGA/vga_protocol/src/data_generate.v Line: 40
Info (12130): Elaborated megafunction instantiation "data_generate:u_data_generate|lpm_mult:Mult0" File: D:/code-file/FPGA/vga_protocol/src/data_generate.v Line: 40
Info (12133): Instantiated megafunction "data_generate:u_data_generate|lpm_mult:Mult0" with the following parameter: File: D:/code-file/FPGA/vga_protocol/src/data_generate.v Line: 40
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "data_generate:u_data_generate|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "data_generate:u_data_generate|lpm_mult:Mult0" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "data_generate:u_data_generate|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "data_generate:u_data_generate|lpm_mult:Mult0" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "data_generate:u_data_generate|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "data_generate:u_data_generate|lpm_mult:Mult0" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh File: D:/code-file/FPGA/vga_protocol/prj/db/add_sub_lgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "data_generate:u_data_generate|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "data_generate:u_data_generate|lpm_mult:Mult0" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "data_generate:u_data_generate|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "data_generate:u_data_generate|lpm_mult:Mult0" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf
    Info (12023): Found entity 1: add_sub_pgh File: D:/code-file/FPGA/vga_protocol/prj/db/add_sub_pgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "data_generate:u_data_generate|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "data_generate:u_data_generate|lpm_mult:Mult0" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (13000): Registers with preset signals will power-up high File: D:/code-file/FPGA/vga_protocol/src/data_generate.v Line: 53
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (21057): Implemented 383 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 257 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4838 megabytes
    Info: Processing ended: Thu Apr 20 18:08:28 2023
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:09


