
RX_Ra02.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d68  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08008f08  08008f08  00009f08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f98  08008f98  0000a100  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008f98  08008f98  00009f98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008fa0  08008fa0  0000a100  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008fa0  08008fa0  00009fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008fa4  08008fa4  00009fa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000100  20000000  08008fa8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005cfc  20000100  080090a8  0000a100  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005dfc  080090a8  0000adfc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a100  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017f4e  00000000  00000000  0000a130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004074  00000000  00000000  0002207e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015c0  00000000  00000000  000260f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001094  00000000  00000000  000276b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ba35  00000000  00000000  0002874c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bb8f  00000000  00000000  00044181  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a014f  00000000  00000000  0005fd10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ffe5f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a14  00000000  00000000  000ffea4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  001058b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000100 	.word	0x20000100
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008ef0 	.word	0x08008ef0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000104 	.word	0x20000104
 80001dc:	08008ef0 	.word	0x08008ef0

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b988 	b.w	8000508 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	468e      	mov	lr, r1
 8000218:	4604      	mov	r4, r0
 800021a:	4688      	mov	r8, r1
 800021c:	2b00      	cmp	r3, #0
 800021e:	d14a      	bne.n	80002b6 <__udivmoddi4+0xa6>
 8000220:	428a      	cmp	r2, r1
 8000222:	4617      	mov	r7, r2
 8000224:	d962      	bls.n	80002ec <__udivmoddi4+0xdc>
 8000226:	fab2 f682 	clz	r6, r2
 800022a:	b14e      	cbz	r6, 8000240 <__udivmoddi4+0x30>
 800022c:	f1c6 0320 	rsb	r3, r6, #32
 8000230:	fa01 f806 	lsl.w	r8, r1, r6
 8000234:	fa20 f303 	lsr.w	r3, r0, r3
 8000238:	40b7      	lsls	r7, r6
 800023a:	ea43 0808 	orr.w	r8, r3, r8
 800023e:	40b4      	lsls	r4, r6
 8000240:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000244:	fa1f fc87 	uxth.w	ip, r7
 8000248:	fbb8 f1fe 	udiv	r1, r8, lr
 800024c:	0c23      	lsrs	r3, r4, #16
 800024e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000252:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000256:	fb01 f20c 	mul.w	r2, r1, ip
 800025a:	429a      	cmp	r2, r3
 800025c:	d909      	bls.n	8000272 <__udivmoddi4+0x62>
 800025e:	18fb      	adds	r3, r7, r3
 8000260:	f101 30ff 	add.w	r0, r1, #4294967295
 8000264:	f080 80ea 	bcs.w	800043c <__udivmoddi4+0x22c>
 8000268:	429a      	cmp	r2, r3
 800026a:	f240 80e7 	bls.w	800043c <__udivmoddi4+0x22c>
 800026e:	3902      	subs	r1, #2
 8000270:	443b      	add	r3, r7
 8000272:	1a9a      	subs	r2, r3, r2
 8000274:	b2a3      	uxth	r3, r4
 8000276:	fbb2 f0fe 	udiv	r0, r2, lr
 800027a:	fb0e 2210 	mls	r2, lr, r0, r2
 800027e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000282:	fb00 fc0c 	mul.w	ip, r0, ip
 8000286:	459c      	cmp	ip, r3
 8000288:	d909      	bls.n	800029e <__udivmoddi4+0x8e>
 800028a:	18fb      	adds	r3, r7, r3
 800028c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000290:	f080 80d6 	bcs.w	8000440 <__udivmoddi4+0x230>
 8000294:	459c      	cmp	ip, r3
 8000296:	f240 80d3 	bls.w	8000440 <__udivmoddi4+0x230>
 800029a:	443b      	add	r3, r7
 800029c:	3802      	subs	r0, #2
 800029e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002a2:	eba3 030c 	sub.w	r3, r3, ip
 80002a6:	2100      	movs	r1, #0
 80002a8:	b11d      	cbz	r5, 80002b2 <__udivmoddi4+0xa2>
 80002aa:	40f3      	lsrs	r3, r6
 80002ac:	2200      	movs	r2, #0
 80002ae:	e9c5 3200 	strd	r3, r2, [r5]
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d905      	bls.n	80002c6 <__udivmoddi4+0xb6>
 80002ba:	b10d      	cbz	r5, 80002c0 <__udivmoddi4+0xb0>
 80002bc:	e9c5 0100 	strd	r0, r1, [r5]
 80002c0:	2100      	movs	r1, #0
 80002c2:	4608      	mov	r0, r1
 80002c4:	e7f5      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002c6:	fab3 f183 	clz	r1, r3
 80002ca:	2900      	cmp	r1, #0
 80002cc:	d146      	bne.n	800035c <__udivmoddi4+0x14c>
 80002ce:	4573      	cmp	r3, lr
 80002d0:	d302      	bcc.n	80002d8 <__udivmoddi4+0xc8>
 80002d2:	4282      	cmp	r2, r0
 80002d4:	f200 8105 	bhi.w	80004e2 <__udivmoddi4+0x2d2>
 80002d8:	1a84      	subs	r4, r0, r2
 80002da:	eb6e 0203 	sbc.w	r2, lr, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	4690      	mov	r8, r2
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	d0e5      	beq.n	80002b2 <__udivmoddi4+0xa2>
 80002e6:	e9c5 4800 	strd	r4, r8, [r5]
 80002ea:	e7e2      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002ec:	2a00      	cmp	r2, #0
 80002ee:	f000 8090 	beq.w	8000412 <__udivmoddi4+0x202>
 80002f2:	fab2 f682 	clz	r6, r2
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	f040 80a4 	bne.w	8000444 <__udivmoddi4+0x234>
 80002fc:	1a8a      	subs	r2, r1, r2
 80002fe:	0c03      	lsrs	r3, r0, #16
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	b280      	uxth	r0, r0
 8000306:	b2bc      	uxth	r4, r7
 8000308:	2101      	movs	r1, #1
 800030a:	fbb2 fcfe 	udiv	ip, r2, lr
 800030e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000312:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000316:	fb04 f20c 	mul.w	r2, r4, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d907      	bls.n	800032e <__udivmoddi4+0x11e>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000324:	d202      	bcs.n	800032c <__udivmoddi4+0x11c>
 8000326:	429a      	cmp	r2, r3
 8000328:	f200 80e0 	bhi.w	80004ec <__udivmoddi4+0x2dc>
 800032c:	46c4      	mov	ip, r8
 800032e:	1a9b      	subs	r3, r3, r2
 8000330:	fbb3 f2fe 	udiv	r2, r3, lr
 8000334:	fb0e 3312 	mls	r3, lr, r2, r3
 8000338:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800033c:	fb02 f404 	mul.w	r4, r2, r4
 8000340:	429c      	cmp	r4, r3
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x144>
 8000344:	18fb      	adds	r3, r7, r3
 8000346:	f102 30ff 	add.w	r0, r2, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x142>
 800034c:	429c      	cmp	r4, r3
 800034e:	f200 80ca 	bhi.w	80004e6 <__udivmoddi4+0x2d6>
 8000352:	4602      	mov	r2, r0
 8000354:	1b1b      	subs	r3, r3, r4
 8000356:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0x98>
 800035c:	f1c1 0620 	rsb	r6, r1, #32
 8000360:	408b      	lsls	r3, r1
 8000362:	fa22 f706 	lsr.w	r7, r2, r6
 8000366:	431f      	orrs	r7, r3
 8000368:	fa0e f401 	lsl.w	r4, lr, r1
 800036c:	fa20 f306 	lsr.w	r3, r0, r6
 8000370:	fa2e fe06 	lsr.w	lr, lr, r6
 8000374:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000378:	4323      	orrs	r3, r4
 800037a:	fa00 f801 	lsl.w	r8, r0, r1
 800037e:	fa1f fc87 	uxth.w	ip, r7
 8000382:	fbbe f0f9 	udiv	r0, lr, r9
 8000386:	0c1c      	lsrs	r4, r3, #16
 8000388:	fb09 ee10 	mls	lr, r9, r0, lr
 800038c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000390:	fb00 fe0c 	mul.w	lr, r0, ip
 8000394:	45a6      	cmp	lr, r4
 8000396:	fa02 f201 	lsl.w	r2, r2, r1
 800039a:	d909      	bls.n	80003b0 <__udivmoddi4+0x1a0>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 3aff 	add.w	sl, r0, #4294967295
 80003a2:	f080 809c 	bcs.w	80004de <__udivmoddi4+0x2ce>
 80003a6:	45a6      	cmp	lr, r4
 80003a8:	f240 8099 	bls.w	80004de <__udivmoddi4+0x2ce>
 80003ac:	3802      	subs	r0, #2
 80003ae:	443c      	add	r4, r7
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	fa1f fe83 	uxth.w	lr, r3
 80003b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003bc:	fb09 4413 	mls	r4, r9, r3, r4
 80003c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c8:	45a4      	cmp	ip, r4
 80003ca:	d908      	bls.n	80003de <__udivmoddi4+0x1ce>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80003d2:	f080 8082 	bcs.w	80004da <__udivmoddi4+0x2ca>
 80003d6:	45a4      	cmp	ip, r4
 80003d8:	d97f      	bls.n	80004da <__udivmoddi4+0x2ca>
 80003da:	3b02      	subs	r3, #2
 80003dc:	443c      	add	r4, r7
 80003de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003e2:	eba4 040c 	sub.w	r4, r4, ip
 80003e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003ea:	4564      	cmp	r4, ip
 80003ec:	4673      	mov	r3, lr
 80003ee:	46e1      	mov	r9, ip
 80003f0:	d362      	bcc.n	80004b8 <__udivmoddi4+0x2a8>
 80003f2:	d05f      	beq.n	80004b4 <__udivmoddi4+0x2a4>
 80003f4:	b15d      	cbz	r5, 800040e <__udivmoddi4+0x1fe>
 80003f6:	ebb8 0203 	subs.w	r2, r8, r3
 80003fa:	eb64 0409 	sbc.w	r4, r4, r9
 80003fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000402:	fa22 f301 	lsr.w	r3, r2, r1
 8000406:	431e      	orrs	r6, r3
 8000408:	40cc      	lsrs	r4, r1
 800040a:	e9c5 6400 	strd	r6, r4, [r5]
 800040e:	2100      	movs	r1, #0
 8000410:	e74f      	b.n	80002b2 <__udivmoddi4+0xa2>
 8000412:	fbb1 fcf2 	udiv	ip, r1, r2
 8000416:	0c01      	lsrs	r1, r0, #16
 8000418:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800041c:	b280      	uxth	r0, r0
 800041e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000422:	463b      	mov	r3, r7
 8000424:	4638      	mov	r0, r7
 8000426:	463c      	mov	r4, r7
 8000428:	46b8      	mov	r8, r7
 800042a:	46be      	mov	lr, r7
 800042c:	2620      	movs	r6, #32
 800042e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000432:	eba2 0208 	sub.w	r2, r2, r8
 8000436:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800043a:	e766      	b.n	800030a <__udivmoddi4+0xfa>
 800043c:	4601      	mov	r1, r0
 800043e:	e718      	b.n	8000272 <__udivmoddi4+0x62>
 8000440:	4610      	mov	r0, r2
 8000442:	e72c      	b.n	800029e <__udivmoddi4+0x8e>
 8000444:	f1c6 0220 	rsb	r2, r6, #32
 8000448:	fa2e f302 	lsr.w	r3, lr, r2
 800044c:	40b7      	lsls	r7, r6
 800044e:	40b1      	lsls	r1, r6
 8000450:	fa20 f202 	lsr.w	r2, r0, r2
 8000454:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000458:	430a      	orrs	r2, r1
 800045a:	fbb3 f8fe 	udiv	r8, r3, lr
 800045e:	b2bc      	uxth	r4, r7
 8000460:	fb0e 3318 	mls	r3, lr, r8, r3
 8000464:	0c11      	lsrs	r1, r2, #16
 8000466:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046a:	fb08 f904 	mul.w	r9, r8, r4
 800046e:	40b0      	lsls	r0, r6
 8000470:	4589      	cmp	r9, r1
 8000472:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000476:	b280      	uxth	r0, r0
 8000478:	d93e      	bls.n	80004f8 <__udivmoddi4+0x2e8>
 800047a:	1879      	adds	r1, r7, r1
 800047c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000480:	d201      	bcs.n	8000486 <__udivmoddi4+0x276>
 8000482:	4589      	cmp	r9, r1
 8000484:	d81f      	bhi.n	80004c6 <__udivmoddi4+0x2b6>
 8000486:	eba1 0109 	sub.w	r1, r1, r9
 800048a:	fbb1 f9fe 	udiv	r9, r1, lr
 800048e:	fb09 f804 	mul.w	r8, r9, r4
 8000492:	fb0e 1119 	mls	r1, lr, r9, r1
 8000496:	b292      	uxth	r2, r2
 8000498:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800049c:	4542      	cmp	r2, r8
 800049e:	d229      	bcs.n	80004f4 <__udivmoddi4+0x2e4>
 80004a0:	18ba      	adds	r2, r7, r2
 80004a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004a6:	d2c4      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d2c2      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004ac:	f1a9 0102 	sub.w	r1, r9, #2
 80004b0:	443a      	add	r2, r7
 80004b2:	e7be      	b.n	8000432 <__udivmoddi4+0x222>
 80004b4:	45f0      	cmp	r8, lr
 80004b6:	d29d      	bcs.n	80003f4 <__udivmoddi4+0x1e4>
 80004b8:	ebbe 0302 	subs.w	r3, lr, r2
 80004bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004c0:	3801      	subs	r0, #1
 80004c2:	46e1      	mov	r9, ip
 80004c4:	e796      	b.n	80003f4 <__udivmoddi4+0x1e4>
 80004c6:	eba7 0909 	sub.w	r9, r7, r9
 80004ca:	4449      	add	r1, r9
 80004cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d4:	fb09 f804 	mul.w	r8, r9, r4
 80004d8:	e7db      	b.n	8000492 <__udivmoddi4+0x282>
 80004da:	4673      	mov	r3, lr
 80004dc:	e77f      	b.n	80003de <__udivmoddi4+0x1ce>
 80004de:	4650      	mov	r0, sl
 80004e0:	e766      	b.n	80003b0 <__udivmoddi4+0x1a0>
 80004e2:	4608      	mov	r0, r1
 80004e4:	e6fd      	b.n	80002e2 <__udivmoddi4+0xd2>
 80004e6:	443b      	add	r3, r7
 80004e8:	3a02      	subs	r2, #2
 80004ea:	e733      	b.n	8000354 <__udivmoddi4+0x144>
 80004ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f0:	443b      	add	r3, r7
 80004f2:	e71c      	b.n	800032e <__udivmoddi4+0x11e>
 80004f4:	4649      	mov	r1, r9
 80004f6:	e79c      	b.n	8000432 <__udivmoddi4+0x222>
 80004f8:	eba1 0109 	sub.w	r1, r1, r9
 80004fc:	46c4      	mov	ip, r8
 80004fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000502:	fb09 f804 	mul.w	r8, r9, r4
 8000506:	e7c4      	b.n	8000492 <__udivmoddi4+0x282>

08000508 <__aeabi_idiv0>:
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop

0800050c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800050c:	b480      	push	{r7}
 800050e:	b085      	sub	sp, #20
 8000510:	af00      	add	r7, sp, #0
 8000512:	60f8      	str	r0, [r7, #12]
 8000514:	60b9      	str	r1, [r7, #8]
 8000516:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000518:	68fb      	ldr	r3, [r7, #12]
 800051a:	4a07      	ldr	r2, [pc, #28]	@ (8000538 <vApplicationGetIdleTaskMemory+0x2c>)
 800051c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800051e:	68bb      	ldr	r3, [r7, #8]
 8000520:	4a06      	ldr	r2, [pc, #24]	@ (800053c <vApplicationGetIdleTaskMemory+0x30>)
 8000522:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	2280      	movs	r2, #128	@ 0x80
 8000528:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800052a:	bf00      	nop
 800052c:	3714      	adds	r7, #20
 800052e:	46bd      	mov	sp, r7
 8000530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop
 8000538:	2000011c 	.word	0x2000011c
 800053c:	20000170 	.word	0x20000170

08000540 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000540:	b5b0      	push	{r4, r5, r7, lr}
 8000542:	b088      	sub	sp, #32
 8000544:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000546:	f000 fc29 	bl	8000d9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800054a:	f000 f823 	bl	8000594 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800054e:	f000 f977 	bl	8000840 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000552:	f000 f8d9 	bl	8000708 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000556:	f000 f905 	bl	8000764 <MX_SPI1_Init>
  MX_SPI2_Init();
 800055a:	f000 f93b 	bl	80007d4 <MX_SPI2_Init>
  MX_ADC1_Init();
 800055e:	f000 f881 	bl	8000664 <MX_ADC1_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000562:	4b0a      	ldr	r3, [pc, #40]	@ (800058c <main+0x4c>)
 8000564:	1d3c      	adds	r4, r7, #4
 8000566:	461d      	mov	r5, r3
 8000568:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800056a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800056c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000570:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000574:	1d3b      	adds	r3, r7, #4
 8000576:	2100      	movs	r1, #0
 8000578:	4618      	mov	r0, r3
 800057a:	f006 fd47 	bl	800700c <osThreadCreate>
 800057e:	4603      	mov	r3, r0
 8000580:	4a03      	ldr	r2, [pc, #12]	@ (8000590 <main+0x50>)
 8000582:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000584:	f006 fd3b 	bl	8006ffe <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000588:	bf00      	nop
 800058a:	e7fd      	b.n	8000588 <main+0x48>
 800058c:	08008f14 	.word	0x08008f14
 8000590:	200004bc 	.word	0x200004bc

08000594 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b094      	sub	sp, #80	@ 0x50
 8000598:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800059a:	f107 0320 	add.w	r3, r7, #32
 800059e:	2230      	movs	r2, #48	@ 0x30
 80005a0:	2100      	movs	r1, #0
 80005a2:	4618      	mov	r0, r3
 80005a4:	f008 fc78 	bl	8008e98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005a8:	f107 030c 	add.w	r3, r7, #12
 80005ac:	2200      	movs	r2, #0
 80005ae:	601a      	str	r2, [r3, #0]
 80005b0:	605a      	str	r2, [r3, #4]
 80005b2:	609a      	str	r2, [r3, #8]
 80005b4:	60da      	str	r2, [r3, #12]
 80005b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005b8:	2300      	movs	r3, #0
 80005ba:	60bb      	str	r3, [r7, #8]
 80005bc:	4b27      	ldr	r3, [pc, #156]	@ (800065c <SystemClock_Config+0xc8>)
 80005be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005c0:	4a26      	ldr	r2, [pc, #152]	@ (800065c <SystemClock_Config+0xc8>)
 80005c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80005c8:	4b24      	ldr	r3, [pc, #144]	@ (800065c <SystemClock_Config+0xc8>)
 80005ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005d0:	60bb      	str	r3, [r7, #8]
 80005d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005d4:	2300      	movs	r3, #0
 80005d6:	607b      	str	r3, [r7, #4]
 80005d8:	4b21      	ldr	r3, [pc, #132]	@ (8000660 <SystemClock_Config+0xcc>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	4a20      	ldr	r2, [pc, #128]	@ (8000660 <SystemClock_Config+0xcc>)
 80005de:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80005e2:	6013      	str	r3, [r2, #0]
 80005e4:	4b1e      	ldr	r3, [pc, #120]	@ (8000660 <SystemClock_Config+0xcc>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80005ec:	607b      	str	r3, [r7, #4]
 80005ee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005f0:	2301      	movs	r3, #1
 80005f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005f4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005f8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005fa:	2302      	movs	r3, #2
 80005fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005fe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000602:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000604:	2319      	movs	r3, #25
 8000606:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000608:	23c0      	movs	r3, #192	@ 0xc0
 800060a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800060c:	2302      	movs	r3, #2
 800060e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000610:	2304      	movs	r3, #4
 8000612:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000614:	f107 0320 	add.w	r3, r7, #32
 8000618:	4618      	mov	r0, r3
 800061a:	f002 fd0d 	bl	8003038 <HAL_RCC_OscConfig>
 800061e:	4603      	mov	r3, r0
 8000620:	2b00      	cmp	r3, #0
 8000622:	d001      	beq.n	8000628 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000624:	f000 fa10 	bl	8000a48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000628:	230f      	movs	r3, #15
 800062a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800062c:	2302      	movs	r3, #2
 800062e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000630:	2300      	movs	r3, #0
 8000632:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000634:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000638:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800063a:	2300      	movs	r3, #0
 800063c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800063e:	f107 030c 	add.w	r3, r7, #12
 8000642:	2103      	movs	r1, #3
 8000644:	4618      	mov	r0, r3
 8000646:	f002 ff6f 	bl	8003528 <HAL_RCC_ClockConfig>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d001      	beq.n	8000654 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000650:	f000 f9fa 	bl	8000a48 <Error_Handler>
  }
}
 8000654:	bf00      	nop
 8000656:	3750      	adds	r7, #80	@ 0x50
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}
 800065c:	40023800 	.word	0x40023800
 8000660:	40007000 	.word	0x40007000

08000664 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b084      	sub	sp, #16
 8000668:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800066a:	463b      	mov	r3, r7
 800066c:	2200      	movs	r2, #0
 800066e:	601a      	str	r2, [r3, #0]
 8000670:	605a      	str	r2, [r3, #4]
 8000672:	609a      	str	r2, [r3, #8]
 8000674:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000676:	4b21      	ldr	r3, [pc, #132]	@ (80006fc <MX_ADC1_Init+0x98>)
 8000678:	4a21      	ldr	r2, [pc, #132]	@ (8000700 <MX_ADC1_Init+0x9c>)
 800067a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800067c:	4b1f      	ldr	r3, [pc, #124]	@ (80006fc <MX_ADC1_Init+0x98>)
 800067e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000682:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000684:	4b1d      	ldr	r3, [pc, #116]	@ (80006fc <MX_ADC1_Init+0x98>)
 8000686:	2200      	movs	r2, #0
 8000688:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800068a:	4b1c      	ldr	r3, [pc, #112]	@ (80006fc <MX_ADC1_Init+0x98>)
 800068c:	2200      	movs	r2, #0
 800068e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000690:	4b1a      	ldr	r3, [pc, #104]	@ (80006fc <MX_ADC1_Init+0x98>)
 8000692:	2200      	movs	r2, #0
 8000694:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000696:	4b19      	ldr	r3, [pc, #100]	@ (80006fc <MX_ADC1_Init+0x98>)
 8000698:	2200      	movs	r2, #0
 800069a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800069e:	4b17      	ldr	r3, [pc, #92]	@ (80006fc <MX_ADC1_Init+0x98>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006a4:	4b15      	ldr	r3, [pc, #84]	@ (80006fc <MX_ADC1_Init+0x98>)
 80006a6:	4a17      	ldr	r2, [pc, #92]	@ (8000704 <MX_ADC1_Init+0xa0>)
 80006a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006aa:	4b14      	ldr	r3, [pc, #80]	@ (80006fc <MX_ADC1_Init+0x98>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80006b0:	4b12      	ldr	r3, [pc, #72]	@ (80006fc <MX_ADC1_Init+0x98>)
 80006b2:	2201      	movs	r2, #1
 80006b4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80006b6:	4b11      	ldr	r3, [pc, #68]	@ (80006fc <MX_ADC1_Init+0x98>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006be:	4b0f      	ldr	r3, [pc, #60]	@ (80006fc <MX_ADC1_Init+0x98>)
 80006c0:	2201      	movs	r2, #1
 80006c2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80006c4:	480d      	ldr	r0, [pc, #52]	@ (80006fc <MX_ADC1_Init+0x98>)
 80006c6:	f000 fbff 	bl	8000ec8 <HAL_ADC_Init>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d001      	beq.n	80006d4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80006d0:	f000 f9ba 	bl	8000a48 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80006d4:	2300      	movs	r3, #0
 80006d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80006d8:	2301      	movs	r3, #1
 80006da:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80006dc:	2300      	movs	r3, #0
 80006de:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006e0:	463b      	mov	r3, r7
 80006e2:	4619      	mov	r1, r3
 80006e4:	4805      	ldr	r0, [pc, #20]	@ (80006fc <MX_ADC1_Init+0x98>)
 80006e6:	f000 fc33 	bl	8000f50 <HAL_ADC_ConfigChannel>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80006f0:	f000 f9aa 	bl	8000a48 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006f4:	bf00      	nop
 80006f6:	3710      	adds	r7, #16
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	20000370 	.word	0x20000370
 8000700:	40012000 	.word	0x40012000
 8000704:	0f000001 	.word	0x0f000001

08000708 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800070c:	4b12      	ldr	r3, [pc, #72]	@ (8000758 <MX_I2C1_Init+0x50>)
 800070e:	4a13      	ldr	r2, [pc, #76]	@ (800075c <MX_I2C1_Init+0x54>)
 8000710:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000712:	4b11      	ldr	r3, [pc, #68]	@ (8000758 <MX_I2C1_Init+0x50>)
 8000714:	4a12      	ldr	r2, [pc, #72]	@ (8000760 <MX_I2C1_Init+0x58>)
 8000716:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000718:	4b0f      	ldr	r3, [pc, #60]	@ (8000758 <MX_I2C1_Init+0x50>)
 800071a:	2200      	movs	r2, #0
 800071c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800071e:	4b0e      	ldr	r3, [pc, #56]	@ (8000758 <MX_I2C1_Init+0x50>)
 8000720:	2200      	movs	r2, #0
 8000722:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000724:	4b0c      	ldr	r3, [pc, #48]	@ (8000758 <MX_I2C1_Init+0x50>)
 8000726:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800072a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800072c:	4b0a      	ldr	r3, [pc, #40]	@ (8000758 <MX_I2C1_Init+0x50>)
 800072e:	2200      	movs	r2, #0
 8000730:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000732:	4b09      	ldr	r3, [pc, #36]	@ (8000758 <MX_I2C1_Init+0x50>)
 8000734:	2200      	movs	r2, #0
 8000736:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000738:	4b07      	ldr	r3, [pc, #28]	@ (8000758 <MX_I2C1_Init+0x50>)
 800073a:	2200      	movs	r2, #0
 800073c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800073e:	4b06      	ldr	r3, [pc, #24]	@ (8000758 <MX_I2C1_Init+0x50>)
 8000740:	2200      	movs	r2, #0
 8000742:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000744:	4804      	ldr	r0, [pc, #16]	@ (8000758 <MX_I2C1_Init+0x50>)
 8000746:	f001 f8e1 	bl	800190c <HAL_I2C_Init>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000750:	f000 f97a 	bl	8000a48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000754:	bf00      	nop
 8000756:	bd80      	pop	{r7, pc}
 8000758:	200003b8 	.word	0x200003b8
 800075c:	40005400 	.word	0x40005400
 8000760:	00061a80 	.word	0x00061a80

08000764 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000768:	4b18      	ldr	r3, [pc, #96]	@ (80007cc <MX_SPI1_Init+0x68>)
 800076a:	4a19      	ldr	r2, [pc, #100]	@ (80007d0 <MX_SPI1_Init+0x6c>)
 800076c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800076e:	4b17      	ldr	r3, [pc, #92]	@ (80007cc <MX_SPI1_Init+0x68>)
 8000770:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000774:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8000776:	4b15      	ldr	r3, [pc, #84]	@ (80007cc <MX_SPI1_Init+0x68>)
 8000778:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800077c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800077e:	4b13      	ldr	r3, [pc, #76]	@ (80007cc <MX_SPI1_Init+0x68>)
 8000780:	2200      	movs	r2, #0
 8000782:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000784:	4b11      	ldr	r3, [pc, #68]	@ (80007cc <MX_SPI1_Init+0x68>)
 8000786:	2200      	movs	r2, #0
 8000788:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800078a:	4b10      	ldr	r3, [pc, #64]	@ (80007cc <MX_SPI1_Init+0x68>)
 800078c:	2200      	movs	r2, #0
 800078e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000790:	4b0e      	ldr	r3, [pc, #56]	@ (80007cc <MX_SPI1_Init+0x68>)
 8000792:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000796:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000798:	4b0c      	ldr	r3, [pc, #48]	@ (80007cc <MX_SPI1_Init+0x68>)
 800079a:	2200      	movs	r2, #0
 800079c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800079e:	4b0b      	ldr	r3, [pc, #44]	@ (80007cc <MX_SPI1_Init+0x68>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007a4:	4b09      	ldr	r3, [pc, #36]	@ (80007cc <MX_SPI1_Init+0x68>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007aa:	4b08      	ldr	r3, [pc, #32]	@ (80007cc <MX_SPI1_Init+0x68>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80007b0:	4b06      	ldr	r3, [pc, #24]	@ (80007cc <MX_SPI1_Init+0x68>)
 80007b2:	220a      	movs	r2, #10
 80007b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007b6:	4805      	ldr	r0, [pc, #20]	@ (80007cc <MX_SPI1_Init+0x68>)
 80007b8:	f003 f882 	bl	80038c0 <HAL_SPI_Init>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 80007c2:	f000 f941 	bl	8000a48 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80007c6:	bf00      	nop
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	2000040c 	.word	0x2000040c
 80007d0:	40013000 	.word	0x40013000

080007d4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80007d8:	4b17      	ldr	r3, [pc, #92]	@ (8000838 <MX_SPI2_Init+0x64>)
 80007da:	4a18      	ldr	r2, [pc, #96]	@ (800083c <MX_SPI2_Init+0x68>)
 80007dc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80007de:	4b16      	ldr	r3, [pc, #88]	@ (8000838 <MX_SPI2_Init+0x64>)
 80007e0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80007e4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80007e6:	4b14      	ldr	r3, [pc, #80]	@ (8000838 <MX_SPI2_Init+0x64>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80007ec:	4b12      	ldr	r3, [pc, #72]	@ (8000838 <MX_SPI2_Init+0x64>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007f2:	4b11      	ldr	r3, [pc, #68]	@ (8000838 <MX_SPI2_Init+0x64>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000838 <MX_SPI2_Init+0x64>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80007fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000838 <MX_SPI2_Init+0x64>)
 8000800:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000804:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000806:	4b0c      	ldr	r3, [pc, #48]	@ (8000838 <MX_SPI2_Init+0x64>)
 8000808:	2200      	movs	r2, #0
 800080a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800080c:	4b0a      	ldr	r3, [pc, #40]	@ (8000838 <MX_SPI2_Init+0x64>)
 800080e:	2200      	movs	r2, #0
 8000810:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000812:	4b09      	ldr	r3, [pc, #36]	@ (8000838 <MX_SPI2_Init+0x64>)
 8000814:	2200      	movs	r2, #0
 8000816:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000818:	4b07      	ldr	r3, [pc, #28]	@ (8000838 <MX_SPI2_Init+0x64>)
 800081a:	2200      	movs	r2, #0
 800081c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800081e:	4b06      	ldr	r3, [pc, #24]	@ (8000838 <MX_SPI2_Init+0x64>)
 8000820:	220a      	movs	r2, #10
 8000822:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000824:	4804      	ldr	r0, [pc, #16]	@ (8000838 <MX_SPI2_Init+0x64>)
 8000826:	f003 f84b 	bl	80038c0 <HAL_SPI_Init>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000830:	f000 f90a 	bl	8000a48 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000834:	bf00      	nop
 8000836:	bd80      	pop	{r7, pc}
 8000838:	20000464 	.word	0x20000464
 800083c:	40003800 	.word	0x40003800

08000840 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b08a      	sub	sp, #40	@ 0x28
 8000844:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000846:	f107 0314 	add.w	r3, r7, #20
 800084a:	2200      	movs	r2, #0
 800084c:	601a      	str	r2, [r3, #0]
 800084e:	605a      	str	r2, [r3, #4]
 8000850:	609a      	str	r2, [r3, #8]
 8000852:	60da      	str	r2, [r3, #12]
 8000854:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000856:	2300      	movs	r3, #0
 8000858:	613b      	str	r3, [r7, #16]
 800085a:	4b72      	ldr	r3, [pc, #456]	@ (8000a24 <MX_GPIO_Init+0x1e4>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085e:	4a71      	ldr	r2, [pc, #452]	@ (8000a24 <MX_GPIO_Init+0x1e4>)
 8000860:	f043 0304 	orr.w	r3, r3, #4
 8000864:	6313      	str	r3, [r2, #48]	@ 0x30
 8000866:	4b6f      	ldr	r3, [pc, #444]	@ (8000a24 <MX_GPIO_Init+0x1e4>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086a:	f003 0304 	and.w	r3, r3, #4
 800086e:	613b      	str	r3, [r7, #16]
 8000870:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000872:	2300      	movs	r3, #0
 8000874:	60fb      	str	r3, [r7, #12]
 8000876:	4b6b      	ldr	r3, [pc, #428]	@ (8000a24 <MX_GPIO_Init+0x1e4>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087a:	4a6a      	ldr	r2, [pc, #424]	@ (8000a24 <MX_GPIO_Init+0x1e4>)
 800087c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000880:	6313      	str	r3, [r2, #48]	@ 0x30
 8000882:	4b68      	ldr	r3, [pc, #416]	@ (8000a24 <MX_GPIO_Init+0x1e4>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000886:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800088a:	60fb      	str	r3, [r7, #12]
 800088c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800088e:	2300      	movs	r3, #0
 8000890:	60bb      	str	r3, [r7, #8]
 8000892:	4b64      	ldr	r3, [pc, #400]	@ (8000a24 <MX_GPIO_Init+0x1e4>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000896:	4a63      	ldr	r2, [pc, #396]	@ (8000a24 <MX_GPIO_Init+0x1e4>)
 8000898:	f043 0301 	orr.w	r3, r3, #1
 800089c:	6313      	str	r3, [r2, #48]	@ 0x30
 800089e:	4b61      	ldr	r3, [pc, #388]	@ (8000a24 <MX_GPIO_Init+0x1e4>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a2:	f003 0301 	and.w	r3, r3, #1
 80008a6:	60bb      	str	r3, [r7, #8]
 80008a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008aa:	2300      	movs	r3, #0
 80008ac:	607b      	str	r3, [r7, #4]
 80008ae:	4b5d      	ldr	r3, [pc, #372]	@ (8000a24 <MX_GPIO_Init+0x1e4>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	4a5c      	ldr	r2, [pc, #368]	@ (8000a24 <MX_GPIO_Init+0x1e4>)
 80008b4:	f043 0302 	orr.w	r3, r3, #2
 80008b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ba:	4b5a      	ldr	r3, [pc, #360]	@ (8000a24 <MX_GPIO_Init+0x1e4>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008be:	f003 0302 	and.w	r3, r3, #2
 80008c2:	607b      	str	r3, [r7, #4]
 80008c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_button_GPIO_Port, led_button_Pin, GPIO_PIN_SET);
 80008c6:	2201      	movs	r2, #1
 80008c8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008cc:	4856      	ldr	r0, [pc, #344]	@ (8000a28 <MX_GPIO_Init+0x1e8>)
 80008ce:	f001 f803 	bl	80018d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(adc_cir_0V_GPIO_Port, adc_cir_0V_Pin, GPIO_PIN_SET);
 80008d2:	2201      	movs	r2, #1
 80008d4:	2108      	movs	r1, #8
 80008d6:	4855      	ldr	r0, [pc, #340]	@ (8000a2c <MX_GPIO_Init+0x1ec>)
 80008d8:	f000 fffe 	bl	80018d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, res_IPS_Pin|res_Ra02_Pin, GPIO_PIN_RESET);
 80008dc:	2200      	movs	r2, #0
 80008de:	f44f 7188 	mov.w	r1, #272	@ 0x110
 80008e2:	4852      	ldr	r0, [pc, #328]	@ (8000a2c <MX_GPIO_Init+0x1ec>)
 80008e4:	f000 fff8 	bl	80018d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, dc_IPS_Pin|blk_IPS_Pin, GPIO_PIN_RESET);
 80008e8:	2200      	movs	r2, #0
 80008ea:	f240 1101 	movw	r1, #257	@ 0x101
 80008ee:	4850      	ldr	r0, [pc, #320]	@ (8000a30 <MX_GPIO_Init+0x1f0>)
 80008f0:	f000 fff2 	bl	80018d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, pow_hold_Pin|cs_Ra02_Pin|cs_flash_Pin, GPIO_PIN_SET);
 80008f4:	2201      	movs	r2, #1
 80008f6:	f243 0102 	movw	r1, #12290	@ 0x3002
 80008fa:	484d      	ldr	r0, [pc, #308]	@ (8000a30 <MX_GPIO_Init+0x1f0>)
 80008fc:	f000 ffec 	bl	80018d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : led_button_Pin */
  GPIO_InitStruct.Pin = led_button_Pin;
 8000900:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000904:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000906:	2301      	movs	r3, #1
 8000908:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090a:	2300      	movs	r3, #0
 800090c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090e:	2300      	movs	r3, #0
 8000910:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(led_button_GPIO_Port, &GPIO_InitStruct);
 8000912:	f107 0314 	add.w	r3, r7, #20
 8000916:	4619      	mov	r1, r3
 8000918:	4843      	ldr	r0, [pc, #268]	@ (8000a28 <MX_GPIO_Init+0x1e8>)
 800091a:	f000 fe59 	bl	80015d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : adc_cir_0V_Pin */
  GPIO_InitStruct.Pin = adc_cir_0V_Pin;
 800091e:	2308      	movs	r3, #8
 8000920:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000922:	2311      	movs	r3, #17
 8000924:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000926:	2300      	movs	r3, #0
 8000928:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092a:	2300      	movs	r3, #0
 800092c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(adc_cir_0V_GPIO_Port, &GPIO_InitStruct);
 800092e:	f107 0314 	add.w	r3, r7, #20
 8000932:	4619      	mov	r1, r3
 8000934:	483d      	ldr	r0, [pc, #244]	@ (8000a2c <MX_GPIO_Init+0x1ec>)
 8000936:	f000 fe4b 	bl	80015d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : res_IPS_Pin */
  GPIO_InitStruct.Pin = res_IPS_Pin;
 800093a:	2310      	movs	r3, #16
 800093c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800093e:	2301      	movs	r3, #1
 8000940:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000942:	2300      	movs	r3, #0
 8000944:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000946:	2300      	movs	r3, #0
 8000948:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(res_IPS_GPIO_Port, &GPIO_InitStruct);
 800094a:	f107 0314 	add.w	r3, r7, #20
 800094e:	4619      	mov	r1, r3
 8000950:	4836      	ldr	r0, [pc, #216]	@ (8000a2c <MX_GPIO_Init+0x1ec>)
 8000952:	f000 fe3d 	bl	80015d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : dc_IPS_Pin */
  GPIO_InitStruct.Pin = dc_IPS_Pin;
 8000956:	2301      	movs	r3, #1
 8000958:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800095a:	2301      	movs	r3, #1
 800095c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095e:	2300      	movs	r3, #0
 8000960:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000962:	2303      	movs	r3, #3
 8000964:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(dc_IPS_GPIO_Port, &GPIO_InitStruct);
 8000966:	f107 0314 	add.w	r3, r7, #20
 800096a:	4619      	mov	r1, r3
 800096c:	4830      	ldr	r0, [pc, #192]	@ (8000a30 <MX_GPIO_Init+0x1f0>)
 800096e:	f000 fe2f 	bl	80015d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : pow_hold_Pin */
  GPIO_InitStruct.Pin = pow_hold_Pin;
 8000972:	2302      	movs	r3, #2
 8000974:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000976:	2311      	movs	r3, #17
 8000978:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097a:	2300      	movs	r3, #0
 800097c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097e:	2300      	movs	r3, #0
 8000980:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(pow_hold_GPIO_Port, &GPIO_InitStruct);
 8000982:	f107 0314 	add.w	r3, r7, #20
 8000986:	4619      	mov	r1, r3
 8000988:	4829      	ldr	r0, [pc, #164]	@ (8000a30 <MX_GPIO_Init+0x1f0>)
 800098a:	f000 fe21 	bl	80015d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : cs_Ra02_Pin cs_flash_Pin */
  GPIO_InitStruct.Pin = cs_Ra02_Pin|cs_flash_Pin;
 800098e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000992:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000994:	2301      	movs	r3, #1
 8000996:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000998:	2300      	movs	r3, #0
 800099a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800099c:	2302      	movs	r3, #2
 800099e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009a0:	f107 0314 	add.w	r3, r7, #20
 80009a4:	4619      	mov	r1, r3
 80009a6:	4822      	ldr	r0, [pc, #136]	@ (8000a30 <MX_GPIO_Init+0x1f0>)
 80009a8:	f000 fe12 	bl	80015d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : res_Ra02_Pin */
  GPIO_InitStruct.Pin = res_Ra02_Pin;
 80009ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009b2:	2301      	movs	r3, #1
 80009b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b6:	2300      	movs	r3, #0
 80009b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009ba:	2302      	movs	r3, #2
 80009bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(res_Ra02_GPIO_Port, &GPIO_InitStruct);
 80009be:	f107 0314 	add.w	r3, r7, #20
 80009c2:	4619      	mov	r1, r3
 80009c4:	4819      	ldr	r0, [pc, #100]	@ (8000a2c <MX_GPIO_Init+0x1ec>)
 80009c6:	f000 fe03 	bl	80015d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : pow_button_Pin */
  GPIO_InitStruct.Pin = pow_button_Pin;
 80009ca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80009ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009d0:	2300      	movs	r3, #0
 80009d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d4:	2300      	movs	r3, #0
 80009d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(pow_button_GPIO_Port, &GPIO_InitStruct);
 80009d8:	f107 0314 	add.w	r3, r7, #20
 80009dc:	4619      	mov	r1, r3
 80009de:	4813      	ldr	r0, [pc, #76]	@ (8000a2c <MX_GPIO_Init+0x1ec>)
 80009e0:	f000 fdf6 	bl	80015d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : enc_up_Pin enc_button_Pin enc_down_Pin */
  GPIO_InitStruct.Pin = enc_up_Pin|enc_button_Pin|enc_down_Pin;
 80009e4:	2338      	movs	r3, #56	@ 0x38
 80009e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009e8:	2300      	movs	r3, #0
 80009ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009ec:	2301      	movs	r3, #1
 80009ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009f0:	f107 0314 	add.w	r3, r7, #20
 80009f4:	4619      	mov	r1, r3
 80009f6:	480e      	ldr	r0, [pc, #56]	@ (8000a30 <MX_GPIO_Init+0x1f0>)
 80009f8:	f000 fdea 	bl	80015d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : blk_IPS_Pin */
  GPIO_InitStruct.Pin = blk_IPS_Pin;
 80009fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a02:	2301      	movs	r3, #1
 8000a04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a06:	2300      	movs	r3, #0
 8000a08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(blk_IPS_GPIO_Port, &GPIO_InitStruct);
 8000a0e:	f107 0314 	add.w	r3, r7, #20
 8000a12:	4619      	mov	r1, r3
 8000a14:	4806      	ldr	r0, [pc, #24]	@ (8000a30 <MX_GPIO_Init+0x1f0>)
 8000a16:	f000 fddb 	bl	80015d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a1a:	bf00      	nop
 8000a1c:	3728      	adds	r7, #40	@ 0x28
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	40023800 	.word	0x40023800
 8000a28:	40020800 	.word	0x40020800
 8000a2c:	40020000 	.word	0x40020000
 8000a30:	40020400 	.word	0x40020400

08000a34 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000a3c:	f007 fd42 	bl	80084c4 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000a40:	2001      	movs	r0, #1
 8000a42:	f006 fb2f 	bl	80070a4 <osDelay>
 8000a46:	e7fb      	b.n	8000a40 <StartDefaultTask+0xc>

08000a48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a4c:	b672      	cpsid	i
}
 8000a4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a50:	bf00      	nop
 8000a52:	e7fd      	b.n	8000a50 <Error_Handler+0x8>

08000a54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	607b      	str	r3, [r7, #4]
 8000a5e:	4b12      	ldr	r3, [pc, #72]	@ (8000aa8 <HAL_MspInit+0x54>)
 8000a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a62:	4a11      	ldr	r2, [pc, #68]	@ (8000aa8 <HAL_MspInit+0x54>)
 8000a64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a68:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a6a:	4b0f      	ldr	r3, [pc, #60]	@ (8000aa8 <HAL_MspInit+0x54>)
 8000a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a72:	607b      	str	r3, [r7, #4]
 8000a74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a76:	2300      	movs	r3, #0
 8000a78:	603b      	str	r3, [r7, #0]
 8000a7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000aa8 <HAL_MspInit+0x54>)
 8000a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a7e:	4a0a      	ldr	r2, [pc, #40]	@ (8000aa8 <HAL_MspInit+0x54>)
 8000a80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a84:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a86:	4b08      	ldr	r3, [pc, #32]	@ (8000aa8 <HAL_MspInit+0x54>)
 8000a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a8e:	603b      	str	r3, [r7, #0]
 8000a90:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a92:	2200      	movs	r2, #0
 8000a94:	210f      	movs	r1, #15
 8000a96:	f06f 0001 	mvn.w	r0, #1
 8000a9a:	f000 fd62 	bl	8001562 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a9e:	bf00      	nop
 8000aa0:	3708      	adds	r7, #8
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	40023800 	.word	0x40023800

08000aac <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b08a      	sub	sp, #40	@ 0x28
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab4:	f107 0314 	add.w	r3, r7, #20
 8000ab8:	2200      	movs	r2, #0
 8000aba:	601a      	str	r2, [r3, #0]
 8000abc:	605a      	str	r2, [r3, #4]
 8000abe:	609a      	str	r2, [r3, #8]
 8000ac0:	60da      	str	r2, [r3, #12]
 8000ac2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	4a17      	ldr	r2, [pc, #92]	@ (8000b28 <HAL_ADC_MspInit+0x7c>)
 8000aca:	4293      	cmp	r3, r2
 8000acc:	d127      	bne.n	8000b1e <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000ace:	2300      	movs	r3, #0
 8000ad0:	613b      	str	r3, [r7, #16]
 8000ad2:	4b16      	ldr	r3, [pc, #88]	@ (8000b2c <HAL_ADC_MspInit+0x80>)
 8000ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ad6:	4a15      	ldr	r2, [pc, #84]	@ (8000b2c <HAL_ADC_MspInit+0x80>)
 8000ad8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000adc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ade:	4b13      	ldr	r3, [pc, #76]	@ (8000b2c <HAL_ADC_MspInit+0x80>)
 8000ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ae2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ae6:	613b      	str	r3, [r7, #16]
 8000ae8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aea:	2300      	movs	r3, #0
 8000aec:	60fb      	str	r3, [r7, #12]
 8000aee:	4b0f      	ldr	r3, [pc, #60]	@ (8000b2c <HAL_ADC_MspInit+0x80>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af2:	4a0e      	ldr	r2, [pc, #56]	@ (8000b2c <HAL_ADC_MspInit+0x80>)
 8000af4:	f043 0301 	orr.w	r3, r3, #1
 8000af8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000afa:	4b0c      	ldr	r3, [pc, #48]	@ (8000b2c <HAL_ADC_MspInit+0x80>)
 8000afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afe:	f003 0301 	and.w	r3, r3, #1
 8000b02:	60fb      	str	r3, [r7, #12]
 8000b04:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = adc_ref25_Pin|adc_ntc_Pin|adc_pow_Pin;
 8000b06:	2307      	movs	r3, #7
 8000b08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b0a:	2303      	movs	r3, #3
 8000b0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b12:	f107 0314 	add.w	r3, r7, #20
 8000b16:	4619      	mov	r1, r3
 8000b18:	4805      	ldr	r0, [pc, #20]	@ (8000b30 <HAL_ADC_MspInit+0x84>)
 8000b1a:	f000 fd59 	bl	80015d0 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000b1e:	bf00      	nop
 8000b20:	3728      	adds	r7, #40	@ 0x28
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	40012000 	.word	0x40012000
 8000b2c:	40023800 	.word	0x40023800
 8000b30:	40020000 	.word	0x40020000

08000b34 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b08a      	sub	sp, #40	@ 0x28
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b3c:	f107 0314 	add.w	r3, r7, #20
 8000b40:	2200      	movs	r2, #0
 8000b42:	601a      	str	r2, [r3, #0]
 8000b44:	605a      	str	r2, [r3, #4]
 8000b46:	609a      	str	r2, [r3, #8]
 8000b48:	60da      	str	r2, [r3, #12]
 8000b4a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a19      	ldr	r2, [pc, #100]	@ (8000bb8 <HAL_I2C_MspInit+0x84>)
 8000b52:	4293      	cmp	r3, r2
 8000b54:	d12b      	bne.n	8000bae <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b56:	2300      	movs	r3, #0
 8000b58:	613b      	str	r3, [r7, #16]
 8000b5a:	4b18      	ldr	r3, [pc, #96]	@ (8000bbc <HAL_I2C_MspInit+0x88>)
 8000b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5e:	4a17      	ldr	r2, [pc, #92]	@ (8000bbc <HAL_I2C_MspInit+0x88>)
 8000b60:	f043 0302 	orr.w	r3, r3, #2
 8000b64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b66:	4b15      	ldr	r3, [pc, #84]	@ (8000bbc <HAL_I2C_MspInit+0x88>)
 8000b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6a:	f003 0302 	and.w	r3, r3, #2
 8000b6e:	613b      	str	r3, [r7, #16]
 8000b70:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000b72:	23c0      	movs	r3, #192	@ 0xc0
 8000b74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b76:	2312      	movs	r3, #18
 8000b78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b7e:	2303      	movs	r3, #3
 8000b80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b82:	2304      	movs	r3, #4
 8000b84:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b86:	f107 0314 	add.w	r3, r7, #20
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	480c      	ldr	r0, [pc, #48]	@ (8000bc0 <HAL_I2C_MspInit+0x8c>)
 8000b8e:	f000 fd1f 	bl	80015d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b92:	2300      	movs	r3, #0
 8000b94:	60fb      	str	r3, [r7, #12]
 8000b96:	4b09      	ldr	r3, [pc, #36]	@ (8000bbc <HAL_I2C_MspInit+0x88>)
 8000b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b9a:	4a08      	ldr	r2, [pc, #32]	@ (8000bbc <HAL_I2C_MspInit+0x88>)
 8000b9c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000ba0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ba2:	4b06      	ldr	r3, [pc, #24]	@ (8000bbc <HAL_I2C_MspInit+0x88>)
 8000ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ba6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000baa:	60fb      	str	r3, [r7, #12]
 8000bac:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000bae:	bf00      	nop
 8000bb0:	3728      	adds	r7, #40	@ 0x28
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	40005400 	.word	0x40005400
 8000bbc:	40023800 	.word	0x40023800
 8000bc0:	40020400 	.word	0x40020400

08000bc4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b08c      	sub	sp, #48	@ 0x30
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bcc:	f107 031c 	add.w	r3, r7, #28
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	601a      	str	r2, [r3, #0]
 8000bd4:	605a      	str	r2, [r3, #4]
 8000bd6:	609a      	str	r2, [r3, #8]
 8000bd8:	60da      	str	r2, [r3, #12]
 8000bda:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a32      	ldr	r2, [pc, #200]	@ (8000cac <HAL_SPI_MspInit+0xe8>)
 8000be2:	4293      	cmp	r3, r2
 8000be4:	d12c      	bne.n	8000c40 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000be6:	2300      	movs	r3, #0
 8000be8:	61bb      	str	r3, [r7, #24]
 8000bea:	4b31      	ldr	r3, [pc, #196]	@ (8000cb0 <HAL_SPI_MspInit+0xec>)
 8000bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bee:	4a30      	ldr	r2, [pc, #192]	@ (8000cb0 <HAL_SPI_MspInit+0xec>)
 8000bf0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000bf4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bf6:	4b2e      	ldr	r3, [pc, #184]	@ (8000cb0 <HAL_SPI_MspInit+0xec>)
 8000bf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bfa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000bfe:	61bb      	str	r3, [r7, #24]
 8000c00:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c02:	2300      	movs	r3, #0
 8000c04:	617b      	str	r3, [r7, #20]
 8000c06:	4b2a      	ldr	r3, [pc, #168]	@ (8000cb0 <HAL_SPI_MspInit+0xec>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0a:	4a29      	ldr	r2, [pc, #164]	@ (8000cb0 <HAL_SPI_MspInit+0xec>)
 8000c0c:	f043 0301 	orr.w	r3, r3, #1
 8000c10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c12:	4b27      	ldr	r3, [pc, #156]	@ (8000cb0 <HAL_SPI_MspInit+0xec>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c16:	f003 0301 	and.w	r3, r3, #1
 8000c1a:	617b      	str	r3, [r7, #20]
 8000c1c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000c1e:	23a0      	movs	r3, #160	@ 0xa0
 8000c20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c22:	2302      	movs	r3, #2
 8000c24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c26:	2300      	movs	r3, #0
 8000c28:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c2a:	2303      	movs	r3, #3
 8000c2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c2e:	2305      	movs	r3, #5
 8000c30:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c32:	f107 031c 	add.w	r3, r7, #28
 8000c36:	4619      	mov	r1, r3
 8000c38:	481e      	ldr	r0, [pc, #120]	@ (8000cb4 <HAL_SPI_MspInit+0xf0>)
 8000c3a:	f000 fcc9 	bl	80015d0 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000c3e:	e031      	b.n	8000ca4 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	4a1c      	ldr	r2, [pc, #112]	@ (8000cb8 <HAL_SPI_MspInit+0xf4>)
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d12c      	bne.n	8000ca4 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	613b      	str	r3, [r7, #16]
 8000c4e:	4b18      	ldr	r3, [pc, #96]	@ (8000cb0 <HAL_SPI_MspInit+0xec>)
 8000c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c52:	4a17      	ldr	r2, [pc, #92]	@ (8000cb0 <HAL_SPI_MspInit+0xec>)
 8000c54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c58:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c5a:	4b15      	ldr	r3, [pc, #84]	@ (8000cb0 <HAL_SPI_MspInit+0xec>)
 8000c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c62:	613b      	str	r3, [r7, #16]
 8000c64:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c66:	2300      	movs	r3, #0
 8000c68:	60fb      	str	r3, [r7, #12]
 8000c6a:	4b11      	ldr	r3, [pc, #68]	@ (8000cb0 <HAL_SPI_MspInit+0xec>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6e:	4a10      	ldr	r2, [pc, #64]	@ (8000cb0 <HAL_SPI_MspInit+0xec>)
 8000c70:	f043 0302 	orr.w	r3, r3, #2
 8000c74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c76:	4b0e      	ldr	r3, [pc, #56]	@ (8000cb0 <HAL_SPI_MspInit+0xec>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7a:	f003 0302 	and.w	r3, r3, #2
 8000c7e:	60fb      	str	r3, [r7, #12]
 8000c80:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8000c82:	f44f 4344 	mov.w	r3, #50176	@ 0xc400
 8000c86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c88:	2302      	movs	r3, #2
 8000c8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c90:	2303      	movs	r3, #3
 8000c92:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c94:	2305      	movs	r3, #5
 8000c96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c98:	f107 031c 	add.w	r3, r7, #28
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4807      	ldr	r0, [pc, #28]	@ (8000cbc <HAL_SPI_MspInit+0xf8>)
 8000ca0:	f000 fc96 	bl	80015d0 <HAL_GPIO_Init>
}
 8000ca4:	bf00      	nop
 8000ca6:	3730      	adds	r7, #48	@ 0x30
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	40013000 	.word	0x40013000
 8000cb0:	40023800 	.word	0x40023800
 8000cb4:	40020000 	.word	0x40020000
 8000cb8:	40003800 	.word	0x40003800
 8000cbc:	40020400 	.word	0x40020400

08000cc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cc4:	bf00      	nop
 8000cc6:	e7fd      	b.n	8000cc4 <NMI_Handler+0x4>

08000cc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ccc:	bf00      	nop
 8000cce:	e7fd      	b.n	8000ccc <HardFault_Handler+0x4>

08000cd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cd4:	bf00      	nop
 8000cd6:	e7fd      	b.n	8000cd4 <MemManage_Handler+0x4>

08000cd8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cdc:	bf00      	nop
 8000cde:	e7fd      	b.n	8000cdc <BusFault_Handler+0x4>

08000ce0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ce4:	bf00      	nop
 8000ce6:	e7fd      	b.n	8000ce4 <UsageFault_Handler+0x4>

08000ce8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cec:	bf00      	nop
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr

08000cf6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cf6:	b580      	push	{r7, lr}
 8000cf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cfa:	f000 f8a1 	bl	8000e40 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000cfe:	f006 ff61 	bl	8007bc4 <xTaskGetSchedulerState>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b01      	cmp	r3, #1
 8000d06:	d001      	beq.n	8000d0c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000d08:	f007 f99e 	bl	8008048 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d0c:	bf00      	nop
 8000d0e:	bd80      	pop	{r7, pc}

08000d10 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000d14:	4802      	ldr	r0, [pc, #8]	@ (8000d20 <OTG_FS_IRQHandler+0x10>)
 8000d16:	f001 f881 	bl	8001e1c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d1a:	bf00      	nop
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	200056f8 	.word	0x200056f8

08000d24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d28:	4b06      	ldr	r3, [pc, #24]	@ (8000d44 <SystemInit+0x20>)
 8000d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d2e:	4a05      	ldr	r2, [pc, #20]	@ (8000d44 <SystemInit+0x20>)
 8000d30:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d34:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d38:	bf00      	nop
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop
 8000d44:	e000ed00 	.word	0xe000ed00

08000d48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d48:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d80 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d4c:	f7ff ffea 	bl	8000d24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d50:	480c      	ldr	r0, [pc, #48]	@ (8000d84 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d52:	490d      	ldr	r1, [pc, #52]	@ (8000d88 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d54:	4a0d      	ldr	r2, [pc, #52]	@ (8000d8c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d58:	e002      	b.n	8000d60 <LoopCopyDataInit>

08000d5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d5e:	3304      	adds	r3, #4

08000d60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d64:	d3f9      	bcc.n	8000d5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d66:	4a0a      	ldr	r2, [pc, #40]	@ (8000d90 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d68:	4c0a      	ldr	r4, [pc, #40]	@ (8000d94 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d6c:	e001      	b.n	8000d72 <LoopFillZerobss>

08000d6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d70:	3204      	adds	r2, #4

08000d72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d74:	d3fb      	bcc.n	8000d6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d76:	f008 f897 	bl	8008ea8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d7a:	f7ff fbe1 	bl	8000540 <main>
  bx  lr    
 8000d7e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d80:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d88:	20000100 	.word	0x20000100
  ldr r2, =_sidata
 8000d8c:	08008fa8 	.word	0x08008fa8
  ldr r2, =_sbss
 8000d90:	20000100 	.word	0x20000100
  ldr r4, =_ebss
 8000d94:	20005dfc 	.word	0x20005dfc

08000d98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d98:	e7fe      	b.n	8000d98 <ADC_IRQHandler>
	...

08000d9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000da0:	4b0e      	ldr	r3, [pc, #56]	@ (8000ddc <HAL_Init+0x40>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a0d      	ldr	r2, [pc, #52]	@ (8000ddc <HAL_Init+0x40>)
 8000da6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000daa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000dac:	4b0b      	ldr	r3, [pc, #44]	@ (8000ddc <HAL_Init+0x40>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a0a      	ldr	r2, [pc, #40]	@ (8000ddc <HAL_Init+0x40>)
 8000db2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000db6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000db8:	4b08      	ldr	r3, [pc, #32]	@ (8000ddc <HAL_Init+0x40>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a07      	ldr	r2, [pc, #28]	@ (8000ddc <HAL_Init+0x40>)
 8000dbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000dc2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dc4:	2003      	movs	r0, #3
 8000dc6:	f000 fbc1 	bl	800154c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dca:	200f      	movs	r0, #15
 8000dcc:	f000 f808 	bl	8000de0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dd0:	f7ff fe40 	bl	8000a54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dd4:	2300      	movs	r3, #0
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	40023c00 	.word	0x40023c00

08000de0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b082      	sub	sp, #8
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000de8:	4b12      	ldr	r3, [pc, #72]	@ (8000e34 <HAL_InitTick+0x54>)
 8000dea:	681a      	ldr	r2, [r3, #0]
 8000dec:	4b12      	ldr	r3, [pc, #72]	@ (8000e38 <HAL_InitTick+0x58>)
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	4619      	mov	r1, r3
 8000df2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000df6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f000 fbd9 	bl	80015b6 <HAL_SYSTICK_Config>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	e00e      	b.n	8000e2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	2b0f      	cmp	r3, #15
 8000e12:	d80a      	bhi.n	8000e2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e14:	2200      	movs	r2, #0
 8000e16:	6879      	ldr	r1, [r7, #4]
 8000e18:	f04f 30ff 	mov.w	r0, #4294967295
 8000e1c:	f000 fba1 	bl	8001562 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e20:	4a06      	ldr	r2, [pc, #24]	@ (8000e3c <HAL_InitTick+0x5c>)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e26:	2300      	movs	r3, #0
 8000e28:	e000      	b.n	8000e2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e2a:	2301      	movs	r3, #1
}
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	3708      	adds	r7, #8
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	20000000 	.word	0x20000000
 8000e38:	20000008 	.word	0x20000008
 8000e3c:	20000004 	.word	0x20000004

08000e40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e44:	4b06      	ldr	r3, [pc, #24]	@ (8000e60 <HAL_IncTick+0x20>)
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	461a      	mov	r2, r3
 8000e4a:	4b06      	ldr	r3, [pc, #24]	@ (8000e64 <HAL_IncTick+0x24>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4413      	add	r3, r2
 8000e50:	4a04      	ldr	r2, [pc, #16]	@ (8000e64 <HAL_IncTick+0x24>)
 8000e52:	6013      	str	r3, [r2, #0]
}
 8000e54:	bf00      	nop
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop
 8000e60:	20000008 	.word	0x20000008
 8000e64:	200004c0 	.word	0x200004c0

08000e68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e6c:	4b03      	ldr	r3, [pc, #12]	@ (8000e7c <HAL_GetTick+0x14>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	200004c0 	.word	0x200004c0

08000e80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b084      	sub	sp, #16
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e88:	f7ff ffee 	bl	8000e68 <HAL_GetTick>
 8000e8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e98:	d005      	beq.n	8000ea6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e9a:	4b0a      	ldr	r3, [pc, #40]	@ (8000ec4 <HAL_Delay+0x44>)
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	461a      	mov	r2, r3
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	4413      	add	r3, r2
 8000ea4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ea6:	bf00      	nop
 8000ea8:	f7ff ffde 	bl	8000e68 <HAL_GetTick>
 8000eac:	4602      	mov	r2, r0
 8000eae:	68bb      	ldr	r3, [r7, #8]
 8000eb0:	1ad3      	subs	r3, r2, r3
 8000eb2:	68fa      	ldr	r2, [r7, #12]
 8000eb4:	429a      	cmp	r2, r3
 8000eb6:	d8f7      	bhi.n	8000ea8 <HAL_Delay+0x28>
  {
  }
}
 8000eb8:	bf00      	nop
 8000eba:	bf00      	nop
 8000ebc:	3710      	adds	r7, #16
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	20000008 	.word	0x20000008

08000ec8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d101      	bne.n	8000ede <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000eda:	2301      	movs	r3, #1
 8000edc:	e033      	b.n	8000f46 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d109      	bne.n	8000efa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000ee6:	6878      	ldr	r0, [r7, #4]
 8000ee8:	f7ff fde0 	bl	8000aac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	2200      	movs	r2, #0
 8000ef0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000efe:	f003 0310 	and.w	r3, r3, #16
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d118      	bne.n	8000f38 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f0a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000f0e:	f023 0302 	bic.w	r3, r3, #2
 8000f12:	f043 0202 	orr.w	r2, r3, #2
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8000f1a:	6878      	ldr	r0, [r7, #4]
 8000f1c:	f000 f94a 	bl	80011b4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	2200      	movs	r2, #0
 8000f24:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f2a:	f023 0303 	bic.w	r3, r3, #3
 8000f2e:	f043 0201 	orr.w	r2, r3, #1
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f36:	e001      	b.n	8000f3c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000f44:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3710      	adds	r7, #16
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
	...

08000f50 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b085      	sub	sp, #20
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000f64:	2b01      	cmp	r3, #1
 8000f66:	d101      	bne.n	8000f6c <HAL_ADC_ConfigChannel+0x1c>
 8000f68:	2302      	movs	r3, #2
 8000f6a:	e113      	b.n	8001194 <HAL_ADC_ConfigChannel+0x244>
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2201      	movs	r2, #1
 8000f70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	2b09      	cmp	r3, #9
 8000f7a:	d925      	bls.n	8000fc8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	68d9      	ldr	r1, [r3, #12]
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	b29b      	uxth	r3, r3
 8000f88:	461a      	mov	r2, r3
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	005b      	lsls	r3, r3, #1
 8000f8e:	4413      	add	r3, r2
 8000f90:	3b1e      	subs	r3, #30
 8000f92:	2207      	movs	r2, #7
 8000f94:	fa02 f303 	lsl.w	r3, r2, r3
 8000f98:	43da      	mvns	r2, r3
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	400a      	ands	r2, r1
 8000fa0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	68d9      	ldr	r1, [r3, #12]
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	689a      	ldr	r2, [r3, #8]
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	b29b      	uxth	r3, r3
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	005b      	lsls	r3, r3, #1
 8000fb8:	4403      	add	r3, r0
 8000fba:	3b1e      	subs	r3, #30
 8000fbc:	409a      	lsls	r2, r3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	430a      	orrs	r2, r1
 8000fc4:	60da      	str	r2, [r3, #12]
 8000fc6:	e022      	b.n	800100e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	6919      	ldr	r1, [r3, #16]
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	b29b      	uxth	r3, r3
 8000fd4:	461a      	mov	r2, r3
 8000fd6:	4613      	mov	r3, r2
 8000fd8:	005b      	lsls	r3, r3, #1
 8000fda:	4413      	add	r3, r2
 8000fdc:	2207      	movs	r2, #7
 8000fde:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe2:	43da      	mvns	r2, r3
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	400a      	ands	r2, r1
 8000fea:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	6919      	ldr	r1, [r3, #16]
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	689a      	ldr	r2, [r3, #8]
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	b29b      	uxth	r3, r3
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	4603      	mov	r3, r0
 8001000:	005b      	lsls	r3, r3, #1
 8001002:	4403      	add	r3, r0
 8001004:	409a      	lsls	r2, r3
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	430a      	orrs	r2, r1
 800100c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	2b06      	cmp	r3, #6
 8001014:	d824      	bhi.n	8001060 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	685a      	ldr	r2, [r3, #4]
 8001020:	4613      	mov	r3, r2
 8001022:	009b      	lsls	r3, r3, #2
 8001024:	4413      	add	r3, r2
 8001026:	3b05      	subs	r3, #5
 8001028:	221f      	movs	r2, #31
 800102a:	fa02 f303 	lsl.w	r3, r2, r3
 800102e:	43da      	mvns	r2, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	400a      	ands	r2, r1
 8001036:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	b29b      	uxth	r3, r3
 8001044:	4618      	mov	r0, r3
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	685a      	ldr	r2, [r3, #4]
 800104a:	4613      	mov	r3, r2
 800104c:	009b      	lsls	r3, r3, #2
 800104e:	4413      	add	r3, r2
 8001050:	3b05      	subs	r3, #5
 8001052:	fa00 f203 	lsl.w	r2, r0, r3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	430a      	orrs	r2, r1
 800105c:	635a      	str	r2, [r3, #52]	@ 0x34
 800105e:	e04c      	b.n	80010fa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	2b0c      	cmp	r3, #12
 8001066:	d824      	bhi.n	80010b2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	685a      	ldr	r2, [r3, #4]
 8001072:	4613      	mov	r3, r2
 8001074:	009b      	lsls	r3, r3, #2
 8001076:	4413      	add	r3, r2
 8001078:	3b23      	subs	r3, #35	@ 0x23
 800107a:	221f      	movs	r2, #31
 800107c:	fa02 f303 	lsl.w	r3, r2, r3
 8001080:	43da      	mvns	r2, r3
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	400a      	ands	r2, r1
 8001088:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	b29b      	uxth	r3, r3
 8001096:	4618      	mov	r0, r3
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	685a      	ldr	r2, [r3, #4]
 800109c:	4613      	mov	r3, r2
 800109e:	009b      	lsls	r3, r3, #2
 80010a0:	4413      	add	r3, r2
 80010a2:	3b23      	subs	r3, #35	@ 0x23
 80010a4:	fa00 f203 	lsl.w	r2, r0, r3
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	430a      	orrs	r2, r1
 80010ae:	631a      	str	r2, [r3, #48]	@ 0x30
 80010b0:	e023      	b.n	80010fa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	685a      	ldr	r2, [r3, #4]
 80010bc:	4613      	mov	r3, r2
 80010be:	009b      	lsls	r3, r3, #2
 80010c0:	4413      	add	r3, r2
 80010c2:	3b41      	subs	r3, #65	@ 0x41
 80010c4:	221f      	movs	r2, #31
 80010c6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ca:	43da      	mvns	r2, r3
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	400a      	ands	r2, r1
 80010d2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	b29b      	uxth	r3, r3
 80010e0:	4618      	mov	r0, r3
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	685a      	ldr	r2, [r3, #4]
 80010e6:	4613      	mov	r3, r2
 80010e8:	009b      	lsls	r3, r3, #2
 80010ea:	4413      	add	r3, r2
 80010ec:	3b41      	subs	r3, #65	@ 0x41
 80010ee:	fa00 f203 	lsl.w	r2, r0, r3
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	430a      	orrs	r2, r1
 80010f8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80010fa:	4b29      	ldr	r3, [pc, #164]	@ (80011a0 <HAL_ADC_ConfigChannel+0x250>)
 80010fc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a28      	ldr	r2, [pc, #160]	@ (80011a4 <HAL_ADC_ConfigChannel+0x254>)
 8001104:	4293      	cmp	r3, r2
 8001106:	d10f      	bne.n	8001128 <HAL_ADC_ConfigChannel+0x1d8>
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	2b12      	cmp	r3, #18
 800110e:	d10b      	bne.n	8001128 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a1d      	ldr	r2, [pc, #116]	@ (80011a4 <HAL_ADC_ConfigChannel+0x254>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d12b      	bne.n	800118a <HAL_ADC_ConfigChannel+0x23a>
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	4a1c      	ldr	r2, [pc, #112]	@ (80011a8 <HAL_ADC_ConfigChannel+0x258>)
 8001138:	4293      	cmp	r3, r2
 800113a:	d003      	beq.n	8001144 <HAL_ADC_ConfigChannel+0x1f4>
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2b11      	cmp	r3, #17
 8001142:	d122      	bne.n	800118a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a11      	ldr	r2, [pc, #68]	@ (80011a8 <HAL_ADC_ConfigChannel+0x258>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d111      	bne.n	800118a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001166:	4b11      	ldr	r3, [pc, #68]	@ (80011ac <HAL_ADC_ConfigChannel+0x25c>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4a11      	ldr	r2, [pc, #68]	@ (80011b0 <HAL_ADC_ConfigChannel+0x260>)
 800116c:	fba2 2303 	umull	r2, r3, r2, r3
 8001170:	0c9a      	lsrs	r2, r3, #18
 8001172:	4613      	mov	r3, r2
 8001174:	009b      	lsls	r3, r3, #2
 8001176:	4413      	add	r3, r2
 8001178:	005b      	lsls	r3, r3, #1
 800117a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800117c:	e002      	b.n	8001184 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800117e:	68bb      	ldr	r3, [r7, #8]
 8001180:	3b01      	subs	r3, #1
 8001182:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d1f9      	bne.n	800117e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2200      	movs	r2, #0
 800118e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001192:	2300      	movs	r3, #0
}
 8001194:	4618      	mov	r0, r3
 8001196:	3714      	adds	r7, #20
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr
 80011a0:	40012300 	.word	0x40012300
 80011a4:	40012000 	.word	0x40012000
 80011a8:	10000012 	.word	0x10000012
 80011ac:	20000000 	.word	0x20000000
 80011b0:	431bde83 	.word	0x431bde83

080011b4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b085      	sub	sp, #20
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80011bc:	4b79      	ldr	r3, [pc, #484]	@ (80013a4 <ADC_Init+0x1f0>)
 80011be:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	685a      	ldr	r2, [r3, #4]
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	431a      	orrs	r2, r3
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	685a      	ldr	r2, [r3, #4]
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80011e8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	6859      	ldr	r1, [r3, #4]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	691b      	ldr	r3, [r3, #16]
 80011f4:	021a      	lsls	r2, r3, #8
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	430a      	orrs	r2, r1
 80011fc:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	685a      	ldr	r2, [r3, #4]
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800120c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	6859      	ldr	r1, [r3, #4]
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	689a      	ldr	r2, [r3, #8]
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	430a      	orrs	r2, r1
 800121e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	689a      	ldr	r2, [r3, #8]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800122e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	6899      	ldr	r1, [r3, #8]
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	68da      	ldr	r2, [r3, #12]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	430a      	orrs	r2, r1
 8001240:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001246:	4a58      	ldr	r2, [pc, #352]	@ (80013a8 <ADC_Init+0x1f4>)
 8001248:	4293      	cmp	r3, r2
 800124a:	d022      	beq.n	8001292 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	689a      	ldr	r2, [r3, #8]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800125a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	6899      	ldr	r1, [r3, #8]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	430a      	orrs	r2, r1
 800126c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	689a      	ldr	r2, [r3, #8]
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800127c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	6899      	ldr	r1, [r3, #8]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	430a      	orrs	r2, r1
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	e00f      	b.n	80012b2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	689a      	ldr	r2, [r3, #8]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80012a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	689a      	ldr	r2, [r3, #8]
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80012b0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	689a      	ldr	r2, [r3, #8]
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f022 0202 	bic.w	r2, r2, #2
 80012c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	6899      	ldr	r1, [r3, #8]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	7e1b      	ldrb	r3, [r3, #24]
 80012cc:	005a      	lsls	r2, r3, #1
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	430a      	orrs	r2, r1
 80012d4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d01b      	beq.n	8001318 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	685a      	ldr	r2, [r3, #4]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80012ee:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	685a      	ldr	r2, [r3, #4]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80012fe:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	6859      	ldr	r1, [r3, #4]
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800130a:	3b01      	subs	r3, #1
 800130c:	035a      	lsls	r2, r3, #13
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	430a      	orrs	r2, r1
 8001314:	605a      	str	r2, [r3, #4]
 8001316:	e007      	b.n	8001328 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	685a      	ldr	r2, [r3, #4]
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001326:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001336:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	69db      	ldr	r3, [r3, #28]
 8001342:	3b01      	subs	r3, #1
 8001344:	051a      	lsls	r2, r3, #20
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	430a      	orrs	r2, r1
 800134c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	689a      	ldr	r2, [r3, #8]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800135c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	6899      	ldr	r1, [r3, #8]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800136a:	025a      	lsls	r2, r3, #9
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	430a      	orrs	r2, r1
 8001372:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	689a      	ldr	r2, [r3, #8]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001382:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	6899      	ldr	r1, [r3, #8]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	695b      	ldr	r3, [r3, #20]
 800138e:	029a      	lsls	r2, r3, #10
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	430a      	orrs	r2, r1
 8001396:	609a      	str	r2, [r3, #8]
}
 8001398:	bf00      	nop
 800139a:	3714      	adds	r7, #20
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr
 80013a4:	40012300 	.word	0x40012300
 80013a8:	0f000001 	.word	0x0f000001

080013ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	f003 0307 	and.w	r3, r3, #7
 80013ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013bc:	4b0c      	ldr	r3, [pc, #48]	@ (80013f0 <__NVIC_SetPriorityGrouping+0x44>)
 80013be:	68db      	ldr	r3, [r3, #12]
 80013c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013c2:	68ba      	ldr	r2, [r7, #8]
 80013c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013c8:	4013      	ands	r3, r2
 80013ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013de:	4a04      	ldr	r2, [pc, #16]	@ (80013f0 <__NVIC_SetPriorityGrouping+0x44>)
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	60d3      	str	r3, [r2, #12]
}
 80013e4:	bf00      	nop
 80013e6:	3714      	adds	r7, #20
 80013e8:	46bd      	mov	sp, r7
 80013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ee:	4770      	bx	lr
 80013f0:	e000ed00 	.word	0xe000ed00

080013f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013f8:	4b04      	ldr	r3, [pc, #16]	@ (800140c <__NVIC_GetPriorityGrouping+0x18>)
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	0a1b      	lsrs	r3, r3, #8
 80013fe:	f003 0307 	and.w	r3, r3, #7
}
 8001402:	4618      	mov	r0, r3
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr
 800140c:	e000ed00 	.word	0xe000ed00

08001410 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800141a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141e:	2b00      	cmp	r3, #0
 8001420:	db0b      	blt.n	800143a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001422:	79fb      	ldrb	r3, [r7, #7]
 8001424:	f003 021f 	and.w	r2, r3, #31
 8001428:	4907      	ldr	r1, [pc, #28]	@ (8001448 <__NVIC_EnableIRQ+0x38>)
 800142a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800142e:	095b      	lsrs	r3, r3, #5
 8001430:	2001      	movs	r0, #1
 8001432:	fa00 f202 	lsl.w	r2, r0, r2
 8001436:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800143a:	bf00      	nop
 800143c:	370c      	adds	r7, #12
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop
 8001448:	e000e100 	.word	0xe000e100

0800144c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	4603      	mov	r3, r0
 8001454:	6039      	str	r1, [r7, #0]
 8001456:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001458:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800145c:	2b00      	cmp	r3, #0
 800145e:	db0a      	blt.n	8001476 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	b2da      	uxtb	r2, r3
 8001464:	490c      	ldr	r1, [pc, #48]	@ (8001498 <__NVIC_SetPriority+0x4c>)
 8001466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800146a:	0112      	lsls	r2, r2, #4
 800146c:	b2d2      	uxtb	r2, r2
 800146e:	440b      	add	r3, r1
 8001470:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001474:	e00a      	b.n	800148c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	b2da      	uxtb	r2, r3
 800147a:	4908      	ldr	r1, [pc, #32]	@ (800149c <__NVIC_SetPriority+0x50>)
 800147c:	79fb      	ldrb	r3, [r7, #7]
 800147e:	f003 030f 	and.w	r3, r3, #15
 8001482:	3b04      	subs	r3, #4
 8001484:	0112      	lsls	r2, r2, #4
 8001486:	b2d2      	uxtb	r2, r2
 8001488:	440b      	add	r3, r1
 800148a:	761a      	strb	r2, [r3, #24]
}
 800148c:	bf00      	nop
 800148e:	370c      	adds	r7, #12
 8001490:	46bd      	mov	sp, r7
 8001492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001496:	4770      	bx	lr
 8001498:	e000e100 	.word	0xe000e100
 800149c:	e000ed00 	.word	0xe000ed00

080014a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b089      	sub	sp, #36	@ 0x24
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	60f8      	str	r0, [r7, #12]
 80014a8:	60b9      	str	r1, [r7, #8]
 80014aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	f003 0307 	and.w	r3, r3, #7
 80014b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	f1c3 0307 	rsb	r3, r3, #7
 80014ba:	2b04      	cmp	r3, #4
 80014bc:	bf28      	it	cs
 80014be:	2304      	movcs	r3, #4
 80014c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	3304      	adds	r3, #4
 80014c6:	2b06      	cmp	r3, #6
 80014c8:	d902      	bls.n	80014d0 <NVIC_EncodePriority+0x30>
 80014ca:	69fb      	ldr	r3, [r7, #28]
 80014cc:	3b03      	subs	r3, #3
 80014ce:	e000      	b.n	80014d2 <NVIC_EncodePriority+0x32>
 80014d0:	2300      	movs	r3, #0
 80014d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014d4:	f04f 32ff 	mov.w	r2, #4294967295
 80014d8:	69bb      	ldr	r3, [r7, #24]
 80014da:	fa02 f303 	lsl.w	r3, r2, r3
 80014de:	43da      	mvns	r2, r3
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	401a      	ands	r2, r3
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014e8:	f04f 31ff 	mov.w	r1, #4294967295
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	fa01 f303 	lsl.w	r3, r1, r3
 80014f2:	43d9      	mvns	r1, r3
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014f8:	4313      	orrs	r3, r2
         );
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3724      	adds	r7, #36	@ 0x24
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
	...

08001508 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	3b01      	subs	r3, #1
 8001514:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001518:	d301      	bcc.n	800151e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800151a:	2301      	movs	r3, #1
 800151c:	e00f      	b.n	800153e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800151e:	4a0a      	ldr	r2, [pc, #40]	@ (8001548 <SysTick_Config+0x40>)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	3b01      	subs	r3, #1
 8001524:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001526:	210f      	movs	r1, #15
 8001528:	f04f 30ff 	mov.w	r0, #4294967295
 800152c:	f7ff ff8e 	bl	800144c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001530:	4b05      	ldr	r3, [pc, #20]	@ (8001548 <SysTick_Config+0x40>)
 8001532:	2200      	movs	r2, #0
 8001534:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001536:	4b04      	ldr	r3, [pc, #16]	@ (8001548 <SysTick_Config+0x40>)
 8001538:	2207      	movs	r2, #7
 800153a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800153c:	2300      	movs	r3, #0
}
 800153e:	4618      	mov	r0, r3
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	e000e010 	.word	0xe000e010

0800154c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001554:	6878      	ldr	r0, [r7, #4]
 8001556:	f7ff ff29 	bl	80013ac <__NVIC_SetPriorityGrouping>
}
 800155a:	bf00      	nop
 800155c:	3708      	adds	r7, #8
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}

08001562 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001562:	b580      	push	{r7, lr}
 8001564:	b086      	sub	sp, #24
 8001566:	af00      	add	r7, sp, #0
 8001568:	4603      	mov	r3, r0
 800156a:	60b9      	str	r1, [r7, #8]
 800156c:	607a      	str	r2, [r7, #4]
 800156e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001570:	2300      	movs	r3, #0
 8001572:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001574:	f7ff ff3e 	bl	80013f4 <__NVIC_GetPriorityGrouping>
 8001578:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800157a:	687a      	ldr	r2, [r7, #4]
 800157c:	68b9      	ldr	r1, [r7, #8]
 800157e:	6978      	ldr	r0, [r7, #20]
 8001580:	f7ff ff8e 	bl	80014a0 <NVIC_EncodePriority>
 8001584:	4602      	mov	r2, r0
 8001586:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800158a:	4611      	mov	r1, r2
 800158c:	4618      	mov	r0, r3
 800158e:	f7ff ff5d 	bl	800144c <__NVIC_SetPriority>
}
 8001592:	bf00      	nop
 8001594:	3718      	adds	r7, #24
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800159a:	b580      	push	{r7, lr}
 800159c:	b082      	sub	sp, #8
 800159e:	af00      	add	r7, sp, #0
 80015a0:	4603      	mov	r3, r0
 80015a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7ff ff31 	bl	8001410 <__NVIC_EnableIRQ>
}
 80015ae:	bf00      	nop
 80015b0:	3708      	adds	r7, #8
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}

080015b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015b6:	b580      	push	{r7, lr}
 80015b8:	b082      	sub	sp, #8
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f7ff ffa2 	bl	8001508 <SysTick_Config>
 80015c4:	4603      	mov	r3, r0
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3708      	adds	r7, #8
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
	...

080015d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b089      	sub	sp, #36	@ 0x24
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80015da:	2300      	movs	r3, #0
 80015dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80015de:	2300      	movs	r3, #0
 80015e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80015e2:	2300      	movs	r3, #0
 80015e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015e6:	2300      	movs	r3, #0
 80015e8:	61fb      	str	r3, [r7, #28]
 80015ea:	e159      	b.n	80018a0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80015ec:	2201      	movs	r2, #1
 80015ee:	69fb      	ldr	r3, [r7, #28]
 80015f0:	fa02 f303 	lsl.w	r3, r2, r3
 80015f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	697a      	ldr	r2, [r7, #20]
 80015fc:	4013      	ands	r3, r2
 80015fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001600:	693a      	ldr	r2, [r7, #16]
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	429a      	cmp	r2, r3
 8001606:	f040 8148 	bne.w	800189a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	f003 0303 	and.w	r3, r3, #3
 8001612:	2b01      	cmp	r3, #1
 8001614:	d005      	beq.n	8001622 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800161e:	2b02      	cmp	r3, #2
 8001620:	d130      	bne.n	8001684 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001628:	69fb      	ldr	r3, [r7, #28]
 800162a:	005b      	lsls	r3, r3, #1
 800162c:	2203      	movs	r2, #3
 800162e:	fa02 f303 	lsl.w	r3, r2, r3
 8001632:	43db      	mvns	r3, r3
 8001634:	69ba      	ldr	r2, [r7, #24]
 8001636:	4013      	ands	r3, r2
 8001638:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	68da      	ldr	r2, [r3, #12]
 800163e:	69fb      	ldr	r3, [r7, #28]
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	fa02 f303 	lsl.w	r3, r2, r3
 8001646:	69ba      	ldr	r2, [r7, #24]
 8001648:	4313      	orrs	r3, r2
 800164a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	69ba      	ldr	r2, [r7, #24]
 8001650:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001658:	2201      	movs	r2, #1
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	fa02 f303 	lsl.w	r3, r2, r3
 8001660:	43db      	mvns	r3, r3
 8001662:	69ba      	ldr	r2, [r7, #24]
 8001664:	4013      	ands	r3, r2
 8001666:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	091b      	lsrs	r3, r3, #4
 800166e:	f003 0201 	and.w	r2, r3, #1
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	fa02 f303 	lsl.w	r3, r2, r3
 8001678:	69ba      	ldr	r2, [r7, #24]
 800167a:	4313      	orrs	r3, r2
 800167c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	69ba      	ldr	r2, [r7, #24]
 8001682:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	f003 0303 	and.w	r3, r3, #3
 800168c:	2b03      	cmp	r3, #3
 800168e:	d017      	beq.n	80016c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	005b      	lsls	r3, r3, #1
 800169a:	2203      	movs	r2, #3
 800169c:	fa02 f303 	lsl.w	r3, r2, r3
 80016a0:	43db      	mvns	r3, r3
 80016a2:	69ba      	ldr	r2, [r7, #24]
 80016a4:	4013      	ands	r3, r2
 80016a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	689a      	ldr	r2, [r3, #8]
 80016ac:	69fb      	ldr	r3, [r7, #28]
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	69ba      	ldr	r2, [r7, #24]
 80016b6:	4313      	orrs	r3, r2
 80016b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	69ba      	ldr	r2, [r7, #24]
 80016be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f003 0303 	and.w	r3, r3, #3
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d123      	bne.n	8001714 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80016cc:	69fb      	ldr	r3, [r7, #28]
 80016ce:	08da      	lsrs	r2, r3, #3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	3208      	adds	r2, #8
 80016d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	f003 0307 	and.w	r3, r3, #7
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	220f      	movs	r2, #15
 80016e4:	fa02 f303 	lsl.w	r3, r2, r3
 80016e8:	43db      	mvns	r3, r3
 80016ea:	69ba      	ldr	r2, [r7, #24]
 80016ec:	4013      	ands	r3, r2
 80016ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	691a      	ldr	r2, [r3, #16]
 80016f4:	69fb      	ldr	r3, [r7, #28]
 80016f6:	f003 0307 	and.w	r3, r3, #7
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001700:	69ba      	ldr	r2, [r7, #24]
 8001702:	4313      	orrs	r3, r2
 8001704:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	08da      	lsrs	r2, r3, #3
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	3208      	adds	r2, #8
 800170e:	69b9      	ldr	r1, [r7, #24]
 8001710:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	005b      	lsls	r3, r3, #1
 800171e:	2203      	movs	r2, #3
 8001720:	fa02 f303 	lsl.w	r3, r2, r3
 8001724:	43db      	mvns	r3, r3
 8001726:	69ba      	ldr	r2, [r7, #24]
 8001728:	4013      	ands	r3, r2
 800172a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f003 0203 	and.w	r2, r3, #3
 8001734:	69fb      	ldr	r3, [r7, #28]
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	fa02 f303 	lsl.w	r3, r2, r3
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	4313      	orrs	r3, r2
 8001740:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	69ba      	ldr	r2, [r7, #24]
 8001746:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001750:	2b00      	cmp	r3, #0
 8001752:	f000 80a2 	beq.w	800189a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	60fb      	str	r3, [r7, #12]
 800175a:	4b57      	ldr	r3, [pc, #348]	@ (80018b8 <HAL_GPIO_Init+0x2e8>)
 800175c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800175e:	4a56      	ldr	r2, [pc, #344]	@ (80018b8 <HAL_GPIO_Init+0x2e8>)
 8001760:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001764:	6453      	str	r3, [r2, #68]	@ 0x44
 8001766:	4b54      	ldr	r3, [pc, #336]	@ (80018b8 <HAL_GPIO_Init+0x2e8>)
 8001768:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800176a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800176e:	60fb      	str	r3, [r7, #12]
 8001770:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001772:	4a52      	ldr	r2, [pc, #328]	@ (80018bc <HAL_GPIO_Init+0x2ec>)
 8001774:	69fb      	ldr	r3, [r7, #28]
 8001776:	089b      	lsrs	r3, r3, #2
 8001778:	3302      	adds	r3, #2
 800177a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800177e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001780:	69fb      	ldr	r3, [r7, #28]
 8001782:	f003 0303 	and.w	r3, r3, #3
 8001786:	009b      	lsls	r3, r3, #2
 8001788:	220f      	movs	r2, #15
 800178a:	fa02 f303 	lsl.w	r3, r2, r3
 800178e:	43db      	mvns	r3, r3
 8001790:	69ba      	ldr	r2, [r7, #24]
 8001792:	4013      	ands	r3, r2
 8001794:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4a49      	ldr	r2, [pc, #292]	@ (80018c0 <HAL_GPIO_Init+0x2f0>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d019      	beq.n	80017d2 <HAL_GPIO_Init+0x202>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	4a48      	ldr	r2, [pc, #288]	@ (80018c4 <HAL_GPIO_Init+0x2f4>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d013      	beq.n	80017ce <HAL_GPIO_Init+0x1fe>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4a47      	ldr	r2, [pc, #284]	@ (80018c8 <HAL_GPIO_Init+0x2f8>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d00d      	beq.n	80017ca <HAL_GPIO_Init+0x1fa>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4a46      	ldr	r2, [pc, #280]	@ (80018cc <HAL_GPIO_Init+0x2fc>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d007      	beq.n	80017c6 <HAL_GPIO_Init+0x1f6>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	4a45      	ldr	r2, [pc, #276]	@ (80018d0 <HAL_GPIO_Init+0x300>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d101      	bne.n	80017c2 <HAL_GPIO_Init+0x1f2>
 80017be:	2304      	movs	r3, #4
 80017c0:	e008      	b.n	80017d4 <HAL_GPIO_Init+0x204>
 80017c2:	2307      	movs	r3, #7
 80017c4:	e006      	b.n	80017d4 <HAL_GPIO_Init+0x204>
 80017c6:	2303      	movs	r3, #3
 80017c8:	e004      	b.n	80017d4 <HAL_GPIO_Init+0x204>
 80017ca:	2302      	movs	r3, #2
 80017cc:	e002      	b.n	80017d4 <HAL_GPIO_Init+0x204>
 80017ce:	2301      	movs	r3, #1
 80017d0:	e000      	b.n	80017d4 <HAL_GPIO_Init+0x204>
 80017d2:	2300      	movs	r3, #0
 80017d4:	69fa      	ldr	r2, [r7, #28]
 80017d6:	f002 0203 	and.w	r2, r2, #3
 80017da:	0092      	lsls	r2, r2, #2
 80017dc:	4093      	lsls	r3, r2
 80017de:	69ba      	ldr	r2, [r7, #24]
 80017e0:	4313      	orrs	r3, r2
 80017e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80017e4:	4935      	ldr	r1, [pc, #212]	@ (80018bc <HAL_GPIO_Init+0x2ec>)
 80017e6:	69fb      	ldr	r3, [r7, #28]
 80017e8:	089b      	lsrs	r3, r3, #2
 80017ea:	3302      	adds	r3, #2
 80017ec:	69ba      	ldr	r2, [r7, #24]
 80017ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017f2:	4b38      	ldr	r3, [pc, #224]	@ (80018d4 <HAL_GPIO_Init+0x304>)
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	43db      	mvns	r3, r3
 80017fc:	69ba      	ldr	r2, [r7, #24]
 80017fe:	4013      	ands	r3, r2
 8001800:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800180a:	2b00      	cmp	r3, #0
 800180c:	d003      	beq.n	8001816 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800180e:	69ba      	ldr	r2, [r7, #24]
 8001810:	693b      	ldr	r3, [r7, #16]
 8001812:	4313      	orrs	r3, r2
 8001814:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001816:	4a2f      	ldr	r2, [pc, #188]	@ (80018d4 <HAL_GPIO_Init+0x304>)
 8001818:	69bb      	ldr	r3, [r7, #24]
 800181a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800181c:	4b2d      	ldr	r3, [pc, #180]	@ (80018d4 <HAL_GPIO_Init+0x304>)
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	43db      	mvns	r3, r3
 8001826:	69ba      	ldr	r2, [r7, #24]
 8001828:	4013      	ands	r3, r2
 800182a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001834:	2b00      	cmp	r3, #0
 8001836:	d003      	beq.n	8001840 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001838:	69ba      	ldr	r2, [r7, #24]
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	4313      	orrs	r3, r2
 800183e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001840:	4a24      	ldr	r2, [pc, #144]	@ (80018d4 <HAL_GPIO_Init+0x304>)
 8001842:	69bb      	ldr	r3, [r7, #24]
 8001844:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001846:	4b23      	ldr	r3, [pc, #140]	@ (80018d4 <HAL_GPIO_Init+0x304>)
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	43db      	mvns	r3, r3
 8001850:	69ba      	ldr	r2, [r7, #24]
 8001852:	4013      	ands	r3, r2
 8001854:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800185e:	2b00      	cmp	r3, #0
 8001860:	d003      	beq.n	800186a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001862:	69ba      	ldr	r2, [r7, #24]
 8001864:	693b      	ldr	r3, [r7, #16]
 8001866:	4313      	orrs	r3, r2
 8001868:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800186a:	4a1a      	ldr	r2, [pc, #104]	@ (80018d4 <HAL_GPIO_Init+0x304>)
 800186c:	69bb      	ldr	r3, [r7, #24]
 800186e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001870:	4b18      	ldr	r3, [pc, #96]	@ (80018d4 <HAL_GPIO_Init+0x304>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	43db      	mvns	r3, r3
 800187a:	69ba      	ldr	r2, [r7, #24]
 800187c:	4013      	ands	r3, r2
 800187e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001888:	2b00      	cmp	r3, #0
 800188a:	d003      	beq.n	8001894 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800188c:	69ba      	ldr	r2, [r7, #24]
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	4313      	orrs	r3, r2
 8001892:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001894:	4a0f      	ldr	r2, [pc, #60]	@ (80018d4 <HAL_GPIO_Init+0x304>)
 8001896:	69bb      	ldr	r3, [r7, #24]
 8001898:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800189a:	69fb      	ldr	r3, [r7, #28]
 800189c:	3301      	adds	r3, #1
 800189e:	61fb      	str	r3, [r7, #28]
 80018a0:	69fb      	ldr	r3, [r7, #28]
 80018a2:	2b0f      	cmp	r3, #15
 80018a4:	f67f aea2 	bls.w	80015ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80018a8:	bf00      	nop
 80018aa:	bf00      	nop
 80018ac:	3724      	adds	r7, #36	@ 0x24
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	40023800 	.word	0x40023800
 80018bc:	40013800 	.word	0x40013800
 80018c0:	40020000 	.word	0x40020000
 80018c4:	40020400 	.word	0x40020400
 80018c8:	40020800 	.word	0x40020800
 80018cc:	40020c00 	.word	0x40020c00
 80018d0:	40021000 	.word	0x40021000
 80018d4:	40013c00 	.word	0x40013c00

080018d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018d8:	b480      	push	{r7}
 80018da:	b083      	sub	sp, #12
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
 80018e0:	460b      	mov	r3, r1
 80018e2:	807b      	strh	r3, [r7, #2]
 80018e4:	4613      	mov	r3, r2
 80018e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80018e8:	787b      	ldrb	r3, [r7, #1]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d003      	beq.n	80018f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018ee:	887a      	ldrh	r2, [r7, #2]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80018f4:	e003      	b.n	80018fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80018f6:	887b      	ldrh	r3, [r7, #2]
 80018f8:	041a      	lsls	r2, r3, #16
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	619a      	str	r2, [r3, #24]
}
 80018fe:	bf00      	nop
 8001900:	370c      	adds	r7, #12
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
	...

0800190c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b084      	sub	sp, #16
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d101      	bne.n	800191e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800191a:	2301      	movs	r3, #1
 800191c:	e12b      	b.n	8001b76 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001924:	b2db      	uxtb	r3, r3
 8001926:	2b00      	cmp	r3, #0
 8001928:	d106      	bne.n	8001938 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2200      	movs	r2, #0
 800192e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f7ff f8fe 	bl	8000b34 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2224      	movs	r2, #36	@ 0x24
 800193c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f022 0201 	bic.w	r2, r2, #1
 800194e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800195e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800196e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001970:	f001 ff92 	bl	8003898 <HAL_RCC_GetPCLK1Freq>
 8001974:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	4a81      	ldr	r2, [pc, #516]	@ (8001b80 <HAL_I2C_Init+0x274>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d807      	bhi.n	8001990 <HAL_I2C_Init+0x84>
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	4a80      	ldr	r2, [pc, #512]	@ (8001b84 <HAL_I2C_Init+0x278>)
 8001984:	4293      	cmp	r3, r2
 8001986:	bf94      	ite	ls
 8001988:	2301      	movls	r3, #1
 800198a:	2300      	movhi	r3, #0
 800198c:	b2db      	uxtb	r3, r3
 800198e:	e006      	b.n	800199e <HAL_I2C_Init+0x92>
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	4a7d      	ldr	r2, [pc, #500]	@ (8001b88 <HAL_I2C_Init+0x27c>)
 8001994:	4293      	cmp	r3, r2
 8001996:	bf94      	ite	ls
 8001998:	2301      	movls	r3, #1
 800199a:	2300      	movhi	r3, #0
 800199c:	b2db      	uxtb	r3, r3
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80019a2:	2301      	movs	r3, #1
 80019a4:	e0e7      	b.n	8001b76 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	4a78      	ldr	r2, [pc, #480]	@ (8001b8c <HAL_I2C_Init+0x280>)
 80019aa:	fba2 2303 	umull	r2, r3, r2, r3
 80019ae:	0c9b      	lsrs	r3, r3, #18
 80019b0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	68ba      	ldr	r2, [r7, #8]
 80019c2:	430a      	orrs	r2, r1
 80019c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	6a1b      	ldr	r3, [r3, #32]
 80019cc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	4a6a      	ldr	r2, [pc, #424]	@ (8001b80 <HAL_I2C_Init+0x274>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d802      	bhi.n	80019e0 <HAL_I2C_Init+0xd4>
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	3301      	adds	r3, #1
 80019de:	e009      	b.n	80019f4 <HAL_I2C_Init+0xe8>
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80019e6:	fb02 f303 	mul.w	r3, r2, r3
 80019ea:	4a69      	ldr	r2, [pc, #420]	@ (8001b90 <HAL_I2C_Init+0x284>)
 80019ec:	fba2 2303 	umull	r2, r3, r2, r3
 80019f0:	099b      	lsrs	r3, r3, #6
 80019f2:	3301      	adds	r3, #1
 80019f4:	687a      	ldr	r2, [r7, #4]
 80019f6:	6812      	ldr	r2, [r2, #0]
 80019f8:	430b      	orrs	r3, r1
 80019fa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	69db      	ldr	r3, [r3, #28]
 8001a02:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001a06:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	495c      	ldr	r1, [pc, #368]	@ (8001b80 <HAL_I2C_Init+0x274>)
 8001a10:	428b      	cmp	r3, r1
 8001a12:	d819      	bhi.n	8001a48 <HAL_I2C_Init+0x13c>
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	1e59      	subs	r1, r3, #1
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	005b      	lsls	r3, r3, #1
 8001a1e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001a22:	1c59      	adds	r1, r3, #1
 8001a24:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001a28:	400b      	ands	r3, r1
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d00a      	beq.n	8001a44 <HAL_I2C_Init+0x138>
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	1e59      	subs	r1, r3, #1
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	005b      	lsls	r3, r3, #1
 8001a38:	fbb1 f3f3 	udiv	r3, r1, r3
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a42:	e051      	b.n	8001ae8 <HAL_I2C_Init+0x1dc>
 8001a44:	2304      	movs	r3, #4
 8001a46:	e04f      	b.n	8001ae8 <HAL_I2C_Init+0x1dc>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d111      	bne.n	8001a74 <HAL_I2C_Init+0x168>
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	1e58      	subs	r0, r3, #1
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6859      	ldr	r1, [r3, #4]
 8001a58:	460b      	mov	r3, r1
 8001a5a:	005b      	lsls	r3, r3, #1
 8001a5c:	440b      	add	r3, r1
 8001a5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a62:	3301      	adds	r3, #1
 8001a64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	bf0c      	ite	eq
 8001a6c:	2301      	moveq	r3, #1
 8001a6e:	2300      	movne	r3, #0
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	e012      	b.n	8001a9a <HAL_I2C_Init+0x18e>
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	1e58      	subs	r0, r3, #1
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6859      	ldr	r1, [r3, #4]
 8001a7c:	460b      	mov	r3, r1
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	440b      	add	r3, r1
 8001a82:	0099      	lsls	r1, r3, #2
 8001a84:	440b      	add	r3, r1
 8001a86:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a8a:	3301      	adds	r3, #1
 8001a8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	bf0c      	ite	eq
 8001a94:	2301      	moveq	r3, #1
 8001a96:	2300      	movne	r3, #0
 8001a98:	b2db      	uxtb	r3, r3
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <HAL_I2C_Init+0x196>
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e022      	b.n	8001ae8 <HAL_I2C_Init+0x1dc>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d10e      	bne.n	8001ac8 <HAL_I2C_Init+0x1bc>
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	1e58      	subs	r0, r3, #1
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6859      	ldr	r1, [r3, #4]
 8001ab2:	460b      	mov	r3, r1
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	440b      	add	r3, r1
 8001ab8:	fbb0 f3f3 	udiv	r3, r0, r3
 8001abc:	3301      	adds	r3, #1
 8001abe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ac2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ac6:	e00f      	b.n	8001ae8 <HAL_I2C_Init+0x1dc>
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	1e58      	subs	r0, r3, #1
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6859      	ldr	r1, [r3, #4]
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	440b      	add	r3, r1
 8001ad6:	0099      	lsls	r1, r3, #2
 8001ad8:	440b      	add	r3, r1
 8001ada:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ade:	3301      	adds	r3, #1
 8001ae0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ae4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001ae8:	6879      	ldr	r1, [r7, #4]
 8001aea:	6809      	ldr	r1, [r1, #0]
 8001aec:	4313      	orrs	r3, r2
 8001aee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	69da      	ldr	r2, [r3, #28]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6a1b      	ldr	r3, [r3, #32]
 8001b02:	431a      	orrs	r2, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	430a      	orrs	r2, r1
 8001b0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	689b      	ldr	r3, [r3, #8]
 8001b12:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001b16:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001b1a:	687a      	ldr	r2, [r7, #4]
 8001b1c:	6911      	ldr	r1, [r2, #16]
 8001b1e:	687a      	ldr	r2, [r7, #4]
 8001b20:	68d2      	ldr	r2, [r2, #12]
 8001b22:	4311      	orrs	r1, r2
 8001b24:	687a      	ldr	r2, [r7, #4]
 8001b26:	6812      	ldr	r2, [r2, #0]
 8001b28:	430b      	orrs	r3, r1
 8001b2a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	68db      	ldr	r3, [r3, #12]
 8001b32:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	695a      	ldr	r2, [r3, #20]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	699b      	ldr	r3, [r3, #24]
 8001b3e:	431a      	orrs	r2, r3
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	430a      	orrs	r2, r1
 8001b46:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f042 0201 	orr.w	r2, r2, #1
 8001b56:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2220      	movs	r2, #32
 8001b62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2200      	movs	r2, #0
 8001b6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2200      	movs	r2, #0
 8001b70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001b74:	2300      	movs	r3, #0
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3710      	adds	r7, #16
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	000186a0 	.word	0x000186a0
 8001b84:	001e847f 	.word	0x001e847f
 8001b88:	003d08ff 	.word	0x003d08ff
 8001b8c:	431bde83 	.word	0x431bde83
 8001b90:	10624dd3 	.word	0x10624dd3

08001b94 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b086      	sub	sp, #24
 8001b98:	af02      	add	r7, sp, #8
 8001b9a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d101      	bne.n	8001ba6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e101      	b.n	8001daa <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d106      	bne.n	8001bc6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2200      	movs	r2, #0
 8001bbc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001bc0:	6878      	ldr	r0, [r7, #4]
 8001bc2:	f006 fe5f 	bl	8008884 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2203      	movs	r2, #3
 8001bca:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001bce:	68bb      	ldr	r3, [r7, #8]
 8001bd0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001bd4:	d102      	bne.n	8001bdc <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4618      	mov	r0, r3
 8001be2:	f002 f80e 	bl	8003c02 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6818      	ldr	r0, [r3, #0]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	7c1a      	ldrb	r2, [r3, #16]
 8001bee:	f88d 2000 	strb.w	r2, [sp]
 8001bf2:	3304      	adds	r3, #4
 8001bf4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bf6:	f001 feec 	bl	80039d2 <USB_CoreInit>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d005      	beq.n	8001c0c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2202      	movs	r2, #2
 8001c04:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	e0ce      	b.n	8001daa <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	2100      	movs	r1, #0
 8001c12:	4618      	mov	r0, r3
 8001c14:	f002 f806 	bl	8003c24 <USB_SetCurrentMode>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d005      	beq.n	8001c2a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2202      	movs	r2, #2
 8001c22:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e0bf      	b.n	8001daa <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	73fb      	strb	r3, [r7, #15]
 8001c2e:	e04a      	b.n	8001cc6 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001c30:	7bfa      	ldrb	r2, [r7, #15]
 8001c32:	6879      	ldr	r1, [r7, #4]
 8001c34:	4613      	mov	r3, r2
 8001c36:	00db      	lsls	r3, r3, #3
 8001c38:	4413      	add	r3, r2
 8001c3a:	009b      	lsls	r3, r3, #2
 8001c3c:	440b      	add	r3, r1
 8001c3e:	3315      	adds	r3, #21
 8001c40:	2201      	movs	r2, #1
 8001c42:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001c44:	7bfa      	ldrb	r2, [r7, #15]
 8001c46:	6879      	ldr	r1, [r7, #4]
 8001c48:	4613      	mov	r3, r2
 8001c4a:	00db      	lsls	r3, r3, #3
 8001c4c:	4413      	add	r3, r2
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	440b      	add	r3, r1
 8001c52:	3314      	adds	r3, #20
 8001c54:	7bfa      	ldrb	r2, [r7, #15]
 8001c56:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001c58:	7bfa      	ldrb	r2, [r7, #15]
 8001c5a:	7bfb      	ldrb	r3, [r7, #15]
 8001c5c:	b298      	uxth	r0, r3
 8001c5e:	6879      	ldr	r1, [r7, #4]
 8001c60:	4613      	mov	r3, r2
 8001c62:	00db      	lsls	r3, r3, #3
 8001c64:	4413      	add	r3, r2
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	440b      	add	r3, r1
 8001c6a:	332e      	adds	r3, #46	@ 0x2e
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001c70:	7bfa      	ldrb	r2, [r7, #15]
 8001c72:	6879      	ldr	r1, [r7, #4]
 8001c74:	4613      	mov	r3, r2
 8001c76:	00db      	lsls	r3, r3, #3
 8001c78:	4413      	add	r3, r2
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	440b      	add	r3, r1
 8001c7e:	3318      	adds	r3, #24
 8001c80:	2200      	movs	r2, #0
 8001c82:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001c84:	7bfa      	ldrb	r2, [r7, #15]
 8001c86:	6879      	ldr	r1, [r7, #4]
 8001c88:	4613      	mov	r3, r2
 8001c8a:	00db      	lsls	r3, r3, #3
 8001c8c:	4413      	add	r3, r2
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	440b      	add	r3, r1
 8001c92:	331c      	adds	r3, #28
 8001c94:	2200      	movs	r2, #0
 8001c96:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001c98:	7bfa      	ldrb	r2, [r7, #15]
 8001c9a:	6879      	ldr	r1, [r7, #4]
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	00db      	lsls	r3, r3, #3
 8001ca0:	4413      	add	r3, r2
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	440b      	add	r3, r1
 8001ca6:	3320      	adds	r3, #32
 8001ca8:	2200      	movs	r2, #0
 8001caa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001cac:	7bfa      	ldrb	r2, [r7, #15]
 8001cae:	6879      	ldr	r1, [r7, #4]
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	00db      	lsls	r3, r3, #3
 8001cb4:	4413      	add	r3, r2
 8001cb6:	009b      	lsls	r3, r3, #2
 8001cb8:	440b      	add	r3, r1
 8001cba:	3324      	adds	r3, #36	@ 0x24
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001cc0:	7bfb      	ldrb	r3, [r7, #15]
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	73fb      	strb	r3, [r7, #15]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	791b      	ldrb	r3, [r3, #4]
 8001cca:	7bfa      	ldrb	r2, [r7, #15]
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d3af      	bcc.n	8001c30 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	73fb      	strb	r3, [r7, #15]
 8001cd4:	e044      	b.n	8001d60 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001cd6:	7bfa      	ldrb	r2, [r7, #15]
 8001cd8:	6879      	ldr	r1, [r7, #4]
 8001cda:	4613      	mov	r3, r2
 8001cdc:	00db      	lsls	r3, r3, #3
 8001cde:	4413      	add	r3, r2
 8001ce0:	009b      	lsls	r3, r3, #2
 8001ce2:	440b      	add	r3, r1
 8001ce4:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001ce8:	2200      	movs	r2, #0
 8001cea:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001cec:	7bfa      	ldrb	r2, [r7, #15]
 8001cee:	6879      	ldr	r1, [r7, #4]
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	00db      	lsls	r3, r3, #3
 8001cf4:	4413      	add	r3, r2
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	440b      	add	r3, r1
 8001cfa:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001cfe:	7bfa      	ldrb	r2, [r7, #15]
 8001d00:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001d02:	7bfa      	ldrb	r2, [r7, #15]
 8001d04:	6879      	ldr	r1, [r7, #4]
 8001d06:	4613      	mov	r3, r2
 8001d08:	00db      	lsls	r3, r3, #3
 8001d0a:	4413      	add	r3, r2
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	440b      	add	r3, r1
 8001d10:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001d14:	2200      	movs	r2, #0
 8001d16:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001d18:	7bfa      	ldrb	r2, [r7, #15]
 8001d1a:	6879      	ldr	r1, [r7, #4]
 8001d1c:	4613      	mov	r3, r2
 8001d1e:	00db      	lsls	r3, r3, #3
 8001d20:	4413      	add	r3, r2
 8001d22:	009b      	lsls	r3, r3, #2
 8001d24:	440b      	add	r3, r1
 8001d26:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001d2e:	7bfa      	ldrb	r2, [r7, #15]
 8001d30:	6879      	ldr	r1, [r7, #4]
 8001d32:	4613      	mov	r3, r2
 8001d34:	00db      	lsls	r3, r3, #3
 8001d36:	4413      	add	r3, r2
 8001d38:	009b      	lsls	r3, r3, #2
 8001d3a:	440b      	add	r3, r1
 8001d3c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001d40:	2200      	movs	r2, #0
 8001d42:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001d44:	7bfa      	ldrb	r2, [r7, #15]
 8001d46:	6879      	ldr	r1, [r7, #4]
 8001d48:	4613      	mov	r3, r2
 8001d4a:	00db      	lsls	r3, r3, #3
 8001d4c:	4413      	add	r3, r2
 8001d4e:	009b      	lsls	r3, r3, #2
 8001d50:	440b      	add	r3, r1
 8001d52:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001d56:	2200      	movs	r2, #0
 8001d58:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d5a:	7bfb      	ldrb	r3, [r7, #15]
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	73fb      	strb	r3, [r7, #15]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	791b      	ldrb	r3, [r3, #4]
 8001d64:	7bfa      	ldrb	r2, [r7, #15]
 8001d66:	429a      	cmp	r2, r3
 8001d68:	d3b5      	bcc.n	8001cd6 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6818      	ldr	r0, [r3, #0]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	7c1a      	ldrb	r2, [r3, #16]
 8001d72:	f88d 2000 	strb.w	r2, [sp]
 8001d76:	3304      	adds	r3, #4
 8001d78:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d7a:	f001 ff9f 	bl	8003cbc <USB_DevInit>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d005      	beq.n	8001d90 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2202      	movs	r2, #2
 8001d88:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	e00c      	b.n	8001daa <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2200      	movs	r2, #0
 8001d94:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2201      	movs	r2, #1
 8001d9a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4618      	mov	r0, r3
 8001da4:	f002 ffe9 	bl	8004d7a <USB_DevDisconnect>

  return HAL_OK;
 8001da8:	2300      	movs	r3, #0
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	3710      	adds	r7, #16
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}

08001db2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001db2:	b580      	push	{r7, lr}
 8001db4:	b084      	sub	sp, #16
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d101      	bne.n	8001dce <HAL_PCD_Start+0x1c>
 8001dca:	2302      	movs	r3, #2
 8001dcc:	e022      	b.n	8001e14 <HAL_PCD_Start+0x62>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	68db      	ldr	r3, [r3, #12]
 8001dda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d009      	beq.n	8001df6 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d105      	bne.n	8001df6 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001dee:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f001 fef0 	bl	8003be0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4618      	mov	r0, r3
 8001e06:	f002 ff97 	bl	8004d38 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001e12:	2300      	movs	r3, #0
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3710      	adds	r7, #16
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}

08001e1c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001e1c:	b590      	push	{r4, r7, lr}
 8001e1e:	b08d      	sub	sp, #52	@ 0x34
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001e2a:	6a3b      	ldr	r3, [r7, #32]
 8001e2c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4618      	mov	r0, r3
 8001e34:	f003 f855 	bl	8004ee2 <USB_GetMode>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	f040 848c 	bne.w	8002758 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4618      	mov	r0, r3
 8001e46:	f002 ffb9 	bl	8004dbc <USB_ReadInterrupts>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	f000 8482 	beq.w	8002756 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	0a1b      	lsrs	r3, r3, #8
 8001e5c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f002 ffa6 	bl	8004dbc <USB_ReadInterrupts>
 8001e70:	4603      	mov	r3, r0
 8001e72:	f003 0302 	and.w	r3, r3, #2
 8001e76:	2b02      	cmp	r3, #2
 8001e78:	d107      	bne.n	8001e8a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	695a      	ldr	r2, [r3, #20]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f002 0202 	and.w	r2, r2, #2
 8001e88:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f002 ff94 	bl	8004dbc <USB_ReadInterrupts>
 8001e94:	4603      	mov	r3, r0
 8001e96:	f003 0310 	and.w	r3, r3, #16
 8001e9a:	2b10      	cmp	r3, #16
 8001e9c:	d161      	bne.n	8001f62 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	699a      	ldr	r2, [r3, #24]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f022 0210 	bic.w	r2, r2, #16
 8001eac:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001eae:	6a3b      	ldr	r3, [r7, #32]
 8001eb0:	6a1b      	ldr	r3, [r3, #32]
 8001eb2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001eb4:	69bb      	ldr	r3, [r7, #24]
 8001eb6:	f003 020f 	and.w	r2, r3, #15
 8001eba:	4613      	mov	r3, r2
 8001ebc:	00db      	lsls	r3, r3, #3
 8001ebe:	4413      	add	r3, r2
 8001ec0:	009b      	lsls	r3, r3, #2
 8001ec2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	4413      	add	r3, r2
 8001eca:	3304      	adds	r3, #4
 8001ecc:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001ece:	69bb      	ldr	r3, [r7, #24]
 8001ed0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001ed4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001ed8:	d124      	bne.n	8001f24 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001eda:	69ba      	ldr	r2, [r7, #24]
 8001edc:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d035      	beq.n	8001f52 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001eea:	69bb      	ldr	r3, [r7, #24]
 8001eec:	091b      	lsrs	r3, r3, #4
 8001eee:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001ef0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001ef4:	b29b      	uxth	r3, r3
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	6a38      	ldr	r0, [r7, #32]
 8001efa:	f002 fdcb 	bl	8004a94 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	68da      	ldr	r2, [r3, #12]
 8001f02:	69bb      	ldr	r3, [r7, #24]
 8001f04:	091b      	lsrs	r3, r3, #4
 8001f06:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001f0a:	441a      	add	r2, r3
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	695a      	ldr	r2, [r3, #20]
 8001f14:	69bb      	ldr	r3, [r7, #24]
 8001f16:	091b      	lsrs	r3, r3, #4
 8001f18:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001f1c:	441a      	add	r2, r3
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	615a      	str	r2, [r3, #20]
 8001f22:	e016      	b.n	8001f52 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001f24:	69bb      	ldr	r3, [r7, #24]
 8001f26:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001f2a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001f2e:	d110      	bne.n	8001f52 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001f36:	2208      	movs	r2, #8
 8001f38:	4619      	mov	r1, r3
 8001f3a:	6a38      	ldr	r0, [r7, #32]
 8001f3c:	f002 fdaa 	bl	8004a94 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	695a      	ldr	r2, [r3, #20]
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	091b      	lsrs	r3, r3, #4
 8001f48:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001f4c:	441a      	add	r2, r3
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	699a      	ldr	r2, [r3, #24]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f042 0210 	orr.w	r2, r2, #16
 8001f60:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4618      	mov	r0, r3
 8001f68:	f002 ff28 	bl	8004dbc <USB_ReadInterrupts>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f72:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001f76:	f040 80a7 	bne.w	80020c8 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4618      	mov	r0, r3
 8001f84:	f002 ff2d 	bl	8004de2 <USB_ReadDevAllOutEpInterrupt>
 8001f88:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001f8a:	e099      	b.n	80020c0 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f8e:	f003 0301 	and.w	r3, r3, #1
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	f000 808e 	beq.w	80020b4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f9e:	b2d2      	uxtb	r2, r2
 8001fa0:	4611      	mov	r1, r2
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f002 ff51 	bl	8004e4a <USB_ReadDevOutEPInterrupt>
 8001fa8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	f003 0301 	and.w	r3, r3, #1
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d00c      	beq.n	8001fce <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fb6:	015a      	lsls	r2, r3, #5
 8001fb8:	69fb      	ldr	r3, [r7, #28]
 8001fba:	4413      	add	r3, r2
 8001fbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001fc0:	461a      	mov	r2, r3
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001fc6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001fc8:	6878      	ldr	r0, [r7, #4]
 8001fca:	f000 fea3 	bl	8002d14 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	f003 0308 	and.w	r3, r3, #8
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d00c      	beq.n	8001ff2 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fda:	015a      	lsls	r2, r3, #5
 8001fdc:	69fb      	ldr	r3, [r7, #28]
 8001fde:	4413      	add	r3, r2
 8001fe0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	2308      	movs	r3, #8
 8001fe8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001fea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001fec:	6878      	ldr	r0, [r7, #4]
 8001fee:	f000 ff79 	bl	8002ee4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	f003 0310 	and.w	r3, r3, #16
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d008      	beq.n	800200e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ffe:	015a      	lsls	r2, r3, #5
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	4413      	add	r3, r2
 8002004:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002008:	461a      	mov	r2, r3
 800200a:	2310      	movs	r3, #16
 800200c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	f003 0302 	and.w	r3, r3, #2
 8002014:	2b00      	cmp	r3, #0
 8002016:	d030      	beq.n	800207a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002018:	6a3b      	ldr	r3, [r7, #32]
 800201a:	695b      	ldr	r3, [r3, #20]
 800201c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002020:	2b80      	cmp	r3, #128	@ 0x80
 8002022:	d109      	bne.n	8002038 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002024:	69fb      	ldr	r3, [r7, #28]
 8002026:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	69fa      	ldr	r2, [r7, #28]
 800202e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002032:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002036:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002038:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800203a:	4613      	mov	r3, r2
 800203c:	00db      	lsls	r3, r3, #3
 800203e:	4413      	add	r3, r2
 8002040:	009b      	lsls	r3, r3, #2
 8002042:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002046:	687a      	ldr	r2, [r7, #4]
 8002048:	4413      	add	r3, r2
 800204a:	3304      	adds	r3, #4
 800204c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	78db      	ldrb	r3, [r3, #3]
 8002052:	2b01      	cmp	r3, #1
 8002054:	d108      	bne.n	8002068 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	2200      	movs	r2, #0
 800205a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800205c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800205e:	b2db      	uxtb	r3, r3
 8002060:	4619      	mov	r1, r3
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f006 fd0a 	bl	8008a7c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800206a:	015a      	lsls	r2, r3, #5
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	4413      	add	r3, r2
 8002070:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002074:	461a      	mov	r2, r3
 8002076:	2302      	movs	r3, #2
 8002078:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	f003 0320 	and.w	r3, r3, #32
 8002080:	2b00      	cmp	r3, #0
 8002082:	d008      	beq.n	8002096 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002086:	015a      	lsls	r2, r3, #5
 8002088:	69fb      	ldr	r3, [r7, #28]
 800208a:	4413      	add	r3, r2
 800208c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002090:	461a      	mov	r2, r3
 8002092:	2320      	movs	r3, #32
 8002094:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800209c:	2b00      	cmp	r3, #0
 800209e:	d009      	beq.n	80020b4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80020a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a2:	015a      	lsls	r2, r3, #5
 80020a4:	69fb      	ldr	r3, [r7, #28]
 80020a6:	4413      	add	r3, r2
 80020a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80020ac:	461a      	mov	r2, r3
 80020ae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020b2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80020b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b6:	3301      	adds	r3, #1
 80020b8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80020ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020bc:	085b      	lsrs	r3, r3, #1
 80020be:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80020c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	f47f af62 	bne.w	8001f8c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4618      	mov	r0, r3
 80020ce:	f002 fe75 	bl	8004dbc <USB_ReadInterrupts>
 80020d2:	4603      	mov	r3, r0
 80020d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80020d8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80020dc:	f040 80db 	bne.w	8002296 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4618      	mov	r0, r3
 80020e6:	f002 fe96 	bl	8004e16 <USB_ReadDevAllInEpInterrupt>
 80020ea:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80020ec:	2300      	movs	r3, #0
 80020ee:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80020f0:	e0cd      	b.n	800228e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80020f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020f4:	f003 0301 	and.w	r3, r3, #1
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	f000 80c2 	beq.w	8002282 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002104:	b2d2      	uxtb	r2, r2
 8002106:	4611      	mov	r1, r2
 8002108:	4618      	mov	r0, r3
 800210a:	f002 febc 	bl	8004e86 <USB_ReadDevInEPInterrupt>
 800210e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	f003 0301 	and.w	r3, r3, #1
 8002116:	2b00      	cmp	r3, #0
 8002118:	d057      	beq.n	80021ca <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800211a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800211c:	f003 030f 	and.w	r3, r3, #15
 8002120:	2201      	movs	r2, #1
 8002122:	fa02 f303 	lsl.w	r3, r2, r3
 8002126:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002128:	69fb      	ldr	r3, [r7, #28]
 800212a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800212e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	43db      	mvns	r3, r3
 8002134:	69f9      	ldr	r1, [r7, #28]
 8002136:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800213a:	4013      	ands	r3, r2
 800213c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800213e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002140:	015a      	lsls	r2, r3, #5
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	4413      	add	r3, r2
 8002146:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800214a:	461a      	mov	r2, r3
 800214c:	2301      	movs	r3, #1
 800214e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	799b      	ldrb	r3, [r3, #6]
 8002154:	2b01      	cmp	r3, #1
 8002156:	d132      	bne.n	80021be <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002158:	6879      	ldr	r1, [r7, #4]
 800215a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800215c:	4613      	mov	r3, r2
 800215e:	00db      	lsls	r3, r3, #3
 8002160:	4413      	add	r3, r2
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	440b      	add	r3, r1
 8002166:	3320      	adds	r3, #32
 8002168:	6819      	ldr	r1, [r3, #0]
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800216e:	4613      	mov	r3, r2
 8002170:	00db      	lsls	r3, r3, #3
 8002172:	4413      	add	r3, r2
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	4403      	add	r3, r0
 8002178:	331c      	adds	r3, #28
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4419      	add	r1, r3
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002182:	4613      	mov	r3, r2
 8002184:	00db      	lsls	r3, r3, #3
 8002186:	4413      	add	r3, r2
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	4403      	add	r3, r0
 800218c:	3320      	adds	r3, #32
 800218e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002192:	2b00      	cmp	r3, #0
 8002194:	d113      	bne.n	80021be <HAL_PCD_IRQHandler+0x3a2>
 8002196:	6879      	ldr	r1, [r7, #4]
 8002198:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800219a:	4613      	mov	r3, r2
 800219c:	00db      	lsls	r3, r3, #3
 800219e:	4413      	add	r3, r2
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	440b      	add	r3, r1
 80021a4:	3324      	adds	r3, #36	@ 0x24
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d108      	bne.n	80021be <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6818      	ldr	r0, [r3, #0]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80021b6:	461a      	mov	r2, r3
 80021b8:	2101      	movs	r1, #1
 80021ba:	f002 fec3 	bl	8004f44 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80021be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	4619      	mov	r1, r3
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f006 fbde 	bl	8008986 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	f003 0308 	and.w	r3, r3, #8
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d008      	beq.n	80021e6 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80021d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d6:	015a      	lsls	r2, r3, #5
 80021d8:	69fb      	ldr	r3, [r7, #28]
 80021da:	4413      	add	r3, r2
 80021dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80021e0:	461a      	mov	r2, r3
 80021e2:	2308      	movs	r3, #8
 80021e4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	f003 0310 	and.w	r3, r3, #16
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d008      	beq.n	8002202 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80021f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021f2:	015a      	lsls	r2, r3, #5
 80021f4:	69fb      	ldr	r3, [r7, #28]
 80021f6:	4413      	add	r3, r2
 80021f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80021fc:	461a      	mov	r2, r3
 80021fe:	2310      	movs	r3, #16
 8002200:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002202:	693b      	ldr	r3, [r7, #16]
 8002204:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002208:	2b00      	cmp	r3, #0
 800220a:	d008      	beq.n	800221e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800220c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800220e:	015a      	lsls	r2, r3, #5
 8002210:	69fb      	ldr	r3, [r7, #28]
 8002212:	4413      	add	r3, r2
 8002214:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002218:	461a      	mov	r2, r3
 800221a:	2340      	movs	r3, #64	@ 0x40
 800221c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	f003 0302 	and.w	r3, r3, #2
 8002224:	2b00      	cmp	r3, #0
 8002226:	d023      	beq.n	8002270 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002228:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800222a:	6a38      	ldr	r0, [r7, #32]
 800222c:	f001 feaa 	bl	8003f84 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002230:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002232:	4613      	mov	r3, r2
 8002234:	00db      	lsls	r3, r3, #3
 8002236:	4413      	add	r3, r2
 8002238:	009b      	lsls	r3, r3, #2
 800223a:	3310      	adds	r3, #16
 800223c:	687a      	ldr	r2, [r7, #4]
 800223e:	4413      	add	r3, r2
 8002240:	3304      	adds	r3, #4
 8002242:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	78db      	ldrb	r3, [r3, #3]
 8002248:	2b01      	cmp	r3, #1
 800224a:	d108      	bne.n	800225e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	2200      	movs	r2, #0
 8002250:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002254:	b2db      	uxtb	r3, r3
 8002256:	4619      	mov	r1, r3
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	f006 fc21 	bl	8008aa0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800225e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002260:	015a      	lsls	r2, r3, #5
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	4413      	add	r3, r2
 8002266:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800226a:	461a      	mov	r2, r3
 800226c:	2302      	movs	r3, #2
 800226e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002276:	2b00      	cmp	r3, #0
 8002278:	d003      	beq.n	8002282 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800227a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	f000 fcbd 	bl	8002bfc <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002284:	3301      	adds	r3, #1
 8002286:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800228a:	085b      	lsrs	r3, r3, #1
 800228c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800228e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002290:	2b00      	cmp	r3, #0
 8002292:	f47f af2e 	bne.w	80020f2 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4618      	mov	r0, r3
 800229c:	f002 fd8e 	bl	8004dbc <USB_ReadInterrupts>
 80022a0:	4603      	mov	r3, r0
 80022a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80022a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80022aa:	d122      	bne.n	80022f2 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80022ac:	69fb      	ldr	r3, [r7, #28]
 80022ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	69fa      	ldr	r2, [r7, #28]
 80022b6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80022ba:	f023 0301 	bic.w	r3, r3, #1
 80022be:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80022c6:	2b01      	cmp	r3, #1
 80022c8:	d108      	bne.n	80022dc <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2200      	movs	r2, #0
 80022ce:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80022d2:	2100      	movs	r1, #0
 80022d4:	6878      	ldr	r0, [r7, #4]
 80022d6:	f000 fea3 	bl	8003020 <HAL_PCDEx_LPM_Callback>
 80022da:	e002      	b.n	80022e2 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	f006 fbbf 	bl	8008a60 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	695a      	ldr	r2, [r3, #20]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80022f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4618      	mov	r0, r3
 80022f8:	f002 fd60 	bl	8004dbc <USB_ReadInterrupts>
 80022fc:	4603      	mov	r3, r0
 80022fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002302:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002306:	d112      	bne.n	800232e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002308:	69fb      	ldr	r3, [r7, #28]
 800230a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	f003 0301 	and.w	r3, r3, #1
 8002314:	2b01      	cmp	r3, #1
 8002316:	d102      	bne.n	800231e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002318:	6878      	ldr	r0, [r7, #4]
 800231a:	f006 fb7b 	bl	8008a14 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	695a      	ldr	r2, [r3, #20]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800232c:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4618      	mov	r0, r3
 8002334:	f002 fd42 	bl	8004dbc <USB_ReadInterrupts>
 8002338:	4603      	mov	r3, r0
 800233a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800233e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002342:	f040 80b7 	bne.w	80024b4 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	69fa      	ldr	r2, [r7, #28]
 8002350:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002354:	f023 0301 	bic.w	r3, r3, #1
 8002358:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	2110      	movs	r1, #16
 8002360:	4618      	mov	r0, r3
 8002362:	f001 fe0f 	bl	8003f84 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002366:	2300      	movs	r3, #0
 8002368:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800236a:	e046      	b.n	80023fa <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800236c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800236e:	015a      	lsls	r2, r3, #5
 8002370:	69fb      	ldr	r3, [r7, #28]
 8002372:	4413      	add	r3, r2
 8002374:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002378:	461a      	mov	r2, r3
 800237a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800237e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002382:	015a      	lsls	r2, r3, #5
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	4413      	add	r3, r2
 8002388:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002390:	0151      	lsls	r1, r2, #5
 8002392:	69fa      	ldr	r2, [r7, #28]
 8002394:	440a      	add	r2, r1
 8002396:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800239a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800239e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80023a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023a2:	015a      	lsls	r2, r3, #5
 80023a4:	69fb      	ldr	r3, [r7, #28]
 80023a6:	4413      	add	r3, r2
 80023a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80023ac:	461a      	mov	r2, r3
 80023ae:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80023b2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80023b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023b6:	015a      	lsls	r2, r3, #5
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	4413      	add	r3, r2
 80023bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80023c4:	0151      	lsls	r1, r2, #5
 80023c6:	69fa      	ldr	r2, [r7, #28]
 80023c8:	440a      	add	r2, r1
 80023ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80023ce:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80023d2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80023d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023d6:	015a      	lsls	r2, r3, #5
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	4413      	add	r3, r2
 80023dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80023e4:	0151      	lsls	r1, r2, #5
 80023e6:	69fa      	ldr	r2, [r7, #28]
 80023e8:	440a      	add	r2, r1
 80023ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80023ee:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80023f2:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023f6:	3301      	adds	r3, #1
 80023f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	791b      	ldrb	r3, [r3, #4]
 80023fe:	461a      	mov	r2, r3
 8002400:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002402:	4293      	cmp	r3, r2
 8002404:	d3b2      	bcc.n	800236c <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800240c:	69db      	ldr	r3, [r3, #28]
 800240e:	69fa      	ldr	r2, [r7, #28]
 8002410:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002414:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002418:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	7bdb      	ldrb	r3, [r3, #15]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d016      	beq.n	8002450 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002428:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800242c:	69fa      	ldr	r2, [r7, #28]
 800242e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002432:	f043 030b 	orr.w	r3, r3, #11
 8002436:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800243a:	69fb      	ldr	r3, [r7, #28]
 800243c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002442:	69fa      	ldr	r2, [r7, #28]
 8002444:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002448:	f043 030b 	orr.w	r3, r3, #11
 800244c:	6453      	str	r3, [r2, #68]	@ 0x44
 800244e:	e015      	b.n	800247c <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002450:	69fb      	ldr	r3, [r7, #28]
 8002452:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002456:	695b      	ldr	r3, [r3, #20]
 8002458:	69fa      	ldr	r2, [r7, #28]
 800245a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800245e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002462:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002466:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002468:	69fb      	ldr	r3, [r7, #28]
 800246a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800246e:	691b      	ldr	r3, [r3, #16]
 8002470:	69fa      	ldr	r2, [r7, #28]
 8002472:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002476:	f043 030b 	orr.w	r3, r3, #11
 800247a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800247c:	69fb      	ldr	r3, [r7, #28]
 800247e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	69fa      	ldr	r2, [r7, #28]
 8002486:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800248a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800248e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6818      	ldr	r0, [r3, #0]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800249e:	461a      	mov	r2, r3
 80024a0:	f002 fd50 	bl	8004f44 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	695a      	ldr	r2, [r3, #20]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80024b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f002 fc7f 	bl	8004dbc <USB_ReadInterrupts>
 80024be:	4603      	mov	r3, r0
 80024c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80024c8:	d123      	bne.n	8002512 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4618      	mov	r0, r3
 80024d0:	f002 fd15 	bl	8004efe <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4618      	mov	r0, r3
 80024da:	f001 fdcc 	bl	8004076 <USB_GetDevSpeed>
 80024de:	4603      	mov	r3, r0
 80024e0:	461a      	mov	r2, r3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681c      	ldr	r4, [r3, #0]
 80024ea:	f001 f9c9 	bl	8003880 <HAL_RCC_GetHCLKFreq>
 80024ee:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80024f4:	461a      	mov	r2, r3
 80024f6:	4620      	mov	r0, r4
 80024f8:	f001 fad0 	bl	8003a9c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	f006 fa6a 	bl	80089d6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	695a      	ldr	r2, [r3, #20]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002510:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4618      	mov	r0, r3
 8002518:	f002 fc50 	bl	8004dbc <USB_ReadInterrupts>
 800251c:	4603      	mov	r3, r0
 800251e:	f003 0308 	and.w	r3, r3, #8
 8002522:	2b08      	cmp	r3, #8
 8002524:	d10a      	bne.n	800253c <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f006 fa47 	bl	80089ba <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	695a      	ldr	r2, [r3, #20]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f002 0208 	and.w	r2, r2, #8
 800253a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4618      	mov	r0, r3
 8002542:	f002 fc3b 	bl	8004dbc <USB_ReadInterrupts>
 8002546:	4603      	mov	r3, r0
 8002548:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800254c:	2b80      	cmp	r3, #128	@ 0x80
 800254e:	d123      	bne.n	8002598 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002550:	6a3b      	ldr	r3, [r7, #32]
 8002552:	699b      	ldr	r3, [r3, #24]
 8002554:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002558:	6a3b      	ldr	r3, [r7, #32]
 800255a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800255c:	2301      	movs	r3, #1
 800255e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002560:	e014      	b.n	800258c <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002562:	6879      	ldr	r1, [r7, #4]
 8002564:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002566:	4613      	mov	r3, r2
 8002568:	00db      	lsls	r3, r3, #3
 800256a:	4413      	add	r3, r2
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	440b      	add	r3, r1
 8002570:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	2b01      	cmp	r3, #1
 8002578:	d105      	bne.n	8002586 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800257a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800257c:	b2db      	uxtb	r3, r3
 800257e:	4619      	mov	r1, r3
 8002580:	6878      	ldr	r0, [r7, #4]
 8002582:	f000 fb0a 	bl	8002b9a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002588:	3301      	adds	r3, #1
 800258a:	627b      	str	r3, [r7, #36]	@ 0x24
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	791b      	ldrb	r3, [r3, #4]
 8002590:	461a      	mov	r2, r3
 8002592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002594:	4293      	cmp	r3, r2
 8002596:	d3e4      	bcc.n	8002562 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4618      	mov	r0, r3
 800259e:	f002 fc0d 	bl	8004dbc <USB_ReadInterrupts>
 80025a2:	4603      	mov	r3, r0
 80025a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80025ac:	d13c      	bne.n	8002628 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80025ae:	2301      	movs	r3, #1
 80025b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80025b2:	e02b      	b.n	800260c <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80025b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025b6:	015a      	lsls	r2, r3, #5
 80025b8:	69fb      	ldr	r3, [r7, #28]
 80025ba:	4413      	add	r3, r2
 80025bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80025c4:	6879      	ldr	r1, [r7, #4]
 80025c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025c8:	4613      	mov	r3, r2
 80025ca:	00db      	lsls	r3, r3, #3
 80025cc:	4413      	add	r3, r2
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	440b      	add	r3, r1
 80025d2:	3318      	adds	r3, #24
 80025d4:	781b      	ldrb	r3, [r3, #0]
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d115      	bne.n	8002606 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80025da:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80025dc:	2b00      	cmp	r3, #0
 80025de:	da12      	bge.n	8002606 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80025e0:	6879      	ldr	r1, [r7, #4]
 80025e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025e4:	4613      	mov	r3, r2
 80025e6:	00db      	lsls	r3, r3, #3
 80025e8:	4413      	add	r3, r2
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	440b      	add	r3, r1
 80025ee:	3317      	adds	r3, #23
 80025f0:	2201      	movs	r2, #1
 80025f2:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80025f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	4619      	mov	r1, r3
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	f000 faca 	bl	8002b9a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002608:	3301      	adds	r3, #1
 800260a:	627b      	str	r3, [r7, #36]	@ 0x24
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	791b      	ldrb	r3, [r3, #4]
 8002610:	461a      	mov	r2, r3
 8002612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002614:	4293      	cmp	r3, r2
 8002616:	d3cd      	bcc.n	80025b4 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	695a      	ldr	r2, [r3, #20]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002626:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4618      	mov	r0, r3
 800262e:	f002 fbc5 	bl	8004dbc <USB_ReadInterrupts>
 8002632:	4603      	mov	r3, r0
 8002634:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002638:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800263c:	d156      	bne.n	80026ec <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800263e:	2301      	movs	r3, #1
 8002640:	627b      	str	r3, [r7, #36]	@ 0x24
 8002642:	e045      	b.n	80026d0 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002646:	015a      	lsls	r2, r3, #5
 8002648:	69fb      	ldr	r3, [r7, #28]
 800264a:	4413      	add	r3, r2
 800264c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002654:	6879      	ldr	r1, [r7, #4]
 8002656:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002658:	4613      	mov	r3, r2
 800265a:	00db      	lsls	r3, r3, #3
 800265c:	4413      	add	r3, r2
 800265e:	009b      	lsls	r3, r3, #2
 8002660:	440b      	add	r3, r1
 8002662:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	2b01      	cmp	r3, #1
 800266a:	d12e      	bne.n	80026ca <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800266c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800266e:	2b00      	cmp	r3, #0
 8002670:	da2b      	bge.n	80026ca <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002672:	69bb      	ldr	r3, [r7, #24]
 8002674:	0c1a      	lsrs	r2, r3, #16
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800267c:	4053      	eors	r3, r2
 800267e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002682:	2b00      	cmp	r3, #0
 8002684:	d121      	bne.n	80026ca <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002686:	6879      	ldr	r1, [r7, #4]
 8002688:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800268a:	4613      	mov	r3, r2
 800268c:	00db      	lsls	r3, r3, #3
 800268e:	4413      	add	r3, r2
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	440b      	add	r3, r1
 8002694:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002698:	2201      	movs	r2, #1
 800269a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800269c:	6a3b      	ldr	r3, [r7, #32]
 800269e:	699b      	ldr	r3, [r3, #24]
 80026a0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80026a4:	6a3b      	ldr	r3, [r7, #32]
 80026a6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80026a8:	6a3b      	ldr	r3, [r7, #32]
 80026aa:	695b      	ldr	r3, [r3, #20]
 80026ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d10a      	bne.n	80026ca <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80026b4:	69fb      	ldr	r3, [r7, #28]
 80026b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	69fa      	ldr	r2, [r7, #28]
 80026be:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80026c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026c6:	6053      	str	r3, [r2, #4]
            break;
 80026c8:	e008      	b.n	80026dc <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80026ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026cc:	3301      	adds	r3, #1
 80026ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	791b      	ldrb	r3, [r3, #4]
 80026d4:	461a      	mov	r2, r3
 80026d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d8:	4293      	cmp	r3, r2
 80026da:	d3b3      	bcc.n	8002644 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	695a      	ldr	r2, [r3, #20]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80026ea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4618      	mov	r0, r3
 80026f2:	f002 fb63 	bl	8004dbc <USB_ReadInterrupts>
 80026f6:	4603      	mov	r3, r0
 80026f8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80026fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002700:	d10a      	bne.n	8002718 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	f006 f9de 	bl	8008ac4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	695a      	ldr	r2, [r3, #20]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002716:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4618      	mov	r0, r3
 800271e:	f002 fb4d 	bl	8004dbc <USB_ReadInterrupts>
 8002722:	4603      	mov	r3, r0
 8002724:	f003 0304 	and.w	r3, r3, #4
 8002728:	2b04      	cmp	r3, #4
 800272a:	d115      	bne.n	8002758 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002734:	69bb      	ldr	r3, [r7, #24]
 8002736:	f003 0304 	and.w	r3, r3, #4
 800273a:	2b00      	cmp	r3, #0
 800273c:	d002      	beq.n	8002744 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f006 f9ce 	bl	8008ae0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	6859      	ldr	r1, [r3, #4]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	69ba      	ldr	r2, [r7, #24]
 8002750:	430a      	orrs	r2, r1
 8002752:	605a      	str	r2, [r3, #4]
 8002754:	e000      	b.n	8002758 <HAL_PCD_IRQHandler+0x93c>
      return;
 8002756:	bf00      	nop
    }
  }
}
 8002758:	3734      	adds	r7, #52	@ 0x34
 800275a:	46bd      	mov	sp, r7
 800275c:	bd90      	pop	{r4, r7, pc}

0800275e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800275e:	b580      	push	{r7, lr}
 8002760:	b082      	sub	sp, #8
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
 8002766:	460b      	mov	r3, r1
 8002768:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002770:	2b01      	cmp	r3, #1
 8002772:	d101      	bne.n	8002778 <HAL_PCD_SetAddress+0x1a>
 8002774:	2302      	movs	r3, #2
 8002776:	e012      	b.n	800279e <HAL_PCD_SetAddress+0x40>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2201      	movs	r2, #1
 800277c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	78fa      	ldrb	r2, [r7, #3]
 8002784:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	78fa      	ldrb	r2, [r7, #3]
 800278c:	4611      	mov	r1, r2
 800278e:	4618      	mov	r0, r3
 8002790:	f002 faac 	bl	8004cec <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2200      	movs	r2, #0
 8002798:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3708      	adds	r7, #8
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}

080027a6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80027a6:	b580      	push	{r7, lr}
 80027a8:	b084      	sub	sp, #16
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
 80027ae:	4608      	mov	r0, r1
 80027b0:	4611      	mov	r1, r2
 80027b2:	461a      	mov	r2, r3
 80027b4:	4603      	mov	r3, r0
 80027b6:	70fb      	strb	r3, [r7, #3]
 80027b8:	460b      	mov	r3, r1
 80027ba:	803b      	strh	r3, [r7, #0]
 80027bc:	4613      	mov	r3, r2
 80027be:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80027c0:	2300      	movs	r3, #0
 80027c2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80027c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	da0f      	bge.n	80027ec <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80027cc:	78fb      	ldrb	r3, [r7, #3]
 80027ce:	f003 020f 	and.w	r2, r3, #15
 80027d2:	4613      	mov	r3, r2
 80027d4:	00db      	lsls	r3, r3, #3
 80027d6:	4413      	add	r3, r2
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	3310      	adds	r3, #16
 80027dc:	687a      	ldr	r2, [r7, #4]
 80027de:	4413      	add	r3, r2
 80027e0:	3304      	adds	r3, #4
 80027e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	2201      	movs	r2, #1
 80027e8:	705a      	strb	r2, [r3, #1]
 80027ea:	e00f      	b.n	800280c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80027ec:	78fb      	ldrb	r3, [r7, #3]
 80027ee:	f003 020f 	and.w	r2, r3, #15
 80027f2:	4613      	mov	r3, r2
 80027f4:	00db      	lsls	r3, r3, #3
 80027f6:	4413      	add	r3, r2
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80027fe:	687a      	ldr	r2, [r7, #4]
 8002800:	4413      	add	r3, r2
 8002802:	3304      	adds	r3, #4
 8002804:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2200      	movs	r2, #0
 800280a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800280c:	78fb      	ldrb	r3, [r7, #3]
 800280e:	f003 030f 	and.w	r3, r3, #15
 8002812:	b2da      	uxtb	r2, r3
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002818:	883b      	ldrh	r3, [r7, #0]
 800281a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	78ba      	ldrb	r2, [r7, #2]
 8002826:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	785b      	ldrb	r3, [r3, #1]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d004      	beq.n	800283a <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	461a      	mov	r2, r3
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800283a:	78bb      	ldrb	r3, [r7, #2]
 800283c:	2b02      	cmp	r3, #2
 800283e:	d102      	bne.n	8002846 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2200      	movs	r2, #0
 8002844:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800284c:	2b01      	cmp	r3, #1
 800284e:	d101      	bne.n	8002854 <HAL_PCD_EP_Open+0xae>
 8002850:	2302      	movs	r3, #2
 8002852:	e00e      	b.n	8002872 <HAL_PCD_EP_Open+0xcc>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2201      	movs	r2, #1
 8002858:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	68f9      	ldr	r1, [r7, #12]
 8002862:	4618      	mov	r0, r3
 8002864:	f001 fc2c 	bl	80040c0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2200      	movs	r2, #0
 800286c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002870:	7afb      	ldrb	r3, [r7, #11]
}
 8002872:	4618      	mov	r0, r3
 8002874:	3710      	adds	r7, #16
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}

0800287a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800287a:	b580      	push	{r7, lr}
 800287c:	b084      	sub	sp, #16
 800287e:	af00      	add	r7, sp, #0
 8002880:	6078      	str	r0, [r7, #4]
 8002882:	460b      	mov	r3, r1
 8002884:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002886:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800288a:	2b00      	cmp	r3, #0
 800288c:	da0f      	bge.n	80028ae <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800288e:	78fb      	ldrb	r3, [r7, #3]
 8002890:	f003 020f 	and.w	r2, r3, #15
 8002894:	4613      	mov	r3, r2
 8002896:	00db      	lsls	r3, r3, #3
 8002898:	4413      	add	r3, r2
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	3310      	adds	r3, #16
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	4413      	add	r3, r2
 80028a2:	3304      	adds	r3, #4
 80028a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2201      	movs	r2, #1
 80028aa:	705a      	strb	r2, [r3, #1]
 80028ac:	e00f      	b.n	80028ce <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80028ae:	78fb      	ldrb	r3, [r7, #3]
 80028b0:	f003 020f 	and.w	r2, r3, #15
 80028b4:	4613      	mov	r3, r2
 80028b6:	00db      	lsls	r3, r3, #3
 80028b8:	4413      	add	r3, r2
 80028ba:	009b      	lsls	r3, r3, #2
 80028bc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80028c0:	687a      	ldr	r2, [r7, #4]
 80028c2:	4413      	add	r3, r2
 80028c4:	3304      	adds	r3, #4
 80028c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2200      	movs	r2, #0
 80028cc:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80028ce:	78fb      	ldrb	r3, [r7, #3]
 80028d0:	f003 030f 	and.w	r3, r3, #15
 80028d4:	b2da      	uxtb	r2, r3
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d101      	bne.n	80028e8 <HAL_PCD_EP_Close+0x6e>
 80028e4:	2302      	movs	r3, #2
 80028e6:	e00e      	b.n	8002906 <HAL_PCD_EP_Close+0x8c>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2201      	movs	r2, #1
 80028ec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	68f9      	ldr	r1, [r7, #12]
 80028f6:	4618      	mov	r0, r3
 80028f8:	f001 fc6a 	bl	80041d0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002904:	2300      	movs	r3, #0
}
 8002906:	4618      	mov	r0, r3
 8002908:	3710      	adds	r7, #16
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}

0800290e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800290e:	b580      	push	{r7, lr}
 8002910:	b086      	sub	sp, #24
 8002912:	af00      	add	r7, sp, #0
 8002914:	60f8      	str	r0, [r7, #12]
 8002916:	607a      	str	r2, [r7, #4]
 8002918:	603b      	str	r3, [r7, #0]
 800291a:	460b      	mov	r3, r1
 800291c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800291e:	7afb      	ldrb	r3, [r7, #11]
 8002920:	f003 020f 	and.w	r2, r3, #15
 8002924:	4613      	mov	r3, r2
 8002926:	00db      	lsls	r3, r3, #3
 8002928:	4413      	add	r3, r2
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002930:	68fa      	ldr	r2, [r7, #12]
 8002932:	4413      	add	r3, r2
 8002934:	3304      	adds	r3, #4
 8002936:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	683a      	ldr	r2, [r7, #0]
 8002942:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	2200      	movs	r2, #0
 8002948:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	2200      	movs	r2, #0
 800294e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002950:	7afb      	ldrb	r3, [r7, #11]
 8002952:	f003 030f 	and.w	r3, r3, #15
 8002956:	b2da      	uxtb	r2, r3
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	799b      	ldrb	r3, [r3, #6]
 8002960:	2b01      	cmp	r3, #1
 8002962:	d102      	bne.n	800296a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002964:	687a      	ldr	r2, [r7, #4]
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	6818      	ldr	r0, [r3, #0]
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	799b      	ldrb	r3, [r3, #6]
 8002972:	461a      	mov	r2, r3
 8002974:	6979      	ldr	r1, [r7, #20]
 8002976:	f001 fd07 	bl	8004388 <USB_EPStartXfer>

  return HAL_OK;
 800297a:	2300      	movs	r3, #0
}
 800297c:	4618      	mov	r0, r3
 800297e:	3718      	adds	r7, #24
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}

08002984 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	460b      	mov	r3, r1
 800298e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002990:	78fb      	ldrb	r3, [r7, #3]
 8002992:	f003 020f 	and.w	r2, r3, #15
 8002996:	6879      	ldr	r1, [r7, #4]
 8002998:	4613      	mov	r3, r2
 800299a:	00db      	lsls	r3, r3, #3
 800299c:	4413      	add	r3, r2
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	440b      	add	r3, r1
 80029a2:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80029a6:	681b      	ldr	r3, [r3, #0]
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr

080029b4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b086      	sub	sp, #24
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	60f8      	str	r0, [r7, #12]
 80029bc:	607a      	str	r2, [r7, #4]
 80029be:	603b      	str	r3, [r7, #0]
 80029c0:	460b      	mov	r3, r1
 80029c2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80029c4:	7afb      	ldrb	r3, [r7, #11]
 80029c6:	f003 020f 	and.w	r2, r3, #15
 80029ca:	4613      	mov	r3, r2
 80029cc:	00db      	lsls	r3, r3, #3
 80029ce:	4413      	add	r3, r2
 80029d0:	009b      	lsls	r3, r3, #2
 80029d2:	3310      	adds	r3, #16
 80029d4:	68fa      	ldr	r2, [r7, #12]
 80029d6:	4413      	add	r3, r2
 80029d8:	3304      	adds	r3, #4
 80029da:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	683a      	ldr	r2, [r7, #0]
 80029e6:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	2200      	movs	r2, #0
 80029ec:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	2201      	movs	r2, #1
 80029f2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80029f4:	7afb      	ldrb	r3, [r7, #11]
 80029f6:	f003 030f 	and.w	r3, r3, #15
 80029fa:	b2da      	uxtb	r2, r3
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	799b      	ldrb	r3, [r3, #6]
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d102      	bne.n	8002a0e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6818      	ldr	r0, [r3, #0]
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	799b      	ldrb	r3, [r3, #6]
 8002a16:	461a      	mov	r2, r3
 8002a18:	6979      	ldr	r1, [r7, #20]
 8002a1a:	f001 fcb5 	bl	8004388 <USB_EPStartXfer>

  return HAL_OK;
 8002a1e:	2300      	movs	r3, #0
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	3718      	adds	r7, #24
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}

08002a28 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	460b      	mov	r3, r1
 8002a32:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002a34:	78fb      	ldrb	r3, [r7, #3]
 8002a36:	f003 030f 	and.w	r3, r3, #15
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	7912      	ldrb	r2, [r2, #4]
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d901      	bls.n	8002a46 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e04f      	b.n	8002ae6 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002a46:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	da0f      	bge.n	8002a6e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002a4e:	78fb      	ldrb	r3, [r7, #3]
 8002a50:	f003 020f 	and.w	r2, r3, #15
 8002a54:	4613      	mov	r3, r2
 8002a56:	00db      	lsls	r3, r3, #3
 8002a58:	4413      	add	r3, r2
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	3310      	adds	r3, #16
 8002a5e:	687a      	ldr	r2, [r7, #4]
 8002a60:	4413      	add	r3, r2
 8002a62:	3304      	adds	r3, #4
 8002a64:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2201      	movs	r2, #1
 8002a6a:	705a      	strb	r2, [r3, #1]
 8002a6c:	e00d      	b.n	8002a8a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002a6e:	78fa      	ldrb	r2, [r7, #3]
 8002a70:	4613      	mov	r3, r2
 8002a72:	00db      	lsls	r3, r3, #3
 8002a74:	4413      	add	r3, r2
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	4413      	add	r3, r2
 8002a80:	3304      	adds	r3, #4
 8002a82:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2200      	movs	r2, #0
 8002a88:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002a90:	78fb      	ldrb	r3, [r7, #3]
 8002a92:	f003 030f 	and.w	r3, r3, #15
 8002a96:	b2da      	uxtb	r2, r3
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d101      	bne.n	8002aaa <HAL_PCD_EP_SetStall+0x82>
 8002aa6:	2302      	movs	r3, #2
 8002aa8:	e01d      	b.n	8002ae6 <HAL_PCD_EP_SetStall+0xbe>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2201      	movs	r2, #1
 8002aae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	68f9      	ldr	r1, [r7, #12]
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f002 f843 	bl	8004b44 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002abe:	78fb      	ldrb	r3, [r7, #3]
 8002ac0:	f003 030f 	and.w	r3, r3, #15
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d109      	bne.n	8002adc <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6818      	ldr	r0, [r3, #0]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	7999      	ldrb	r1, [r3, #6]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	f002 fa34 	bl	8004f44 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002ae4:	2300      	movs	r3, #0
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3710      	adds	r7, #16
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}

08002aee <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002aee:	b580      	push	{r7, lr}
 8002af0:	b084      	sub	sp, #16
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	6078      	str	r0, [r7, #4]
 8002af6:	460b      	mov	r3, r1
 8002af8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002afa:	78fb      	ldrb	r3, [r7, #3]
 8002afc:	f003 030f 	and.w	r3, r3, #15
 8002b00:	687a      	ldr	r2, [r7, #4]
 8002b02:	7912      	ldrb	r2, [r2, #4]
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d901      	bls.n	8002b0c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e042      	b.n	8002b92 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002b0c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	da0f      	bge.n	8002b34 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002b14:	78fb      	ldrb	r3, [r7, #3]
 8002b16:	f003 020f 	and.w	r2, r3, #15
 8002b1a:	4613      	mov	r3, r2
 8002b1c:	00db      	lsls	r3, r3, #3
 8002b1e:	4413      	add	r3, r2
 8002b20:	009b      	lsls	r3, r3, #2
 8002b22:	3310      	adds	r3, #16
 8002b24:	687a      	ldr	r2, [r7, #4]
 8002b26:	4413      	add	r3, r2
 8002b28:	3304      	adds	r3, #4
 8002b2a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	705a      	strb	r2, [r3, #1]
 8002b32:	e00f      	b.n	8002b54 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002b34:	78fb      	ldrb	r3, [r7, #3]
 8002b36:	f003 020f 	and.w	r2, r3, #15
 8002b3a:	4613      	mov	r3, r2
 8002b3c:	00db      	lsls	r3, r3, #3
 8002b3e:	4413      	add	r3, r2
 8002b40:	009b      	lsls	r3, r3, #2
 8002b42:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002b46:	687a      	ldr	r2, [r7, #4]
 8002b48:	4413      	add	r3, r2
 8002b4a:	3304      	adds	r3, #4
 8002b4c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2200      	movs	r2, #0
 8002b52:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2200      	movs	r2, #0
 8002b58:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002b5a:	78fb      	ldrb	r3, [r7, #3]
 8002b5c:	f003 030f 	and.w	r3, r3, #15
 8002b60:	b2da      	uxtb	r2, r3
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d101      	bne.n	8002b74 <HAL_PCD_EP_ClrStall+0x86>
 8002b70:	2302      	movs	r3, #2
 8002b72:	e00e      	b.n	8002b92 <HAL_PCD_EP_ClrStall+0xa4>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2201      	movs	r2, #1
 8002b78:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	68f9      	ldr	r1, [r7, #12]
 8002b82:	4618      	mov	r0, r3
 8002b84:	f002 f84c 	bl	8004c20 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3710      	adds	r7, #16
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}

08002b9a <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002b9a:	b580      	push	{r7, lr}
 8002b9c:	b084      	sub	sp, #16
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	6078      	str	r0, [r7, #4]
 8002ba2:	460b      	mov	r3, r1
 8002ba4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002ba6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	da0c      	bge.n	8002bc8 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002bae:	78fb      	ldrb	r3, [r7, #3]
 8002bb0:	f003 020f 	and.w	r2, r3, #15
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	00db      	lsls	r3, r3, #3
 8002bb8:	4413      	add	r3, r2
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	3310      	adds	r3, #16
 8002bbe:	687a      	ldr	r2, [r7, #4]
 8002bc0:	4413      	add	r3, r2
 8002bc2:	3304      	adds	r3, #4
 8002bc4:	60fb      	str	r3, [r7, #12]
 8002bc6:	e00c      	b.n	8002be2 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002bc8:	78fb      	ldrb	r3, [r7, #3]
 8002bca:	f003 020f 	and.w	r2, r3, #15
 8002bce:	4613      	mov	r3, r2
 8002bd0:	00db      	lsls	r3, r3, #3
 8002bd2:	4413      	add	r3, r2
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	4413      	add	r3, r2
 8002bde:	3304      	adds	r3, #4
 8002be0:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	68f9      	ldr	r1, [r7, #12]
 8002be8:	4618      	mov	r0, r3
 8002bea:	f001 fe6b 	bl	80048c4 <USB_EPStopXfer>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002bf2:	7afb      	ldrb	r3, [r7, #11]
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3710      	adds	r7, #16
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}

08002bfc <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b08a      	sub	sp, #40	@ 0x28
 8002c00:	af02      	add	r7, sp, #8
 8002c02:	6078      	str	r0, [r7, #4]
 8002c04:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002c10:	683a      	ldr	r2, [r7, #0]
 8002c12:	4613      	mov	r3, r2
 8002c14:	00db      	lsls	r3, r3, #3
 8002c16:	4413      	add	r3, r2
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	3310      	adds	r3, #16
 8002c1c:	687a      	ldr	r2, [r7, #4]
 8002c1e:	4413      	add	r3, r2
 8002c20:	3304      	adds	r3, #4
 8002c22:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	695a      	ldr	r2, [r3, #20]
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	691b      	ldr	r3, [r3, #16]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d901      	bls.n	8002c34 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e06b      	b.n	8002d0c <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	691a      	ldr	r2, [r3, #16]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	695b      	ldr	r3, [r3, #20]
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	69fa      	ldr	r2, [r7, #28]
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d902      	bls.n	8002c50 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	3303      	adds	r3, #3
 8002c54:	089b      	lsrs	r3, r3, #2
 8002c56:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002c58:	e02a      	b.n	8002cb0 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	691a      	ldr	r2, [r3, #16]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	695b      	ldr	r3, [r3, #20]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	69fa      	ldr	r2, [r7, #28]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d902      	bls.n	8002c76 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	3303      	adds	r3, #3
 8002c7a:	089b      	lsrs	r3, r3, #2
 8002c7c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	68d9      	ldr	r1, [r3, #12]
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	b2da      	uxtb	r2, r3
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002c8e:	9300      	str	r3, [sp, #0]
 8002c90:	4603      	mov	r3, r0
 8002c92:	6978      	ldr	r0, [r7, #20]
 8002c94:	f001 fec0 	bl	8004a18 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	68da      	ldr	r2, [r3, #12]
 8002c9c:	69fb      	ldr	r3, [r7, #28]
 8002c9e:	441a      	add	r2, r3
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	695a      	ldr	r2, [r3, #20]
 8002ca8:	69fb      	ldr	r3, [r7, #28]
 8002caa:	441a      	add	r2, r3
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	015a      	lsls	r2, r3, #5
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	4413      	add	r3, r2
 8002cb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002cbc:	699b      	ldr	r3, [r3, #24]
 8002cbe:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002cc0:	69ba      	ldr	r2, [r7, #24]
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d809      	bhi.n	8002cda <PCD_WriteEmptyTxFifo+0xde>
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	695a      	ldr	r2, [r3, #20]
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d203      	bcs.n	8002cda <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	691b      	ldr	r3, [r3, #16]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d1bf      	bne.n	8002c5a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	691a      	ldr	r2, [r3, #16]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	695b      	ldr	r3, [r3, #20]
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d811      	bhi.n	8002d0a <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	f003 030f 	and.w	r3, r3, #15
 8002cec:	2201      	movs	r2, #1
 8002cee:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf2:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002cfa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	43db      	mvns	r3, r3
 8002d00:	6939      	ldr	r1, [r7, #16]
 8002d02:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002d06:	4013      	ands	r3, r2
 8002d08:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002d0a:	2300      	movs	r3, #0
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3720      	adds	r7, #32
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b088      	sub	sp, #32
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
 8002d1c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d24:	69fb      	ldr	r3, [r7, #28]
 8002d26:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002d28:	69fb      	ldr	r3, [r7, #28]
 8002d2a:	333c      	adds	r3, #60	@ 0x3c
 8002d2c:	3304      	adds	r3, #4
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	015a      	lsls	r2, r3, #5
 8002d36:	69bb      	ldr	r3, [r7, #24]
 8002d38:	4413      	add	r3, r2
 8002d3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	799b      	ldrb	r3, [r3, #6]
 8002d46:	2b01      	cmp	r3, #1
 8002d48:	d17b      	bne.n	8002e42 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	f003 0308 	and.w	r3, r3, #8
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d015      	beq.n	8002d80 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	4a61      	ldr	r2, [pc, #388]	@ (8002edc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	f240 80b9 	bls.w	8002ed0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	f000 80b3 	beq.w	8002ed0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	015a      	lsls	r2, r3, #5
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	4413      	add	r3, r2
 8002d72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d76:	461a      	mov	r2, r3
 8002d78:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d7c:	6093      	str	r3, [r2, #8]
 8002d7e:	e0a7      	b.n	8002ed0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	f003 0320 	and.w	r3, r3, #32
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d009      	beq.n	8002d9e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	015a      	lsls	r2, r3, #5
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	4413      	add	r3, r2
 8002d92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d96:	461a      	mov	r2, r3
 8002d98:	2320      	movs	r3, #32
 8002d9a:	6093      	str	r3, [r2, #8]
 8002d9c:	e098      	b.n	8002ed0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	f040 8093 	bne.w	8002ed0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	4a4b      	ldr	r2, [pc, #300]	@ (8002edc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d90f      	bls.n	8002dd2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d00a      	beq.n	8002dd2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	015a      	lsls	r2, r3, #5
 8002dc0:	69bb      	ldr	r3, [r7, #24]
 8002dc2:	4413      	add	r3, r2
 8002dc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002dc8:	461a      	mov	r2, r3
 8002dca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002dce:	6093      	str	r3, [r2, #8]
 8002dd0:	e07e      	b.n	8002ed0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002dd2:	683a      	ldr	r2, [r7, #0]
 8002dd4:	4613      	mov	r3, r2
 8002dd6:	00db      	lsls	r3, r3, #3
 8002dd8:	4413      	add	r3, r2
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	4413      	add	r3, r2
 8002de4:	3304      	adds	r3, #4
 8002de6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	6a1a      	ldr	r2, [r3, #32]
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	0159      	lsls	r1, r3, #5
 8002df0:	69bb      	ldr	r3, [r7, #24]
 8002df2:	440b      	add	r3, r1
 8002df4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002df8:	691b      	ldr	r3, [r3, #16]
 8002dfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dfe:	1ad2      	subs	r2, r2, r3
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d114      	bne.n	8002e34 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	691b      	ldr	r3, [r3, #16]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d109      	bne.n	8002e26 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6818      	ldr	r0, [r3, #0]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	2101      	movs	r1, #1
 8002e20:	f002 f890 	bl	8004f44 <USB_EP0_OutStart>
 8002e24:	e006      	b.n	8002e34 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	68da      	ldr	r2, [r3, #12]
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	441a      	add	r2, r3
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	4619      	mov	r1, r3
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f005 fd88 	bl	8008950 <HAL_PCD_DataOutStageCallback>
 8002e40:	e046      	b.n	8002ed0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	4a26      	ldr	r2, [pc, #152]	@ (8002ee0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d124      	bne.n	8002e94 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d00a      	beq.n	8002e6a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	015a      	lsls	r2, r3, #5
 8002e58:	69bb      	ldr	r3, [r7, #24]
 8002e5a:	4413      	add	r3, r2
 8002e5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e60:	461a      	mov	r2, r3
 8002e62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e66:	6093      	str	r3, [r2, #8]
 8002e68:	e032      	b.n	8002ed0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	f003 0320 	and.w	r3, r3, #32
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d008      	beq.n	8002e86 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	015a      	lsls	r2, r3, #5
 8002e78:	69bb      	ldr	r3, [r7, #24]
 8002e7a:	4413      	add	r3, r2
 8002e7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e80:	461a      	mov	r2, r3
 8002e82:	2320      	movs	r3, #32
 8002e84:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	6878      	ldr	r0, [r7, #4]
 8002e8e:	f005 fd5f 	bl	8008950 <HAL_PCD_DataOutStageCallback>
 8002e92:	e01d      	b.n	8002ed0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d114      	bne.n	8002ec4 <PCD_EP_OutXfrComplete_int+0x1b0>
 8002e9a:	6879      	ldr	r1, [r7, #4]
 8002e9c:	683a      	ldr	r2, [r7, #0]
 8002e9e:	4613      	mov	r3, r2
 8002ea0:	00db      	lsls	r3, r3, #3
 8002ea2:	4413      	add	r3, r2
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	440b      	add	r3, r1
 8002ea8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d108      	bne.n	8002ec4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6818      	ldr	r0, [r3, #0]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	2100      	movs	r1, #0
 8002ec0:	f002 f840 	bl	8004f44 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	4619      	mov	r1, r3
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f005 fd40 	bl	8008950 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3720      	adds	r7, #32
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	4f54300a 	.word	0x4f54300a
 8002ee0:	4f54310a 	.word	0x4f54310a

08002ee4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b086      	sub	sp, #24
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
 8002eec:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	333c      	adds	r3, #60	@ 0x3c
 8002efc:	3304      	adds	r3, #4
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	015a      	lsls	r2, r3, #5
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	4413      	add	r3, r2
 8002f0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	4a15      	ldr	r2, [pc, #84]	@ (8002f6c <PCD_EP_OutSetupPacket_int+0x88>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d90e      	bls.n	8002f38 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d009      	beq.n	8002f38 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	015a      	lsls	r2, r3, #5
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	4413      	add	r3, r2
 8002f2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f30:	461a      	mov	r2, r3
 8002f32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002f36:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002f38:	6878      	ldr	r0, [r7, #4]
 8002f3a:	f005 fcf7 	bl	800892c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	4a0a      	ldr	r2, [pc, #40]	@ (8002f6c <PCD_EP_OutSetupPacket_int+0x88>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d90c      	bls.n	8002f60 <PCD_EP_OutSetupPacket_int+0x7c>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	799b      	ldrb	r3, [r3, #6]
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d108      	bne.n	8002f60 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6818      	ldr	r0, [r3, #0]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002f58:	461a      	mov	r2, r3
 8002f5a:	2101      	movs	r1, #1
 8002f5c:	f001 fff2 	bl	8004f44 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002f60:	2300      	movs	r3, #0
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3718      	adds	r7, #24
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	4f54300a 	.word	0x4f54300a

08002f70 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b085      	sub	sp, #20
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
 8002f78:	460b      	mov	r3, r1
 8002f7a:	70fb      	strb	r3, [r7, #3]
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f86:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002f88:	78fb      	ldrb	r3, [r7, #3]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d107      	bne.n	8002f9e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002f8e:	883b      	ldrh	r3, [r7, #0]
 8002f90:	0419      	lsls	r1, r3, #16
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	68ba      	ldr	r2, [r7, #8]
 8002f98:	430a      	orrs	r2, r1
 8002f9a:	629a      	str	r2, [r3, #40]	@ 0x28
 8002f9c:	e028      	b.n	8002ff0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fa4:	0c1b      	lsrs	r3, r3, #16
 8002fa6:	68ba      	ldr	r2, [r7, #8]
 8002fa8:	4413      	add	r3, r2
 8002faa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002fac:	2300      	movs	r3, #0
 8002fae:	73fb      	strb	r3, [r7, #15]
 8002fb0:	e00d      	b.n	8002fce <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	7bfb      	ldrb	r3, [r7, #15]
 8002fb8:	3340      	adds	r3, #64	@ 0x40
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	4413      	add	r3, r2
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	0c1b      	lsrs	r3, r3, #16
 8002fc2:	68ba      	ldr	r2, [r7, #8]
 8002fc4:	4413      	add	r3, r2
 8002fc6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002fc8:	7bfb      	ldrb	r3, [r7, #15]
 8002fca:	3301      	adds	r3, #1
 8002fcc:	73fb      	strb	r3, [r7, #15]
 8002fce:	7bfa      	ldrb	r2, [r7, #15]
 8002fd0:	78fb      	ldrb	r3, [r7, #3]
 8002fd2:	3b01      	subs	r3, #1
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	d3ec      	bcc.n	8002fb2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002fd8:	883b      	ldrh	r3, [r7, #0]
 8002fda:	0418      	lsls	r0, r3, #16
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6819      	ldr	r1, [r3, #0]
 8002fe0:	78fb      	ldrb	r3, [r7, #3]
 8002fe2:	3b01      	subs	r3, #1
 8002fe4:	68ba      	ldr	r2, [r7, #8]
 8002fe6:	4302      	orrs	r2, r0
 8002fe8:	3340      	adds	r3, #64	@ 0x40
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	440b      	add	r3, r1
 8002fee:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002ff0:	2300      	movs	r3, #0
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3714      	adds	r7, #20
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr

08002ffe <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002ffe:	b480      	push	{r7}
 8003000:	b083      	sub	sp, #12
 8003002:	af00      	add	r7, sp, #0
 8003004:	6078      	str	r0, [r7, #4]
 8003006:	460b      	mov	r3, r1
 8003008:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	887a      	ldrh	r2, [r7, #2]
 8003010:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003012:	2300      	movs	r3, #0
}
 8003014:	4618      	mov	r0, r3
 8003016:	370c      	adds	r7, #12
 8003018:	46bd      	mov	sp, r7
 800301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301e:	4770      	bx	lr

08003020 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003020:	b480      	push	{r7}
 8003022:	b083      	sub	sp, #12
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
 8003028:	460b      	mov	r3, r1
 800302a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800302c:	bf00      	nop
 800302e:	370c      	adds	r7, #12
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr

08003038 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b086      	sub	sp, #24
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d101      	bne.n	800304a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e267      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 0301 	and.w	r3, r3, #1
 8003052:	2b00      	cmp	r3, #0
 8003054:	d075      	beq.n	8003142 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003056:	4b88      	ldr	r3, [pc, #544]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	f003 030c 	and.w	r3, r3, #12
 800305e:	2b04      	cmp	r3, #4
 8003060:	d00c      	beq.n	800307c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003062:	4b85      	ldr	r3, [pc, #532]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800306a:	2b08      	cmp	r3, #8
 800306c:	d112      	bne.n	8003094 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800306e:	4b82      	ldr	r3, [pc, #520]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003076:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800307a:	d10b      	bne.n	8003094 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800307c:	4b7e      	ldr	r3, [pc, #504]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d05b      	beq.n	8003140 <HAL_RCC_OscConfig+0x108>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d157      	bne.n	8003140 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e242      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800309c:	d106      	bne.n	80030ac <HAL_RCC_OscConfig+0x74>
 800309e:	4b76      	ldr	r3, [pc, #472]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a75      	ldr	r2, [pc, #468]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 80030a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030a8:	6013      	str	r3, [r2, #0]
 80030aa:	e01d      	b.n	80030e8 <HAL_RCC_OscConfig+0xb0>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80030b4:	d10c      	bne.n	80030d0 <HAL_RCC_OscConfig+0x98>
 80030b6:	4b70      	ldr	r3, [pc, #448]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a6f      	ldr	r2, [pc, #444]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 80030bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80030c0:	6013      	str	r3, [r2, #0]
 80030c2:	4b6d      	ldr	r3, [pc, #436]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a6c      	ldr	r2, [pc, #432]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 80030c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030cc:	6013      	str	r3, [r2, #0]
 80030ce:	e00b      	b.n	80030e8 <HAL_RCC_OscConfig+0xb0>
 80030d0:	4b69      	ldr	r3, [pc, #420]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a68      	ldr	r2, [pc, #416]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 80030d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030da:	6013      	str	r3, [r2, #0]
 80030dc:	4b66      	ldr	r3, [pc, #408]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a65      	ldr	r2, [pc, #404]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 80030e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80030e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d013      	beq.n	8003118 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030f0:	f7fd feba 	bl	8000e68 <HAL_GetTick>
 80030f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030f6:	e008      	b.n	800310a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030f8:	f7fd feb6 	bl	8000e68 <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	2b64      	cmp	r3, #100	@ 0x64
 8003104:	d901      	bls.n	800310a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003106:	2303      	movs	r3, #3
 8003108:	e207      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800310a:	4b5b      	ldr	r3, [pc, #364]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d0f0      	beq.n	80030f8 <HAL_RCC_OscConfig+0xc0>
 8003116:	e014      	b.n	8003142 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003118:	f7fd fea6 	bl	8000e68 <HAL_GetTick>
 800311c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800311e:	e008      	b.n	8003132 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003120:	f7fd fea2 	bl	8000e68 <HAL_GetTick>
 8003124:	4602      	mov	r2, r0
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	2b64      	cmp	r3, #100	@ 0x64
 800312c:	d901      	bls.n	8003132 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800312e:	2303      	movs	r3, #3
 8003130:	e1f3      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003132:	4b51      	ldr	r3, [pc, #324]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800313a:	2b00      	cmp	r3, #0
 800313c:	d1f0      	bne.n	8003120 <HAL_RCC_OscConfig+0xe8>
 800313e:	e000      	b.n	8003142 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003140:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0302 	and.w	r3, r3, #2
 800314a:	2b00      	cmp	r3, #0
 800314c:	d063      	beq.n	8003216 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800314e:	4b4a      	ldr	r3, [pc, #296]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	f003 030c 	and.w	r3, r3, #12
 8003156:	2b00      	cmp	r3, #0
 8003158:	d00b      	beq.n	8003172 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800315a:	4b47      	ldr	r3, [pc, #284]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003162:	2b08      	cmp	r3, #8
 8003164:	d11c      	bne.n	80031a0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003166:	4b44      	ldr	r3, [pc, #272]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800316e:	2b00      	cmp	r3, #0
 8003170:	d116      	bne.n	80031a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003172:	4b41      	ldr	r3, [pc, #260]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 0302 	and.w	r3, r3, #2
 800317a:	2b00      	cmp	r3, #0
 800317c:	d005      	beq.n	800318a <HAL_RCC_OscConfig+0x152>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	68db      	ldr	r3, [r3, #12]
 8003182:	2b01      	cmp	r3, #1
 8003184:	d001      	beq.n	800318a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e1c7      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800318a:	4b3b      	ldr	r3, [pc, #236]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	691b      	ldr	r3, [r3, #16]
 8003196:	00db      	lsls	r3, r3, #3
 8003198:	4937      	ldr	r1, [pc, #220]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 800319a:	4313      	orrs	r3, r2
 800319c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800319e:	e03a      	b.n	8003216 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	68db      	ldr	r3, [r3, #12]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d020      	beq.n	80031ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031a8:	4b34      	ldr	r3, [pc, #208]	@ (800327c <HAL_RCC_OscConfig+0x244>)
 80031aa:	2201      	movs	r2, #1
 80031ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ae:	f7fd fe5b 	bl	8000e68 <HAL_GetTick>
 80031b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031b4:	e008      	b.n	80031c8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031b6:	f7fd fe57 	bl	8000e68 <HAL_GetTick>
 80031ba:	4602      	mov	r2, r0
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	1ad3      	subs	r3, r2, r3
 80031c0:	2b02      	cmp	r3, #2
 80031c2:	d901      	bls.n	80031c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80031c4:	2303      	movs	r3, #3
 80031c6:	e1a8      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031c8:	4b2b      	ldr	r3, [pc, #172]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0302 	and.w	r3, r3, #2
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d0f0      	beq.n	80031b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031d4:	4b28      	ldr	r3, [pc, #160]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	691b      	ldr	r3, [r3, #16]
 80031e0:	00db      	lsls	r3, r3, #3
 80031e2:	4925      	ldr	r1, [pc, #148]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 80031e4:	4313      	orrs	r3, r2
 80031e6:	600b      	str	r3, [r1, #0]
 80031e8:	e015      	b.n	8003216 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031ea:	4b24      	ldr	r3, [pc, #144]	@ (800327c <HAL_RCC_OscConfig+0x244>)
 80031ec:	2200      	movs	r2, #0
 80031ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031f0:	f7fd fe3a 	bl	8000e68 <HAL_GetTick>
 80031f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031f6:	e008      	b.n	800320a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031f8:	f7fd fe36 	bl	8000e68 <HAL_GetTick>
 80031fc:	4602      	mov	r2, r0
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	2b02      	cmp	r3, #2
 8003204:	d901      	bls.n	800320a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003206:	2303      	movs	r3, #3
 8003208:	e187      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800320a:	4b1b      	ldr	r3, [pc, #108]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 0302 	and.w	r3, r3, #2
 8003212:	2b00      	cmp	r3, #0
 8003214:	d1f0      	bne.n	80031f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 0308 	and.w	r3, r3, #8
 800321e:	2b00      	cmp	r3, #0
 8003220:	d036      	beq.n	8003290 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	695b      	ldr	r3, [r3, #20]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d016      	beq.n	8003258 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800322a:	4b15      	ldr	r3, [pc, #84]	@ (8003280 <HAL_RCC_OscConfig+0x248>)
 800322c:	2201      	movs	r2, #1
 800322e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003230:	f7fd fe1a 	bl	8000e68 <HAL_GetTick>
 8003234:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003236:	e008      	b.n	800324a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003238:	f7fd fe16 	bl	8000e68 <HAL_GetTick>
 800323c:	4602      	mov	r2, r0
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	2b02      	cmp	r3, #2
 8003244:	d901      	bls.n	800324a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003246:	2303      	movs	r3, #3
 8003248:	e167      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800324a:	4b0b      	ldr	r3, [pc, #44]	@ (8003278 <HAL_RCC_OscConfig+0x240>)
 800324c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800324e:	f003 0302 	and.w	r3, r3, #2
 8003252:	2b00      	cmp	r3, #0
 8003254:	d0f0      	beq.n	8003238 <HAL_RCC_OscConfig+0x200>
 8003256:	e01b      	b.n	8003290 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003258:	4b09      	ldr	r3, [pc, #36]	@ (8003280 <HAL_RCC_OscConfig+0x248>)
 800325a:	2200      	movs	r2, #0
 800325c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800325e:	f7fd fe03 	bl	8000e68 <HAL_GetTick>
 8003262:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003264:	e00e      	b.n	8003284 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003266:	f7fd fdff 	bl	8000e68 <HAL_GetTick>
 800326a:	4602      	mov	r2, r0
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	2b02      	cmp	r3, #2
 8003272:	d907      	bls.n	8003284 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003274:	2303      	movs	r3, #3
 8003276:	e150      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
 8003278:	40023800 	.word	0x40023800
 800327c:	42470000 	.word	0x42470000
 8003280:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003284:	4b88      	ldr	r3, [pc, #544]	@ (80034a8 <HAL_RCC_OscConfig+0x470>)
 8003286:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003288:	f003 0302 	and.w	r3, r3, #2
 800328c:	2b00      	cmp	r3, #0
 800328e:	d1ea      	bne.n	8003266 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 0304 	and.w	r3, r3, #4
 8003298:	2b00      	cmp	r3, #0
 800329a:	f000 8097 	beq.w	80033cc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800329e:	2300      	movs	r3, #0
 80032a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032a2:	4b81      	ldr	r3, [pc, #516]	@ (80034a8 <HAL_RCC_OscConfig+0x470>)
 80032a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d10f      	bne.n	80032ce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032ae:	2300      	movs	r3, #0
 80032b0:	60bb      	str	r3, [r7, #8]
 80032b2:	4b7d      	ldr	r3, [pc, #500]	@ (80034a8 <HAL_RCC_OscConfig+0x470>)
 80032b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b6:	4a7c      	ldr	r2, [pc, #496]	@ (80034a8 <HAL_RCC_OscConfig+0x470>)
 80032b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80032be:	4b7a      	ldr	r3, [pc, #488]	@ (80034a8 <HAL_RCC_OscConfig+0x470>)
 80032c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032c6:	60bb      	str	r3, [r7, #8]
 80032c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032ca:	2301      	movs	r3, #1
 80032cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032ce:	4b77      	ldr	r3, [pc, #476]	@ (80034ac <HAL_RCC_OscConfig+0x474>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d118      	bne.n	800330c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032da:	4b74      	ldr	r3, [pc, #464]	@ (80034ac <HAL_RCC_OscConfig+0x474>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a73      	ldr	r2, [pc, #460]	@ (80034ac <HAL_RCC_OscConfig+0x474>)
 80032e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032e6:	f7fd fdbf 	bl	8000e68 <HAL_GetTick>
 80032ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032ec:	e008      	b.n	8003300 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032ee:	f7fd fdbb 	bl	8000e68 <HAL_GetTick>
 80032f2:	4602      	mov	r2, r0
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	1ad3      	subs	r3, r2, r3
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	d901      	bls.n	8003300 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80032fc:	2303      	movs	r3, #3
 80032fe:	e10c      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003300:	4b6a      	ldr	r3, [pc, #424]	@ (80034ac <HAL_RCC_OscConfig+0x474>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003308:	2b00      	cmp	r3, #0
 800330a:	d0f0      	beq.n	80032ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	2b01      	cmp	r3, #1
 8003312:	d106      	bne.n	8003322 <HAL_RCC_OscConfig+0x2ea>
 8003314:	4b64      	ldr	r3, [pc, #400]	@ (80034a8 <HAL_RCC_OscConfig+0x470>)
 8003316:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003318:	4a63      	ldr	r2, [pc, #396]	@ (80034a8 <HAL_RCC_OscConfig+0x470>)
 800331a:	f043 0301 	orr.w	r3, r3, #1
 800331e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003320:	e01c      	b.n	800335c <HAL_RCC_OscConfig+0x324>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	2b05      	cmp	r3, #5
 8003328:	d10c      	bne.n	8003344 <HAL_RCC_OscConfig+0x30c>
 800332a:	4b5f      	ldr	r3, [pc, #380]	@ (80034a8 <HAL_RCC_OscConfig+0x470>)
 800332c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800332e:	4a5e      	ldr	r2, [pc, #376]	@ (80034a8 <HAL_RCC_OscConfig+0x470>)
 8003330:	f043 0304 	orr.w	r3, r3, #4
 8003334:	6713      	str	r3, [r2, #112]	@ 0x70
 8003336:	4b5c      	ldr	r3, [pc, #368]	@ (80034a8 <HAL_RCC_OscConfig+0x470>)
 8003338:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800333a:	4a5b      	ldr	r2, [pc, #364]	@ (80034a8 <HAL_RCC_OscConfig+0x470>)
 800333c:	f043 0301 	orr.w	r3, r3, #1
 8003340:	6713      	str	r3, [r2, #112]	@ 0x70
 8003342:	e00b      	b.n	800335c <HAL_RCC_OscConfig+0x324>
 8003344:	4b58      	ldr	r3, [pc, #352]	@ (80034a8 <HAL_RCC_OscConfig+0x470>)
 8003346:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003348:	4a57      	ldr	r2, [pc, #348]	@ (80034a8 <HAL_RCC_OscConfig+0x470>)
 800334a:	f023 0301 	bic.w	r3, r3, #1
 800334e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003350:	4b55      	ldr	r3, [pc, #340]	@ (80034a8 <HAL_RCC_OscConfig+0x470>)
 8003352:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003354:	4a54      	ldr	r2, [pc, #336]	@ (80034a8 <HAL_RCC_OscConfig+0x470>)
 8003356:	f023 0304 	bic.w	r3, r3, #4
 800335a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d015      	beq.n	8003390 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003364:	f7fd fd80 	bl	8000e68 <HAL_GetTick>
 8003368:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800336a:	e00a      	b.n	8003382 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800336c:	f7fd fd7c 	bl	8000e68 <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	f241 3288 	movw	r2, #5000	@ 0x1388
 800337a:	4293      	cmp	r3, r2
 800337c:	d901      	bls.n	8003382 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800337e:	2303      	movs	r3, #3
 8003380:	e0cb      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003382:	4b49      	ldr	r3, [pc, #292]	@ (80034a8 <HAL_RCC_OscConfig+0x470>)
 8003384:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003386:	f003 0302 	and.w	r3, r3, #2
 800338a:	2b00      	cmp	r3, #0
 800338c:	d0ee      	beq.n	800336c <HAL_RCC_OscConfig+0x334>
 800338e:	e014      	b.n	80033ba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003390:	f7fd fd6a 	bl	8000e68 <HAL_GetTick>
 8003394:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003396:	e00a      	b.n	80033ae <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003398:	f7fd fd66 	bl	8000e68 <HAL_GetTick>
 800339c:	4602      	mov	r2, r0
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	1ad3      	subs	r3, r2, r3
 80033a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d901      	bls.n	80033ae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80033aa:	2303      	movs	r3, #3
 80033ac:	e0b5      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033ae:	4b3e      	ldr	r3, [pc, #248]	@ (80034a8 <HAL_RCC_OscConfig+0x470>)
 80033b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033b2:	f003 0302 	and.w	r3, r3, #2
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d1ee      	bne.n	8003398 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80033ba:	7dfb      	ldrb	r3, [r7, #23]
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d105      	bne.n	80033cc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033c0:	4b39      	ldr	r3, [pc, #228]	@ (80034a8 <HAL_RCC_OscConfig+0x470>)
 80033c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c4:	4a38      	ldr	r2, [pc, #224]	@ (80034a8 <HAL_RCC_OscConfig+0x470>)
 80033c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80033ca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	699b      	ldr	r3, [r3, #24]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	f000 80a1 	beq.w	8003518 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80033d6:	4b34      	ldr	r3, [pc, #208]	@ (80034a8 <HAL_RCC_OscConfig+0x470>)
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	f003 030c 	and.w	r3, r3, #12
 80033de:	2b08      	cmp	r3, #8
 80033e0:	d05c      	beq.n	800349c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	699b      	ldr	r3, [r3, #24]
 80033e6:	2b02      	cmp	r3, #2
 80033e8:	d141      	bne.n	800346e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033ea:	4b31      	ldr	r3, [pc, #196]	@ (80034b0 <HAL_RCC_OscConfig+0x478>)
 80033ec:	2200      	movs	r2, #0
 80033ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033f0:	f7fd fd3a 	bl	8000e68 <HAL_GetTick>
 80033f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033f6:	e008      	b.n	800340a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033f8:	f7fd fd36 	bl	8000e68 <HAL_GetTick>
 80033fc:	4602      	mov	r2, r0
 80033fe:	693b      	ldr	r3, [r7, #16]
 8003400:	1ad3      	subs	r3, r2, r3
 8003402:	2b02      	cmp	r3, #2
 8003404:	d901      	bls.n	800340a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003406:	2303      	movs	r3, #3
 8003408:	e087      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800340a:	4b27      	ldr	r3, [pc, #156]	@ (80034a8 <HAL_RCC_OscConfig+0x470>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d1f0      	bne.n	80033f8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	69da      	ldr	r2, [r3, #28]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a1b      	ldr	r3, [r3, #32]
 800341e:	431a      	orrs	r2, r3
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003424:	019b      	lsls	r3, r3, #6
 8003426:	431a      	orrs	r2, r3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800342c:	085b      	lsrs	r3, r3, #1
 800342e:	3b01      	subs	r3, #1
 8003430:	041b      	lsls	r3, r3, #16
 8003432:	431a      	orrs	r2, r3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003438:	061b      	lsls	r3, r3, #24
 800343a:	491b      	ldr	r1, [pc, #108]	@ (80034a8 <HAL_RCC_OscConfig+0x470>)
 800343c:	4313      	orrs	r3, r2
 800343e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003440:	4b1b      	ldr	r3, [pc, #108]	@ (80034b0 <HAL_RCC_OscConfig+0x478>)
 8003442:	2201      	movs	r2, #1
 8003444:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003446:	f7fd fd0f 	bl	8000e68 <HAL_GetTick>
 800344a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800344c:	e008      	b.n	8003460 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800344e:	f7fd fd0b 	bl	8000e68 <HAL_GetTick>
 8003452:	4602      	mov	r2, r0
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	2b02      	cmp	r3, #2
 800345a:	d901      	bls.n	8003460 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800345c:	2303      	movs	r3, #3
 800345e:	e05c      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003460:	4b11      	ldr	r3, [pc, #68]	@ (80034a8 <HAL_RCC_OscConfig+0x470>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003468:	2b00      	cmp	r3, #0
 800346a:	d0f0      	beq.n	800344e <HAL_RCC_OscConfig+0x416>
 800346c:	e054      	b.n	8003518 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800346e:	4b10      	ldr	r3, [pc, #64]	@ (80034b0 <HAL_RCC_OscConfig+0x478>)
 8003470:	2200      	movs	r2, #0
 8003472:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003474:	f7fd fcf8 	bl	8000e68 <HAL_GetTick>
 8003478:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800347a:	e008      	b.n	800348e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800347c:	f7fd fcf4 	bl	8000e68 <HAL_GetTick>
 8003480:	4602      	mov	r2, r0
 8003482:	693b      	ldr	r3, [r7, #16]
 8003484:	1ad3      	subs	r3, r2, r3
 8003486:	2b02      	cmp	r3, #2
 8003488:	d901      	bls.n	800348e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	e045      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800348e:	4b06      	ldr	r3, [pc, #24]	@ (80034a8 <HAL_RCC_OscConfig+0x470>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d1f0      	bne.n	800347c <HAL_RCC_OscConfig+0x444>
 800349a:	e03d      	b.n	8003518 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	699b      	ldr	r3, [r3, #24]
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d107      	bne.n	80034b4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e038      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
 80034a8:	40023800 	.word	0x40023800
 80034ac:	40007000 	.word	0x40007000
 80034b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80034b4:	4b1b      	ldr	r3, [pc, #108]	@ (8003524 <HAL_RCC_OscConfig+0x4ec>)
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	699b      	ldr	r3, [r3, #24]
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d028      	beq.n	8003514 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d121      	bne.n	8003514 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034da:	429a      	cmp	r2, r3
 80034dc:	d11a      	bne.n	8003514 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80034de:	68fa      	ldr	r2, [r7, #12]
 80034e0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80034e4:	4013      	ands	r3, r2
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80034ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d111      	bne.n	8003514 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034fa:	085b      	lsrs	r3, r3, #1
 80034fc:	3b01      	subs	r3, #1
 80034fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003500:	429a      	cmp	r2, r3
 8003502:	d107      	bne.n	8003514 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800350e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003510:	429a      	cmp	r2, r3
 8003512:	d001      	beq.n	8003518 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e000      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003518:	2300      	movs	r3, #0
}
 800351a:	4618      	mov	r0, r3
 800351c:	3718      	adds	r7, #24
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}
 8003522:	bf00      	nop
 8003524:	40023800 	.word	0x40023800

08003528 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b084      	sub	sp, #16
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
 8003530:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d101      	bne.n	800353c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	e0cc      	b.n	80036d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800353c:	4b68      	ldr	r3, [pc, #416]	@ (80036e0 <HAL_RCC_ClockConfig+0x1b8>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0307 	and.w	r3, r3, #7
 8003544:	683a      	ldr	r2, [r7, #0]
 8003546:	429a      	cmp	r2, r3
 8003548:	d90c      	bls.n	8003564 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800354a:	4b65      	ldr	r3, [pc, #404]	@ (80036e0 <HAL_RCC_ClockConfig+0x1b8>)
 800354c:	683a      	ldr	r2, [r7, #0]
 800354e:	b2d2      	uxtb	r2, r2
 8003550:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003552:	4b63      	ldr	r3, [pc, #396]	@ (80036e0 <HAL_RCC_ClockConfig+0x1b8>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 0307 	and.w	r3, r3, #7
 800355a:	683a      	ldr	r2, [r7, #0]
 800355c:	429a      	cmp	r2, r3
 800355e:	d001      	beq.n	8003564 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e0b8      	b.n	80036d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 0302 	and.w	r3, r3, #2
 800356c:	2b00      	cmp	r3, #0
 800356e:	d020      	beq.n	80035b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f003 0304 	and.w	r3, r3, #4
 8003578:	2b00      	cmp	r3, #0
 800357a:	d005      	beq.n	8003588 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800357c:	4b59      	ldr	r3, [pc, #356]	@ (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	4a58      	ldr	r2, [pc, #352]	@ (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003582:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003586:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 0308 	and.w	r3, r3, #8
 8003590:	2b00      	cmp	r3, #0
 8003592:	d005      	beq.n	80035a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003594:	4b53      	ldr	r3, [pc, #332]	@ (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	4a52      	ldr	r2, [pc, #328]	@ (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 800359a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800359e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035a0:	4b50      	ldr	r3, [pc, #320]	@ (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	494d      	ldr	r1, [pc, #308]	@ (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 80035ae:	4313      	orrs	r3, r2
 80035b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 0301 	and.w	r3, r3, #1
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d044      	beq.n	8003648 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d107      	bne.n	80035d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035c6:	4b47      	ldr	r3, [pc, #284]	@ (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d119      	bne.n	8003606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e07f      	b.n	80036d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	2b02      	cmp	r3, #2
 80035dc:	d003      	beq.n	80035e6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80035e2:	2b03      	cmp	r3, #3
 80035e4:	d107      	bne.n	80035f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035e6:	4b3f      	ldr	r3, [pc, #252]	@ (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d109      	bne.n	8003606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e06f      	b.n	80036d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035f6:	4b3b      	ldr	r3, [pc, #236]	@ (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 0302 	and.w	r3, r3, #2
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d101      	bne.n	8003606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e067      	b.n	80036d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003606:	4b37      	ldr	r3, [pc, #220]	@ (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	f023 0203 	bic.w	r2, r3, #3
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	4934      	ldr	r1, [pc, #208]	@ (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003614:	4313      	orrs	r3, r2
 8003616:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003618:	f7fd fc26 	bl	8000e68 <HAL_GetTick>
 800361c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800361e:	e00a      	b.n	8003636 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003620:	f7fd fc22 	bl	8000e68 <HAL_GetTick>
 8003624:	4602      	mov	r2, r0
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	1ad3      	subs	r3, r2, r3
 800362a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800362e:	4293      	cmp	r3, r2
 8003630:	d901      	bls.n	8003636 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e04f      	b.n	80036d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003636:	4b2b      	ldr	r3, [pc, #172]	@ (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	f003 020c 	and.w	r2, r3, #12
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	429a      	cmp	r2, r3
 8003646:	d1eb      	bne.n	8003620 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003648:	4b25      	ldr	r3, [pc, #148]	@ (80036e0 <HAL_RCC_ClockConfig+0x1b8>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 0307 	and.w	r3, r3, #7
 8003650:	683a      	ldr	r2, [r7, #0]
 8003652:	429a      	cmp	r2, r3
 8003654:	d20c      	bcs.n	8003670 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003656:	4b22      	ldr	r3, [pc, #136]	@ (80036e0 <HAL_RCC_ClockConfig+0x1b8>)
 8003658:	683a      	ldr	r2, [r7, #0]
 800365a:	b2d2      	uxtb	r2, r2
 800365c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800365e:	4b20      	ldr	r3, [pc, #128]	@ (80036e0 <HAL_RCC_ClockConfig+0x1b8>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 0307 	and.w	r3, r3, #7
 8003666:	683a      	ldr	r2, [r7, #0]
 8003668:	429a      	cmp	r2, r3
 800366a:	d001      	beq.n	8003670 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e032      	b.n	80036d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 0304 	and.w	r3, r3, #4
 8003678:	2b00      	cmp	r3, #0
 800367a:	d008      	beq.n	800368e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800367c:	4b19      	ldr	r3, [pc, #100]	@ (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	4916      	ldr	r1, [pc, #88]	@ (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 800368a:	4313      	orrs	r3, r2
 800368c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0308 	and.w	r3, r3, #8
 8003696:	2b00      	cmp	r3, #0
 8003698:	d009      	beq.n	80036ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800369a:	4b12      	ldr	r3, [pc, #72]	@ (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	691b      	ldr	r3, [r3, #16]
 80036a6:	00db      	lsls	r3, r3, #3
 80036a8:	490e      	ldr	r1, [pc, #56]	@ (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 80036aa:	4313      	orrs	r3, r2
 80036ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80036ae:	f000 f821 	bl	80036f4 <HAL_RCC_GetSysClockFreq>
 80036b2:	4602      	mov	r2, r0
 80036b4:	4b0b      	ldr	r3, [pc, #44]	@ (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	091b      	lsrs	r3, r3, #4
 80036ba:	f003 030f 	and.w	r3, r3, #15
 80036be:	490a      	ldr	r1, [pc, #40]	@ (80036e8 <HAL_RCC_ClockConfig+0x1c0>)
 80036c0:	5ccb      	ldrb	r3, [r1, r3]
 80036c2:	fa22 f303 	lsr.w	r3, r2, r3
 80036c6:	4a09      	ldr	r2, [pc, #36]	@ (80036ec <HAL_RCC_ClockConfig+0x1c4>)
 80036c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80036ca:	4b09      	ldr	r3, [pc, #36]	@ (80036f0 <HAL_RCC_ClockConfig+0x1c8>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4618      	mov	r0, r3
 80036d0:	f7fd fb86 	bl	8000de0 <HAL_InitTick>

  return HAL_OK;
 80036d4:	2300      	movs	r3, #0
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3710      	adds	r7, #16
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop
 80036e0:	40023c00 	.word	0x40023c00
 80036e4:	40023800 	.word	0x40023800
 80036e8:	08008f80 	.word	0x08008f80
 80036ec:	20000000 	.word	0x20000000
 80036f0:	20000004 	.word	0x20000004

080036f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80036f8:	b090      	sub	sp, #64	@ 0x40
 80036fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80036fc:	2300      	movs	r3, #0
 80036fe:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003700:	2300      	movs	r3, #0
 8003702:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003704:	2300      	movs	r3, #0
 8003706:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003708:	2300      	movs	r3, #0
 800370a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800370c:	4b59      	ldr	r3, [pc, #356]	@ (8003874 <HAL_RCC_GetSysClockFreq+0x180>)
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f003 030c 	and.w	r3, r3, #12
 8003714:	2b08      	cmp	r3, #8
 8003716:	d00d      	beq.n	8003734 <HAL_RCC_GetSysClockFreq+0x40>
 8003718:	2b08      	cmp	r3, #8
 800371a:	f200 80a1 	bhi.w	8003860 <HAL_RCC_GetSysClockFreq+0x16c>
 800371e:	2b00      	cmp	r3, #0
 8003720:	d002      	beq.n	8003728 <HAL_RCC_GetSysClockFreq+0x34>
 8003722:	2b04      	cmp	r3, #4
 8003724:	d003      	beq.n	800372e <HAL_RCC_GetSysClockFreq+0x3a>
 8003726:	e09b      	b.n	8003860 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003728:	4b53      	ldr	r3, [pc, #332]	@ (8003878 <HAL_RCC_GetSysClockFreq+0x184>)
 800372a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800372c:	e09b      	b.n	8003866 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800372e:	4b53      	ldr	r3, [pc, #332]	@ (800387c <HAL_RCC_GetSysClockFreq+0x188>)
 8003730:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003732:	e098      	b.n	8003866 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003734:	4b4f      	ldr	r3, [pc, #316]	@ (8003874 <HAL_RCC_GetSysClockFreq+0x180>)
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800373c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800373e:	4b4d      	ldr	r3, [pc, #308]	@ (8003874 <HAL_RCC_GetSysClockFreq+0x180>)
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003746:	2b00      	cmp	r3, #0
 8003748:	d028      	beq.n	800379c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800374a:	4b4a      	ldr	r3, [pc, #296]	@ (8003874 <HAL_RCC_GetSysClockFreq+0x180>)
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	099b      	lsrs	r3, r3, #6
 8003750:	2200      	movs	r2, #0
 8003752:	623b      	str	r3, [r7, #32]
 8003754:	627a      	str	r2, [r7, #36]	@ 0x24
 8003756:	6a3b      	ldr	r3, [r7, #32]
 8003758:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800375c:	2100      	movs	r1, #0
 800375e:	4b47      	ldr	r3, [pc, #284]	@ (800387c <HAL_RCC_GetSysClockFreq+0x188>)
 8003760:	fb03 f201 	mul.w	r2, r3, r1
 8003764:	2300      	movs	r3, #0
 8003766:	fb00 f303 	mul.w	r3, r0, r3
 800376a:	4413      	add	r3, r2
 800376c:	4a43      	ldr	r2, [pc, #268]	@ (800387c <HAL_RCC_GetSysClockFreq+0x188>)
 800376e:	fba0 1202 	umull	r1, r2, r0, r2
 8003772:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003774:	460a      	mov	r2, r1
 8003776:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003778:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800377a:	4413      	add	r3, r2
 800377c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800377e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003780:	2200      	movs	r2, #0
 8003782:	61bb      	str	r3, [r7, #24]
 8003784:	61fa      	str	r2, [r7, #28]
 8003786:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800378a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800378e:	f7fc fd27 	bl	80001e0 <__aeabi_uldivmod>
 8003792:	4602      	mov	r2, r0
 8003794:	460b      	mov	r3, r1
 8003796:	4613      	mov	r3, r2
 8003798:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800379a:	e053      	b.n	8003844 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800379c:	4b35      	ldr	r3, [pc, #212]	@ (8003874 <HAL_RCC_GetSysClockFreq+0x180>)
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	099b      	lsrs	r3, r3, #6
 80037a2:	2200      	movs	r2, #0
 80037a4:	613b      	str	r3, [r7, #16]
 80037a6:	617a      	str	r2, [r7, #20]
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80037ae:	f04f 0b00 	mov.w	fp, #0
 80037b2:	4652      	mov	r2, sl
 80037b4:	465b      	mov	r3, fp
 80037b6:	f04f 0000 	mov.w	r0, #0
 80037ba:	f04f 0100 	mov.w	r1, #0
 80037be:	0159      	lsls	r1, r3, #5
 80037c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037c4:	0150      	lsls	r0, r2, #5
 80037c6:	4602      	mov	r2, r0
 80037c8:	460b      	mov	r3, r1
 80037ca:	ebb2 080a 	subs.w	r8, r2, sl
 80037ce:	eb63 090b 	sbc.w	r9, r3, fp
 80037d2:	f04f 0200 	mov.w	r2, #0
 80037d6:	f04f 0300 	mov.w	r3, #0
 80037da:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80037de:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80037e2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80037e6:	ebb2 0408 	subs.w	r4, r2, r8
 80037ea:	eb63 0509 	sbc.w	r5, r3, r9
 80037ee:	f04f 0200 	mov.w	r2, #0
 80037f2:	f04f 0300 	mov.w	r3, #0
 80037f6:	00eb      	lsls	r3, r5, #3
 80037f8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037fc:	00e2      	lsls	r2, r4, #3
 80037fe:	4614      	mov	r4, r2
 8003800:	461d      	mov	r5, r3
 8003802:	eb14 030a 	adds.w	r3, r4, sl
 8003806:	603b      	str	r3, [r7, #0]
 8003808:	eb45 030b 	adc.w	r3, r5, fp
 800380c:	607b      	str	r3, [r7, #4]
 800380e:	f04f 0200 	mov.w	r2, #0
 8003812:	f04f 0300 	mov.w	r3, #0
 8003816:	e9d7 4500 	ldrd	r4, r5, [r7]
 800381a:	4629      	mov	r1, r5
 800381c:	028b      	lsls	r3, r1, #10
 800381e:	4621      	mov	r1, r4
 8003820:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003824:	4621      	mov	r1, r4
 8003826:	028a      	lsls	r2, r1, #10
 8003828:	4610      	mov	r0, r2
 800382a:	4619      	mov	r1, r3
 800382c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800382e:	2200      	movs	r2, #0
 8003830:	60bb      	str	r3, [r7, #8]
 8003832:	60fa      	str	r2, [r7, #12]
 8003834:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003838:	f7fc fcd2 	bl	80001e0 <__aeabi_uldivmod>
 800383c:	4602      	mov	r2, r0
 800383e:	460b      	mov	r3, r1
 8003840:	4613      	mov	r3, r2
 8003842:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003844:	4b0b      	ldr	r3, [pc, #44]	@ (8003874 <HAL_RCC_GetSysClockFreq+0x180>)
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	0c1b      	lsrs	r3, r3, #16
 800384a:	f003 0303 	and.w	r3, r3, #3
 800384e:	3301      	adds	r3, #1
 8003850:	005b      	lsls	r3, r3, #1
 8003852:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003854:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003858:	fbb2 f3f3 	udiv	r3, r2, r3
 800385c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800385e:	e002      	b.n	8003866 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003860:	4b05      	ldr	r3, [pc, #20]	@ (8003878 <HAL_RCC_GetSysClockFreq+0x184>)
 8003862:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003864:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003868:	4618      	mov	r0, r3
 800386a:	3740      	adds	r7, #64	@ 0x40
 800386c:	46bd      	mov	sp, r7
 800386e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003872:	bf00      	nop
 8003874:	40023800 	.word	0x40023800
 8003878:	00f42400 	.word	0x00f42400
 800387c:	017d7840 	.word	0x017d7840

08003880 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003880:	b480      	push	{r7}
 8003882:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003884:	4b03      	ldr	r3, [pc, #12]	@ (8003894 <HAL_RCC_GetHCLKFreq+0x14>)
 8003886:	681b      	ldr	r3, [r3, #0]
}
 8003888:	4618      	mov	r0, r3
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr
 8003892:	bf00      	nop
 8003894:	20000000 	.word	0x20000000

08003898 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800389c:	f7ff fff0 	bl	8003880 <HAL_RCC_GetHCLKFreq>
 80038a0:	4602      	mov	r2, r0
 80038a2:	4b05      	ldr	r3, [pc, #20]	@ (80038b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	0a9b      	lsrs	r3, r3, #10
 80038a8:	f003 0307 	and.w	r3, r3, #7
 80038ac:	4903      	ldr	r1, [pc, #12]	@ (80038bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80038ae:	5ccb      	ldrb	r3, [r1, r3]
 80038b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	40023800 	.word	0x40023800
 80038bc:	08008f90 	.word	0x08008f90

080038c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b082      	sub	sp, #8
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d101      	bne.n	80038d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e07b      	b.n	80039ca <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d108      	bne.n	80038ec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80038e2:	d009      	beq.n	80038f8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2200      	movs	r2, #0
 80038e8:	61da      	str	r2, [r3, #28]
 80038ea:	e005      	b.n	80038f8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2200      	movs	r2, #0
 80038f0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2200      	movs	r2, #0
 80038f6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2200      	movs	r2, #0
 80038fc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003904:	b2db      	uxtb	r3, r3
 8003906:	2b00      	cmp	r3, #0
 8003908:	d106      	bne.n	8003918 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f7fd f956 	bl	8000bc4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2202      	movs	r2, #2
 800391c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800392e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003940:	431a      	orrs	r2, r3
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800394a:	431a      	orrs	r2, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	691b      	ldr	r3, [r3, #16]
 8003950:	f003 0302 	and.w	r3, r3, #2
 8003954:	431a      	orrs	r2, r3
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	695b      	ldr	r3, [r3, #20]
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	431a      	orrs	r2, r3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	699b      	ldr	r3, [r3, #24]
 8003964:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003968:	431a      	orrs	r2, r3
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	69db      	ldr	r3, [r3, #28]
 800396e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003972:	431a      	orrs	r2, r3
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6a1b      	ldr	r3, [r3, #32]
 8003978:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800397c:	ea42 0103 	orr.w	r1, r2, r3
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003984:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	430a      	orrs	r2, r1
 800398e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	699b      	ldr	r3, [r3, #24]
 8003994:	0c1b      	lsrs	r3, r3, #16
 8003996:	f003 0104 	and.w	r1, r3, #4
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399e:	f003 0210 	and.w	r2, r3, #16
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	430a      	orrs	r2, r1
 80039a8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	69da      	ldr	r2, [r3, #28]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80039b8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2200      	movs	r2, #0
 80039be:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3708      	adds	r7, #8
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}

080039d2 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80039d2:	b084      	sub	sp, #16
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b084      	sub	sp, #16
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
 80039dc:	f107 001c 	add.w	r0, r7, #28
 80039e0:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80039e4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d123      	bne.n	8003a34 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039f0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8003a00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a04:	687a      	ldr	r2, [r7, #4]
 8003a06:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003a14:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d105      	bne.n	8003a28 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003a28:	6878      	ldr	r0, [r7, #4]
 8003a2a:	f001 fae9 	bl	8005000 <USB_CoreReset>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	73fb      	strb	r3, [r7, #15]
 8003a32:	e01b      	b.n	8003a6c <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	f001 fadd 	bl	8005000 <USB_CoreReset>
 8003a46:	4603      	mov	r3, r0
 8003a48:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003a4a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d106      	bne.n	8003a60 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a56:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	639a      	str	r2, [r3, #56]	@ 0x38
 8003a5e:	e005      	b.n	8003a6c <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a64:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003a6c:	7fbb      	ldrb	r3, [r7, #30]
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	d10b      	bne.n	8003a8a <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	f043 0206 	orr.w	r2, r3, #6
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	f043 0220 	orr.w	r2, r3, #32
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003a8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3710      	adds	r7, #16
 8003a90:	46bd      	mov	sp, r7
 8003a92:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003a96:	b004      	add	sp, #16
 8003a98:	4770      	bx	lr
	...

08003a9c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b087      	sub	sp, #28
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	60f8      	str	r0, [r7, #12]
 8003aa4:	60b9      	str	r1, [r7, #8]
 8003aa6:	4613      	mov	r3, r2
 8003aa8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8003aaa:	79fb      	ldrb	r3, [r7, #7]
 8003aac:	2b02      	cmp	r3, #2
 8003aae:	d165      	bne.n	8003b7c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	4a41      	ldr	r2, [pc, #260]	@ (8003bb8 <USB_SetTurnaroundTime+0x11c>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d906      	bls.n	8003ac6 <USB_SetTurnaroundTime+0x2a>
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	4a40      	ldr	r2, [pc, #256]	@ (8003bbc <USB_SetTurnaroundTime+0x120>)
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d202      	bcs.n	8003ac6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8003ac0:	230f      	movs	r3, #15
 8003ac2:	617b      	str	r3, [r7, #20]
 8003ac4:	e062      	b.n	8003b8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	4a3c      	ldr	r2, [pc, #240]	@ (8003bbc <USB_SetTurnaroundTime+0x120>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d306      	bcc.n	8003adc <USB_SetTurnaroundTime+0x40>
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	4a3b      	ldr	r2, [pc, #236]	@ (8003bc0 <USB_SetTurnaroundTime+0x124>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d202      	bcs.n	8003adc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8003ad6:	230e      	movs	r3, #14
 8003ad8:	617b      	str	r3, [r7, #20]
 8003ada:	e057      	b.n	8003b8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	4a38      	ldr	r2, [pc, #224]	@ (8003bc0 <USB_SetTurnaroundTime+0x124>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d306      	bcc.n	8003af2 <USB_SetTurnaroundTime+0x56>
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	4a37      	ldr	r2, [pc, #220]	@ (8003bc4 <USB_SetTurnaroundTime+0x128>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d202      	bcs.n	8003af2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8003aec:	230d      	movs	r3, #13
 8003aee:	617b      	str	r3, [r7, #20]
 8003af0:	e04c      	b.n	8003b8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	4a33      	ldr	r2, [pc, #204]	@ (8003bc4 <USB_SetTurnaroundTime+0x128>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d306      	bcc.n	8003b08 <USB_SetTurnaroundTime+0x6c>
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	4a32      	ldr	r2, [pc, #200]	@ (8003bc8 <USB_SetTurnaroundTime+0x12c>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d802      	bhi.n	8003b08 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8003b02:	230c      	movs	r3, #12
 8003b04:	617b      	str	r3, [r7, #20]
 8003b06:	e041      	b.n	8003b8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	4a2f      	ldr	r2, [pc, #188]	@ (8003bc8 <USB_SetTurnaroundTime+0x12c>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d906      	bls.n	8003b1e <USB_SetTurnaroundTime+0x82>
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	4a2e      	ldr	r2, [pc, #184]	@ (8003bcc <USB_SetTurnaroundTime+0x130>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d802      	bhi.n	8003b1e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8003b18:	230b      	movs	r3, #11
 8003b1a:	617b      	str	r3, [r7, #20]
 8003b1c:	e036      	b.n	8003b8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	4a2a      	ldr	r2, [pc, #168]	@ (8003bcc <USB_SetTurnaroundTime+0x130>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d906      	bls.n	8003b34 <USB_SetTurnaroundTime+0x98>
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	4a29      	ldr	r2, [pc, #164]	@ (8003bd0 <USB_SetTurnaroundTime+0x134>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d802      	bhi.n	8003b34 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8003b2e:	230a      	movs	r3, #10
 8003b30:	617b      	str	r3, [r7, #20]
 8003b32:	e02b      	b.n	8003b8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	4a26      	ldr	r2, [pc, #152]	@ (8003bd0 <USB_SetTurnaroundTime+0x134>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d906      	bls.n	8003b4a <USB_SetTurnaroundTime+0xae>
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	4a25      	ldr	r2, [pc, #148]	@ (8003bd4 <USB_SetTurnaroundTime+0x138>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d202      	bcs.n	8003b4a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8003b44:	2309      	movs	r3, #9
 8003b46:	617b      	str	r3, [r7, #20]
 8003b48:	e020      	b.n	8003b8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	4a21      	ldr	r2, [pc, #132]	@ (8003bd4 <USB_SetTurnaroundTime+0x138>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d306      	bcc.n	8003b60 <USB_SetTurnaroundTime+0xc4>
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	4a20      	ldr	r2, [pc, #128]	@ (8003bd8 <USB_SetTurnaroundTime+0x13c>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d802      	bhi.n	8003b60 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8003b5a:	2308      	movs	r3, #8
 8003b5c:	617b      	str	r3, [r7, #20]
 8003b5e:	e015      	b.n	8003b8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	4a1d      	ldr	r2, [pc, #116]	@ (8003bd8 <USB_SetTurnaroundTime+0x13c>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d906      	bls.n	8003b76 <USB_SetTurnaroundTime+0xda>
 8003b68:	68bb      	ldr	r3, [r7, #8]
 8003b6a:	4a1c      	ldr	r2, [pc, #112]	@ (8003bdc <USB_SetTurnaroundTime+0x140>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d202      	bcs.n	8003b76 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8003b70:	2307      	movs	r3, #7
 8003b72:	617b      	str	r3, [r7, #20]
 8003b74:	e00a      	b.n	8003b8c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8003b76:	2306      	movs	r3, #6
 8003b78:	617b      	str	r3, [r7, #20]
 8003b7a:	e007      	b.n	8003b8c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8003b7c:	79fb      	ldrb	r3, [r7, #7]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d102      	bne.n	8003b88 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8003b82:	2309      	movs	r3, #9
 8003b84:	617b      	str	r3, [r7, #20]
 8003b86:	e001      	b.n	8003b8c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8003b88:	2309      	movs	r3, #9
 8003b8a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	68da      	ldr	r2, [r3, #12]
 8003b9c:	697b      	ldr	r3, [r7, #20]
 8003b9e:	029b      	lsls	r3, r3, #10
 8003ba0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8003ba4:	431a      	orrs	r2, r3
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003baa:	2300      	movs	r3, #0
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	371c      	adds	r7, #28
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb6:	4770      	bx	lr
 8003bb8:	00d8acbf 	.word	0x00d8acbf
 8003bbc:	00e4e1c0 	.word	0x00e4e1c0
 8003bc0:	00f42400 	.word	0x00f42400
 8003bc4:	01067380 	.word	0x01067380
 8003bc8:	011a499f 	.word	0x011a499f
 8003bcc:	01312cff 	.word	0x01312cff
 8003bd0:	014ca43f 	.word	0x014ca43f
 8003bd4:	016e3600 	.word	0x016e3600
 8003bd8:	01a6ab1f 	.word	0x01a6ab1f
 8003bdc:	01e84800 	.word	0x01e84800

08003be0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b083      	sub	sp, #12
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	689b      	ldr	r3, [r3, #8]
 8003bec:	f043 0201 	orr.w	r2, r3, #1
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003bf4:	2300      	movs	r3, #0
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	370c      	adds	r7, #12
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr

08003c02 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003c02:	b480      	push	{r7}
 8003c04:	b083      	sub	sp, #12
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	f023 0201 	bic.w	r2, r3, #1
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003c16:	2300      	movs	r3, #0
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	370c      	adds	r7, #12
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c22:	4770      	bx	lr

08003c24 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
 8003c2c:	460b      	mov	r3, r1
 8003c2e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003c30:	2300      	movs	r3, #0
 8003c32:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003c40:	78fb      	ldrb	r3, [r7, #3]
 8003c42:	2b01      	cmp	r3, #1
 8003c44:	d115      	bne.n	8003c72 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	68db      	ldr	r3, [r3, #12]
 8003c4a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003c52:	200a      	movs	r0, #10
 8003c54:	f7fd f914 	bl	8000e80 <HAL_Delay>
      ms += 10U;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	330a      	adds	r3, #10
 8003c5c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f001 f93f 	bl	8004ee2 <USB_GetMode>
 8003c64:	4603      	mov	r3, r0
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	d01e      	beq.n	8003ca8 <USB_SetCurrentMode+0x84>
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2bc7      	cmp	r3, #199	@ 0xc7
 8003c6e:	d9f0      	bls.n	8003c52 <USB_SetCurrentMode+0x2e>
 8003c70:	e01a      	b.n	8003ca8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003c72:	78fb      	ldrb	r3, [r7, #3]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d115      	bne.n	8003ca4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003c84:	200a      	movs	r0, #10
 8003c86:	f7fd f8fb 	bl	8000e80 <HAL_Delay>
      ms += 10U;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	330a      	adds	r3, #10
 8003c8e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003c90:	6878      	ldr	r0, [r7, #4]
 8003c92:	f001 f926 	bl	8004ee2 <USB_GetMode>
 8003c96:	4603      	mov	r3, r0
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d005      	beq.n	8003ca8 <USB_SetCurrentMode+0x84>
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2bc7      	cmp	r3, #199	@ 0xc7
 8003ca0:	d9f0      	bls.n	8003c84 <USB_SetCurrentMode+0x60>
 8003ca2:	e001      	b.n	8003ca8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	e005      	b.n	8003cb4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2bc8      	cmp	r3, #200	@ 0xc8
 8003cac:	d101      	bne.n	8003cb2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e000      	b.n	8003cb4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003cb2:	2300      	movs	r3, #0
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	3710      	adds	r7, #16
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}

08003cbc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003cbc:	b084      	sub	sp, #16
 8003cbe:	b580      	push	{r7, lr}
 8003cc0:	b086      	sub	sp, #24
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	6078      	str	r0, [r7, #4]
 8003cc6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8003cca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003cce:	2300      	movs	r3, #0
 8003cd0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	613b      	str	r3, [r7, #16]
 8003cda:	e009      	b.n	8003cf0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003cdc:	687a      	ldr	r2, [r7, #4]
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	3340      	adds	r3, #64	@ 0x40
 8003ce2:	009b      	lsls	r3, r3, #2
 8003ce4:	4413      	add	r3, r2
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	3301      	adds	r3, #1
 8003cee:	613b      	str	r3, [r7, #16]
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	2b0e      	cmp	r3, #14
 8003cf4:	d9f2      	bls.n	8003cdc <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003cf6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d11c      	bne.n	8003d38 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	68fa      	ldr	r2, [r7, #12]
 8003d08:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003d0c:	f043 0302 	orr.w	r3, r3, #2
 8003d10:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d16:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d22:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d2e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	639a      	str	r2, [r3, #56]	@ 0x38
 8003d36:	e00b      	b.n	8003d50 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d3c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d48:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003d56:	461a      	mov	r2, r3
 8003d58:	2300      	movs	r3, #0
 8003d5a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003d5c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d10d      	bne.n	8003d80 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003d64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d104      	bne.n	8003d76 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003d6c:	2100      	movs	r1, #0
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f000 f968 	bl	8004044 <USB_SetDevSpeed>
 8003d74:	e008      	b.n	8003d88 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003d76:	2101      	movs	r1, #1
 8003d78:	6878      	ldr	r0, [r7, #4]
 8003d7a:	f000 f963 	bl	8004044 <USB_SetDevSpeed>
 8003d7e:	e003      	b.n	8003d88 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003d80:	2103      	movs	r1, #3
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f000 f95e 	bl	8004044 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003d88:	2110      	movs	r1, #16
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f000 f8fa 	bl	8003f84 <USB_FlushTxFifo>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d001      	beq.n	8003d9a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f000 f924 	bl	8003fe8 <USB_FlushRxFifo>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d001      	beq.n	8003daa <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003db0:	461a      	mov	r2, r3
 8003db2:	2300      	movs	r3, #0
 8003db4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003dbc:	461a      	mov	r2, r3
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003dc8:	461a      	mov	r2, r3
 8003dca:	2300      	movs	r3, #0
 8003dcc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003dce:	2300      	movs	r3, #0
 8003dd0:	613b      	str	r3, [r7, #16]
 8003dd2:	e043      	b.n	8003e5c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	015a      	lsls	r2, r3, #5
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	4413      	add	r3, r2
 8003ddc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003de6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003dea:	d118      	bne.n	8003e1e <USB_DevInit+0x162>
    {
      if (i == 0U)
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d10a      	bne.n	8003e08 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	015a      	lsls	r2, r3, #5
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	4413      	add	r3, r2
 8003dfa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003dfe:	461a      	mov	r2, r3
 8003e00:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003e04:	6013      	str	r3, [r2, #0]
 8003e06:	e013      	b.n	8003e30 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	015a      	lsls	r2, r3, #5
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	4413      	add	r3, r2
 8003e10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e14:	461a      	mov	r2, r3
 8003e16:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003e1a:	6013      	str	r3, [r2, #0]
 8003e1c:	e008      	b.n	8003e30 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	015a      	lsls	r2, r3, #5
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	4413      	add	r3, r2
 8003e26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e2a:	461a      	mov	r2, r3
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	015a      	lsls	r2, r3, #5
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	4413      	add	r3, r2
 8003e38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e3c:	461a      	mov	r2, r3
 8003e3e:	2300      	movs	r3, #0
 8003e40:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	015a      	lsls	r2, r3, #5
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	4413      	add	r3, r2
 8003e4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e4e:	461a      	mov	r2, r3
 8003e50:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003e54:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	3301      	adds	r3, #1
 8003e5a:	613b      	str	r3, [r7, #16]
 8003e5c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003e60:	461a      	mov	r2, r3
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d3b5      	bcc.n	8003dd4 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003e68:	2300      	movs	r3, #0
 8003e6a:	613b      	str	r3, [r7, #16]
 8003e6c:	e043      	b.n	8003ef6 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	015a      	lsls	r2, r3, #5
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	4413      	add	r3, r2
 8003e76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003e80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003e84:	d118      	bne.n	8003eb8 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d10a      	bne.n	8003ea2 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	015a      	lsls	r2, r3, #5
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	4413      	add	r3, r2
 8003e94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e98:	461a      	mov	r2, r3
 8003e9a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003e9e:	6013      	str	r3, [r2, #0]
 8003ea0:	e013      	b.n	8003eca <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	015a      	lsls	r2, r3, #5
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	4413      	add	r3, r2
 8003eaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003eae:	461a      	mov	r2, r3
 8003eb0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003eb4:	6013      	str	r3, [r2, #0]
 8003eb6:	e008      	b.n	8003eca <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	015a      	lsls	r2, r3, #5
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	4413      	add	r3, r2
 8003ec0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ec4:	461a      	mov	r2, r3
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003eca:	693b      	ldr	r3, [r7, #16]
 8003ecc:	015a      	lsls	r2, r3, #5
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	4413      	add	r3, r2
 8003ed2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ed6:	461a      	mov	r2, r3
 8003ed8:	2300      	movs	r3, #0
 8003eda:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003edc:	693b      	ldr	r3, [r7, #16]
 8003ede:	015a      	lsls	r2, r3, #5
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	4413      	add	r3, r2
 8003ee4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ee8:	461a      	mov	r2, r3
 8003eea:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003eee:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	3301      	adds	r3, #1
 8003ef4:	613b      	str	r3, [r7, #16]
 8003ef6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003efa:	461a      	mov	r2, r3
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d3b5      	bcc.n	8003e6e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f08:	691b      	ldr	r3, [r3, #16]
 8003f0a:	68fa      	ldr	r2, [r7, #12]
 8003f0c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003f10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f14:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8003f22:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003f24:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d105      	bne.n	8003f38 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	699b      	ldr	r3, [r3, #24]
 8003f30:	f043 0210 	orr.w	r2, r3, #16
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	699a      	ldr	r2, [r3, #24]
 8003f3c:	4b10      	ldr	r3, [pc, #64]	@ (8003f80 <USB_DevInit+0x2c4>)
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003f44:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d005      	beq.n	8003f58 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	699b      	ldr	r3, [r3, #24]
 8003f50:	f043 0208 	orr.w	r2, r3, #8
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003f58:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	d107      	bne.n	8003f70 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	699b      	ldr	r3, [r3, #24]
 8003f64:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003f68:	f043 0304 	orr.w	r3, r3, #4
 8003f6c:	687a      	ldr	r2, [r7, #4]
 8003f6e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003f70:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3718      	adds	r7, #24
 8003f76:	46bd      	mov	sp, r7
 8003f78:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003f7c:	b004      	add	sp, #16
 8003f7e:	4770      	bx	lr
 8003f80:	803c3800 	.word	0x803c3800

08003f84 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b085      	sub	sp, #20
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
 8003f8c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	3301      	adds	r3, #1
 8003f96:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003f9e:	d901      	bls.n	8003fa4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003fa0:	2303      	movs	r3, #3
 8003fa2:	e01b      	b.n	8003fdc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	691b      	ldr	r3, [r3, #16]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	daf2      	bge.n	8003f92 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003fac:	2300      	movs	r3, #0
 8003fae:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	019b      	lsls	r3, r3, #6
 8003fb4:	f043 0220 	orr.w	r2, r3, #32
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	3301      	adds	r3, #1
 8003fc0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003fc8:	d901      	bls.n	8003fce <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003fca:	2303      	movs	r3, #3
 8003fcc:	e006      	b.n	8003fdc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	691b      	ldr	r3, [r3, #16]
 8003fd2:	f003 0320 	and.w	r3, r3, #32
 8003fd6:	2b20      	cmp	r3, #32
 8003fd8:	d0f0      	beq.n	8003fbc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003fda:	2300      	movs	r3, #0
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	3714      	adds	r7, #20
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr

08003fe8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b085      	sub	sp, #20
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	3301      	adds	r3, #1
 8003ff8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004000:	d901      	bls.n	8004006 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	e018      	b.n	8004038 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	691b      	ldr	r3, [r3, #16]
 800400a:	2b00      	cmp	r3, #0
 800400c:	daf2      	bge.n	8003ff4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800400e:	2300      	movs	r3, #0
 8004010:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2210      	movs	r2, #16
 8004016:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	3301      	adds	r3, #1
 800401c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004024:	d901      	bls.n	800402a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004026:	2303      	movs	r3, #3
 8004028:	e006      	b.n	8004038 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	691b      	ldr	r3, [r3, #16]
 800402e:	f003 0310 	and.w	r3, r3, #16
 8004032:	2b10      	cmp	r3, #16
 8004034:	d0f0      	beq.n	8004018 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004036:	2300      	movs	r3, #0
}
 8004038:	4618      	mov	r0, r3
 800403a:	3714      	adds	r7, #20
 800403c:	46bd      	mov	sp, r7
 800403e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004042:	4770      	bx	lr

08004044 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004044:	b480      	push	{r7}
 8004046:	b085      	sub	sp, #20
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	460b      	mov	r3, r1
 800404e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	78fb      	ldrb	r3, [r7, #3]
 800405e:	68f9      	ldr	r1, [r7, #12]
 8004060:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004064:	4313      	orrs	r3, r2
 8004066:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004068:	2300      	movs	r3, #0
}
 800406a:	4618      	mov	r0, r3
 800406c:	3714      	adds	r7, #20
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr

08004076 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8004076:	b480      	push	{r7}
 8004078:	b087      	sub	sp, #28
 800407a:	af00      	add	r7, sp, #0
 800407c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	f003 0306 	and.w	r3, r3, #6
 800408e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d102      	bne.n	800409c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8004096:	2300      	movs	r3, #0
 8004098:	75fb      	strb	r3, [r7, #23]
 800409a:	e00a      	b.n	80040b2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d002      	beq.n	80040a8 <USB_GetDevSpeed+0x32>
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2b06      	cmp	r3, #6
 80040a6:	d102      	bne.n	80040ae <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80040a8:	2302      	movs	r3, #2
 80040aa:	75fb      	strb	r3, [r7, #23]
 80040ac:	e001      	b.n	80040b2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80040ae:	230f      	movs	r3, #15
 80040b0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80040b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	371c      	adds	r7, #28
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b085      	sub	sp, #20
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	781b      	ldrb	r3, [r3, #0]
 80040d2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	785b      	ldrb	r3, [r3, #1]
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d13a      	bne.n	8004152 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040e2:	69da      	ldr	r2, [r3, #28]
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	781b      	ldrb	r3, [r3, #0]
 80040e8:	f003 030f 	and.w	r3, r3, #15
 80040ec:	2101      	movs	r1, #1
 80040ee:	fa01 f303 	lsl.w	r3, r1, r3
 80040f2:	b29b      	uxth	r3, r3
 80040f4:	68f9      	ldr	r1, [r7, #12]
 80040f6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80040fa:	4313      	orrs	r3, r2
 80040fc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	015a      	lsls	r2, r3, #5
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	4413      	add	r3, r2
 8004106:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004110:	2b00      	cmp	r3, #0
 8004112:	d155      	bne.n	80041c0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	015a      	lsls	r2, r3, #5
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	4413      	add	r3, r2
 800411c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	791b      	ldrb	r3, [r3, #4]
 800412e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004130:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	059b      	lsls	r3, r3, #22
 8004136:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004138:	4313      	orrs	r3, r2
 800413a:	68ba      	ldr	r2, [r7, #8]
 800413c:	0151      	lsls	r1, r2, #5
 800413e:	68fa      	ldr	r2, [r7, #12]
 8004140:	440a      	add	r2, r1
 8004142:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004146:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800414a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800414e:	6013      	str	r3, [r2, #0]
 8004150:	e036      	b.n	80041c0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004158:	69da      	ldr	r2, [r3, #28]
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	781b      	ldrb	r3, [r3, #0]
 800415e:	f003 030f 	and.w	r3, r3, #15
 8004162:	2101      	movs	r1, #1
 8004164:	fa01 f303 	lsl.w	r3, r1, r3
 8004168:	041b      	lsls	r3, r3, #16
 800416a:	68f9      	ldr	r1, [r7, #12]
 800416c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004170:	4313      	orrs	r3, r2
 8004172:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	015a      	lsls	r2, r3, #5
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	4413      	add	r3, r2
 800417c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d11a      	bne.n	80041c0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	015a      	lsls	r2, r3, #5
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	4413      	add	r3, r2
 8004192:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	791b      	ldrb	r3, [r3, #4]
 80041a4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80041a6:	430b      	orrs	r3, r1
 80041a8:	4313      	orrs	r3, r2
 80041aa:	68ba      	ldr	r2, [r7, #8]
 80041ac:	0151      	lsls	r1, r2, #5
 80041ae:	68fa      	ldr	r2, [r7, #12]
 80041b0:	440a      	add	r2, r1
 80041b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80041b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80041be:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80041c0:	2300      	movs	r3, #0
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3714      	adds	r7, #20
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr
	...

080041d0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b085      	sub	sp, #20
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
 80041d8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	781b      	ldrb	r3, [r3, #0]
 80041e2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	785b      	ldrb	r3, [r3, #1]
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d161      	bne.n	80042b0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	015a      	lsls	r2, r3, #5
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	4413      	add	r3, r2
 80041f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80041fe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004202:	d11f      	bne.n	8004244 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	015a      	lsls	r2, r3, #5
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	4413      	add	r3, r2
 800420c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	68ba      	ldr	r2, [r7, #8]
 8004214:	0151      	lsls	r1, r2, #5
 8004216:	68fa      	ldr	r2, [r7, #12]
 8004218:	440a      	add	r2, r1
 800421a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800421e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004222:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	015a      	lsls	r2, r3, #5
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	4413      	add	r3, r2
 800422c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	68ba      	ldr	r2, [r7, #8]
 8004234:	0151      	lsls	r1, r2, #5
 8004236:	68fa      	ldr	r2, [r7, #12]
 8004238:	440a      	add	r2, r1
 800423a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800423e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004242:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800424a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	781b      	ldrb	r3, [r3, #0]
 8004250:	f003 030f 	and.w	r3, r3, #15
 8004254:	2101      	movs	r1, #1
 8004256:	fa01 f303 	lsl.w	r3, r1, r3
 800425a:	b29b      	uxth	r3, r3
 800425c:	43db      	mvns	r3, r3
 800425e:	68f9      	ldr	r1, [r7, #12]
 8004260:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004264:	4013      	ands	r3, r2
 8004266:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800426e:	69da      	ldr	r2, [r3, #28]
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	781b      	ldrb	r3, [r3, #0]
 8004274:	f003 030f 	and.w	r3, r3, #15
 8004278:	2101      	movs	r1, #1
 800427a:	fa01 f303 	lsl.w	r3, r1, r3
 800427e:	b29b      	uxth	r3, r3
 8004280:	43db      	mvns	r3, r3
 8004282:	68f9      	ldr	r1, [r7, #12]
 8004284:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004288:	4013      	ands	r3, r2
 800428a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	015a      	lsls	r2, r3, #5
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	4413      	add	r3, r2
 8004294:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	0159      	lsls	r1, r3, #5
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	440b      	add	r3, r1
 80042a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042a6:	4619      	mov	r1, r3
 80042a8:	4b35      	ldr	r3, [pc, #212]	@ (8004380 <USB_DeactivateEndpoint+0x1b0>)
 80042aa:	4013      	ands	r3, r2
 80042ac:	600b      	str	r3, [r1, #0]
 80042ae:	e060      	b.n	8004372 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	015a      	lsls	r2, r3, #5
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	4413      	add	r3, r2
 80042b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80042c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80042c6:	d11f      	bne.n	8004308 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	015a      	lsls	r2, r3, #5
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	4413      	add	r3, r2
 80042d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	68ba      	ldr	r2, [r7, #8]
 80042d8:	0151      	lsls	r1, r2, #5
 80042da:	68fa      	ldr	r2, [r7, #12]
 80042dc:	440a      	add	r2, r1
 80042de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80042e2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80042e6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	015a      	lsls	r2, r3, #5
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	4413      	add	r3, r2
 80042f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	68ba      	ldr	r2, [r7, #8]
 80042f8:	0151      	lsls	r1, r2, #5
 80042fa:	68fa      	ldr	r2, [r7, #12]
 80042fc:	440a      	add	r2, r1
 80042fe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004302:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004306:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800430e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	781b      	ldrb	r3, [r3, #0]
 8004314:	f003 030f 	and.w	r3, r3, #15
 8004318:	2101      	movs	r1, #1
 800431a:	fa01 f303 	lsl.w	r3, r1, r3
 800431e:	041b      	lsls	r3, r3, #16
 8004320:	43db      	mvns	r3, r3
 8004322:	68f9      	ldr	r1, [r7, #12]
 8004324:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004328:	4013      	ands	r3, r2
 800432a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004332:	69da      	ldr	r2, [r3, #28]
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	781b      	ldrb	r3, [r3, #0]
 8004338:	f003 030f 	and.w	r3, r3, #15
 800433c:	2101      	movs	r1, #1
 800433e:	fa01 f303 	lsl.w	r3, r1, r3
 8004342:	041b      	lsls	r3, r3, #16
 8004344:	43db      	mvns	r3, r3
 8004346:	68f9      	ldr	r1, [r7, #12]
 8004348:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800434c:	4013      	ands	r3, r2
 800434e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	015a      	lsls	r2, r3, #5
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	4413      	add	r3, r2
 8004358:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	0159      	lsls	r1, r3, #5
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	440b      	add	r3, r1
 8004366:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800436a:	4619      	mov	r1, r3
 800436c:	4b05      	ldr	r3, [pc, #20]	@ (8004384 <USB_DeactivateEndpoint+0x1b4>)
 800436e:	4013      	ands	r3, r2
 8004370:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8004372:	2300      	movs	r3, #0
}
 8004374:	4618      	mov	r0, r3
 8004376:	3714      	adds	r7, #20
 8004378:	46bd      	mov	sp, r7
 800437a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437e:	4770      	bx	lr
 8004380:	ec337800 	.word	0xec337800
 8004384:	eff37800 	.word	0xeff37800

08004388 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b08a      	sub	sp, #40	@ 0x28
 800438c:	af02      	add	r7, sp, #8
 800438e:	60f8      	str	r0, [r7, #12]
 8004390:	60b9      	str	r1, [r7, #8]
 8004392:	4613      	mov	r3, r2
 8004394:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	781b      	ldrb	r3, [r3, #0]
 800439e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	785b      	ldrb	r3, [r3, #1]
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	f040 817f 	bne.w	80046a8 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	691b      	ldr	r3, [r3, #16]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d132      	bne.n	8004418 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80043b2:	69bb      	ldr	r3, [r7, #24]
 80043b4:	015a      	lsls	r2, r3, #5
 80043b6:	69fb      	ldr	r3, [r7, #28]
 80043b8:	4413      	add	r3, r2
 80043ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80043be:	691b      	ldr	r3, [r3, #16]
 80043c0:	69ba      	ldr	r2, [r7, #24]
 80043c2:	0151      	lsls	r1, r2, #5
 80043c4:	69fa      	ldr	r2, [r7, #28]
 80043c6:	440a      	add	r2, r1
 80043c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80043cc:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80043d0:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80043d4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80043d6:	69bb      	ldr	r3, [r7, #24]
 80043d8:	015a      	lsls	r2, r3, #5
 80043da:	69fb      	ldr	r3, [r7, #28]
 80043dc:	4413      	add	r3, r2
 80043de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80043e2:	691b      	ldr	r3, [r3, #16]
 80043e4:	69ba      	ldr	r2, [r7, #24]
 80043e6:	0151      	lsls	r1, r2, #5
 80043e8:	69fa      	ldr	r2, [r7, #28]
 80043ea:	440a      	add	r2, r1
 80043ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80043f0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80043f4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80043f6:	69bb      	ldr	r3, [r7, #24]
 80043f8:	015a      	lsls	r2, r3, #5
 80043fa:	69fb      	ldr	r3, [r7, #28]
 80043fc:	4413      	add	r3, r2
 80043fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004402:	691b      	ldr	r3, [r3, #16]
 8004404:	69ba      	ldr	r2, [r7, #24]
 8004406:	0151      	lsls	r1, r2, #5
 8004408:	69fa      	ldr	r2, [r7, #28]
 800440a:	440a      	add	r2, r1
 800440c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004410:	0cdb      	lsrs	r3, r3, #19
 8004412:	04db      	lsls	r3, r3, #19
 8004414:	6113      	str	r3, [r2, #16]
 8004416:	e097      	b.n	8004548 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004418:	69bb      	ldr	r3, [r7, #24]
 800441a:	015a      	lsls	r2, r3, #5
 800441c:	69fb      	ldr	r3, [r7, #28]
 800441e:	4413      	add	r3, r2
 8004420:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004424:	691b      	ldr	r3, [r3, #16]
 8004426:	69ba      	ldr	r2, [r7, #24]
 8004428:	0151      	lsls	r1, r2, #5
 800442a:	69fa      	ldr	r2, [r7, #28]
 800442c:	440a      	add	r2, r1
 800442e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004432:	0cdb      	lsrs	r3, r3, #19
 8004434:	04db      	lsls	r3, r3, #19
 8004436:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004438:	69bb      	ldr	r3, [r7, #24]
 800443a:	015a      	lsls	r2, r3, #5
 800443c:	69fb      	ldr	r3, [r7, #28]
 800443e:	4413      	add	r3, r2
 8004440:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004444:	691b      	ldr	r3, [r3, #16]
 8004446:	69ba      	ldr	r2, [r7, #24]
 8004448:	0151      	lsls	r1, r2, #5
 800444a:	69fa      	ldr	r2, [r7, #28]
 800444c:	440a      	add	r2, r1
 800444e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004452:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004456:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800445a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800445c:	69bb      	ldr	r3, [r7, #24]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d11a      	bne.n	8004498 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	691a      	ldr	r2, [r3, #16]
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	429a      	cmp	r2, r3
 800446c:	d903      	bls.n	8004476 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	689a      	ldr	r2, [r3, #8]
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004476:	69bb      	ldr	r3, [r7, #24]
 8004478:	015a      	lsls	r2, r3, #5
 800447a:	69fb      	ldr	r3, [r7, #28]
 800447c:	4413      	add	r3, r2
 800447e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004482:	691b      	ldr	r3, [r3, #16]
 8004484:	69ba      	ldr	r2, [r7, #24]
 8004486:	0151      	lsls	r1, r2, #5
 8004488:	69fa      	ldr	r2, [r7, #28]
 800448a:	440a      	add	r2, r1
 800448c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004490:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004494:	6113      	str	r3, [r2, #16]
 8004496:	e044      	b.n	8004522 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	691a      	ldr	r2, [r3, #16]
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	4413      	add	r3, r2
 80044a2:	1e5a      	subs	r2, r3, #1
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80044ac:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80044ae:	69bb      	ldr	r3, [r7, #24]
 80044b0:	015a      	lsls	r2, r3, #5
 80044b2:	69fb      	ldr	r3, [r7, #28]
 80044b4:	4413      	add	r3, r2
 80044b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044ba:	691a      	ldr	r2, [r3, #16]
 80044bc:	8afb      	ldrh	r3, [r7, #22]
 80044be:	04d9      	lsls	r1, r3, #19
 80044c0:	4ba4      	ldr	r3, [pc, #656]	@ (8004754 <USB_EPStartXfer+0x3cc>)
 80044c2:	400b      	ands	r3, r1
 80044c4:	69b9      	ldr	r1, [r7, #24]
 80044c6:	0148      	lsls	r0, r1, #5
 80044c8:	69f9      	ldr	r1, [r7, #28]
 80044ca:	4401      	add	r1, r0
 80044cc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80044d0:	4313      	orrs	r3, r2
 80044d2:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	791b      	ldrb	r3, [r3, #4]
 80044d8:	2b01      	cmp	r3, #1
 80044da:	d122      	bne.n	8004522 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80044dc:	69bb      	ldr	r3, [r7, #24]
 80044de:	015a      	lsls	r2, r3, #5
 80044e0:	69fb      	ldr	r3, [r7, #28]
 80044e2:	4413      	add	r3, r2
 80044e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044e8:	691b      	ldr	r3, [r3, #16]
 80044ea:	69ba      	ldr	r2, [r7, #24]
 80044ec:	0151      	lsls	r1, r2, #5
 80044ee:	69fa      	ldr	r2, [r7, #28]
 80044f0:	440a      	add	r2, r1
 80044f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80044f6:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80044fa:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80044fc:	69bb      	ldr	r3, [r7, #24]
 80044fe:	015a      	lsls	r2, r3, #5
 8004500:	69fb      	ldr	r3, [r7, #28]
 8004502:	4413      	add	r3, r2
 8004504:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004508:	691a      	ldr	r2, [r3, #16]
 800450a:	8afb      	ldrh	r3, [r7, #22]
 800450c:	075b      	lsls	r3, r3, #29
 800450e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8004512:	69b9      	ldr	r1, [r7, #24]
 8004514:	0148      	lsls	r0, r1, #5
 8004516:	69f9      	ldr	r1, [r7, #28]
 8004518:	4401      	add	r1, r0
 800451a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800451e:	4313      	orrs	r3, r2
 8004520:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004522:	69bb      	ldr	r3, [r7, #24]
 8004524:	015a      	lsls	r2, r3, #5
 8004526:	69fb      	ldr	r3, [r7, #28]
 8004528:	4413      	add	r3, r2
 800452a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800452e:	691a      	ldr	r2, [r3, #16]
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	691b      	ldr	r3, [r3, #16]
 8004534:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004538:	69b9      	ldr	r1, [r7, #24]
 800453a:	0148      	lsls	r0, r1, #5
 800453c:	69f9      	ldr	r1, [r7, #28]
 800453e:	4401      	add	r1, r0
 8004540:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004544:	4313      	orrs	r3, r2
 8004546:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004548:	79fb      	ldrb	r3, [r7, #7]
 800454a:	2b01      	cmp	r3, #1
 800454c:	d14b      	bne.n	80045e6 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	69db      	ldr	r3, [r3, #28]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d009      	beq.n	800456a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004556:	69bb      	ldr	r3, [r7, #24]
 8004558:	015a      	lsls	r2, r3, #5
 800455a:	69fb      	ldr	r3, [r7, #28]
 800455c:	4413      	add	r3, r2
 800455e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004562:	461a      	mov	r2, r3
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	69db      	ldr	r3, [r3, #28]
 8004568:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	791b      	ldrb	r3, [r3, #4]
 800456e:	2b01      	cmp	r3, #1
 8004570:	d128      	bne.n	80045c4 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004572:	69fb      	ldr	r3, [r7, #28]
 8004574:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800457e:	2b00      	cmp	r3, #0
 8004580:	d110      	bne.n	80045a4 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004582:	69bb      	ldr	r3, [r7, #24]
 8004584:	015a      	lsls	r2, r3, #5
 8004586:	69fb      	ldr	r3, [r7, #28]
 8004588:	4413      	add	r3, r2
 800458a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	69ba      	ldr	r2, [r7, #24]
 8004592:	0151      	lsls	r1, r2, #5
 8004594:	69fa      	ldr	r2, [r7, #28]
 8004596:	440a      	add	r2, r1
 8004598:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800459c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80045a0:	6013      	str	r3, [r2, #0]
 80045a2:	e00f      	b.n	80045c4 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80045a4:	69bb      	ldr	r3, [r7, #24]
 80045a6:	015a      	lsls	r2, r3, #5
 80045a8:	69fb      	ldr	r3, [r7, #28]
 80045aa:	4413      	add	r3, r2
 80045ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	69ba      	ldr	r2, [r7, #24]
 80045b4:	0151      	lsls	r1, r2, #5
 80045b6:	69fa      	ldr	r2, [r7, #28]
 80045b8:	440a      	add	r2, r1
 80045ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80045be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045c2:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80045c4:	69bb      	ldr	r3, [r7, #24]
 80045c6:	015a      	lsls	r2, r3, #5
 80045c8:	69fb      	ldr	r3, [r7, #28]
 80045ca:	4413      	add	r3, r2
 80045cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	69ba      	ldr	r2, [r7, #24]
 80045d4:	0151      	lsls	r1, r2, #5
 80045d6:	69fa      	ldr	r2, [r7, #28]
 80045d8:	440a      	add	r2, r1
 80045da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80045de:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80045e2:	6013      	str	r3, [r2, #0]
 80045e4:	e166      	b.n	80048b4 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80045e6:	69bb      	ldr	r3, [r7, #24]
 80045e8:	015a      	lsls	r2, r3, #5
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	4413      	add	r3, r2
 80045ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	69ba      	ldr	r2, [r7, #24]
 80045f6:	0151      	lsls	r1, r2, #5
 80045f8:	69fa      	ldr	r2, [r7, #28]
 80045fa:	440a      	add	r2, r1
 80045fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004600:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004604:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	791b      	ldrb	r3, [r3, #4]
 800460a:	2b01      	cmp	r3, #1
 800460c:	d015      	beq.n	800463a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	691b      	ldr	r3, [r3, #16]
 8004612:	2b00      	cmp	r3, #0
 8004614:	f000 814e 	beq.w	80048b4 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800461e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	781b      	ldrb	r3, [r3, #0]
 8004624:	f003 030f 	and.w	r3, r3, #15
 8004628:	2101      	movs	r1, #1
 800462a:	fa01 f303 	lsl.w	r3, r1, r3
 800462e:	69f9      	ldr	r1, [r7, #28]
 8004630:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004634:	4313      	orrs	r3, r2
 8004636:	634b      	str	r3, [r1, #52]	@ 0x34
 8004638:	e13c      	b.n	80048b4 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800463a:	69fb      	ldr	r3, [r7, #28]
 800463c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004646:	2b00      	cmp	r3, #0
 8004648:	d110      	bne.n	800466c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800464a:	69bb      	ldr	r3, [r7, #24]
 800464c:	015a      	lsls	r2, r3, #5
 800464e:	69fb      	ldr	r3, [r7, #28]
 8004650:	4413      	add	r3, r2
 8004652:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	69ba      	ldr	r2, [r7, #24]
 800465a:	0151      	lsls	r1, r2, #5
 800465c:	69fa      	ldr	r2, [r7, #28]
 800465e:	440a      	add	r2, r1
 8004660:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004664:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004668:	6013      	str	r3, [r2, #0]
 800466a:	e00f      	b.n	800468c <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800466c:	69bb      	ldr	r3, [r7, #24]
 800466e:	015a      	lsls	r2, r3, #5
 8004670:	69fb      	ldr	r3, [r7, #28]
 8004672:	4413      	add	r3, r2
 8004674:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	69ba      	ldr	r2, [r7, #24]
 800467c:	0151      	lsls	r1, r2, #5
 800467e:	69fa      	ldr	r2, [r7, #28]
 8004680:	440a      	add	r2, r1
 8004682:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004686:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800468a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	68d9      	ldr	r1, [r3, #12]
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	781a      	ldrb	r2, [r3, #0]
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	691b      	ldr	r3, [r3, #16]
 8004698:	b298      	uxth	r0, r3
 800469a:	79fb      	ldrb	r3, [r7, #7]
 800469c:	9300      	str	r3, [sp, #0]
 800469e:	4603      	mov	r3, r0
 80046a0:	68f8      	ldr	r0, [r7, #12]
 80046a2:	f000 f9b9 	bl	8004a18 <USB_WritePacket>
 80046a6:	e105      	b.n	80048b4 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80046a8:	69bb      	ldr	r3, [r7, #24]
 80046aa:	015a      	lsls	r2, r3, #5
 80046ac:	69fb      	ldr	r3, [r7, #28]
 80046ae:	4413      	add	r3, r2
 80046b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046b4:	691b      	ldr	r3, [r3, #16]
 80046b6:	69ba      	ldr	r2, [r7, #24]
 80046b8:	0151      	lsls	r1, r2, #5
 80046ba:	69fa      	ldr	r2, [r7, #28]
 80046bc:	440a      	add	r2, r1
 80046be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80046c2:	0cdb      	lsrs	r3, r3, #19
 80046c4:	04db      	lsls	r3, r3, #19
 80046c6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80046c8:	69bb      	ldr	r3, [r7, #24]
 80046ca:	015a      	lsls	r2, r3, #5
 80046cc:	69fb      	ldr	r3, [r7, #28]
 80046ce:	4413      	add	r3, r2
 80046d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046d4:	691b      	ldr	r3, [r3, #16]
 80046d6:	69ba      	ldr	r2, [r7, #24]
 80046d8:	0151      	lsls	r1, r2, #5
 80046da:	69fa      	ldr	r2, [r7, #28]
 80046dc:	440a      	add	r2, r1
 80046de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80046e2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80046e6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80046ea:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80046ec:	69bb      	ldr	r3, [r7, #24]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d132      	bne.n	8004758 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	691b      	ldr	r3, [r3, #16]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d003      	beq.n	8004702 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	689a      	ldr	r2, [r3, #8]
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	689a      	ldr	r2, [r3, #8]
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800470a:	69bb      	ldr	r3, [r7, #24]
 800470c:	015a      	lsls	r2, r3, #5
 800470e:	69fb      	ldr	r3, [r7, #28]
 8004710:	4413      	add	r3, r2
 8004712:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004716:	691a      	ldr	r2, [r3, #16]
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	6a1b      	ldr	r3, [r3, #32]
 800471c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004720:	69b9      	ldr	r1, [r7, #24]
 8004722:	0148      	lsls	r0, r1, #5
 8004724:	69f9      	ldr	r1, [r7, #28]
 8004726:	4401      	add	r1, r0
 8004728:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800472c:	4313      	orrs	r3, r2
 800472e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004730:	69bb      	ldr	r3, [r7, #24]
 8004732:	015a      	lsls	r2, r3, #5
 8004734:	69fb      	ldr	r3, [r7, #28]
 8004736:	4413      	add	r3, r2
 8004738:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800473c:	691b      	ldr	r3, [r3, #16]
 800473e:	69ba      	ldr	r2, [r7, #24]
 8004740:	0151      	lsls	r1, r2, #5
 8004742:	69fa      	ldr	r2, [r7, #28]
 8004744:	440a      	add	r2, r1
 8004746:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800474a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800474e:	6113      	str	r3, [r2, #16]
 8004750:	e062      	b.n	8004818 <USB_EPStartXfer+0x490>
 8004752:	bf00      	nop
 8004754:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	691b      	ldr	r3, [r3, #16]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d123      	bne.n	80047a8 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004760:	69bb      	ldr	r3, [r7, #24]
 8004762:	015a      	lsls	r2, r3, #5
 8004764:	69fb      	ldr	r3, [r7, #28]
 8004766:	4413      	add	r3, r2
 8004768:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800476c:	691a      	ldr	r2, [r3, #16]
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004776:	69b9      	ldr	r1, [r7, #24]
 8004778:	0148      	lsls	r0, r1, #5
 800477a:	69f9      	ldr	r1, [r7, #28]
 800477c:	4401      	add	r1, r0
 800477e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004782:	4313      	orrs	r3, r2
 8004784:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	015a      	lsls	r2, r3, #5
 800478a:	69fb      	ldr	r3, [r7, #28]
 800478c:	4413      	add	r3, r2
 800478e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004792:	691b      	ldr	r3, [r3, #16]
 8004794:	69ba      	ldr	r2, [r7, #24]
 8004796:	0151      	lsls	r1, r2, #5
 8004798:	69fa      	ldr	r2, [r7, #28]
 800479a:	440a      	add	r2, r1
 800479c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80047a0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80047a4:	6113      	str	r3, [r2, #16]
 80047a6:	e037      	b.n	8004818 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	691a      	ldr	r2, [r3, #16]
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	4413      	add	r3, r2
 80047b2:	1e5a      	subs	r2, r3, #1
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80047bc:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	8afa      	ldrh	r2, [r7, #22]
 80047c4:	fb03 f202 	mul.w	r2, r3, r2
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80047cc:	69bb      	ldr	r3, [r7, #24]
 80047ce:	015a      	lsls	r2, r3, #5
 80047d0:	69fb      	ldr	r3, [r7, #28]
 80047d2:	4413      	add	r3, r2
 80047d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047d8:	691a      	ldr	r2, [r3, #16]
 80047da:	8afb      	ldrh	r3, [r7, #22]
 80047dc:	04d9      	lsls	r1, r3, #19
 80047de:	4b38      	ldr	r3, [pc, #224]	@ (80048c0 <USB_EPStartXfer+0x538>)
 80047e0:	400b      	ands	r3, r1
 80047e2:	69b9      	ldr	r1, [r7, #24]
 80047e4:	0148      	lsls	r0, r1, #5
 80047e6:	69f9      	ldr	r1, [r7, #28]
 80047e8:	4401      	add	r1, r0
 80047ea:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80047ee:	4313      	orrs	r3, r2
 80047f0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80047f2:	69bb      	ldr	r3, [r7, #24]
 80047f4:	015a      	lsls	r2, r3, #5
 80047f6:	69fb      	ldr	r3, [r7, #28]
 80047f8:	4413      	add	r3, r2
 80047fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047fe:	691a      	ldr	r2, [r3, #16]
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	6a1b      	ldr	r3, [r3, #32]
 8004804:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004808:	69b9      	ldr	r1, [r7, #24]
 800480a:	0148      	lsls	r0, r1, #5
 800480c:	69f9      	ldr	r1, [r7, #28]
 800480e:	4401      	add	r1, r0
 8004810:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004814:	4313      	orrs	r3, r2
 8004816:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8004818:	79fb      	ldrb	r3, [r7, #7]
 800481a:	2b01      	cmp	r3, #1
 800481c:	d10d      	bne.n	800483a <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	68db      	ldr	r3, [r3, #12]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d009      	beq.n	800483a <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	68d9      	ldr	r1, [r3, #12]
 800482a:	69bb      	ldr	r3, [r7, #24]
 800482c:	015a      	lsls	r2, r3, #5
 800482e:	69fb      	ldr	r3, [r7, #28]
 8004830:	4413      	add	r3, r2
 8004832:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004836:	460a      	mov	r2, r1
 8004838:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	791b      	ldrb	r3, [r3, #4]
 800483e:	2b01      	cmp	r3, #1
 8004840:	d128      	bne.n	8004894 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004842:	69fb      	ldr	r3, [r7, #28]
 8004844:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800484e:	2b00      	cmp	r3, #0
 8004850:	d110      	bne.n	8004874 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004852:	69bb      	ldr	r3, [r7, #24]
 8004854:	015a      	lsls	r2, r3, #5
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	4413      	add	r3, r2
 800485a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	69ba      	ldr	r2, [r7, #24]
 8004862:	0151      	lsls	r1, r2, #5
 8004864:	69fa      	ldr	r2, [r7, #28]
 8004866:	440a      	add	r2, r1
 8004868:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800486c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004870:	6013      	str	r3, [r2, #0]
 8004872:	e00f      	b.n	8004894 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004874:	69bb      	ldr	r3, [r7, #24]
 8004876:	015a      	lsls	r2, r3, #5
 8004878:	69fb      	ldr	r3, [r7, #28]
 800487a:	4413      	add	r3, r2
 800487c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	69ba      	ldr	r2, [r7, #24]
 8004884:	0151      	lsls	r1, r2, #5
 8004886:	69fa      	ldr	r2, [r7, #28]
 8004888:	440a      	add	r2, r1
 800488a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800488e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004892:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004894:	69bb      	ldr	r3, [r7, #24]
 8004896:	015a      	lsls	r2, r3, #5
 8004898:	69fb      	ldr	r3, [r7, #28]
 800489a:	4413      	add	r3, r2
 800489c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	69ba      	ldr	r2, [r7, #24]
 80048a4:	0151      	lsls	r1, r2, #5
 80048a6:	69fa      	ldr	r2, [r7, #28]
 80048a8:	440a      	add	r2, r1
 80048aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80048ae:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80048b2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80048b4:	2300      	movs	r3, #0
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3720      	adds	r7, #32
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}
 80048be:	bf00      	nop
 80048c0:	1ff80000 	.word	0x1ff80000

080048c4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b087      	sub	sp, #28
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80048ce:	2300      	movs	r3, #0
 80048d0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80048d2:	2300      	movs	r3, #0
 80048d4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	785b      	ldrb	r3, [r3, #1]
 80048de:	2b01      	cmp	r3, #1
 80048e0:	d14a      	bne.n	8004978 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	781b      	ldrb	r3, [r3, #0]
 80048e6:	015a      	lsls	r2, r3, #5
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	4413      	add	r3, r2
 80048ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80048f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80048fa:	f040 8086 	bne.w	8004a0a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	781b      	ldrb	r3, [r3, #0]
 8004902:	015a      	lsls	r2, r3, #5
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	4413      	add	r3, r2
 8004908:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	683a      	ldr	r2, [r7, #0]
 8004910:	7812      	ldrb	r2, [r2, #0]
 8004912:	0151      	lsls	r1, r2, #5
 8004914:	693a      	ldr	r2, [r7, #16]
 8004916:	440a      	add	r2, r1
 8004918:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800491c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004920:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	781b      	ldrb	r3, [r3, #0]
 8004926:	015a      	lsls	r2, r3, #5
 8004928:	693b      	ldr	r3, [r7, #16]
 800492a:	4413      	add	r3, r2
 800492c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	683a      	ldr	r2, [r7, #0]
 8004934:	7812      	ldrb	r2, [r2, #0]
 8004936:	0151      	lsls	r1, r2, #5
 8004938:	693a      	ldr	r2, [r7, #16]
 800493a:	440a      	add	r2, r1
 800493c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004940:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004944:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	3301      	adds	r3, #1
 800494a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004952:	4293      	cmp	r3, r2
 8004954:	d902      	bls.n	800495c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	75fb      	strb	r3, [r7, #23]
          break;
 800495a:	e056      	b.n	8004a0a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	781b      	ldrb	r3, [r3, #0]
 8004960:	015a      	lsls	r2, r3, #5
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	4413      	add	r3, r2
 8004966:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004970:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004974:	d0e7      	beq.n	8004946 <USB_EPStopXfer+0x82>
 8004976:	e048      	b.n	8004a0a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	781b      	ldrb	r3, [r3, #0]
 800497c:	015a      	lsls	r2, r3, #5
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	4413      	add	r3, r2
 8004982:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800498c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004990:	d13b      	bne.n	8004a0a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	781b      	ldrb	r3, [r3, #0]
 8004996:	015a      	lsls	r2, r3, #5
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	4413      	add	r3, r2
 800499c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	683a      	ldr	r2, [r7, #0]
 80049a4:	7812      	ldrb	r2, [r2, #0]
 80049a6:	0151      	lsls	r1, r2, #5
 80049a8:	693a      	ldr	r2, [r7, #16]
 80049aa:	440a      	add	r2, r1
 80049ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80049b0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80049b4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	781b      	ldrb	r3, [r3, #0]
 80049ba:	015a      	lsls	r2, r3, #5
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	4413      	add	r3, r2
 80049c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	683a      	ldr	r2, [r7, #0]
 80049c8:	7812      	ldrb	r2, [r2, #0]
 80049ca:	0151      	lsls	r1, r2, #5
 80049cc:	693a      	ldr	r2, [r7, #16]
 80049ce:	440a      	add	r2, r1
 80049d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80049d4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80049d8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	3301      	adds	r3, #1
 80049de:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d902      	bls.n	80049f0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	75fb      	strb	r3, [r7, #23]
          break;
 80049ee:	e00c      	b.n	8004a0a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	781b      	ldrb	r3, [r3, #0]
 80049f4:	015a      	lsls	r2, r3, #5
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	4413      	add	r3, r2
 80049fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004a04:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004a08:	d0e7      	beq.n	80049da <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8004a0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	371c      	adds	r7, #28
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr

08004a18 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b089      	sub	sp, #36	@ 0x24
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	60f8      	str	r0, [r7, #12]
 8004a20:	60b9      	str	r1, [r7, #8]
 8004a22:	4611      	mov	r1, r2
 8004a24:	461a      	mov	r2, r3
 8004a26:	460b      	mov	r3, r1
 8004a28:	71fb      	strb	r3, [r7, #7]
 8004a2a:	4613      	mov	r3, r2
 8004a2c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8004a36:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d123      	bne.n	8004a86 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004a3e:	88bb      	ldrh	r3, [r7, #4]
 8004a40:	3303      	adds	r3, #3
 8004a42:	089b      	lsrs	r3, r3, #2
 8004a44:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004a46:	2300      	movs	r3, #0
 8004a48:	61bb      	str	r3, [r7, #24]
 8004a4a:	e018      	b.n	8004a7e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004a4c:	79fb      	ldrb	r3, [r7, #7]
 8004a4e:	031a      	lsls	r2, r3, #12
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	4413      	add	r3, r2
 8004a54:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a58:	461a      	mov	r2, r3
 8004a5a:	69fb      	ldr	r3, [r7, #28]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004a60:	69fb      	ldr	r3, [r7, #28]
 8004a62:	3301      	adds	r3, #1
 8004a64:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004a66:	69fb      	ldr	r3, [r7, #28]
 8004a68:	3301      	adds	r3, #1
 8004a6a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004a6c:	69fb      	ldr	r3, [r7, #28]
 8004a6e:	3301      	adds	r3, #1
 8004a70:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004a72:	69fb      	ldr	r3, [r7, #28]
 8004a74:	3301      	adds	r3, #1
 8004a76:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004a78:	69bb      	ldr	r3, [r7, #24]
 8004a7a:	3301      	adds	r3, #1
 8004a7c:	61bb      	str	r3, [r7, #24]
 8004a7e:	69ba      	ldr	r2, [r7, #24]
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	429a      	cmp	r2, r3
 8004a84:	d3e2      	bcc.n	8004a4c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004a86:	2300      	movs	r3, #0
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	3724      	adds	r7, #36	@ 0x24
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a92:	4770      	bx	lr

08004a94 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b08b      	sub	sp, #44	@ 0x2c
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	60f8      	str	r0, [r7, #12]
 8004a9c:	60b9      	str	r1, [r7, #8]
 8004a9e:	4613      	mov	r3, r2
 8004aa0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004aaa:	88fb      	ldrh	r3, [r7, #6]
 8004aac:	089b      	lsrs	r3, r3, #2
 8004aae:	b29b      	uxth	r3, r3
 8004ab0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8004ab2:	88fb      	ldrh	r3, [r7, #6]
 8004ab4:	f003 0303 	and.w	r3, r3, #3
 8004ab8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004aba:	2300      	movs	r3, #0
 8004abc:	623b      	str	r3, [r7, #32]
 8004abe:	e014      	b.n	8004aea <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004ac0:	69bb      	ldr	r3, [r7, #24]
 8004ac2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004ac6:	681a      	ldr	r2, [r3, #0]
 8004ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aca:	601a      	str	r2, [r3, #0]
    pDest++;
 8004acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ace:	3301      	adds	r3, #1
 8004ad0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad4:	3301      	adds	r3, #1
 8004ad6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ada:	3301      	adds	r3, #1
 8004adc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae0:	3301      	adds	r3, #1
 8004ae2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8004ae4:	6a3b      	ldr	r3, [r7, #32]
 8004ae6:	3301      	adds	r3, #1
 8004ae8:	623b      	str	r3, [r7, #32]
 8004aea:	6a3a      	ldr	r2, [r7, #32]
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	429a      	cmp	r2, r3
 8004af0:	d3e6      	bcc.n	8004ac0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004af2:	8bfb      	ldrh	r3, [r7, #30]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d01e      	beq.n	8004b36 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004af8:	2300      	movs	r3, #0
 8004afa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004afc:	69bb      	ldr	r3, [r7, #24]
 8004afe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b02:	461a      	mov	r2, r3
 8004b04:	f107 0310 	add.w	r3, r7, #16
 8004b08:	6812      	ldr	r2, [r2, #0]
 8004b0a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004b0c:	693a      	ldr	r2, [r7, #16]
 8004b0e:	6a3b      	ldr	r3, [r7, #32]
 8004b10:	b2db      	uxtb	r3, r3
 8004b12:	00db      	lsls	r3, r3, #3
 8004b14:	fa22 f303 	lsr.w	r3, r2, r3
 8004b18:	b2da      	uxtb	r2, r3
 8004b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b1c:	701a      	strb	r2, [r3, #0]
      i++;
 8004b1e:	6a3b      	ldr	r3, [r7, #32]
 8004b20:	3301      	adds	r3, #1
 8004b22:	623b      	str	r3, [r7, #32]
      pDest++;
 8004b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b26:	3301      	adds	r3, #1
 8004b28:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8004b2a:	8bfb      	ldrh	r3, [r7, #30]
 8004b2c:	3b01      	subs	r3, #1
 8004b2e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004b30:	8bfb      	ldrh	r3, [r7, #30]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d1ea      	bne.n	8004b0c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	372c      	adds	r7, #44	@ 0x2c
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr

08004b44 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b085      	sub	sp, #20
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
 8004b4c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	781b      	ldrb	r3, [r3, #0]
 8004b56:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	785b      	ldrb	r3, [r3, #1]
 8004b5c:	2b01      	cmp	r3, #1
 8004b5e:	d12c      	bne.n	8004bba <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	015a      	lsls	r2, r3, #5
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	4413      	add	r3, r2
 8004b68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	db12      	blt.n	8004b98 <USB_EPSetStall+0x54>
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d00f      	beq.n	8004b98 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	015a      	lsls	r2, r3, #5
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	4413      	add	r3, r2
 8004b80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	68ba      	ldr	r2, [r7, #8]
 8004b88:	0151      	lsls	r1, r2, #5
 8004b8a:	68fa      	ldr	r2, [r7, #12]
 8004b8c:	440a      	add	r2, r1
 8004b8e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004b92:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004b96:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	015a      	lsls	r2, r3, #5
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	4413      	add	r3, r2
 8004ba0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	68ba      	ldr	r2, [r7, #8]
 8004ba8:	0151      	lsls	r1, r2, #5
 8004baa:	68fa      	ldr	r2, [r7, #12]
 8004bac:	440a      	add	r2, r1
 8004bae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004bb2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004bb6:	6013      	str	r3, [r2, #0]
 8004bb8:	e02b      	b.n	8004c12 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	015a      	lsls	r2, r3, #5
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	4413      	add	r3, r2
 8004bc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	db12      	blt.n	8004bf2 <USB_EPSetStall+0xae>
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d00f      	beq.n	8004bf2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	015a      	lsls	r2, r3, #5
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	4413      	add	r3, r2
 8004bda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	68ba      	ldr	r2, [r7, #8]
 8004be2:	0151      	lsls	r1, r2, #5
 8004be4:	68fa      	ldr	r2, [r7, #12]
 8004be6:	440a      	add	r2, r1
 8004be8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004bec:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004bf0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	015a      	lsls	r2, r3, #5
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	4413      	add	r3, r2
 8004bfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	68ba      	ldr	r2, [r7, #8]
 8004c02:	0151      	lsls	r1, r2, #5
 8004c04:	68fa      	ldr	r2, [r7, #12]
 8004c06:	440a      	add	r2, r1
 8004c08:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c0c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004c10:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004c12:	2300      	movs	r3, #0
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3714      	adds	r7, #20
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1e:	4770      	bx	lr

08004c20 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b085      	sub	sp, #20
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
 8004c28:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	781b      	ldrb	r3, [r3, #0]
 8004c32:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	785b      	ldrb	r3, [r3, #1]
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d128      	bne.n	8004c8e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	015a      	lsls	r2, r3, #5
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	4413      	add	r3, r2
 8004c44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	68ba      	ldr	r2, [r7, #8]
 8004c4c:	0151      	lsls	r1, r2, #5
 8004c4e:	68fa      	ldr	r2, [r7, #12]
 8004c50:	440a      	add	r2, r1
 8004c52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004c56:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004c5a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	791b      	ldrb	r3, [r3, #4]
 8004c60:	2b03      	cmp	r3, #3
 8004c62:	d003      	beq.n	8004c6c <USB_EPClearStall+0x4c>
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	791b      	ldrb	r3, [r3, #4]
 8004c68:	2b02      	cmp	r3, #2
 8004c6a:	d138      	bne.n	8004cde <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	015a      	lsls	r2, r3, #5
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	4413      	add	r3, r2
 8004c74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	68ba      	ldr	r2, [r7, #8]
 8004c7c:	0151      	lsls	r1, r2, #5
 8004c7e:	68fa      	ldr	r2, [r7, #12]
 8004c80:	440a      	add	r2, r1
 8004c82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004c86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c8a:	6013      	str	r3, [r2, #0]
 8004c8c:	e027      	b.n	8004cde <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	015a      	lsls	r2, r3, #5
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	4413      	add	r3, r2
 8004c96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	68ba      	ldr	r2, [r7, #8]
 8004c9e:	0151      	lsls	r1, r2, #5
 8004ca0:	68fa      	ldr	r2, [r7, #12]
 8004ca2:	440a      	add	r2, r1
 8004ca4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ca8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004cac:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	791b      	ldrb	r3, [r3, #4]
 8004cb2:	2b03      	cmp	r3, #3
 8004cb4:	d003      	beq.n	8004cbe <USB_EPClearStall+0x9e>
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	791b      	ldrb	r3, [r3, #4]
 8004cba:	2b02      	cmp	r3, #2
 8004cbc:	d10f      	bne.n	8004cde <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	015a      	lsls	r2, r3, #5
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	4413      	add	r3, r2
 8004cc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	68ba      	ldr	r2, [r7, #8]
 8004cce:	0151      	lsls	r1, r2, #5
 8004cd0:	68fa      	ldr	r2, [r7, #12]
 8004cd2:	440a      	add	r2, r1
 8004cd4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004cd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004cdc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8004cde:	2300      	movs	r3, #0
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3714      	adds	r7, #20
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cea:	4770      	bx	lr

08004cec <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b085      	sub	sp, #20
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	460b      	mov	r3, r1
 8004cf6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	68fa      	ldr	r2, [r7, #12]
 8004d06:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d0a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004d0e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	78fb      	ldrb	r3, [r7, #3]
 8004d1a:	011b      	lsls	r3, r3, #4
 8004d1c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8004d20:	68f9      	ldr	r1, [r7, #12]
 8004d22:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004d26:	4313      	orrs	r3, r2
 8004d28:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8004d2a:	2300      	movs	r3, #0
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	3714      	adds	r7, #20
 8004d30:	46bd      	mov	sp, r7
 8004d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d36:	4770      	bx	lr

08004d38 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b085      	sub	sp, #20
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	68fa      	ldr	r2, [r7, #12]
 8004d4e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8004d52:	f023 0303 	bic.w	r3, r3, #3
 8004d56:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d5e:	685b      	ldr	r3, [r3, #4]
 8004d60:	68fa      	ldr	r2, [r7, #12]
 8004d62:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d66:	f023 0302 	bic.w	r3, r3, #2
 8004d6a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004d6c:	2300      	movs	r3, #0
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	3714      	adds	r7, #20
 8004d72:	46bd      	mov	sp, r7
 8004d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d78:	4770      	bx	lr

08004d7a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004d7a:	b480      	push	{r7}
 8004d7c:	b085      	sub	sp, #20
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	68fa      	ldr	r2, [r7, #12]
 8004d90:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8004d94:	f023 0303 	bic.w	r3, r3, #3
 8004d98:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	68fa      	ldr	r2, [r7, #12]
 8004da4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004da8:	f043 0302 	orr.w	r3, r3, #2
 8004dac:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004dae:	2300      	movs	r3, #0
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	3714      	adds	r7, #20
 8004db4:	46bd      	mov	sp, r7
 8004db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dba:	4770      	bx	lr

08004dbc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b085      	sub	sp, #20
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	695b      	ldr	r3, [r3, #20]
 8004dc8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	699b      	ldr	r3, [r3, #24]
 8004dce:	68fa      	ldr	r2, [r7, #12]
 8004dd0:	4013      	ands	r3, r2
 8004dd2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	3714      	adds	r7, #20
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de0:	4770      	bx	lr

08004de2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8004de2:	b480      	push	{r7}
 8004de4:	b085      	sub	sp, #20
 8004de6:	af00      	add	r7, sp, #0
 8004de8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004df4:	699b      	ldr	r3, [r3, #24]
 8004df6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004dfe:	69db      	ldr	r3, [r3, #28]
 8004e00:	68ba      	ldr	r2, [r7, #8]
 8004e02:	4013      	ands	r3, r2
 8004e04:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8004e06:	68bb      	ldr	r3, [r7, #8]
 8004e08:	0c1b      	lsrs	r3, r3, #16
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	3714      	adds	r7, #20
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr

08004e16 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8004e16:	b480      	push	{r7}
 8004e18:	b085      	sub	sp, #20
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e28:	699b      	ldr	r3, [r3, #24]
 8004e2a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e32:	69db      	ldr	r3, [r3, #28]
 8004e34:	68ba      	ldr	r2, [r7, #8]
 8004e36:	4013      	ands	r3, r2
 8004e38:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	b29b      	uxth	r3, r3
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	3714      	adds	r7, #20
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr

08004e4a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8004e4a:	b480      	push	{r7}
 8004e4c:	b085      	sub	sp, #20
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	6078      	str	r0, [r7, #4]
 8004e52:	460b      	mov	r3, r1
 8004e54:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8004e5a:	78fb      	ldrb	r3, [r7, #3]
 8004e5c:	015a      	lsls	r2, r3, #5
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	4413      	add	r3, r2
 8004e62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e66:	689b      	ldr	r3, [r3, #8]
 8004e68:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e70:	695b      	ldr	r3, [r3, #20]
 8004e72:	68ba      	ldr	r2, [r7, #8]
 8004e74:	4013      	ands	r3, r2
 8004e76:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004e78:	68bb      	ldr	r3, [r7, #8]
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3714      	adds	r7, #20
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr

08004e86 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8004e86:	b480      	push	{r7}
 8004e88:	b087      	sub	sp, #28
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	6078      	str	r0, [r7, #4]
 8004e8e:	460b      	mov	r3, r1
 8004e90:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e9c:	691b      	ldr	r3, [r3, #16]
 8004e9e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ea6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ea8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8004eaa:	78fb      	ldrb	r3, [r7, #3]
 8004eac:	f003 030f 	and.w	r3, r3, #15
 8004eb0:	68fa      	ldr	r2, [r7, #12]
 8004eb2:	fa22 f303 	lsr.w	r3, r2, r3
 8004eb6:	01db      	lsls	r3, r3, #7
 8004eb8:	b2db      	uxtb	r3, r3
 8004eba:	693a      	ldr	r2, [r7, #16]
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8004ec0:	78fb      	ldrb	r3, [r7, #3]
 8004ec2:	015a      	lsls	r2, r3, #5
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	4413      	add	r3, r2
 8004ec8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	693a      	ldr	r2, [r7, #16]
 8004ed0:	4013      	ands	r3, r2
 8004ed2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004ed4:	68bb      	ldr	r3, [r7, #8]
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	371c      	adds	r7, #28
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr

08004ee2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8004ee2:	b480      	push	{r7}
 8004ee4:	b083      	sub	sp, #12
 8004ee6:	af00      	add	r7, sp, #0
 8004ee8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	695b      	ldr	r3, [r3, #20]
 8004eee:	f003 0301 	and.w	r3, r3, #1
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	370c      	adds	r7, #12
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr

08004efe <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8004efe:	b480      	push	{r7}
 8004f00:	b085      	sub	sp, #20
 8004f02:	af00      	add	r7, sp, #0
 8004f04:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	68fa      	ldr	r2, [r7, #12]
 8004f14:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004f18:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004f1c:	f023 0307 	bic.w	r3, r3, #7
 8004f20:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	68fa      	ldr	r2, [r7, #12]
 8004f2c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f34:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004f36:	2300      	movs	r3, #0
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3714      	adds	r7, #20
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr

08004f44 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8004f44:	b480      	push	{r7}
 8004f46:	b087      	sub	sp, #28
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	60f8      	str	r0, [r7, #12]
 8004f4c:	460b      	mov	r3, r1
 8004f4e:	607a      	str	r2, [r7, #4]
 8004f50:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	333c      	adds	r3, #60	@ 0x3c
 8004f5a:	3304      	adds	r3, #4
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	4a26      	ldr	r2, [pc, #152]	@ (8004ffc <USB_EP0_OutStart+0xb8>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d90a      	bls.n	8004f7e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004f74:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004f78:	d101      	bne.n	8004f7e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	e037      	b.n	8004fee <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f84:	461a      	mov	r2, r3
 8004f86:	2300      	movs	r3, #0
 8004f88:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f90:	691b      	ldr	r3, [r3, #16]
 8004f92:	697a      	ldr	r2, [r7, #20]
 8004f94:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004f98:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004f9c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fa4:	691b      	ldr	r3, [r3, #16]
 8004fa6:	697a      	ldr	r2, [r7, #20]
 8004fa8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004fac:	f043 0318 	orr.w	r3, r3, #24
 8004fb0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fb8:	691b      	ldr	r3, [r3, #16]
 8004fba:	697a      	ldr	r2, [r7, #20]
 8004fbc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004fc0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8004fc4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8004fc6:	7afb      	ldrb	r3, [r7, #11]
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d10f      	bne.n	8004fec <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fd2:	461a      	mov	r2, r3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	697a      	ldr	r2, [r7, #20]
 8004fe2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004fe6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8004fea:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004fec:	2300      	movs	r3, #0
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	371c      	adds	r7, #28
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr
 8004ffa:	bf00      	nop
 8004ffc:	4f54300a 	.word	0x4f54300a

08005000 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005000:	b480      	push	{r7}
 8005002:	b085      	sub	sp, #20
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005008:	2300      	movs	r3, #0
 800500a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	3301      	adds	r3, #1
 8005010:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005018:	d901      	bls.n	800501e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800501a:	2303      	movs	r3, #3
 800501c:	e022      	b.n	8005064 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	691b      	ldr	r3, [r3, #16]
 8005022:	2b00      	cmp	r3, #0
 8005024:	daf2      	bge.n	800500c <USB_CoreReset+0xc>

  count = 10U;
 8005026:	230a      	movs	r3, #10
 8005028:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800502a:	e002      	b.n	8005032 <USB_CoreReset+0x32>
  {
    count--;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	3b01      	subs	r3, #1
 8005030:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d1f9      	bne.n	800502c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	691b      	ldr	r3, [r3, #16]
 800503c:	f043 0201 	orr.w	r2, r3, #1
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	3301      	adds	r3, #1
 8005048:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005050:	d901      	bls.n	8005056 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8005052:	2303      	movs	r3, #3
 8005054:	e006      	b.n	8005064 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	691b      	ldr	r3, [r3, #16]
 800505a:	f003 0301 	and.w	r3, r3, #1
 800505e:	2b01      	cmp	r3, #1
 8005060:	d0f0      	beq.n	8005044 <USB_CoreReset+0x44>

  return HAL_OK;
 8005062:	2300      	movs	r3, #0
}
 8005064:	4618      	mov	r0, r3
 8005066:	3714      	adds	r7, #20
 8005068:	46bd      	mov	sp, r7
 800506a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506e:	4770      	bx	lr

08005070 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b084      	sub	sp, #16
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
 8005078:	460b      	mov	r3, r1
 800507a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800507c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8005080:	f003 fec6 	bl	8008e10 <USBD_static_malloc>
 8005084:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d109      	bne.n	80050a0 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	32b0      	adds	r2, #176	@ 0xb0
 8005096:	2100      	movs	r1, #0
 8005098:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800509c:	2302      	movs	r3, #2
 800509e:	e0d4      	b.n	800524a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80050a0:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80050a4:	2100      	movs	r1, #0
 80050a6:	68f8      	ldr	r0, [r7, #12]
 80050a8:	f003 fef6 	bl	8008e98 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	32b0      	adds	r2, #176	@ 0xb0
 80050b6:	68f9      	ldr	r1, [r7, #12]
 80050b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	32b0      	adds	r2, #176	@ 0xb0
 80050c6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	7c1b      	ldrb	r3, [r3, #16]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d138      	bne.n	800514a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80050d8:	4b5e      	ldr	r3, [pc, #376]	@ (8005254 <USBD_CDC_Init+0x1e4>)
 80050da:	7819      	ldrb	r1, [r3, #0]
 80050dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80050e0:	2202      	movs	r2, #2
 80050e2:	6878      	ldr	r0, [r7, #4]
 80050e4:	f003 fd71 	bl	8008bca <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80050e8:	4b5a      	ldr	r3, [pc, #360]	@ (8005254 <USBD_CDC_Init+0x1e4>)
 80050ea:	781b      	ldrb	r3, [r3, #0]
 80050ec:	f003 020f 	and.w	r2, r3, #15
 80050f0:	6879      	ldr	r1, [r7, #4]
 80050f2:	4613      	mov	r3, r2
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	4413      	add	r3, r2
 80050f8:	009b      	lsls	r3, r3, #2
 80050fa:	440b      	add	r3, r1
 80050fc:	3323      	adds	r3, #35	@ 0x23
 80050fe:	2201      	movs	r2, #1
 8005100:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005102:	4b55      	ldr	r3, [pc, #340]	@ (8005258 <USBD_CDC_Init+0x1e8>)
 8005104:	7819      	ldrb	r1, [r3, #0]
 8005106:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800510a:	2202      	movs	r2, #2
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	f003 fd5c 	bl	8008bca <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005112:	4b51      	ldr	r3, [pc, #324]	@ (8005258 <USBD_CDC_Init+0x1e8>)
 8005114:	781b      	ldrb	r3, [r3, #0]
 8005116:	f003 020f 	and.w	r2, r3, #15
 800511a:	6879      	ldr	r1, [r7, #4]
 800511c:	4613      	mov	r3, r2
 800511e:	009b      	lsls	r3, r3, #2
 8005120:	4413      	add	r3, r2
 8005122:	009b      	lsls	r3, r3, #2
 8005124:	440b      	add	r3, r1
 8005126:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800512a:	2201      	movs	r2, #1
 800512c:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800512e:	4b4b      	ldr	r3, [pc, #300]	@ (800525c <USBD_CDC_Init+0x1ec>)
 8005130:	781b      	ldrb	r3, [r3, #0]
 8005132:	f003 020f 	and.w	r2, r3, #15
 8005136:	6879      	ldr	r1, [r7, #4]
 8005138:	4613      	mov	r3, r2
 800513a:	009b      	lsls	r3, r3, #2
 800513c:	4413      	add	r3, r2
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	440b      	add	r3, r1
 8005142:	331c      	adds	r3, #28
 8005144:	2210      	movs	r2, #16
 8005146:	601a      	str	r2, [r3, #0]
 8005148:	e035      	b.n	80051b6 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800514a:	4b42      	ldr	r3, [pc, #264]	@ (8005254 <USBD_CDC_Init+0x1e4>)
 800514c:	7819      	ldrb	r1, [r3, #0]
 800514e:	2340      	movs	r3, #64	@ 0x40
 8005150:	2202      	movs	r2, #2
 8005152:	6878      	ldr	r0, [r7, #4]
 8005154:	f003 fd39 	bl	8008bca <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005158:	4b3e      	ldr	r3, [pc, #248]	@ (8005254 <USBD_CDC_Init+0x1e4>)
 800515a:	781b      	ldrb	r3, [r3, #0]
 800515c:	f003 020f 	and.w	r2, r3, #15
 8005160:	6879      	ldr	r1, [r7, #4]
 8005162:	4613      	mov	r3, r2
 8005164:	009b      	lsls	r3, r3, #2
 8005166:	4413      	add	r3, r2
 8005168:	009b      	lsls	r3, r3, #2
 800516a:	440b      	add	r3, r1
 800516c:	3323      	adds	r3, #35	@ 0x23
 800516e:	2201      	movs	r2, #1
 8005170:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005172:	4b39      	ldr	r3, [pc, #228]	@ (8005258 <USBD_CDC_Init+0x1e8>)
 8005174:	7819      	ldrb	r1, [r3, #0]
 8005176:	2340      	movs	r3, #64	@ 0x40
 8005178:	2202      	movs	r2, #2
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f003 fd25 	bl	8008bca <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005180:	4b35      	ldr	r3, [pc, #212]	@ (8005258 <USBD_CDC_Init+0x1e8>)
 8005182:	781b      	ldrb	r3, [r3, #0]
 8005184:	f003 020f 	and.w	r2, r3, #15
 8005188:	6879      	ldr	r1, [r7, #4]
 800518a:	4613      	mov	r3, r2
 800518c:	009b      	lsls	r3, r3, #2
 800518e:	4413      	add	r3, r2
 8005190:	009b      	lsls	r3, r3, #2
 8005192:	440b      	add	r3, r1
 8005194:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8005198:	2201      	movs	r2, #1
 800519a:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800519c:	4b2f      	ldr	r3, [pc, #188]	@ (800525c <USBD_CDC_Init+0x1ec>)
 800519e:	781b      	ldrb	r3, [r3, #0]
 80051a0:	f003 020f 	and.w	r2, r3, #15
 80051a4:	6879      	ldr	r1, [r7, #4]
 80051a6:	4613      	mov	r3, r2
 80051a8:	009b      	lsls	r3, r3, #2
 80051aa:	4413      	add	r3, r2
 80051ac:	009b      	lsls	r3, r3, #2
 80051ae:	440b      	add	r3, r1
 80051b0:	331c      	adds	r3, #28
 80051b2:	2210      	movs	r2, #16
 80051b4:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80051b6:	4b29      	ldr	r3, [pc, #164]	@ (800525c <USBD_CDC_Init+0x1ec>)
 80051b8:	7819      	ldrb	r1, [r3, #0]
 80051ba:	2308      	movs	r3, #8
 80051bc:	2203      	movs	r2, #3
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f003 fd03 	bl	8008bca <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80051c4:	4b25      	ldr	r3, [pc, #148]	@ (800525c <USBD_CDC_Init+0x1ec>)
 80051c6:	781b      	ldrb	r3, [r3, #0]
 80051c8:	f003 020f 	and.w	r2, r3, #15
 80051cc:	6879      	ldr	r1, [r7, #4]
 80051ce:	4613      	mov	r3, r2
 80051d0:	009b      	lsls	r3, r3, #2
 80051d2:	4413      	add	r3, r2
 80051d4:	009b      	lsls	r3, r3, #2
 80051d6:	440b      	add	r3, r1
 80051d8:	3323      	adds	r3, #35	@ 0x23
 80051da:	2201      	movs	r2, #1
 80051dc:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2200      	movs	r2, #0
 80051e2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80051ec:	687a      	ldr	r2, [r7, #4]
 80051ee:	33b0      	adds	r3, #176	@ 0xb0
 80051f0:	009b      	lsls	r3, r3, #2
 80051f2:	4413      	add	r3, r2
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	2200      	movs	r2, #0
 80051fe:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2200      	movs	r2, #0
 8005206:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8005210:	2b00      	cmp	r3, #0
 8005212:	d101      	bne.n	8005218 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8005214:	2302      	movs	r3, #2
 8005216:	e018      	b.n	800524a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	7c1b      	ldrb	r3, [r3, #16]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d10a      	bne.n	8005236 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005220:	4b0d      	ldr	r3, [pc, #52]	@ (8005258 <USBD_CDC_Init+0x1e8>)
 8005222:	7819      	ldrb	r1, [r3, #0]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800522a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	f003 fdba 	bl	8008da8 <USBD_LL_PrepareReceive>
 8005234:	e008      	b.n	8005248 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005236:	4b08      	ldr	r3, [pc, #32]	@ (8005258 <USBD_CDC_Init+0x1e8>)
 8005238:	7819      	ldrb	r1, [r3, #0]
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005240:	2340      	movs	r3, #64	@ 0x40
 8005242:	6878      	ldr	r0, [r7, #4]
 8005244:	f003 fdb0 	bl	8008da8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	3710      	adds	r7, #16
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
 8005252:	bf00      	nop
 8005254:	20000093 	.word	0x20000093
 8005258:	20000094 	.word	0x20000094
 800525c:	20000095 	.word	0x20000095

08005260 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b082      	sub	sp, #8
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
 8005268:	460b      	mov	r3, r1
 800526a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800526c:	4b3a      	ldr	r3, [pc, #232]	@ (8005358 <USBD_CDC_DeInit+0xf8>)
 800526e:	781b      	ldrb	r3, [r3, #0]
 8005270:	4619      	mov	r1, r3
 8005272:	6878      	ldr	r0, [r7, #4]
 8005274:	f003 fccf 	bl	8008c16 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8005278:	4b37      	ldr	r3, [pc, #220]	@ (8005358 <USBD_CDC_DeInit+0xf8>)
 800527a:	781b      	ldrb	r3, [r3, #0]
 800527c:	f003 020f 	and.w	r2, r3, #15
 8005280:	6879      	ldr	r1, [r7, #4]
 8005282:	4613      	mov	r3, r2
 8005284:	009b      	lsls	r3, r3, #2
 8005286:	4413      	add	r3, r2
 8005288:	009b      	lsls	r3, r3, #2
 800528a:	440b      	add	r3, r1
 800528c:	3323      	adds	r3, #35	@ 0x23
 800528e:	2200      	movs	r2, #0
 8005290:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8005292:	4b32      	ldr	r3, [pc, #200]	@ (800535c <USBD_CDC_DeInit+0xfc>)
 8005294:	781b      	ldrb	r3, [r3, #0]
 8005296:	4619      	mov	r1, r3
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f003 fcbc 	bl	8008c16 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800529e:	4b2f      	ldr	r3, [pc, #188]	@ (800535c <USBD_CDC_DeInit+0xfc>)
 80052a0:	781b      	ldrb	r3, [r3, #0]
 80052a2:	f003 020f 	and.w	r2, r3, #15
 80052a6:	6879      	ldr	r1, [r7, #4]
 80052a8:	4613      	mov	r3, r2
 80052aa:	009b      	lsls	r3, r3, #2
 80052ac:	4413      	add	r3, r2
 80052ae:	009b      	lsls	r3, r3, #2
 80052b0:	440b      	add	r3, r1
 80052b2:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80052b6:	2200      	movs	r2, #0
 80052b8:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80052ba:	4b29      	ldr	r3, [pc, #164]	@ (8005360 <USBD_CDC_DeInit+0x100>)
 80052bc:	781b      	ldrb	r3, [r3, #0]
 80052be:	4619      	mov	r1, r3
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	f003 fca8 	bl	8008c16 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80052c6:	4b26      	ldr	r3, [pc, #152]	@ (8005360 <USBD_CDC_DeInit+0x100>)
 80052c8:	781b      	ldrb	r3, [r3, #0]
 80052ca:	f003 020f 	and.w	r2, r3, #15
 80052ce:	6879      	ldr	r1, [r7, #4]
 80052d0:	4613      	mov	r3, r2
 80052d2:	009b      	lsls	r3, r3, #2
 80052d4:	4413      	add	r3, r2
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	440b      	add	r3, r1
 80052da:	3323      	adds	r3, #35	@ 0x23
 80052dc:	2200      	movs	r2, #0
 80052de:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80052e0:	4b1f      	ldr	r3, [pc, #124]	@ (8005360 <USBD_CDC_DeInit+0x100>)
 80052e2:	781b      	ldrb	r3, [r3, #0]
 80052e4:	f003 020f 	and.w	r2, r3, #15
 80052e8:	6879      	ldr	r1, [r7, #4]
 80052ea:	4613      	mov	r3, r2
 80052ec:	009b      	lsls	r3, r3, #2
 80052ee:	4413      	add	r3, r2
 80052f0:	009b      	lsls	r3, r3, #2
 80052f2:	440b      	add	r3, r1
 80052f4:	331c      	adds	r3, #28
 80052f6:	2200      	movs	r2, #0
 80052f8:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	32b0      	adds	r2, #176	@ 0xb0
 8005304:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d01f      	beq.n	800534c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005312:	687a      	ldr	r2, [r7, #4]
 8005314:	33b0      	adds	r3, #176	@ 0xb0
 8005316:	009b      	lsls	r3, r3, #2
 8005318:	4413      	add	r3, r2
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	32b0      	adds	r2, #176	@ 0xb0
 800532a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800532e:	4618      	mov	r0, r3
 8005330:	f003 fd7c 	bl	8008e2c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	32b0      	adds	r2, #176	@ 0xb0
 800533e:	2100      	movs	r1, #0
 8005340:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2200      	movs	r2, #0
 8005348:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800534c:	2300      	movs	r3, #0
}
 800534e:	4618      	mov	r0, r3
 8005350:	3708      	adds	r7, #8
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}
 8005356:	bf00      	nop
 8005358:	20000093 	.word	0x20000093
 800535c:	20000094 	.word	0x20000094
 8005360:	20000095 	.word	0x20000095

08005364 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b086      	sub	sp, #24
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
 800536c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	32b0      	adds	r2, #176	@ 0xb0
 8005378:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800537c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800537e:	2300      	movs	r3, #0
 8005380:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8005382:	2300      	movs	r3, #0
 8005384:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8005386:	2300      	movs	r3, #0
 8005388:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800538a:	693b      	ldr	r3, [r7, #16]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d101      	bne.n	8005394 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8005390:	2303      	movs	r3, #3
 8005392:	e0bf      	b.n	8005514 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	781b      	ldrb	r3, [r3, #0]
 8005398:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800539c:	2b00      	cmp	r3, #0
 800539e:	d050      	beq.n	8005442 <USBD_CDC_Setup+0xde>
 80053a0:	2b20      	cmp	r3, #32
 80053a2:	f040 80af 	bne.w	8005504 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	88db      	ldrh	r3, [r3, #6]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d03a      	beq.n	8005424 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	781b      	ldrb	r3, [r3, #0]
 80053b2:	b25b      	sxtb	r3, r3
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	da1b      	bge.n	80053f0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80053be:	687a      	ldr	r2, [r7, #4]
 80053c0:	33b0      	adds	r3, #176	@ 0xb0
 80053c2:	009b      	lsls	r3, r3, #2
 80053c4:	4413      	add	r3, r2
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	683a      	ldr	r2, [r7, #0]
 80053cc:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80053ce:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80053d0:	683a      	ldr	r2, [r7, #0]
 80053d2:	88d2      	ldrh	r2, [r2, #6]
 80053d4:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	88db      	ldrh	r3, [r3, #6]
 80053da:	2b07      	cmp	r3, #7
 80053dc:	bf28      	it	cs
 80053de:	2307      	movcs	r3, #7
 80053e0:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	89fa      	ldrh	r2, [r7, #14]
 80053e6:	4619      	mov	r1, r3
 80053e8:	6878      	ldr	r0, [r7, #4]
 80053ea:	f001 fd69 	bl	8006ec0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80053ee:	e090      	b.n	8005512 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	785a      	ldrb	r2, [r3, #1]
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	88db      	ldrh	r3, [r3, #6]
 80053fe:	2b3f      	cmp	r3, #63	@ 0x3f
 8005400:	d803      	bhi.n	800540a <USBD_CDC_Setup+0xa6>
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	88db      	ldrh	r3, [r3, #6]
 8005406:	b2da      	uxtb	r2, r3
 8005408:	e000      	b.n	800540c <USBD_CDC_Setup+0xa8>
 800540a:	2240      	movs	r2, #64	@ 0x40
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8005412:	6939      	ldr	r1, [r7, #16]
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800541a:	461a      	mov	r2, r3
 800541c:	6878      	ldr	r0, [r7, #4]
 800541e:	f001 fd7e 	bl	8006f1e <USBD_CtlPrepareRx>
      break;
 8005422:	e076      	b.n	8005512 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800542a:	687a      	ldr	r2, [r7, #4]
 800542c:	33b0      	adds	r3, #176	@ 0xb0
 800542e:	009b      	lsls	r3, r3, #2
 8005430:	4413      	add	r3, r2
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	689b      	ldr	r3, [r3, #8]
 8005436:	683a      	ldr	r2, [r7, #0]
 8005438:	7850      	ldrb	r0, [r2, #1]
 800543a:	2200      	movs	r2, #0
 800543c:	6839      	ldr	r1, [r7, #0]
 800543e:	4798      	blx	r3
      break;
 8005440:	e067      	b.n	8005512 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	785b      	ldrb	r3, [r3, #1]
 8005446:	2b0b      	cmp	r3, #11
 8005448:	d851      	bhi.n	80054ee <USBD_CDC_Setup+0x18a>
 800544a:	a201      	add	r2, pc, #4	@ (adr r2, 8005450 <USBD_CDC_Setup+0xec>)
 800544c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005450:	08005481 	.word	0x08005481
 8005454:	080054fd 	.word	0x080054fd
 8005458:	080054ef 	.word	0x080054ef
 800545c:	080054ef 	.word	0x080054ef
 8005460:	080054ef 	.word	0x080054ef
 8005464:	080054ef 	.word	0x080054ef
 8005468:	080054ef 	.word	0x080054ef
 800546c:	080054ef 	.word	0x080054ef
 8005470:	080054ef 	.word	0x080054ef
 8005474:	080054ef 	.word	0x080054ef
 8005478:	080054ab 	.word	0x080054ab
 800547c:	080054d5 	.word	0x080054d5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005486:	b2db      	uxtb	r3, r3
 8005488:	2b03      	cmp	r3, #3
 800548a:	d107      	bne.n	800549c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800548c:	f107 030a 	add.w	r3, r7, #10
 8005490:	2202      	movs	r2, #2
 8005492:	4619      	mov	r1, r3
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	f001 fd13 	bl	8006ec0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800549a:	e032      	b.n	8005502 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800549c:	6839      	ldr	r1, [r7, #0]
 800549e:	6878      	ldr	r0, [r7, #4]
 80054a0:	f001 fc91 	bl	8006dc6 <USBD_CtlError>
            ret = USBD_FAIL;
 80054a4:	2303      	movs	r3, #3
 80054a6:	75fb      	strb	r3, [r7, #23]
          break;
 80054a8:	e02b      	b.n	8005502 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	2b03      	cmp	r3, #3
 80054b4:	d107      	bne.n	80054c6 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80054b6:	f107 030d 	add.w	r3, r7, #13
 80054ba:	2201      	movs	r2, #1
 80054bc:	4619      	mov	r1, r3
 80054be:	6878      	ldr	r0, [r7, #4]
 80054c0:	f001 fcfe 	bl	8006ec0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80054c4:	e01d      	b.n	8005502 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80054c6:	6839      	ldr	r1, [r7, #0]
 80054c8:	6878      	ldr	r0, [r7, #4]
 80054ca:	f001 fc7c 	bl	8006dc6 <USBD_CtlError>
            ret = USBD_FAIL;
 80054ce:	2303      	movs	r3, #3
 80054d0:	75fb      	strb	r3, [r7, #23]
          break;
 80054d2:	e016      	b.n	8005502 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80054da:	b2db      	uxtb	r3, r3
 80054dc:	2b03      	cmp	r3, #3
 80054de:	d00f      	beq.n	8005500 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80054e0:	6839      	ldr	r1, [r7, #0]
 80054e2:	6878      	ldr	r0, [r7, #4]
 80054e4:	f001 fc6f 	bl	8006dc6 <USBD_CtlError>
            ret = USBD_FAIL;
 80054e8:	2303      	movs	r3, #3
 80054ea:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80054ec:	e008      	b.n	8005500 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80054ee:	6839      	ldr	r1, [r7, #0]
 80054f0:	6878      	ldr	r0, [r7, #4]
 80054f2:	f001 fc68 	bl	8006dc6 <USBD_CtlError>
          ret = USBD_FAIL;
 80054f6:	2303      	movs	r3, #3
 80054f8:	75fb      	strb	r3, [r7, #23]
          break;
 80054fa:	e002      	b.n	8005502 <USBD_CDC_Setup+0x19e>
          break;
 80054fc:	bf00      	nop
 80054fe:	e008      	b.n	8005512 <USBD_CDC_Setup+0x1ae>
          break;
 8005500:	bf00      	nop
      }
      break;
 8005502:	e006      	b.n	8005512 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8005504:	6839      	ldr	r1, [r7, #0]
 8005506:	6878      	ldr	r0, [r7, #4]
 8005508:	f001 fc5d 	bl	8006dc6 <USBD_CtlError>
      ret = USBD_FAIL;
 800550c:	2303      	movs	r3, #3
 800550e:	75fb      	strb	r3, [r7, #23]
      break;
 8005510:	bf00      	nop
  }

  return (uint8_t)ret;
 8005512:	7dfb      	ldrb	r3, [r7, #23]
}
 8005514:	4618      	mov	r0, r3
 8005516:	3718      	adds	r7, #24
 8005518:	46bd      	mov	sp, r7
 800551a:	bd80      	pop	{r7, pc}

0800551c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b084      	sub	sp, #16
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
 8005524:	460b      	mov	r3, r1
 8005526:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800552e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	32b0      	adds	r2, #176	@ 0xb0
 800553a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d101      	bne.n	8005546 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8005542:	2303      	movs	r3, #3
 8005544:	e065      	b.n	8005612 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	32b0      	adds	r2, #176	@ 0xb0
 8005550:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005554:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005556:	78fb      	ldrb	r3, [r7, #3]
 8005558:	f003 020f 	and.w	r2, r3, #15
 800555c:	6879      	ldr	r1, [r7, #4]
 800555e:	4613      	mov	r3, r2
 8005560:	009b      	lsls	r3, r3, #2
 8005562:	4413      	add	r3, r2
 8005564:	009b      	lsls	r3, r3, #2
 8005566:	440b      	add	r3, r1
 8005568:	3314      	adds	r3, #20
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d02f      	beq.n	80055d0 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8005570:	78fb      	ldrb	r3, [r7, #3]
 8005572:	f003 020f 	and.w	r2, r3, #15
 8005576:	6879      	ldr	r1, [r7, #4]
 8005578:	4613      	mov	r3, r2
 800557a:	009b      	lsls	r3, r3, #2
 800557c:	4413      	add	r3, r2
 800557e:	009b      	lsls	r3, r3, #2
 8005580:	440b      	add	r3, r1
 8005582:	3314      	adds	r3, #20
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	78fb      	ldrb	r3, [r7, #3]
 8005588:	f003 010f 	and.w	r1, r3, #15
 800558c:	68f8      	ldr	r0, [r7, #12]
 800558e:	460b      	mov	r3, r1
 8005590:	00db      	lsls	r3, r3, #3
 8005592:	440b      	add	r3, r1
 8005594:	009b      	lsls	r3, r3, #2
 8005596:	4403      	add	r3, r0
 8005598:	331c      	adds	r3, #28
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	fbb2 f1f3 	udiv	r1, r2, r3
 80055a0:	fb01 f303 	mul.w	r3, r1, r3
 80055a4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d112      	bne.n	80055d0 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80055aa:	78fb      	ldrb	r3, [r7, #3]
 80055ac:	f003 020f 	and.w	r2, r3, #15
 80055b0:	6879      	ldr	r1, [r7, #4]
 80055b2:	4613      	mov	r3, r2
 80055b4:	009b      	lsls	r3, r3, #2
 80055b6:	4413      	add	r3, r2
 80055b8:	009b      	lsls	r3, r3, #2
 80055ba:	440b      	add	r3, r1
 80055bc:	3314      	adds	r3, #20
 80055be:	2200      	movs	r2, #0
 80055c0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80055c2:	78f9      	ldrb	r1, [r7, #3]
 80055c4:	2300      	movs	r3, #0
 80055c6:	2200      	movs	r2, #0
 80055c8:	6878      	ldr	r0, [r7, #4]
 80055ca:	f003 fbcc 	bl	8008d66 <USBD_LL_Transmit>
 80055ce:	e01f      	b.n	8005610 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	2200      	movs	r2, #0
 80055d4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80055de:	687a      	ldr	r2, [r7, #4]
 80055e0:	33b0      	adds	r3, #176	@ 0xb0
 80055e2:	009b      	lsls	r3, r3, #2
 80055e4:	4413      	add	r3, r2
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	691b      	ldr	r3, [r3, #16]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d010      	beq.n	8005610 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80055f4:	687a      	ldr	r2, [r7, #4]
 80055f6:	33b0      	adds	r3, #176	@ 0xb0
 80055f8:	009b      	lsls	r3, r3, #2
 80055fa:	4413      	add	r3, r2
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	691b      	ldr	r3, [r3, #16]
 8005600:	68ba      	ldr	r2, [r7, #8]
 8005602:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8005606:	68ba      	ldr	r2, [r7, #8]
 8005608:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800560c:	78fa      	ldrb	r2, [r7, #3]
 800560e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8005610:	2300      	movs	r3, #0
}
 8005612:	4618      	mov	r0, r3
 8005614:	3710      	adds	r7, #16
 8005616:	46bd      	mov	sp, r7
 8005618:	bd80      	pop	{r7, pc}

0800561a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800561a:	b580      	push	{r7, lr}
 800561c:	b084      	sub	sp, #16
 800561e:	af00      	add	r7, sp, #0
 8005620:	6078      	str	r0, [r7, #4]
 8005622:	460b      	mov	r3, r1
 8005624:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	32b0      	adds	r2, #176	@ 0xb0
 8005630:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005634:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	32b0      	adds	r2, #176	@ 0xb0
 8005640:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d101      	bne.n	800564c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8005648:	2303      	movs	r3, #3
 800564a:	e01a      	b.n	8005682 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800564c:	78fb      	ldrb	r3, [r7, #3]
 800564e:	4619      	mov	r1, r3
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f003 fbca 	bl	8008dea <USBD_LL_GetRxDataSize>
 8005656:	4602      	mov	r2, r0
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005664:	687a      	ldr	r2, [r7, #4]
 8005666:	33b0      	adds	r3, #176	@ 0xb0
 8005668:	009b      	lsls	r3, r3, #2
 800566a:	4413      	add	r3, r2
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	68db      	ldr	r3, [r3, #12]
 8005670:	68fa      	ldr	r2, [r7, #12]
 8005672:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8005676:	68fa      	ldr	r2, [r7, #12]
 8005678:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800567c:	4611      	mov	r1, r2
 800567e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005680:	2300      	movs	r3, #0
}
 8005682:	4618      	mov	r0, r3
 8005684:	3710      	adds	r7, #16
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}

0800568a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800568a:	b580      	push	{r7, lr}
 800568c:	b084      	sub	sp, #16
 800568e:	af00      	add	r7, sp, #0
 8005690:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	32b0      	adds	r2, #176	@ 0xb0
 800569c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056a0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d101      	bne.n	80056ac <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80056a8:	2303      	movs	r3, #3
 80056aa:	e024      	b.n	80056f6 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80056b2:	687a      	ldr	r2, [r7, #4]
 80056b4:	33b0      	adds	r3, #176	@ 0xb0
 80056b6:	009b      	lsls	r3, r3, #2
 80056b8:	4413      	add	r3, r2
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d019      	beq.n	80056f4 <USBD_CDC_EP0_RxReady+0x6a>
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80056c6:	2bff      	cmp	r3, #255	@ 0xff
 80056c8:	d014      	beq.n	80056f4 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80056d0:	687a      	ldr	r2, [r7, #4]
 80056d2:	33b0      	adds	r3, #176	@ 0xb0
 80056d4:	009b      	lsls	r3, r3, #2
 80056d6:	4413      	add	r3, r2
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	689b      	ldr	r3, [r3, #8]
 80056dc:	68fa      	ldr	r2, [r7, #12]
 80056de:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80056e2:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80056e4:	68fa      	ldr	r2, [r7, #12]
 80056e6:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80056ea:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	22ff      	movs	r2, #255	@ 0xff
 80056f0:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80056f4:	2300      	movs	r3, #0
}
 80056f6:	4618      	mov	r0, r3
 80056f8:	3710      	adds	r7, #16
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}
	...

08005700 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b086      	sub	sp, #24
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005708:	2182      	movs	r1, #130	@ 0x82
 800570a:	4818      	ldr	r0, [pc, #96]	@ (800576c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800570c:	f000 fd22 	bl	8006154 <USBD_GetEpDesc>
 8005710:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005712:	2101      	movs	r1, #1
 8005714:	4815      	ldr	r0, [pc, #84]	@ (800576c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005716:	f000 fd1d 	bl	8006154 <USBD_GetEpDesc>
 800571a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800571c:	2181      	movs	r1, #129	@ 0x81
 800571e:	4813      	ldr	r0, [pc, #76]	@ (800576c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005720:	f000 fd18 	bl	8006154 <USBD_GetEpDesc>
 8005724:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d002      	beq.n	8005732 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	2210      	movs	r2, #16
 8005730:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d006      	beq.n	8005746 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005738:	693b      	ldr	r3, [r7, #16]
 800573a:	2200      	movs	r2, #0
 800573c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005740:	711a      	strb	r2, [r3, #4]
 8005742:	2200      	movs	r2, #0
 8005744:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d006      	beq.n	800575a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2200      	movs	r2, #0
 8005750:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005754:	711a      	strb	r2, [r3, #4]
 8005756:	2200      	movs	r2, #0
 8005758:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2243      	movs	r2, #67	@ 0x43
 800575e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005760:	4b02      	ldr	r3, [pc, #8]	@ (800576c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8005762:	4618      	mov	r0, r3
 8005764:	3718      	adds	r7, #24
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}
 800576a:	bf00      	nop
 800576c:	20000050 	.word	0x20000050

08005770 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b086      	sub	sp, #24
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005778:	2182      	movs	r1, #130	@ 0x82
 800577a:	4818      	ldr	r0, [pc, #96]	@ (80057dc <USBD_CDC_GetHSCfgDesc+0x6c>)
 800577c:	f000 fcea 	bl	8006154 <USBD_GetEpDesc>
 8005780:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005782:	2101      	movs	r1, #1
 8005784:	4815      	ldr	r0, [pc, #84]	@ (80057dc <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005786:	f000 fce5 	bl	8006154 <USBD_GetEpDesc>
 800578a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800578c:	2181      	movs	r1, #129	@ 0x81
 800578e:	4813      	ldr	r0, [pc, #76]	@ (80057dc <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005790:	f000 fce0 	bl	8006154 <USBD_GetEpDesc>
 8005794:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d002      	beq.n	80057a2 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	2210      	movs	r2, #16
 80057a0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80057a2:	693b      	ldr	r3, [r7, #16]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d006      	beq.n	80057b6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80057a8:	693b      	ldr	r3, [r7, #16]
 80057aa:	2200      	movs	r2, #0
 80057ac:	711a      	strb	r2, [r3, #4]
 80057ae:	2200      	movs	r2, #0
 80057b0:	f042 0202 	orr.w	r2, r2, #2
 80057b4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d006      	beq.n	80057ca <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2200      	movs	r2, #0
 80057c0:	711a      	strb	r2, [r3, #4]
 80057c2:	2200      	movs	r2, #0
 80057c4:	f042 0202 	orr.w	r2, r2, #2
 80057c8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2243      	movs	r2, #67	@ 0x43
 80057ce:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80057d0:	4b02      	ldr	r3, [pc, #8]	@ (80057dc <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3718      	adds	r7, #24
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}
 80057da:	bf00      	nop
 80057dc:	20000050 	.word	0x20000050

080057e0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b086      	sub	sp, #24
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80057e8:	2182      	movs	r1, #130	@ 0x82
 80057ea:	4818      	ldr	r0, [pc, #96]	@ (800584c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80057ec:	f000 fcb2 	bl	8006154 <USBD_GetEpDesc>
 80057f0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80057f2:	2101      	movs	r1, #1
 80057f4:	4815      	ldr	r0, [pc, #84]	@ (800584c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80057f6:	f000 fcad 	bl	8006154 <USBD_GetEpDesc>
 80057fa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80057fc:	2181      	movs	r1, #129	@ 0x81
 80057fe:	4813      	ldr	r0, [pc, #76]	@ (800584c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005800:	f000 fca8 	bl	8006154 <USBD_GetEpDesc>
 8005804:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d002      	beq.n	8005812 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	2210      	movs	r2, #16
 8005810:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d006      	beq.n	8005826 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	2200      	movs	r2, #0
 800581c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005820:	711a      	strb	r2, [r3, #4]
 8005822:	2200      	movs	r2, #0
 8005824:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d006      	beq.n	800583a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2200      	movs	r2, #0
 8005830:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005834:	711a      	strb	r2, [r3, #4]
 8005836:	2200      	movs	r2, #0
 8005838:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2243      	movs	r2, #67	@ 0x43
 800583e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005840:	4b02      	ldr	r3, [pc, #8]	@ (800584c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8005842:	4618      	mov	r0, r3
 8005844:	3718      	adds	r7, #24
 8005846:	46bd      	mov	sp, r7
 8005848:	bd80      	pop	{r7, pc}
 800584a:	bf00      	nop
 800584c:	20000050 	.word	0x20000050

08005850 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005850:	b480      	push	{r7}
 8005852:	b083      	sub	sp, #12
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	220a      	movs	r2, #10
 800585c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800585e:	4b03      	ldr	r3, [pc, #12]	@ (800586c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005860:	4618      	mov	r0, r3
 8005862:	370c      	adds	r7, #12
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr
 800586c:	2000000c 	.word	0x2000000c

08005870 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005870:	b480      	push	{r7}
 8005872:	b083      	sub	sp, #12
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
 8005878:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d101      	bne.n	8005884 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005880:	2303      	movs	r3, #3
 8005882:	e009      	b.n	8005898 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800588a:	687a      	ldr	r2, [r7, #4]
 800588c:	33b0      	adds	r3, #176	@ 0xb0
 800588e:	009b      	lsls	r3, r3, #2
 8005890:	4413      	add	r3, r2
 8005892:	683a      	ldr	r2, [r7, #0]
 8005894:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8005896:	2300      	movs	r3, #0
}
 8005898:	4618      	mov	r0, r3
 800589a:	370c      	adds	r7, #12
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr

080058a4 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b087      	sub	sp, #28
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	60f8      	str	r0, [r7, #12]
 80058ac:	60b9      	str	r1, [r7, #8]
 80058ae:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	32b0      	adds	r2, #176	@ 0xb0
 80058ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058be:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d101      	bne.n	80058ca <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80058c6:	2303      	movs	r3, #3
 80058c8:	e008      	b.n	80058dc <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80058ca:	697b      	ldr	r3, [r7, #20]
 80058cc:	68ba      	ldr	r2, [r7, #8]
 80058ce:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	687a      	ldr	r2, [r7, #4]
 80058d6:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80058da:	2300      	movs	r3, #0
}
 80058dc:	4618      	mov	r0, r3
 80058de:	371c      	adds	r7, #28
 80058e0:	46bd      	mov	sp, r7
 80058e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e6:	4770      	bx	lr

080058e8 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b085      	sub	sp, #20
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
 80058f0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	32b0      	adds	r2, #176	@ 0xb0
 80058fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005900:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d101      	bne.n	800590c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8005908:	2303      	movs	r3, #3
 800590a:	e004      	b.n	8005916 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	683a      	ldr	r2, [r7, #0]
 8005910:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8005914:	2300      	movs	r3, #0
}
 8005916:	4618      	mov	r0, r3
 8005918:	3714      	adds	r7, #20
 800591a:	46bd      	mov	sp, r7
 800591c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005920:	4770      	bx	lr
	...

08005924 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b084      	sub	sp, #16
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	32b0      	adds	r2, #176	@ 0xb0
 8005936:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800593a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	32b0      	adds	r2, #176	@ 0xb0
 8005946:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d101      	bne.n	8005952 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800594e:	2303      	movs	r3, #3
 8005950:	e018      	b.n	8005984 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	7c1b      	ldrb	r3, [r3, #16]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d10a      	bne.n	8005970 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800595a:	4b0c      	ldr	r3, [pc, #48]	@ (800598c <USBD_CDC_ReceivePacket+0x68>)
 800595c:	7819      	ldrb	r1, [r3, #0]
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005964:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005968:	6878      	ldr	r0, [r7, #4]
 800596a:	f003 fa1d 	bl	8008da8 <USBD_LL_PrepareReceive>
 800596e:	e008      	b.n	8005982 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005970:	4b06      	ldr	r3, [pc, #24]	@ (800598c <USBD_CDC_ReceivePacket+0x68>)
 8005972:	7819      	ldrb	r1, [r3, #0]
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800597a:	2340      	movs	r3, #64	@ 0x40
 800597c:	6878      	ldr	r0, [r7, #4]
 800597e:	f003 fa13 	bl	8008da8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005982:	2300      	movs	r3, #0
}
 8005984:	4618      	mov	r0, r3
 8005986:	3710      	adds	r7, #16
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}
 800598c:	20000094 	.word	0x20000094

08005990 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b086      	sub	sp, #24
 8005994:	af00      	add	r7, sp, #0
 8005996:	60f8      	str	r0, [r7, #12]
 8005998:	60b9      	str	r1, [r7, #8]
 800599a:	4613      	mov	r3, r2
 800599c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d101      	bne.n	80059a8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80059a4:	2303      	movs	r3, #3
 80059a6:	e01f      	b.n	80059e8 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2200      	movs	r2, #0
 80059ac:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2200      	movs	r2, #0
 80059b4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2200      	movs	r2, #0
 80059bc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d003      	beq.n	80059ce <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	68ba      	ldr	r2, [r7, #8]
 80059ca:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2201      	movs	r2, #1
 80059d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	79fa      	ldrb	r2, [r7, #7]
 80059da:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80059dc:	68f8      	ldr	r0, [r7, #12]
 80059de:	f003 f88d 	bl	8008afc <USBD_LL_Init>
 80059e2:	4603      	mov	r3, r0
 80059e4:	75fb      	strb	r3, [r7, #23]

  return ret;
 80059e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	3718      	adds	r7, #24
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd80      	pop	{r7, pc}

080059f0 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b084      	sub	sp, #16
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
 80059f8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80059fa:	2300      	movs	r3, #0
 80059fc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d101      	bne.n	8005a08 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005a04:	2303      	movs	r3, #3
 8005a06:	e025      	b.n	8005a54 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	683a      	ldr	r2, [r7, #0]
 8005a0c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	32ae      	adds	r2, #174	@ 0xae
 8005a1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d00f      	beq.n	8005a44 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	32ae      	adds	r2, #174	@ 0xae
 8005a2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a34:	f107 020e 	add.w	r2, r7, #14
 8005a38:	4610      	mov	r0, r2
 8005a3a:	4798      	blx	r3
 8005a3c:	4602      	mov	r2, r0
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8005a4a:	1c5a      	adds	r2, r3, #1
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8005a52:	2300      	movs	r3, #0
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	3710      	adds	r7, #16
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}

08005a5c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b082      	sub	sp, #8
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8005a64:	6878      	ldr	r0, [r7, #4]
 8005a66:	f003 f895 	bl	8008b94 <USBD_LL_Start>
 8005a6a:	4603      	mov	r3, r0
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	3708      	adds	r7, #8
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}

08005a74 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b083      	sub	sp, #12
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005a7c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8005a7e:	4618      	mov	r0, r3
 8005a80:	370c      	adds	r7, #12
 8005a82:	46bd      	mov	sp, r7
 8005a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a88:	4770      	bx	lr

08005a8a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005a8a:	b580      	push	{r7, lr}
 8005a8c:	b084      	sub	sp, #16
 8005a8e:	af00      	add	r7, sp, #0
 8005a90:	6078      	str	r0, [r7, #4]
 8005a92:	460b      	mov	r3, r1
 8005a94:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8005a96:	2300      	movs	r3, #0
 8005a98:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d009      	beq.n	8005ab8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	78fa      	ldrb	r2, [r7, #3]
 8005aae:	4611      	mov	r1, r2
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	4798      	blx	r3
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3710      	adds	r7, #16
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}

08005ac2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005ac2:	b580      	push	{r7, lr}
 8005ac4:	b084      	sub	sp, #16
 8005ac6:	af00      	add	r7, sp, #0
 8005ac8:	6078      	str	r0, [r7, #4]
 8005aca:	460b      	mov	r3, r1
 8005acc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	78fa      	ldrb	r2, [r7, #3]
 8005adc:	4611      	mov	r1, r2
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	4798      	blx	r3
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d001      	beq.n	8005aec <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8005ae8:	2303      	movs	r3, #3
 8005aea:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005aec:	7bfb      	ldrb	r3, [r7, #15]
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3710      	adds	r7, #16
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}

08005af6 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005af6:	b580      	push	{r7, lr}
 8005af8:	b084      	sub	sp, #16
 8005afa:	af00      	add	r7, sp, #0
 8005afc:	6078      	str	r0, [r7, #4]
 8005afe:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005b06:	6839      	ldr	r1, [r7, #0]
 8005b08:	4618      	mov	r0, r3
 8005b0a:	f001 f922 	bl	8006d52 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2201      	movs	r2, #1
 8005b12:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8005b1c:	461a      	mov	r2, r3
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8005b2a:	f003 031f 	and.w	r3, r3, #31
 8005b2e:	2b02      	cmp	r3, #2
 8005b30:	d01a      	beq.n	8005b68 <USBD_LL_SetupStage+0x72>
 8005b32:	2b02      	cmp	r3, #2
 8005b34:	d822      	bhi.n	8005b7c <USBD_LL_SetupStage+0x86>
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d002      	beq.n	8005b40 <USBD_LL_SetupStage+0x4a>
 8005b3a:	2b01      	cmp	r3, #1
 8005b3c:	d00a      	beq.n	8005b54 <USBD_LL_SetupStage+0x5e>
 8005b3e:	e01d      	b.n	8005b7c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005b46:	4619      	mov	r1, r3
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	f000 fb77 	bl	800623c <USBD_StdDevReq>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	73fb      	strb	r3, [r7, #15]
      break;
 8005b52:	e020      	b.n	8005b96 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005b5a:	4619      	mov	r1, r3
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	f000 fbdf 	bl	8006320 <USBD_StdItfReq>
 8005b62:	4603      	mov	r3, r0
 8005b64:	73fb      	strb	r3, [r7, #15]
      break;
 8005b66:	e016      	b.n	8005b96 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005b6e:	4619      	mov	r1, r3
 8005b70:	6878      	ldr	r0, [r7, #4]
 8005b72:	f000 fc41 	bl	80063f8 <USBD_StdEPReq>
 8005b76:	4603      	mov	r3, r0
 8005b78:	73fb      	strb	r3, [r7, #15]
      break;
 8005b7a:	e00c      	b.n	8005b96 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8005b82:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8005b86:	b2db      	uxtb	r3, r3
 8005b88:	4619      	mov	r1, r3
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f003 f862 	bl	8008c54 <USBD_LL_StallEP>
 8005b90:	4603      	mov	r3, r0
 8005b92:	73fb      	strb	r3, [r7, #15]
      break;
 8005b94:	bf00      	nop
  }

  return ret;
 8005b96:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b98:	4618      	mov	r0, r3
 8005b9a:	3710      	adds	r7, #16
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bd80      	pop	{r7, pc}

08005ba0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b086      	sub	sp, #24
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	60f8      	str	r0, [r7, #12]
 8005ba8:	460b      	mov	r3, r1
 8005baa:	607a      	str	r2, [r7, #4]
 8005bac:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8005bb2:	7afb      	ldrb	r3, [r7, #11]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d177      	bne.n	8005ca8 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8005bbe:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8005bc6:	2b03      	cmp	r3, #3
 8005bc8:	f040 80a1 	bne.w	8005d0e <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	693a      	ldr	r2, [r7, #16]
 8005bd2:	8992      	ldrh	r2, [r2, #12]
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d91c      	bls.n	8005c12 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	693a      	ldr	r2, [r7, #16]
 8005bde:	8992      	ldrh	r2, [r2, #12]
 8005be0:	1a9a      	subs	r2, r3, r2
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	691b      	ldr	r3, [r3, #16]
 8005bea:	693a      	ldr	r2, [r7, #16]
 8005bec:	8992      	ldrh	r2, [r2, #12]
 8005bee:	441a      	add	r2, r3
 8005bf0:	693b      	ldr	r3, [r7, #16]
 8005bf2:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8005bf4:	693b      	ldr	r3, [r7, #16]
 8005bf6:	6919      	ldr	r1, [r3, #16]
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	899b      	ldrh	r3, [r3, #12]
 8005bfc:	461a      	mov	r2, r3
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	4293      	cmp	r3, r2
 8005c04:	bf38      	it	cc
 8005c06:	4613      	movcc	r3, r2
 8005c08:	461a      	mov	r2, r3
 8005c0a:	68f8      	ldr	r0, [r7, #12]
 8005c0c:	f001 f9a8 	bl	8006f60 <USBD_CtlContinueRx>
 8005c10:	e07d      	b.n	8005d0e <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8005c18:	f003 031f 	and.w	r3, r3, #31
 8005c1c:	2b02      	cmp	r3, #2
 8005c1e:	d014      	beq.n	8005c4a <USBD_LL_DataOutStage+0xaa>
 8005c20:	2b02      	cmp	r3, #2
 8005c22:	d81d      	bhi.n	8005c60 <USBD_LL_DataOutStage+0xc0>
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d002      	beq.n	8005c2e <USBD_LL_DataOutStage+0x8e>
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	d003      	beq.n	8005c34 <USBD_LL_DataOutStage+0x94>
 8005c2c:	e018      	b.n	8005c60 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	75bb      	strb	r3, [r7, #22]
            break;
 8005c32:	e018      	b.n	8005c66 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8005c3a:	b2db      	uxtb	r3, r3
 8005c3c:	4619      	mov	r1, r3
 8005c3e:	68f8      	ldr	r0, [r7, #12]
 8005c40:	f000 fa6e 	bl	8006120 <USBD_CoreFindIF>
 8005c44:	4603      	mov	r3, r0
 8005c46:	75bb      	strb	r3, [r7, #22]
            break;
 8005c48:	e00d      	b.n	8005c66 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8005c50:	b2db      	uxtb	r3, r3
 8005c52:	4619      	mov	r1, r3
 8005c54:	68f8      	ldr	r0, [r7, #12]
 8005c56:	f000 fa70 	bl	800613a <USBD_CoreFindEP>
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	75bb      	strb	r3, [r7, #22]
            break;
 8005c5e:	e002      	b.n	8005c66 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8005c60:	2300      	movs	r3, #0
 8005c62:	75bb      	strb	r3, [r7, #22]
            break;
 8005c64:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8005c66:	7dbb      	ldrb	r3, [r7, #22]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d119      	bne.n	8005ca0 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005c72:	b2db      	uxtb	r3, r3
 8005c74:	2b03      	cmp	r3, #3
 8005c76:	d113      	bne.n	8005ca0 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8005c78:	7dba      	ldrb	r2, [r7, #22]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	32ae      	adds	r2, #174	@ 0xae
 8005c7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c82:	691b      	ldr	r3, [r3, #16]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d00b      	beq.n	8005ca0 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8005c88:	7dba      	ldrb	r2, [r7, #22]
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8005c90:	7dba      	ldrb	r2, [r7, #22]
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	32ae      	adds	r2, #174	@ 0xae
 8005c96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c9a:	691b      	ldr	r3, [r3, #16]
 8005c9c:	68f8      	ldr	r0, [r7, #12]
 8005c9e:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8005ca0:	68f8      	ldr	r0, [r7, #12]
 8005ca2:	f001 f96e 	bl	8006f82 <USBD_CtlSendStatus>
 8005ca6:	e032      	b.n	8005d0e <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8005ca8:	7afb      	ldrb	r3, [r7, #11]
 8005caa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005cae:	b2db      	uxtb	r3, r3
 8005cb0:	4619      	mov	r1, r3
 8005cb2:	68f8      	ldr	r0, [r7, #12]
 8005cb4:	f000 fa41 	bl	800613a <USBD_CoreFindEP>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8005cbc:	7dbb      	ldrb	r3, [r7, #22]
 8005cbe:	2bff      	cmp	r3, #255	@ 0xff
 8005cc0:	d025      	beq.n	8005d0e <USBD_LL_DataOutStage+0x16e>
 8005cc2:	7dbb      	ldrb	r3, [r7, #22]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d122      	bne.n	8005d0e <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005cce:	b2db      	uxtb	r3, r3
 8005cd0:	2b03      	cmp	r3, #3
 8005cd2:	d117      	bne.n	8005d04 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8005cd4:	7dba      	ldrb	r2, [r7, #22]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	32ae      	adds	r2, #174	@ 0xae
 8005cda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005cde:	699b      	ldr	r3, [r3, #24]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d00f      	beq.n	8005d04 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8005ce4:	7dba      	ldrb	r2, [r7, #22]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8005cec:	7dba      	ldrb	r2, [r7, #22]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	32ae      	adds	r2, #174	@ 0xae
 8005cf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005cf6:	699b      	ldr	r3, [r3, #24]
 8005cf8:	7afa      	ldrb	r2, [r7, #11]
 8005cfa:	4611      	mov	r1, r2
 8005cfc:	68f8      	ldr	r0, [r7, #12]
 8005cfe:	4798      	blx	r3
 8005d00:	4603      	mov	r3, r0
 8005d02:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8005d04:	7dfb      	ldrb	r3, [r7, #23]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d001      	beq.n	8005d0e <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8005d0a:	7dfb      	ldrb	r3, [r7, #23]
 8005d0c:	e000      	b.n	8005d10 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8005d0e:	2300      	movs	r3, #0
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	3718      	adds	r7, #24
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}

08005d18 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b086      	sub	sp, #24
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	60f8      	str	r0, [r7, #12]
 8005d20:	460b      	mov	r3, r1
 8005d22:	607a      	str	r2, [r7, #4]
 8005d24:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8005d26:	7afb      	ldrb	r3, [r7, #11]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d178      	bne.n	8005e1e <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	3314      	adds	r3, #20
 8005d30:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8005d38:	2b02      	cmp	r3, #2
 8005d3a:	d163      	bne.n	8005e04 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	693a      	ldr	r2, [r7, #16]
 8005d42:	8992      	ldrh	r2, [r2, #12]
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d91c      	bls.n	8005d82 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8005d48:	693b      	ldr	r3, [r7, #16]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	693a      	ldr	r2, [r7, #16]
 8005d4e:	8992      	ldrh	r2, [r2, #12]
 8005d50:	1a9a      	subs	r2, r3, r2
 8005d52:	693b      	ldr	r3, [r7, #16]
 8005d54:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	691b      	ldr	r3, [r3, #16]
 8005d5a:	693a      	ldr	r2, [r7, #16]
 8005d5c:	8992      	ldrh	r2, [r2, #12]
 8005d5e:	441a      	add	r2, r3
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8005d64:	693b      	ldr	r3, [r7, #16]
 8005d66:	6919      	ldr	r1, [r3, #16]
 8005d68:	693b      	ldr	r3, [r7, #16]
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	461a      	mov	r2, r3
 8005d6e:	68f8      	ldr	r0, [r7, #12]
 8005d70:	f001 f8c4 	bl	8006efc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005d74:	2300      	movs	r3, #0
 8005d76:	2200      	movs	r2, #0
 8005d78:	2100      	movs	r1, #0
 8005d7a:	68f8      	ldr	r0, [r7, #12]
 8005d7c:	f003 f814 	bl	8008da8 <USBD_LL_PrepareReceive>
 8005d80:	e040      	b.n	8005e04 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	899b      	ldrh	r3, [r3, #12]
 8005d86:	461a      	mov	r2, r3
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	429a      	cmp	r2, r3
 8005d8e:	d11c      	bne.n	8005dca <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8005d90:	693b      	ldr	r3, [r7, #16]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	693a      	ldr	r2, [r7, #16]
 8005d96:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d316      	bcc.n	8005dca <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	681a      	ldr	r2, [r3, #0]
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8005da6:	429a      	cmp	r2, r3
 8005da8:	d20f      	bcs.n	8005dca <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005daa:	2200      	movs	r2, #0
 8005dac:	2100      	movs	r1, #0
 8005dae:	68f8      	ldr	r0, [r7, #12]
 8005db0:	f001 f8a4 	bl	8006efc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2200      	movs	r2, #0
 8005db8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	2100      	movs	r1, #0
 8005dc2:	68f8      	ldr	r0, [r7, #12]
 8005dc4:	f002 fff0 	bl	8008da8 <USBD_LL_PrepareReceive>
 8005dc8:	e01c      	b.n	8005e04 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005dd0:	b2db      	uxtb	r3, r3
 8005dd2:	2b03      	cmp	r3, #3
 8005dd4:	d10f      	bne.n	8005df6 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005ddc:	68db      	ldr	r3, [r3, #12]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d009      	beq.n	8005df6 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	2200      	movs	r2, #0
 8005de6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005df0:	68db      	ldr	r3, [r3, #12]
 8005df2:	68f8      	ldr	r0, [r7, #12]
 8005df4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8005df6:	2180      	movs	r1, #128	@ 0x80
 8005df8:	68f8      	ldr	r0, [r7, #12]
 8005dfa:	f002 ff2b 	bl	8008c54 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8005dfe:	68f8      	ldr	r0, [r7, #12]
 8005e00:	f001 f8d2 	bl	8006fa8 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d03a      	beq.n	8005e84 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8005e0e:	68f8      	ldr	r0, [r7, #12]
 8005e10:	f7ff fe30 	bl	8005a74 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2200      	movs	r2, #0
 8005e18:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8005e1c:	e032      	b.n	8005e84 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8005e1e:	7afb      	ldrb	r3, [r7, #11]
 8005e20:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005e24:	b2db      	uxtb	r3, r3
 8005e26:	4619      	mov	r1, r3
 8005e28:	68f8      	ldr	r0, [r7, #12]
 8005e2a:	f000 f986 	bl	800613a <USBD_CoreFindEP>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8005e32:	7dfb      	ldrb	r3, [r7, #23]
 8005e34:	2bff      	cmp	r3, #255	@ 0xff
 8005e36:	d025      	beq.n	8005e84 <USBD_LL_DataInStage+0x16c>
 8005e38:	7dfb      	ldrb	r3, [r7, #23]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d122      	bne.n	8005e84 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005e44:	b2db      	uxtb	r3, r3
 8005e46:	2b03      	cmp	r3, #3
 8005e48:	d11c      	bne.n	8005e84 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8005e4a:	7dfa      	ldrb	r2, [r7, #23]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	32ae      	adds	r2, #174	@ 0xae
 8005e50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e54:	695b      	ldr	r3, [r3, #20]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d014      	beq.n	8005e84 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8005e5a:	7dfa      	ldrb	r2, [r7, #23]
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8005e62:	7dfa      	ldrb	r2, [r7, #23]
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	32ae      	adds	r2, #174	@ 0xae
 8005e68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e6c:	695b      	ldr	r3, [r3, #20]
 8005e6e:	7afa      	ldrb	r2, [r7, #11]
 8005e70:	4611      	mov	r1, r2
 8005e72:	68f8      	ldr	r0, [r7, #12]
 8005e74:	4798      	blx	r3
 8005e76:	4603      	mov	r3, r0
 8005e78:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8005e7a:	7dbb      	ldrb	r3, [r7, #22]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d001      	beq.n	8005e84 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8005e80:	7dbb      	ldrb	r3, [r7, #22]
 8005e82:	e000      	b.n	8005e86 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8005e84:	2300      	movs	r3, #0
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	3718      	adds	r7, #24
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}

08005e8e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8005e8e:	b580      	push	{r7, lr}
 8005e90:	b084      	sub	sp, #16
 8005e92:	af00      	add	r7, sp, #0
 8005e94:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8005e96:	2300      	movs	r3, #0
 8005e98:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2201      	movs	r2, #1
 8005e9e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2200      	movs	r2, #0
 8005eae:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d014      	beq.n	8005ef4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d00e      	beq.n	8005ef4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	687a      	ldr	r2, [r7, #4]
 8005ee0:	6852      	ldr	r2, [r2, #4]
 8005ee2:	b2d2      	uxtb	r2, r2
 8005ee4:	4611      	mov	r1, r2
 8005ee6:	6878      	ldr	r0, [r7, #4]
 8005ee8:	4798      	blx	r3
 8005eea:	4603      	mov	r3, r0
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d001      	beq.n	8005ef4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8005ef0:	2303      	movs	r3, #3
 8005ef2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005ef4:	2340      	movs	r3, #64	@ 0x40
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	2100      	movs	r1, #0
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f002 fe65 	bl	8008bca <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2201      	movs	r2, #1
 8005f04:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2240      	movs	r2, #64	@ 0x40
 8005f0c:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005f10:	2340      	movs	r3, #64	@ 0x40
 8005f12:	2200      	movs	r2, #0
 8005f14:	2180      	movs	r1, #128	@ 0x80
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f002 fe57 	bl	8008bca <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2240      	movs	r2, #64	@ 0x40
 8005f28:	841a      	strh	r2, [r3, #32]

  return ret;
 8005f2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	3710      	adds	r7, #16
 8005f30:	46bd      	mov	sp, r7
 8005f32:	bd80      	pop	{r7, pc}

08005f34 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b083      	sub	sp, #12
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
 8005f3c:	460b      	mov	r3, r1
 8005f3e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	78fa      	ldrb	r2, [r7, #3]
 8005f44:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8005f46:	2300      	movs	r3, #0
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	370c      	adds	r7, #12
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f52:	4770      	bx	lr

08005f54 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b083      	sub	sp, #12
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005f62:	b2db      	uxtb	r3, r3
 8005f64:	2b04      	cmp	r3, #4
 8005f66:	d006      	beq.n	8005f76 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005f6e:	b2da      	uxtb	r2, r3
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2204      	movs	r2, #4
 8005f7a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8005f7e:	2300      	movs	r3, #0
}
 8005f80:	4618      	mov	r0, r3
 8005f82:	370c      	adds	r7, #12
 8005f84:	46bd      	mov	sp, r7
 8005f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8a:	4770      	bx	lr

08005f8c <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b083      	sub	sp, #12
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005f9a:	b2db      	uxtb	r3, r3
 8005f9c:	2b04      	cmp	r3, #4
 8005f9e:	d106      	bne.n	8005fae <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8005fa6:	b2da      	uxtb	r2, r3
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8005fae:	2300      	movs	r3, #0
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	370c      	adds	r7, #12
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr

08005fbc <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b082      	sub	sp, #8
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005fca:	b2db      	uxtb	r3, r3
 8005fcc:	2b03      	cmp	r3, #3
 8005fce:	d110      	bne.n	8005ff2 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d00b      	beq.n	8005ff2 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005fe0:	69db      	ldr	r3, [r3, #28]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d005      	beq.n	8005ff2 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005fec:	69db      	ldr	r3, [r3, #28]
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8005ff2:	2300      	movs	r3, #0
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	3708      	adds	r7, #8
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bd80      	pop	{r7, pc}

08005ffc <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b082      	sub	sp, #8
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
 8006004:	460b      	mov	r3, r1
 8006006:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	32ae      	adds	r2, #174	@ 0xae
 8006012:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d101      	bne.n	800601e <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800601a:	2303      	movs	r3, #3
 800601c:	e01c      	b.n	8006058 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006024:	b2db      	uxtb	r3, r3
 8006026:	2b03      	cmp	r3, #3
 8006028:	d115      	bne.n	8006056 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	32ae      	adds	r2, #174	@ 0xae
 8006034:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006038:	6a1b      	ldr	r3, [r3, #32]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d00b      	beq.n	8006056 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	32ae      	adds	r2, #174	@ 0xae
 8006048:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800604c:	6a1b      	ldr	r3, [r3, #32]
 800604e:	78fa      	ldrb	r2, [r7, #3]
 8006050:	4611      	mov	r1, r2
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006056:	2300      	movs	r3, #0
}
 8006058:	4618      	mov	r0, r3
 800605a:	3708      	adds	r7, #8
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}

08006060 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b082      	sub	sp, #8
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
 8006068:	460b      	mov	r3, r1
 800606a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	32ae      	adds	r2, #174	@ 0xae
 8006076:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d101      	bne.n	8006082 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800607e:	2303      	movs	r3, #3
 8006080:	e01c      	b.n	80060bc <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006088:	b2db      	uxtb	r3, r3
 800608a:	2b03      	cmp	r3, #3
 800608c:	d115      	bne.n	80060ba <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	32ae      	adds	r2, #174	@ 0xae
 8006098:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800609c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d00b      	beq.n	80060ba <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	32ae      	adds	r2, #174	@ 0xae
 80060ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060b2:	78fa      	ldrb	r2, [r7, #3]
 80060b4:	4611      	mov	r1, r2
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80060ba:	2300      	movs	r3, #0
}
 80060bc:	4618      	mov	r0, r3
 80060be:	3708      	adds	r7, #8
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}

080060c4 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b083      	sub	sp, #12
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80060cc:	2300      	movs	r3, #0
}
 80060ce:	4618      	mov	r0, r3
 80060d0:	370c      	adds	r7, #12
 80060d2:	46bd      	mov	sp, r7
 80060d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d8:	4770      	bx	lr

080060da <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80060da:	b580      	push	{r7, lr}
 80060dc:	b084      	sub	sp, #16
 80060de:	af00      	add	r7, sp, #0
 80060e0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80060e2:	2300      	movs	r3, #0
 80060e4:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2201      	movs	r2, #1
 80060ea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d00e      	beq.n	8006116 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	687a      	ldr	r2, [r7, #4]
 8006102:	6852      	ldr	r2, [r2, #4]
 8006104:	b2d2      	uxtb	r2, r2
 8006106:	4611      	mov	r1, r2
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	4798      	blx	r3
 800610c:	4603      	mov	r3, r0
 800610e:	2b00      	cmp	r3, #0
 8006110:	d001      	beq.n	8006116 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8006112:	2303      	movs	r3, #3
 8006114:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006116:	7bfb      	ldrb	r3, [r7, #15]
}
 8006118:	4618      	mov	r0, r3
 800611a:	3710      	adds	r7, #16
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}

08006120 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006120:	b480      	push	{r7}
 8006122:	b083      	sub	sp, #12
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
 8006128:	460b      	mov	r3, r1
 800612a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800612c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800612e:	4618      	mov	r0, r3
 8006130:	370c      	adds	r7, #12
 8006132:	46bd      	mov	sp, r7
 8006134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006138:	4770      	bx	lr

0800613a <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800613a:	b480      	push	{r7}
 800613c:	b083      	sub	sp, #12
 800613e:	af00      	add	r7, sp, #0
 8006140:	6078      	str	r0, [r7, #4]
 8006142:	460b      	mov	r3, r1
 8006144:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006146:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006148:	4618      	mov	r0, r3
 800614a:	370c      	adds	r7, #12
 800614c:	46bd      	mov	sp, r7
 800614e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006152:	4770      	bx	lr

08006154 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b086      	sub	sp, #24
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
 800615c:	460b      	mov	r3, r1
 800615e:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8006168:	2300      	movs	r3, #0
 800616a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	885b      	ldrh	r3, [r3, #2]
 8006170:	b29b      	uxth	r3, r3
 8006172:	68fa      	ldr	r2, [r7, #12]
 8006174:	7812      	ldrb	r2, [r2, #0]
 8006176:	4293      	cmp	r3, r2
 8006178:	d91f      	bls.n	80061ba <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	781b      	ldrb	r3, [r3, #0]
 800617e:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8006180:	e013      	b.n	80061aa <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8006182:	f107 030a 	add.w	r3, r7, #10
 8006186:	4619      	mov	r1, r3
 8006188:	6978      	ldr	r0, [r7, #20]
 800618a:	f000 f81b 	bl	80061c4 <USBD_GetNextDesc>
 800618e:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8006190:	697b      	ldr	r3, [r7, #20]
 8006192:	785b      	ldrb	r3, [r3, #1]
 8006194:	2b05      	cmp	r3, #5
 8006196:	d108      	bne.n	80061aa <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	789b      	ldrb	r3, [r3, #2]
 80061a0:	78fa      	ldrb	r2, [r7, #3]
 80061a2:	429a      	cmp	r2, r3
 80061a4:	d008      	beq.n	80061b8 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80061a6:	2300      	movs	r3, #0
 80061a8:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	885b      	ldrh	r3, [r3, #2]
 80061ae:	b29a      	uxth	r2, r3
 80061b0:	897b      	ldrh	r3, [r7, #10]
 80061b2:	429a      	cmp	r2, r3
 80061b4:	d8e5      	bhi.n	8006182 <USBD_GetEpDesc+0x2e>
 80061b6:	e000      	b.n	80061ba <USBD_GetEpDesc+0x66>
          break;
 80061b8:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80061ba:	693b      	ldr	r3, [r7, #16]
}
 80061bc:	4618      	mov	r0, r3
 80061be:	3718      	adds	r7, #24
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}

080061c4 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80061c4:	b480      	push	{r7}
 80061c6:	b085      	sub	sp, #20
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
 80061cc:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	881b      	ldrh	r3, [r3, #0]
 80061d6:	68fa      	ldr	r2, [r7, #12]
 80061d8:	7812      	ldrb	r2, [r2, #0]
 80061da:	4413      	add	r3, r2
 80061dc:	b29a      	uxth	r2, r3
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	781b      	ldrb	r3, [r3, #0]
 80061e6:	461a      	mov	r2, r3
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	4413      	add	r3, r2
 80061ec:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80061ee:	68fb      	ldr	r3, [r7, #12]
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	3714      	adds	r7, #20
 80061f4:	46bd      	mov	sp, r7
 80061f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fa:	4770      	bx	lr

080061fc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b087      	sub	sp, #28
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006208:	697b      	ldr	r3, [r7, #20]
 800620a:	781b      	ldrb	r3, [r3, #0]
 800620c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	3301      	adds	r3, #1
 8006212:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	781b      	ldrb	r3, [r3, #0]
 8006218:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800621a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800621e:	021b      	lsls	r3, r3, #8
 8006220:	b21a      	sxth	r2, r3
 8006222:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006226:	4313      	orrs	r3, r2
 8006228:	b21b      	sxth	r3, r3
 800622a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800622c:	89fb      	ldrh	r3, [r7, #14]
}
 800622e:	4618      	mov	r0, r3
 8006230:	371c      	adds	r7, #28
 8006232:	46bd      	mov	sp, r7
 8006234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006238:	4770      	bx	lr
	...

0800623c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b084      	sub	sp, #16
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
 8006244:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006246:	2300      	movs	r3, #0
 8006248:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	781b      	ldrb	r3, [r3, #0]
 800624e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006252:	2b40      	cmp	r3, #64	@ 0x40
 8006254:	d005      	beq.n	8006262 <USBD_StdDevReq+0x26>
 8006256:	2b40      	cmp	r3, #64	@ 0x40
 8006258:	d857      	bhi.n	800630a <USBD_StdDevReq+0xce>
 800625a:	2b00      	cmp	r3, #0
 800625c:	d00f      	beq.n	800627e <USBD_StdDevReq+0x42>
 800625e:	2b20      	cmp	r3, #32
 8006260:	d153      	bne.n	800630a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	32ae      	adds	r2, #174	@ 0xae
 800626c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006270:	689b      	ldr	r3, [r3, #8]
 8006272:	6839      	ldr	r1, [r7, #0]
 8006274:	6878      	ldr	r0, [r7, #4]
 8006276:	4798      	blx	r3
 8006278:	4603      	mov	r3, r0
 800627a:	73fb      	strb	r3, [r7, #15]
      break;
 800627c:	e04a      	b.n	8006314 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	785b      	ldrb	r3, [r3, #1]
 8006282:	2b09      	cmp	r3, #9
 8006284:	d83b      	bhi.n	80062fe <USBD_StdDevReq+0xc2>
 8006286:	a201      	add	r2, pc, #4	@ (adr r2, 800628c <USBD_StdDevReq+0x50>)
 8006288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800628c:	080062e1 	.word	0x080062e1
 8006290:	080062f5 	.word	0x080062f5
 8006294:	080062ff 	.word	0x080062ff
 8006298:	080062eb 	.word	0x080062eb
 800629c:	080062ff 	.word	0x080062ff
 80062a0:	080062bf 	.word	0x080062bf
 80062a4:	080062b5 	.word	0x080062b5
 80062a8:	080062ff 	.word	0x080062ff
 80062ac:	080062d7 	.word	0x080062d7
 80062b0:	080062c9 	.word	0x080062c9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80062b4:	6839      	ldr	r1, [r7, #0]
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f000 fa3e 	bl	8006738 <USBD_GetDescriptor>
          break;
 80062bc:	e024      	b.n	8006308 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80062be:	6839      	ldr	r1, [r7, #0]
 80062c0:	6878      	ldr	r0, [r7, #4]
 80062c2:	f000 fba3 	bl	8006a0c <USBD_SetAddress>
          break;
 80062c6:	e01f      	b.n	8006308 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80062c8:	6839      	ldr	r1, [r7, #0]
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	f000 fbe2 	bl	8006a94 <USBD_SetConfig>
 80062d0:	4603      	mov	r3, r0
 80062d2:	73fb      	strb	r3, [r7, #15]
          break;
 80062d4:	e018      	b.n	8006308 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80062d6:	6839      	ldr	r1, [r7, #0]
 80062d8:	6878      	ldr	r0, [r7, #4]
 80062da:	f000 fc85 	bl	8006be8 <USBD_GetConfig>
          break;
 80062de:	e013      	b.n	8006308 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80062e0:	6839      	ldr	r1, [r7, #0]
 80062e2:	6878      	ldr	r0, [r7, #4]
 80062e4:	f000 fcb6 	bl	8006c54 <USBD_GetStatus>
          break;
 80062e8:	e00e      	b.n	8006308 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80062ea:	6839      	ldr	r1, [r7, #0]
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	f000 fce5 	bl	8006cbc <USBD_SetFeature>
          break;
 80062f2:	e009      	b.n	8006308 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80062f4:	6839      	ldr	r1, [r7, #0]
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	f000 fd09 	bl	8006d0e <USBD_ClrFeature>
          break;
 80062fc:	e004      	b.n	8006308 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80062fe:	6839      	ldr	r1, [r7, #0]
 8006300:	6878      	ldr	r0, [r7, #4]
 8006302:	f000 fd60 	bl	8006dc6 <USBD_CtlError>
          break;
 8006306:	bf00      	nop
      }
      break;
 8006308:	e004      	b.n	8006314 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800630a:	6839      	ldr	r1, [r7, #0]
 800630c:	6878      	ldr	r0, [r7, #4]
 800630e:	f000 fd5a 	bl	8006dc6 <USBD_CtlError>
      break;
 8006312:	bf00      	nop
  }

  return ret;
 8006314:	7bfb      	ldrb	r3, [r7, #15]
}
 8006316:	4618      	mov	r0, r3
 8006318:	3710      	adds	r7, #16
 800631a:	46bd      	mov	sp, r7
 800631c:	bd80      	pop	{r7, pc}
 800631e:	bf00      	nop

08006320 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b084      	sub	sp, #16
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
 8006328:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800632a:	2300      	movs	r3, #0
 800632c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	781b      	ldrb	r3, [r3, #0]
 8006332:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006336:	2b40      	cmp	r3, #64	@ 0x40
 8006338:	d005      	beq.n	8006346 <USBD_StdItfReq+0x26>
 800633a:	2b40      	cmp	r3, #64	@ 0x40
 800633c:	d852      	bhi.n	80063e4 <USBD_StdItfReq+0xc4>
 800633e:	2b00      	cmp	r3, #0
 8006340:	d001      	beq.n	8006346 <USBD_StdItfReq+0x26>
 8006342:	2b20      	cmp	r3, #32
 8006344:	d14e      	bne.n	80063e4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800634c:	b2db      	uxtb	r3, r3
 800634e:	3b01      	subs	r3, #1
 8006350:	2b02      	cmp	r3, #2
 8006352:	d840      	bhi.n	80063d6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	889b      	ldrh	r3, [r3, #4]
 8006358:	b2db      	uxtb	r3, r3
 800635a:	2b01      	cmp	r3, #1
 800635c:	d836      	bhi.n	80063cc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	889b      	ldrh	r3, [r3, #4]
 8006362:	b2db      	uxtb	r3, r3
 8006364:	4619      	mov	r1, r3
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f7ff feda 	bl	8006120 <USBD_CoreFindIF>
 800636c:	4603      	mov	r3, r0
 800636e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006370:	7bbb      	ldrb	r3, [r7, #14]
 8006372:	2bff      	cmp	r3, #255	@ 0xff
 8006374:	d01d      	beq.n	80063b2 <USBD_StdItfReq+0x92>
 8006376:	7bbb      	ldrb	r3, [r7, #14]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d11a      	bne.n	80063b2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800637c:	7bba      	ldrb	r2, [r7, #14]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	32ae      	adds	r2, #174	@ 0xae
 8006382:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006386:	689b      	ldr	r3, [r3, #8]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d00f      	beq.n	80063ac <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800638c:	7bba      	ldrb	r2, [r7, #14]
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006394:	7bba      	ldrb	r2, [r7, #14]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	32ae      	adds	r2, #174	@ 0xae
 800639a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	6839      	ldr	r1, [r7, #0]
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	4798      	blx	r3
 80063a6:	4603      	mov	r3, r0
 80063a8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80063aa:	e004      	b.n	80063b6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80063ac:	2303      	movs	r3, #3
 80063ae:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80063b0:	e001      	b.n	80063b6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80063b2:	2303      	movs	r3, #3
 80063b4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	88db      	ldrh	r3, [r3, #6]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d110      	bne.n	80063e0 <USBD_StdItfReq+0xc0>
 80063be:	7bfb      	ldrb	r3, [r7, #15]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d10d      	bne.n	80063e0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f000 fddc 	bl	8006f82 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80063ca:	e009      	b.n	80063e0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80063cc:	6839      	ldr	r1, [r7, #0]
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	f000 fcf9 	bl	8006dc6 <USBD_CtlError>
          break;
 80063d4:	e004      	b.n	80063e0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80063d6:	6839      	ldr	r1, [r7, #0]
 80063d8:	6878      	ldr	r0, [r7, #4]
 80063da:	f000 fcf4 	bl	8006dc6 <USBD_CtlError>
          break;
 80063de:	e000      	b.n	80063e2 <USBD_StdItfReq+0xc2>
          break;
 80063e0:	bf00      	nop
      }
      break;
 80063e2:	e004      	b.n	80063ee <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80063e4:	6839      	ldr	r1, [r7, #0]
 80063e6:	6878      	ldr	r0, [r7, #4]
 80063e8:	f000 fced 	bl	8006dc6 <USBD_CtlError>
      break;
 80063ec:	bf00      	nop
  }

  return ret;
 80063ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	3710      	adds	r7, #16
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}

080063f8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b084      	sub	sp, #16
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
 8006400:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8006402:	2300      	movs	r3, #0
 8006404:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	889b      	ldrh	r3, [r3, #4]
 800640a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	781b      	ldrb	r3, [r3, #0]
 8006410:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006414:	2b40      	cmp	r3, #64	@ 0x40
 8006416:	d007      	beq.n	8006428 <USBD_StdEPReq+0x30>
 8006418:	2b40      	cmp	r3, #64	@ 0x40
 800641a:	f200 8181 	bhi.w	8006720 <USBD_StdEPReq+0x328>
 800641e:	2b00      	cmp	r3, #0
 8006420:	d02a      	beq.n	8006478 <USBD_StdEPReq+0x80>
 8006422:	2b20      	cmp	r3, #32
 8006424:	f040 817c 	bne.w	8006720 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8006428:	7bbb      	ldrb	r3, [r7, #14]
 800642a:	4619      	mov	r1, r3
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	f7ff fe84 	bl	800613a <USBD_CoreFindEP>
 8006432:	4603      	mov	r3, r0
 8006434:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006436:	7b7b      	ldrb	r3, [r7, #13]
 8006438:	2bff      	cmp	r3, #255	@ 0xff
 800643a:	f000 8176 	beq.w	800672a <USBD_StdEPReq+0x332>
 800643e:	7b7b      	ldrb	r3, [r7, #13]
 8006440:	2b00      	cmp	r3, #0
 8006442:	f040 8172 	bne.w	800672a <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8006446:	7b7a      	ldrb	r2, [r7, #13]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800644e:	7b7a      	ldrb	r2, [r7, #13]
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	32ae      	adds	r2, #174	@ 0xae
 8006454:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006458:	689b      	ldr	r3, [r3, #8]
 800645a:	2b00      	cmp	r3, #0
 800645c:	f000 8165 	beq.w	800672a <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8006460:	7b7a      	ldrb	r2, [r7, #13]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	32ae      	adds	r2, #174	@ 0xae
 8006466:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800646a:	689b      	ldr	r3, [r3, #8]
 800646c:	6839      	ldr	r1, [r7, #0]
 800646e:	6878      	ldr	r0, [r7, #4]
 8006470:	4798      	blx	r3
 8006472:	4603      	mov	r3, r0
 8006474:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006476:	e158      	b.n	800672a <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	785b      	ldrb	r3, [r3, #1]
 800647c:	2b03      	cmp	r3, #3
 800647e:	d008      	beq.n	8006492 <USBD_StdEPReq+0x9a>
 8006480:	2b03      	cmp	r3, #3
 8006482:	f300 8147 	bgt.w	8006714 <USBD_StdEPReq+0x31c>
 8006486:	2b00      	cmp	r3, #0
 8006488:	f000 809b 	beq.w	80065c2 <USBD_StdEPReq+0x1ca>
 800648c:	2b01      	cmp	r3, #1
 800648e:	d03c      	beq.n	800650a <USBD_StdEPReq+0x112>
 8006490:	e140      	b.n	8006714 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006498:	b2db      	uxtb	r3, r3
 800649a:	2b02      	cmp	r3, #2
 800649c:	d002      	beq.n	80064a4 <USBD_StdEPReq+0xac>
 800649e:	2b03      	cmp	r3, #3
 80064a0:	d016      	beq.n	80064d0 <USBD_StdEPReq+0xd8>
 80064a2:	e02c      	b.n	80064fe <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80064a4:	7bbb      	ldrb	r3, [r7, #14]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d00d      	beq.n	80064c6 <USBD_StdEPReq+0xce>
 80064aa:	7bbb      	ldrb	r3, [r7, #14]
 80064ac:	2b80      	cmp	r3, #128	@ 0x80
 80064ae:	d00a      	beq.n	80064c6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80064b0:	7bbb      	ldrb	r3, [r7, #14]
 80064b2:	4619      	mov	r1, r3
 80064b4:	6878      	ldr	r0, [r7, #4]
 80064b6:	f002 fbcd 	bl	8008c54 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80064ba:	2180      	movs	r1, #128	@ 0x80
 80064bc:	6878      	ldr	r0, [r7, #4]
 80064be:	f002 fbc9 	bl	8008c54 <USBD_LL_StallEP>
 80064c2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80064c4:	e020      	b.n	8006508 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80064c6:	6839      	ldr	r1, [r7, #0]
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	f000 fc7c 	bl	8006dc6 <USBD_CtlError>
              break;
 80064ce:	e01b      	b.n	8006508 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	885b      	ldrh	r3, [r3, #2]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d10e      	bne.n	80064f6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80064d8:	7bbb      	ldrb	r3, [r7, #14]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d00b      	beq.n	80064f6 <USBD_StdEPReq+0xfe>
 80064de:	7bbb      	ldrb	r3, [r7, #14]
 80064e0:	2b80      	cmp	r3, #128	@ 0x80
 80064e2:	d008      	beq.n	80064f6 <USBD_StdEPReq+0xfe>
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	88db      	ldrh	r3, [r3, #6]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d104      	bne.n	80064f6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80064ec:	7bbb      	ldrb	r3, [r7, #14]
 80064ee:	4619      	mov	r1, r3
 80064f0:	6878      	ldr	r0, [r7, #4]
 80064f2:	f002 fbaf 	bl	8008c54 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f000 fd43 	bl	8006f82 <USBD_CtlSendStatus>

              break;
 80064fc:	e004      	b.n	8006508 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80064fe:	6839      	ldr	r1, [r7, #0]
 8006500:	6878      	ldr	r0, [r7, #4]
 8006502:	f000 fc60 	bl	8006dc6 <USBD_CtlError>
              break;
 8006506:	bf00      	nop
          }
          break;
 8006508:	e109      	b.n	800671e <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006510:	b2db      	uxtb	r3, r3
 8006512:	2b02      	cmp	r3, #2
 8006514:	d002      	beq.n	800651c <USBD_StdEPReq+0x124>
 8006516:	2b03      	cmp	r3, #3
 8006518:	d016      	beq.n	8006548 <USBD_StdEPReq+0x150>
 800651a:	e04b      	b.n	80065b4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800651c:	7bbb      	ldrb	r3, [r7, #14]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d00d      	beq.n	800653e <USBD_StdEPReq+0x146>
 8006522:	7bbb      	ldrb	r3, [r7, #14]
 8006524:	2b80      	cmp	r3, #128	@ 0x80
 8006526:	d00a      	beq.n	800653e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006528:	7bbb      	ldrb	r3, [r7, #14]
 800652a:	4619      	mov	r1, r3
 800652c:	6878      	ldr	r0, [r7, #4]
 800652e:	f002 fb91 	bl	8008c54 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006532:	2180      	movs	r1, #128	@ 0x80
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	f002 fb8d 	bl	8008c54 <USBD_LL_StallEP>
 800653a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800653c:	e040      	b.n	80065c0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800653e:	6839      	ldr	r1, [r7, #0]
 8006540:	6878      	ldr	r0, [r7, #4]
 8006542:	f000 fc40 	bl	8006dc6 <USBD_CtlError>
              break;
 8006546:	e03b      	b.n	80065c0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	885b      	ldrh	r3, [r3, #2]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d136      	bne.n	80065be <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006550:	7bbb      	ldrb	r3, [r7, #14]
 8006552:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006556:	2b00      	cmp	r3, #0
 8006558:	d004      	beq.n	8006564 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800655a:	7bbb      	ldrb	r3, [r7, #14]
 800655c:	4619      	mov	r1, r3
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f002 fb97 	bl	8008c92 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006564:	6878      	ldr	r0, [r7, #4]
 8006566:	f000 fd0c 	bl	8006f82 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800656a:	7bbb      	ldrb	r3, [r7, #14]
 800656c:	4619      	mov	r1, r3
 800656e:	6878      	ldr	r0, [r7, #4]
 8006570:	f7ff fde3 	bl	800613a <USBD_CoreFindEP>
 8006574:	4603      	mov	r3, r0
 8006576:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006578:	7b7b      	ldrb	r3, [r7, #13]
 800657a:	2bff      	cmp	r3, #255	@ 0xff
 800657c:	d01f      	beq.n	80065be <USBD_StdEPReq+0x1c6>
 800657e:	7b7b      	ldrb	r3, [r7, #13]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d11c      	bne.n	80065be <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8006584:	7b7a      	ldrb	r2, [r7, #13]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800658c:	7b7a      	ldrb	r2, [r7, #13]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	32ae      	adds	r2, #174	@ 0xae
 8006592:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006596:	689b      	ldr	r3, [r3, #8]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d010      	beq.n	80065be <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800659c:	7b7a      	ldrb	r2, [r7, #13]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	32ae      	adds	r2, #174	@ 0xae
 80065a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065a6:	689b      	ldr	r3, [r3, #8]
 80065a8:	6839      	ldr	r1, [r7, #0]
 80065aa:	6878      	ldr	r0, [r7, #4]
 80065ac:	4798      	blx	r3
 80065ae:	4603      	mov	r3, r0
 80065b0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80065b2:	e004      	b.n	80065be <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80065b4:	6839      	ldr	r1, [r7, #0]
 80065b6:	6878      	ldr	r0, [r7, #4]
 80065b8:	f000 fc05 	bl	8006dc6 <USBD_CtlError>
              break;
 80065bc:	e000      	b.n	80065c0 <USBD_StdEPReq+0x1c8>
              break;
 80065be:	bf00      	nop
          }
          break;
 80065c0:	e0ad      	b.n	800671e <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80065c8:	b2db      	uxtb	r3, r3
 80065ca:	2b02      	cmp	r3, #2
 80065cc:	d002      	beq.n	80065d4 <USBD_StdEPReq+0x1dc>
 80065ce:	2b03      	cmp	r3, #3
 80065d0:	d033      	beq.n	800663a <USBD_StdEPReq+0x242>
 80065d2:	e099      	b.n	8006708 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80065d4:	7bbb      	ldrb	r3, [r7, #14]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d007      	beq.n	80065ea <USBD_StdEPReq+0x1f2>
 80065da:	7bbb      	ldrb	r3, [r7, #14]
 80065dc:	2b80      	cmp	r3, #128	@ 0x80
 80065de:	d004      	beq.n	80065ea <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80065e0:	6839      	ldr	r1, [r7, #0]
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f000 fbef 	bl	8006dc6 <USBD_CtlError>
                break;
 80065e8:	e093      	b.n	8006712 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80065ea:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	da0b      	bge.n	800660a <USBD_StdEPReq+0x212>
 80065f2:	7bbb      	ldrb	r3, [r7, #14]
 80065f4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80065f8:	4613      	mov	r3, r2
 80065fa:	009b      	lsls	r3, r3, #2
 80065fc:	4413      	add	r3, r2
 80065fe:	009b      	lsls	r3, r3, #2
 8006600:	3310      	adds	r3, #16
 8006602:	687a      	ldr	r2, [r7, #4]
 8006604:	4413      	add	r3, r2
 8006606:	3304      	adds	r3, #4
 8006608:	e00b      	b.n	8006622 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800660a:	7bbb      	ldrb	r3, [r7, #14]
 800660c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006610:	4613      	mov	r3, r2
 8006612:	009b      	lsls	r3, r3, #2
 8006614:	4413      	add	r3, r2
 8006616:	009b      	lsls	r3, r3, #2
 8006618:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800661c:	687a      	ldr	r2, [r7, #4]
 800661e:	4413      	add	r3, r2
 8006620:	3304      	adds	r3, #4
 8006622:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	2200      	movs	r2, #0
 8006628:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	330e      	adds	r3, #14
 800662e:	2202      	movs	r2, #2
 8006630:	4619      	mov	r1, r3
 8006632:	6878      	ldr	r0, [r7, #4]
 8006634:	f000 fc44 	bl	8006ec0 <USBD_CtlSendData>
              break;
 8006638:	e06b      	b.n	8006712 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800663a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800663e:	2b00      	cmp	r3, #0
 8006640:	da11      	bge.n	8006666 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006642:	7bbb      	ldrb	r3, [r7, #14]
 8006644:	f003 020f 	and.w	r2, r3, #15
 8006648:	6879      	ldr	r1, [r7, #4]
 800664a:	4613      	mov	r3, r2
 800664c:	009b      	lsls	r3, r3, #2
 800664e:	4413      	add	r3, r2
 8006650:	009b      	lsls	r3, r3, #2
 8006652:	440b      	add	r3, r1
 8006654:	3323      	adds	r3, #35	@ 0x23
 8006656:	781b      	ldrb	r3, [r3, #0]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d117      	bne.n	800668c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800665c:	6839      	ldr	r1, [r7, #0]
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f000 fbb1 	bl	8006dc6 <USBD_CtlError>
                  break;
 8006664:	e055      	b.n	8006712 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006666:	7bbb      	ldrb	r3, [r7, #14]
 8006668:	f003 020f 	and.w	r2, r3, #15
 800666c:	6879      	ldr	r1, [r7, #4]
 800666e:	4613      	mov	r3, r2
 8006670:	009b      	lsls	r3, r3, #2
 8006672:	4413      	add	r3, r2
 8006674:	009b      	lsls	r3, r3, #2
 8006676:	440b      	add	r3, r1
 8006678:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800667c:	781b      	ldrb	r3, [r3, #0]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d104      	bne.n	800668c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8006682:	6839      	ldr	r1, [r7, #0]
 8006684:	6878      	ldr	r0, [r7, #4]
 8006686:	f000 fb9e 	bl	8006dc6 <USBD_CtlError>
                  break;
 800668a:	e042      	b.n	8006712 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800668c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006690:	2b00      	cmp	r3, #0
 8006692:	da0b      	bge.n	80066ac <USBD_StdEPReq+0x2b4>
 8006694:	7bbb      	ldrb	r3, [r7, #14]
 8006696:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800669a:	4613      	mov	r3, r2
 800669c:	009b      	lsls	r3, r3, #2
 800669e:	4413      	add	r3, r2
 80066a0:	009b      	lsls	r3, r3, #2
 80066a2:	3310      	adds	r3, #16
 80066a4:	687a      	ldr	r2, [r7, #4]
 80066a6:	4413      	add	r3, r2
 80066a8:	3304      	adds	r3, #4
 80066aa:	e00b      	b.n	80066c4 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80066ac:	7bbb      	ldrb	r3, [r7, #14]
 80066ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80066b2:	4613      	mov	r3, r2
 80066b4:	009b      	lsls	r3, r3, #2
 80066b6:	4413      	add	r3, r2
 80066b8:	009b      	lsls	r3, r3, #2
 80066ba:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80066be:	687a      	ldr	r2, [r7, #4]
 80066c0:	4413      	add	r3, r2
 80066c2:	3304      	adds	r3, #4
 80066c4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80066c6:	7bbb      	ldrb	r3, [r7, #14]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d002      	beq.n	80066d2 <USBD_StdEPReq+0x2da>
 80066cc:	7bbb      	ldrb	r3, [r7, #14]
 80066ce:	2b80      	cmp	r3, #128	@ 0x80
 80066d0:	d103      	bne.n	80066da <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	2200      	movs	r2, #0
 80066d6:	739a      	strb	r2, [r3, #14]
 80066d8:	e00e      	b.n	80066f8 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80066da:	7bbb      	ldrb	r3, [r7, #14]
 80066dc:	4619      	mov	r1, r3
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f002 faf6 	bl	8008cd0 <USBD_LL_IsStallEP>
 80066e4:	4603      	mov	r3, r0
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d003      	beq.n	80066f2 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 80066ea:	68bb      	ldr	r3, [r7, #8]
 80066ec:	2201      	movs	r2, #1
 80066ee:	739a      	strb	r2, [r3, #14]
 80066f0:	e002      	b.n	80066f8 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	2200      	movs	r2, #0
 80066f6:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	330e      	adds	r3, #14
 80066fc:	2202      	movs	r2, #2
 80066fe:	4619      	mov	r1, r3
 8006700:	6878      	ldr	r0, [r7, #4]
 8006702:	f000 fbdd 	bl	8006ec0 <USBD_CtlSendData>
              break;
 8006706:	e004      	b.n	8006712 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8006708:	6839      	ldr	r1, [r7, #0]
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f000 fb5b 	bl	8006dc6 <USBD_CtlError>
              break;
 8006710:	bf00      	nop
          }
          break;
 8006712:	e004      	b.n	800671e <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8006714:	6839      	ldr	r1, [r7, #0]
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	f000 fb55 	bl	8006dc6 <USBD_CtlError>
          break;
 800671c:	bf00      	nop
      }
      break;
 800671e:	e005      	b.n	800672c <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8006720:	6839      	ldr	r1, [r7, #0]
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f000 fb4f 	bl	8006dc6 <USBD_CtlError>
      break;
 8006728:	e000      	b.n	800672c <USBD_StdEPReq+0x334>
      break;
 800672a:	bf00      	nop
  }

  return ret;
 800672c:	7bfb      	ldrb	r3, [r7, #15]
}
 800672e:	4618      	mov	r0, r3
 8006730:	3710      	adds	r7, #16
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}
	...

08006738 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b084      	sub	sp, #16
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
 8006740:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006742:	2300      	movs	r3, #0
 8006744:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006746:	2300      	movs	r3, #0
 8006748:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800674a:	2300      	movs	r3, #0
 800674c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	885b      	ldrh	r3, [r3, #2]
 8006752:	0a1b      	lsrs	r3, r3, #8
 8006754:	b29b      	uxth	r3, r3
 8006756:	3b01      	subs	r3, #1
 8006758:	2b06      	cmp	r3, #6
 800675a:	f200 8128 	bhi.w	80069ae <USBD_GetDescriptor+0x276>
 800675e:	a201      	add	r2, pc, #4	@ (adr r2, 8006764 <USBD_GetDescriptor+0x2c>)
 8006760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006764:	08006781 	.word	0x08006781
 8006768:	08006799 	.word	0x08006799
 800676c:	080067d9 	.word	0x080067d9
 8006770:	080069af 	.word	0x080069af
 8006774:	080069af 	.word	0x080069af
 8006778:	0800694f 	.word	0x0800694f
 800677c:	0800697b 	.word	0x0800697b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	687a      	ldr	r2, [r7, #4]
 800678a:	7c12      	ldrb	r2, [r2, #16]
 800678c:	f107 0108 	add.w	r1, r7, #8
 8006790:	4610      	mov	r0, r2
 8006792:	4798      	blx	r3
 8006794:	60f8      	str	r0, [r7, #12]
      break;
 8006796:	e112      	b.n	80069be <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	7c1b      	ldrb	r3, [r3, #16]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d10d      	bne.n	80067bc <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80067a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067a8:	f107 0208 	add.w	r2, r7, #8
 80067ac:	4610      	mov	r0, r2
 80067ae:	4798      	blx	r3
 80067b0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	3301      	adds	r3, #1
 80067b6:	2202      	movs	r2, #2
 80067b8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80067ba:	e100      	b.n	80069be <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80067c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067c4:	f107 0208 	add.w	r2, r7, #8
 80067c8:	4610      	mov	r0, r2
 80067ca:	4798      	blx	r3
 80067cc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	3301      	adds	r3, #1
 80067d2:	2202      	movs	r2, #2
 80067d4:	701a      	strb	r2, [r3, #0]
      break;
 80067d6:	e0f2      	b.n	80069be <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	885b      	ldrh	r3, [r3, #2]
 80067dc:	b2db      	uxtb	r3, r3
 80067de:	2b05      	cmp	r3, #5
 80067e0:	f200 80ac 	bhi.w	800693c <USBD_GetDescriptor+0x204>
 80067e4:	a201      	add	r2, pc, #4	@ (adr r2, 80067ec <USBD_GetDescriptor+0xb4>)
 80067e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067ea:	bf00      	nop
 80067ec:	08006805 	.word	0x08006805
 80067f0:	08006839 	.word	0x08006839
 80067f4:	0800686d 	.word	0x0800686d
 80067f8:	080068a1 	.word	0x080068a1
 80067fc:	080068d5 	.word	0x080068d5
 8006800:	08006909 	.word	0x08006909
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d00b      	beq.n	8006828 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	687a      	ldr	r2, [r7, #4]
 800681a:	7c12      	ldrb	r2, [r2, #16]
 800681c:	f107 0108 	add.w	r1, r7, #8
 8006820:	4610      	mov	r0, r2
 8006822:	4798      	blx	r3
 8006824:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006826:	e091      	b.n	800694c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006828:	6839      	ldr	r1, [r7, #0]
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	f000 facb 	bl	8006dc6 <USBD_CtlError>
            err++;
 8006830:	7afb      	ldrb	r3, [r7, #11]
 8006832:	3301      	adds	r3, #1
 8006834:	72fb      	strb	r3, [r7, #11]
          break;
 8006836:	e089      	b.n	800694c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800683e:	689b      	ldr	r3, [r3, #8]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d00b      	beq.n	800685c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800684a:	689b      	ldr	r3, [r3, #8]
 800684c:	687a      	ldr	r2, [r7, #4]
 800684e:	7c12      	ldrb	r2, [r2, #16]
 8006850:	f107 0108 	add.w	r1, r7, #8
 8006854:	4610      	mov	r0, r2
 8006856:	4798      	blx	r3
 8006858:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800685a:	e077      	b.n	800694c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800685c:	6839      	ldr	r1, [r7, #0]
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	f000 fab1 	bl	8006dc6 <USBD_CtlError>
            err++;
 8006864:	7afb      	ldrb	r3, [r7, #11]
 8006866:	3301      	adds	r3, #1
 8006868:	72fb      	strb	r3, [r7, #11]
          break;
 800686a:	e06f      	b.n	800694c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006872:	68db      	ldr	r3, [r3, #12]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d00b      	beq.n	8006890 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800687e:	68db      	ldr	r3, [r3, #12]
 8006880:	687a      	ldr	r2, [r7, #4]
 8006882:	7c12      	ldrb	r2, [r2, #16]
 8006884:	f107 0108 	add.w	r1, r7, #8
 8006888:	4610      	mov	r0, r2
 800688a:	4798      	blx	r3
 800688c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800688e:	e05d      	b.n	800694c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006890:	6839      	ldr	r1, [r7, #0]
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f000 fa97 	bl	8006dc6 <USBD_CtlError>
            err++;
 8006898:	7afb      	ldrb	r3, [r7, #11]
 800689a:	3301      	adds	r3, #1
 800689c:	72fb      	strb	r3, [r7, #11]
          break;
 800689e:	e055      	b.n	800694c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80068a6:	691b      	ldr	r3, [r3, #16]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d00b      	beq.n	80068c4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80068b2:	691b      	ldr	r3, [r3, #16]
 80068b4:	687a      	ldr	r2, [r7, #4]
 80068b6:	7c12      	ldrb	r2, [r2, #16]
 80068b8:	f107 0108 	add.w	r1, r7, #8
 80068bc:	4610      	mov	r0, r2
 80068be:	4798      	blx	r3
 80068c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80068c2:	e043      	b.n	800694c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80068c4:	6839      	ldr	r1, [r7, #0]
 80068c6:	6878      	ldr	r0, [r7, #4]
 80068c8:	f000 fa7d 	bl	8006dc6 <USBD_CtlError>
            err++;
 80068cc:	7afb      	ldrb	r3, [r7, #11]
 80068ce:	3301      	adds	r3, #1
 80068d0:	72fb      	strb	r3, [r7, #11]
          break;
 80068d2:	e03b      	b.n	800694c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80068da:	695b      	ldr	r3, [r3, #20]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d00b      	beq.n	80068f8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80068e6:	695b      	ldr	r3, [r3, #20]
 80068e8:	687a      	ldr	r2, [r7, #4]
 80068ea:	7c12      	ldrb	r2, [r2, #16]
 80068ec:	f107 0108 	add.w	r1, r7, #8
 80068f0:	4610      	mov	r0, r2
 80068f2:	4798      	blx	r3
 80068f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80068f6:	e029      	b.n	800694c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80068f8:	6839      	ldr	r1, [r7, #0]
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	f000 fa63 	bl	8006dc6 <USBD_CtlError>
            err++;
 8006900:	7afb      	ldrb	r3, [r7, #11]
 8006902:	3301      	adds	r3, #1
 8006904:	72fb      	strb	r3, [r7, #11]
          break;
 8006906:	e021      	b.n	800694c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800690e:	699b      	ldr	r3, [r3, #24]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d00b      	beq.n	800692c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800691a:	699b      	ldr	r3, [r3, #24]
 800691c:	687a      	ldr	r2, [r7, #4]
 800691e:	7c12      	ldrb	r2, [r2, #16]
 8006920:	f107 0108 	add.w	r1, r7, #8
 8006924:	4610      	mov	r0, r2
 8006926:	4798      	blx	r3
 8006928:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800692a:	e00f      	b.n	800694c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800692c:	6839      	ldr	r1, [r7, #0]
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f000 fa49 	bl	8006dc6 <USBD_CtlError>
            err++;
 8006934:	7afb      	ldrb	r3, [r7, #11]
 8006936:	3301      	adds	r3, #1
 8006938:	72fb      	strb	r3, [r7, #11]
          break;
 800693a:	e007      	b.n	800694c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800693c:	6839      	ldr	r1, [r7, #0]
 800693e:	6878      	ldr	r0, [r7, #4]
 8006940:	f000 fa41 	bl	8006dc6 <USBD_CtlError>
          err++;
 8006944:	7afb      	ldrb	r3, [r7, #11]
 8006946:	3301      	adds	r3, #1
 8006948:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800694a:	bf00      	nop
      }
      break;
 800694c:	e037      	b.n	80069be <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	7c1b      	ldrb	r3, [r3, #16]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d109      	bne.n	800696a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800695c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800695e:	f107 0208 	add.w	r2, r7, #8
 8006962:	4610      	mov	r0, r2
 8006964:	4798      	blx	r3
 8006966:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006968:	e029      	b.n	80069be <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800696a:	6839      	ldr	r1, [r7, #0]
 800696c:	6878      	ldr	r0, [r7, #4]
 800696e:	f000 fa2a 	bl	8006dc6 <USBD_CtlError>
        err++;
 8006972:	7afb      	ldrb	r3, [r7, #11]
 8006974:	3301      	adds	r3, #1
 8006976:	72fb      	strb	r3, [r7, #11]
      break;
 8006978:	e021      	b.n	80069be <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	7c1b      	ldrb	r3, [r3, #16]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d10d      	bne.n	800699e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800698a:	f107 0208 	add.w	r2, r7, #8
 800698e:	4610      	mov	r0, r2
 8006990:	4798      	blx	r3
 8006992:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	3301      	adds	r3, #1
 8006998:	2207      	movs	r2, #7
 800699a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800699c:	e00f      	b.n	80069be <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800699e:	6839      	ldr	r1, [r7, #0]
 80069a0:	6878      	ldr	r0, [r7, #4]
 80069a2:	f000 fa10 	bl	8006dc6 <USBD_CtlError>
        err++;
 80069a6:	7afb      	ldrb	r3, [r7, #11]
 80069a8:	3301      	adds	r3, #1
 80069aa:	72fb      	strb	r3, [r7, #11]
      break;
 80069ac:	e007      	b.n	80069be <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80069ae:	6839      	ldr	r1, [r7, #0]
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	f000 fa08 	bl	8006dc6 <USBD_CtlError>
      err++;
 80069b6:	7afb      	ldrb	r3, [r7, #11]
 80069b8:	3301      	adds	r3, #1
 80069ba:	72fb      	strb	r3, [r7, #11]
      break;
 80069bc:	bf00      	nop
  }

  if (err != 0U)
 80069be:	7afb      	ldrb	r3, [r7, #11]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d11e      	bne.n	8006a02 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	88db      	ldrh	r3, [r3, #6]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d016      	beq.n	80069fa <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80069cc:	893b      	ldrh	r3, [r7, #8]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d00e      	beq.n	80069f0 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	88da      	ldrh	r2, [r3, #6]
 80069d6:	893b      	ldrh	r3, [r7, #8]
 80069d8:	4293      	cmp	r3, r2
 80069da:	bf28      	it	cs
 80069dc:	4613      	movcs	r3, r2
 80069de:	b29b      	uxth	r3, r3
 80069e0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80069e2:	893b      	ldrh	r3, [r7, #8]
 80069e4:	461a      	mov	r2, r3
 80069e6:	68f9      	ldr	r1, [r7, #12]
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	f000 fa69 	bl	8006ec0 <USBD_CtlSendData>
 80069ee:	e009      	b.n	8006a04 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80069f0:	6839      	ldr	r1, [r7, #0]
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f000 f9e7 	bl	8006dc6 <USBD_CtlError>
 80069f8:	e004      	b.n	8006a04 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80069fa:	6878      	ldr	r0, [r7, #4]
 80069fc:	f000 fac1 	bl	8006f82 <USBD_CtlSendStatus>
 8006a00:	e000      	b.n	8006a04 <USBD_GetDescriptor+0x2cc>
    return;
 8006a02:	bf00      	nop
  }
}
 8006a04:	3710      	adds	r7, #16
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}
 8006a0a:	bf00      	nop

08006a0c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b084      	sub	sp, #16
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
 8006a14:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	889b      	ldrh	r3, [r3, #4]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d131      	bne.n	8006a82 <USBD_SetAddress+0x76>
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	88db      	ldrh	r3, [r3, #6]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d12d      	bne.n	8006a82 <USBD_SetAddress+0x76>
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	885b      	ldrh	r3, [r3, #2]
 8006a2a:	2b7f      	cmp	r3, #127	@ 0x7f
 8006a2c:	d829      	bhi.n	8006a82 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	885b      	ldrh	r3, [r3, #2]
 8006a32:	b2db      	uxtb	r3, r3
 8006a34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a38:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a40:	b2db      	uxtb	r3, r3
 8006a42:	2b03      	cmp	r3, #3
 8006a44:	d104      	bne.n	8006a50 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8006a46:	6839      	ldr	r1, [r7, #0]
 8006a48:	6878      	ldr	r0, [r7, #4]
 8006a4a:	f000 f9bc 	bl	8006dc6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a4e:	e01d      	b.n	8006a8c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	7bfa      	ldrb	r2, [r7, #15]
 8006a54:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006a58:	7bfb      	ldrb	r3, [r7, #15]
 8006a5a:	4619      	mov	r1, r3
 8006a5c:	6878      	ldr	r0, [r7, #4]
 8006a5e:	f002 f963 	bl	8008d28 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f000 fa8d 	bl	8006f82 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006a68:	7bfb      	ldrb	r3, [r7, #15]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d004      	beq.n	8006a78 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2202      	movs	r2, #2
 8006a72:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a76:	e009      	b.n	8006a8c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2201      	movs	r2, #1
 8006a7c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a80:	e004      	b.n	8006a8c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8006a82:	6839      	ldr	r1, [r7, #0]
 8006a84:	6878      	ldr	r0, [r7, #4]
 8006a86:	f000 f99e 	bl	8006dc6 <USBD_CtlError>
  }
}
 8006a8a:	bf00      	nop
 8006a8c:	bf00      	nop
 8006a8e:	3710      	adds	r7, #16
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd80      	pop	{r7, pc}

08006a94 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b084      	sub	sp, #16
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
 8006a9c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	885b      	ldrh	r3, [r3, #2]
 8006aa6:	b2da      	uxtb	r2, r3
 8006aa8:	4b4e      	ldr	r3, [pc, #312]	@ (8006be4 <USBD_SetConfig+0x150>)
 8006aaa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006aac:	4b4d      	ldr	r3, [pc, #308]	@ (8006be4 <USBD_SetConfig+0x150>)
 8006aae:	781b      	ldrb	r3, [r3, #0]
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	d905      	bls.n	8006ac0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8006ab4:	6839      	ldr	r1, [r7, #0]
 8006ab6:	6878      	ldr	r0, [r7, #4]
 8006ab8:	f000 f985 	bl	8006dc6 <USBD_CtlError>
    return USBD_FAIL;
 8006abc:	2303      	movs	r3, #3
 8006abe:	e08c      	b.n	8006bda <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ac6:	b2db      	uxtb	r3, r3
 8006ac8:	2b02      	cmp	r3, #2
 8006aca:	d002      	beq.n	8006ad2 <USBD_SetConfig+0x3e>
 8006acc:	2b03      	cmp	r3, #3
 8006ace:	d029      	beq.n	8006b24 <USBD_SetConfig+0x90>
 8006ad0:	e075      	b.n	8006bbe <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8006ad2:	4b44      	ldr	r3, [pc, #272]	@ (8006be4 <USBD_SetConfig+0x150>)
 8006ad4:	781b      	ldrb	r3, [r3, #0]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d020      	beq.n	8006b1c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8006ada:	4b42      	ldr	r3, [pc, #264]	@ (8006be4 <USBD_SetConfig+0x150>)
 8006adc:	781b      	ldrb	r3, [r3, #0]
 8006ade:	461a      	mov	r2, r3
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006ae4:	4b3f      	ldr	r3, [pc, #252]	@ (8006be4 <USBD_SetConfig+0x150>)
 8006ae6:	781b      	ldrb	r3, [r3, #0]
 8006ae8:	4619      	mov	r1, r3
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	f7fe ffcd 	bl	8005a8a <USBD_SetClassConfig>
 8006af0:	4603      	mov	r3, r0
 8006af2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8006af4:	7bfb      	ldrb	r3, [r7, #15]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d008      	beq.n	8006b0c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8006afa:	6839      	ldr	r1, [r7, #0]
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	f000 f962 	bl	8006dc6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2202      	movs	r2, #2
 8006b06:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006b0a:	e065      	b.n	8006bd8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8006b0c:	6878      	ldr	r0, [r7, #4]
 8006b0e:	f000 fa38 	bl	8006f82 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2203      	movs	r2, #3
 8006b16:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8006b1a:	e05d      	b.n	8006bd8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	f000 fa30 	bl	8006f82 <USBD_CtlSendStatus>
      break;
 8006b22:	e059      	b.n	8006bd8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8006b24:	4b2f      	ldr	r3, [pc, #188]	@ (8006be4 <USBD_SetConfig+0x150>)
 8006b26:	781b      	ldrb	r3, [r3, #0]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d112      	bne.n	8006b52 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2202      	movs	r2, #2
 8006b30:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8006b34:	4b2b      	ldr	r3, [pc, #172]	@ (8006be4 <USBD_SetConfig+0x150>)
 8006b36:	781b      	ldrb	r3, [r3, #0]
 8006b38:	461a      	mov	r2, r3
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006b3e:	4b29      	ldr	r3, [pc, #164]	@ (8006be4 <USBD_SetConfig+0x150>)
 8006b40:	781b      	ldrb	r3, [r3, #0]
 8006b42:	4619      	mov	r1, r3
 8006b44:	6878      	ldr	r0, [r7, #4]
 8006b46:	f7fe ffbc 	bl	8005ac2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f000 fa19 	bl	8006f82 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006b50:	e042      	b.n	8006bd8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8006b52:	4b24      	ldr	r3, [pc, #144]	@ (8006be4 <USBD_SetConfig+0x150>)
 8006b54:	781b      	ldrb	r3, [r3, #0]
 8006b56:	461a      	mov	r2, r3
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	429a      	cmp	r2, r3
 8006b5e:	d02a      	beq.n	8006bb6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	685b      	ldr	r3, [r3, #4]
 8006b64:	b2db      	uxtb	r3, r3
 8006b66:	4619      	mov	r1, r3
 8006b68:	6878      	ldr	r0, [r7, #4]
 8006b6a:	f7fe ffaa 	bl	8005ac2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8006b6e:	4b1d      	ldr	r3, [pc, #116]	@ (8006be4 <USBD_SetConfig+0x150>)
 8006b70:	781b      	ldrb	r3, [r3, #0]
 8006b72:	461a      	mov	r2, r3
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006b78:	4b1a      	ldr	r3, [pc, #104]	@ (8006be4 <USBD_SetConfig+0x150>)
 8006b7a:	781b      	ldrb	r3, [r3, #0]
 8006b7c:	4619      	mov	r1, r3
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f7fe ff83 	bl	8005a8a <USBD_SetClassConfig>
 8006b84:	4603      	mov	r3, r0
 8006b86:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8006b88:	7bfb      	ldrb	r3, [r7, #15]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d00f      	beq.n	8006bae <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8006b8e:	6839      	ldr	r1, [r7, #0]
 8006b90:	6878      	ldr	r0, [r7, #4]
 8006b92:	f000 f918 	bl	8006dc6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	685b      	ldr	r3, [r3, #4]
 8006b9a:	b2db      	uxtb	r3, r3
 8006b9c:	4619      	mov	r1, r3
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f7fe ff8f 	bl	8005ac2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2202      	movs	r2, #2
 8006ba8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8006bac:	e014      	b.n	8006bd8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8006bae:	6878      	ldr	r0, [r7, #4]
 8006bb0:	f000 f9e7 	bl	8006f82 <USBD_CtlSendStatus>
      break;
 8006bb4:	e010      	b.n	8006bd8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f000 f9e3 	bl	8006f82 <USBD_CtlSendStatus>
      break;
 8006bbc:	e00c      	b.n	8006bd8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8006bbe:	6839      	ldr	r1, [r7, #0]
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f000 f900 	bl	8006dc6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006bc6:	4b07      	ldr	r3, [pc, #28]	@ (8006be4 <USBD_SetConfig+0x150>)
 8006bc8:	781b      	ldrb	r3, [r3, #0]
 8006bca:	4619      	mov	r1, r3
 8006bcc:	6878      	ldr	r0, [r7, #4]
 8006bce:	f7fe ff78 	bl	8005ac2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8006bd2:	2303      	movs	r3, #3
 8006bd4:	73fb      	strb	r3, [r7, #15]
      break;
 8006bd6:	bf00      	nop
  }

  return ret;
 8006bd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	3710      	adds	r7, #16
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}
 8006be2:	bf00      	nop
 8006be4:	200004c4 	.word	0x200004c4

08006be8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b082      	sub	sp, #8
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
 8006bf0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	88db      	ldrh	r3, [r3, #6]
 8006bf6:	2b01      	cmp	r3, #1
 8006bf8:	d004      	beq.n	8006c04 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006bfa:	6839      	ldr	r1, [r7, #0]
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f000 f8e2 	bl	8006dc6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8006c02:	e023      	b.n	8006c4c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c0a:	b2db      	uxtb	r3, r3
 8006c0c:	2b02      	cmp	r3, #2
 8006c0e:	dc02      	bgt.n	8006c16 <USBD_GetConfig+0x2e>
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	dc03      	bgt.n	8006c1c <USBD_GetConfig+0x34>
 8006c14:	e015      	b.n	8006c42 <USBD_GetConfig+0x5a>
 8006c16:	2b03      	cmp	r3, #3
 8006c18:	d00b      	beq.n	8006c32 <USBD_GetConfig+0x4a>
 8006c1a:	e012      	b.n	8006c42 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	3308      	adds	r3, #8
 8006c26:	2201      	movs	r2, #1
 8006c28:	4619      	mov	r1, r3
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f000 f948 	bl	8006ec0 <USBD_CtlSendData>
        break;
 8006c30:	e00c      	b.n	8006c4c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	3304      	adds	r3, #4
 8006c36:	2201      	movs	r2, #1
 8006c38:	4619      	mov	r1, r3
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f000 f940 	bl	8006ec0 <USBD_CtlSendData>
        break;
 8006c40:	e004      	b.n	8006c4c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8006c42:	6839      	ldr	r1, [r7, #0]
 8006c44:	6878      	ldr	r0, [r7, #4]
 8006c46:	f000 f8be 	bl	8006dc6 <USBD_CtlError>
        break;
 8006c4a:	bf00      	nop
}
 8006c4c:	bf00      	nop
 8006c4e:	3708      	adds	r7, #8
 8006c50:	46bd      	mov	sp, r7
 8006c52:	bd80      	pop	{r7, pc}

08006c54 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b082      	sub	sp, #8
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
 8006c5c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c64:	b2db      	uxtb	r3, r3
 8006c66:	3b01      	subs	r3, #1
 8006c68:	2b02      	cmp	r3, #2
 8006c6a:	d81e      	bhi.n	8006caa <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	88db      	ldrh	r3, [r3, #6]
 8006c70:	2b02      	cmp	r3, #2
 8006c72:	d004      	beq.n	8006c7e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8006c74:	6839      	ldr	r1, [r7, #0]
 8006c76:	6878      	ldr	r0, [r7, #4]
 8006c78:	f000 f8a5 	bl	8006dc6 <USBD_CtlError>
        break;
 8006c7c:	e01a      	b.n	8006cb4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2201      	movs	r2, #1
 8006c82:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d005      	beq.n	8006c9a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	68db      	ldr	r3, [r3, #12]
 8006c92:	f043 0202 	orr.w	r2, r3, #2
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	330c      	adds	r3, #12
 8006c9e:	2202      	movs	r2, #2
 8006ca0:	4619      	mov	r1, r3
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f000 f90c 	bl	8006ec0 <USBD_CtlSendData>
      break;
 8006ca8:	e004      	b.n	8006cb4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8006caa:	6839      	ldr	r1, [r7, #0]
 8006cac:	6878      	ldr	r0, [r7, #4]
 8006cae:	f000 f88a 	bl	8006dc6 <USBD_CtlError>
      break;
 8006cb2:	bf00      	nop
  }
}
 8006cb4:	bf00      	nop
 8006cb6:	3708      	adds	r7, #8
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	bd80      	pop	{r7, pc}

08006cbc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b082      	sub	sp, #8
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
 8006cc4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	885b      	ldrh	r3, [r3, #2]
 8006cca:	2b01      	cmp	r3, #1
 8006ccc:	d107      	bne.n	8006cde <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2201      	movs	r2, #1
 8006cd2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8006cd6:	6878      	ldr	r0, [r7, #4]
 8006cd8:	f000 f953 	bl	8006f82 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8006cdc:	e013      	b.n	8006d06 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	885b      	ldrh	r3, [r3, #2]
 8006ce2:	2b02      	cmp	r3, #2
 8006ce4:	d10b      	bne.n	8006cfe <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	889b      	ldrh	r3, [r3, #4]
 8006cea:	0a1b      	lsrs	r3, r3, #8
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	b2da      	uxtb	r2, r3
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8006cf6:	6878      	ldr	r0, [r7, #4]
 8006cf8:	f000 f943 	bl	8006f82 <USBD_CtlSendStatus>
}
 8006cfc:	e003      	b.n	8006d06 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8006cfe:	6839      	ldr	r1, [r7, #0]
 8006d00:	6878      	ldr	r0, [r7, #4]
 8006d02:	f000 f860 	bl	8006dc6 <USBD_CtlError>
}
 8006d06:	bf00      	nop
 8006d08:	3708      	adds	r7, #8
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bd80      	pop	{r7, pc}

08006d0e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006d0e:	b580      	push	{r7, lr}
 8006d10:	b082      	sub	sp, #8
 8006d12:	af00      	add	r7, sp, #0
 8006d14:	6078      	str	r0, [r7, #4]
 8006d16:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006d1e:	b2db      	uxtb	r3, r3
 8006d20:	3b01      	subs	r3, #1
 8006d22:	2b02      	cmp	r3, #2
 8006d24:	d80b      	bhi.n	8006d3e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	885b      	ldrh	r3, [r3, #2]
 8006d2a:	2b01      	cmp	r3, #1
 8006d2c:	d10c      	bne.n	8006d48 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2200      	movs	r2, #0
 8006d32:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8006d36:	6878      	ldr	r0, [r7, #4]
 8006d38:	f000 f923 	bl	8006f82 <USBD_CtlSendStatus>
      }
      break;
 8006d3c:	e004      	b.n	8006d48 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8006d3e:	6839      	ldr	r1, [r7, #0]
 8006d40:	6878      	ldr	r0, [r7, #4]
 8006d42:	f000 f840 	bl	8006dc6 <USBD_CtlError>
      break;
 8006d46:	e000      	b.n	8006d4a <USBD_ClrFeature+0x3c>
      break;
 8006d48:	bf00      	nop
  }
}
 8006d4a:	bf00      	nop
 8006d4c:	3708      	adds	r7, #8
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	bd80      	pop	{r7, pc}

08006d52 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006d52:	b580      	push	{r7, lr}
 8006d54:	b084      	sub	sp, #16
 8006d56:	af00      	add	r7, sp, #0
 8006d58:	6078      	str	r0, [r7, #4]
 8006d5a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	781a      	ldrb	r2, [r3, #0]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	3301      	adds	r3, #1
 8006d6c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	781a      	ldrb	r2, [r3, #0]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	3301      	adds	r3, #1
 8006d7a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8006d7c:	68f8      	ldr	r0, [r7, #12]
 8006d7e:	f7ff fa3d 	bl	80061fc <SWAPBYTE>
 8006d82:	4603      	mov	r3, r0
 8006d84:	461a      	mov	r2, r3
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	3301      	adds	r3, #1
 8006d8e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	3301      	adds	r3, #1
 8006d94:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8006d96:	68f8      	ldr	r0, [r7, #12]
 8006d98:	f7ff fa30 	bl	80061fc <SWAPBYTE>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	461a      	mov	r2, r3
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	3301      	adds	r3, #1
 8006da8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	3301      	adds	r3, #1
 8006dae:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8006db0:	68f8      	ldr	r0, [r7, #12]
 8006db2:	f7ff fa23 	bl	80061fc <SWAPBYTE>
 8006db6:	4603      	mov	r3, r0
 8006db8:	461a      	mov	r2, r3
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	80da      	strh	r2, [r3, #6]
}
 8006dbe:	bf00      	nop
 8006dc0:	3710      	adds	r7, #16
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bd80      	pop	{r7, pc}

08006dc6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006dc6:	b580      	push	{r7, lr}
 8006dc8:	b082      	sub	sp, #8
 8006dca:	af00      	add	r7, sp, #0
 8006dcc:	6078      	str	r0, [r7, #4]
 8006dce:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8006dd0:	2180      	movs	r1, #128	@ 0x80
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f001 ff3e 	bl	8008c54 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8006dd8:	2100      	movs	r1, #0
 8006dda:	6878      	ldr	r0, [r7, #4]
 8006ddc:	f001 ff3a 	bl	8008c54 <USBD_LL_StallEP>
}
 8006de0:	bf00      	nop
 8006de2:	3708      	adds	r7, #8
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bd80      	pop	{r7, pc}

08006de8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b086      	sub	sp, #24
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	60f8      	str	r0, [r7, #12]
 8006df0:	60b9      	str	r1, [r7, #8]
 8006df2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8006df4:	2300      	movs	r3, #0
 8006df6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d042      	beq.n	8006e84 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8006e02:	6938      	ldr	r0, [r7, #16]
 8006e04:	f000 f842 	bl	8006e8c <USBD_GetLen>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	3301      	adds	r3, #1
 8006e0c:	005b      	lsls	r3, r3, #1
 8006e0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e12:	d808      	bhi.n	8006e26 <USBD_GetString+0x3e>
 8006e14:	6938      	ldr	r0, [r7, #16]
 8006e16:	f000 f839 	bl	8006e8c <USBD_GetLen>
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	3301      	adds	r3, #1
 8006e1e:	b29b      	uxth	r3, r3
 8006e20:	005b      	lsls	r3, r3, #1
 8006e22:	b29a      	uxth	r2, r3
 8006e24:	e001      	b.n	8006e2a <USBD_GetString+0x42>
 8006e26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8006e2e:	7dfb      	ldrb	r3, [r7, #23]
 8006e30:	68ba      	ldr	r2, [r7, #8]
 8006e32:	4413      	add	r3, r2
 8006e34:	687a      	ldr	r2, [r7, #4]
 8006e36:	7812      	ldrb	r2, [r2, #0]
 8006e38:	701a      	strb	r2, [r3, #0]
  idx++;
 8006e3a:	7dfb      	ldrb	r3, [r7, #23]
 8006e3c:	3301      	adds	r3, #1
 8006e3e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8006e40:	7dfb      	ldrb	r3, [r7, #23]
 8006e42:	68ba      	ldr	r2, [r7, #8]
 8006e44:	4413      	add	r3, r2
 8006e46:	2203      	movs	r2, #3
 8006e48:	701a      	strb	r2, [r3, #0]
  idx++;
 8006e4a:	7dfb      	ldrb	r3, [r7, #23]
 8006e4c:	3301      	adds	r3, #1
 8006e4e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8006e50:	e013      	b.n	8006e7a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8006e52:	7dfb      	ldrb	r3, [r7, #23]
 8006e54:	68ba      	ldr	r2, [r7, #8]
 8006e56:	4413      	add	r3, r2
 8006e58:	693a      	ldr	r2, [r7, #16]
 8006e5a:	7812      	ldrb	r2, [r2, #0]
 8006e5c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8006e5e:	693b      	ldr	r3, [r7, #16]
 8006e60:	3301      	adds	r3, #1
 8006e62:	613b      	str	r3, [r7, #16]
    idx++;
 8006e64:	7dfb      	ldrb	r3, [r7, #23]
 8006e66:	3301      	adds	r3, #1
 8006e68:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8006e6a:	7dfb      	ldrb	r3, [r7, #23]
 8006e6c:	68ba      	ldr	r2, [r7, #8]
 8006e6e:	4413      	add	r3, r2
 8006e70:	2200      	movs	r2, #0
 8006e72:	701a      	strb	r2, [r3, #0]
    idx++;
 8006e74:	7dfb      	ldrb	r3, [r7, #23]
 8006e76:	3301      	adds	r3, #1
 8006e78:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8006e7a:	693b      	ldr	r3, [r7, #16]
 8006e7c:	781b      	ldrb	r3, [r3, #0]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d1e7      	bne.n	8006e52 <USBD_GetString+0x6a>
 8006e82:	e000      	b.n	8006e86 <USBD_GetString+0x9e>
    return;
 8006e84:	bf00      	nop
  }
}
 8006e86:	3718      	adds	r7, #24
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bd80      	pop	{r7, pc}

08006e8c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b085      	sub	sp, #20
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8006e94:	2300      	movs	r3, #0
 8006e96:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8006e9c:	e005      	b.n	8006eaa <USBD_GetLen+0x1e>
  {
    len++;
 8006e9e:	7bfb      	ldrb	r3, [r7, #15]
 8006ea0:	3301      	adds	r3, #1
 8006ea2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	3301      	adds	r3, #1
 8006ea8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	781b      	ldrb	r3, [r3, #0]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d1f5      	bne.n	8006e9e <USBD_GetLen+0x12>
  }

  return len;
 8006eb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3714      	adds	r7, #20
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebe:	4770      	bx	lr

08006ec0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b084      	sub	sp, #16
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	60f8      	str	r0, [r7, #12]
 8006ec8:	60b9      	str	r1, [r7, #8]
 8006eca:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	2202      	movs	r2, #2
 8006ed0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	687a      	ldr	r2, [r7, #4]
 8006ed8:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	68ba      	ldr	r2, [r7, #8]
 8006ede:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	687a      	ldr	r2, [r7, #4]
 8006ee4:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	68ba      	ldr	r2, [r7, #8]
 8006eea:	2100      	movs	r1, #0
 8006eec:	68f8      	ldr	r0, [r7, #12]
 8006eee:	f001 ff3a 	bl	8008d66 <USBD_LL_Transmit>

  return USBD_OK;
 8006ef2:	2300      	movs	r3, #0
}
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	3710      	adds	r7, #16
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd80      	pop	{r7, pc}

08006efc <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b084      	sub	sp, #16
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	60f8      	str	r0, [r7, #12]
 8006f04:	60b9      	str	r1, [r7, #8]
 8006f06:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	68ba      	ldr	r2, [r7, #8]
 8006f0c:	2100      	movs	r1, #0
 8006f0e:	68f8      	ldr	r0, [r7, #12]
 8006f10:	f001 ff29 	bl	8008d66 <USBD_LL_Transmit>

  return USBD_OK;
 8006f14:	2300      	movs	r3, #0
}
 8006f16:	4618      	mov	r0, r3
 8006f18:	3710      	adds	r7, #16
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	bd80      	pop	{r7, pc}

08006f1e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8006f1e:	b580      	push	{r7, lr}
 8006f20:	b084      	sub	sp, #16
 8006f22:	af00      	add	r7, sp, #0
 8006f24:	60f8      	str	r0, [r7, #12]
 8006f26:	60b9      	str	r1, [r7, #8]
 8006f28:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	2203      	movs	r2, #3
 8006f2e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	687a      	ldr	r2, [r7, #4]
 8006f36:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	68ba      	ldr	r2, [r7, #8]
 8006f3e:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	687a      	ldr	r2, [r7, #4]
 8006f46:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	68ba      	ldr	r2, [r7, #8]
 8006f4e:	2100      	movs	r1, #0
 8006f50:	68f8      	ldr	r0, [r7, #12]
 8006f52:	f001 ff29 	bl	8008da8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006f56:	2300      	movs	r3, #0
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	3710      	adds	r7, #16
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}

08006f60 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b084      	sub	sp, #16
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	60f8      	str	r0, [r7, #12]
 8006f68:	60b9      	str	r1, [r7, #8]
 8006f6a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	68ba      	ldr	r2, [r7, #8]
 8006f70:	2100      	movs	r1, #0
 8006f72:	68f8      	ldr	r0, [r7, #12]
 8006f74:	f001 ff18 	bl	8008da8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006f78:	2300      	movs	r3, #0
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3710      	adds	r7, #16
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bd80      	pop	{r7, pc}

08006f82 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8006f82:	b580      	push	{r7, lr}
 8006f84:	b082      	sub	sp, #8
 8006f86:	af00      	add	r7, sp, #0
 8006f88:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2204      	movs	r2, #4
 8006f8e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006f92:	2300      	movs	r3, #0
 8006f94:	2200      	movs	r2, #0
 8006f96:	2100      	movs	r1, #0
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f001 fee4 	bl	8008d66 <USBD_LL_Transmit>

  return USBD_OK;
 8006f9e:	2300      	movs	r3, #0
}
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	3708      	adds	r7, #8
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	bd80      	pop	{r7, pc}

08006fa8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b082      	sub	sp, #8
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2205      	movs	r2, #5
 8006fb4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006fb8:	2300      	movs	r3, #0
 8006fba:	2200      	movs	r2, #0
 8006fbc:	2100      	movs	r1, #0
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	f001 fef2 	bl	8008da8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006fc4:	2300      	movs	r3, #0
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	3708      	adds	r7, #8
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bd80      	pop	{r7, pc}

08006fce <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006fce:	b480      	push	{r7}
 8006fd0:	b085      	sub	sp, #20
 8006fd2:	af00      	add	r7, sp, #0
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006fd8:	2300      	movs	r3, #0
 8006fda:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006fdc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006fe0:	2b84      	cmp	r3, #132	@ 0x84
 8006fe2:	d005      	beq.n	8006ff0 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006fe4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	4413      	add	r3, r2
 8006fec:	3303      	adds	r3, #3
 8006fee:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
}
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	3714      	adds	r7, #20
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffc:	4770      	bx	lr

08006ffe <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006ffe:	b580      	push	{r7, lr}
 8007000:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007002:	f000 fae5 	bl	80075d0 <vTaskStartScheduler>
  
  return osOK;
 8007006:	2300      	movs	r3, #0
}
 8007008:	4618      	mov	r0, r3
 800700a:	bd80      	pop	{r7, pc}

0800700c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800700c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800700e:	b089      	sub	sp, #36	@ 0x24
 8007010:	af04      	add	r7, sp, #16
 8007012:	6078      	str	r0, [r7, #4]
 8007014:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	695b      	ldr	r3, [r3, #20]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d020      	beq.n	8007060 <osThreadCreate+0x54>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	699b      	ldr	r3, [r3, #24]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d01c      	beq.n	8007060 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	685c      	ldr	r4, [r3, #4]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	691e      	ldr	r6, [r3, #16]
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007038:	4618      	mov	r0, r3
 800703a:	f7ff ffc8 	bl	8006fce <makeFreeRtosPriority>
 800703e:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	695b      	ldr	r3, [r3, #20]
 8007044:	687a      	ldr	r2, [r7, #4]
 8007046:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007048:	9202      	str	r2, [sp, #8]
 800704a:	9301      	str	r3, [sp, #4]
 800704c:	9100      	str	r1, [sp, #0]
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	4632      	mov	r2, r6
 8007052:	4629      	mov	r1, r5
 8007054:	4620      	mov	r0, r4
 8007056:	f000 f8ed 	bl	8007234 <xTaskCreateStatic>
 800705a:	4603      	mov	r3, r0
 800705c:	60fb      	str	r3, [r7, #12]
 800705e:	e01c      	b.n	800709a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	685c      	ldr	r4, [r3, #4]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800706c:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007074:	4618      	mov	r0, r3
 8007076:	f7ff ffaa 	bl	8006fce <makeFreeRtosPriority>
 800707a:	4602      	mov	r2, r0
 800707c:	f107 030c 	add.w	r3, r7, #12
 8007080:	9301      	str	r3, [sp, #4]
 8007082:	9200      	str	r2, [sp, #0]
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	4632      	mov	r2, r6
 8007088:	4629      	mov	r1, r5
 800708a:	4620      	mov	r0, r4
 800708c:	f000 f932 	bl	80072f4 <xTaskCreate>
 8007090:	4603      	mov	r3, r0
 8007092:	2b01      	cmp	r3, #1
 8007094:	d001      	beq.n	800709a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007096:	2300      	movs	r3, #0
 8007098:	e000      	b.n	800709c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800709a:	68fb      	ldr	r3, [r7, #12]
}
 800709c:	4618      	mov	r0, r3
 800709e:	3714      	adds	r7, #20
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080070a4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b084      	sub	sp, #16
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d001      	beq.n	80070ba <osDelay+0x16>
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	e000      	b.n	80070bc <osDelay+0x18>
 80070ba:	2301      	movs	r3, #1
 80070bc:	4618      	mov	r0, r3
 80070be:	f000 fa51 	bl	8007564 <vTaskDelay>
  
  return osOK;
 80070c2:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	3710      	adds	r7, #16
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bd80      	pop	{r7, pc}

080070cc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80070cc:	b480      	push	{r7}
 80070ce:	b083      	sub	sp, #12
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	f103 0208 	add.w	r2, r3, #8
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	f04f 32ff 	mov.w	r2, #4294967295
 80070e4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	f103 0208 	add.w	r2, r3, #8
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f103 0208 	add.w	r2, r3, #8
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2200      	movs	r2, #0
 80070fe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007100:	bf00      	nop
 8007102:	370c      	adds	r7, #12
 8007104:	46bd      	mov	sp, r7
 8007106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710a:	4770      	bx	lr

0800710c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800710c:	b480      	push	{r7}
 800710e:	b083      	sub	sp, #12
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2200      	movs	r2, #0
 8007118:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800711a:	bf00      	nop
 800711c:	370c      	adds	r7, #12
 800711e:	46bd      	mov	sp, r7
 8007120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007124:	4770      	bx	lr

08007126 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007126:	b480      	push	{r7}
 8007128:	b085      	sub	sp, #20
 800712a:	af00      	add	r7, sp, #0
 800712c:	6078      	str	r0, [r7, #4]
 800712e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	685b      	ldr	r3, [r3, #4]
 8007134:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	68fa      	ldr	r2, [r7, #12]
 800713a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	689a      	ldr	r2, [r3, #8]
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	689b      	ldr	r3, [r3, #8]
 8007148:	683a      	ldr	r2, [r7, #0]
 800714a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	683a      	ldr	r2, [r7, #0]
 8007150:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	687a      	ldr	r2, [r7, #4]
 8007156:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	1c5a      	adds	r2, r3, #1
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	601a      	str	r2, [r3, #0]
}
 8007162:	bf00      	nop
 8007164:	3714      	adds	r7, #20
 8007166:	46bd      	mov	sp, r7
 8007168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716c:	4770      	bx	lr

0800716e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800716e:	b480      	push	{r7}
 8007170:	b085      	sub	sp, #20
 8007172:	af00      	add	r7, sp, #0
 8007174:	6078      	str	r0, [r7, #4]
 8007176:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007184:	d103      	bne.n	800718e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	691b      	ldr	r3, [r3, #16]
 800718a:	60fb      	str	r3, [r7, #12]
 800718c:	e00c      	b.n	80071a8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	3308      	adds	r3, #8
 8007192:	60fb      	str	r3, [r7, #12]
 8007194:	e002      	b.n	800719c <vListInsert+0x2e>
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	685b      	ldr	r3, [r3, #4]
 800719a:	60fb      	str	r3, [r7, #12]
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	685b      	ldr	r3, [r3, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	68ba      	ldr	r2, [r7, #8]
 80071a4:	429a      	cmp	r2, r3
 80071a6:	d2f6      	bcs.n	8007196 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	685a      	ldr	r2, [r3, #4]
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	683a      	ldr	r2, [r7, #0]
 80071b6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	68fa      	ldr	r2, [r7, #12]
 80071bc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	683a      	ldr	r2, [r7, #0]
 80071c2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	687a      	ldr	r2, [r7, #4]
 80071c8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	1c5a      	adds	r2, r3, #1
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	601a      	str	r2, [r3, #0]
}
 80071d4:	bf00      	nop
 80071d6:	3714      	adds	r7, #20
 80071d8:	46bd      	mov	sp, r7
 80071da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071de:	4770      	bx	lr

080071e0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80071e0:	b480      	push	{r7}
 80071e2:	b085      	sub	sp, #20
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	691b      	ldr	r3, [r3, #16]
 80071ec:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	685b      	ldr	r3, [r3, #4]
 80071f2:	687a      	ldr	r2, [r7, #4]
 80071f4:	6892      	ldr	r2, [r2, #8]
 80071f6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	689b      	ldr	r3, [r3, #8]
 80071fc:	687a      	ldr	r2, [r7, #4]
 80071fe:	6852      	ldr	r2, [r2, #4]
 8007200:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	685b      	ldr	r3, [r3, #4]
 8007206:	687a      	ldr	r2, [r7, #4]
 8007208:	429a      	cmp	r2, r3
 800720a:	d103      	bne.n	8007214 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	689a      	ldr	r2, [r3, #8]
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2200      	movs	r2, #0
 8007218:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	1e5a      	subs	r2, r3, #1
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
}
 8007228:	4618      	mov	r0, r3
 800722a:	3714      	adds	r7, #20
 800722c:	46bd      	mov	sp, r7
 800722e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007232:	4770      	bx	lr

08007234 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007234:	b580      	push	{r7, lr}
 8007236:	b08e      	sub	sp, #56	@ 0x38
 8007238:	af04      	add	r7, sp, #16
 800723a:	60f8      	str	r0, [r7, #12]
 800723c:	60b9      	str	r1, [r7, #8]
 800723e:	607a      	str	r2, [r7, #4]
 8007240:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007242:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007244:	2b00      	cmp	r3, #0
 8007246:	d10b      	bne.n	8007260 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800724c:	f383 8811 	msr	BASEPRI, r3
 8007250:	f3bf 8f6f 	isb	sy
 8007254:	f3bf 8f4f 	dsb	sy
 8007258:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800725a:	bf00      	nop
 800725c:	bf00      	nop
 800725e:	e7fd      	b.n	800725c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007262:	2b00      	cmp	r3, #0
 8007264:	d10b      	bne.n	800727e <xTaskCreateStatic+0x4a>
	__asm volatile
 8007266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800726a:	f383 8811 	msr	BASEPRI, r3
 800726e:	f3bf 8f6f 	isb	sy
 8007272:	f3bf 8f4f 	dsb	sy
 8007276:	61fb      	str	r3, [r7, #28]
}
 8007278:	bf00      	nop
 800727a:	bf00      	nop
 800727c:	e7fd      	b.n	800727a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800727e:	2354      	movs	r3, #84	@ 0x54
 8007280:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007282:	693b      	ldr	r3, [r7, #16]
 8007284:	2b54      	cmp	r3, #84	@ 0x54
 8007286:	d00b      	beq.n	80072a0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800728c:	f383 8811 	msr	BASEPRI, r3
 8007290:	f3bf 8f6f 	isb	sy
 8007294:	f3bf 8f4f 	dsb	sy
 8007298:	61bb      	str	r3, [r7, #24]
}
 800729a:	bf00      	nop
 800729c:	bf00      	nop
 800729e:	e7fd      	b.n	800729c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80072a0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80072a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d01e      	beq.n	80072e6 <xTaskCreateStatic+0xb2>
 80072a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d01b      	beq.n	80072e6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80072ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072b0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80072b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80072b6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80072b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ba:	2202      	movs	r2, #2
 80072bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80072c0:	2300      	movs	r3, #0
 80072c2:	9303      	str	r3, [sp, #12]
 80072c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072c6:	9302      	str	r3, [sp, #8]
 80072c8:	f107 0314 	add.w	r3, r7, #20
 80072cc:	9301      	str	r3, [sp, #4]
 80072ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072d0:	9300      	str	r3, [sp, #0]
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	687a      	ldr	r2, [r7, #4]
 80072d6:	68b9      	ldr	r1, [r7, #8]
 80072d8:	68f8      	ldr	r0, [r7, #12]
 80072da:	f000 f850 	bl	800737e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80072de:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80072e0:	f000 f8d6 	bl	8007490 <prvAddNewTaskToReadyList>
 80072e4:	e001      	b.n	80072ea <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80072e6:	2300      	movs	r3, #0
 80072e8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80072ea:	697b      	ldr	r3, [r7, #20]
	}
 80072ec:	4618      	mov	r0, r3
 80072ee:	3728      	adds	r7, #40	@ 0x28
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bd80      	pop	{r7, pc}

080072f4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b08c      	sub	sp, #48	@ 0x30
 80072f8:	af04      	add	r7, sp, #16
 80072fa:	60f8      	str	r0, [r7, #12]
 80072fc:	60b9      	str	r1, [r7, #8]
 80072fe:	603b      	str	r3, [r7, #0]
 8007300:	4613      	mov	r3, r2
 8007302:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007304:	88fb      	ldrh	r3, [r7, #6]
 8007306:	009b      	lsls	r3, r3, #2
 8007308:	4618      	mov	r0, r3
 800730a:	f000 feed 	bl	80080e8 <pvPortMalloc>
 800730e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007310:	697b      	ldr	r3, [r7, #20]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d00e      	beq.n	8007334 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007316:	2054      	movs	r0, #84	@ 0x54
 8007318:	f000 fee6 	bl	80080e8 <pvPortMalloc>
 800731c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800731e:	69fb      	ldr	r3, [r7, #28]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d003      	beq.n	800732c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007324:	69fb      	ldr	r3, [r7, #28]
 8007326:	697a      	ldr	r2, [r7, #20]
 8007328:	631a      	str	r2, [r3, #48]	@ 0x30
 800732a:	e005      	b.n	8007338 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800732c:	6978      	ldr	r0, [r7, #20]
 800732e:	f000 ffa9 	bl	8008284 <vPortFree>
 8007332:	e001      	b.n	8007338 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007334:	2300      	movs	r3, #0
 8007336:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007338:	69fb      	ldr	r3, [r7, #28]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d017      	beq.n	800736e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800733e:	69fb      	ldr	r3, [r7, #28]
 8007340:	2200      	movs	r2, #0
 8007342:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007346:	88fa      	ldrh	r2, [r7, #6]
 8007348:	2300      	movs	r3, #0
 800734a:	9303      	str	r3, [sp, #12]
 800734c:	69fb      	ldr	r3, [r7, #28]
 800734e:	9302      	str	r3, [sp, #8]
 8007350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007352:	9301      	str	r3, [sp, #4]
 8007354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007356:	9300      	str	r3, [sp, #0]
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	68b9      	ldr	r1, [r7, #8]
 800735c:	68f8      	ldr	r0, [r7, #12]
 800735e:	f000 f80e 	bl	800737e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007362:	69f8      	ldr	r0, [r7, #28]
 8007364:	f000 f894 	bl	8007490 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007368:	2301      	movs	r3, #1
 800736a:	61bb      	str	r3, [r7, #24]
 800736c:	e002      	b.n	8007374 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800736e:	f04f 33ff 	mov.w	r3, #4294967295
 8007372:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007374:	69bb      	ldr	r3, [r7, #24]
	}
 8007376:	4618      	mov	r0, r3
 8007378:	3720      	adds	r7, #32
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}

0800737e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800737e:	b580      	push	{r7, lr}
 8007380:	b088      	sub	sp, #32
 8007382:	af00      	add	r7, sp, #0
 8007384:	60f8      	str	r0, [r7, #12]
 8007386:	60b9      	str	r1, [r7, #8]
 8007388:	607a      	str	r2, [r7, #4]
 800738a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800738c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800738e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007396:	3b01      	subs	r3, #1
 8007398:	009b      	lsls	r3, r3, #2
 800739a:	4413      	add	r3, r2
 800739c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800739e:	69bb      	ldr	r3, [r7, #24]
 80073a0:	f023 0307 	bic.w	r3, r3, #7
 80073a4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80073a6:	69bb      	ldr	r3, [r7, #24]
 80073a8:	f003 0307 	and.w	r3, r3, #7
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d00b      	beq.n	80073c8 <prvInitialiseNewTask+0x4a>
	__asm volatile
 80073b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073b4:	f383 8811 	msr	BASEPRI, r3
 80073b8:	f3bf 8f6f 	isb	sy
 80073bc:	f3bf 8f4f 	dsb	sy
 80073c0:	617b      	str	r3, [r7, #20]
}
 80073c2:	bf00      	nop
 80073c4:	bf00      	nop
 80073c6:	e7fd      	b.n	80073c4 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d01f      	beq.n	800740e <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80073ce:	2300      	movs	r3, #0
 80073d0:	61fb      	str	r3, [r7, #28]
 80073d2:	e012      	b.n	80073fa <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80073d4:	68ba      	ldr	r2, [r7, #8]
 80073d6:	69fb      	ldr	r3, [r7, #28]
 80073d8:	4413      	add	r3, r2
 80073da:	7819      	ldrb	r1, [r3, #0]
 80073dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073de:	69fb      	ldr	r3, [r7, #28]
 80073e0:	4413      	add	r3, r2
 80073e2:	3334      	adds	r3, #52	@ 0x34
 80073e4:	460a      	mov	r2, r1
 80073e6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80073e8:	68ba      	ldr	r2, [r7, #8]
 80073ea:	69fb      	ldr	r3, [r7, #28]
 80073ec:	4413      	add	r3, r2
 80073ee:	781b      	ldrb	r3, [r3, #0]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d006      	beq.n	8007402 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80073f4:	69fb      	ldr	r3, [r7, #28]
 80073f6:	3301      	adds	r3, #1
 80073f8:	61fb      	str	r3, [r7, #28]
 80073fa:	69fb      	ldr	r3, [r7, #28]
 80073fc:	2b0f      	cmp	r3, #15
 80073fe:	d9e9      	bls.n	80073d4 <prvInitialiseNewTask+0x56>
 8007400:	e000      	b.n	8007404 <prvInitialiseNewTask+0x86>
			{
				break;
 8007402:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007406:	2200      	movs	r2, #0
 8007408:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800740c:	e003      	b.n	8007416 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800740e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007410:	2200      	movs	r2, #0
 8007412:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007418:	2b06      	cmp	r3, #6
 800741a:	d901      	bls.n	8007420 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800741c:	2306      	movs	r3, #6
 800741e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007422:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007424:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007428:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800742a:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800742c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800742e:	2200      	movs	r2, #0
 8007430:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007434:	3304      	adds	r3, #4
 8007436:	4618      	mov	r0, r3
 8007438:	f7ff fe68 	bl	800710c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800743c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800743e:	3318      	adds	r3, #24
 8007440:	4618      	mov	r0, r3
 8007442:	f7ff fe63 	bl	800710c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007448:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800744a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800744c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800744e:	f1c3 0207 	rsb	r2, r3, #7
 8007452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007454:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007458:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800745a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800745c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800745e:	2200      	movs	r2, #0
 8007460:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007464:	2200      	movs	r2, #0
 8007466:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800746a:	683a      	ldr	r2, [r7, #0]
 800746c:	68f9      	ldr	r1, [r7, #12]
 800746e:	69b8      	ldr	r0, [r7, #24]
 8007470:	f000 fc2c 	bl	8007ccc <pxPortInitialiseStack>
 8007474:	4602      	mov	r2, r0
 8007476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007478:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800747a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800747c:	2b00      	cmp	r3, #0
 800747e:	d002      	beq.n	8007486 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007482:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007484:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007486:	bf00      	nop
 8007488:	3720      	adds	r7, #32
 800748a:	46bd      	mov	sp, r7
 800748c:	bd80      	pop	{r7, pc}
	...

08007490 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b082      	sub	sp, #8
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007498:	f000 fd46 	bl	8007f28 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800749c:	4b2a      	ldr	r3, [pc, #168]	@ (8007548 <prvAddNewTaskToReadyList+0xb8>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	3301      	adds	r3, #1
 80074a2:	4a29      	ldr	r2, [pc, #164]	@ (8007548 <prvAddNewTaskToReadyList+0xb8>)
 80074a4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80074a6:	4b29      	ldr	r3, [pc, #164]	@ (800754c <prvAddNewTaskToReadyList+0xbc>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d109      	bne.n	80074c2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80074ae:	4a27      	ldr	r2, [pc, #156]	@ (800754c <prvAddNewTaskToReadyList+0xbc>)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80074b4:	4b24      	ldr	r3, [pc, #144]	@ (8007548 <prvAddNewTaskToReadyList+0xb8>)
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d110      	bne.n	80074de <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80074bc:	f000 fac4 	bl	8007a48 <prvInitialiseTaskLists>
 80074c0:	e00d      	b.n	80074de <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80074c2:	4b23      	ldr	r3, [pc, #140]	@ (8007550 <prvAddNewTaskToReadyList+0xc0>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d109      	bne.n	80074de <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80074ca:	4b20      	ldr	r3, [pc, #128]	@ (800754c <prvAddNewTaskToReadyList+0xbc>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074d4:	429a      	cmp	r2, r3
 80074d6:	d802      	bhi.n	80074de <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80074d8:	4a1c      	ldr	r2, [pc, #112]	@ (800754c <prvAddNewTaskToReadyList+0xbc>)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80074de:	4b1d      	ldr	r3, [pc, #116]	@ (8007554 <prvAddNewTaskToReadyList+0xc4>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	3301      	adds	r3, #1
 80074e4:	4a1b      	ldr	r2, [pc, #108]	@ (8007554 <prvAddNewTaskToReadyList+0xc4>)
 80074e6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074ec:	2201      	movs	r2, #1
 80074ee:	409a      	lsls	r2, r3
 80074f0:	4b19      	ldr	r3, [pc, #100]	@ (8007558 <prvAddNewTaskToReadyList+0xc8>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	4313      	orrs	r3, r2
 80074f6:	4a18      	ldr	r2, [pc, #96]	@ (8007558 <prvAddNewTaskToReadyList+0xc8>)
 80074f8:	6013      	str	r3, [r2, #0]
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074fe:	4613      	mov	r3, r2
 8007500:	009b      	lsls	r3, r3, #2
 8007502:	4413      	add	r3, r2
 8007504:	009b      	lsls	r3, r3, #2
 8007506:	4a15      	ldr	r2, [pc, #84]	@ (800755c <prvAddNewTaskToReadyList+0xcc>)
 8007508:	441a      	add	r2, r3
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	3304      	adds	r3, #4
 800750e:	4619      	mov	r1, r3
 8007510:	4610      	mov	r0, r2
 8007512:	f7ff fe08 	bl	8007126 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007516:	f000 fd39 	bl	8007f8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800751a:	4b0d      	ldr	r3, [pc, #52]	@ (8007550 <prvAddNewTaskToReadyList+0xc0>)
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d00e      	beq.n	8007540 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007522:	4b0a      	ldr	r3, [pc, #40]	@ (800754c <prvAddNewTaskToReadyList+0xbc>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800752c:	429a      	cmp	r2, r3
 800752e:	d207      	bcs.n	8007540 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007530:	4b0b      	ldr	r3, [pc, #44]	@ (8007560 <prvAddNewTaskToReadyList+0xd0>)
 8007532:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007536:	601a      	str	r2, [r3, #0]
 8007538:	f3bf 8f4f 	dsb	sy
 800753c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007540:	bf00      	nop
 8007542:	3708      	adds	r7, #8
 8007544:	46bd      	mov	sp, r7
 8007546:	bd80      	pop	{r7, pc}
 8007548:	200005c8 	.word	0x200005c8
 800754c:	200004c8 	.word	0x200004c8
 8007550:	200005d4 	.word	0x200005d4
 8007554:	200005e4 	.word	0x200005e4
 8007558:	200005d0 	.word	0x200005d0
 800755c:	200004cc 	.word	0x200004cc
 8007560:	e000ed04 	.word	0xe000ed04

08007564 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007564:	b580      	push	{r7, lr}
 8007566:	b084      	sub	sp, #16
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800756c:	2300      	movs	r3, #0
 800756e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d018      	beq.n	80075a8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007576:	4b14      	ldr	r3, [pc, #80]	@ (80075c8 <vTaskDelay+0x64>)
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d00b      	beq.n	8007596 <vTaskDelay+0x32>
	__asm volatile
 800757e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007582:	f383 8811 	msr	BASEPRI, r3
 8007586:	f3bf 8f6f 	isb	sy
 800758a:	f3bf 8f4f 	dsb	sy
 800758e:	60bb      	str	r3, [r7, #8]
}
 8007590:	bf00      	nop
 8007592:	bf00      	nop
 8007594:	e7fd      	b.n	8007592 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007596:	f000 f87d 	bl	8007694 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800759a:	2100      	movs	r1, #0
 800759c:	6878      	ldr	r0, [r7, #4]
 800759e:	f000 fb2f 	bl	8007c00 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80075a2:	f000 f885 	bl	80076b0 <xTaskResumeAll>
 80075a6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d107      	bne.n	80075be <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80075ae:	4b07      	ldr	r3, [pc, #28]	@ (80075cc <vTaskDelay+0x68>)
 80075b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075b4:	601a      	str	r2, [r3, #0]
 80075b6:	f3bf 8f4f 	dsb	sy
 80075ba:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80075be:	bf00      	nop
 80075c0:	3710      	adds	r7, #16
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bd80      	pop	{r7, pc}
 80075c6:	bf00      	nop
 80075c8:	200005f0 	.word	0x200005f0
 80075cc:	e000ed04 	.word	0xe000ed04

080075d0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b08a      	sub	sp, #40	@ 0x28
 80075d4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80075d6:	2300      	movs	r3, #0
 80075d8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80075da:	2300      	movs	r3, #0
 80075dc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80075de:	463a      	mov	r2, r7
 80075e0:	1d39      	adds	r1, r7, #4
 80075e2:	f107 0308 	add.w	r3, r7, #8
 80075e6:	4618      	mov	r0, r3
 80075e8:	f7f8 ff90 	bl	800050c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80075ec:	6839      	ldr	r1, [r7, #0]
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	68ba      	ldr	r2, [r7, #8]
 80075f2:	9202      	str	r2, [sp, #8]
 80075f4:	9301      	str	r3, [sp, #4]
 80075f6:	2300      	movs	r3, #0
 80075f8:	9300      	str	r3, [sp, #0]
 80075fa:	2300      	movs	r3, #0
 80075fc:	460a      	mov	r2, r1
 80075fe:	491f      	ldr	r1, [pc, #124]	@ (800767c <vTaskStartScheduler+0xac>)
 8007600:	481f      	ldr	r0, [pc, #124]	@ (8007680 <vTaskStartScheduler+0xb0>)
 8007602:	f7ff fe17 	bl	8007234 <xTaskCreateStatic>
 8007606:	4603      	mov	r3, r0
 8007608:	4a1e      	ldr	r2, [pc, #120]	@ (8007684 <vTaskStartScheduler+0xb4>)
 800760a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800760c:	4b1d      	ldr	r3, [pc, #116]	@ (8007684 <vTaskStartScheduler+0xb4>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d002      	beq.n	800761a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007614:	2301      	movs	r3, #1
 8007616:	617b      	str	r3, [r7, #20]
 8007618:	e001      	b.n	800761e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800761a:	2300      	movs	r3, #0
 800761c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	2b01      	cmp	r3, #1
 8007622:	d116      	bne.n	8007652 <vTaskStartScheduler+0x82>
	__asm volatile
 8007624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007628:	f383 8811 	msr	BASEPRI, r3
 800762c:	f3bf 8f6f 	isb	sy
 8007630:	f3bf 8f4f 	dsb	sy
 8007634:	613b      	str	r3, [r7, #16]
}
 8007636:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007638:	4b13      	ldr	r3, [pc, #76]	@ (8007688 <vTaskStartScheduler+0xb8>)
 800763a:	f04f 32ff 	mov.w	r2, #4294967295
 800763e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007640:	4b12      	ldr	r3, [pc, #72]	@ (800768c <vTaskStartScheduler+0xbc>)
 8007642:	2201      	movs	r2, #1
 8007644:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007646:	4b12      	ldr	r3, [pc, #72]	@ (8007690 <vTaskStartScheduler+0xc0>)
 8007648:	2200      	movs	r2, #0
 800764a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800764c:	f000 fbc8 	bl	8007de0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007650:	e00f      	b.n	8007672 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007658:	d10b      	bne.n	8007672 <vTaskStartScheduler+0xa2>
	__asm volatile
 800765a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800765e:	f383 8811 	msr	BASEPRI, r3
 8007662:	f3bf 8f6f 	isb	sy
 8007666:	f3bf 8f4f 	dsb	sy
 800766a:	60fb      	str	r3, [r7, #12]
}
 800766c:	bf00      	nop
 800766e:	bf00      	nop
 8007670:	e7fd      	b.n	800766e <vTaskStartScheduler+0x9e>
}
 8007672:	bf00      	nop
 8007674:	3718      	adds	r7, #24
 8007676:	46bd      	mov	sp, r7
 8007678:	bd80      	pop	{r7, pc}
 800767a:	bf00      	nop
 800767c:	08008f30 	.word	0x08008f30
 8007680:	08007a19 	.word	0x08007a19
 8007684:	200005ec 	.word	0x200005ec
 8007688:	200005e8 	.word	0x200005e8
 800768c:	200005d4 	.word	0x200005d4
 8007690:	200005cc 	.word	0x200005cc

08007694 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007694:	b480      	push	{r7}
 8007696:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007698:	4b04      	ldr	r3, [pc, #16]	@ (80076ac <vTaskSuspendAll+0x18>)
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	3301      	adds	r3, #1
 800769e:	4a03      	ldr	r2, [pc, #12]	@ (80076ac <vTaskSuspendAll+0x18>)
 80076a0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80076a2:	bf00      	nop
 80076a4:	46bd      	mov	sp, r7
 80076a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076aa:	4770      	bx	lr
 80076ac:	200005f0 	.word	0x200005f0

080076b0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b084      	sub	sp, #16
 80076b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80076b6:	2300      	movs	r3, #0
 80076b8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80076ba:	2300      	movs	r3, #0
 80076bc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80076be:	4b42      	ldr	r3, [pc, #264]	@ (80077c8 <xTaskResumeAll+0x118>)
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d10b      	bne.n	80076de <xTaskResumeAll+0x2e>
	__asm volatile
 80076c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076ca:	f383 8811 	msr	BASEPRI, r3
 80076ce:	f3bf 8f6f 	isb	sy
 80076d2:	f3bf 8f4f 	dsb	sy
 80076d6:	603b      	str	r3, [r7, #0]
}
 80076d8:	bf00      	nop
 80076da:	bf00      	nop
 80076dc:	e7fd      	b.n	80076da <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80076de:	f000 fc23 	bl	8007f28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80076e2:	4b39      	ldr	r3, [pc, #228]	@ (80077c8 <xTaskResumeAll+0x118>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	3b01      	subs	r3, #1
 80076e8:	4a37      	ldr	r2, [pc, #220]	@ (80077c8 <xTaskResumeAll+0x118>)
 80076ea:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80076ec:	4b36      	ldr	r3, [pc, #216]	@ (80077c8 <xTaskResumeAll+0x118>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d161      	bne.n	80077b8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80076f4:	4b35      	ldr	r3, [pc, #212]	@ (80077cc <xTaskResumeAll+0x11c>)
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d05d      	beq.n	80077b8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80076fc:	e02e      	b.n	800775c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076fe:	4b34      	ldr	r3, [pc, #208]	@ (80077d0 <xTaskResumeAll+0x120>)
 8007700:	68db      	ldr	r3, [r3, #12]
 8007702:	68db      	ldr	r3, [r3, #12]
 8007704:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	3318      	adds	r3, #24
 800770a:	4618      	mov	r0, r3
 800770c:	f7ff fd68 	bl	80071e0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	3304      	adds	r3, #4
 8007714:	4618      	mov	r0, r3
 8007716:	f7ff fd63 	bl	80071e0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800771e:	2201      	movs	r2, #1
 8007720:	409a      	lsls	r2, r3
 8007722:	4b2c      	ldr	r3, [pc, #176]	@ (80077d4 <xTaskResumeAll+0x124>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	4313      	orrs	r3, r2
 8007728:	4a2a      	ldr	r2, [pc, #168]	@ (80077d4 <xTaskResumeAll+0x124>)
 800772a:	6013      	str	r3, [r2, #0]
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007730:	4613      	mov	r3, r2
 8007732:	009b      	lsls	r3, r3, #2
 8007734:	4413      	add	r3, r2
 8007736:	009b      	lsls	r3, r3, #2
 8007738:	4a27      	ldr	r2, [pc, #156]	@ (80077d8 <xTaskResumeAll+0x128>)
 800773a:	441a      	add	r2, r3
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	3304      	adds	r3, #4
 8007740:	4619      	mov	r1, r3
 8007742:	4610      	mov	r0, r2
 8007744:	f7ff fcef 	bl	8007126 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800774c:	4b23      	ldr	r3, [pc, #140]	@ (80077dc <xTaskResumeAll+0x12c>)
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007752:	429a      	cmp	r2, r3
 8007754:	d302      	bcc.n	800775c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007756:	4b22      	ldr	r3, [pc, #136]	@ (80077e0 <xTaskResumeAll+0x130>)
 8007758:	2201      	movs	r2, #1
 800775a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800775c:	4b1c      	ldr	r3, [pc, #112]	@ (80077d0 <xTaskResumeAll+0x120>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d1cc      	bne.n	80076fe <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d001      	beq.n	800776e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800776a:	f000 fa0b 	bl	8007b84 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800776e:	4b1d      	ldr	r3, [pc, #116]	@ (80077e4 <xTaskResumeAll+0x134>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d010      	beq.n	800779c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800777a:	f000 f837 	bl	80077ec <xTaskIncrementTick>
 800777e:	4603      	mov	r3, r0
 8007780:	2b00      	cmp	r3, #0
 8007782:	d002      	beq.n	800778a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007784:	4b16      	ldr	r3, [pc, #88]	@ (80077e0 <xTaskResumeAll+0x130>)
 8007786:	2201      	movs	r2, #1
 8007788:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	3b01      	subs	r3, #1
 800778e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d1f1      	bne.n	800777a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007796:	4b13      	ldr	r3, [pc, #76]	@ (80077e4 <xTaskResumeAll+0x134>)
 8007798:	2200      	movs	r2, #0
 800779a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800779c:	4b10      	ldr	r3, [pc, #64]	@ (80077e0 <xTaskResumeAll+0x130>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d009      	beq.n	80077b8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80077a4:	2301      	movs	r3, #1
 80077a6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80077a8:	4b0f      	ldr	r3, [pc, #60]	@ (80077e8 <xTaskResumeAll+0x138>)
 80077aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077ae:	601a      	str	r2, [r3, #0]
 80077b0:	f3bf 8f4f 	dsb	sy
 80077b4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80077b8:	f000 fbe8 	bl	8007f8c <vPortExitCritical>

	return xAlreadyYielded;
 80077bc:	68bb      	ldr	r3, [r7, #8]
}
 80077be:	4618      	mov	r0, r3
 80077c0:	3710      	adds	r7, #16
 80077c2:	46bd      	mov	sp, r7
 80077c4:	bd80      	pop	{r7, pc}
 80077c6:	bf00      	nop
 80077c8:	200005f0 	.word	0x200005f0
 80077cc:	200005c8 	.word	0x200005c8
 80077d0:	20000588 	.word	0x20000588
 80077d4:	200005d0 	.word	0x200005d0
 80077d8:	200004cc 	.word	0x200004cc
 80077dc:	200004c8 	.word	0x200004c8
 80077e0:	200005dc 	.word	0x200005dc
 80077e4:	200005d8 	.word	0x200005d8
 80077e8:	e000ed04 	.word	0xe000ed04

080077ec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b086      	sub	sp, #24
 80077f0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80077f2:	2300      	movs	r3, #0
 80077f4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80077f6:	4b4f      	ldr	r3, [pc, #316]	@ (8007934 <xTaskIncrementTick+0x148>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	f040 808f 	bne.w	800791e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007800:	4b4d      	ldr	r3, [pc, #308]	@ (8007938 <xTaskIncrementTick+0x14c>)
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	3301      	adds	r3, #1
 8007806:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007808:	4a4b      	ldr	r2, [pc, #300]	@ (8007938 <xTaskIncrementTick+0x14c>)
 800780a:	693b      	ldr	r3, [r7, #16]
 800780c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d121      	bne.n	8007858 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007814:	4b49      	ldr	r3, [pc, #292]	@ (800793c <xTaskIncrementTick+0x150>)
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d00b      	beq.n	8007836 <xTaskIncrementTick+0x4a>
	__asm volatile
 800781e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007822:	f383 8811 	msr	BASEPRI, r3
 8007826:	f3bf 8f6f 	isb	sy
 800782a:	f3bf 8f4f 	dsb	sy
 800782e:	603b      	str	r3, [r7, #0]
}
 8007830:	bf00      	nop
 8007832:	bf00      	nop
 8007834:	e7fd      	b.n	8007832 <xTaskIncrementTick+0x46>
 8007836:	4b41      	ldr	r3, [pc, #260]	@ (800793c <xTaskIncrementTick+0x150>)
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	60fb      	str	r3, [r7, #12]
 800783c:	4b40      	ldr	r3, [pc, #256]	@ (8007940 <xTaskIncrementTick+0x154>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	4a3e      	ldr	r2, [pc, #248]	@ (800793c <xTaskIncrementTick+0x150>)
 8007842:	6013      	str	r3, [r2, #0]
 8007844:	4a3e      	ldr	r2, [pc, #248]	@ (8007940 <xTaskIncrementTick+0x154>)
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	6013      	str	r3, [r2, #0]
 800784a:	4b3e      	ldr	r3, [pc, #248]	@ (8007944 <xTaskIncrementTick+0x158>)
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	3301      	adds	r3, #1
 8007850:	4a3c      	ldr	r2, [pc, #240]	@ (8007944 <xTaskIncrementTick+0x158>)
 8007852:	6013      	str	r3, [r2, #0]
 8007854:	f000 f996 	bl	8007b84 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007858:	4b3b      	ldr	r3, [pc, #236]	@ (8007948 <xTaskIncrementTick+0x15c>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	693a      	ldr	r2, [r7, #16]
 800785e:	429a      	cmp	r2, r3
 8007860:	d348      	bcc.n	80078f4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007862:	4b36      	ldr	r3, [pc, #216]	@ (800793c <xTaskIncrementTick+0x150>)
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d104      	bne.n	8007876 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800786c:	4b36      	ldr	r3, [pc, #216]	@ (8007948 <xTaskIncrementTick+0x15c>)
 800786e:	f04f 32ff 	mov.w	r2, #4294967295
 8007872:	601a      	str	r2, [r3, #0]
					break;
 8007874:	e03e      	b.n	80078f4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007876:	4b31      	ldr	r3, [pc, #196]	@ (800793c <xTaskIncrementTick+0x150>)
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	68db      	ldr	r3, [r3, #12]
 800787c:	68db      	ldr	r3, [r3, #12]
 800787e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	685b      	ldr	r3, [r3, #4]
 8007884:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007886:	693a      	ldr	r2, [r7, #16]
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	429a      	cmp	r2, r3
 800788c:	d203      	bcs.n	8007896 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800788e:	4a2e      	ldr	r2, [pc, #184]	@ (8007948 <xTaskIncrementTick+0x15c>)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007894:	e02e      	b.n	80078f4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	3304      	adds	r3, #4
 800789a:	4618      	mov	r0, r3
 800789c:	f7ff fca0 	bl	80071e0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80078a0:	68bb      	ldr	r3, [r7, #8]
 80078a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d004      	beq.n	80078b2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80078a8:	68bb      	ldr	r3, [r7, #8]
 80078aa:	3318      	adds	r3, #24
 80078ac:	4618      	mov	r0, r3
 80078ae:	f7ff fc97 	bl	80071e0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078b6:	2201      	movs	r2, #1
 80078b8:	409a      	lsls	r2, r3
 80078ba:	4b24      	ldr	r3, [pc, #144]	@ (800794c <xTaskIncrementTick+0x160>)
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	4313      	orrs	r3, r2
 80078c0:	4a22      	ldr	r2, [pc, #136]	@ (800794c <xTaskIncrementTick+0x160>)
 80078c2:	6013      	str	r3, [r2, #0]
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078c8:	4613      	mov	r3, r2
 80078ca:	009b      	lsls	r3, r3, #2
 80078cc:	4413      	add	r3, r2
 80078ce:	009b      	lsls	r3, r3, #2
 80078d0:	4a1f      	ldr	r2, [pc, #124]	@ (8007950 <xTaskIncrementTick+0x164>)
 80078d2:	441a      	add	r2, r3
 80078d4:	68bb      	ldr	r3, [r7, #8]
 80078d6:	3304      	adds	r3, #4
 80078d8:	4619      	mov	r1, r3
 80078da:	4610      	mov	r0, r2
 80078dc:	f7ff fc23 	bl	8007126 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078e4:	4b1b      	ldr	r3, [pc, #108]	@ (8007954 <xTaskIncrementTick+0x168>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078ea:	429a      	cmp	r2, r3
 80078ec:	d3b9      	bcc.n	8007862 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80078ee:	2301      	movs	r3, #1
 80078f0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80078f2:	e7b6      	b.n	8007862 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80078f4:	4b17      	ldr	r3, [pc, #92]	@ (8007954 <xTaskIncrementTick+0x168>)
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078fa:	4915      	ldr	r1, [pc, #84]	@ (8007950 <xTaskIncrementTick+0x164>)
 80078fc:	4613      	mov	r3, r2
 80078fe:	009b      	lsls	r3, r3, #2
 8007900:	4413      	add	r3, r2
 8007902:	009b      	lsls	r3, r3, #2
 8007904:	440b      	add	r3, r1
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	2b01      	cmp	r3, #1
 800790a:	d901      	bls.n	8007910 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800790c:	2301      	movs	r3, #1
 800790e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007910:	4b11      	ldr	r3, [pc, #68]	@ (8007958 <xTaskIncrementTick+0x16c>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d007      	beq.n	8007928 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007918:	2301      	movs	r3, #1
 800791a:	617b      	str	r3, [r7, #20]
 800791c:	e004      	b.n	8007928 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800791e:	4b0f      	ldr	r3, [pc, #60]	@ (800795c <xTaskIncrementTick+0x170>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	3301      	adds	r3, #1
 8007924:	4a0d      	ldr	r2, [pc, #52]	@ (800795c <xTaskIncrementTick+0x170>)
 8007926:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007928:	697b      	ldr	r3, [r7, #20]
}
 800792a:	4618      	mov	r0, r3
 800792c:	3718      	adds	r7, #24
 800792e:	46bd      	mov	sp, r7
 8007930:	bd80      	pop	{r7, pc}
 8007932:	bf00      	nop
 8007934:	200005f0 	.word	0x200005f0
 8007938:	200005cc 	.word	0x200005cc
 800793c:	20000580 	.word	0x20000580
 8007940:	20000584 	.word	0x20000584
 8007944:	200005e0 	.word	0x200005e0
 8007948:	200005e8 	.word	0x200005e8
 800794c:	200005d0 	.word	0x200005d0
 8007950:	200004cc 	.word	0x200004cc
 8007954:	200004c8 	.word	0x200004c8
 8007958:	200005dc 	.word	0x200005dc
 800795c:	200005d8 	.word	0x200005d8

08007960 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007960:	b480      	push	{r7}
 8007962:	b087      	sub	sp, #28
 8007964:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007966:	4b27      	ldr	r3, [pc, #156]	@ (8007a04 <vTaskSwitchContext+0xa4>)
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d003      	beq.n	8007976 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800796e:	4b26      	ldr	r3, [pc, #152]	@ (8007a08 <vTaskSwitchContext+0xa8>)
 8007970:	2201      	movs	r2, #1
 8007972:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007974:	e040      	b.n	80079f8 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8007976:	4b24      	ldr	r3, [pc, #144]	@ (8007a08 <vTaskSwitchContext+0xa8>)
 8007978:	2200      	movs	r2, #0
 800797a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800797c:	4b23      	ldr	r3, [pc, #140]	@ (8007a0c <vTaskSwitchContext+0xac>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	fab3 f383 	clz	r3, r3
 8007988:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800798a:	7afb      	ldrb	r3, [r7, #11]
 800798c:	f1c3 031f 	rsb	r3, r3, #31
 8007990:	617b      	str	r3, [r7, #20]
 8007992:	491f      	ldr	r1, [pc, #124]	@ (8007a10 <vTaskSwitchContext+0xb0>)
 8007994:	697a      	ldr	r2, [r7, #20]
 8007996:	4613      	mov	r3, r2
 8007998:	009b      	lsls	r3, r3, #2
 800799a:	4413      	add	r3, r2
 800799c:	009b      	lsls	r3, r3, #2
 800799e:	440b      	add	r3, r1
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d10b      	bne.n	80079be <vTaskSwitchContext+0x5e>
	__asm volatile
 80079a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079aa:	f383 8811 	msr	BASEPRI, r3
 80079ae:	f3bf 8f6f 	isb	sy
 80079b2:	f3bf 8f4f 	dsb	sy
 80079b6:	607b      	str	r3, [r7, #4]
}
 80079b8:	bf00      	nop
 80079ba:	bf00      	nop
 80079bc:	e7fd      	b.n	80079ba <vTaskSwitchContext+0x5a>
 80079be:	697a      	ldr	r2, [r7, #20]
 80079c0:	4613      	mov	r3, r2
 80079c2:	009b      	lsls	r3, r3, #2
 80079c4:	4413      	add	r3, r2
 80079c6:	009b      	lsls	r3, r3, #2
 80079c8:	4a11      	ldr	r2, [pc, #68]	@ (8007a10 <vTaskSwitchContext+0xb0>)
 80079ca:	4413      	add	r3, r2
 80079cc:	613b      	str	r3, [r7, #16]
 80079ce:	693b      	ldr	r3, [r7, #16]
 80079d0:	685b      	ldr	r3, [r3, #4]
 80079d2:	685a      	ldr	r2, [r3, #4]
 80079d4:	693b      	ldr	r3, [r7, #16]
 80079d6:	605a      	str	r2, [r3, #4]
 80079d8:	693b      	ldr	r3, [r7, #16]
 80079da:	685a      	ldr	r2, [r3, #4]
 80079dc:	693b      	ldr	r3, [r7, #16]
 80079de:	3308      	adds	r3, #8
 80079e0:	429a      	cmp	r2, r3
 80079e2:	d104      	bne.n	80079ee <vTaskSwitchContext+0x8e>
 80079e4:	693b      	ldr	r3, [r7, #16]
 80079e6:	685b      	ldr	r3, [r3, #4]
 80079e8:	685a      	ldr	r2, [r3, #4]
 80079ea:	693b      	ldr	r3, [r7, #16]
 80079ec:	605a      	str	r2, [r3, #4]
 80079ee:	693b      	ldr	r3, [r7, #16]
 80079f0:	685b      	ldr	r3, [r3, #4]
 80079f2:	68db      	ldr	r3, [r3, #12]
 80079f4:	4a07      	ldr	r2, [pc, #28]	@ (8007a14 <vTaskSwitchContext+0xb4>)
 80079f6:	6013      	str	r3, [r2, #0]
}
 80079f8:	bf00      	nop
 80079fa:	371c      	adds	r7, #28
 80079fc:	46bd      	mov	sp, r7
 80079fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a02:	4770      	bx	lr
 8007a04:	200005f0 	.word	0x200005f0
 8007a08:	200005dc 	.word	0x200005dc
 8007a0c:	200005d0 	.word	0x200005d0
 8007a10:	200004cc 	.word	0x200004cc
 8007a14:	200004c8 	.word	0x200004c8

08007a18 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b082      	sub	sp, #8
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007a20:	f000 f852 	bl	8007ac8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007a24:	4b06      	ldr	r3, [pc, #24]	@ (8007a40 <prvIdleTask+0x28>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	2b01      	cmp	r3, #1
 8007a2a:	d9f9      	bls.n	8007a20 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007a2c:	4b05      	ldr	r3, [pc, #20]	@ (8007a44 <prvIdleTask+0x2c>)
 8007a2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a32:	601a      	str	r2, [r3, #0]
 8007a34:	f3bf 8f4f 	dsb	sy
 8007a38:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007a3c:	e7f0      	b.n	8007a20 <prvIdleTask+0x8>
 8007a3e:	bf00      	nop
 8007a40:	200004cc 	.word	0x200004cc
 8007a44:	e000ed04 	.word	0xe000ed04

08007a48 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b082      	sub	sp, #8
 8007a4c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a4e:	2300      	movs	r3, #0
 8007a50:	607b      	str	r3, [r7, #4]
 8007a52:	e00c      	b.n	8007a6e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007a54:	687a      	ldr	r2, [r7, #4]
 8007a56:	4613      	mov	r3, r2
 8007a58:	009b      	lsls	r3, r3, #2
 8007a5a:	4413      	add	r3, r2
 8007a5c:	009b      	lsls	r3, r3, #2
 8007a5e:	4a12      	ldr	r2, [pc, #72]	@ (8007aa8 <prvInitialiseTaskLists+0x60>)
 8007a60:	4413      	add	r3, r2
 8007a62:	4618      	mov	r0, r3
 8007a64:	f7ff fb32 	bl	80070cc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	3301      	adds	r3, #1
 8007a6c:	607b      	str	r3, [r7, #4]
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2b06      	cmp	r3, #6
 8007a72:	d9ef      	bls.n	8007a54 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007a74:	480d      	ldr	r0, [pc, #52]	@ (8007aac <prvInitialiseTaskLists+0x64>)
 8007a76:	f7ff fb29 	bl	80070cc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007a7a:	480d      	ldr	r0, [pc, #52]	@ (8007ab0 <prvInitialiseTaskLists+0x68>)
 8007a7c:	f7ff fb26 	bl	80070cc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007a80:	480c      	ldr	r0, [pc, #48]	@ (8007ab4 <prvInitialiseTaskLists+0x6c>)
 8007a82:	f7ff fb23 	bl	80070cc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007a86:	480c      	ldr	r0, [pc, #48]	@ (8007ab8 <prvInitialiseTaskLists+0x70>)
 8007a88:	f7ff fb20 	bl	80070cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007a8c:	480b      	ldr	r0, [pc, #44]	@ (8007abc <prvInitialiseTaskLists+0x74>)
 8007a8e:	f7ff fb1d 	bl	80070cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007a92:	4b0b      	ldr	r3, [pc, #44]	@ (8007ac0 <prvInitialiseTaskLists+0x78>)
 8007a94:	4a05      	ldr	r2, [pc, #20]	@ (8007aac <prvInitialiseTaskLists+0x64>)
 8007a96:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007a98:	4b0a      	ldr	r3, [pc, #40]	@ (8007ac4 <prvInitialiseTaskLists+0x7c>)
 8007a9a:	4a05      	ldr	r2, [pc, #20]	@ (8007ab0 <prvInitialiseTaskLists+0x68>)
 8007a9c:	601a      	str	r2, [r3, #0]
}
 8007a9e:	bf00      	nop
 8007aa0:	3708      	adds	r7, #8
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bd80      	pop	{r7, pc}
 8007aa6:	bf00      	nop
 8007aa8:	200004cc 	.word	0x200004cc
 8007aac:	20000558 	.word	0x20000558
 8007ab0:	2000056c 	.word	0x2000056c
 8007ab4:	20000588 	.word	0x20000588
 8007ab8:	2000059c 	.word	0x2000059c
 8007abc:	200005b4 	.word	0x200005b4
 8007ac0:	20000580 	.word	0x20000580
 8007ac4:	20000584 	.word	0x20000584

08007ac8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b082      	sub	sp, #8
 8007acc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007ace:	e019      	b.n	8007b04 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007ad0:	f000 fa2a 	bl	8007f28 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ad4:	4b10      	ldr	r3, [pc, #64]	@ (8007b18 <prvCheckTasksWaitingTermination+0x50>)
 8007ad6:	68db      	ldr	r3, [r3, #12]
 8007ad8:	68db      	ldr	r3, [r3, #12]
 8007ada:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	3304      	adds	r3, #4
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	f7ff fb7d 	bl	80071e0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8007b1c <prvCheckTasksWaitingTermination+0x54>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	3b01      	subs	r3, #1
 8007aec:	4a0b      	ldr	r2, [pc, #44]	@ (8007b1c <prvCheckTasksWaitingTermination+0x54>)
 8007aee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007af0:	4b0b      	ldr	r3, [pc, #44]	@ (8007b20 <prvCheckTasksWaitingTermination+0x58>)
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	3b01      	subs	r3, #1
 8007af6:	4a0a      	ldr	r2, [pc, #40]	@ (8007b20 <prvCheckTasksWaitingTermination+0x58>)
 8007af8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007afa:	f000 fa47 	bl	8007f8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007afe:	6878      	ldr	r0, [r7, #4]
 8007b00:	f000 f810 	bl	8007b24 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b04:	4b06      	ldr	r3, [pc, #24]	@ (8007b20 <prvCheckTasksWaitingTermination+0x58>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d1e1      	bne.n	8007ad0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007b0c:	bf00      	nop
 8007b0e:	bf00      	nop
 8007b10:	3708      	adds	r7, #8
 8007b12:	46bd      	mov	sp, r7
 8007b14:	bd80      	pop	{r7, pc}
 8007b16:	bf00      	nop
 8007b18:	2000059c 	.word	0x2000059c
 8007b1c:	200005c8 	.word	0x200005c8
 8007b20:	200005b0 	.word	0x200005b0

08007b24 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b084      	sub	sp, #16
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d108      	bne.n	8007b48 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f000 fba2 	bl	8008284 <vPortFree>
				vPortFree( pxTCB );
 8007b40:	6878      	ldr	r0, [r7, #4]
 8007b42:	f000 fb9f 	bl	8008284 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007b46:	e019      	b.n	8007b7c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007b4e:	2b01      	cmp	r3, #1
 8007b50:	d103      	bne.n	8007b5a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f000 fb96 	bl	8008284 <vPortFree>
	}
 8007b58:	e010      	b.n	8007b7c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007b60:	2b02      	cmp	r3, #2
 8007b62:	d00b      	beq.n	8007b7c <prvDeleteTCB+0x58>
	__asm volatile
 8007b64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b68:	f383 8811 	msr	BASEPRI, r3
 8007b6c:	f3bf 8f6f 	isb	sy
 8007b70:	f3bf 8f4f 	dsb	sy
 8007b74:	60fb      	str	r3, [r7, #12]
}
 8007b76:	bf00      	nop
 8007b78:	bf00      	nop
 8007b7a:	e7fd      	b.n	8007b78 <prvDeleteTCB+0x54>
	}
 8007b7c:	bf00      	nop
 8007b7e:	3710      	adds	r7, #16
 8007b80:	46bd      	mov	sp, r7
 8007b82:	bd80      	pop	{r7, pc}

08007b84 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007b84:	b480      	push	{r7}
 8007b86:	b083      	sub	sp, #12
 8007b88:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007b8a:	4b0c      	ldr	r3, [pc, #48]	@ (8007bbc <prvResetNextTaskUnblockTime+0x38>)
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d104      	bne.n	8007b9e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007b94:	4b0a      	ldr	r3, [pc, #40]	@ (8007bc0 <prvResetNextTaskUnblockTime+0x3c>)
 8007b96:	f04f 32ff 	mov.w	r2, #4294967295
 8007b9a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007b9c:	e008      	b.n	8007bb0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b9e:	4b07      	ldr	r3, [pc, #28]	@ (8007bbc <prvResetNextTaskUnblockTime+0x38>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	68db      	ldr	r3, [r3, #12]
 8007ba4:	68db      	ldr	r3, [r3, #12]
 8007ba6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	685b      	ldr	r3, [r3, #4]
 8007bac:	4a04      	ldr	r2, [pc, #16]	@ (8007bc0 <prvResetNextTaskUnblockTime+0x3c>)
 8007bae:	6013      	str	r3, [r2, #0]
}
 8007bb0:	bf00      	nop
 8007bb2:	370c      	adds	r7, #12
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bba:	4770      	bx	lr
 8007bbc:	20000580 	.word	0x20000580
 8007bc0:	200005e8 	.word	0x200005e8

08007bc4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b083      	sub	sp, #12
 8007bc8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007bca:	4b0b      	ldr	r3, [pc, #44]	@ (8007bf8 <xTaskGetSchedulerState+0x34>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d102      	bne.n	8007bd8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	607b      	str	r3, [r7, #4]
 8007bd6:	e008      	b.n	8007bea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007bd8:	4b08      	ldr	r3, [pc, #32]	@ (8007bfc <xTaskGetSchedulerState+0x38>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d102      	bne.n	8007be6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007be0:	2302      	movs	r3, #2
 8007be2:	607b      	str	r3, [r7, #4]
 8007be4:	e001      	b.n	8007bea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007be6:	2300      	movs	r3, #0
 8007be8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007bea:	687b      	ldr	r3, [r7, #4]
	}
 8007bec:	4618      	mov	r0, r3
 8007bee:	370c      	adds	r7, #12
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf6:	4770      	bx	lr
 8007bf8:	200005d4 	.word	0x200005d4
 8007bfc:	200005f0 	.word	0x200005f0

08007c00 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b084      	sub	sp, #16
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
 8007c08:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007c0a:	4b29      	ldr	r3, [pc, #164]	@ (8007cb0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c10:	4b28      	ldr	r3, [pc, #160]	@ (8007cb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	3304      	adds	r3, #4
 8007c16:	4618      	mov	r0, r3
 8007c18:	f7ff fae2 	bl	80071e0 <uxListRemove>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d10b      	bne.n	8007c3a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007c22:	4b24      	ldr	r3, [pc, #144]	@ (8007cb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c28:	2201      	movs	r2, #1
 8007c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8007c2e:	43da      	mvns	r2, r3
 8007c30:	4b21      	ldr	r3, [pc, #132]	@ (8007cb8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	4013      	ands	r3, r2
 8007c36:	4a20      	ldr	r2, [pc, #128]	@ (8007cb8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007c38:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c40:	d10a      	bne.n	8007c58 <prvAddCurrentTaskToDelayedList+0x58>
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d007      	beq.n	8007c58 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007c48:	4b1a      	ldr	r3, [pc, #104]	@ (8007cb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	3304      	adds	r3, #4
 8007c4e:	4619      	mov	r1, r3
 8007c50:	481a      	ldr	r0, [pc, #104]	@ (8007cbc <prvAddCurrentTaskToDelayedList+0xbc>)
 8007c52:	f7ff fa68 	bl	8007126 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007c56:	e026      	b.n	8007ca6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007c58:	68fa      	ldr	r2, [r7, #12]
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	4413      	add	r3, r2
 8007c5e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007c60:	4b14      	ldr	r3, [pc, #80]	@ (8007cb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	68ba      	ldr	r2, [r7, #8]
 8007c66:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007c68:	68ba      	ldr	r2, [r7, #8]
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	429a      	cmp	r2, r3
 8007c6e:	d209      	bcs.n	8007c84 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007c70:	4b13      	ldr	r3, [pc, #76]	@ (8007cc0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007c72:	681a      	ldr	r2, [r3, #0]
 8007c74:	4b0f      	ldr	r3, [pc, #60]	@ (8007cb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	3304      	adds	r3, #4
 8007c7a:	4619      	mov	r1, r3
 8007c7c:	4610      	mov	r0, r2
 8007c7e:	f7ff fa76 	bl	800716e <vListInsert>
}
 8007c82:	e010      	b.n	8007ca6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007c84:	4b0f      	ldr	r3, [pc, #60]	@ (8007cc4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007c86:	681a      	ldr	r2, [r3, #0]
 8007c88:	4b0a      	ldr	r3, [pc, #40]	@ (8007cb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	3304      	adds	r3, #4
 8007c8e:	4619      	mov	r1, r3
 8007c90:	4610      	mov	r0, r2
 8007c92:	f7ff fa6c 	bl	800716e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007c96:	4b0c      	ldr	r3, [pc, #48]	@ (8007cc8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	68ba      	ldr	r2, [r7, #8]
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d202      	bcs.n	8007ca6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007ca0:	4a09      	ldr	r2, [pc, #36]	@ (8007cc8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	6013      	str	r3, [r2, #0]
}
 8007ca6:	bf00      	nop
 8007ca8:	3710      	adds	r7, #16
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bd80      	pop	{r7, pc}
 8007cae:	bf00      	nop
 8007cb0:	200005cc 	.word	0x200005cc
 8007cb4:	200004c8 	.word	0x200004c8
 8007cb8:	200005d0 	.word	0x200005d0
 8007cbc:	200005b4 	.word	0x200005b4
 8007cc0:	20000584 	.word	0x20000584
 8007cc4:	20000580 	.word	0x20000580
 8007cc8:	200005e8 	.word	0x200005e8

08007ccc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b085      	sub	sp, #20
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	60f8      	str	r0, [r7, #12]
 8007cd4:	60b9      	str	r1, [r7, #8]
 8007cd6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	3b04      	subs	r3, #4
 8007cdc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007ce4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	3b04      	subs	r3, #4
 8007cea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	f023 0201 	bic.w	r2, r3, #1
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	3b04      	subs	r3, #4
 8007cfa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007cfc:	4a0c      	ldr	r2, [pc, #48]	@ (8007d30 <pxPortInitialiseStack+0x64>)
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	3b14      	subs	r3, #20
 8007d06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007d08:	687a      	ldr	r2, [r7, #4]
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	3b04      	subs	r3, #4
 8007d12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	f06f 0202 	mvn.w	r2, #2
 8007d1a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	3b20      	subs	r3, #32
 8007d20:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007d22:	68fb      	ldr	r3, [r7, #12]
}
 8007d24:	4618      	mov	r0, r3
 8007d26:	3714      	adds	r7, #20
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2e:	4770      	bx	lr
 8007d30:	08007d35 	.word	0x08007d35

08007d34 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007d34:	b480      	push	{r7}
 8007d36:	b085      	sub	sp, #20
 8007d38:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007d3e:	4b13      	ldr	r3, [pc, #76]	@ (8007d8c <prvTaskExitError+0x58>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d46:	d00b      	beq.n	8007d60 <prvTaskExitError+0x2c>
	__asm volatile
 8007d48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d4c:	f383 8811 	msr	BASEPRI, r3
 8007d50:	f3bf 8f6f 	isb	sy
 8007d54:	f3bf 8f4f 	dsb	sy
 8007d58:	60fb      	str	r3, [r7, #12]
}
 8007d5a:	bf00      	nop
 8007d5c:	bf00      	nop
 8007d5e:	e7fd      	b.n	8007d5c <prvTaskExitError+0x28>
	__asm volatile
 8007d60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d64:	f383 8811 	msr	BASEPRI, r3
 8007d68:	f3bf 8f6f 	isb	sy
 8007d6c:	f3bf 8f4f 	dsb	sy
 8007d70:	60bb      	str	r3, [r7, #8]
}
 8007d72:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007d74:	bf00      	nop
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d0fc      	beq.n	8007d76 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007d7c:	bf00      	nop
 8007d7e:	bf00      	nop
 8007d80:	3714      	adds	r7, #20
 8007d82:	46bd      	mov	sp, r7
 8007d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d88:	4770      	bx	lr
 8007d8a:	bf00      	nop
 8007d8c:	20000098 	.word	0x20000098

08007d90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007d90:	4b07      	ldr	r3, [pc, #28]	@ (8007db0 <pxCurrentTCBConst2>)
 8007d92:	6819      	ldr	r1, [r3, #0]
 8007d94:	6808      	ldr	r0, [r1, #0]
 8007d96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d9a:	f380 8809 	msr	PSP, r0
 8007d9e:	f3bf 8f6f 	isb	sy
 8007da2:	f04f 0000 	mov.w	r0, #0
 8007da6:	f380 8811 	msr	BASEPRI, r0
 8007daa:	4770      	bx	lr
 8007dac:	f3af 8000 	nop.w

08007db0 <pxCurrentTCBConst2>:
 8007db0:	200004c8 	.word	0x200004c8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007db4:	bf00      	nop
 8007db6:	bf00      	nop

08007db8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007db8:	4808      	ldr	r0, [pc, #32]	@ (8007ddc <prvPortStartFirstTask+0x24>)
 8007dba:	6800      	ldr	r0, [r0, #0]
 8007dbc:	6800      	ldr	r0, [r0, #0]
 8007dbe:	f380 8808 	msr	MSP, r0
 8007dc2:	f04f 0000 	mov.w	r0, #0
 8007dc6:	f380 8814 	msr	CONTROL, r0
 8007dca:	b662      	cpsie	i
 8007dcc:	b661      	cpsie	f
 8007dce:	f3bf 8f4f 	dsb	sy
 8007dd2:	f3bf 8f6f 	isb	sy
 8007dd6:	df00      	svc	0
 8007dd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007dda:	bf00      	nop
 8007ddc:	e000ed08 	.word	0xe000ed08

08007de0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b086      	sub	sp, #24
 8007de4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007de6:	4b47      	ldr	r3, [pc, #284]	@ (8007f04 <xPortStartScheduler+0x124>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	4a47      	ldr	r2, [pc, #284]	@ (8007f08 <xPortStartScheduler+0x128>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d10b      	bne.n	8007e08 <xPortStartScheduler+0x28>
	__asm volatile
 8007df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007df4:	f383 8811 	msr	BASEPRI, r3
 8007df8:	f3bf 8f6f 	isb	sy
 8007dfc:	f3bf 8f4f 	dsb	sy
 8007e00:	60fb      	str	r3, [r7, #12]
}
 8007e02:	bf00      	nop
 8007e04:	bf00      	nop
 8007e06:	e7fd      	b.n	8007e04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007e08:	4b3e      	ldr	r3, [pc, #248]	@ (8007f04 <xPortStartScheduler+0x124>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	4a3f      	ldr	r2, [pc, #252]	@ (8007f0c <xPortStartScheduler+0x12c>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d10b      	bne.n	8007e2a <xPortStartScheduler+0x4a>
	__asm volatile
 8007e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e16:	f383 8811 	msr	BASEPRI, r3
 8007e1a:	f3bf 8f6f 	isb	sy
 8007e1e:	f3bf 8f4f 	dsb	sy
 8007e22:	613b      	str	r3, [r7, #16]
}
 8007e24:	bf00      	nop
 8007e26:	bf00      	nop
 8007e28:	e7fd      	b.n	8007e26 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007e2a:	4b39      	ldr	r3, [pc, #228]	@ (8007f10 <xPortStartScheduler+0x130>)
 8007e2c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	781b      	ldrb	r3, [r3, #0]
 8007e32:	b2db      	uxtb	r3, r3
 8007e34:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	22ff      	movs	r2, #255	@ 0xff
 8007e3a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007e3c:	697b      	ldr	r3, [r7, #20]
 8007e3e:	781b      	ldrb	r3, [r3, #0]
 8007e40:	b2db      	uxtb	r3, r3
 8007e42:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007e44:	78fb      	ldrb	r3, [r7, #3]
 8007e46:	b2db      	uxtb	r3, r3
 8007e48:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007e4c:	b2da      	uxtb	r2, r3
 8007e4e:	4b31      	ldr	r3, [pc, #196]	@ (8007f14 <xPortStartScheduler+0x134>)
 8007e50:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007e52:	4b31      	ldr	r3, [pc, #196]	@ (8007f18 <xPortStartScheduler+0x138>)
 8007e54:	2207      	movs	r2, #7
 8007e56:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e58:	e009      	b.n	8007e6e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007e5a:	4b2f      	ldr	r3, [pc, #188]	@ (8007f18 <xPortStartScheduler+0x138>)
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	3b01      	subs	r3, #1
 8007e60:	4a2d      	ldr	r2, [pc, #180]	@ (8007f18 <xPortStartScheduler+0x138>)
 8007e62:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007e64:	78fb      	ldrb	r3, [r7, #3]
 8007e66:	b2db      	uxtb	r3, r3
 8007e68:	005b      	lsls	r3, r3, #1
 8007e6a:	b2db      	uxtb	r3, r3
 8007e6c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e6e:	78fb      	ldrb	r3, [r7, #3]
 8007e70:	b2db      	uxtb	r3, r3
 8007e72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e76:	2b80      	cmp	r3, #128	@ 0x80
 8007e78:	d0ef      	beq.n	8007e5a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007e7a:	4b27      	ldr	r3, [pc, #156]	@ (8007f18 <xPortStartScheduler+0x138>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f1c3 0307 	rsb	r3, r3, #7
 8007e82:	2b04      	cmp	r3, #4
 8007e84:	d00b      	beq.n	8007e9e <xPortStartScheduler+0xbe>
	__asm volatile
 8007e86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e8a:	f383 8811 	msr	BASEPRI, r3
 8007e8e:	f3bf 8f6f 	isb	sy
 8007e92:	f3bf 8f4f 	dsb	sy
 8007e96:	60bb      	str	r3, [r7, #8]
}
 8007e98:	bf00      	nop
 8007e9a:	bf00      	nop
 8007e9c:	e7fd      	b.n	8007e9a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007e9e:	4b1e      	ldr	r3, [pc, #120]	@ (8007f18 <xPortStartScheduler+0x138>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	021b      	lsls	r3, r3, #8
 8007ea4:	4a1c      	ldr	r2, [pc, #112]	@ (8007f18 <xPortStartScheduler+0x138>)
 8007ea6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007ea8:	4b1b      	ldr	r3, [pc, #108]	@ (8007f18 <xPortStartScheduler+0x138>)
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007eb0:	4a19      	ldr	r2, [pc, #100]	@ (8007f18 <xPortStartScheduler+0x138>)
 8007eb2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	b2da      	uxtb	r2, r3
 8007eb8:	697b      	ldr	r3, [r7, #20]
 8007eba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007ebc:	4b17      	ldr	r3, [pc, #92]	@ (8007f1c <xPortStartScheduler+0x13c>)
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4a16      	ldr	r2, [pc, #88]	@ (8007f1c <xPortStartScheduler+0x13c>)
 8007ec2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007ec6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007ec8:	4b14      	ldr	r3, [pc, #80]	@ (8007f1c <xPortStartScheduler+0x13c>)
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	4a13      	ldr	r2, [pc, #76]	@ (8007f1c <xPortStartScheduler+0x13c>)
 8007ece:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007ed2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007ed4:	f000 f8da 	bl	800808c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007ed8:	4b11      	ldr	r3, [pc, #68]	@ (8007f20 <xPortStartScheduler+0x140>)
 8007eda:	2200      	movs	r2, #0
 8007edc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007ede:	f000 f8f9 	bl	80080d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007ee2:	4b10      	ldr	r3, [pc, #64]	@ (8007f24 <xPortStartScheduler+0x144>)
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	4a0f      	ldr	r2, [pc, #60]	@ (8007f24 <xPortStartScheduler+0x144>)
 8007ee8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007eec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007eee:	f7ff ff63 	bl	8007db8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007ef2:	f7ff fd35 	bl	8007960 <vTaskSwitchContext>
	prvTaskExitError();
 8007ef6:	f7ff ff1d 	bl	8007d34 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007efa:	2300      	movs	r3, #0
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	3718      	adds	r7, #24
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bd80      	pop	{r7, pc}
 8007f04:	e000ed00 	.word	0xe000ed00
 8007f08:	410fc271 	.word	0x410fc271
 8007f0c:	410fc270 	.word	0x410fc270
 8007f10:	e000e400 	.word	0xe000e400
 8007f14:	200005f4 	.word	0x200005f4
 8007f18:	200005f8 	.word	0x200005f8
 8007f1c:	e000ed20 	.word	0xe000ed20
 8007f20:	20000098 	.word	0x20000098
 8007f24:	e000ef34 	.word	0xe000ef34

08007f28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007f28:	b480      	push	{r7}
 8007f2a:	b083      	sub	sp, #12
 8007f2c:	af00      	add	r7, sp, #0
	__asm volatile
 8007f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f32:	f383 8811 	msr	BASEPRI, r3
 8007f36:	f3bf 8f6f 	isb	sy
 8007f3a:	f3bf 8f4f 	dsb	sy
 8007f3e:	607b      	str	r3, [r7, #4]
}
 8007f40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007f42:	4b10      	ldr	r3, [pc, #64]	@ (8007f84 <vPortEnterCritical+0x5c>)
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	3301      	adds	r3, #1
 8007f48:	4a0e      	ldr	r2, [pc, #56]	@ (8007f84 <vPortEnterCritical+0x5c>)
 8007f4a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007f4c:	4b0d      	ldr	r3, [pc, #52]	@ (8007f84 <vPortEnterCritical+0x5c>)
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	d110      	bne.n	8007f76 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007f54:	4b0c      	ldr	r3, [pc, #48]	@ (8007f88 <vPortEnterCritical+0x60>)
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	b2db      	uxtb	r3, r3
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d00b      	beq.n	8007f76 <vPortEnterCritical+0x4e>
	__asm volatile
 8007f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f62:	f383 8811 	msr	BASEPRI, r3
 8007f66:	f3bf 8f6f 	isb	sy
 8007f6a:	f3bf 8f4f 	dsb	sy
 8007f6e:	603b      	str	r3, [r7, #0]
}
 8007f70:	bf00      	nop
 8007f72:	bf00      	nop
 8007f74:	e7fd      	b.n	8007f72 <vPortEnterCritical+0x4a>
	}
}
 8007f76:	bf00      	nop
 8007f78:	370c      	adds	r7, #12
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f80:	4770      	bx	lr
 8007f82:	bf00      	nop
 8007f84:	20000098 	.word	0x20000098
 8007f88:	e000ed04 	.word	0xe000ed04

08007f8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b083      	sub	sp, #12
 8007f90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007f92:	4b12      	ldr	r3, [pc, #72]	@ (8007fdc <vPortExitCritical+0x50>)
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d10b      	bne.n	8007fb2 <vPortExitCritical+0x26>
	__asm volatile
 8007f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f9e:	f383 8811 	msr	BASEPRI, r3
 8007fa2:	f3bf 8f6f 	isb	sy
 8007fa6:	f3bf 8f4f 	dsb	sy
 8007faa:	607b      	str	r3, [r7, #4]
}
 8007fac:	bf00      	nop
 8007fae:	bf00      	nop
 8007fb0:	e7fd      	b.n	8007fae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007fb2:	4b0a      	ldr	r3, [pc, #40]	@ (8007fdc <vPortExitCritical+0x50>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	3b01      	subs	r3, #1
 8007fb8:	4a08      	ldr	r2, [pc, #32]	@ (8007fdc <vPortExitCritical+0x50>)
 8007fba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007fbc:	4b07      	ldr	r3, [pc, #28]	@ (8007fdc <vPortExitCritical+0x50>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d105      	bne.n	8007fd0 <vPortExitCritical+0x44>
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007fce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007fd0:	bf00      	nop
 8007fd2:	370c      	adds	r7, #12
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fda:	4770      	bx	lr
 8007fdc:	20000098 	.word	0x20000098

08007fe0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007fe0:	f3ef 8009 	mrs	r0, PSP
 8007fe4:	f3bf 8f6f 	isb	sy
 8007fe8:	4b15      	ldr	r3, [pc, #84]	@ (8008040 <pxCurrentTCBConst>)
 8007fea:	681a      	ldr	r2, [r3, #0]
 8007fec:	f01e 0f10 	tst.w	lr, #16
 8007ff0:	bf08      	it	eq
 8007ff2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007ff6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ffa:	6010      	str	r0, [r2, #0]
 8007ffc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008000:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008004:	f380 8811 	msr	BASEPRI, r0
 8008008:	f3bf 8f4f 	dsb	sy
 800800c:	f3bf 8f6f 	isb	sy
 8008010:	f7ff fca6 	bl	8007960 <vTaskSwitchContext>
 8008014:	f04f 0000 	mov.w	r0, #0
 8008018:	f380 8811 	msr	BASEPRI, r0
 800801c:	bc09      	pop	{r0, r3}
 800801e:	6819      	ldr	r1, [r3, #0]
 8008020:	6808      	ldr	r0, [r1, #0]
 8008022:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008026:	f01e 0f10 	tst.w	lr, #16
 800802a:	bf08      	it	eq
 800802c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008030:	f380 8809 	msr	PSP, r0
 8008034:	f3bf 8f6f 	isb	sy
 8008038:	4770      	bx	lr
 800803a:	bf00      	nop
 800803c:	f3af 8000 	nop.w

08008040 <pxCurrentTCBConst>:
 8008040:	200004c8 	.word	0x200004c8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008044:	bf00      	nop
 8008046:	bf00      	nop

08008048 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b082      	sub	sp, #8
 800804c:	af00      	add	r7, sp, #0
	__asm volatile
 800804e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008052:	f383 8811 	msr	BASEPRI, r3
 8008056:	f3bf 8f6f 	isb	sy
 800805a:	f3bf 8f4f 	dsb	sy
 800805e:	607b      	str	r3, [r7, #4]
}
 8008060:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008062:	f7ff fbc3 	bl	80077ec <xTaskIncrementTick>
 8008066:	4603      	mov	r3, r0
 8008068:	2b00      	cmp	r3, #0
 800806a:	d003      	beq.n	8008074 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800806c:	4b06      	ldr	r3, [pc, #24]	@ (8008088 <xPortSysTickHandler+0x40>)
 800806e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008072:	601a      	str	r2, [r3, #0]
 8008074:	2300      	movs	r3, #0
 8008076:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	f383 8811 	msr	BASEPRI, r3
}
 800807e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008080:	bf00      	nop
 8008082:	3708      	adds	r7, #8
 8008084:	46bd      	mov	sp, r7
 8008086:	bd80      	pop	{r7, pc}
 8008088:	e000ed04 	.word	0xe000ed04

0800808c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800808c:	b480      	push	{r7}
 800808e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008090:	4b0b      	ldr	r3, [pc, #44]	@ (80080c0 <vPortSetupTimerInterrupt+0x34>)
 8008092:	2200      	movs	r2, #0
 8008094:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008096:	4b0b      	ldr	r3, [pc, #44]	@ (80080c4 <vPortSetupTimerInterrupt+0x38>)
 8008098:	2200      	movs	r2, #0
 800809a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800809c:	4b0a      	ldr	r3, [pc, #40]	@ (80080c8 <vPortSetupTimerInterrupt+0x3c>)
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	4a0a      	ldr	r2, [pc, #40]	@ (80080cc <vPortSetupTimerInterrupt+0x40>)
 80080a2:	fba2 2303 	umull	r2, r3, r2, r3
 80080a6:	099b      	lsrs	r3, r3, #6
 80080a8:	4a09      	ldr	r2, [pc, #36]	@ (80080d0 <vPortSetupTimerInterrupt+0x44>)
 80080aa:	3b01      	subs	r3, #1
 80080ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80080ae:	4b04      	ldr	r3, [pc, #16]	@ (80080c0 <vPortSetupTimerInterrupt+0x34>)
 80080b0:	2207      	movs	r2, #7
 80080b2:	601a      	str	r2, [r3, #0]
}
 80080b4:	bf00      	nop
 80080b6:	46bd      	mov	sp, r7
 80080b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080bc:	4770      	bx	lr
 80080be:	bf00      	nop
 80080c0:	e000e010 	.word	0xe000e010
 80080c4:	e000e018 	.word	0xe000e018
 80080c8:	20000000 	.word	0x20000000
 80080cc:	10624dd3 	.word	0x10624dd3
 80080d0:	e000e014 	.word	0xe000e014

080080d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80080d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80080e4 <vPortEnableVFP+0x10>
 80080d8:	6801      	ldr	r1, [r0, #0]
 80080da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80080de:	6001      	str	r1, [r0, #0]
 80080e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80080e2:	bf00      	nop
 80080e4:	e000ed88 	.word	0xe000ed88

080080e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b08a      	sub	sp, #40	@ 0x28
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80080f0:	2300      	movs	r3, #0
 80080f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80080f4:	f7ff face 	bl	8007694 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80080f8:	4b5c      	ldr	r3, [pc, #368]	@ (800826c <pvPortMalloc+0x184>)
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d101      	bne.n	8008104 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008100:	f000 f924 	bl	800834c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008104:	4b5a      	ldr	r3, [pc, #360]	@ (8008270 <pvPortMalloc+0x188>)
 8008106:	681a      	ldr	r2, [r3, #0]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	4013      	ands	r3, r2
 800810c:	2b00      	cmp	r3, #0
 800810e:	f040 8095 	bne.w	800823c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d01e      	beq.n	8008156 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008118:	2208      	movs	r2, #8
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	4413      	add	r3, r2
 800811e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	f003 0307 	and.w	r3, r3, #7
 8008126:	2b00      	cmp	r3, #0
 8008128:	d015      	beq.n	8008156 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	f023 0307 	bic.w	r3, r3, #7
 8008130:	3308      	adds	r3, #8
 8008132:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	f003 0307 	and.w	r3, r3, #7
 800813a:	2b00      	cmp	r3, #0
 800813c:	d00b      	beq.n	8008156 <pvPortMalloc+0x6e>
	__asm volatile
 800813e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008142:	f383 8811 	msr	BASEPRI, r3
 8008146:	f3bf 8f6f 	isb	sy
 800814a:	f3bf 8f4f 	dsb	sy
 800814e:	617b      	str	r3, [r7, #20]
}
 8008150:	bf00      	nop
 8008152:	bf00      	nop
 8008154:	e7fd      	b.n	8008152 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d06f      	beq.n	800823c <pvPortMalloc+0x154>
 800815c:	4b45      	ldr	r3, [pc, #276]	@ (8008274 <pvPortMalloc+0x18c>)
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	687a      	ldr	r2, [r7, #4]
 8008162:	429a      	cmp	r2, r3
 8008164:	d86a      	bhi.n	800823c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008166:	4b44      	ldr	r3, [pc, #272]	@ (8008278 <pvPortMalloc+0x190>)
 8008168:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800816a:	4b43      	ldr	r3, [pc, #268]	@ (8008278 <pvPortMalloc+0x190>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008170:	e004      	b.n	800817c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008174:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800817c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800817e:	685b      	ldr	r3, [r3, #4]
 8008180:	687a      	ldr	r2, [r7, #4]
 8008182:	429a      	cmp	r2, r3
 8008184:	d903      	bls.n	800818e <pvPortMalloc+0xa6>
 8008186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	2b00      	cmp	r3, #0
 800818c:	d1f1      	bne.n	8008172 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800818e:	4b37      	ldr	r3, [pc, #220]	@ (800826c <pvPortMalloc+0x184>)
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008194:	429a      	cmp	r2, r3
 8008196:	d051      	beq.n	800823c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008198:	6a3b      	ldr	r3, [r7, #32]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	2208      	movs	r2, #8
 800819e:	4413      	add	r3, r2
 80081a0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80081a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081a4:	681a      	ldr	r2, [r3, #0]
 80081a6:	6a3b      	ldr	r3, [r7, #32]
 80081a8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80081aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ac:	685a      	ldr	r2, [r3, #4]
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	1ad2      	subs	r2, r2, r3
 80081b2:	2308      	movs	r3, #8
 80081b4:	005b      	lsls	r3, r3, #1
 80081b6:	429a      	cmp	r2, r3
 80081b8:	d920      	bls.n	80081fc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80081ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	4413      	add	r3, r2
 80081c0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80081c2:	69bb      	ldr	r3, [r7, #24]
 80081c4:	f003 0307 	and.w	r3, r3, #7
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d00b      	beq.n	80081e4 <pvPortMalloc+0xfc>
	__asm volatile
 80081cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081d0:	f383 8811 	msr	BASEPRI, r3
 80081d4:	f3bf 8f6f 	isb	sy
 80081d8:	f3bf 8f4f 	dsb	sy
 80081dc:	613b      	str	r3, [r7, #16]
}
 80081de:	bf00      	nop
 80081e0:	bf00      	nop
 80081e2:	e7fd      	b.n	80081e0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80081e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e6:	685a      	ldr	r2, [r3, #4]
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	1ad2      	subs	r2, r2, r3
 80081ec:	69bb      	ldr	r3, [r7, #24]
 80081ee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80081f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081f2:	687a      	ldr	r2, [r7, #4]
 80081f4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80081f6:	69b8      	ldr	r0, [r7, #24]
 80081f8:	f000 f90a 	bl	8008410 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80081fc:	4b1d      	ldr	r3, [pc, #116]	@ (8008274 <pvPortMalloc+0x18c>)
 80081fe:	681a      	ldr	r2, [r3, #0]
 8008200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008202:	685b      	ldr	r3, [r3, #4]
 8008204:	1ad3      	subs	r3, r2, r3
 8008206:	4a1b      	ldr	r2, [pc, #108]	@ (8008274 <pvPortMalloc+0x18c>)
 8008208:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800820a:	4b1a      	ldr	r3, [pc, #104]	@ (8008274 <pvPortMalloc+0x18c>)
 800820c:	681a      	ldr	r2, [r3, #0]
 800820e:	4b1b      	ldr	r3, [pc, #108]	@ (800827c <pvPortMalloc+0x194>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	429a      	cmp	r2, r3
 8008214:	d203      	bcs.n	800821e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008216:	4b17      	ldr	r3, [pc, #92]	@ (8008274 <pvPortMalloc+0x18c>)
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4a18      	ldr	r2, [pc, #96]	@ (800827c <pvPortMalloc+0x194>)
 800821c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800821e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008220:	685a      	ldr	r2, [r3, #4]
 8008222:	4b13      	ldr	r3, [pc, #76]	@ (8008270 <pvPortMalloc+0x188>)
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	431a      	orrs	r2, r3
 8008228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800822a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800822c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800822e:	2200      	movs	r2, #0
 8008230:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008232:	4b13      	ldr	r3, [pc, #76]	@ (8008280 <pvPortMalloc+0x198>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	3301      	adds	r3, #1
 8008238:	4a11      	ldr	r2, [pc, #68]	@ (8008280 <pvPortMalloc+0x198>)
 800823a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800823c:	f7ff fa38 	bl	80076b0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008240:	69fb      	ldr	r3, [r7, #28]
 8008242:	f003 0307 	and.w	r3, r3, #7
 8008246:	2b00      	cmp	r3, #0
 8008248:	d00b      	beq.n	8008262 <pvPortMalloc+0x17a>
	__asm volatile
 800824a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800824e:	f383 8811 	msr	BASEPRI, r3
 8008252:	f3bf 8f6f 	isb	sy
 8008256:	f3bf 8f4f 	dsb	sy
 800825a:	60fb      	str	r3, [r7, #12]
}
 800825c:	bf00      	nop
 800825e:	bf00      	nop
 8008260:	e7fd      	b.n	800825e <pvPortMalloc+0x176>
	return pvReturn;
 8008262:	69fb      	ldr	r3, [r7, #28]
}
 8008264:	4618      	mov	r0, r3
 8008266:	3728      	adds	r7, #40	@ 0x28
 8008268:	46bd      	mov	sp, r7
 800826a:	bd80      	pop	{r7, pc}
 800826c:	20004204 	.word	0x20004204
 8008270:	20004218 	.word	0x20004218
 8008274:	20004208 	.word	0x20004208
 8008278:	200041fc 	.word	0x200041fc
 800827c:	2000420c 	.word	0x2000420c
 8008280:	20004210 	.word	0x20004210

08008284 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b086      	sub	sp, #24
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d04f      	beq.n	8008336 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008296:	2308      	movs	r3, #8
 8008298:	425b      	negs	r3, r3
 800829a:	697a      	ldr	r2, [r7, #20]
 800829c:	4413      	add	r3, r2
 800829e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80082a0:	697b      	ldr	r3, [r7, #20]
 80082a2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80082a4:	693b      	ldr	r3, [r7, #16]
 80082a6:	685a      	ldr	r2, [r3, #4]
 80082a8:	4b25      	ldr	r3, [pc, #148]	@ (8008340 <vPortFree+0xbc>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	4013      	ands	r3, r2
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d10b      	bne.n	80082ca <vPortFree+0x46>
	__asm volatile
 80082b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082b6:	f383 8811 	msr	BASEPRI, r3
 80082ba:	f3bf 8f6f 	isb	sy
 80082be:	f3bf 8f4f 	dsb	sy
 80082c2:	60fb      	str	r3, [r7, #12]
}
 80082c4:	bf00      	nop
 80082c6:	bf00      	nop
 80082c8:	e7fd      	b.n	80082c6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80082ca:	693b      	ldr	r3, [r7, #16]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d00b      	beq.n	80082ea <vPortFree+0x66>
	__asm volatile
 80082d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082d6:	f383 8811 	msr	BASEPRI, r3
 80082da:	f3bf 8f6f 	isb	sy
 80082de:	f3bf 8f4f 	dsb	sy
 80082e2:	60bb      	str	r3, [r7, #8]
}
 80082e4:	bf00      	nop
 80082e6:	bf00      	nop
 80082e8:	e7fd      	b.n	80082e6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80082ea:	693b      	ldr	r3, [r7, #16]
 80082ec:	685a      	ldr	r2, [r3, #4]
 80082ee:	4b14      	ldr	r3, [pc, #80]	@ (8008340 <vPortFree+0xbc>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	4013      	ands	r3, r2
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d01e      	beq.n	8008336 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d11a      	bne.n	8008336 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008300:	693b      	ldr	r3, [r7, #16]
 8008302:	685a      	ldr	r2, [r3, #4]
 8008304:	4b0e      	ldr	r3, [pc, #56]	@ (8008340 <vPortFree+0xbc>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	43db      	mvns	r3, r3
 800830a:	401a      	ands	r2, r3
 800830c:	693b      	ldr	r3, [r7, #16]
 800830e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008310:	f7ff f9c0 	bl	8007694 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008314:	693b      	ldr	r3, [r7, #16]
 8008316:	685a      	ldr	r2, [r3, #4]
 8008318:	4b0a      	ldr	r3, [pc, #40]	@ (8008344 <vPortFree+0xc0>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	4413      	add	r3, r2
 800831e:	4a09      	ldr	r2, [pc, #36]	@ (8008344 <vPortFree+0xc0>)
 8008320:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008322:	6938      	ldr	r0, [r7, #16]
 8008324:	f000 f874 	bl	8008410 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008328:	4b07      	ldr	r3, [pc, #28]	@ (8008348 <vPortFree+0xc4>)
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	3301      	adds	r3, #1
 800832e:	4a06      	ldr	r2, [pc, #24]	@ (8008348 <vPortFree+0xc4>)
 8008330:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008332:	f7ff f9bd 	bl	80076b0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008336:	bf00      	nop
 8008338:	3718      	adds	r7, #24
 800833a:	46bd      	mov	sp, r7
 800833c:	bd80      	pop	{r7, pc}
 800833e:	bf00      	nop
 8008340:	20004218 	.word	0x20004218
 8008344:	20004208 	.word	0x20004208
 8008348:	20004214 	.word	0x20004214

0800834c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800834c:	b480      	push	{r7}
 800834e:	b085      	sub	sp, #20
 8008350:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008352:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8008356:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008358:	4b27      	ldr	r3, [pc, #156]	@ (80083f8 <prvHeapInit+0xac>)
 800835a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	f003 0307 	and.w	r3, r3, #7
 8008362:	2b00      	cmp	r3, #0
 8008364:	d00c      	beq.n	8008380 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	3307      	adds	r3, #7
 800836a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	f023 0307 	bic.w	r3, r3, #7
 8008372:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008374:	68ba      	ldr	r2, [r7, #8]
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	1ad3      	subs	r3, r2, r3
 800837a:	4a1f      	ldr	r2, [pc, #124]	@ (80083f8 <prvHeapInit+0xac>)
 800837c:	4413      	add	r3, r2
 800837e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008384:	4a1d      	ldr	r2, [pc, #116]	@ (80083fc <prvHeapInit+0xb0>)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800838a:	4b1c      	ldr	r3, [pc, #112]	@ (80083fc <prvHeapInit+0xb0>)
 800838c:	2200      	movs	r2, #0
 800838e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	68ba      	ldr	r2, [r7, #8]
 8008394:	4413      	add	r3, r2
 8008396:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008398:	2208      	movs	r2, #8
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	1a9b      	subs	r3, r3, r2
 800839e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	f023 0307 	bic.w	r3, r3, #7
 80083a6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	4a15      	ldr	r2, [pc, #84]	@ (8008400 <prvHeapInit+0xb4>)
 80083ac:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80083ae:	4b14      	ldr	r3, [pc, #80]	@ (8008400 <prvHeapInit+0xb4>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	2200      	movs	r2, #0
 80083b4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80083b6:	4b12      	ldr	r3, [pc, #72]	@ (8008400 <prvHeapInit+0xb4>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	2200      	movs	r2, #0
 80083bc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	68fa      	ldr	r2, [r7, #12]
 80083c6:	1ad2      	subs	r2, r2, r3
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80083cc:	4b0c      	ldr	r3, [pc, #48]	@ (8008400 <prvHeapInit+0xb4>)
 80083ce:	681a      	ldr	r2, [r3, #0]
 80083d0:	683b      	ldr	r3, [r7, #0]
 80083d2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	685b      	ldr	r3, [r3, #4]
 80083d8:	4a0a      	ldr	r2, [pc, #40]	@ (8008404 <prvHeapInit+0xb8>)
 80083da:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	685b      	ldr	r3, [r3, #4]
 80083e0:	4a09      	ldr	r2, [pc, #36]	@ (8008408 <prvHeapInit+0xbc>)
 80083e2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80083e4:	4b09      	ldr	r3, [pc, #36]	@ (800840c <prvHeapInit+0xc0>)
 80083e6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80083ea:	601a      	str	r2, [r3, #0]
}
 80083ec:	bf00      	nop
 80083ee:	3714      	adds	r7, #20
 80083f0:	46bd      	mov	sp, r7
 80083f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f6:	4770      	bx	lr
 80083f8:	200005fc 	.word	0x200005fc
 80083fc:	200041fc 	.word	0x200041fc
 8008400:	20004204 	.word	0x20004204
 8008404:	2000420c 	.word	0x2000420c
 8008408:	20004208 	.word	0x20004208
 800840c:	20004218 	.word	0x20004218

08008410 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008410:	b480      	push	{r7}
 8008412:	b085      	sub	sp, #20
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008418:	4b28      	ldr	r3, [pc, #160]	@ (80084bc <prvInsertBlockIntoFreeList+0xac>)
 800841a:	60fb      	str	r3, [r7, #12]
 800841c:	e002      	b.n	8008424 <prvInsertBlockIntoFreeList+0x14>
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	60fb      	str	r3, [r7, #12]
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	687a      	ldr	r2, [r7, #4]
 800842a:	429a      	cmp	r2, r3
 800842c:	d8f7      	bhi.n	800841e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	685b      	ldr	r3, [r3, #4]
 8008436:	68ba      	ldr	r2, [r7, #8]
 8008438:	4413      	add	r3, r2
 800843a:	687a      	ldr	r2, [r7, #4]
 800843c:	429a      	cmp	r2, r3
 800843e:	d108      	bne.n	8008452 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	685a      	ldr	r2, [r3, #4]
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	685b      	ldr	r3, [r3, #4]
 8008448:	441a      	add	r2, r3
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	685b      	ldr	r3, [r3, #4]
 800845a:	68ba      	ldr	r2, [r7, #8]
 800845c:	441a      	add	r2, r3
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	429a      	cmp	r2, r3
 8008464:	d118      	bne.n	8008498 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	681a      	ldr	r2, [r3, #0]
 800846a:	4b15      	ldr	r3, [pc, #84]	@ (80084c0 <prvInsertBlockIntoFreeList+0xb0>)
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	429a      	cmp	r2, r3
 8008470:	d00d      	beq.n	800848e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	685a      	ldr	r2, [r3, #4]
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	685b      	ldr	r3, [r3, #4]
 800847c:	441a      	add	r2, r3
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	681a      	ldr	r2, [r3, #0]
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	601a      	str	r2, [r3, #0]
 800848c:	e008      	b.n	80084a0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800848e:	4b0c      	ldr	r3, [pc, #48]	@ (80084c0 <prvInsertBlockIntoFreeList+0xb0>)
 8008490:	681a      	ldr	r2, [r3, #0]
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	601a      	str	r2, [r3, #0]
 8008496:	e003      	b.n	80084a0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	681a      	ldr	r2, [r3, #0]
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80084a0:	68fa      	ldr	r2, [r7, #12]
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	429a      	cmp	r2, r3
 80084a6:	d002      	beq.n	80084ae <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	687a      	ldr	r2, [r7, #4]
 80084ac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80084ae:	bf00      	nop
 80084b0:	3714      	adds	r7, #20
 80084b2:	46bd      	mov	sp, r7
 80084b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b8:	4770      	bx	lr
 80084ba:	bf00      	nop
 80084bc:	200041fc 	.word	0x200041fc
 80084c0:	20004204 	.word	0x20004204

080084c4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80084c8:	2200      	movs	r2, #0
 80084ca:	4912      	ldr	r1, [pc, #72]	@ (8008514 <MX_USB_DEVICE_Init+0x50>)
 80084cc:	4812      	ldr	r0, [pc, #72]	@ (8008518 <MX_USB_DEVICE_Init+0x54>)
 80084ce:	f7fd fa5f 	bl	8005990 <USBD_Init>
 80084d2:	4603      	mov	r3, r0
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d001      	beq.n	80084dc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80084d8:	f7f8 fab6 	bl	8000a48 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80084dc:	490f      	ldr	r1, [pc, #60]	@ (800851c <MX_USB_DEVICE_Init+0x58>)
 80084de:	480e      	ldr	r0, [pc, #56]	@ (8008518 <MX_USB_DEVICE_Init+0x54>)
 80084e0:	f7fd fa86 	bl	80059f0 <USBD_RegisterClass>
 80084e4:	4603      	mov	r3, r0
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d001      	beq.n	80084ee <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80084ea:	f7f8 faad 	bl	8000a48 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80084ee:	490c      	ldr	r1, [pc, #48]	@ (8008520 <MX_USB_DEVICE_Init+0x5c>)
 80084f0:	4809      	ldr	r0, [pc, #36]	@ (8008518 <MX_USB_DEVICE_Init+0x54>)
 80084f2:	f7fd f9bd 	bl	8005870 <USBD_CDC_RegisterInterface>
 80084f6:	4603      	mov	r3, r0
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d001      	beq.n	8008500 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80084fc:	f7f8 faa4 	bl	8000a48 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008500:	4805      	ldr	r0, [pc, #20]	@ (8008518 <MX_USB_DEVICE_Init+0x54>)
 8008502:	f7fd faab 	bl	8005a5c <USBD_Start>
 8008506:	4603      	mov	r3, r0
 8008508:	2b00      	cmp	r3, #0
 800850a:	d001      	beq.n	8008510 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800850c:	f7f8 fa9c 	bl	8000a48 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008510:	bf00      	nop
 8008512:	bd80      	pop	{r7, pc}
 8008514:	200000b0 	.word	0x200000b0
 8008518:	2000421c 	.word	0x2000421c
 800851c:	20000018 	.word	0x20000018
 8008520:	2000009c 	.word	0x2000009c

08008524 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008524:	b580      	push	{r7, lr}
 8008526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008528:	2200      	movs	r2, #0
 800852a:	4905      	ldr	r1, [pc, #20]	@ (8008540 <CDC_Init_FS+0x1c>)
 800852c:	4805      	ldr	r0, [pc, #20]	@ (8008544 <CDC_Init_FS+0x20>)
 800852e:	f7fd f9b9 	bl	80058a4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008532:	4905      	ldr	r1, [pc, #20]	@ (8008548 <CDC_Init_FS+0x24>)
 8008534:	4803      	ldr	r0, [pc, #12]	@ (8008544 <CDC_Init_FS+0x20>)
 8008536:	f7fd f9d7 	bl	80058e8 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800853a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800853c:	4618      	mov	r0, r3
 800853e:	bd80      	pop	{r7, pc}
 8008540:	20004cf8 	.word	0x20004cf8
 8008544:	2000421c 	.word	0x2000421c
 8008548:	200044f8 	.word	0x200044f8

0800854c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800854c:	b480      	push	{r7}
 800854e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008550:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008552:	4618      	mov	r0, r3
 8008554:	46bd      	mov	sp, r7
 8008556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855a:	4770      	bx	lr

0800855c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800855c:	b480      	push	{r7}
 800855e:	b083      	sub	sp, #12
 8008560:	af00      	add	r7, sp, #0
 8008562:	4603      	mov	r3, r0
 8008564:	6039      	str	r1, [r7, #0]
 8008566:	71fb      	strb	r3, [r7, #7]
 8008568:	4613      	mov	r3, r2
 800856a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800856c:	79fb      	ldrb	r3, [r7, #7]
 800856e:	2b23      	cmp	r3, #35	@ 0x23
 8008570:	d84a      	bhi.n	8008608 <CDC_Control_FS+0xac>
 8008572:	a201      	add	r2, pc, #4	@ (adr r2, 8008578 <CDC_Control_FS+0x1c>)
 8008574:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008578:	08008609 	.word	0x08008609
 800857c:	08008609 	.word	0x08008609
 8008580:	08008609 	.word	0x08008609
 8008584:	08008609 	.word	0x08008609
 8008588:	08008609 	.word	0x08008609
 800858c:	08008609 	.word	0x08008609
 8008590:	08008609 	.word	0x08008609
 8008594:	08008609 	.word	0x08008609
 8008598:	08008609 	.word	0x08008609
 800859c:	08008609 	.word	0x08008609
 80085a0:	08008609 	.word	0x08008609
 80085a4:	08008609 	.word	0x08008609
 80085a8:	08008609 	.word	0x08008609
 80085ac:	08008609 	.word	0x08008609
 80085b0:	08008609 	.word	0x08008609
 80085b4:	08008609 	.word	0x08008609
 80085b8:	08008609 	.word	0x08008609
 80085bc:	08008609 	.word	0x08008609
 80085c0:	08008609 	.word	0x08008609
 80085c4:	08008609 	.word	0x08008609
 80085c8:	08008609 	.word	0x08008609
 80085cc:	08008609 	.word	0x08008609
 80085d0:	08008609 	.word	0x08008609
 80085d4:	08008609 	.word	0x08008609
 80085d8:	08008609 	.word	0x08008609
 80085dc:	08008609 	.word	0x08008609
 80085e0:	08008609 	.word	0x08008609
 80085e4:	08008609 	.word	0x08008609
 80085e8:	08008609 	.word	0x08008609
 80085ec:	08008609 	.word	0x08008609
 80085f0:	08008609 	.word	0x08008609
 80085f4:	08008609 	.word	0x08008609
 80085f8:	08008609 	.word	0x08008609
 80085fc:	08008609 	.word	0x08008609
 8008600:	08008609 	.word	0x08008609
 8008604:	08008609 	.word	0x08008609
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008608:	bf00      	nop
  }

  return (USBD_OK);
 800860a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800860c:	4618      	mov	r0, r3
 800860e:	370c      	adds	r7, #12
 8008610:	46bd      	mov	sp, r7
 8008612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008616:	4770      	bx	lr

08008618 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b082      	sub	sp, #8
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
 8008620:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008622:	6879      	ldr	r1, [r7, #4]
 8008624:	4805      	ldr	r0, [pc, #20]	@ (800863c <CDC_Receive_FS+0x24>)
 8008626:	f7fd f95f 	bl	80058e8 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800862a:	4804      	ldr	r0, [pc, #16]	@ (800863c <CDC_Receive_FS+0x24>)
 800862c:	f7fd f97a 	bl	8005924 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008630:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008632:	4618      	mov	r0, r3
 8008634:	3708      	adds	r7, #8
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}
 800863a:	bf00      	nop
 800863c:	2000421c 	.word	0x2000421c

08008640 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008640:	b480      	push	{r7}
 8008642:	b087      	sub	sp, #28
 8008644:	af00      	add	r7, sp, #0
 8008646:	60f8      	str	r0, [r7, #12]
 8008648:	60b9      	str	r1, [r7, #8]
 800864a:	4613      	mov	r3, r2
 800864c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800864e:	2300      	movs	r3, #0
 8008650:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8008652:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008656:	4618      	mov	r0, r3
 8008658:	371c      	adds	r7, #28
 800865a:	46bd      	mov	sp, r7
 800865c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008660:	4770      	bx	lr
	...

08008664 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008664:	b480      	push	{r7}
 8008666:	b083      	sub	sp, #12
 8008668:	af00      	add	r7, sp, #0
 800866a:	4603      	mov	r3, r0
 800866c:	6039      	str	r1, [r7, #0]
 800866e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	2212      	movs	r2, #18
 8008674:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008676:	4b03      	ldr	r3, [pc, #12]	@ (8008684 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008678:	4618      	mov	r0, r3
 800867a:	370c      	adds	r7, #12
 800867c:	46bd      	mov	sp, r7
 800867e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008682:	4770      	bx	lr
 8008684:	200000cc 	.word	0x200000cc

08008688 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008688:	b480      	push	{r7}
 800868a:	b083      	sub	sp, #12
 800868c:	af00      	add	r7, sp, #0
 800868e:	4603      	mov	r3, r0
 8008690:	6039      	str	r1, [r7, #0]
 8008692:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	2204      	movs	r2, #4
 8008698:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800869a:	4b03      	ldr	r3, [pc, #12]	@ (80086a8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800869c:	4618      	mov	r0, r3
 800869e:	370c      	adds	r7, #12
 80086a0:	46bd      	mov	sp, r7
 80086a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a6:	4770      	bx	lr
 80086a8:	200000e0 	.word	0x200000e0

080086ac <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b082      	sub	sp, #8
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	4603      	mov	r3, r0
 80086b4:	6039      	str	r1, [r7, #0]
 80086b6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80086b8:	79fb      	ldrb	r3, [r7, #7]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d105      	bne.n	80086ca <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80086be:	683a      	ldr	r2, [r7, #0]
 80086c0:	4907      	ldr	r1, [pc, #28]	@ (80086e0 <USBD_FS_ProductStrDescriptor+0x34>)
 80086c2:	4808      	ldr	r0, [pc, #32]	@ (80086e4 <USBD_FS_ProductStrDescriptor+0x38>)
 80086c4:	f7fe fb90 	bl	8006de8 <USBD_GetString>
 80086c8:	e004      	b.n	80086d4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80086ca:	683a      	ldr	r2, [r7, #0]
 80086cc:	4904      	ldr	r1, [pc, #16]	@ (80086e0 <USBD_FS_ProductStrDescriptor+0x34>)
 80086ce:	4805      	ldr	r0, [pc, #20]	@ (80086e4 <USBD_FS_ProductStrDescriptor+0x38>)
 80086d0:	f7fe fb8a 	bl	8006de8 <USBD_GetString>
  }
  return USBD_StrDesc;
 80086d4:	4b02      	ldr	r3, [pc, #8]	@ (80086e0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80086d6:	4618      	mov	r0, r3
 80086d8:	3708      	adds	r7, #8
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd80      	pop	{r7, pc}
 80086de:	bf00      	nop
 80086e0:	200054f8 	.word	0x200054f8
 80086e4:	08008f38 	.word	0x08008f38

080086e8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80086e8:	b580      	push	{r7, lr}
 80086ea:	b082      	sub	sp, #8
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	4603      	mov	r3, r0
 80086f0:	6039      	str	r1, [r7, #0]
 80086f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80086f4:	683a      	ldr	r2, [r7, #0]
 80086f6:	4904      	ldr	r1, [pc, #16]	@ (8008708 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80086f8:	4804      	ldr	r0, [pc, #16]	@ (800870c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80086fa:	f7fe fb75 	bl	8006de8 <USBD_GetString>
  return USBD_StrDesc;
 80086fe:	4b02      	ldr	r3, [pc, #8]	@ (8008708 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008700:	4618      	mov	r0, r3
 8008702:	3708      	adds	r7, #8
 8008704:	46bd      	mov	sp, r7
 8008706:	bd80      	pop	{r7, pc}
 8008708:	200054f8 	.word	0x200054f8
 800870c:	08008f50 	.word	0x08008f50

08008710 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008710:	b580      	push	{r7, lr}
 8008712:	b082      	sub	sp, #8
 8008714:	af00      	add	r7, sp, #0
 8008716:	4603      	mov	r3, r0
 8008718:	6039      	str	r1, [r7, #0]
 800871a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800871c:	683b      	ldr	r3, [r7, #0]
 800871e:	221a      	movs	r2, #26
 8008720:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008722:	f000 f843 	bl	80087ac <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008726:	4b02      	ldr	r3, [pc, #8]	@ (8008730 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008728:	4618      	mov	r0, r3
 800872a:	3708      	adds	r7, #8
 800872c:	46bd      	mov	sp, r7
 800872e:	bd80      	pop	{r7, pc}
 8008730:	200000e4 	.word	0x200000e4

08008734 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b082      	sub	sp, #8
 8008738:	af00      	add	r7, sp, #0
 800873a:	4603      	mov	r3, r0
 800873c:	6039      	str	r1, [r7, #0]
 800873e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008740:	79fb      	ldrb	r3, [r7, #7]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d105      	bne.n	8008752 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008746:	683a      	ldr	r2, [r7, #0]
 8008748:	4907      	ldr	r1, [pc, #28]	@ (8008768 <USBD_FS_ConfigStrDescriptor+0x34>)
 800874a:	4808      	ldr	r0, [pc, #32]	@ (800876c <USBD_FS_ConfigStrDescriptor+0x38>)
 800874c:	f7fe fb4c 	bl	8006de8 <USBD_GetString>
 8008750:	e004      	b.n	800875c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008752:	683a      	ldr	r2, [r7, #0]
 8008754:	4904      	ldr	r1, [pc, #16]	@ (8008768 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008756:	4805      	ldr	r0, [pc, #20]	@ (800876c <USBD_FS_ConfigStrDescriptor+0x38>)
 8008758:	f7fe fb46 	bl	8006de8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800875c:	4b02      	ldr	r3, [pc, #8]	@ (8008768 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800875e:	4618      	mov	r0, r3
 8008760:	3708      	adds	r7, #8
 8008762:	46bd      	mov	sp, r7
 8008764:	bd80      	pop	{r7, pc}
 8008766:	bf00      	nop
 8008768:	200054f8 	.word	0x200054f8
 800876c:	08008f64 	.word	0x08008f64

08008770 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b082      	sub	sp, #8
 8008774:	af00      	add	r7, sp, #0
 8008776:	4603      	mov	r3, r0
 8008778:	6039      	str	r1, [r7, #0]
 800877a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800877c:	79fb      	ldrb	r3, [r7, #7]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d105      	bne.n	800878e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008782:	683a      	ldr	r2, [r7, #0]
 8008784:	4907      	ldr	r1, [pc, #28]	@ (80087a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008786:	4808      	ldr	r0, [pc, #32]	@ (80087a8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008788:	f7fe fb2e 	bl	8006de8 <USBD_GetString>
 800878c:	e004      	b.n	8008798 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800878e:	683a      	ldr	r2, [r7, #0]
 8008790:	4904      	ldr	r1, [pc, #16]	@ (80087a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008792:	4805      	ldr	r0, [pc, #20]	@ (80087a8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008794:	f7fe fb28 	bl	8006de8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008798:	4b02      	ldr	r3, [pc, #8]	@ (80087a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800879a:	4618      	mov	r0, r3
 800879c:	3708      	adds	r7, #8
 800879e:	46bd      	mov	sp, r7
 80087a0:	bd80      	pop	{r7, pc}
 80087a2:	bf00      	nop
 80087a4:	200054f8 	.word	0x200054f8
 80087a8:	08008f70 	.word	0x08008f70

080087ac <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80087ac:	b580      	push	{r7, lr}
 80087ae:	b084      	sub	sp, #16
 80087b0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80087b2:	4b0f      	ldr	r3, [pc, #60]	@ (80087f0 <Get_SerialNum+0x44>)
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80087b8:	4b0e      	ldr	r3, [pc, #56]	@ (80087f4 <Get_SerialNum+0x48>)
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80087be:	4b0e      	ldr	r3, [pc, #56]	@ (80087f8 <Get_SerialNum+0x4c>)
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80087c4:	68fa      	ldr	r2, [r7, #12]
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	4413      	add	r3, r2
 80087ca:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d009      	beq.n	80087e6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80087d2:	2208      	movs	r2, #8
 80087d4:	4909      	ldr	r1, [pc, #36]	@ (80087fc <Get_SerialNum+0x50>)
 80087d6:	68f8      	ldr	r0, [r7, #12]
 80087d8:	f000 f814 	bl	8008804 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80087dc:	2204      	movs	r2, #4
 80087de:	4908      	ldr	r1, [pc, #32]	@ (8008800 <Get_SerialNum+0x54>)
 80087e0:	68b8      	ldr	r0, [r7, #8]
 80087e2:	f000 f80f 	bl	8008804 <IntToUnicode>
  }
}
 80087e6:	bf00      	nop
 80087e8:	3710      	adds	r7, #16
 80087ea:	46bd      	mov	sp, r7
 80087ec:	bd80      	pop	{r7, pc}
 80087ee:	bf00      	nop
 80087f0:	1fff7a10 	.word	0x1fff7a10
 80087f4:	1fff7a14 	.word	0x1fff7a14
 80087f8:	1fff7a18 	.word	0x1fff7a18
 80087fc:	200000e6 	.word	0x200000e6
 8008800:	200000f6 	.word	0x200000f6

08008804 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008804:	b480      	push	{r7}
 8008806:	b087      	sub	sp, #28
 8008808:	af00      	add	r7, sp, #0
 800880a:	60f8      	str	r0, [r7, #12]
 800880c:	60b9      	str	r1, [r7, #8]
 800880e:	4613      	mov	r3, r2
 8008810:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008812:	2300      	movs	r3, #0
 8008814:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008816:	2300      	movs	r3, #0
 8008818:	75fb      	strb	r3, [r7, #23]
 800881a:	e027      	b.n	800886c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	0f1b      	lsrs	r3, r3, #28
 8008820:	2b09      	cmp	r3, #9
 8008822:	d80b      	bhi.n	800883c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	0f1b      	lsrs	r3, r3, #28
 8008828:	b2da      	uxtb	r2, r3
 800882a:	7dfb      	ldrb	r3, [r7, #23]
 800882c:	005b      	lsls	r3, r3, #1
 800882e:	4619      	mov	r1, r3
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	440b      	add	r3, r1
 8008834:	3230      	adds	r2, #48	@ 0x30
 8008836:	b2d2      	uxtb	r2, r2
 8008838:	701a      	strb	r2, [r3, #0]
 800883a:	e00a      	b.n	8008852 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	0f1b      	lsrs	r3, r3, #28
 8008840:	b2da      	uxtb	r2, r3
 8008842:	7dfb      	ldrb	r3, [r7, #23]
 8008844:	005b      	lsls	r3, r3, #1
 8008846:	4619      	mov	r1, r3
 8008848:	68bb      	ldr	r3, [r7, #8]
 800884a:	440b      	add	r3, r1
 800884c:	3237      	adds	r2, #55	@ 0x37
 800884e:	b2d2      	uxtb	r2, r2
 8008850:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	011b      	lsls	r3, r3, #4
 8008856:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008858:	7dfb      	ldrb	r3, [r7, #23]
 800885a:	005b      	lsls	r3, r3, #1
 800885c:	3301      	adds	r3, #1
 800885e:	68ba      	ldr	r2, [r7, #8]
 8008860:	4413      	add	r3, r2
 8008862:	2200      	movs	r2, #0
 8008864:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008866:	7dfb      	ldrb	r3, [r7, #23]
 8008868:	3301      	adds	r3, #1
 800886a:	75fb      	strb	r3, [r7, #23]
 800886c:	7dfa      	ldrb	r2, [r7, #23]
 800886e:	79fb      	ldrb	r3, [r7, #7]
 8008870:	429a      	cmp	r2, r3
 8008872:	d3d3      	bcc.n	800881c <IntToUnicode+0x18>
  }
}
 8008874:	bf00      	nop
 8008876:	bf00      	nop
 8008878:	371c      	adds	r7, #28
 800887a:	46bd      	mov	sp, r7
 800887c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008880:	4770      	bx	lr
	...

08008884 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008884:	b580      	push	{r7, lr}
 8008886:	b08a      	sub	sp, #40	@ 0x28
 8008888:	af00      	add	r7, sp, #0
 800888a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800888c:	f107 0314 	add.w	r3, r7, #20
 8008890:	2200      	movs	r2, #0
 8008892:	601a      	str	r2, [r3, #0]
 8008894:	605a      	str	r2, [r3, #4]
 8008896:	609a      	str	r2, [r3, #8]
 8008898:	60da      	str	r2, [r3, #12]
 800889a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80088a4:	d13a      	bne.n	800891c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80088a6:	2300      	movs	r3, #0
 80088a8:	613b      	str	r3, [r7, #16]
 80088aa:	4b1e      	ldr	r3, [pc, #120]	@ (8008924 <HAL_PCD_MspInit+0xa0>)
 80088ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088ae:	4a1d      	ldr	r2, [pc, #116]	@ (8008924 <HAL_PCD_MspInit+0xa0>)
 80088b0:	f043 0301 	orr.w	r3, r3, #1
 80088b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80088b6:	4b1b      	ldr	r3, [pc, #108]	@ (8008924 <HAL_PCD_MspInit+0xa0>)
 80088b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088ba:	f003 0301 	and.w	r3, r3, #1
 80088be:	613b      	str	r3, [r7, #16]
 80088c0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80088c2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80088c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088c8:	2302      	movs	r3, #2
 80088ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80088cc:	2300      	movs	r3, #0
 80088ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80088d0:	2303      	movs	r3, #3
 80088d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80088d4:	230a      	movs	r3, #10
 80088d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80088d8:	f107 0314 	add.w	r3, r7, #20
 80088dc:	4619      	mov	r1, r3
 80088de:	4812      	ldr	r0, [pc, #72]	@ (8008928 <HAL_PCD_MspInit+0xa4>)
 80088e0:	f7f8 fe76 	bl	80015d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80088e4:	4b0f      	ldr	r3, [pc, #60]	@ (8008924 <HAL_PCD_MspInit+0xa0>)
 80088e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088e8:	4a0e      	ldr	r2, [pc, #56]	@ (8008924 <HAL_PCD_MspInit+0xa0>)
 80088ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088ee:	6353      	str	r3, [r2, #52]	@ 0x34
 80088f0:	2300      	movs	r3, #0
 80088f2:	60fb      	str	r3, [r7, #12]
 80088f4:	4b0b      	ldr	r3, [pc, #44]	@ (8008924 <HAL_PCD_MspInit+0xa0>)
 80088f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088f8:	4a0a      	ldr	r2, [pc, #40]	@ (8008924 <HAL_PCD_MspInit+0xa0>)
 80088fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80088fe:	6453      	str	r3, [r2, #68]	@ 0x44
 8008900:	4b08      	ldr	r3, [pc, #32]	@ (8008924 <HAL_PCD_MspInit+0xa0>)
 8008902:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008904:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008908:	60fb      	str	r3, [r7, #12]
 800890a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800890c:	2200      	movs	r2, #0
 800890e:	2105      	movs	r1, #5
 8008910:	2043      	movs	r0, #67	@ 0x43
 8008912:	f7f8 fe26 	bl	8001562 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008916:	2043      	movs	r0, #67	@ 0x43
 8008918:	f7f8 fe3f 	bl	800159a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800891c:	bf00      	nop
 800891e:	3728      	adds	r7, #40	@ 0x28
 8008920:	46bd      	mov	sp, r7
 8008922:	bd80      	pop	{r7, pc}
 8008924:	40023800 	.word	0x40023800
 8008928:	40020000 	.word	0x40020000

0800892c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800892c:	b580      	push	{r7, lr}
 800892e:	b082      	sub	sp, #8
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008940:	4619      	mov	r1, r3
 8008942:	4610      	mov	r0, r2
 8008944:	f7fd f8d7 	bl	8005af6 <USBD_LL_SetupStage>
}
 8008948:	bf00      	nop
 800894a:	3708      	adds	r7, #8
 800894c:	46bd      	mov	sp, r7
 800894e:	bd80      	pop	{r7, pc}

08008950 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b082      	sub	sp, #8
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
 8008958:	460b      	mov	r3, r1
 800895a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8008962:	78fa      	ldrb	r2, [r7, #3]
 8008964:	6879      	ldr	r1, [r7, #4]
 8008966:	4613      	mov	r3, r2
 8008968:	00db      	lsls	r3, r3, #3
 800896a:	4413      	add	r3, r2
 800896c:	009b      	lsls	r3, r3, #2
 800896e:	440b      	add	r3, r1
 8008970:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008974:	681a      	ldr	r2, [r3, #0]
 8008976:	78fb      	ldrb	r3, [r7, #3]
 8008978:	4619      	mov	r1, r3
 800897a:	f7fd f911 	bl	8005ba0 <USBD_LL_DataOutStage>
}
 800897e:	bf00      	nop
 8008980:	3708      	adds	r7, #8
 8008982:	46bd      	mov	sp, r7
 8008984:	bd80      	pop	{r7, pc}

08008986 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008986:	b580      	push	{r7, lr}
 8008988:	b082      	sub	sp, #8
 800898a:	af00      	add	r7, sp, #0
 800898c:	6078      	str	r0, [r7, #4]
 800898e:	460b      	mov	r3, r1
 8008990:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8008998:	78fa      	ldrb	r2, [r7, #3]
 800899a:	6879      	ldr	r1, [r7, #4]
 800899c:	4613      	mov	r3, r2
 800899e:	00db      	lsls	r3, r3, #3
 80089a0:	4413      	add	r3, r2
 80089a2:	009b      	lsls	r3, r3, #2
 80089a4:	440b      	add	r3, r1
 80089a6:	3320      	adds	r3, #32
 80089a8:	681a      	ldr	r2, [r3, #0]
 80089aa:	78fb      	ldrb	r3, [r7, #3]
 80089ac:	4619      	mov	r1, r3
 80089ae:	f7fd f9b3 	bl	8005d18 <USBD_LL_DataInStage>
}
 80089b2:	bf00      	nop
 80089b4:	3708      	adds	r7, #8
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}

080089ba <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80089ba:	b580      	push	{r7, lr}
 80089bc:	b082      	sub	sp, #8
 80089be:	af00      	add	r7, sp, #0
 80089c0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80089c8:	4618      	mov	r0, r3
 80089ca:	f7fd faf7 	bl	8005fbc <USBD_LL_SOF>
}
 80089ce:	bf00      	nop
 80089d0:	3708      	adds	r7, #8
 80089d2:	46bd      	mov	sp, r7
 80089d4:	bd80      	pop	{r7, pc}

080089d6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80089d6:	b580      	push	{r7, lr}
 80089d8:	b084      	sub	sp, #16
 80089da:	af00      	add	r7, sp, #0
 80089dc:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80089de:	2301      	movs	r3, #1
 80089e0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	79db      	ldrb	r3, [r3, #7]
 80089e6:	2b02      	cmp	r3, #2
 80089e8:	d001      	beq.n	80089ee <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80089ea:	f7f8 f82d 	bl	8000a48 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80089f4:	7bfa      	ldrb	r2, [r7, #15]
 80089f6:	4611      	mov	r1, r2
 80089f8:	4618      	mov	r0, r3
 80089fa:	f7fd fa9b 	bl	8005f34 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008a04:	4618      	mov	r0, r3
 8008a06:	f7fd fa42 	bl	8005e8e <USBD_LL_Reset>
}
 8008a0a:	bf00      	nop
 8008a0c:	3710      	adds	r7, #16
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	bd80      	pop	{r7, pc}
	...

08008a14 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b082      	sub	sp, #8
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008a22:	4618      	mov	r0, r3
 8008a24:	f7fd fa96 	bl	8005f54 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	687a      	ldr	r2, [r7, #4]
 8008a34:	6812      	ldr	r2, [r2, #0]
 8008a36:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008a3a:	f043 0301 	orr.w	r3, r3, #1
 8008a3e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	7adb      	ldrb	r3, [r3, #11]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d005      	beq.n	8008a54 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008a48:	4b04      	ldr	r3, [pc, #16]	@ (8008a5c <HAL_PCD_SuspendCallback+0x48>)
 8008a4a:	691b      	ldr	r3, [r3, #16]
 8008a4c:	4a03      	ldr	r2, [pc, #12]	@ (8008a5c <HAL_PCD_SuspendCallback+0x48>)
 8008a4e:	f043 0306 	orr.w	r3, r3, #6
 8008a52:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008a54:	bf00      	nop
 8008a56:	3708      	adds	r7, #8
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	bd80      	pop	{r7, pc}
 8008a5c:	e000ed00 	.word	0xe000ed00

08008a60 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b082      	sub	sp, #8
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008a6e:	4618      	mov	r0, r3
 8008a70:	f7fd fa8c 	bl	8005f8c <USBD_LL_Resume>
}
 8008a74:	bf00      	nop
 8008a76:	3708      	adds	r7, #8
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	bd80      	pop	{r7, pc}

08008a7c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b082      	sub	sp, #8
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
 8008a84:	460b      	mov	r3, r1
 8008a86:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008a8e:	78fa      	ldrb	r2, [r7, #3]
 8008a90:	4611      	mov	r1, r2
 8008a92:	4618      	mov	r0, r3
 8008a94:	f7fd fae4 	bl	8006060 <USBD_LL_IsoOUTIncomplete>
}
 8008a98:	bf00      	nop
 8008a9a:	3708      	adds	r7, #8
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	bd80      	pop	{r7, pc}

08008aa0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b082      	sub	sp, #8
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
 8008aa8:	460b      	mov	r3, r1
 8008aaa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008ab2:	78fa      	ldrb	r2, [r7, #3]
 8008ab4:	4611      	mov	r1, r2
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	f7fd faa0 	bl	8005ffc <USBD_LL_IsoINIncomplete>
}
 8008abc:	bf00      	nop
 8008abe:	3708      	adds	r7, #8
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	bd80      	pop	{r7, pc}

08008ac4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b082      	sub	sp, #8
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	f7fd faf6 	bl	80060c4 <USBD_LL_DevConnected>
}
 8008ad8:	bf00      	nop
 8008ada:	3708      	adds	r7, #8
 8008adc:	46bd      	mov	sp, r7
 8008ade:	bd80      	pop	{r7, pc}

08008ae0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	b082      	sub	sp, #8
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008aee:	4618      	mov	r0, r3
 8008af0:	f7fd faf3 	bl	80060da <USBD_LL_DevDisconnected>
}
 8008af4:	bf00      	nop
 8008af6:	3708      	adds	r7, #8
 8008af8:	46bd      	mov	sp, r7
 8008afa:	bd80      	pop	{r7, pc}

08008afc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b082      	sub	sp, #8
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	781b      	ldrb	r3, [r3, #0]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d13c      	bne.n	8008b86 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008b0c:	4a20      	ldr	r2, [pc, #128]	@ (8008b90 <USBD_LL_Init+0x94>)
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	4a1e      	ldr	r2, [pc, #120]	@ (8008b90 <USBD_LL_Init+0x94>)
 8008b18:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008b1c:	4b1c      	ldr	r3, [pc, #112]	@ (8008b90 <USBD_LL_Init+0x94>)
 8008b1e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8008b22:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8008b24:	4b1a      	ldr	r3, [pc, #104]	@ (8008b90 <USBD_LL_Init+0x94>)
 8008b26:	2204      	movs	r2, #4
 8008b28:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008b2a:	4b19      	ldr	r3, [pc, #100]	@ (8008b90 <USBD_LL_Init+0x94>)
 8008b2c:	2202      	movs	r2, #2
 8008b2e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008b30:	4b17      	ldr	r3, [pc, #92]	@ (8008b90 <USBD_LL_Init+0x94>)
 8008b32:	2200      	movs	r2, #0
 8008b34:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008b36:	4b16      	ldr	r3, [pc, #88]	@ (8008b90 <USBD_LL_Init+0x94>)
 8008b38:	2202      	movs	r2, #2
 8008b3a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008b3c:	4b14      	ldr	r3, [pc, #80]	@ (8008b90 <USBD_LL_Init+0x94>)
 8008b3e:	2200      	movs	r2, #0
 8008b40:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008b42:	4b13      	ldr	r3, [pc, #76]	@ (8008b90 <USBD_LL_Init+0x94>)
 8008b44:	2200      	movs	r2, #0
 8008b46:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008b48:	4b11      	ldr	r3, [pc, #68]	@ (8008b90 <USBD_LL_Init+0x94>)
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8008b4e:	4b10      	ldr	r3, [pc, #64]	@ (8008b90 <USBD_LL_Init+0x94>)
 8008b50:	2200      	movs	r2, #0
 8008b52:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008b54:	4b0e      	ldr	r3, [pc, #56]	@ (8008b90 <USBD_LL_Init+0x94>)
 8008b56:	2200      	movs	r2, #0
 8008b58:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008b5a:	480d      	ldr	r0, [pc, #52]	@ (8008b90 <USBD_LL_Init+0x94>)
 8008b5c:	f7f9 f81a 	bl	8001b94 <HAL_PCD_Init>
 8008b60:	4603      	mov	r3, r0
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d001      	beq.n	8008b6a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008b66:	f7f7 ff6f 	bl	8000a48 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008b6a:	2180      	movs	r1, #128	@ 0x80
 8008b6c:	4808      	ldr	r0, [pc, #32]	@ (8008b90 <USBD_LL_Init+0x94>)
 8008b6e:	f7fa fa46 	bl	8002ffe <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008b72:	2240      	movs	r2, #64	@ 0x40
 8008b74:	2100      	movs	r1, #0
 8008b76:	4806      	ldr	r0, [pc, #24]	@ (8008b90 <USBD_LL_Init+0x94>)
 8008b78:	f7fa f9fa 	bl	8002f70 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008b7c:	2280      	movs	r2, #128	@ 0x80
 8008b7e:	2101      	movs	r1, #1
 8008b80:	4803      	ldr	r0, [pc, #12]	@ (8008b90 <USBD_LL_Init+0x94>)
 8008b82:	f7fa f9f5 	bl	8002f70 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008b86:	2300      	movs	r3, #0
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	3708      	adds	r7, #8
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}
 8008b90:	200056f8 	.word	0x200056f8

08008b94 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b084      	sub	sp, #16
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008baa:	4618      	mov	r0, r3
 8008bac:	f7f9 f901 	bl	8001db2 <HAL_PCD_Start>
 8008bb0:	4603      	mov	r3, r0
 8008bb2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008bb4:	7bfb      	ldrb	r3, [r7, #15]
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	f000 f942 	bl	8008e40 <USBD_Get_USB_Status>
 8008bbc:	4603      	mov	r3, r0
 8008bbe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008bc0:	7bbb      	ldrb	r3, [r7, #14]
}
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	3710      	adds	r7, #16
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	bd80      	pop	{r7, pc}

08008bca <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008bca:	b580      	push	{r7, lr}
 8008bcc:	b084      	sub	sp, #16
 8008bce:	af00      	add	r7, sp, #0
 8008bd0:	6078      	str	r0, [r7, #4]
 8008bd2:	4608      	mov	r0, r1
 8008bd4:	4611      	mov	r1, r2
 8008bd6:	461a      	mov	r2, r3
 8008bd8:	4603      	mov	r3, r0
 8008bda:	70fb      	strb	r3, [r7, #3]
 8008bdc:	460b      	mov	r3, r1
 8008bde:	70bb      	strb	r3, [r7, #2]
 8008be0:	4613      	mov	r3, r2
 8008be2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008be4:	2300      	movs	r3, #0
 8008be6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008be8:	2300      	movs	r3, #0
 8008bea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008bf2:	78bb      	ldrb	r3, [r7, #2]
 8008bf4:	883a      	ldrh	r2, [r7, #0]
 8008bf6:	78f9      	ldrb	r1, [r7, #3]
 8008bf8:	f7f9 fdd5 	bl	80027a6 <HAL_PCD_EP_Open>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008c00:	7bfb      	ldrb	r3, [r7, #15]
 8008c02:	4618      	mov	r0, r3
 8008c04:	f000 f91c 	bl	8008e40 <USBD_Get_USB_Status>
 8008c08:	4603      	mov	r3, r0
 8008c0a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008c0c:	7bbb      	ldrb	r3, [r7, #14]
}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	3710      	adds	r7, #16
 8008c12:	46bd      	mov	sp, r7
 8008c14:	bd80      	pop	{r7, pc}

08008c16 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008c16:	b580      	push	{r7, lr}
 8008c18:	b084      	sub	sp, #16
 8008c1a:	af00      	add	r7, sp, #0
 8008c1c:	6078      	str	r0, [r7, #4]
 8008c1e:	460b      	mov	r3, r1
 8008c20:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c22:	2300      	movs	r3, #0
 8008c24:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008c26:	2300      	movs	r3, #0
 8008c28:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008c30:	78fa      	ldrb	r2, [r7, #3]
 8008c32:	4611      	mov	r1, r2
 8008c34:	4618      	mov	r0, r3
 8008c36:	f7f9 fe20 	bl	800287a <HAL_PCD_EP_Close>
 8008c3a:	4603      	mov	r3, r0
 8008c3c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008c3e:	7bfb      	ldrb	r3, [r7, #15]
 8008c40:	4618      	mov	r0, r3
 8008c42:	f000 f8fd 	bl	8008e40 <USBD_Get_USB_Status>
 8008c46:	4603      	mov	r3, r0
 8008c48:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008c4a:	7bbb      	ldrb	r3, [r7, #14]
}
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	3710      	adds	r7, #16
 8008c50:	46bd      	mov	sp, r7
 8008c52:	bd80      	pop	{r7, pc}

08008c54 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b084      	sub	sp, #16
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
 8008c5c:	460b      	mov	r3, r1
 8008c5e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c60:	2300      	movs	r3, #0
 8008c62:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008c64:	2300      	movs	r3, #0
 8008c66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008c6e:	78fa      	ldrb	r2, [r7, #3]
 8008c70:	4611      	mov	r1, r2
 8008c72:	4618      	mov	r0, r3
 8008c74:	f7f9 fed8 	bl	8002a28 <HAL_PCD_EP_SetStall>
 8008c78:	4603      	mov	r3, r0
 8008c7a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008c7c:	7bfb      	ldrb	r3, [r7, #15]
 8008c7e:	4618      	mov	r0, r3
 8008c80:	f000 f8de 	bl	8008e40 <USBD_Get_USB_Status>
 8008c84:	4603      	mov	r3, r0
 8008c86:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008c88:	7bbb      	ldrb	r3, [r7, #14]
}
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	3710      	adds	r7, #16
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	bd80      	pop	{r7, pc}

08008c92 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008c92:	b580      	push	{r7, lr}
 8008c94:	b084      	sub	sp, #16
 8008c96:	af00      	add	r7, sp, #0
 8008c98:	6078      	str	r0, [r7, #4]
 8008c9a:	460b      	mov	r3, r1
 8008c9c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008cac:	78fa      	ldrb	r2, [r7, #3]
 8008cae:	4611      	mov	r1, r2
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	f7f9 ff1c 	bl	8002aee <HAL_PCD_EP_ClrStall>
 8008cb6:	4603      	mov	r3, r0
 8008cb8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008cba:	7bfb      	ldrb	r3, [r7, #15]
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	f000 f8bf 	bl	8008e40 <USBD_Get_USB_Status>
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008cc6:	7bbb      	ldrb	r3, [r7, #14]
}
 8008cc8:	4618      	mov	r0, r3
 8008cca:	3710      	adds	r7, #16
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bd80      	pop	{r7, pc}

08008cd0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b085      	sub	sp, #20
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
 8008cd8:	460b      	mov	r3, r1
 8008cda:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008ce2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008ce4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	da0b      	bge.n	8008d04 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008cec:	78fb      	ldrb	r3, [r7, #3]
 8008cee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008cf2:	68f9      	ldr	r1, [r7, #12]
 8008cf4:	4613      	mov	r3, r2
 8008cf6:	00db      	lsls	r3, r3, #3
 8008cf8:	4413      	add	r3, r2
 8008cfa:	009b      	lsls	r3, r3, #2
 8008cfc:	440b      	add	r3, r1
 8008cfe:	3316      	adds	r3, #22
 8008d00:	781b      	ldrb	r3, [r3, #0]
 8008d02:	e00b      	b.n	8008d1c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008d04:	78fb      	ldrb	r3, [r7, #3]
 8008d06:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008d0a:	68f9      	ldr	r1, [r7, #12]
 8008d0c:	4613      	mov	r3, r2
 8008d0e:	00db      	lsls	r3, r3, #3
 8008d10:	4413      	add	r3, r2
 8008d12:	009b      	lsls	r3, r3, #2
 8008d14:	440b      	add	r3, r1
 8008d16:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8008d1a:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	3714      	adds	r7, #20
 8008d20:	46bd      	mov	sp, r7
 8008d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d26:	4770      	bx	lr

08008d28 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b084      	sub	sp, #16
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
 8008d30:	460b      	mov	r3, r1
 8008d32:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d34:	2300      	movs	r3, #0
 8008d36:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d38:	2300      	movs	r3, #0
 8008d3a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008d42:	78fa      	ldrb	r2, [r7, #3]
 8008d44:	4611      	mov	r1, r2
 8008d46:	4618      	mov	r0, r3
 8008d48:	f7f9 fd09 	bl	800275e <HAL_PCD_SetAddress>
 8008d4c:	4603      	mov	r3, r0
 8008d4e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d50:	7bfb      	ldrb	r3, [r7, #15]
 8008d52:	4618      	mov	r0, r3
 8008d54:	f000 f874 	bl	8008e40 <USBD_Get_USB_Status>
 8008d58:	4603      	mov	r3, r0
 8008d5a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d5c:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d5e:	4618      	mov	r0, r3
 8008d60:	3710      	adds	r7, #16
 8008d62:	46bd      	mov	sp, r7
 8008d64:	bd80      	pop	{r7, pc}

08008d66 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008d66:	b580      	push	{r7, lr}
 8008d68:	b086      	sub	sp, #24
 8008d6a:	af00      	add	r7, sp, #0
 8008d6c:	60f8      	str	r0, [r7, #12]
 8008d6e:	607a      	str	r2, [r7, #4]
 8008d70:	603b      	str	r3, [r7, #0]
 8008d72:	460b      	mov	r3, r1
 8008d74:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d76:	2300      	movs	r3, #0
 8008d78:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008d84:	7af9      	ldrb	r1, [r7, #11]
 8008d86:	683b      	ldr	r3, [r7, #0]
 8008d88:	687a      	ldr	r2, [r7, #4]
 8008d8a:	f7f9 fe13 	bl	80029b4 <HAL_PCD_EP_Transmit>
 8008d8e:	4603      	mov	r3, r0
 8008d90:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d92:	7dfb      	ldrb	r3, [r7, #23]
 8008d94:	4618      	mov	r0, r3
 8008d96:	f000 f853 	bl	8008e40 <USBD_Get_USB_Status>
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008d9e:	7dbb      	ldrb	r3, [r7, #22]
}
 8008da0:	4618      	mov	r0, r3
 8008da2:	3718      	adds	r7, #24
 8008da4:	46bd      	mov	sp, r7
 8008da6:	bd80      	pop	{r7, pc}

08008da8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b086      	sub	sp, #24
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	60f8      	str	r0, [r7, #12]
 8008db0:	607a      	str	r2, [r7, #4]
 8008db2:	603b      	str	r3, [r7, #0]
 8008db4:	460b      	mov	r3, r1
 8008db6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008db8:	2300      	movs	r3, #0
 8008dba:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008dc6:	7af9      	ldrb	r1, [r7, #11]
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	687a      	ldr	r2, [r7, #4]
 8008dcc:	f7f9 fd9f 	bl	800290e <HAL_PCD_EP_Receive>
 8008dd0:	4603      	mov	r3, r0
 8008dd2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008dd4:	7dfb      	ldrb	r3, [r7, #23]
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	f000 f832 	bl	8008e40 <USBD_Get_USB_Status>
 8008ddc:	4603      	mov	r3, r0
 8008dde:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008de0:	7dbb      	ldrb	r3, [r7, #22]
}
 8008de2:	4618      	mov	r0, r3
 8008de4:	3718      	adds	r7, #24
 8008de6:	46bd      	mov	sp, r7
 8008de8:	bd80      	pop	{r7, pc}

08008dea <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008dea:	b580      	push	{r7, lr}
 8008dec:	b082      	sub	sp, #8
 8008dee:	af00      	add	r7, sp, #0
 8008df0:	6078      	str	r0, [r7, #4]
 8008df2:	460b      	mov	r3, r1
 8008df4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008dfc:	78fa      	ldrb	r2, [r7, #3]
 8008dfe:	4611      	mov	r1, r2
 8008e00:	4618      	mov	r0, r3
 8008e02:	f7f9 fdbf 	bl	8002984 <HAL_PCD_EP_GetRxCount>
 8008e06:	4603      	mov	r3, r0
}
 8008e08:	4618      	mov	r0, r3
 8008e0a:	3708      	adds	r7, #8
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bd80      	pop	{r7, pc}

08008e10 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008e10:	b480      	push	{r7}
 8008e12:	b083      	sub	sp, #12
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008e18:	4b03      	ldr	r3, [pc, #12]	@ (8008e28 <USBD_static_malloc+0x18>)
}
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	370c      	adds	r7, #12
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e24:	4770      	bx	lr
 8008e26:	bf00      	nop
 8008e28:	20005bdc 	.word	0x20005bdc

08008e2c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b083      	sub	sp, #12
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]

}
 8008e34:	bf00      	nop
 8008e36:	370c      	adds	r7, #12
 8008e38:	46bd      	mov	sp, r7
 8008e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3e:	4770      	bx	lr

08008e40 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008e40:	b480      	push	{r7}
 8008e42:	b085      	sub	sp, #20
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	4603      	mov	r3, r0
 8008e48:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008e4e:	79fb      	ldrb	r3, [r7, #7]
 8008e50:	2b03      	cmp	r3, #3
 8008e52:	d817      	bhi.n	8008e84 <USBD_Get_USB_Status+0x44>
 8008e54:	a201      	add	r2, pc, #4	@ (adr r2, 8008e5c <USBD_Get_USB_Status+0x1c>)
 8008e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e5a:	bf00      	nop
 8008e5c:	08008e6d 	.word	0x08008e6d
 8008e60:	08008e73 	.word	0x08008e73
 8008e64:	08008e79 	.word	0x08008e79
 8008e68:	08008e7f 	.word	0x08008e7f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	73fb      	strb	r3, [r7, #15]
    break;
 8008e70:	e00b      	b.n	8008e8a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008e72:	2303      	movs	r3, #3
 8008e74:	73fb      	strb	r3, [r7, #15]
    break;
 8008e76:	e008      	b.n	8008e8a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008e78:	2301      	movs	r3, #1
 8008e7a:	73fb      	strb	r3, [r7, #15]
    break;
 8008e7c:	e005      	b.n	8008e8a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008e7e:	2303      	movs	r3, #3
 8008e80:	73fb      	strb	r3, [r7, #15]
    break;
 8008e82:	e002      	b.n	8008e8a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008e84:	2303      	movs	r3, #3
 8008e86:	73fb      	strb	r3, [r7, #15]
    break;
 8008e88:	bf00      	nop
  }
  return usb_status;
 8008e8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	3714      	adds	r7, #20
 8008e90:	46bd      	mov	sp, r7
 8008e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e96:	4770      	bx	lr

08008e98 <memset>:
 8008e98:	4402      	add	r2, r0
 8008e9a:	4603      	mov	r3, r0
 8008e9c:	4293      	cmp	r3, r2
 8008e9e:	d100      	bne.n	8008ea2 <memset+0xa>
 8008ea0:	4770      	bx	lr
 8008ea2:	f803 1b01 	strb.w	r1, [r3], #1
 8008ea6:	e7f9      	b.n	8008e9c <memset+0x4>

08008ea8 <__libc_init_array>:
 8008ea8:	b570      	push	{r4, r5, r6, lr}
 8008eaa:	4d0d      	ldr	r5, [pc, #52]	@ (8008ee0 <__libc_init_array+0x38>)
 8008eac:	4c0d      	ldr	r4, [pc, #52]	@ (8008ee4 <__libc_init_array+0x3c>)
 8008eae:	1b64      	subs	r4, r4, r5
 8008eb0:	10a4      	asrs	r4, r4, #2
 8008eb2:	2600      	movs	r6, #0
 8008eb4:	42a6      	cmp	r6, r4
 8008eb6:	d109      	bne.n	8008ecc <__libc_init_array+0x24>
 8008eb8:	4d0b      	ldr	r5, [pc, #44]	@ (8008ee8 <__libc_init_array+0x40>)
 8008eba:	4c0c      	ldr	r4, [pc, #48]	@ (8008eec <__libc_init_array+0x44>)
 8008ebc:	f000 f818 	bl	8008ef0 <_init>
 8008ec0:	1b64      	subs	r4, r4, r5
 8008ec2:	10a4      	asrs	r4, r4, #2
 8008ec4:	2600      	movs	r6, #0
 8008ec6:	42a6      	cmp	r6, r4
 8008ec8:	d105      	bne.n	8008ed6 <__libc_init_array+0x2e>
 8008eca:	bd70      	pop	{r4, r5, r6, pc}
 8008ecc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ed0:	4798      	blx	r3
 8008ed2:	3601      	adds	r6, #1
 8008ed4:	e7ee      	b.n	8008eb4 <__libc_init_array+0xc>
 8008ed6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008eda:	4798      	blx	r3
 8008edc:	3601      	adds	r6, #1
 8008ede:	e7f2      	b.n	8008ec6 <__libc_init_array+0x1e>
 8008ee0:	08008fa0 	.word	0x08008fa0
 8008ee4:	08008fa0 	.word	0x08008fa0
 8008ee8:	08008fa0 	.word	0x08008fa0
 8008eec:	08008fa4 	.word	0x08008fa4

08008ef0 <_init>:
 8008ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ef2:	bf00      	nop
 8008ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ef6:	bc08      	pop	{r3}
 8008ef8:	469e      	mov	lr, r3
 8008efa:	4770      	bx	lr

08008efc <_fini>:
 8008efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008efe:	bf00      	nop
 8008f00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f02:	bc08      	pop	{r3}
 8008f04:	469e      	mov	lr, r3
 8008f06:	4770      	bx	lr
