INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol memtypeE, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v:285]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:65]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:67]
INFO: [VRFC 10-2458] undeclared symbol branchD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:94]
INFO: [VRFC 10-2458] undeclared symbol jumpD_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:96]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_slave, assumed default net type wire [D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
