// Seed: 1475700862
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    output wire id_2
);
  logic id_4;
  always begin : LABEL_0
    @(posedge 1 or 1 or 1 or id_1 or posedge 1) id_4 <= -1;
  end
  parameter id_5 = 1'h0;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd81,
    parameter id_1 = 32'd3,
    parameter id_2 = 32'd52,
    parameter id_4 = 32'd67
) (
    input tri0 _id_0,
    output tri _id_1,
    input supply0 _id_2
    , \id_8 ,
    input tri1 id_3,
    input tri0 _id_4,
    output wor id_5,
    input tri id_6
);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_5
  );
  supply0 id_9 = 1;
  assign {-1, id_2} = id_4;
  parameter id_10 = 1;
  logic [7:0][1] id_11;
endmodule
