// Seed: 919817132
`timescale 1ps / 1ps
`define pp_6 0
module module_0 (
    input id_0,
    input logic id_1,
    output logic id_2,
    input logic id_3,
    output id_4,
    input logic id_5
);
  assign id_4 = id_3;
  wor   id_6;
  logic id_7;
  logic id_8 = 1;
  assign id_8 = id_5 | id_6[1<<1];
  always @(negedge id_8);
endmodule
