hmLoadTopic({
hmKeywords:"",
hmTitle:"executeEXCB",
hmDescription:"\/\/ ============================================================================",
hmPrevLink:"",
hmNextLink:"",
hmParentLink:"appendix---trait-examples.html",
hmBreadCrumbs:"",
hmTitlePath:"Introduction > Appendix > Appendix I – Global Singletons",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">executeEXCB<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;============================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;EXCB&nbsp;Real-World&nbsp;Example&nbsp;-&nbsp;Alpha&nbsp;Assembly&nbsp;with&nbsp;Pipeline&nbsp;Stages&nbsp;Annotated<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;============================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;Use&nbsp;Case:&nbsp;Reading&nbsp;exception&nbsp;registers&nbsp;after&nbsp;a&nbsp;potential&nbsp;fault<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;============================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/*<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">SCENARIO:&nbsp;Kernel&nbsp;exception&nbsp;handler&nbsp;needs&nbsp;to&nbsp;read&nbsp;EXC_ADDR&nbsp;after&nbsp;a&nbsp;DTB&nbsp;miss<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">================================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Alpha&nbsp;Assembly&nbsp;Code:<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">--------------------<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">0x20001000:&nbsp;&nbsp;LDQ&nbsp;&nbsp;&nbsp;R1,&nbsp;0(R2)&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;;&nbsp;Load&nbsp;that&nbsp;might&nbsp;fault&nbsp;(DTB&nbsp;miss)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">0x20001004:&nbsp;&nbsp;ADDQ&nbsp;&nbsp;R1,&nbsp;R3,&nbsp;R4&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;;&nbsp;Arithmetic&nbsp;that&nbsp;might&nbsp;trap&nbsp;(overflow)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">0x20001008:&nbsp;&nbsp;STQ&nbsp;&nbsp;&nbsp;R5,&nbsp;8(R6)&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;;&nbsp;Store&nbsp;that&nbsp;might&nbsp;fault&nbsp;(ACV)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">0x2000100C:&nbsp;&nbsp;EXCB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;;&nbsp;Exception&nbsp;barrier&nbsp;-&nbsp;WAIT&nbsp;for&nbsp;faults<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">0x20001010:&nbsp;&nbsp;MFPR&nbsp;&nbsp;R7,&nbsp;EXC_ADDR&nbsp;&nbsp;&nbsp;;&nbsp;NOW&nbsp;safe&nbsp;to&nbsp;read&nbsp;exception&nbsp;register<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">0x20001014:&nbsp;&nbsp;MFPR&nbsp;&nbsp;R8,&nbsp;EXC_SUM&nbsp;&nbsp;&nbsp;&nbsp;;&nbsp;Read&nbsp;exception&nbsp;summary<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">0x20001018:&nbsp;&nbsp;BEQ&nbsp;&nbsp;&nbsp;R7,&nbsp;no_fault&nbsp;&nbsp;&nbsp;;&nbsp;Branch&nbsp;if&nbsp;no&nbsp;exception<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">KEY&nbsp;POINT:&nbsp;EXCB&nbsp;ensures&nbsp;that&nbsp;if&nbsp;ANY&nbsp;of&nbsp;the&nbsp;three&nbsp;prior&nbsp;instructions&nbsp;(LDQ,&nbsp;ADDQ,&nbsp;STQ)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">caused&nbsp;an&nbsp;exception,&nbsp;that&nbsp;exception&nbsp;is&nbsp;FULLY&nbsp;DELIVERED&nbsp;before&nbsp;we&nbsp;read&nbsp;EXC_ADDR.<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Without&nbsp;EXCB,&nbsp;we&nbsp;might&nbsp;read&nbsp;stale&nbsp;EXC_ADDR&nbsp;from&nbsp;a&nbsp;previous&nbsp;exception!<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">*\/<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;============================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;CYCLE-BY-CYCLE&nbsp;PIPELINE&nbsp;FLOW&nbsp;(6-Stage&nbsp;Pipeline)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;============================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/*<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">PIPELINE&nbsp;STAGES:<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;0:&nbsp;Fetch&nbsp;(IF)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;1:&nbsp;Decode&nbsp;(ID)&nbsp;&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;2:&nbsp;Issue&nbsp;(IS)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;3:&nbsp;Execute&nbsp;(EX)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;4:&nbsp;Memory&nbsp;(MEM)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;5:&nbsp;Writeback&nbsp;(WB)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">================================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">CYCLE&nbsp;0:&nbsp;Initial&nbsp;State&nbsp;-&nbsp;LDQ&nbsp;enters&nbsp;pipeline<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">================================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">PC&nbsp;=&nbsp;0x20001000<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Stage:&nbsp;|&nbsp;Fetch&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Decode&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Issue&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Execute&nbsp;&nbsp;&nbsp;|&nbsp;MEM&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;WB<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">-------|-----------|-----------|-----------|-----------|-----------|----------<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Inst:&nbsp;&nbsp;|&nbsp;LDQ&nbsp;R1,0&nbsp;&nbsp;|&nbsp;[empty]&nbsp;&nbsp;&nbsp;|&nbsp;[empty]&nbsp;&nbsp;&nbsp;|&nbsp;[empty]&nbsp;&nbsp;&nbsp;|&nbsp;[empty]&nbsp;&nbsp;&nbsp;|&nbsp;[empty]<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;(0x1000)&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">================================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">CYCLE&nbsp;1:&nbsp;Pipeline&nbsp;filling<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">================================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">PC&nbsp;=&nbsp;0x20001004<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Stage:&nbsp;|&nbsp;Fetch&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Decode&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Issue&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Execute&nbsp;&nbsp;&nbsp;|&nbsp;MEM&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;WB<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">-------|-----------|-----------|-----------|-----------|-----------|----------<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Inst:&nbsp;&nbsp;|&nbsp;ADDQ&nbsp;R1,3&nbsp;|&nbsp;LDQ&nbsp;R1,0&nbsp;&nbsp;|&nbsp;[empty]&nbsp;&nbsp;&nbsp;|&nbsp;[empty]&nbsp;&nbsp;&nbsp;|&nbsp;[empty]&nbsp;&nbsp;&nbsp;|&nbsp;[empty]<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;(0x1004)&nbsp;&nbsp;|&nbsp;(0x1000)&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">================================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">CYCLE&nbsp;2:&nbsp;Pipeline&nbsp;filling<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">================================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">PC&nbsp;=&nbsp;0x20001008<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Stage:&nbsp;|&nbsp;Fetch&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Decode&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Issue&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Execute&nbsp;&nbsp;&nbsp;|&nbsp;MEM&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;WB<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">-------|-----------|-----------|-----------|-----------|-----------|----------<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Inst:&nbsp;&nbsp;|&nbsp;STQ&nbsp;R5,8&nbsp;&nbsp;|&nbsp;ADDQ&nbsp;R1,3&nbsp;|&nbsp;LDQ&nbsp;R1,0&nbsp;&nbsp;|&nbsp;[empty]&nbsp;&nbsp;&nbsp;|&nbsp;[empty]&nbsp;&nbsp;&nbsp;|&nbsp;[empty]<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;(0x1008)&nbsp;&nbsp;|&nbsp;(0x1004)&nbsp;&nbsp;|&nbsp;(0x1000)&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">================================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">CYCLE&nbsp;3:&nbsp;Pipeline&nbsp;filling<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">================================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">PC&nbsp;=&nbsp;0x2000100C<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Stage:&nbsp;|&nbsp;Fetch&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Decode&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Issue&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Execute&nbsp;&nbsp;&nbsp;|&nbsp;MEM&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;WB<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">-------|-----------|-----------|-----------|-----------|-----------|----------<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Inst:&nbsp;&nbsp;|&nbsp;EXCB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;STQ&nbsp;R5,8&nbsp;&nbsp;|&nbsp;ADDQ&nbsp;R1,3&nbsp;|&nbsp;LDQ&nbsp;R1,0&nbsp;&nbsp;|&nbsp;[empty]&nbsp;&nbsp;&nbsp;|&nbsp;[empty]<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;(0x100C)&nbsp;&nbsp;|&nbsp;(0x1008)&nbsp;&nbsp;|&nbsp;(0x1004)&nbsp;&nbsp;|&nbsp;(0x1000)&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;LDQ&nbsp;starts&nbsp;executing&nbsp;-&nbsp;might&nbsp;cause&nbsp;DTB&nbsp;miss!<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">================================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">CYCLE&nbsp;4:&nbsp;EXCB&nbsp;enters&nbsp;Decode,&nbsp;LDQ&nbsp;accesses&nbsp;memory<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">================================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">PC&nbsp;=&nbsp;0x20001010&nbsp;(BUT&nbsp;FETCH&nbsp;WILL&nbsp;STALL!)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Stage:&nbsp;|&nbsp;Fetch&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Decode&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Issue&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Execute&nbsp;&nbsp;&nbsp;|&nbsp;MEM&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;WB<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">-------|-----------|-----------|-----------|-----------|-----------|----------<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Inst:&nbsp;&nbsp;|&nbsp;MFPR&nbsp;R7&nbsp;&nbsp;&nbsp;|&nbsp;EXCB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;STQ&nbsp;R5,8&nbsp;&nbsp;|&nbsp;ADDQ&nbsp;R1,3&nbsp;|&nbsp;LDQ&nbsp;R1,0&nbsp;&nbsp;|&nbsp;[empty]<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;(0x1010)&nbsp;&nbsp;|&nbsp;(0x100C)&nbsp;&nbsp;|&nbsp;(0x1008)&nbsp;&nbsp;|&nbsp;(0x1004)&nbsp;&nbsp;|&nbsp;(0x1000)&nbsp;&nbsp;|<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;⚠️&nbsp;DTB&nbsp;MISS!<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;LDQ&nbsp;causes&nbsp;DTB&nbsp;miss&nbsp;in&nbsp;MEM&nbsp;stage&nbsp;-&nbsp;exception&nbsp;is&nbsp;signaled<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;Fault&nbsp;event&nbsp;is&nbsp;queued&nbsp;in&nbsp;fault&nbsp;dispatcher<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">================================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">CYCLE&nbsp;5:&nbsp;EXCB&nbsp;enters&nbsp;Execute&nbsp;-&nbsp;SETS&nbsp;STALL&nbsp;FLAGS<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">================================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Stage:&nbsp;|&nbsp;Fetch&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Decode&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Issue&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Execute&nbsp;&nbsp;&nbsp;|&nbsp;MEM&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;WB<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">-------|-----------|-----------|-----------|-----------|-----------|----------<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Inst:&nbsp;&nbsp;|&nbsp;[STALL]&nbsp;&nbsp;&nbsp;|&nbsp;MFPR&nbsp;R7&nbsp;&nbsp;&nbsp;|&nbsp;EXCB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;STQ&nbsp;R5,8&nbsp;&nbsp;|&nbsp;ADDQ&nbsp;R1,3&nbsp;|&nbsp;LDQ&nbsp;R1,0<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;(0x1010)&nbsp;&nbsp;|&nbsp;(0x100C)&nbsp;&nbsp;|&nbsp;(0x1008)&nbsp;&nbsp;|&nbsp;(0x1004)&nbsp;&nbsp;|&nbsp;(0x1000)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;^^^^^^^^^&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;EXECUTES:&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;stalled=true&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;serializeType=Barrier_EXC<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;EXCB&nbsp;sets&nbsp;stall&nbsp;flags&nbsp;in&nbsp;Execute&nbsp;stage<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;isFrontendStalled()&nbsp;returns&nbsp;TRUE&nbsp;-&nbsp;no&nbsp;new&nbsp;fetches!<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;Pipeline&nbsp;starts&nbsp;draining<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">================================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">CYCLE&nbsp;6:&nbsp;Pipeline&nbsp;draining&nbsp;-&nbsp;EXCB&nbsp;waits&nbsp;in&nbsp;Execute&nbsp;stage<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">================================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Stage:&nbsp;|&nbsp;Fetch&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Decode&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Issue&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Execute&nbsp;&nbsp;&nbsp;|&nbsp;MEM&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;WB<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">-------|-----------|-----------|-----------|-----------|-----------|----------<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Inst:&nbsp;&nbsp;|&nbsp;[STALL]&nbsp;&nbsp;&nbsp;|&nbsp;[empty]&nbsp;&nbsp;&nbsp;|&nbsp;MFPR&nbsp;R7&nbsp;&nbsp;&nbsp;|&nbsp;EXCB*&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;STQ&nbsp;R5,8&nbsp;&nbsp;|&nbsp;ADDQ&nbsp;R1,3<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;(0x1010)&nbsp;&nbsp;|&nbsp;(0x100C)&nbsp;&nbsp;|&nbsp;(0x1008)&nbsp;&nbsp;|&nbsp;(0x1004)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;(STALLED)&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;EXCB&nbsp;still&nbsp;stalled,&nbsp;waiting&nbsp;for&nbsp;prior&nbsp;instructions<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;checkBarrierRelease()&nbsp;checks:&nbsp;Are&nbsp;prior&nbsp;stages&nbsp;clear?&nbsp;NO&nbsp;(STQ&nbsp;in&nbsp;MEM)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">================================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">CYCLE&nbsp;7:&nbsp;Still&nbsp;draining<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">================================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Stage:&nbsp;|&nbsp;Fetch&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Decode&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Issue&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Execute&nbsp;&nbsp;&nbsp;|&nbsp;MEM&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;WB<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">-------|-----------|-----------|-----------|-----------|-----------|----------<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Inst:&nbsp;&nbsp;|&nbsp;[STALL]&nbsp;&nbsp;&nbsp;|&nbsp;[empty]&nbsp;&nbsp;&nbsp;|&nbsp;[empty]&nbsp;&nbsp;&nbsp;|&nbsp;EXCB*&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;MFPR&nbsp;R7&nbsp;&nbsp;&nbsp;|&nbsp;STQ&nbsp;R5,8<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;(0x100C)&nbsp;&nbsp;|&nbsp;(0x1010)&nbsp;&nbsp;|&nbsp;(0x1008)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;(STALLED)&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;checkBarrierRelease()&nbsp;checks:&nbsp;Are&nbsp;prior&nbsp;stages&nbsp;clear?&nbsp;NO&nbsp;(MFPR&nbsp;in&nbsp;MEM)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">================================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">CYCLE&nbsp;8:&nbsp;Still&nbsp;draining<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">================================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Stage:&nbsp;|&nbsp;Fetch&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Decode&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Issue&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Execute&nbsp;&nbsp;&nbsp;|&nbsp;MEM&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;WB<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">-------|-----------|-----------|-----------|-----------|-----------|----------<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Inst:&nbsp;&nbsp;|&nbsp;[STALL]&nbsp;&nbsp;&nbsp;|&nbsp;[empty]&nbsp;&nbsp;&nbsp;|&nbsp;[empty]&nbsp;&nbsp;&nbsp;|&nbsp;EXCB*&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;[empty]&nbsp;&nbsp;&nbsp;|&nbsp;MFPR&nbsp;R7<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;(0x100C)&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;(0x1010)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;(STALLED)&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;checkBarrierRelease()&nbsp;checks:<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;&nbsp;&nbsp;✓&nbsp;All&nbsp;prior&nbsp;stages&nbsp;clear&nbsp;(Fetch\/Decode\/Issue&nbsp;are&nbsp;empty)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;&nbsp;&nbsp;✓&nbsp;All&nbsp;exceptions&nbsp;delivered&nbsp;(DTB&nbsp;miss&nbsp;was&nbsp;handled)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;&nbsp;&nbsp;→&nbsp;RELEASE:&nbsp;stalled&nbsp;=&nbsp;false<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">================================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">CYCLE&nbsp;9:&nbsp;EXCB&nbsp;released&nbsp;-&nbsp;advances&nbsp;to&nbsp;MEM&nbsp;stage<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">================================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Stage:&nbsp;|&nbsp;Fetch&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Decode&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Issue&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Execute&nbsp;&nbsp;&nbsp;|&nbsp;MEM&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;WB<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">-------|-----------|-----------|-----------|-----------|-----------|----------<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Inst:&nbsp;&nbsp;|&nbsp;MFPR&nbsp;R8&nbsp;&nbsp;&nbsp;|&nbsp;[empty]&nbsp;&nbsp;&nbsp;|&nbsp;[empty]&nbsp;&nbsp;&nbsp;|&nbsp;[empty]&nbsp;&nbsp;&nbsp;|&nbsp;EXCB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;[empty]<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;(0x1014)&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;(0x100C)&nbsp;&nbsp;|<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;EXCB&nbsp;advances&nbsp;to&nbsp;MEM&nbsp;(no-op)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;isFrontendStalled()&nbsp;=&nbsp;FALSE&nbsp;-&nbsp;fetch&nbsp;resumes!<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;Next&nbsp;instruction&nbsp;(MFPR&nbsp;R8,&nbsp;EXC_SUM)&nbsp;is&nbsp;fetched<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">================================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">CYCLE&nbsp;10:&nbsp;EXCB&nbsp;completes,&nbsp;pipeline&nbsp;resumed<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">================================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Stage:&nbsp;|&nbsp;Fetch&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Decode&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Issue&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;Execute&nbsp;&nbsp;&nbsp;|&nbsp;MEM&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;WB<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">-------|-----------|-----------|-----------|-----------|-----------|----------<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Inst:&nbsp;&nbsp;|&nbsp;BEQ&nbsp;R7&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;MFPR&nbsp;R8&nbsp;&nbsp;&nbsp;|&nbsp;[empty]&nbsp;&nbsp;&nbsp;|&nbsp;[empty]&nbsp;&nbsp;&nbsp;|&nbsp;[empty]&nbsp;&nbsp;&nbsp;|&nbsp;EXCB<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;(0x1018)&nbsp;&nbsp;|&nbsp;(0x1014)&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;(0x100C)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;EXCB&nbsp;completes&nbsp;writeback<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;EXC_ADDR&nbsp;is&nbsp;now&nbsp;safely&nbsp;readable&nbsp;(contains&nbsp;fault&nbsp;address&nbsp;from&nbsp;DTB&nbsp;miss)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;Pipeline&nbsp;fully&nbsp;operational<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;Pipeline&nbsp;stall&nbsp;is&nbsp;released<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">================================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">RESULT:&nbsp;EXC_ADDR&nbsp;contains&nbsp;the&nbsp;virtual&nbsp;address&nbsp;that&nbsp;caused&nbsp;the&nbsp;DTB&nbsp;miss<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Exception&nbsp;handler&nbsp;can&nbsp;now&nbsp;process&nbsp;the&nbsp;fault&nbsp;correctly<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">================================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">*\/<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;============================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;CRITICAL&nbsp;INSIGHT:&nbsp;EXCB&nbsp;Waits&nbsp;for&nbsp;PRIOR&nbsp;Instructions,&nbsp;Not&nbsp;Next&nbsp;Ones<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;============================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/*<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">CORRECT&nbsp;UNDERSTANDING:<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">=====================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">LDQ&nbsp;R1,&nbsp;0(R2)&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;;&nbsp;Instruction&nbsp;that&nbsp;might&nbsp;fault<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">ADDQ&nbsp;R1,&nbsp;R3,&nbsp;R4&nbsp;&nbsp;&nbsp;&nbsp;;&nbsp;Instruction&nbsp;that&nbsp;might&nbsp;trap<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">STQ&nbsp;R5,&nbsp;8(R6)&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;;&nbsp;Instruction&nbsp;that&nbsp;might&nbsp;fault<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">EXCB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;;&nbsp;←&nbsp;WAIT&nbsp;HERE&nbsp;until&nbsp;all&nbsp;3&nbsp;prior&nbsp;instructions&nbsp;complete<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">MFPR&nbsp;R7,&nbsp;EXC_ADDR&nbsp;&nbsp;;&nbsp;←&nbsp;NOW&nbsp;safe&nbsp;-&nbsp;exception&nbsp;state&nbsp;is&nbsp;stable<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">The&nbsp;barrier&nbsp;ensures:<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">1.&nbsp;LDQ,&nbsp;ADDQ,&nbsp;STQ&nbsp;have&nbsp;all&nbsp;completed&nbsp;(or&nbsp;faulted)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">2.&nbsp;Any&nbsp;exceptions&nbsp;they&nbsp;caused&nbsp;have&nbsp;been&nbsp;fully&nbsp;delivered<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">3.&nbsp;Exception&nbsp;registers&nbsp;(EXC_ADDR,&nbsp;EXC_SUM)&nbsp;reflect&nbsp;current&nbsp;state<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">4.&nbsp;MFPR&nbsp;reads&nbsp;will&nbsp;see&nbsp;correct&nbsp;exception&nbsp;information<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">*\/<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;============================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;Memory&nbsp;Ordering&nbsp;Context<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;============================================================================<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/*<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">You&nbsp;mentioned&nbsp;&quot;memory&nbsp;order&quot;&nbsp;-&nbsp;that\'s&nbsp;correct&nbsp;but&nbsp;applies&nbsp;to&nbsp;memory&nbsp;barriers:<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">WMB&nbsp;(Write&nbsp;Memory&nbsp;Barrier):<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">---------------------------<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">STQ&nbsp;R1,&nbsp;0(R2)&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;;&nbsp;Store&nbsp;1<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">STQ&nbsp;R3,&nbsp;8(R4)&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;;&nbsp;Store&nbsp;2&nbsp;&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">WMB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;;&nbsp;←&nbsp;Ensure&nbsp;both&nbsp;stores&nbsp;complete&nbsp;in&nbsp;order<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">STQ&nbsp;R5,&nbsp;16(R6)&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;;&nbsp;Store&nbsp;3&nbsp;-&nbsp;won\'t&nbsp;execute&nbsp;until&nbsp;WMB&nbsp;releases<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">MB&nbsp;(Memory&nbsp;Barrier):<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">-------------------<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">LDQ&nbsp;R1,&nbsp;0(R2)&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;;&nbsp;Load&nbsp;1<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">STQ&nbsp;R3,&nbsp;8(R4)&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;;&nbsp;Store&nbsp;1<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">MB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;;&nbsp;←&nbsp;Ensure&nbsp;all&nbsp;prior&nbsp;loads\/stores&nbsp;complete<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">LDQ&nbsp;R5,&nbsp;16(R6)&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;;&nbsp;Load&nbsp;2&nbsp;-&nbsp;won\'t&nbsp;execute&nbsp;until&nbsp;MB&nbsp;releases<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">EXCB&nbsp;(Exception&nbsp;Barrier):<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">------------------------<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">LDQ&nbsp;R1,&nbsp;0(R2)&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;;&nbsp;Might&nbsp;fault<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">ADDQ&nbsp;R1,&nbsp;R3,&nbsp;R4&nbsp;&nbsp;&nbsp;&nbsp;;&nbsp;Might&nbsp;trap<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">EXCB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;;&nbsp;←&nbsp;Ensure&nbsp;all&nbsp;prior&nbsp;exceptions&nbsp;delivered<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">MFPR&nbsp;R7,&nbsp;EXC_ADDR&nbsp;&nbsp;;&nbsp;Safe&nbsp;to&nbsp;read&nbsp;exception&nbsp;state<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">*\/<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r"
})
