// Generated by CIRCT firtool-1.76.0
module SOC(	// src/main/scala/SOC/SOC.scala:37:7
  input         clock,	// src/main/scala/SOC/SOC.scala:37:7
                reset,	// src/main/scala/SOC/SOC.scala:37:7
                io_frontend_memory_request_ready,	// src/main/scala/SOC/SOC.scala:39:16
  output        io_frontend_memory_request_valid,	// src/main/scala/SOC/SOC.scala:39:16
  output [31:0] io_frontend_memory_request_bits_addr,	// src/main/scala/SOC/SOC.scala:39:16
                io_frontend_memory_request_bits_wr_data,	// src/main/scala/SOC/SOC.scala:39:16
  output        io_frontend_memory_request_bits_wr_en,	// src/main/scala/SOC/SOC.scala:39:16
                io_frontend_memory_response_ready,	// src/main/scala/SOC/SOC.scala:39:16
  input         io_frontend_memory_response_valid,	// src/main/scala/SOC/SOC.scala:39:16
  input  [31:0] io_frontend_memory_response_bits_data,	// src/main/scala/SOC/SOC.scala:39:16
  input         io_backend_memory_request_ready,	// src/main/scala/SOC/SOC.scala:39:16
  output        io_backend_memory_request_valid,	// src/main/scala/SOC/SOC.scala:39:16
  output [31:0] io_backend_memory_request_bits_addr,	// src/main/scala/SOC/SOC.scala:39:16
                io_backend_memory_request_bits_data,	// src/main/scala/SOC/SOC.scala:39:16
  output [1:0]  io_backend_memory_request_bits_memory_type,	// src/main/scala/SOC/SOC.scala:39:16
                io_backend_memory_request_bits_access_width,	// src/main/scala/SOC/SOC.scala:39:16
  output [3:0]  io_backend_memory_request_bits_MOB_index,	// src/main/scala/SOC/SOC.scala:39:16
  output        io_backend_memory_response_ready,	// src/main/scala/SOC/SOC.scala:39:16
  input         io_backend_memory_response_valid,	// src/main/scala/SOC/SOC.scala:39:16
  input  [31:0] io_backend_memory_response_bits_addr,	// src/main/scala/SOC/SOC.scala:39:16
                io_backend_memory_response_bits_data,	// src/main/scala/SOC/SOC.scala:39:16
  input  [1:0]  io_backend_memory_response_bits_memory_type,	// src/main/scala/SOC/SOC.scala:39:16
                io_backend_memory_response_bits_access_width,	// src/main/scala/SOC/SOC.scala:39:16
  input  [3:0]  io_backend_memory_response_bits_MOB_index	// src/main/scala/SOC/SOC.scala:39:16
);

  wire        _instruction_cache_io_CPU_request_ready;	// src/main/scala/SOC/SOC.scala:69:37
  wire        _instruction_cache_io_CPU_response_valid;	// src/main/scala/SOC/SOC.scala:69:37
  wire [31:0] _instruction_cache_io_CPU_response_bits_fetch_PC;	// src/main/scala/SOC/SOC.scala:69:37
  wire        _instruction_cache_io_CPU_response_bits_valid_bits_0;	// src/main/scala/SOC/SOC.scala:69:37
  wire        _instruction_cache_io_CPU_response_bits_valid_bits_1;	// src/main/scala/SOC/SOC.scala:69:37
  wire        _instruction_cache_io_CPU_response_bits_valid_bits_2;	// src/main/scala/SOC/SOC.scala:69:37
  wire        _instruction_cache_io_CPU_response_bits_valid_bits_3;	// src/main/scala/SOC/SOC.scala:69:37
  wire [31:0] _instruction_cache_io_CPU_response_bits_instructions_0_instruction;	// src/main/scala/SOC/SOC.scala:69:37
  wire [3:0]  _instruction_cache_io_CPU_response_bits_instructions_0_packet_index;	// src/main/scala/SOC/SOC.scala:69:37
  wire [5:0]  _instruction_cache_io_CPU_response_bits_instructions_0_ROB_index;	// src/main/scala/SOC/SOC.scala:69:37
  wire [31:0] _instruction_cache_io_CPU_response_bits_instructions_1_instruction;	// src/main/scala/SOC/SOC.scala:69:37
  wire [3:0]  _instruction_cache_io_CPU_response_bits_instructions_1_packet_index;	// src/main/scala/SOC/SOC.scala:69:37
  wire [5:0]  _instruction_cache_io_CPU_response_bits_instructions_1_ROB_index;	// src/main/scala/SOC/SOC.scala:69:37
  wire [31:0] _instruction_cache_io_CPU_response_bits_instructions_2_instruction;	// src/main/scala/SOC/SOC.scala:69:37
  wire [3:0]  _instruction_cache_io_CPU_response_bits_instructions_2_packet_index;	// src/main/scala/SOC/SOC.scala:69:37
  wire [5:0]  _instruction_cache_io_CPU_response_bits_instructions_2_ROB_index;	// src/main/scala/SOC/SOC.scala:69:37
  wire [31:0] _instruction_cache_io_CPU_response_bits_instructions_3_instruction;	// src/main/scala/SOC/SOC.scala:69:37
  wire [3:0]  _instruction_cache_io_CPU_response_bits_instructions_3_packet_index;	// src/main/scala/SOC/SOC.scala:69:37
  wire [5:0]  _instruction_cache_io_CPU_response_bits_instructions_3_ROB_index;	// src/main/scala/SOC/SOC.scala:69:37
  wire [15:0] _instruction_cache_io_CPU_response_bits_GHR;	// src/main/scala/SOC/SOC.scala:69:37
  wire [6:0]  _instruction_cache_io_CPU_response_bits_NEXT;	// src/main/scala/SOC/SOC.scala:69:37
  wire [6:0]  _instruction_cache_io_CPU_response_bits_TOS;	// src/main/scala/SOC/SOC.scala:69:37
  wire        _ChaosCore_io_commit_valid;	// src/main/scala/SOC/SOC.scala:56:27
  wire        _ChaosCore_io_commit_bits_is_misprediction;	// src/main/scala/SOC/SOC.scala:56:27
  wire        _ChaosCore_io_frontend_memory_response_ready;	// src/main/scala/SOC/SOC.scala:56:27
  wire        _ChaosCore_io_frontend_memory_request_valid;	// src/main/scala/SOC/SOC.scala:56:27
  wire [31:0] _ChaosCore_io_frontend_memory_request_bits_addr;	// src/main/scala/SOC/SOC.scala:56:27
  wire [31:0] _ChaosCore_io_frontend_memory_request_bits_wr_data;	// src/main/scala/SOC/SOC.scala:56:27
  wire        _ChaosCore_io_frontend_memory_request_bits_wr_en;	// src/main/scala/SOC/SOC.scala:56:27
  wire        _ChaosCore_io_backend_memory_request_valid;	// src/main/scala/SOC/SOC.scala:56:27
  wire [31:0] _ChaosCore_io_backend_memory_request_bits_addr;	// src/main/scala/SOC/SOC.scala:56:27
  ChaosCore ChaosCore (	// src/main/scala/SOC/SOC.scala:56:27
    .clock                                                        (clock),
    .reset                                                        (reset),
    .io_commit_valid
      (_ChaosCore_io_commit_valid),
    .io_commit_bits_is_misprediction
      (_ChaosCore_io_commit_bits_is_misprediction),
    .io_frontend_memory_response_ready
      (_ChaosCore_io_frontend_memory_response_ready),
    .io_frontend_memory_response_valid
      (_instruction_cache_io_CPU_response_valid),	// src/main/scala/SOC/SOC.scala:69:37
    .io_frontend_memory_response_bits_fetch_PC
      (_instruction_cache_io_CPU_response_bits_fetch_PC),	// src/main/scala/SOC/SOC.scala:69:37
    .io_frontend_memory_response_bits_valid_bits_0
      (_instruction_cache_io_CPU_response_bits_valid_bits_0),	// src/main/scala/SOC/SOC.scala:69:37
    .io_frontend_memory_response_bits_valid_bits_1
      (_instruction_cache_io_CPU_response_bits_valid_bits_1),	// src/main/scala/SOC/SOC.scala:69:37
    .io_frontend_memory_response_bits_valid_bits_2
      (_instruction_cache_io_CPU_response_bits_valid_bits_2),	// src/main/scala/SOC/SOC.scala:69:37
    .io_frontend_memory_response_bits_valid_bits_3
      (_instruction_cache_io_CPU_response_bits_valid_bits_3),	// src/main/scala/SOC/SOC.scala:69:37
    .io_frontend_memory_response_bits_instructions_0_instruction
      (_instruction_cache_io_CPU_response_bits_instructions_0_instruction),	// src/main/scala/SOC/SOC.scala:69:37
    .io_frontend_memory_response_bits_instructions_0_packet_index
      (_instruction_cache_io_CPU_response_bits_instructions_0_packet_index),	// src/main/scala/SOC/SOC.scala:69:37
    .io_frontend_memory_response_bits_instructions_0_ROB_index
      (_instruction_cache_io_CPU_response_bits_instructions_0_ROB_index),	// src/main/scala/SOC/SOC.scala:69:37
    .io_frontend_memory_response_bits_instructions_1_instruction
      (_instruction_cache_io_CPU_response_bits_instructions_1_instruction),	// src/main/scala/SOC/SOC.scala:69:37
    .io_frontend_memory_response_bits_instructions_1_packet_index
      (_instruction_cache_io_CPU_response_bits_instructions_1_packet_index),	// src/main/scala/SOC/SOC.scala:69:37
    .io_frontend_memory_response_bits_instructions_1_ROB_index
      (_instruction_cache_io_CPU_response_bits_instructions_1_ROB_index),	// src/main/scala/SOC/SOC.scala:69:37
    .io_frontend_memory_response_bits_instructions_2_instruction
      (_instruction_cache_io_CPU_response_bits_instructions_2_instruction),	// src/main/scala/SOC/SOC.scala:69:37
    .io_frontend_memory_response_bits_instructions_2_packet_index
      (_instruction_cache_io_CPU_response_bits_instructions_2_packet_index),	// src/main/scala/SOC/SOC.scala:69:37
    .io_frontend_memory_response_bits_instructions_2_ROB_index
      (_instruction_cache_io_CPU_response_bits_instructions_2_ROB_index),	// src/main/scala/SOC/SOC.scala:69:37
    .io_frontend_memory_response_bits_instructions_3_instruction
      (_instruction_cache_io_CPU_response_bits_instructions_3_instruction),	// src/main/scala/SOC/SOC.scala:69:37
    .io_frontend_memory_response_bits_instructions_3_packet_index
      (_instruction_cache_io_CPU_response_bits_instructions_3_packet_index),	// src/main/scala/SOC/SOC.scala:69:37
    .io_frontend_memory_response_bits_instructions_3_ROB_index
      (_instruction_cache_io_CPU_response_bits_instructions_3_ROB_index),	// src/main/scala/SOC/SOC.scala:69:37
    .io_frontend_memory_response_bits_GHR
      (_instruction_cache_io_CPU_response_bits_GHR),	// src/main/scala/SOC/SOC.scala:69:37
    .io_frontend_memory_response_bits_NEXT
      (_instruction_cache_io_CPU_response_bits_NEXT),	// src/main/scala/SOC/SOC.scala:69:37
    .io_frontend_memory_response_bits_TOS
      (_instruction_cache_io_CPU_response_bits_TOS),	// src/main/scala/SOC/SOC.scala:69:37
    .io_frontend_memory_request_ready
      (_instruction_cache_io_CPU_request_ready),	// src/main/scala/SOC/SOC.scala:69:37
    .io_frontend_memory_request_valid
      (_ChaosCore_io_frontend_memory_request_valid),
    .io_frontend_memory_request_bits_addr
      (_ChaosCore_io_frontend_memory_request_bits_addr),
    .io_frontend_memory_request_bits_wr_data
      (_ChaosCore_io_frontend_memory_request_bits_wr_data),
    .io_frontend_memory_request_bits_wr_en
      (_ChaosCore_io_frontend_memory_request_bits_wr_en),
    .io_backend_memory_response_valid
      (io_backend_memory_response_valid),
    .io_backend_memory_response_bits_MOB_index
      (io_backend_memory_response_bits_MOB_index),
    .io_backend_memory_request_valid
      (_ChaosCore_io_backend_memory_request_valid),
    .io_backend_memory_request_bits_addr
      (_ChaosCore_io_backend_memory_request_bits_addr),
    .io_backend_memory_request_bits_memory_type
      (io_backend_memory_request_bits_memory_type),
    .io_backend_memory_request_bits_MOB_index
      (io_backend_memory_request_bits_MOB_index)
  );	// src/main/scala/SOC/SOC.scala:56:27
  instruction_cache instruction_cache (	// src/main/scala/SOC/SOC.scala:69:37
    .clock                                            (clock),
    .reset                                            (reset),
    .io_flush
      (_ChaosCore_io_commit_valid & _ChaosCore_io_commit_bits_is_misprediction),	// src/main/scala/SOC/SOC.scala:56:27, :57:43
    .io_CPU_request_ready
      (_instruction_cache_io_CPU_request_ready),
    .io_CPU_request_valid
      (_ChaosCore_io_frontend_memory_request_valid),	// src/main/scala/SOC/SOC.scala:56:27
    .io_CPU_request_bits_addr
      (_ChaosCore_io_frontend_memory_request_bits_addr),	// src/main/scala/SOC/SOC.scala:56:27
    .io_CPU_request_bits_wr_data
      (_ChaosCore_io_frontend_memory_request_bits_wr_data),	// src/main/scala/SOC/SOC.scala:56:27
    .io_CPU_request_bits_wr_en
      (_ChaosCore_io_frontend_memory_request_bits_wr_en),	// src/main/scala/SOC/SOC.scala:56:27
    .io_CPU_response_ready
      (_ChaosCore_io_frontend_memory_response_ready),	// src/main/scala/SOC/SOC.scala:56:27
    .io_CPU_response_valid
      (_instruction_cache_io_CPU_response_valid),
    .io_CPU_response_bits_fetch_PC
      (_instruction_cache_io_CPU_response_bits_fetch_PC),
    .io_CPU_response_bits_valid_bits_0
      (_instruction_cache_io_CPU_response_bits_valid_bits_0),
    .io_CPU_response_bits_valid_bits_1
      (_instruction_cache_io_CPU_response_bits_valid_bits_1),
    .io_CPU_response_bits_valid_bits_2
      (_instruction_cache_io_CPU_response_bits_valid_bits_2),
    .io_CPU_response_bits_valid_bits_3
      (_instruction_cache_io_CPU_response_bits_valid_bits_3),
    .io_CPU_response_bits_instructions_0_instruction
      (_instruction_cache_io_CPU_response_bits_instructions_0_instruction),
    .io_CPU_response_bits_instructions_0_packet_index
      (_instruction_cache_io_CPU_response_bits_instructions_0_packet_index),
    .io_CPU_response_bits_instructions_0_ROB_index
      (_instruction_cache_io_CPU_response_bits_instructions_0_ROB_index),
    .io_CPU_response_bits_instructions_1_instruction
      (_instruction_cache_io_CPU_response_bits_instructions_1_instruction),
    .io_CPU_response_bits_instructions_1_packet_index
      (_instruction_cache_io_CPU_response_bits_instructions_1_packet_index),
    .io_CPU_response_bits_instructions_1_ROB_index
      (_instruction_cache_io_CPU_response_bits_instructions_1_ROB_index),
    .io_CPU_response_bits_instructions_2_instruction
      (_instruction_cache_io_CPU_response_bits_instructions_2_instruction),
    .io_CPU_response_bits_instructions_2_packet_index
      (_instruction_cache_io_CPU_response_bits_instructions_2_packet_index),
    .io_CPU_response_bits_instructions_2_ROB_index
      (_instruction_cache_io_CPU_response_bits_instructions_2_ROB_index),
    .io_CPU_response_bits_instructions_3_instruction
      (_instruction_cache_io_CPU_response_bits_instructions_3_instruction),
    .io_CPU_response_bits_instructions_3_packet_index
      (_instruction_cache_io_CPU_response_bits_instructions_3_packet_index),
    .io_CPU_response_bits_instructions_3_ROB_index
      (_instruction_cache_io_CPU_response_bits_instructions_3_ROB_index),
    .io_CPU_response_bits_GHR
      (_instruction_cache_io_CPU_response_bits_GHR),
    .io_CPU_response_bits_NEXT
      (_instruction_cache_io_CPU_response_bits_NEXT),
    .io_CPU_response_bits_TOS
      (_instruction_cache_io_CPU_response_bits_TOS),
    .io_DRAM_request_ready                            (io_frontend_memory_request_ready),
    .io_DRAM_request_valid                            (io_frontend_memory_request_valid),
    .io_DRAM_request_bits_addr
      (io_frontend_memory_request_bits_addr),
    .io_DRAM_request_bits_wr_data
      (io_frontend_memory_request_bits_wr_data),
    .io_DRAM_response_ready                           (io_frontend_memory_response_ready),
    .io_DRAM_response_valid                           (io_frontend_memory_response_valid),
    .io_DRAM_response_bits_data
      ({224'h0, io_frontend_memory_response_bits_data})	// src/main/scala/SOC/SOC.scala:73:47
  );	// src/main/scala/SOC/SOC.scala:69:37
  debug_printer debug_printer (	// src/main/scala/SOC/SOC.scala:81:31
    .clock                       (clock),
    .reset                       (reset),
    .io_memory_request_valid     (_ChaosCore_io_backend_memory_request_valid),	// src/main/scala/SOC/SOC.scala:56:27
    .io_memory_request_bits_addr (_ChaosCore_io_backend_memory_request_bits_addr)	// src/main/scala/SOC/SOC.scala:56:27
  );	// src/main/scala/SOC/SOC.scala:81:31
  assign io_frontend_memory_request_bits_wr_en = 1'h0;	// src/main/scala/SOC/SOC.scala:37:7, :69:37
  assign io_backend_memory_request_valid = _ChaosCore_io_backend_memory_request_valid;	// src/main/scala/SOC/SOC.scala:37:7, :56:27
  assign io_backend_memory_request_bits_addr =
    _ChaosCore_io_backend_memory_request_bits_addr;	// src/main/scala/SOC/SOC.scala:37:7, :56:27
  assign io_backend_memory_request_bits_data = 32'h0;	// src/main/scala/SOC/SOC.scala:37:7, :56:27, :81:31
  assign io_backend_memory_request_bits_access_width = 2'h0;	// src/main/scala/SOC/SOC.scala:37:7, :56:27, :81:31
  assign io_backend_memory_response_ready = 1'h1;	// src/main/scala/SOC/SOC.scala:37:7, :56:27, :81:31
endmodule

