Release 14.7 - xst P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.
Reading design: cpu_memory_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu_memory_test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu_memory_test"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Use New Parser                     : yes
Top Module Name                    : cpu_memory_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/main/FPGA/ipcore_dir/memory.vhd" into library work
Parsing entity <memory>.
Parsing architecture <memory_a> of entity <memory>.
Parsing VHDL file "/home/main/FPGA/memory_wrapper.vhd" into library work
Parsing entity <memory_wrapper>.
Parsing architecture <Behavioral> of entity <memory_wrapper>.
Parsing VHDL file "/home/main/FPGA/cpu_memory_test.vhd" into library work
Parsing entity <cpu_memory_test>.
Parsing architecture <Behavioral> of entity <cpu_memory_test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <cpu_memory_test> (architecture <Behavioral>) from library <work>.

Elaborating entity <memory_wrapper> (architecture <Behavioral>) from library <work>.

Elaborating entity <memory> (architecture <memory_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_memory_test>.
    Related source file is "/home/main/FPGA/cpu_memory_test.vhd".
    Found 2-bit register for signal <clock_divider.counter>.
    Found 5-bit register for signal <brain.pc>.
    Found 1-bit register for signal <cpu_clock>.
    Found 8-bit register for signal <brain.current_opcode>.
    Found 8-bit register for signal <register_a>.
    Found 1-bit register for signal <flags_carry>.
    Found 16-bit register for signal <mem_addr>.
    Found 8-bit register for signal <mem_data_in>.
    Found 1-bit register for signal <mem_we>.
    Found 1-bit register for signal <mem_start>.
    Found 16-bit register for signal <brain.wide_buffer_int>.
    Found 4-bit register for signal <brain.delay>.
    Found 1-bit register for signal <porta_buf<6>>.
    Found 1-bit register for signal <porta_buf<5>>.
    Found 1-bit register for signal <porta_buf<4>>.
    Found 1-bit register for signal <porta_buf<3>>.
    Found 1-bit register for signal <porta_buf<2>>.
    Found 1-bit register for signal <porta_buf<1>>.
    Found 1-bit register for signal <porta_buf<0>>.
    Found 5-bit adder for signal <n0324> created at line 242.
    Found 9-bit adder for signal <n0305> created at line 252.
    Found 5-bit adder for signal <brain.pc[4]_GND_6_o_add_45_OUT> created at line 273.
    Found 5-bit adder for signal <n0326> created at line 370.
    Found 5-bit adder for signal <brain.pc[4]_GND_6_o_add_95_OUT> created at line 380.
    Found 5-bit adder for signal <brain.pc[4]_GND_6_o_add_98_OUT> created at line 384.
    Found 9-bit adder for signal <n0270> created at line 411.
    Found 5-bit adder for signal <GND_6_o_GND_6_o_add_173_OUT> created at line 673.
    Found 2-bit adder for signal <clock_divider.counter[1]_GND_6_o_add_198_OUT> created at line 691.
    Found 5-bit subtractor for signal <GND_6_o_GND_6_o_sub_16_OUT<4:0>> created at line 240.
    Found 8-bit subtractor for signal <GND_6_o_GND_6_o_sub_27_OUT<7:0>> created at line 255.
    Found 5-bit subtractor for signal <GND_6_o_GND_6_o_sub_89_OUT<4:0>> created at line 373.
    Found 5-bit subtractor for signal <GND_6_o_GND_6_o_sub_98_OUT<4:0>> created at line 382.
    Found 8-bit shifter logical left for signal <register_a[7]_brain.pc[4]_shift_left_29_OUT> created at line 258
    Found 8-bit shifter logical right for signal <register_a[7]_brain.pc[4]_shift_right_32_OUT> created at line 261
    Found 8x8-bit multiplier for signal <n0238> created at line 264.
    Found 8-bit shifter rotate left for signal <register_a[7]_brain.pc[4]_rotate_left_38_OUT> created at line 267
    Found 8-bit shifter rotate right for signal <register_a[7]_brain.pc[4]_rotate_right_41_OUT> created at line 270
    Found 32x8-bit Read Only RAM for signal <brain.pc[4]_X_6_o_wide_mux_8_OUT>
    Found 32x8-bit Read Only RAM for signal <brain.pc[4]_X_6_o_wide_mux_17_OUT>
    Found 32x8-bit Read Only RAM for signal <brain.pc[4]_X_6_o_wide_mux_46_OUT>
    Found 32x8-bit Read Only RAM for signal <brain.pc[4]_X_6_o_wide_mux_86_OUT>
    Found 32x8-bit Read Only RAM for signal <brain.pc[4]_X_6_o_wide_mux_96_OUT>
    Found 4-bit 4-to-1 multiplexer for signal <_n0530> created at line 272.
    Found 5-bit comparator greater for signal <brain.pc[4]_PWR_6_o_LessThan_11_o> created at line 234
    Found 9-bit comparator greater for signal <GND_6_o_BUS_0005_LessThan_22_o> created at line 246
    Found 8-bit comparator not equal for signal <n0097> created at line 377
    Summary:
	inferred   5 RAM(s).
	inferred   1 Multiplier(s).
	inferred  13 Adder/Subtractor(s).
	inferred  78 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  45 Multiplexer(s).
	inferred   4 Combinational logic shifter(s).
Unit <cpu_memory_test> synthesized.

Synthesizing Unit <memory_wrapper>.
    Related source file is "/home/main/FPGA/memory_wrapper.vhd".
    Found 2-bit register for signal <delay>.
    Found 1-bit register for signal <en>.
    Found 1-bit register for signal <done_buffer>.
    Found 16-bit register for signal <addr_latch>.
    Found 8-bit register for signal <d_in_latch>.
    Found 1-bit register for signal <ram_we>.
    Found 1-bit register for signal <last_start>.
    Found 2-bit subtractor for signal <GND_10_o_GND_10_o_sub_3_OUT<1:0>> created at line 64.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <memory_wrapper> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 32x8-bit single-port Read Only RAM                    : 5
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 14
 2-bit adder                                           : 1
 2-bit subtractor                                      : 1
 5-bit adder                                           : 6
 5-bit subtractor                                      : 3
 8-bit subtractor                                      : 1
 9-bit adder                                           : 2
# Registers                                            : 26
 1-bit register                                        : 15
 16-bit register                                       : 3
 2-bit register                                        : 2
 4-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 4
# Comparators                                          : 3
 5-bit comparator greater                              : 1
 8-bit comparator not equal                            : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 47
 1-bit 2-to-1 multiplexer                              : 6
 2-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 5
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 15
 8-bit 2-to-1 multiplexer                              : 19
# Logic shifters                                       : 4
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
 8-bit shifter rotate left                             : 1
 8-bit shifter rotate right                            : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/memory.ngc>.
Loading core <memory> for timing and area information for instance <cpu_memory>.

Synthesizing (advanced) Unit <cpu_memory_test>.
The following registers are absorbed into counter <clock_divider.counter>: 1 register on signal <clock_divider.counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_brain.pc[4]_X_6_o_wide_mux_8_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <brain.pc>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_brain.pc[4]_X_6_o_wide_mux_17_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0324>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_brain.pc[4]_X_6_o_wide_mux_46_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <brain.pc[4]_GND_6_o_add_45_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_brain.pc[4]_X_6_o_wide_mux_86_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0326>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_brain.pc[4]_X_6_o_wide_mux_96_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <brain.pc[4]_GND_6_o_add_95_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cpu_memory_test> synthesized (advanced).

Synthesizing (advanced) Unit <memory_wrapper>.
The following registers are absorbed into counter <delay>: 1 register on signal <delay>.
Unit <memory_wrapper> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 32x8-bit single-port distributed Read Only RAM        : 5
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 12
 5-bit adder                                           : 6
 5-bit subtractor                                      : 3
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 2
 2-bit down counter                                    : 1
 2-bit up counter                                      : 1
# Registers                                            : 104
 Flip-Flops                                            : 104
# Comparators                                          : 3
 5-bit comparator greater                              : 1
 8-bit comparator not equal                            : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 46
 1-bit 2-to-1 multiplexer                              : 6
 4-bit 2-to-1 multiplexer                              : 5
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 15
 8-bit 2-to-1 multiplexer                              : 19
# Logic shifters                                       : 4
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
 8-bit shifter rotate left                             : 1
 8-bit shifter rotate right                            : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <brain.wide_buffer_int_4> in Unit <cpu_memory_test> is equivalent to the following 2 FFs/Latches, which will be removed : <brain.wide_buffer_int_5> <brain.wide_buffer_int_7> 
INFO:Xst:2261 - The FF/Latch <mem_addr_10> in Unit <cpu_memory_test> is equivalent to the following FF/Latch, which will be removed : <mem_addr_11> 
INFO:Xst:2261 - The FF/Latch <mem_addr_12> in Unit <cpu_memory_test> is equivalent to the following 2 FFs/Latches, which will be removed : <mem_addr_13> <mem_addr_15> 
INFO:Xst:2261 - The FF/Latch <brain.wide_buffer_int_10> in Unit <cpu_memory_test> is equivalent to the following FF/Latch, which will be removed : <brain.wide_buffer_int_11> 
INFO:Xst:2261 - The FF/Latch <brain.wide_buffer_int_12> in Unit <cpu_memory_test> is equivalent to the following 2 FFs/Latches, which will be removed : <brain.wide_buffer_int_13> <brain.wide_buffer_int_15> 
INFO:Xst:2261 - The FF/Latch <mem_addr_2> in Unit <cpu_memory_test> is equivalent to the following FF/Latch, which will be removed : <mem_addr_3> 
INFO:Xst:2261 - The FF/Latch <mem_addr_4> in Unit <cpu_memory_test> is equivalent to the following 2 FFs/Latches, which will be removed : <mem_addr_5> <mem_addr_7> 
INFO:Xst:2261 - The FF/Latch <brain.wide_buffer_int_2> in Unit <cpu_memory_test> is equivalent to the following FF/Latch, which will be removed : <brain.wide_buffer_int_3> 

Optimizing unit <cpu_memory_test> ...
WARNING:Xst:1293 - FF/Latch <brain.delay_2> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <brain.delay_3> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <brain.delay_2> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <brain.delay_3> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <memory_wrapper> ...
WARNING:Xst:1293 - FF/Latch <flags_carry> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <brain.wide_buffer_int_12> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <brain.wide_buffer_int_10> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <brain.wide_buffer_int_9> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <brain.wide_buffer_int_8> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <brain.wide_buffer_int_6> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <brain.wide_buffer_int_4> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <brain.wide_buffer_int_2> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <brain.wide_buffer_int_1> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_addr_12> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <brain.current_opcode_4> (without init value) has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <brain.current_opcode_5> (without init value) has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <brain.current_opcode_7> (without init value) has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_addr_1> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_addr_2> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_addr_4> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_addr_6> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_addr_8> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_addr_9> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_addr_10> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_memory_wrapper/addr_latch_1> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_memory_wrapper/addr_latch_2> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_memory_wrapper/addr_latch_3> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_memory_wrapper/addr_latch_4> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_memory_wrapper/addr_latch_5> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_memory_wrapper/addr_latch_6> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_memory_wrapper/addr_latch_7> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_memory_wrapper/addr_latch_8> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_memory_wrapper/addr_latch_9> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_memory_wrapper/addr_latch_10> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_memory_wrapper/addr_latch_11> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_memory_wrapper/addr_latch_12> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_memory_wrapper/addr_latch_13> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_memory_wrapper/addr_latch_15> has a constant value of 0 in block <cpu_memory_test>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <brain.current_opcode_2> in Unit <cpu_memory_test> is equivalent to the following FF/Latch, which will be removed : <brain.current_opcode_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_memory_test, actual ratio is 3.
FlipFlop brain.delay_0 has been replicated 1 time(s)
FlipFlop brain.delay_1 has been replicated 1 time(s)
FlipFlop brain.pc_0 has been replicated 3 time(s)
FlipFlop brain.pc_1 has been replicated 3 time(s)
FlipFlop brain.pc_2 has been replicated 2 time(s)
FlipFlop brain.pc_3 has been replicated 2 time(s)
FlipFlop brain.pc_4 has been replicated 1 time(s)
FlipFlop register_a_7 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 73
 Flip-Flops                                            : 73

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu_memory_test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 318
#      GND                         : 2
#      INV                         : 3
#      LUT2                        : 11
#      LUT3                        : 21
#      LUT4                        : 21
#      LUT5                        : 70
#      LUT6                        : 153
#      MUXCY                       : 14
#      MUXF7                       : 5
#      VCC                         : 2
#      XORCY                       : 16
# FlipFlops/Latches                : 75
#      FDC                         : 2
#      FDCE                        : 21
#      FDE                         : 51
#      FDRE                        : 1
# RAMS                             : 32
#      RAMB16BWER                  : 32
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              75  out of  18224     0%  
 Number of Slice LUTs:                  279  out of   9112     3%  
    Number used as Logic:               279  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    319
   Number with an unused Flip Flop:     244  out of    319    76%  
   Number with an unused LUT:            40  out of    319    12%  
   Number of fully used LUT-FF pairs:    35  out of    319    10%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of     32   100%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                               | Clock buffer(FF name)                                                                                                                                    | Load  |
-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                                        | BUFGP                                                                                                                                                    | 3     |
cpu_clock                                                  | BUFG                                                                                                                                                     | 71    |
Inst_memory_wrapper/ram_clk(Inst_memory_wrapper/ram_clk1:O)| NONE(*)(Inst_memory_wrapper/cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1)                         | 34    |
Inst_memory_wrapper/cpu_memory/N1                          | NONE(Inst_memory_wrapper/cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 32    |
-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.755ns (Maximum Frequency: 128.948MHz)
   Minimum input arrival time before clock: 5.061ns
   Maximum output required time after clock: 3.900ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.272ns (frequency: 440.121MHz)
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Delay:               2.272ns (Levels of Logic = 1)
  Source:            clock_divider.counter_1 (FF)
  Destination:       cpu_clock (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clock_divider.counter_1 to cpu_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.721  clock_divider.counter_1 (clock_divider.counter_1)
     LUT2:I0->O            1   0.203   0.579  GND_6_o_clock_divider.counter[1]_equal_198_o<1>1 (GND_6_o_clock_divider.counter[1]_equal_198_o)
     FDCE:CE                   0.322          cpu_clock
    ----------------------------------------
    Total                      2.272ns (0.972ns logic, 1.300ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cpu_clock'
  Clock period: 7.755ns (frequency: 128.948MHz)
  Total number of paths / destination ports: 35564 / 144
-------------------------------------------------------------------------
Delay:               7.755ns (Levels of Logic = 7)
  Source:            brain.pc_4_1 (FF)
  Destination:       brain.pc_3 (FF)
  Source Clock:      cpu_clock rising
  Destination Clock: cpu_clock rising

  Data Path: brain.pc_4_1 to brain.pc_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.447   0.830  brain.pc_4_1 (brain.pc_4_1)
     LUT4:I3->O           14   0.205   0.958  Mram_brain.pc[4]_X_6_o_wide_mux_8_OUT211 (Mram_brain.pc[4]_X_6_o_wide_mux_8_OUT21)
     LUT5:I4->O            6   0.205   0.745  Mmux_n0335171_SW0_1 (Mmux_n0335171_SW0)
     LUT6:I5->O           17   0.205   1.028  _n0809_inv11 (_n0809_inv1)
     LUT6:I5->O            4   0.205   0.788  Mmux_n033566 (Mmux_n0335127)
     LUT6:I4->O            1   0.203   0.580  Mmux_n0335129 (Mmux_n0335128)
     LUT6:I5->O            2   0.205   0.845  Mmux_n03351210 (Madd_GND_6_o_GND_6_o_add_173_OUT_lut<3>)
     LUT6:I3->O            2   0.205   0.000  Mmux_GND_6_o_GND_6_o_mux_174_OUT51 (GND_6_o_GND_6_o_mux_174_OUT<4>)
     FDCE:D                    0.102          brain.pc_4
    ----------------------------------------
    Total                      7.755ns (1.982ns logic, 5.773ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.943ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       cpu_clock (FF)
  Destination Clock: clk rising

  Data Path: rst to cpu_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.291  rst_IBUF (rst_IBUF)
     FDCE:CLR                  0.430          cpu_clock
    ----------------------------------------
    Total                      2.943ns (1.652ns logic, 1.291ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cpu_clock'
  Total number of paths / destination ports: 72 / 72
-------------------------------------------------------------------------
Offset:              5.061ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       brain.wide_buffer_int_0 (FF)
  Destination Clock: cpu_clock rising

  Data Path: rst to brain.wide_buffer_int_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.636  rst_IBUF (rst_IBUF)
     LUT5:I0->O            2   0.203   0.617  _n0697_inv11 (_n0697_inv1)
     LUT6:I5->O           10   0.205   0.856  _n0717_inv1 (_n0717_inv)
     FDE:CE                    0.322          brain.wide_buffer_int_0
    ----------------------------------------
    Total                      5.061ns (1.952ns logic, 3.109ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpu_clock'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              3.900ns (Levels of Logic = 1)
  Source:            Inst_memory_wrapper/done_buffer (FF)
  Destination:       porta<7> (PAD)
  Source Clock:      cpu_clock rising

  Data Path: Inst_memory_wrapper/done_buffer to porta<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   0.882  Inst_memory_wrapper/done_buffer (Inst_memory_wrapper/done_buffer)
     OBUF:I->O                 2.571          porta_7_OBUF (porta<7>)
    ----------------------------------------
    Total                      3.900ns (3.018ns logic, 0.882ns route)
                                       (77.4% logic, 22.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Inst_memory_wrapper/ram_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cpu_clock      |    2.700|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.272|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cpu_clock
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
Inst_memory_wrapper/ram_clk|    7.717|         |         |         |
cpu_clock                  |    7.755|         |         |         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.05 secs
 
--> 


Total memory usage is 131732 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   39 (   0 filtered)
Number of infos    :   15 (   0 filtered)

