--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml trafficController.twx trafficController.ncd -o
trafficController.twr trafficController.pcf -ucf SNU-UCF.ucf

Design file:              trafficController.ncd
Physical constraint file: trafficController.pcf
Device,package,speed:     xc3s50an,tqg144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
car_async      |    1.787(R)|   -0.150(R)|clock_BUFGP       |   0.000|
reset          |    2.226(R)|   -0.861(R)|clock_BUFGP       |   0.000|
time_country<0>|    5.682(R)|   -3.767(R)|clock_BUFGP       |   0.000|
time_country<1>|    5.696(R)|   -3.778(R)|clock_BUFGP       |   0.000|
time_country<2>|    5.018(R)|   -3.220(R)|clock_BUFGP       |   0.000|
time_country<3>|    4.940(R)|   -3.146(R)|clock_BUFGP       |   0.000|
time_yellow<0> |    5.580(R)|   -3.548(R)|clock_BUFGP       |   0.000|
time_yellow<1> |    4.996(R)|   -3.081(R)|clock_BUFGP       |   0.000|
time_yellow<2> |    4.041(R)|   -2.290(R)|clock_BUFGP       |   0.000|
time_yellow<3> |    3.778(R)|   -2.091(R)|clock_BUFGP       |   0.000|
---------------+------------+------------+------------------+--------+

Clock clock to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
country_green |    8.466(R)|clock_BUFGP       |   0.000|
country_red   |    8.706(R)|clock_BUFGP       |   0.000|
country_yellow|    8.753(R)|clock_BUFGP       |   0.000|
highway_green |    8.484(R)|clock_BUFGP       |   0.000|
highway_red   |    8.674(R)|clock_BUFGP       |   0.000|
highway_yellow|    8.766(R)|clock_BUFGP       |   0.000|
tm_carsync    |    6.099(R)|clock_BUFGP       |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    5.998|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
reset          |tm_reset       |    7.389|
time_country<0>|tm_country     |    9.564|
time_country<1>|tm_country     |    9.578|
time_country<2>|tm_country     |    8.900|
time_country<3>|tm_country     |    8.822|
time_yellow<0> |tm_yellow      |   10.004|
time_yellow<1> |tm_yellow      |    9.420|
time_yellow<2> |tm_yellow      |    8.465|
time_yellow<3> |tm_yellow      |    8.202|
---------------+---------------+---------+


Analysis completed Thu Nov 30 22:19:54 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 347 MB



