Data_For_RDAFlowver5.0
	top levelÎŠ
mb_usb_hdmi_topÑ
LinkDesign_BlackboxesB
-mb_block_i/microblaze_0_local_memory/lmb_brammb_usb_lmb_bram_0#
color_instance/dino_romdino_romB
 mb_block_i/microblaze_0_axi_intcmb_usb_microblaze_0_axi_intc_0*
mb_block_i/clk_wiz_1mb_usb_clk_wiz_1_04
mb_block_i/axi_uartlite_0mb_usb_axi_uartlite_0_0B
-mb_block_i/microblaze_0_local_memory/dlmb_v10mb_usb_dlmb_v10_0B
-mb_block_i/microblaze_0_local_memory/ilmb_v10mb_usb_ilmb_v10_02
mb_block_i/gpio_usb_keycodemb_usb_axi_gpio_2_0V
7mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlrmb_usb_ilmb_bram_if_cntlr_0<
mb_block_i/rst_clk_wiz_1_100Mmb_usb_rst_clk_wiz_1_100M_0
vga_to_hdmi	hdmi_tx_08
'mb_block_i/microblaze_0_axi_periph/xbarmb_usb_xbar_0V
7mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlrmb_usb_dlmb_bram_if_cntlr_0.
mb_block_i/gpio_usb_rstmb_usb_axi_gpio_0_0"
mb_block_i/mdm_1mb_usb_mdm_1_0-
mb_block_i/spi_usbmb_usb_axi_quad_spi_0_0.
mb_block_i/gpio_usb_intmb_usb_axi_gpio_1_00
mb_block_i/timer_usb_aximb_usb_axi_timer_0_0
clk_wiz	clk_wiz_00
mb_block_i/microblaze_0mb_usb_microblaze_0_0¾>
synthFileNamesJ
10DF:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhdG
11AF:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhdK
12EF:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhdI
13CF:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhdI
14CF:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/EQ_COMPARE_MACRO.vhdF
20@F:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/ADDSUB_MACRO.vM
15GF:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhdH
21BF:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.vH
16BF:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhdK
22EF:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.vC
17=F:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/MACC_MACRO.vhdC
18=F:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/MULT_MACRO.vhdH
23BF:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.vG
19AF:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/ADDMACC_MACRO.vL
24FF:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/COUNTER_LOAD_MACRO.vJ
25DF:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/COUNTER_TC_MACRO.vD
30>F:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/MULT_MACRO.v
NumFileNames78J
26DF:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/EQ_COMPARE_MACRO.vJ
31DF:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/retarget/MULT18X18.vhd=
18F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_VCOMP.vhdN
27HF:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.vK
32EF:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/retarget/MULT18X18S.vhd<
27F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_VPKG.vhdI
28CF:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/FIFO_SYNC_MACRO.v@
33:F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:
35F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.vD
29>F:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/MACC_MACRO.vB
34<F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv=
48F:/Xilinx/Vivado/2022.2/scripts/rt/data/internal_cells.vF
35@F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.svg
40aD:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.srcs/sources_1/new/game_logic.sv3
5.F:/Xilinx/Vivado/2022.2/scripts/rt/data/BUFT.v{
36uD:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.srcs/sources_1/imports/design_source/Color_Mapper.svy
41sD:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.srcs/sources_1/imports/design_source/hex_driver.svF
6AF:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/unimacro_VCOMP.vhdq
37kD:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.srcs/sources_1/imports/Desktop/Dinosaur.sva
42[D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.srcs/sources_1/new/lfsr.svE
7@F:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/ADDMACC_MACRO.vhd}
38wD:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.srcs/sources_1/imports/design_source/VGA_controller.sv~
43xD:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.svD
8?F:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/ADDSUB_MACRO.vhdi
39cD:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.srcs/sources_1/new/dino_palette.sv”
44D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/.Xil/Vivado-1804-Zephyrus/realtime/mb_usb_microblaze_0_0_stub.vŒ
50…D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/.Xil/Vivado-1804-Zephyrus/realtime/mb_usb_xbar_0_stub.vF
9AF:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd
45‰D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/.Xil/Vivado-1804-Zephyrus/realtime/mb_usb_dlmb_v10_0_stub.v
51–D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/.Xil/Vivado-1804-Zephyrus/realtime/mb_usb_microblaze_0_axi_intc_0_stub.v
46‰D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/.Xil/Vivado-1804-Zephyrus/realtime/mb_usb_ilmb_v10_0_stub.v
52†D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/.Xil/Vivado-1804-Zephyrus/realtime/mb_usb_mdm_1_0_stub.vš
47“D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/.Xil/Vivado-1804-Zephyrus/realtime/mb_usb_dlmb_bram_if_cntlr_0_stub.v‘
53ŠD:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/.Xil/Vivado-1804-Zephyrus/realtime/mb_usb_clk_wiz_1_0_stub.vš
48“D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/.Xil/Vivado-1804-Zephyrus/realtime/mb_usb_ilmb_bram_if_cntlr_0_stub.vš
54“D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/.Xil/Vivado-1804-Zephyrus/realtime/mb_usb_rst_clk_wiz_1_100M_0_stub.v
49‰D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/.Xil/Vivado-1804-Zephyrus/realtime/mb_usb_lmb_bram_0_stub.v–
60D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/.Xil/Vivado-1804-Zephyrus/realtime/mb_usb_axi_uartlite_0_0_stub.v’
55‹D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/.Xil/Vivado-1804-Zephyrus/realtime/mb_usb_axi_gpio_0_0_stub.vˆ
61D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/.Xil/Vivado-1804-Zephyrus/realtime/clk_wiz_0_stub.v’
56‹D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/.Xil/Vivado-1804-Zephyrus/realtime/mb_usb_axi_gpio_1_0_stub.vˆ
62D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/.Xil/Vivado-1804-Zephyrus/realtime/hdmi_tx_0_stub.v’
57‹D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/.Xil/Vivado-1804-Zephyrus/realtime/mb_usb_axi_gpio_2_0_stub.v‡
63€D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/.Xil/Vivado-1804-Zephyrus/realtime/dino_rom_stub.v“
58ŒD:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/.Xil/Vivado-1804-Zephyrus/realtime/mb_usb_axi_timer_0_0_stub.vm
64gd:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.gen/sources_1/bd/mb_usb/synth/mb_usb.v–
59D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/.Xil/Vivado-1804-Zephyrus/realtime/mb_usb_axi_quad_spi_0_0_stub.vl
70fD:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/1993/src/numeric_std.vhdˆ
65d:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.gen/sources_1/bd/mb_usb/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.vg
71aD:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/1993/src/textio.vhd¨
66¡d:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_xlconcat_0/synth/mb_usb_microblaze_0_xlconcat_0.vi
72cD:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/1993/src/timing_p.vhd7
671F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhdi
73cD:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/1993/src/timing_b.vhdi
68cD:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/1993/src/std_1164.vhdi
74cD:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/1993/src/prmtvs_p.vhdi
69cD:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/1993/src/standard.vhdi
75cD:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/1993/src/prmtvs_b.vhdi
76cD:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/1993/src/syn_arit.vhdi
77cD:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.runs/synth_1/1993/src/syn_unsi.vhdÑ

synthStatsQ
asyncResetRegAtDSPOutput
L57
Mnullname
F38
O\vga/vc_reg[0] Q
asyncResetRegAtDSPOutput
L56
Mnullname
F38
O\vga/hc_reg[0] Q
asyncResetRegAtDSPOutput
L57
Mnullname
F38
O\vga/vc_reg[0] Q
asyncResetRegAtDSPOutput
L57
Mnullname
F38
O\vga/vc_reg[0] Q
asyncResetRegAtDSPOutput
L56
Mnullname
F38
O\vga/hc_reg[0] Q
asyncResetRegAtDSPOutput
L57
Mnullname
F38
O\vga/vc_reg[0] Q
asyncResetRegAtDSPOutput
L56
Mnullname
F38
O\vga/hc_reg[0] ù1
ElaboratedNamesForRQSß1
DSP_RAM.
1183769# {color_instance/bg_address0_i__3} (
626713 {color_instance/cactus_x3_i} u
1355801j {color_instance/rom_address5_i__3} {color_instance/rom_address5_i__4} {color_instance/rom_address5_i__5} 1
778265' {color_instance/moon_sprite_index1_i} Á
1282073µ {color_instance/rom_address3_i__16} {color_instance/rom_address3_i__19} {color_instance/rom_address3_i__22} {color_instance/rom_address3_i__25} {color_instance/rom_address3_i__28} ·
1421337« {color_instance/bg_address0_i__0} {color_instance/bg_address1_i__4} {color_instance/bg_address1_i__5} {color_instance/bg_address2_i__6} {color_instance/bg_address3_i__6} /
1101849$ {color_instance/rom_address4_i__4} œ
1327129 {color_instance/rom_address0_i__1} {color_instance/rom_address1_i__14} {color_instance/rom_address2_i__23} {color_instance/rom_address3_i__33} \
725017R {color_instance/RTL_ADD} {color_instance/RTL_ADD__0} {color_instance/RTL_ADD__1} 
393240 {vga/vs3_i} /
1134617$ {color_instance/rom_address4_i__1} $
1200153 {color_instance/red6_i} /
1060889$ {color_instance/rom_address5_i__6} /
1064985$ {color_instance/rom_address6_i__0} &
688153 {color_instance/bird_x3_i} (
241665 {game_logic/scroll_speed0_i} $
241666 {dino/dino_state_next_i} B
12042497 {color_instance/red4_i__1} {color_instance/red5_i__1} !
176129 {game_logic/score0_i} .
602137$ {color_instance/scroll_counter0_i} 
339992 {vga/hs3_i} T
1331225I {color_instance/rom_address2_i__24} {color_instance/rom_address3_i__34} *
880665  {color_instance/dino_frame0_i} 2
73754) {color_instance/dino_palette/palette_i} š
925721 {color_instance/RTL_ADD__10} {color_instance/RTL_ADD__11} {color_instance/RTL_ADD__7} {color_instance/RTL_ADD__8} {color_instance/RTL_ADD__9} œ
1237017 {color_instance/rom_address0_i__0} {color_instance/rom_address1_i__12} {color_instance/rom_address2_i__21} {color_instance/rom_address3_i__31} &
786457 {color_instance/moon_x0_i} ,
1069081! {color_instance/rom_address6_i} À
1290265´ {color_instance/rom_address0_i__2} {color_instance/rom_address0_i__3} {color_instance/rom_address0_i__4} {color_instance/rom_address0_i__5} {color_instance/rom_address0_i__6} {color_instance/rom_address1_i__15} {color_instance/rom_address1_i__16} {color_instance/rom_address1_i__17} {color_instance/rom_address1_i__18} {color_instance/rom_address1_i__19} {color_instance/rom_address2_i__25} {color_instance/rom_address2_i__26} {color_instance/rom_address2_i__27} {color_instance/rom_address2_i__28} {color_instance/rom_address2_i__29} {color_instance/rom_address2_i__30} {color_instance/rom_address2_i__31} {color_instance/rom_address2_i__32} {color_instance/rom_address2_i__33} {color_instance/rom_address2_i__34} {color_instance/rom_address3_i__35} {color_instance/rom_address3_i__36} {color_instance/rom_address3_i__37} {color_instance/rom_address3_i__38} {color_instance/rom_address3_i__39} {color_instance/rom_address3_i__40} {color_instance/rom_address3_i__41} {color_instance/rom_address3_i__42} {color_instance/rom_address3_i__43} {color_instance/rom_address3_i__44} 5
77850, {color_instance/dino_palette/palette_i__0} •
1110041‰ {color_instance/bg_address0_i__1} {color_instance/bg_address1_i__6} {color_instance/bg_address2_i__7} {color_instance/bg_address3_i__7} 
274456 {vga/vc0_i} &
704537 {color_instance/bird_x0_i} -
856089# {color_instance/frame_counter0_i} !
315394 {dino/dino_y_next4_i} œ
1142809 {color_instance/rom_address0_i__7} {color_instance/rom_address1_i__20} {color_instance/rom_address2_i__35} {color_instance/rom_address3_i__45} ˜
802841 {color_instance/RTL_ADD__2} {color_instance/RTL_ADD__3} {color_instance/RTL_ADD__4} {color_instance/RTL_ADD__5} {color_instance/RTL_ADD__6} .
1114137# {color_instance/bg_address3_i__8} 
249880 {vga/vc_i__0} T
1241113I {color_instance/rom_address2_i__22} {color_instance/rom_address3_i__32} v
1363993k {color_instance/rom_address3_i__11} {color_instance/rom_address3_i__5} {color_instance/rom_address3_i__8} !
319490 {dino/dino_y_next3_i} T
1146905I {color_instance/rom_address2_i__36} {color_instance/rom_address3_i__46} P
1118233E {color_instance/bg_address2_i__8} {color_instance/bg_address3_i__9} -
901145# {color_instance/dino_frame0_i__0} /
1171481$ {color_instance/bg_address2_i__10} $
282626 {dino/dino_y_next1_i__0} '
253953 {game_logic/sec_counter0_i} ™
1216537 {color_instance/rom_address0_i} {color_instance/rom_address1_i__10} {color_instance/rom_address2_i__19} {color_instance/rom_address3_i__29} &
765977 {color_instance/moon_x1_i} \
741401R {color_instance/RTL_SUB} {color_instance/RTL_SUB__0} {color_instance/RTL_SUB__1} /
225283% {HexA/counter0_i} {HexB/counter0_i} $
286722 {dino/dino_y_next0_i__0} –
1175577Š {color_instance/bg_address0_i__2} {color_instance/bg_address1_i__7} {color_instance/bg_address2_i__9} {color_instance/bg_address3_i__10} -
618521# {color_instance/scroll_offset1_i} ’
1441817† {color_instance/bg_address0_i} {color_instance/bg_address1_i__2} {color_instance/bg_address2_i__5} {color_instance/bg_address3_i__5} ¾
1273881² {color_instance/rom_address5_i__10} {color_instance/rom_address5_i__11} {color_instance/rom_address5_i__7} {color_instance/rom_address5_i__8} {color_instance/rom_address5_i__9} 
286744 {vga/hc0_i} .
1445913# {color_instance/bg_address1_i__3} T
1220633I {color_instance/rom_address2_i__20} {color_instance/rom_address3_i__30} »
1372185¯ {color_instance/rom_address0_i__10} {color_instance/rom_address0_i__8} {color_instance/rom_address0_i__9} {color_instance/rom_address1_i__21} {color_instance/rom_address1_i__22} {color_instance/rom_address1_i__23} {color_instance/rom_address2_i__37} {color_instance/rom_address2_i__38} {color_instance/rom_address2_i__39} {color_instance/rom_address3_i__47} {color_instance/rom_address3_i__48} {color_instance/rom_address3_i__49} (
679961 {color_instance/cactus_x0_i} 0
1224729% {color_instance/rom_address1_i__11} „
65539{ {HexA/hex_i} {HexA/hex_i__0} {HexA/hex_i__1} {HexA/hex_i__2} {HexB/hex_i} {HexB/hex_i__0} {HexB/hex_i__1} {HexB/hex_i__2} ˜
819225 {color_instance/RTL_SUB__2} {color_instance/RTL_SUB__3} {color_instance/RTL_SUB__4} {color_instance/RTL_SUB__5} {color_instance/RTL_SUB__6} È
blackBoxInfoB
-mb_block_i/microblaze_0_local_memory/lmb_brammb_usb_lmb_bram_0#
color_instance/dino_romdino_romB
 mb_block_i/microblaze_0_axi_intcmb_usb_microblaze_0_axi_intc_0*
mb_block_i/clk_wiz_1mb_usb_clk_wiz_1_04
mb_block_i/axi_uartlite_0mb_usb_axi_uartlite_0_0B
-mb_block_i/microblaze_0_local_memory/dlmb_v10mb_usb_dlmb_v10_0B
-mb_block_i/microblaze_0_local_memory/ilmb_v10mb_usb_ilmb_v10_02
mb_block_i/gpio_usb_keycodemb_usb_axi_gpio_2_0V
7mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlrmb_usb_ilmb_bram_if_cntlr_0<
mb_block_i/rst_clk_wiz_1_100Mmb_usb_rst_clk_wiz_1_100M_0
vga_to_hdmi	hdmi_tx_08
'mb_block_i/microblaze_0_axi_periph/xbarmb_usb_xbar_0V
7mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlrmb_usb_dlmb_bram_if_cntlr_0.
mb_block_i/gpio_usb_rstmb_usb_axi_gpio_0_0"
mb_block_i/mdm_1mb_usb_mdm_1_0-
mb_block_i/spi_usbmb_usb_axi_quad_spi_0_0.
mb_block_i/gpio_usb_intmb_usb_axi_gpio_1_00
mb_block_i/timer_usb_aximb_usb_axi_timer_0_0
clk_wiz	clk_wiz_00
mb_block_i/microblaze_0mb_usb_microblaze_0_0Š
synth_design
isIncremental0
Runtime0
Threads used2^
argsV-verilog_define default::[not_specified] -top  mb_usb_hdmi_top -part  xc7s50csga324-1 
resynthPerc0.00
Cputime0
blackBoxPercinf
	directive 
synth_design_metrics$
mismatchedAddSubOperatorWidths-1
lowMaxFanout-1
NumUnregisteredPorts0
caseNotFullNoDefault-1
	smallSrls-1
srlsWithResetLogic-1
shallowRAMWithAttribute-1
hierMFO0
bigRAMs-1
NetsWithMixedFanouts-1
DSPsWithKeep0
RQS_Results