# compile vhdl design source files
vhdl xil_defaultlib  "../../../ECE_459_Final_Project.srcs/sources_1/new/FA.vhd"
vhdl xil_defaultlib  "../../../ECE_459_Final_Project.srcs/sim_1/new/tb_FA1.vhd"
