{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465231215853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465231215853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 01:40:15 2016 " "Processing started: Tue Jun 07 01:40:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465231215853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465231215853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465231215853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1465231217196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu2_tb.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/cpu2_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465231217337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465231217337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count16rle.v 1 1 " "Found 1 design units, including 1 entities, in source file count16rle.v" { { "Info" "ISGN_ENTITY_NAME" "1 count16rle " "Found entity 1: count16rle" {  } { { "count16rle.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/count16rle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465231217353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465231217353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465231217368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465231217368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465231217384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465231217384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm.v 1 1 " "Found 1 design units, including 1 entities, in source file sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm " "Found entity 1: sm" {  } { { "sm.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/sm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465231217400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465231217400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/regfile_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465231217415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465231217415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_tb " "Found entity 1: sm_tb" {  } { { "sm_tb.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/sm_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465231217431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465231217431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file reg16_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16_tb " "Found entity 1: reg16_tb" {  } { { "reg16_tb.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/reg16_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465231217447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465231217447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.v 1 1 " "Found 1 design units, including 1 entities, in source file reg16.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/reg16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465231217462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465231217462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxreg16_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file muxreg16_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxreg16_tb " "Found entity 1: muxreg16_tb" {  } { { "muxreg16_tb.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/muxreg16_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465231217478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465231217478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxreg16.v 1 1 " "Found 1 design units, including 1 entities, in source file muxreg16.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxreg16 " "Found entity 1: muxreg16" {  } { { "muxreg16.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/muxreg16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465231217493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465231217493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file imem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem_tb " "Found entity 1: imem_tb" {  } { { "imem_tb.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/imem_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465231217509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465231217509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_tb " "Found entity 1: dmem_tb" {  } { { "dmem_tb.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/dmem_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465231217525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465231217525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cputop.v 3 3 " "Found 3 design units, including 3 entities, in source file cputop.v" { { "Info" "ISGN_ENTITY_NAME" "1 cputop " "Found entity 1: cputop" {  } { { "cputop.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/cputop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465231217540 ""} { "Info" "ISGN_ENTITY_NAME" "2 sevenseg " "Found entity 2: sevenseg" {  } { { "cputop.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/cputop.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465231217540 ""} { "Info" "ISGN_ENTITY_NAME" "3 sound " "Found entity 3: sound" {  } { { "cputop.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/cputop.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465231217540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465231217540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count16rle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file count16rle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 count16rle_tb " "Found entity 1: count16rle_tb" {  } { { "count16rle_tb.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/count16rle_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465231217556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465231217556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/alu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465231217587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465231217587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465231217603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465231217603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465231217618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465231217618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465231217634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465231217634 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cputop " "Elaborating entity \"cputop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1465231217837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "cputop.v" "cpu" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/cputop.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231217837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem cpu:cpu\|imem:imem " "Elaborating entity \"imem\" for hierarchy \"cpu:cpu\|imem:imem\"" {  } { { "cpu.v" "imem" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/cpu.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231217931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu\|imem:imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu\|imem:imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/imem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|imem:imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu\|imem:imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/imem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465231218072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|imem:imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu\|imem:imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file base.mif " "Parameter \"init_file\" = \"base.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218072 ""}  } { { "imem.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/imem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465231218072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vo91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vo91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vo91 " "Found entity 1: altsyncram_vo91" {  } { { "db/altsyncram_vo91.tdf" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/db/altsyncram_vo91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465231218197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465231218197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vo91 cpu:cpu\|imem:imem\|altsyncram:altsyncram_component\|altsyncram_vo91:auto_generated " "Elaborating entity \"altsyncram_vo91\" for hierarchy \"cpu:cpu\|imem:imem\|altsyncram:altsyncram_component\|altsyncram_vo91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem cpu:cpu\|dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"cpu:cpu\|dmem:dmem\"" {  } { { "cpu.v" "dmem" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/cpu.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu\|dmem:dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu\|dmem:dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/dmem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|dmem:dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu\|dmem:dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/dmem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465231218243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|dmem:dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu\|dmem:dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218243 ""}  } { { "dmem.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/dmem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465231218243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6g1 " "Found entity 1: altsyncram_m6g1" {  } { { "db/altsyncram_m6g1.tdf" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/db/altsyncram_m6g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465231218353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465231218353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6g1 cpu:cpu\|dmem:dmem\|altsyncram:altsyncram_component\|altsyncram_m6g1:auto_generated " "Elaborating entity \"altsyncram_m6g1\" for hierarchy \"cpu:cpu\|dmem:dmem\|altsyncram:altsyncram_component\|altsyncram_m6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm cpu:cpu\|sm:sm0 " "Elaborating entity \"sm\" for hierarchy \"cpu:cpu\|sm:sm0\"" {  } { { "cpu.v" "sm0" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/cpu.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count16rle cpu:cpu\|count16rle:pc0 " "Elaborating entity \"count16rle\" for hierarchy \"cpu:cpu\|count16rle:pc0\"" {  } { { "cpu.v" "pc0" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/cpu.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218368 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 count16rle.v(20) " "Verilog HDL assignment warning at count16rle.v(20): truncated value with size 32 to match size of target (16)" {  } { { "count16rle.v" "" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/count16rle.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465231218368 "|cputop|cpu:cpu|count16rle:pc0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 cpu:cpu\|reg16:ir0 " "Elaborating entity \"reg16\" for hierarchy \"cpu:cpu\|reg16:ir0\"" {  } { { "cpu.v" "ir0" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/cpu.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:cpu\|regfile:regfile0 " "Elaborating entity \"regfile\" for hierarchy \"cpu:cpu\|regfile:regfile0\"" {  } { { "cpu.v" "regfile0" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/cpu.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxreg16 cpu:cpu\|muxreg16:sr1_0 " "Elaborating entity \"muxreg16\" for hierarchy \"cpu:cpu\|muxreg16:sr1_0\"" {  } { { "cpu.v" "sr1_0" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/cpu.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu\|alu:alu0\"" {  } { { "cpu.v" "alu0" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/cpu.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:sevenseg " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:sevenseg\"" {  } { { "cputop.v" "sevenseg" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/cputop.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound sound:sound " "Elaborating entity \"sound\" for hierarchy \"sound:sound\"" {  } { { "cputop.v" "sound" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/cputop.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465231218462 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1465231218947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465231219259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 01:40:19 2016 " "Processing ended: Tue Jun 07 01:40:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465231219259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465231219259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465231219259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465231219259 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus II Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465231220133 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465231221914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465231221914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 01:40:20 2016 " "Processing started: Tue Jun 07 01:40:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465231221914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465231221914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim cpu cpu " "Command: quartus_sh -t c:/altera/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim cpu cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465231221914 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim cpu cpu " "Quartus(args): --rtl_sim cpu cpu" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1465231221914 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1465231224134 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Quartus II" 0 0 1465231224462 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1465231224467 ""}
{ "Warning" "0" "" "Warning: File cpu_run_msim_rtl_verilog.do already exists - backing up current file as cpu_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File cpu_run_msim_rtl_verilog.do already exists - backing up current file as cpu_run_msim_rtl_verilog.do.bak11" 0 0 "Quartus II" 0 0 1465231225259 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/simulation/modelsim/cpu_run_msim_rtl_verilog.do" {  } { { "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/simulation/modelsim/cpu_run_msim_rtl_verilog.do" "0" { Text "C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/simulation/modelsim/cpu_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/KoheiYamamoto/Desktop/FPGA-6-1-3/Fin/Fin-M/cpu10-M-2/simulation/modelsim/cpu_run_msim_rtl_verilog.do" 0 0 "Quartus II" 0 0 1465231225430 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Quartus II" 0 0 1465231225430 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Quartus II" 0 0 1465231227399 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 3 s " "Quartus II Flow was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465231558636 ""}
