// Seed: 1409098160
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34
);
  output wire id_34;
  inout wire id_33;
  inout wire id_32;
  input wire id_31;
  input wire id_30;
  inout wire id_29;
  inout wire id_28;
  output wire id_27;
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_17 = 1'd0;
  id_35(
      .id_0(id_33)
  );
endmodule
macromodule module_1 (
    input wor id_0,
    output uwire id_1,
    input tri id_2,
    output tri id_3,
    input supply0 id_4,
    input uwire id_5,
    output wand id_6,
    input supply0 id_7,
    input wor id_8,
    input uwire id_9,
    output uwire id_10,
    output tri id_11,
    output supply1 id_12,
    input tri id_13,
    output tri1 id_14,
    output tri id_15,
    output wire id_16,
    output tri1 id_17,
    output supply0 id_18,
    input supply1 id_19,
    input supply0 id_20,
    input tri0 id_21,
    input tri id_22,
    input supply0 id_23,
    input tri0 id_24,
    input wor id_25,
    output wor id_26,
    output supply0 id_27,
    input wand id_28,
    output wand id_29,
    input tri0 id_30,
    input tri0 id_31,
    input wand id_32,
    input tri1 id_33,
    output tri1 id_34,
    output wor id_35,
    output wand id_36,
    output supply0 id_37,
    input wor id_38,
    input wor id_39,
    input uwire id_40,
    input tri0 id_41,
    input tri1 id_42,
    input tri0 id_43,
    input tri0 id_44,
    input supply1 id_45,
    input tri0 id_46,
    output tri0 id_47,
    input wand id_48,
    input wand id_49,
    input tri0 id_50
);
  assign id_17 = 1;
  wire id_52;
  wire id_53;
  module_0 modCall_1 (
      id_53,
      id_53,
      id_52,
      id_53,
      id_52,
      id_53,
      id_53,
      id_52,
      id_53,
      id_53,
      id_53,
      id_53,
      id_52,
      id_53,
      id_53,
      id_53,
      id_52,
      id_52,
      id_53,
      id_53,
      id_53,
      id_52,
      id_53,
      id_52,
      id_52,
      id_53,
      id_52,
      id_53,
      id_53,
      id_52,
      id_53,
      id_52,
      id_52,
      id_52
  );
endmodule
