.version 1.4
// Copyright 2010 The MathWorks, Inc.
.target sm_13
.shared .align 4 .b8 __cuda_local_var_23496_31_blockB__0[1088];
.shared .align 4 .b8 __cuda_local_var_23497_31_blockC__1[1088];
.shared .align 4 .b8 __cuda_local_var_23445_32_block__2[1088];
.shared .align 2 .b8 __cuda_local_var_23496_31_blockB__3[544];
.shared .align 2 .b8 __cuda_local_var_23497_31_blockC__4[544];
.shared .align 2 .b8 __cuda_local_var_23445_32_block__5[544];
.shared .align 16 .b8 __cuda_local_var_23496_31_blockB__6[4352];
.shared .align 16 .b8 __cuda_local_var_23497_31_blockC__7[4352];
.shared .align 16 .b8 __cuda_local_var_23445_32_block__8[4352];
.shared .align 8 .b8 __cuda_local_var_23496_31_blockB__9[2176];
.shared .align 8 .b8 __cuda_local_var_23497_31_blockC__10[2176];
.shared .align 8 .b8 __cuda_local_var_23445_32_block__11[2176];
.shared .align 16 .b8 __cuda_local_var_23496_31_blockB__12[4352];
.shared .align 16 .b8 __cuda_local_var_23497_31_blockC__13[4352];
.shared .align 16 .b8 __cuda_local_var_23445_32_block__14[4352];
.shared .align 8 .b8 __cuda_local_var_23496_31_blockB__15[2176];
.shared .align 8 .b8 __cuda_local_var_23497_31_blockC__16[2176];
.shared .align 8 .b8 __cuda_local_var_23445_32_block__17[2176];
.shared .align 8 .b8 __cuda_local_var_23496_31_blockB__18[2176];
.shared .align 8 .b8 __cuda_local_var_23497_31_blockC__19[2176];
.shared .align 8 .b8 __cuda_local_var_23445_32_block__20[2176];
.shared .align 4 .b8 __cuda_local_var_23496_31_blockB__21[1088];
.shared .align 4 .b8 __cuda_local_var_23497_31_blockC__22[1088];
.shared .align 4 .b8 __cuda_local_var_23445_32_block__23[1088];
.shared .align 2 .b8 __cuda_local_var_23496_31_blockB__24[544];
.shared .align 2 .b8 __cuda_local_var_23497_31_blockC__25[544];
.shared .align 2 .b8 __cuda_local_var_23445_32_block__26[544];
.shared .align 1 .b8 __cuda_local_var_23496_31_blockB__27[272];
.shared .align 1 .b8 __cuda_local_var_23497_31_blockC__28[272];
.shared .align 1 .b8 __cuda_local_var_23445_32_block__29[272];
.shared .align 2 .b8 __cuda_local_var_23496_31_blockB__30[544];
.shared .align 2 .b8 __cuda_local_var_23497_31_blockC__31[544];
.shared .align 2 .b8 __cuda_local_var_23445_32_block__32[544];
.shared .align 1 .b8 __cuda_local_var_23496_31_blockB__33[272];
.shared .align 1 .b8 __cuda_local_var_23497_31_blockC__34[272];
.shared .align 1 .b8 __cuda_local_var_23445_32_block__35[272];
.shared .align 4 .b8 __cuda_local_var_23496_31_blockB__36[1088];
.shared .align 4 .b8 __cuda_local_var_23497_31_blockC__37[1088];
.shared .align 4 .b8 __cuda_local_var_23445_32_block__38[1088];
.shared .align 2 .b8 __cuda_local_var_23496_31_blockB__39[544];
.shared .align 2 .b8 __cuda_local_var_23497_31_blockC__40[544];
.shared .align 2 .b8 __cuda_local_var_23445_32_block__41[544];
.shared .align 16 .b8 __cuda_local_var_23496_31_blockB__42[4352];
.shared .align 16 .b8 __cuda_local_var_23497_31_blockC__43[4352];
.shared .align 16 .b8 __cuda_local_var_23445_32_block__44[4352];
.shared .align 8 .b8 __cuda_local_var_23496_31_blockB__45[2176];
.shared .align 8 .b8 __cuda_local_var_23497_31_blockC__46[2176];
.shared .align 8 .b8 __cuda_local_var_23445_32_block__47[2176];
.shared .align 16 .b8 __cuda_local_var_23496_31_blockB__48[4352];
.shared .align 16 .b8 __cuda_local_var_23497_31_blockC__49[4352];
.shared .align 16 .b8 __cuda_local_var_23445_32_block__50[4352];
.shared .align 8 .b8 __cuda_local_var_23496_31_blockB__51[2176];
.shared .align 8 .b8 __cuda_local_var_23497_31_blockC__52[2176];
.shared .align 8 .b8 __cuda_local_var_23445_32_block__53[2176];
.shared .align 8 .b8 __cuda_local_var_23496_31_blockB__54[2176];
.shared .align 8 .b8 __cuda_local_var_23497_31_blockC__55[2176];
.shared .align 8 .b8 __cuda_local_var_23445_32_block__56[2176];
.shared .align 4 .b8 __cuda_local_var_23496_31_blockB__57[1088];
.shared .align 4 .b8 __cuda_local_var_23497_31_blockC__58[1088];
.shared .align 4 .b8 __cuda_local_var_23445_32_block__59[1088];
.shared .align 8 .b8 __cuda_local_var_23496_31_blockB__60[2176];
.shared .align 8 .b8 __cuda_local_var_23497_31_blockC__61[2176];
.shared .align 8 .b8 __cuda_local_var_23445_32_block__62[2176];
.shared .align 8 .b8 __cuda_local_var_23496_31_blockB__63[2176];
.shared .align 8 .b8 __cuda_local_var_23497_31_blockC__64[2176];
.shared .align 8 .b8 __cuda_local_var_23445_32_block__65[2176];
.shared .align 4 .b8 __cuda_local_var_23496_31_blockB__66[1088];
.shared .align 4 .b8 __cuda_local_var_23497_31_blockC__67[1088];
.shared .align 4 .b8 __cuda_local_var_23445_32_block__68[1088];
.shared .align 16 .b8 __cuda_local_var_23496_31_blockB__69[4352];
.shared .align 16 .b8 __cuda_local_var_23497_31_blockC__70[4352];
.shared .align 16 .b8 __cuda_local_var_23445_32_block__71[4352];
.shared .align 16 .b8 __cuda_local_var_23496_31_blockB__72[4352];
.shared .align 16 .b8 __cuda_local_var_23497_31_blockC__73[4352];
.shared .align 16 .b8 __cuda_local_var_23445_32_block__74[4352];
.shared .align 8 .b8 __cuda_local_var_23496_31_blockB__75[2176];
.shared .align 8 .b8 __cuda_local_var_23497_31_blockC__76[2176];
.shared .align 8 .b8 __cuda_local_var_23445_32_block__77[2176];
.shared .align 1 .b8 __cuda_local_var_23496_31_blockB__78[272];
.shared .align 1 .b8 __cuda_local_var_23497_31_blockC__79[272];
.shared .align 1 .b8 __cuda_local_var_23445_32_block__80[272];
.entry _Z22X_transpose16_TboolT_XPbS_ii (
.param .u64 __cudaparm__Z22X_transpose16_TboolT_XPbS_ii_out,
.param .u64 __cudaparm__Z22X_transpose16_TboolT_XPbS_ii_in,
.param .s32 __cudaparm__Z22X_transpose16_TboolT_XPbS_ii_numRowsIn,
.param .s32 __cudaparm__Z22X_transpose16_TboolT_XPbS_ii_numRowsOut)
{
.reg .u16 %rh<4>;
.reg .u32 %r<41>;
.reg .u64 %rd<19>;
.reg .pred %p<5>;
$LDWbegin__Z22X_transpose16_TboolT_XPbS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z22X_transpose16_TboolT_XPbS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z22X_transpose16_TboolT_XPbS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_0_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_0_3074;
$Lt_0_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_0_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z22X_transpose16_TboolT_XPbS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z22X_transpose16_TboolT_XPbS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_0_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__80;
ld.param.s32 %r5, [__cudaparm__Z22X_transpose16_TboolT_XPbS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd2, %r29;
ld.param.u64 %rd3, [__cudaparm__Z22X_transpose16_TboolT_XPbS_ii_in];
add.u64 %rd4, %rd2, %rd3;
ld.global.s8 %rh1, [%rd4+0];
cvt.s64.s32 %rd5, %r18;
cvt.s64.s32 %rd6, %r20;
mul.wide.s32 %rd7, %r20, 17;
add.u64 %rd8, %rd5, %rd7;
add.u64 %rd9, %rd1, %rd8;
st.shared.s8 [%rd9+0], %rh1;
$Lt_0_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__80;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_0_4098;
cvt.s64.s32 %rd10, %r20;
cvt.s64.s32 %rd11, %r18;
mul.wide.s32 %rd12, %r18, 17;
add.u64 %rd13, %rd10, %rd12;
add.u64 %rd14, %rd1, %rd13;
ld.shared.s8 %rh2, [%rd14+0];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd15, %r39;
ld.param.u64 %rd16, [__cudaparm__Z22X_transpose16_TboolT_XPbS_ii_out];
add.u64 %rd17, %rd15, %rd16;
st.global.s8 [%rd17+0], %rh2;
$Lt_0_4098:
exit;
$LDWend__Z22X_transpose16_TboolT_XPbS_ii:
} 
.entry _Z23X_ctranspose16_TboolT_XPbS_ii (
.param .u64 __cudaparm__Z23X_ctranspose16_TboolT_XPbS_ii_out,
.param .u64 __cudaparm__Z23X_ctranspose16_TboolT_XPbS_ii_in,
.param .s32 __cudaparm__Z23X_ctranspose16_TboolT_XPbS_ii_numRowsIn,
.param .s32 __cudaparm__Z23X_ctranspose16_TboolT_XPbS_ii_numRowsOut)
{
.reg .u16 %rh<4>;
.reg .u32 %r<41>;
.reg .u64 %rd<19>;
.reg .pred %p<5>;
$LDWbegin__Z23X_ctranspose16_TboolT_XPbS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z23X_ctranspose16_TboolT_XPbS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z23X_ctranspose16_TboolT_XPbS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_1_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_1_3074;
$Lt_1_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_1_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z23X_ctranspose16_TboolT_XPbS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z23X_ctranspose16_TboolT_XPbS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_1_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__80;
ld.param.s32 %r5, [__cudaparm__Z23X_ctranspose16_TboolT_XPbS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd2, %r29;
ld.param.u64 %rd3, [__cudaparm__Z23X_ctranspose16_TboolT_XPbS_ii_in];
add.u64 %rd4, %rd2, %rd3;
ld.global.s8 %rh1, [%rd4+0];
cvt.s64.s32 %rd5, %r18;
cvt.s64.s32 %rd6, %r20;
mul.wide.s32 %rd7, %r20, 17;
add.u64 %rd8, %rd5, %rd7;
add.u64 %rd9, %rd1, %rd8;
st.shared.s8 [%rd9+0], %rh1;
$Lt_1_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__80;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_1_4098;
cvt.s64.s32 %rd10, %r20;
cvt.s64.s32 %rd11, %r18;
mul.wide.s32 %rd12, %r18, 17;
add.u64 %rd13, %rd10, %rd12;
add.u64 %rd14, %rd1, %rd13;
ld.shared.s8 %rh2, [%rd14+0];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd15, %r39;
ld.param.u64 %rd16, [__cudaparm__Z23X_ctranspose16_TboolT_XPbS_ii_out];
add.u64 %rd17, %rd15, %rd16;
st.global.s8 [%rd17+0], %rh2;
$Lt_1_4098:
exit;
$LDWend__Z23X_ctranspose16_TboolT_XPbS_ii:
} 
.entry _Z29X_inplacetranspose16_TboolT_XPbii (
.param .u64 __cudaparm__Z29X_inplacetranspose16_TboolT_XPbii_inOut,
.param .s32 __cudaparm__Z29X_inplacetranspose16_TboolT_XPbii_numRowsIn,
.param .s32 __cudaparm__Z29X_inplacetranspose16_TboolT_XPbii_numRowsOut)
{
.reg .u16 %rh<6>;
.reg .u32 %r<65>;
.reg .u64 %rd<36>;
.reg .pred %p<13>;
$LDWbegin__Z29X_inplacetranspose16_TboolT_XPbii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z29X_inplacetranspose16_TboolT_XPbii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z29X_inplacetranspose16_TboolT_XPbii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_2_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_2_8450;
$Lt_2_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_2_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_2_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z29X_inplacetranspose16_TboolT_XPbii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z29X_inplacetranspose16_TboolT_XPbii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_2_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__78;
ld.param.s32 %r5, [__cudaparm__Z29X_inplacetranspose16_TboolT_XPbii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd2, %r29;
ld.param.u64 %rd3, [__cudaparm__Z29X_inplacetranspose16_TboolT_XPbii_inOut];
add.u64 %rd4, %rd2, %rd3;
ld.global.s8 %rh1, [%rd4+0];
cvt.s64.s32 %rd5, %r18;
cvt.s64.s32 %rd6, %r20;
mul.wide.s32 %rd7, %r20, 17;
add.u64 %rd8, %rd5, %rd7;
add.u64 %rd9, %rd1, %rd8;
st.shared.s8 [%rd9+0], %rh1;
$Lt_2_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__78;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_2_9986;
ld.param.s32 %r4, [__cudaparm__Z29X_inplacetranspose16_TboolT_XPbii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z29X_inplacetranspose16_TboolT_XPbii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_2_10498;
mov.u64 %rd10, __cuda_local_var_23497_31_blockC__79;
ld.param.s32 %r5, [__cudaparm__Z29X_inplacetranspose16_TboolT_XPbii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd11, %r46;
ld.param.u64 %rd12, [__cudaparm__Z29X_inplacetranspose16_TboolT_XPbii_inOut];
add.u64 %rd13, %rd11, %rd12;
ld.global.s8 %rh2, [%rd13+0];
cvt.s64.s32 %rd14, %r18;
cvt.s64.s32 %rd15, %r20;
mul.wide.s32 %rd16, %r20, 17;
add.u64 %rd17, %rd14, %rd16;
add.u64 %rd18, %rd10, %rd17;
st.shared.s8 [%rd18+0], %rh2;
$Lt_2_10498:
mov.u64 %rd10, __cuda_local_var_23497_31_blockC__79;
$Lt_2_9986:
mov.u64 %rd10, __cuda_local_var_23497_31_blockC__79;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_2_11010;
cvt.s64.s32 %rd19, %r20;
cvt.s64.s32 %rd20, %r18;
mul.wide.s32 %rd21, %r18, 17;
add.u64 %rd22, %rd19, %rd21;
add.u64 %rd23, %rd1, %rd22;
ld.shared.s8 %rh3, [%rd23+0];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd24, %r54;
ld.param.u64 %rd25, [__cudaparm__Z29X_inplacetranspose16_TboolT_XPbii_inOut];
add.u64 %rd26, %rd24, %rd25;
st.global.s8 [%rd26+0], %rh3;
$Lt_2_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_2_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_2_12034;
cvt.s64.s32 %rd27, %r20;
cvt.s64.s32 %rd28, %r18;
mul.wide.s32 %rd29, %r18, 17;
add.u64 %rd30, %rd27, %rd29;
add.u64 %rd31, %rd10, %rd30;
ld.shared.s8 %rh4, [%rd31+0];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd32, %r63;
ld.param.u64 %rd33, [__cudaparm__Z29X_inplacetranspose16_TboolT_XPbii_inOut];
add.u64 %rd34, %rd32, %rd33;
st.global.s8 [%rd34+0], %rh4;
$Lt_2_12034:
$Lt_2_11522:
$Lt_2_8962:
exit;
$LDWend__Z29X_inplacetranspose16_TboolT_XPbii:
} 
.entry _Z30X_inplacectranspose16_TboolT_XPbii (
.param .u64 __cudaparm__Z30X_inplacectranspose16_TboolT_XPbii_inOut,
.param .s32 __cudaparm__Z30X_inplacectranspose16_TboolT_XPbii_numRowsIn,
.param .s32 __cudaparm__Z30X_inplacectranspose16_TboolT_XPbii_numRowsOut)
{
.reg .u16 %rh<6>;
.reg .u32 %r<65>;
.reg .u64 %rd<36>;
.reg .pred %p<13>;
$LDWbegin__Z30X_inplacectranspose16_TboolT_XPbii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z30X_inplacectranspose16_TboolT_XPbii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z30X_inplacectranspose16_TboolT_XPbii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_3_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_3_8450;
$Lt_3_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_3_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_3_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z30X_inplacectranspose16_TboolT_XPbii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z30X_inplacectranspose16_TboolT_XPbii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_3_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__78;
ld.param.s32 %r5, [__cudaparm__Z30X_inplacectranspose16_TboolT_XPbii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd2, %r29;
ld.param.u64 %rd3, [__cudaparm__Z30X_inplacectranspose16_TboolT_XPbii_inOut];
add.u64 %rd4, %rd2, %rd3;
ld.global.s8 %rh1, [%rd4+0];
cvt.s64.s32 %rd5, %r18;
cvt.s64.s32 %rd6, %r20;
mul.wide.s32 %rd7, %r20, 17;
add.u64 %rd8, %rd5, %rd7;
add.u64 %rd9, %rd1, %rd8;
st.shared.s8 [%rd9+0], %rh1;
$Lt_3_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__78;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_3_9986;
ld.param.s32 %r4, [__cudaparm__Z30X_inplacectranspose16_TboolT_XPbii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z30X_inplacectranspose16_TboolT_XPbii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_3_10498;
mov.u64 %rd10, __cuda_local_var_23497_31_blockC__79;
ld.param.s32 %r5, [__cudaparm__Z30X_inplacectranspose16_TboolT_XPbii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd11, %r46;
ld.param.u64 %rd12, [__cudaparm__Z30X_inplacectranspose16_TboolT_XPbii_inOut];
add.u64 %rd13, %rd11, %rd12;
ld.global.s8 %rh2, [%rd13+0];
cvt.s64.s32 %rd14, %r18;
cvt.s64.s32 %rd15, %r20;
mul.wide.s32 %rd16, %r20, 17;
add.u64 %rd17, %rd14, %rd16;
add.u64 %rd18, %rd10, %rd17;
st.shared.s8 [%rd18+0], %rh2;
$Lt_3_10498:
mov.u64 %rd10, __cuda_local_var_23497_31_blockC__79;
$Lt_3_9986:
mov.u64 %rd10, __cuda_local_var_23497_31_blockC__79;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_3_11010;
cvt.s64.s32 %rd19, %r20;
cvt.s64.s32 %rd20, %r18;
mul.wide.s32 %rd21, %r18, 17;
add.u64 %rd22, %rd19, %rd21;
add.u64 %rd23, %rd1, %rd22;
ld.shared.s8 %rh3, [%rd23+0];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd24, %r54;
ld.param.u64 %rd25, [__cudaparm__Z30X_inplacectranspose16_TboolT_XPbii_inOut];
add.u64 %rd26, %rd24, %rd25;
st.global.s8 [%rd26+0], %rh3;
$Lt_3_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_3_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_3_12034;
cvt.s64.s32 %rd27, %r20;
cvt.s64.s32 %rd28, %r18;
mul.wide.s32 %rd29, %r18, 17;
add.u64 %rd30, %rd27, %rd29;
add.u64 %rd31, %rd10, %rd30;
ld.shared.s8 %rh4, [%rd31+0];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd32, %r63;
ld.param.u64 %rd33, [__cudaparm__Z30X_inplacectranspose16_TboolT_XPbii_inOut];
add.u64 %rd34, %rd32, %rd33;
st.global.s8 [%rd34+0], %rh4;
$Lt_3_12034:
$Lt_3_11522:
$Lt_3_8962:
exit;
$LDWend__Z30X_inplacectranspose16_TboolT_XPbii:
} 
.entry _Z24X_transpose16_TdoubleT_XPdS_ii (
.param .u64 __cudaparm__Z24X_transpose16_TdoubleT_XPdS_ii_out,
.param .u64 __cudaparm__Z24X_transpose16_TdoubleT_XPdS_ii_in,
.param .s32 __cudaparm__Z24X_transpose16_TdoubleT_XPdS_ii_numRowsIn,
.param .s32 __cudaparm__Z24X_transpose16_TdoubleT_XPdS_ii_numRowsOut)
{
.reg .u32 %r<41>;
.reg .u64 %rd<23>;
.reg .f64 %fd<4>;
.reg .pred %p<5>;
$LDWbegin__Z24X_transpose16_TdoubleT_XPdS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z24X_transpose16_TdoubleT_XPdS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z24X_transpose16_TdoubleT_XPdS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_4_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_4_3074;
$Lt_4_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_4_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z24X_transpose16_TdoubleT_XPdS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z24X_transpose16_TdoubleT_XPdS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_4_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__77;
ld.param.u64 %rd2, [__cudaparm__Z24X_transpose16_TdoubleT_XPdS_ii_in];
ld.param.s32 %r5, [__cudaparm__Z24X_transpose16_TdoubleT_XPdS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.f64 %fd1, [%rd5+0];
cvt.s64.s32 %rd6, %r18;
cvt.s64.s32 %rd7, %r20;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd6, %rd8;
mul.lo.u64 %rd10, %rd9, 8;
add.u64 %rd11, %rd1, %rd10;
st.shared.f64 [%rd11+0], %fd1;
$Lt_4_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__77;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_4_4098;
cvt.s64.s32 %rd12, %r20;
cvt.s64.s32 %rd13, %r18;
mul.wide.s32 %rd14, %r18, 17;
add.u64 %rd15, %rd12, %rd14;
mul.lo.u64 %rd16, %rd15, 8;
add.u64 %rd17, %rd1, %rd16;
ld.shared.f64 %fd2, [%rd17+0];
ld.param.u64 %rd18, [__cudaparm__Z24X_transpose16_TdoubleT_XPdS_ii_out];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd19, %r39;
mul.wide.s32 %rd20, %r39, 8;
add.u64 %rd21, %rd18, %rd20;
st.global.f64 [%rd21+0], %fd2;
$Lt_4_4098:
exit;
$LDWend__Z24X_transpose16_TdoubleT_XPdS_ii:
} 
.entry _Z25X_ctranspose16_TdoubleT_XPdS_ii (
.param .u64 __cudaparm__Z25X_ctranspose16_TdoubleT_XPdS_ii_out,
.param .u64 __cudaparm__Z25X_ctranspose16_TdoubleT_XPdS_ii_in,
.param .s32 __cudaparm__Z25X_ctranspose16_TdoubleT_XPdS_ii_numRowsIn,
.param .s32 __cudaparm__Z25X_ctranspose16_TdoubleT_XPdS_ii_numRowsOut)
{
.reg .u32 %r<41>;
.reg .u64 %rd<23>;
.reg .f64 %fd<4>;
.reg .pred %p<5>;
$LDWbegin__Z25X_ctranspose16_TdoubleT_XPdS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z25X_ctranspose16_TdoubleT_XPdS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z25X_ctranspose16_TdoubleT_XPdS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_5_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_5_3074;
$Lt_5_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_5_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z25X_ctranspose16_TdoubleT_XPdS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z25X_ctranspose16_TdoubleT_XPdS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_5_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__77;
ld.param.u64 %rd2, [__cudaparm__Z25X_ctranspose16_TdoubleT_XPdS_ii_in];
ld.param.s32 %r5, [__cudaparm__Z25X_ctranspose16_TdoubleT_XPdS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.f64 %fd1, [%rd5+0];
cvt.s64.s32 %rd6, %r18;
cvt.s64.s32 %rd7, %r20;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd6, %rd8;
mul.lo.u64 %rd10, %rd9, 8;
add.u64 %rd11, %rd1, %rd10;
st.shared.f64 [%rd11+0], %fd1;
$Lt_5_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__77;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_5_4098;
cvt.s64.s32 %rd12, %r20;
cvt.s64.s32 %rd13, %r18;
mul.wide.s32 %rd14, %r18, 17;
add.u64 %rd15, %rd12, %rd14;
mul.lo.u64 %rd16, %rd15, 8;
add.u64 %rd17, %rd1, %rd16;
ld.shared.f64 %fd2, [%rd17+0];
ld.param.u64 %rd18, [__cudaparm__Z25X_ctranspose16_TdoubleT_XPdS_ii_out];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd19, %r39;
mul.wide.s32 %rd20, %r39, 8;
add.u64 %rd21, %rd18, %rd20;
st.global.f64 [%rd21+0], %fd2;
$Lt_5_4098:
exit;
$LDWend__Z25X_ctranspose16_TdoubleT_XPdS_ii:
} 
.entry _Z31X_inplacetranspose16_TdoubleT_XPdii (
.param .u64 __cudaparm__Z31X_inplacetranspose16_TdoubleT_XPdii_inOut,
.param .s32 __cudaparm__Z31X_inplacetranspose16_TdoubleT_XPdii_numRowsIn,
.param .s32 __cudaparm__Z31X_inplacetranspose16_TdoubleT_XPdii_numRowsOut)
{
.reg .u32 %r<65>;
.reg .u64 %rd<44>;
.reg .f64 %fd<6>;
.reg .pred %p<13>;
$LDWbegin__Z31X_inplacetranspose16_TdoubleT_XPdii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z31X_inplacetranspose16_TdoubleT_XPdii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z31X_inplacetranspose16_TdoubleT_XPdii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_6_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_6_8450;
$Lt_6_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_6_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_6_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z31X_inplacetranspose16_TdoubleT_XPdii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z31X_inplacetranspose16_TdoubleT_XPdii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_6_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__75;
ld.param.u64 %rd2, [__cudaparm__Z31X_inplacetranspose16_TdoubleT_XPdii_inOut];
ld.param.s32 %r5, [__cudaparm__Z31X_inplacetranspose16_TdoubleT_XPdii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.f64 %fd1, [%rd5+0];
cvt.s64.s32 %rd6, %r18;
cvt.s64.s32 %rd7, %r20;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd6, %rd8;
mul.lo.u64 %rd10, %rd9, 8;
add.u64 %rd11, %rd1, %rd10;
st.shared.f64 [%rd11+0], %fd1;
$Lt_6_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__75;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_6_9986;
ld.param.s32 %r4, [__cudaparm__Z31X_inplacetranspose16_TdoubleT_XPdii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z31X_inplacetranspose16_TdoubleT_XPdii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_6_10498;
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__76;
ld.param.u64 %rd13, [__cudaparm__Z31X_inplacetranspose16_TdoubleT_XPdii_inOut];
ld.param.s32 %r5, [__cudaparm__Z31X_inplacetranspose16_TdoubleT_XPdii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd14, %r46;
mul.wide.s32 %rd15, %r46, 8;
add.u64 %rd16, %rd13, %rd15;
ld.global.f64 %fd2, [%rd16+0];
cvt.s64.s32 %rd17, %r18;
cvt.s64.s32 %rd18, %r20;
mul.wide.s32 %rd19, %r20, 17;
add.u64 %rd20, %rd17, %rd19;
mul.lo.u64 %rd21, %rd20, 8;
add.u64 %rd22, %rd12, %rd21;
st.shared.f64 [%rd22+0], %fd2;
$Lt_6_10498:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__76;
$Lt_6_9986:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__76;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_6_11010;
cvt.s64.s32 %rd23, %r20;
cvt.s64.s32 %rd24, %r18;
mul.wide.s32 %rd25, %r18, 17;
add.u64 %rd26, %rd23, %rd25;
mul.lo.u64 %rd27, %rd26, 8;
add.u64 %rd28, %rd1, %rd27;
ld.shared.f64 %fd3, [%rd28+0];
ld.param.u64 %rd29, [__cudaparm__Z31X_inplacetranspose16_TdoubleT_XPdii_inOut];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd30, %r54;
mul.wide.s32 %rd31, %r54, 8;
add.u64 %rd32, %rd29, %rd31;
st.global.f64 [%rd32+0], %fd3;
$Lt_6_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_6_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_6_12034;
cvt.s64.s32 %rd33, %r20;
cvt.s64.s32 %rd34, %r18;
mul.wide.s32 %rd35, %r18, 17;
add.u64 %rd36, %rd33, %rd35;
mul.lo.u64 %rd37, %rd36, 8;
add.u64 %rd38, %rd12, %rd37;
ld.shared.f64 %fd4, [%rd38+0];
ld.param.u64 %rd39, [__cudaparm__Z31X_inplacetranspose16_TdoubleT_XPdii_inOut];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd40, %r63;
mul.wide.s32 %rd41, %r63, 8;
add.u64 %rd42, %rd39, %rd41;
st.global.f64 [%rd42+0], %fd4;
$Lt_6_12034:
$Lt_6_11522:
$Lt_6_8962:
exit;
$LDWend__Z31X_inplacetranspose16_TdoubleT_XPdii:
} 
.entry _Z32X_inplacectranspose16_TdoubleT_XPdii (
.param .u64 __cudaparm__Z32X_inplacectranspose16_TdoubleT_XPdii_inOut,
.param .s32 __cudaparm__Z32X_inplacectranspose16_TdoubleT_XPdii_numRowsIn,
.param .s32 __cudaparm__Z32X_inplacectranspose16_TdoubleT_XPdii_numRowsOut)
{
.reg .u32 %r<65>;
.reg .u64 %rd<44>;
.reg .f64 %fd<6>;
.reg .pred %p<13>;
$LDWbegin__Z32X_inplacectranspose16_TdoubleT_XPdii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z32X_inplacectranspose16_TdoubleT_XPdii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z32X_inplacectranspose16_TdoubleT_XPdii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_7_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_7_8450;
$Lt_7_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_7_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_7_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z32X_inplacectranspose16_TdoubleT_XPdii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z32X_inplacectranspose16_TdoubleT_XPdii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_7_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__75;
ld.param.u64 %rd2, [__cudaparm__Z32X_inplacectranspose16_TdoubleT_XPdii_inOut];
ld.param.s32 %r5, [__cudaparm__Z32X_inplacectranspose16_TdoubleT_XPdii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.f64 %fd1, [%rd5+0];
cvt.s64.s32 %rd6, %r18;
cvt.s64.s32 %rd7, %r20;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd6, %rd8;
mul.lo.u64 %rd10, %rd9, 8;
add.u64 %rd11, %rd1, %rd10;
st.shared.f64 [%rd11+0], %fd1;
$Lt_7_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__75;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_7_9986;
ld.param.s32 %r4, [__cudaparm__Z32X_inplacectranspose16_TdoubleT_XPdii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z32X_inplacectranspose16_TdoubleT_XPdii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_7_10498;
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__76;
ld.param.u64 %rd13, [__cudaparm__Z32X_inplacectranspose16_TdoubleT_XPdii_inOut];
ld.param.s32 %r5, [__cudaparm__Z32X_inplacectranspose16_TdoubleT_XPdii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd14, %r46;
mul.wide.s32 %rd15, %r46, 8;
add.u64 %rd16, %rd13, %rd15;
ld.global.f64 %fd2, [%rd16+0];
cvt.s64.s32 %rd17, %r18;
cvt.s64.s32 %rd18, %r20;
mul.wide.s32 %rd19, %r20, 17;
add.u64 %rd20, %rd17, %rd19;
mul.lo.u64 %rd21, %rd20, 8;
add.u64 %rd22, %rd12, %rd21;
st.shared.f64 [%rd22+0], %fd2;
$Lt_7_10498:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__76;
$Lt_7_9986:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__76;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_7_11010;
cvt.s64.s32 %rd23, %r20;
cvt.s64.s32 %rd24, %r18;
mul.wide.s32 %rd25, %r18, 17;
add.u64 %rd26, %rd23, %rd25;
mul.lo.u64 %rd27, %rd26, 8;
add.u64 %rd28, %rd1, %rd27;
ld.shared.f64 %fd3, [%rd28+0];
ld.param.u64 %rd29, [__cudaparm__Z32X_inplacectranspose16_TdoubleT_XPdii_inOut];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd30, %r54;
mul.wide.s32 %rd31, %r54, 8;
add.u64 %rd32, %rd29, %rd31;
st.global.f64 [%rd32+0], %fd3;
$Lt_7_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_7_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_7_12034;
cvt.s64.s32 %rd33, %r20;
cvt.s64.s32 %rd34, %r18;
mul.wide.s32 %rd35, %r18, 17;
add.u64 %rd36, %rd33, %rd35;
mul.lo.u64 %rd37, %rd36, 8;
add.u64 %rd38, %rd12, %rd37;
ld.shared.f64 %fd4, [%rd38+0];
ld.param.u64 %rd39, [__cudaparm__Z32X_inplacectranspose16_TdoubleT_XPdii_inOut];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd40, %r63;
mul.wide.s32 %rd41, %r63, 8;
add.u64 %rd42, %rd39, %rd41;
st.global.f64 [%rd42+0], %fd4;
$Lt_7_12034:
$Lt_7_11522:
$Lt_7_8962:
exit;
$LDWend__Z32X_inplacectranspose16_TdoubleT_XPdii:
} 
.entry _Z25X_transpose16_Tdouble2T_XP7double2S0_ii (
.param .u64 __cudaparm__Z25X_transpose16_Tdouble2T_XP7double2S0_ii_out,
.param .u64 __cudaparm__Z25X_transpose16_Tdouble2T_XP7double2S0_ii_in,
.param .s32 __cudaparm__Z25X_transpose16_Tdouble2T_XP7double2S0_ii_numRowsIn,
.param .s32 __cudaparm__Z25X_transpose16_Tdouble2T_XP7double2S0_ii_numRowsOut)
{
.reg .u32 %r<41>;
.reg .u64 %rd<23>;
.reg .f64 %fd<6>;
.reg .pred %p<5>;
$LDWbegin__Z25X_transpose16_Tdouble2T_XP7double2S0_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z25X_transpose16_Tdouble2T_XP7double2S0_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z25X_transpose16_Tdouble2T_XP7double2S0_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_8_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_8_3074;
$Lt_8_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_8_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z25X_transpose16_Tdouble2T_XP7double2S0_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z25X_transpose16_Tdouble2T_XP7double2S0_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_8_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__74;
ld.param.u64 %rd2, [__cudaparm__Z25X_transpose16_Tdouble2T_XP7double2S0_ii_in];
ld.param.s32 %r5, [__cudaparm__Z25X_transpose16_Tdouble2T_XP7double2S0_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 16;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.f64 {%fd1,%fd2}, [%rd5+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd7, %r18;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd7, %rd8;
mul.lo.u64 %rd10, %rd9, 16;
add.u64 %rd11, %rd1, %rd10;
st.shared.f64 [%rd11+0], %fd1;
st.shared.f64 [%rd11+8], %fd2;
$Lt_8_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__74;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_8_4098;
cvt.s64.s32 %rd12, %r20;
cvt.s64.s32 %rd13, %r18;
mul.wide.s32 %rd14, %r18, 17;
add.u64 %rd15, %rd12, %rd14;
mul.lo.u64 %rd16, %rd15, 16;
add.u64 %rd17, %rd1, %rd16;
ld.param.u64 %rd18, [__cudaparm__Z25X_transpose16_Tdouble2T_XP7double2S0_ii_out];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd19, %r39;
mul.wide.s32 %rd20, %r39, 16;
add.u64 %rd21, %rd18, %rd20;
ld.shared.f64 %fd3, [%rd17+0];
ld.shared.f64 %fd4, [%rd17+8];
st.global.v2.f64 [%rd21+0], {%fd3,%fd4};
$Lt_8_4098:
exit;
$LDWend__Z25X_transpose16_Tdouble2T_XP7double2S0_ii:
} 
.entry _Z32X_inplacetranspose16_Tdouble2T_XP7double2ii (
.param .u64 __cudaparm__Z32X_inplacetranspose16_Tdouble2T_XP7double2ii_inOut,
.param .s32 __cudaparm__Z32X_inplacetranspose16_Tdouble2T_XP7double2ii_numRowsIn,
.param .s32 __cudaparm__Z32X_inplacetranspose16_Tdouble2T_XP7double2ii_numRowsOut)
{
.reg .u32 %r<65>;
.reg .u64 %rd<41>;
.reg .f64 %fd<10>;
.reg .pred %p<13>;
$LDWbegin__Z32X_inplacetranspose16_Tdouble2T_XP7double2ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z32X_inplacetranspose16_Tdouble2T_XP7double2ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z32X_inplacetranspose16_Tdouble2T_XP7double2ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_9_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_9_8450;
$Lt_9_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_9_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_9_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z32X_inplacetranspose16_Tdouble2T_XP7double2ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z32X_inplacetranspose16_Tdouble2T_XP7double2ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_9_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__72;
ld.param.u64 %rd2, [__cudaparm__Z32X_inplacetranspose16_Tdouble2T_XP7double2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z32X_inplacetranspose16_Tdouble2T_XP7double2ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 16;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.f64 {%fd1,%fd2}, [%rd5+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd7, %r18;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd7, %rd8;
mul.lo.u64 %rd10, %rd9, 16;
add.u64 %rd11, %rd1, %rd10;
st.shared.f64 [%rd11+0], %fd1;
st.shared.f64 [%rd11+8], %fd2;
$Lt_9_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__72;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_9_9986;
ld.param.s32 %r4, [__cudaparm__Z32X_inplacetranspose16_Tdouble2T_XP7double2ii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z32X_inplacetranspose16_Tdouble2T_XP7double2ii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_9_10498;
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__73;
ld.param.u64 %rd13, [__cudaparm__Z32X_inplacetranspose16_Tdouble2T_XP7double2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z32X_inplacetranspose16_Tdouble2T_XP7double2ii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd14, %r46;
mul.wide.s32 %rd15, %r46, 16;
add.u64 %rd16, %rd13, %rd15;
ld.global.v2.f64 {%fd3,%fd4}, [%rd16+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd17, %r18;
mul.wide.s32 %rd18, %r20, 17;
add.u64 %rd19, %rd17, %rd18;
mul.lo.u64 %rd20, %rd19, 16;
add.u64 %rd21, %rd12, %rd20;
st.shared.f64 [%rd21+0], %fd3;
st.shared.f64 [%rd21+8], %fd4;
$Lt_9_10498:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__73;
$Lt_9_9986:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__73;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_9_11010;
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd22, %r18;
mul.wide.s32 %rd23, %r18, 17;
add.u64 %rd24, %rd6, %rd23;
mul.lo.u64 %rd25, %rd24, 16;
add.u64 %rd26, %rd25, %rd1;
ld.param.u64 %rd27, [__cudaparm__Z32X_inplacetranspose16_Tdouble2T_XP7double2ii_inOut];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd28, %r54;
mul.wide.s32 %rd29, %r54, 16;
add.u64 %rd30, %rd27, %rd29;
ld.shared.f64 %fd5, [%rd26+0];
ld.shared.f64 %fd6, [%rd26+8];
st.global.v2.f64 [%rd30+0], {%fd5,%fd6};
$Lt_9_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_9_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_9_12034;
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd31, %r18;
mul.wide.s32 %rd32, %r18, 17;
add.u64 %rd33, %rd6, %rd32;
mul.lo.u64 %rd34, %rd33, 16;
add.u64 %rd35, %rd34, %rd12;
ld.param.u64 %rd36, [__cudaparm__Z32X_inplacetranspose16_Tdouble2T_XP7double2ii_inOut];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd37, %r63;
mul.wide.s32 %rd38, %r63, 16;
add.u64 %rd39, %rd36, %rd38;
ld.shared.f64 %fd7, [%rd35+0];
ld.shared.f64 %fd8, [%rd35+8];
st.global.v2.f64 [%rd39+0], {%fd7,%fd8};
$Lt_9_12034:
$Lt_9_11522:
$Lt_9_8962:
exit;
$LDWend__Z32X_inplacetranspose16_Tdouble2T_XP7double2ii:
} 
.entry _Z26X_ctranspose16_Tdouble2T_XP7double2S0_ii (
.param .u64 __cudaparm__Z26X_ctranspose16_Tdouble2T_XP7double2S0_ii_out,
.param .u64 __cudaparm__Z26X_ctranspose16_Tdouble2T_XP7double2S0_ii_in,
.param .s32 __cudaparm__Z26X_ctranspose16_Tdouble2T_XP7double2S0_ii_numRowsIn,
.param .s32 __cudaparm__Z26X_ctranspose16_Tdouble2T_XP7double2S0_ii_numRowsOut)
{
.reg .u32 %r<41>;
.reg .u64 %rd<23>;
.reg .f64 %fd<7>;
.reg .pred %p<5>;
$LDWbegin__Z26X_ctranspose16_Tdouble2T_XP7double2S0_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z26X_ctranspose16_Tdouble2T_XP7double2S0_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z26X_ctranspose16_Tdouble2T_XP7double2S0_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_10_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_10_3074;
$Lt_10_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_10_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z26X_ctranspose16_Tdouble2T_XP7double2S0_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z26X_ctranspose16_Tdouble2T_XP7double2S0_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_10_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__71;
ld.param.u64 %rd2, [__cudaparm__Z26X_ctranspose16_Tdouble2T_XP7double2S0_ii_in];
ld.param.s32 %r5, [__cudaparm__Z26X_ctranspose16_Tdouble2T_XP7double2S0_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 16;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.f64 {%fd1,%fd2}, [%rd5+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd7, %r18;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd7, %rd8;
mul.lo.u64 %rd10, %rd9, 16;
add.u64 %rd11, %rd1, %rd10;
st.shared.f64 [%rd11+0], %fd1;
neg.f64 %fd3, %fd2;
st.shared.f64 [%rd11+8], %fd3;
$Lt_10_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__71;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_10_4098;
cvt.s64.s32 %rd12, %r20;
cvt.s64.s32 %rd13, %r18;
mul.wide.s32 %rd14, %r18, 17;
add.u64 %rd15, %rd12, %rd14;
mul.lo.u64 %rd16, %rd15, 16;
add.u64 %rd17, %rd1, %rd16;
ld.param.u64 %rd18, [__cudaparm__Z26X_ctranspose16_Tdouble2T_XP7double2S0_ii_out];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd19, %r39;
mul.wide.s32 %rd20, %r39, 16;
add.u64 %rd21, %rd18, %rd20;
ld.shared.f64 %fd4, [%rd17+0];
ld.shared.f64 %fd5, [%rd17+8];
st.global.v2.f64 [%rd21+0], {%fd4,%fd5};
$Lt_10_4098:
exit;
$LDWend__Z26X_ctranspose16_Tdouble2T_XP7double2S0_ii:
} 
.entry _Z33X_inplacectranspose16_Tdouble2T_XP7double2ii (
.param .u64 __cudaparm__Z33X_inplacectranspose16_Tdouble2T_XP7double2ii_inOut,
.param .s32 __cudaparm__Z33X_inplacectranspose16_Tdouble2T_XP7double2ii_numRowsIn,
.param .s32 __cudaparm__Z33X_inplacectranspose16_Tdouble2T_XP7double2ii_numRowsOut)
{
.reg .u32 %r<65>;
.reg .u64 %rd<41>;
.reg .f64 %fd<12>;
.reg .pred %p<13>;
$LDWbegin__Z33X_inplacectranspose16_Tdouble2T_XP7double2ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z33X_inplacectranspose16_Tdouble2T_XP7double2ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z33X_inplacectranspose16_Tdouble2T_XP7double2ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_11_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_11_8450;
$Lt_11_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_11_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_11_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z33X_inplacectranspose16_Tdouble2T_XP7double2ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z33X_inplacectranspose16_Tdouble2T_XP7double2ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_11_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__69;
ld.param.u64 %rd2, [__cudaparm__Z33X_inplacectranspose16_Tdouble2T_XP7double2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z33X_inplacectranspose16_Tdouble2T_XP7double2ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 16;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.f64 {%fd1,%fd2}, [%rd5+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd7, %r18;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd7, %rd8;
mul.lo.u64 %rd10, %rd9, 16;
add.u64 %rd11, %rd1, %rd10;
st.shared.f64 [%rd11+0], %fd1;
neg.f64 %fd3, %fd2;
st.shared.f64 [%rd11+8], %fd3;
$Lt_11_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__69;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_11_9986;
ld.param.s32 %r4, [__cudaparm__Z33X_inplacectranspose16_Tdouble2T_XP7double2ii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z33X_inplacectranspose16_Tdouble2T_XP7double2ii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_11_10498;
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__70;
ld.param.u64 %rd13, [__cudaparm__Z33X_inplacectranspose16_Tdouble2T_XP7double2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z33X_inplacectranspose16_Tdouble2T_XP7double2ii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd14, %r46;
mul.wide.s32 %rd15, %r46, 16;
add.u64 %rd16, %rd13, %rd15;
ld.global.v2.f64 {%fd4,%fd5}, [%rd16+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd17, %r18;
mul.wide.s32 %rd18, %r20, 17;
add.u64 %rd19, %rd17, %rd18;
mul.lo.u64 %rd20, %rd19, 16;
add.u64 %rd21, %rd12, %rd20;
st.shared.f64 [%rd21+0], %fd4;
neg.f64 %fd6, %fd5;
st.shared.f64 [%rd21+8], %fd6;
$Lt_11_10498:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__70;
$Lt_11_9986:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__70;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_11_11010;
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd22, %r18;
mul.wide.s32 %rd23, %r18, 17;
add.u64 %rd24, %rd6, %rd23;
mul.lo.u64 %rd25, %rd24, 16;
add.u64 %rd26, %rd25, %rd1;
ld.param.u64 %rd27, [__cudaparm__Z33X_inplacectranspose16_Tdouble2T_XP7double2ii_inOut];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd28, %r54;
mul.wide.s32 %rd29, %r54, 16;
add.u64 %rd30, %rd27, %rd29;
ld.shared.f64 %fd7, [%rd26+0];
ld.shared.f64 %fd8, [%rd26+8];
st.global.v2.f64 [%rd30+0], {%fd7,%fd8};
$Lt_11_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_11_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_11_12034;
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd31, %r18;
mul.wide.s32 %rd32, %r18, 17;
add.u64 %rd33, %rd6, %rd32;
mul.lo.u64 %rd34, %rd33, 16;
add.u64 %rd35, %rd34, %rd12;
ld.param.u64 %rd36, [__cudaparm__Z33X_inplacectranspose16_Tdouble2T_XP7double2ii_inOut];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd37, %r63;
mul.wide.s32 %rd38, %r63, 16;
add.u64 %rd39, %rd36, %rd38;
ld.shared.f64 %fd9, [%rd35+0];
ld.shared.f64 %fd10, [%rd35+8];
st.global.v2.f64 [%rd39+0], {%fd9,%fd10};
$Lt_11_12034:
$Lt_11_11522:
$Lt_11_8962:
exit;
$LDWend__Z33X_inplacectranspose16_Tdouble2T_XP7double2ii:
} 
.entry _Z23X_transpose16_TfloatT_XPfS_ii (
.param .u64 __cudaparm__Z23X_transpose16_TfloatT_XPfS_ii_out,
.param .u64 __cudaparm__Z23X_transpose16_TfloatT_XPfS_ii_in,
.param .s32 __cudaparm__Z23X_transpose16_TfloatT_XPfS_ii_numRowsIn,
.param .s32 __cudaparm__Z23X_transpose16_TfloatT_XPfS_ii_numRowsOut)
{
.reg .u32 %r<41>;
.reg .u64 %rd<23>;
.reg .f32 %f<4>;
.reg .pred %p<5>;
$LDWbegin__Z23X_transpose16_TfloatT_XPfS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z23X_transpose16_TfloatT_XPfS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z23X_transpose16_TfloatT_XPfS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_12_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_12_3074;
$Lt_12_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_12_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z23X_transpose16_TfloatT_XPfS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z23X_transpose16_TfloatT_XPfS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_12_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__68;
ld.param.u64 %rd2, [__cudaparm__Z23X_transpose16_TfloatT_XPfS_ii_in];
ld.param.s32 %r5, [__cudaparm__Z23X_transpose16_TfloatT_XPfS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 4;
add.u64 %rd5, %rd2, %rd4;
ld.global.f32 %f1, [%rd5+0];
cvt.s64.s32 %rd6, %r18;
cvt.s64.s32 %rd7, %r20;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd6, %rd8;
mul.lo.u64 %rd10, %rd9, 4;
add.u64 %rd11, %rd1, %rd10;
st.shared.f32 [%rd11+0], %f1;
$Lt_12_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__68;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_12_4098;
cvt.s64.s32 %rd12, %r20;
cvt.s64.s32 %rd13, %r18;
mul.wide.s32 %rd14, %r18, 17;
add.u64 %rd15, %rd12, %rd14;
mul.lo.u64 %rd16, %rd15, 4;
add.u64 %rd17, %rd1, %rd16;
ld.shared.f32 %f2, [%rd17+0];
ld.param.u64 %rd18, [__cudaparm__Z23X_transpose16_TfloatT_XPfS_ii_out];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd19, %r39;
mul.wide.s32 %rd20, %r39, 4;
add.u64 %rd21, %rd18, %rd20;
st.global.f32 [%rd21+0], %f2;
$Lt_12_4098:
exit;
$LDWend__Z23X_transpose16_TfloatT_XPfS_ii:
} 
.entry _Z24X_ctranspose16_TfloatT_XPfS_ii (
.param .u64 __cudaparm__Z24X_ctranspose16_TfloatT_XPfS_ii_out,
.param .u64 __cudaparm__Z24X_ctranspose16_TfloatT_XPfS_ii_in,
.param .s32 __cudaparm__Z24X_ctranspose16_TfloatT_XPfS_ii_numRowsIn,
.param .s32 __cudaparm__Z24X_ctranspose16_TfloatT_XPfS_ii_numRowsOut)
{
.reg .u32 %r<41>;
.reg .u64 %rd<23>;
.reg .f32 %f<4>;
.reg .pred %p<5>;
$LDWbegin__Z24X_ctranspose16_TfloatT_XPfS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z24X_ctranspose16_TfloatT_XPfS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z24X_ctranspose16_TfloatT_XPfS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_13_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_13_3074;
$Lt_13_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_13_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z24X_ctranspose16_TfloatT_XPfS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z24X_ctranspose16_TfloatT_XPfS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_13_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__68;
ld.param.u64 %rd2, [__cudaparm__Z24X_ctranspose16_TfloatT_XPfS_ii_in];
ld.param.s32 %r5, [__cudaparm__Z24X_ctranspose16_TfloatT_XPfS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 4;
add.u64 %rd5, %rd2, %rd4;
ld.global.f32 %f1, [%rd5+0];
cvt.s64.s32 %rd6, %r18;
cvt.s64.s32 %rd7, %r20;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd6, %rd8;
mul.lo.u64 %rd10, %rd9, 4;
add.u64 %rd11, %rd1, %rd10;
st.shared.f32 [%rd11+0], %f1;
$Lt_13_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__68;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_13_4098;
cvt.s64.s32 %rd12, %r20;
cvt.s64.s32 %rd13, %r18;
mul.wide.s32 %rd14, %r18, 17;
add.u64 %rd15, %rd12, %rd14;
mul.lo.u64 %rd16, %rd15, 4;
add.u64 %rd17, %rd1, %rd16;
ld.shared.f32 %f2, [%rd17+0];
ld.param.u64 %rd18, [__cudaparm__Z24X_ctranspose16_TfloatT_XPfS_ii_out];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd19, %r39;
mul.wide.s32 %rd20, %r39, 4;
add.u64 %rd21, %rd18, %rd20;
st.global.f32 [%rd21+0], %f2;
$Lt_13_4098:
exit;
$LDWend__Z24X_ctranspose16_TfloatT_XPfS_ii:
} 
.entry _Z30X_inplacetranspose16_TfloatT_XPfii (
.param .u64 __cudaparm__Z30X_inplacetranspose16_TfloatT_XPfii_inOut,
.param .s32 __cudaparm__Z30X_inplacetranspose16_TfloatT_XPfii_numRowsIn,
.param .s32 __cudaparm__Z30X_inplacetranspose16_TfloatT_XPfii_numRowsOut)
{
.reg .u32 %r<65>;
.reg .u64 %rd<44>;
.reg .f32 %f<6>;
.reg .pred %p<13>;
$LDWbegin__Z30X_inplacetranspose16_TfloatT_XPfii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z30X_inplacetranspose16_TfloatT_XPfii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z30X_inplacetranspose16_TfloatT_XPfii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_14_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_14_8450;
$Lt_14_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_14_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_14_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z30X_inplacetranspose16_TfloatT_XPfii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z30X_inplacetranspose16_TfloatT_XPfii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_14_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__66;
ld.param.u64 %rd2, [__cudaparm__Z30X_inplacetranspose16_TfloatT_XPfii_inOut];
ld.param.s32 %r5, [__cudaparm__Z30X_inplacetranspose16_TfloatT_XPfii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 4;
add.u64 %rd5, %rd2, %rd4;
ld.global.f32 %f1, [%rd5+0];
cvt.s64.s32 %rd6, %r18;
cvt.s64.s32 %rd7, %r20;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd6, %rd8;
mul.lo.u64 %rd10, %rd9, 4;
add.u64 %rd11, %rd1, %rd10;
st.shared.f32 [%rd11+0], %f1;
$Lt_14_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__66;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_14_9986;
ld.param.s32 %r4, [__cudaparm__Z30X_inplacetranspose16_TfloatT_XPfii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z30X_inplacetranspose16_TfloatT_XPfii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_14_10498;
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__67;
ld.param.u64 %rd13, [__cudaparm__Z30X_inplacetranspose16_TfloatT_XPfii_inOut];
ld.param.s32 %r5, [__cudaparm__Z30X_inplacetranspose16_TfloatT_XPfii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd14, %r46;
mul.wide.s32 %rd15, %r46, 4;
add.u64 %rd16, %rd13, %rd15;
ld.global.f32 %f2, [%rd16+0];
cvt.s64.s32 %rd17, %r18;
cvt.s64.s32 %rd18, %r20;
mul.wide.s32 %rd19, %r20, 17;
add.u64 %rd20, %rd17, %rd19;
mul.lo.u64 %rd21, %rd20, 4;
add.u64 %rd22, %rd12, %rd21;
st.shared.f32 [%rd22+0], %f2;
$Lt_14_10498:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__67;
$Lt_14_9986:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__67;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_14_11010;
cvt.s64.s32 %rd23, %r20;
cvt.s64.s32 %rd24, %r18;
mul.wide.s32 %rd25, %r18, 17;
add.u64 %rd26, %rd23, %rd25;
mul.lo.u64 %rd27, %rd26, 4;
add.u64 %rd28, %rd1, %rd27;
ld.shared.f32 %f3, [%rd28+0];
ld.param.u64 %rd29, [__cudaparm__Z30X_inplacetranspose16_TfloatT_XPfii_inOut];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd30, %r54;
mul.wide.s32 %rd31, %r54, 4;
add.u64 %rd32, %rd29, %rd31;
st.global.f32 [%rd32+0], %f3;
$Lt_14_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_14_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_14_12034;
cvt.s64.s32 %rd33, %r20;
cvt.s64.s32 %rd34, %r18;
mul.wide.s32 %rd35, %r18, 17;
add.u64 %rd36, %rd33, %rd35;
mul.lo.u64 %rd37, %rd36, 4;
add.u64 %rd38, %rd12, %rd37;
ld.shared.f32 %f4, [%rd38+0];
ld.param.u64 %rd39, [__cudaparm__Z30X_inplacetranspose16_TfloatT_XPfii_inOut];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd40, %r63;
mul.wide.s32 %rd41, %r63, 4;
add.u64 %rd42, %rd39, %rd41;
st.global.f32 [%rd42+0], %f4;
$Lt_14_12034:
$Lt_14_11522:
$Lt_14_8962:
exit;
$LDWend__Z30X_inplacetranspose16_TfloatT_XPfii:
} 
.entry _Z31X_inplacectranspose16_TfloatT_XPfii (
.param .u64 __cudaparm__Z31X_inplacectranspose16_TfloatT_XPfii_inOut,
.param .s32 __cudaparm__Z31X_inplacectranspose16_TfloatT_XPfii_numRowsIn,
.param .s32 __cudaparm__Z31X_inplacectranspose16_TfloatT_XPfii_numRowsOut)
{
.reg .u32 %r<65>;
.reg .u64 %rd<44>;
.reg .f32 %f<6>;
.reg .pred %p<13>;
$LDWbegin__Z31X_inplacectranspose16_TfloatT_XPfii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z31X_inplacectranspose16_TfloatT_XPfii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z31X_inplacectranspose16_TfloatT_XPfii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_15_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_15_8450;
$Lt_15_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_15_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_15_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z31X_inplacectranspose16_TfloatT_XPfii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z31X_inplacectranspose16_TfloatT_XPfii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_15_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__66;
ld.param.u64 %rd2, [__cudaparm__Z31X_inplacectranspose16_TfloatT_XPfii_inOut];
ld.param.s32 %r5, [__cudaparm__Z31X_inplacectranspose16_TfloatT_XPfii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 4;
add.u64 %rd5, %rd2, %rd4;
ld.global.f32 %f1, [%rd5+0];
cvt.s64.s32 %rd6, %r18;
cvt.s64.s32 %rd7, %r20;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd6, %rd8;
mul.lo.u64 %rd10, %rd9, 4;
add.u64 %rd11, %rd1, %rd10;
st.shared.f32 [%rd11+0], %f1;
$Lt_15_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__66;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_15_9986;
ld.param.s32 %r4, [__cudaparm__Z31X_inplacectranspose16_TfloatT_XPfii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z31X_inplacectranspose16_TfloatT_XPfii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_15_10498;
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__67;
ld.param.u64 %rd13, [__cudaparm__Z31X_inplacectranspose16_TfloatT_XPfii_inOut];
ld.param.s32 %r5, [__cudaparm__Z31X_inplacectranspose16_TfloatT_XPfii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd14, %r46;
mul.wide.s32 %rd15, %r46, 4;
add.u64 %rd16, %rd13, %rd15;
ld.global.f32 %f2, [%rd16+0];
cvt.s64.s32 %rd17, %r18;
cvt.s64.s32 %rd18, %r20;
mul.wide.s32 %rd19, %r20, 17;
add.u64 %rd20, %rd17, %rd19;
mul.lo.u64 %rd21, %rd20, 4;
add.u64 %rd22, %rd12, %rd21;
st.shared.f32 [%rd22+0], %f2;
$Lt_15_10498:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__67;
$Lt_15_9986:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__67;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_15_11010;
cvt.s64.s32 %rd23, %r20;
cvt.s64.s32 %rd24, %r18;
mul.wide.s32 %rd25, %r18, 17;
add.u64 %rd26, %rd23, %rd25;
mul.lo.u64 %rd27, %rd26, 4;
add.u64 %rd28, %rd1, %rd27;
ld.shared.f32 %f3, [%rd28+0];
ld.param.u64 %rd29, [__cudaparm__Z31X_inplacectranspose16_TfloatT_XPfii_inOut];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd30, %r54;
mul.wide.s32 %rd31, %r54, 4;
add.u64 %rd32, %rd29, %rd31;
st.global.f32 [%rd32+0], %f3;
$Lt_15_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_15_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_15_12034;
cvt.s64.s32 %rd33, %r20;
cvt.s64.s32 %rd34, %r18;
mul.wide.s32 %rd35, %r18, 17;
add.u64 %rd36, %rd33, %rd35;
mul.lo.u64 %rd37, %rd36, 4;
add.u64 %rd38, %rd12, %rd37;
ld.shared.f32 %f4, [%rd38+0];
ld.param.u64 %rd39, [__cudaparm__Z31X_inplacectranspose16_TfloatT_XPfii_inOut];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd40, %r63;
mul.wide.s32 %rd41, %r63, 4;
add.u64 %rd42, %rd39, %rd41;
st.global.f32 [%rd42+0], %f4;
$Lt_15_12034:
$Lt_15_11522:
$Lt_15_8962:
exit;
$LDWend__Z31X_inplacectranspose16_TfloatT_XPfii:
} 
.entry _Z24X_transpose16_Tfloat2T_XP6float2S0_ii (
.param .u64 __cudaparm__Z24X_transpose16_Tfloat2T_XP6float2S0_ii_out,
.param .u64 __cudaparm__Z24X_transpose16_Tfloat2T_XP6float2S0_ii_in,
.param .s32 __cudaparm__Z24X_transpose16_Tfloat2T_XP6float2S0_ii_numRowsIn,
.param .s32 __cudaparm__Z24X_transpose16_Tfloat2T_XP6float2S0_ii_numRowsOut)
{
.reg .u32 %r<41>;
.reg .u64 %rd<23>;
.reg .f32 %f<6>;
.reg .pred %p<5>;
$LDWbegin__Z24X_transpose16_Tfloat2T_XP6float2S0_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z24X_transpose16_Tfloat2T_XP6float2S0_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z24X_transpose16_Tfloat2T_XP6float2S0_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_16_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_16_3074;
$Lt_16_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_16_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z24X_transpose16_Tfloat2T_XP6float2S0_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z24X_transpose16_Tfloat2T_XP6float2S0_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_16_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__65;
ld.param.u64 %rd2, [__cudaparm__Z24X_transpose16_Tfloat2T_XP6float2S0_ii_in];
ld.param.s32 %r5, [__cudaparm__Z24X_transpose16_Tfloat2T_XP6float2S0_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.f32 {%f1,%f2}, [%rd5+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd7, %r18;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd7, %rd8;
mul.lo.u64 %rd10, %rd9, 8;
add.u64 %rd11, %rd1, %rd10;
st.shared.f32 [%rd11+0], %f1;
st.shared.f32 [%rd11+4], %f2;
$Lt_16_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__65;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_16_4098;
cvt.s64.s32 %rd12, %r20;
cvt.s64.s32 %rd13, %r18;
mul.wide.s32 %rd14, %r18, 17;
add.u64 %rd15, %rd12, %rd14;
mul.lo.u64 %rd16, %rd15, 8;
add.u64 %rd17, %rd1, %rd16;
ld.param.u64 %rd18, [__cudaparm__Z24X_transpose16_Tfloat2T_XP6float2S0_ii_out];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd19, %r39;
mul.wide.s32 %rd20, %r39, 8;
add.u64 %rd21, %rd18, %rd20;
ld.shared.f32 %f3, [%rd17+0];
ld.shared.f32 %f4, [%rd17+4];
st.global.v2.f32 [%rd21+0], {%f3,%f4};
$Lt_16_4098:
exit;
$LDWend__Z24X_transpose16_Tfloat2T_XP6float2S0_ii:
} 
.entry _Z31X_inplacetranspose16_Tfloat2T_XP6float2ii (
.param .u64 __cudaparm__Z31X_inplacetranspose16_Tfloat2T_XP6float2ii_inOut,
.param .s32 __cudaparm__Z31X_inplacetranspose16_Tfloat2T_XP6float2ii_numRowsIn,
.param .s32 __cudaparm__Z31X_inplacetranspose16_Tfloat2T_XP6float2ii_numRowsOut)
{
.reg .u32 %r<65>;
.reg .u64 %rd<41>;
.reg .f32 %f<10>;
.reg .pred %p<13>;
$LDWbegin__Z31X_inplacetranspose16_Tfloat2T_XP6float2ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z31X_inplacetranspose16_Tfloat2T_XP6float2ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z31X_inplacetranspose16_Tfloat2T_XP6float2ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_17_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_17_8450;
$Lt_17_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_17_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_17_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z31X_inplacetranspose16_Tfloat2T_XP6float2ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z31X_inplacetranspose16_Tfloat2T_XP6float2ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_17_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__63;
ld.param.u64 %rd2, [__cudaparm__Z31X_inplacetranspose16_Tfloat2T_XP6float2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z31X_inplacetranspose16_Tfloat2T_XP6float2ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.f32 {%f1,%f2}, [%rd5+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd7, %r18;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd7, %rd8;
mul.lo.u64 %rd10, %rd9, 8;
add.u64 %rd11, %rd1, %rd10;
st.shared.f32 [%rd11+0], %f1;
st.shared.f32 [%rd11+4], %f2;
$Lt_17_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__63;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_17_9986;
ld.param.s32 %r4, [__cudaparm__Z31X_inplacetranspose16_Tfloat2T_XP6float2ii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z31X_inplacetranspose16_Tfloat2T_XP6float2ii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_17_10498;
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__64;
ld.param.u64 %rd13, [__cudaparm__Z31X_inplacetranspose16_Tfloat2T_XP6float2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z31X_inplacetranspose16_Tfloat2T_XP6float2ii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd14, %r46;
mul.wide.s32 %rd15, %r46, 8;
add.u64 %rd16, %rd13, %rd15;
ld.global.v2.f32 {%f3,%f4}, [%rd16+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd17, %r18;
mul.wide.s32 %rd18, %r20, 17;
add.u64 %rd19, %rd17, %rd18;
mul.lo.u64 %rd20, %rd19, 8;
add.u64 %rd21, %rd12, %rd20;
st.shared.f32 [%rd21+0], %f3;
st.shared.f32 [%rd21+4], %f4;
$Lt_17_10498:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__64;
$Lt_17_9986:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__64;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_17_11010;
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd22, %r18;
mul.wide.s32 %rd23, %r18, 17;
add.u64 %rd24, %rd6, %rd23;
mul.lo.u64 %rd25, %rd24, 8;
add.u64 %rd26, %rd25, %rd1;
ld.param.u64 %rd27, [__cudaparm__Z31X_inplacetranspose16_Tfloat2T_XP6float2ii_inOut];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd28, %r54;
mul.wide.s32 %rd29, %r54, 8;
add.u64 %rd30, %rd27, %rd29;
ld.shared.f32 %f5, [%rd26+0];
ld.shared.f32 %f6, [%rd26+4];
st.global.v2.f32 [%rd30+0], {%f5,%f6};
$Lt_17_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_17_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_17_12034;
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd31, %r18;
mul.wide.s32 %rd32, %r18, 17;
add.u64 %rd33, %rd6, %rd32;
mul.lo.u64 %rd34, %rd33, 8;
add.u64 %rd35, %rd34, %rd12;
ld.param.u64 %rd36, [__cudaparm__Z31X_inplacetranspose16_Tfloat2T_XP6float2ii_inOut];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd37, %r63;
mul.wide.s32 %rd38, %r63, 8;
add.u64 %rd39, %rd36, %rd38;
ld.shared.f32 %f7, [%rd35+0];
ld.shared.f32 %f8, [%rd35+4];
st.global.v2.f32 [%rd39+0], {%f7,%f8};
$Lt_17_12034:
$Lt_17_11522:
$Lt_17_8962:
exit;
$LDWend__Z31X_inplacetranspose16_Tfloat2T_XP6float2ii:
} 
.entry _Z25X_ctranspose16_Tfloat2T_XP6float2S0_ii (
.param .u64 __cudaparm__Z25X_ctranspose16_Tfloat2T_XP6float2S0_ii_out,
.param .u64 __cudaparm__Z25X_ctranspose16_Tfloat2T_XP6float2S0_ii_in,
.param .s32 __cudaparm__Z25X_ctranspose16_Tfloat2T_XP6float2S0_ii_numRowsIn,
.param .s32 __cudaparm__Z25X_ctranspose16_Tfloat2T_XP6float2S0_ii_numRowsOut)
{
.reg .u32 %r<41>;
.reg .u64 %rd<23>;
.reg .f32 %f<7>;
.reg .pred %p<5>;
$LDWbegin__Z25X_ctranspose16_Tfloat2T_XP6float2S0_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z25X_ctranspose16_Tfloat2T_XP6float2S0_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z25X_ctranspose16_Tfloat2T_XP6float2S0_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_18_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_18_3074;
$Lt_18_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_18_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z25X_ctranspose16_Tfloat2T_XP6float2S0_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z25X_ctranspose16_Tfloat2T_XP6float2S0_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_18_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__62;
ld.param.u64 %rd2, [__cudaparm__Z25X_ctranspose16_Tfloat2T_XP6float2S0_ii_in];
ld.param.s32 %r5, [__cudaparm__Z25X_ctranspose16_Tfloat2T_XP6float2S0_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.f32 {%f1,%f2}, [%rd5+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd7, %r18;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd7, %rd8;
mul.lo.u64 %rd10, %rd9, 8;
add.u64 %rd11, %rd1, %rd10;
st.shared.f32 [%rd11+0], %f1;
neg.f32 %f3, %f2;
st.shared.f32 [%rd11+4], %f3;
$Lt_18_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__62;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_18_4098;
cvt.s64.s32 %rd12, %r20;
cvt.s64.s32 %rd13, %r18;
mul.wide.s32 %rd14, %r18, 17;
add.u64 %rd15, %rd12, %rd14;
mul.lo.u64 %rd16, %rd15, 8;
add.u64 %rd17, %rd1, %rd16;
ld.param.u64 %rd18, [__cudaparm__Z25X_ctranspose16_Tfloat2T_XP6float2S0_ii_out];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd19, %r39;
mul.wide.s32 %rd20, %r39, 8;
add.u64 %rd21, %rd18, %rd20;
ld.shared.f32 %f4, [%rd17+0];
ld.shared.f32 %f5, [%rd17+4];
st.global.v2.f32 [%rd21+0], {%f4,%f5};
$Lt_18_4098:
exit;
$LDWend__Z25X_ctranspose16_Tfloat2T_XP6float2S0_ii:
} 
.entry _Z32X_inplacectranspose16_Tfloat2T_XP6float2ii (
.param .u64 __cudaparm__Z32X_inplacectranspose16_Tfloat2T_XP6float2ii_inOut,
.param .s32 __cudaparm__Z32X_inplacectranspose16_Tfloat2T_XP6float2ii_numRowsIn,
.param .s32 __cudaparm__Z32X_inplacectranspose16_Tfloat2T_XP6float2ii_numRowsOut)
{
.reg .u32 %r<65>;
.reg .u64 %rd<41>;
.reg .f32 %f<12>;
.reg .pred %p<13>;
$LDWbegin__Z32X_inplacectranspose16_Tfloat2T_XP6float2ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z32X_inplacectranspose16_Tfloat2T_XP6float2ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z32X_inplacectranspose16_Tfloat2T_XP6float2ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_19_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_19_8450;
$Lt_19_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_19_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_19_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z32X_inplacectranspose16_Tfloat2T_XP6float2ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z32X_inplacectranspose16_Tfloat2T_XP6float2ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_19_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__60;
ld.param.u64 %rd2, [__cudaparm__Z32X_inplacectranspose16_Tfloat2T_XP6float2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z32X_inplacectranspose16_Tfloat2T_XP6float2ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.f32 {%f1,%f2}, [%rd5+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd7, %r18;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd7, %rd8;
mul.lo.u64 %rd10, %rd9, 8;
add.u64 %rd11, %rd1, %rd10;
st.shared.f32 [%rd11+0], %f1;
neg.f32 %f3, %f2;
st.shared.f32 [%rd11+4], %f3;
$Lt_19_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__60;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_19_9986;
ld.param.s32 %r4, [__cudaparm__Z32X_inplacectranspose16_Tfloat2T_XP6float2ii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z32X_inplacectranspose16_Tfloat2T_XP6float2ii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_19_10498;
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__61;
ld.param.u64 %rd13, [__cudaparm__Z32X_inplacectranspose16_Tfloat2T_XP6float2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z32X_inplacectranspose16_Tfloat2T_XP6float2ii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd14, %r46;
mul.wide.s32 %rd15, %r46, 8;
add.u64 %rd16, %rd13, %rd15;
ld.global.v2.f32 {%f4,%f5}, [%rd16+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd17, %r18;
mul.wide.s32 %rd18, %r20, 17;
add.u64 %rd19, %rd17, %rd18;
mul.lo.u64 %rd20, %rd19, 8;
add.u64 %rd21, %rd12, %rd20;
st.shared.f32 [%rd21+0], %f4;
neg.f32 %f6, %f5;
st.shared.f32 [%rd21+4], %f6;
$Lt_19_10498:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__61;
$Lt_19_9986:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__61;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_19_11010;
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd22, %r18;
mul.wide.s32 %rd23, %r18, 17;
add.u64 %rd24, %rd6, %rd23;
mul.lo.u64 %rd25, %rd24, 8;
add.u64 %rd26, %rd25, %rd1;
ld.param.u64 %rd27, [__cudaparm__Z32X_inplacectranspose16_Tfloat2T_XP6float2ii_inOut];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd28, %r54;
mul.wide.s32 %rd29, %r54, 8;
add.u64 %rd30, %rd27, %rd29;
ld.shared.f32 %f7, [%rd26+0];
ld.shared.f32 %f8, [%rd26+4];
st.global.v2.f32 [%rd30+0], {%f7,%f8};
$Lt_19_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_19_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_19_12034;
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd31, %r18;
mul.wide.s32 %rd32, %r18, 17;
add.u64 %rd33, %rd6, %rd32;
mul.lo.u64 %rd34, %rd33, 8;
add.u64 %rd35, %rd34, %rd12;
ld.param.u64 %rd36, [__cudaparm__Z32X_inplacectranspose16_Tfloat2T_XP6float2ii_inOut];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd37, %r63;
mul.wide.s32 %rd38, %r63, 8;
add.u64 %rd39, %rd36, %rd38;
ld.shared.f32 %f9, [%rd35+0];
ld.shared.f32 %f10, [%rd35+4];
st.global.v2.f32 [%rd39+0], {%f9,%f10};
$Lt_19_12034:
$Lt_19_11522:
$Lt_19_8962:
exit;
$LDWend__Z32X_inplacectranspose16_Tfloat2T_XP6float2ii:
} 
.entry _Z21X_transpose16_TintT_XPiS_ii (
.param .u64 __cudaparm__Z21X_transpose16_TintT_XPiS_ii_out,
.param .u64 __cudaparm__Z21X_transpose16_TintT_XPiS_ii_in,
.param .s32 __cudaparm__Z21X_transpose16_TintT_XPiS_ii_numRowsIn,
.param .s32 __cudaparm__Z21X_transpose16_TintT_XPiS_ii_numRowsOut)
{
.reg .u32 %r<43>;
.reg .u64 %rd<23>;
.reg .pred %p<5>;
$LDWbegin__Z21X_transpose16_TintT_XPiS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z21X_transpose16_TintT_XPiS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z21X_transpose16_TintT_XPiS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_20_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_20_3074;
$Lt_20_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_20_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z21X_transpose16_TintT_XPiS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z21X_transpose16_TintT_XPiS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_20_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__59;
ld.param.u64 %rd2, [__cudaparm__Z21X_transpose16_TintT_XPiS_ii_in];
ld.param.s32 %r5, [__cudaparm__Z21X_transpose16_TintT_XPiS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 4;
add.u64 %rd5, %rd2, %rd4;
ld.global.s32 %r30, [%rd5+0];
cvt.s64.s32 %rd6, %r18;
cvt.s64.s32 %rd7, %r20;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd6, %rd8;
mul.lo.u64 %rd10, %rd9, 4;
add.u64 %rd11, %rd1, %rd10;
st.shared.s32 [%rd11+0], %r30;
$Lt_20_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__59;
bar.sync 0;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
set.gt.u32.s32 %r33, %r4, %r32;
neg.s32 %r34, %r33;
set.gt.u32.s32 %r35, %r5, %r31;
neg.s32 %r36, %r35;
and.b32 %r37, %r34, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p3, %r37, %r38;
@%p3 bra $Lt_20_4098;
cvt.s64.s32 %rd12, %r20;
cvt.s64.s32 %rd13, %r18;
mul.wide.s32 %rd14, %r18, 17;
add.u64 %rd15, %rd12, %rd14;
mul.lo.u64 %rd16, %rd15, 4;
add.u64 %rd17, %rd1, %rd16;
ld.shared.s32 %r39, [%rd17+0];
ld.param.u64 %rd18, [__cudaparm__Z21X_transpose16_TintT_XPiS_ii_out];
mul.lo.s32 %r40, %r4, %r31;
add.s32 %r41, %r32, %r40;
cvt.s64.s32 %rd19, %r41;
mul.wide.s32 %rd20, %r41, 4;
add.u64 %rd21, %rd18, %rd20;
st.global.s32 [%rd21+0], %r39;
$Lt_20_4098:
exit;
$LDWend__Z21X_transpose16_TintT_XPiS_ii:
} 
.entry _Z22X_ctranspose16_TintT_XPiS_ii (
.param .u64 __cudaparm__Z22X_ctranspose16_TintT_XPiS_ii_out,
.param .u64 __cudaparm__Z22X_ctranspose16_TintT_XPiS_ii_in,
.param .s32 __cudaparm__Z22X_ctranspose16_TintT_XPiS_ii_numRowsIn,
.param .s32 __cudaparm__Z22X_ctranspose16_TintT_XPiS_ii_numRowsOut)
{
.reg .u32 %r<43>;
.reg .u64 %rd<23>;
.reg .pred %p<5>;
$LDWbegin__Z22X_ctranspose16_TintT_XPiS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z22X_ctranspose16_TintT_XPiS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z22X_ctranspose16_TintT_XPiS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_21_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_21_3074;
$Lt_21_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_21_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z22X_ctranspose16_TintT_XPiS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z22X_ctranspose16_TintT_XPiS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_21_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__59;
ld.param.u64 %rd2, [__cudaparm__Z22X_ctranspose16_TintT_XPiS_ii_in];
ld.param.s32 %r5, [__cudaparm__Z22X_ctranspose16_TintT_XPiS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 4;
add.u64 %rd5, %rd2, %rd4;
ld.global.s32 %r30, [%rd5+0];
cvt.s64.s32 %rd6, %r18;
cvt.s64.s32 %rd7, %r20;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd6, %rd8;
mul.lo.u64 %rd10, %rd9, 4;
add.u64 %rd11, %rd1, %rd10;
st.shared.s32 [%rd11+0], %r30;
$Lt_21_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__59;
bar.sync 0;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
set.gt.u32.s32 %r33, %r4, %r32;
neg.s32 %r34, %r33;
set.gt.u32.s32 %r35, %r5, %r31;
neg.s32 %r36, %r35;
and.b32 %r37, %r34, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p3, %r37, %r38;
@%p3 bra $Lt_21_4098;
cvt.s64.s32 %rd12, %r20;
cvt.s64.s32 %rd13, %r18;
mul.wide.s32 %rd14, %r18, 17;
add.u64 %rd15, %rd12, %rd14;
mul.lo.u64 %rd16, %rd15, 4;
add.u64 %rd17, %rd1, %rd16;
ld.shared.s32 %r39, [%rd17+0];
ld.param.u64 %rd18, [__cudaparm__Z22X_ctranspose16_TintT_XPiS_ii_out];
mul.lo.s32 %r40, %r4, %r31;
add.s32 %r41, %r32, %r40;
cvt.s64.s32 %rd19, %r41;
mul.wide.s32 %rd20, %r41, 4;
add.u64 %rd21, %rd18, %rd20;
st.global.s32 [%rd21+0], %r39;
$Lt_21_4098:
exit;
$LDWend__Z22X_ctranspose16_TintT_XPiS_ii:
} 
.entry _Z28X_inplacetranspose16_TintT_XPiii (
.param .u64 __cudaparm__Z28X_inplacetranspose16_TintT_XPiii_inOut,
.param .s32 __cudaparm__Z28X_inplacetranspose16_TintT_XPiii_numRowsIn,
.param .s32 __cudaparm__Z28X_inplacetranspose16_TintT_XPiii_numRowsOut)
{
.reg .u32 %r<69>;
.reg .u64 %rd<44>;
.reg .pred %p<13>;
$LDWbegin__Z28X_inplacetranspose16_TintT_XPiii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z28X_inplacetranspose16_TintT_XPiii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z28X_inplacetranspose16_TintT_XPiii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_22_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_22_8450;
$Lt_22_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_22_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_22_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z28X_inplacetranspose16_TintT_XPiii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z28X_inplacetranspose16_TintT_XPiii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_22_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__57;
ld.param.u64 %rd2, [__cudaparm__Z28X_inplacetranspose16_TintT_XPiii_inOut];
ld.param.s32 %r5, [__cudaparm__Z28X_inplacetranspose16_TintT_XPiii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 4;
add.u64 %rd5, %rd2, %rd4;
ld.global.s32 %r30, [%rd5+0];
cvt.s64.s32 %rd6, %r18;
cvt.s64.s32 %rd7, %r20;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd6, %rd8;
mul.lo.u64 %rd10, %rd9, 4;
add.u64 %rd11, %rd1, %rd10;
st.shared.s32 [%rd11+0], %r30;
$Lt_22_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__57;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r31, %nctaid.y;
setp.gt.u32 %p6, %r31, %r8;
add.u32 %r32, %r20, %r16;
add.u32 %r33, %r18, %r17;
selp.s32 %r34, 1, 0, %p4;
selp.s32 %r35, 1, 0, %p5;
selp.s32 %r36, 1, 0, %p6;
and.b32 %r37, %r35, %r36;
and.b32 %r38, %r34, %r37;
mov.u32 %r39, 0;
setp.eq.s32 %p7, %r38, %r39;
@%p7 bra $Lt_22_9986;
ld.param.s32 %r4, [__cudaparm__Z28X_inplacetranspose16_TintT_XPiii_numRowsOut];
set.gt.u32.s32 %r40, %r4, %r32;
neg.s32 %r41, %r40;
ld.param.s32 %r5, [__cudaparm__Z28X_inplacetranspose16_TintT_XPiii_numRowsIn];
set.gt.u32.s32 %r42, %r5, %r33;
neg.s32 %r43, %r42;
and.b32 %r44, %r41, %r43;
mov.u32 %r45, 0;
setp.eq.s32 %p8, %r44, %r45;
@%p8 bra $Lt_22_10498;
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__58;
ld.param.u64 %rd13, [__cudaparm__Z28X_inplacetranspose16_TintT_XPiii_inOut];
ld.param.s32 %r5, [__cudaparm__Z28X_inplacetranspose16_TintT_XPiii_numRowsIn];
mul.lo.s32 %r46, %r5, %r32;
add.s32 %r47, %r33, %r46;
cvt.s64.s32 %rd14, %r47;
mul.wide.s32 %rd15, %r47, 4;
add.u64 %rd16, %rd13, %rd15;
ld.global.s32 %r48, [%rd16+0];
cvt.s64.s32 %rd17, %r18;
cvt.s64.s32 %rd18, %r20;
mul.wide.s32 %rd19, %r20, 17;
add.u64 %rd20, %rd17, %rd19;
mul.lo.u64 %rd21, %rd20, 4;
add.u64 %rd22, %rd12, %rd21;
st.shared.s32 [%rd22+0], %r48;
$Lt_22_10498:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__58;
$Lt_22_9986:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__58;
bar.sync 0;
set.gt.u32.s32 %r49, %r4, %r33;
neg.s32 %r50, %r49;
set.gt.u32.s32 %r51, %r5, %r32;
neg.s32 %r52, %r51;
and.b32 %r53, %r50, %r52;
mov.u32 %r54, 0;
setp.eq.s32 %p9, %r53, %r54;
@%p9 bra $Lt_22_11010;
cvt.s64.s32 %rd23, %r20;
cvt.s64.s32 %rd24, %r18;
mul.wide.s32 %rd25, %r18, 17;
add.u64 %rd26, %rd23, %rd25;
mul.lo.u64 %rd27, %rd26, 4;
add.u64 %rd28, %rd1, %rd27;
ld.shared.s32 %r55, [%rd28+0];
ld.param.u64 %rd29, [__cudaparm__Z28X_inplacetranspose16_TintT_XPiii_inOut];
mul.lo.s32 %r56, %r4, %r32;
add.s32 %r57, %r33, %r56;
cvt.s64.s32 %rd30, %r57;
mul.wide.s32 %rd31, %r57, 4;
add.u64 %rd32, %rd29, %rd31;
st.global.s32 [%rd32+0], %r55;
$Lt_22_11010:
mov.u32 %r58, 0;
setp.eq.s32 %p10, %r38, %r58;
@%p10 bra $Lt_22_11522;
set.gt.u32.s32 %r59, %r4, %r19;
neg.s32 %r60, %r59;
set.gt.u32.s32 %r61, %r5, %r21;
neg.s32 %r62, %r61;
and.b32 %r63, %r60, %r62;
mov.u32 %r64, 0;
setp.eq.s32 %p11, %r63, %r64;
@%p11 bra $Lt_22_12034;
cvt.s64.s32 %rd33, %r20;
cvt.s64.s32 %rd34, %r18;
mul.wide.s32 %rd35, %r18, 17;
add.u64 %rd36, %rd33, %rd35;
mul.lo.u64 %rd37, %rd36, 4;
add.u64 %rd38, %rd12, %rd37;
ld.shared.s32 %r65, [%rd38+0];
ld.param.u64 %rd39, [__cudaparm__Z28X_inplacetranspose16_TintT_XPiii_inOut];
mul.lo.s32 %r66, %r4, %r21;
add.s32 %r67, %r19, %r66;
cvt.s64.s32 %rd40, %r67;
mul.wide.s32 %rd41, %r67, 4;
add.u64 %rd42, %rd39, %rd41;
st.global.s32 [%rd42+0], %r65;
$Lt_22_12034:
$Lt_22_11522:
$Lt_22_8962:
exit;
$LDWend__Z28X_inplacetranspose16_TintT_XPiii:
} 
.entry _Z29X_inplacectranspose16_TintT_XPiii (
.param .u64 __cudaparm__Z29X_inplacectranspose16_TintT_XPiii_inOut,
.param .s32 __cudaparm__Z29X_inplacectranspose16_TintT_XPiii_numRowsIn,
.param .s32 __cudaparm__Z29X_inplacectranspose16_TintT_XPiii_numRowsOut)
{
.reg .u32 %r<69>;
.reg .u64 %rd<44>;
.reg .pred %p<13>;
$LDWbegin__Z29X_inplacectranspose16_TintT_XPiii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z29X_inplacectranspose16_TintT_XPiii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z29X_inplacectranspose16_TintT_XPiii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_23_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_23_8450;
$Lt_23_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_23_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_23_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z29X_inplacectranspose16_TintT_XPiii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z29X_inplacectranspose16_TintT_XPiii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_23_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__57;
ld.param.u64 %rd2, [__cudaparm__Z29X_inplacectranspose16_TintT_XPiii_inOut];
ld.param.s32 %r5, [__cudaparm__Z29X_inplacectranspose16_TintT_XPiii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 4;
add.u64 %rd5, %rd2, %rd4;
ld.global.s32 %r30, [%rd5+0];
cvt.s64.s32 %rd6, %r18;
cvt.s64.s32 %rd7, %r20;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd6, %rd8;
mul.lo.u64 %rd10, %rd9, 4;
add.u64 %rd11, %rd1, %rd10;
st.shared.s32 [%rd11+0], %r30;
$Lt_23_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__57;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r31, %nctaid.y;
setp.gt.u32 %p6, %r31, %r8;
add.u32 %r32, %r20, %r16;
add.u32 %r33, %r18, %r17;
selp.s32 %r34, 1, 0, %p4;
selp.s32 %r35, 1, 0, %p5;
selp.s32 %r36, 1, 0, %p6;
and.b32 %r37, %r35, %r36;
and.b32 %r38, %r34, %r37;
mov.u32 %r39, 0;
setp.eq.s32 %p7, %r38, %r39;
@%p7 bra $Lt_23_9986;
ld.param.s32 %r4, [__cudaparm__Z29X_inplacectranspose16_TintT_XPiii_numRowsOut];
set.gt.u32.s32 %r40, %r4, %r32;
neg.s32 %r41, %r40;
ld.param.s32 %r5, [__cudaparm__Z29X_inplacectranspose16_TintT_XPiii_numRowsIn];
set.gt.u32.s32 %r42, %r5, %r33;
neg.s32 %r43, %r42;
and.b32 %r44, %r41, %r43;
mov.u32 %r45, 0;
setp.eq.s32 %p8, %r44, %r45;
@%p8 bra $Lt_23_10498;
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__58;
ld.param.u64 %rd13, [__cudaparm__Z29X_inplacectranspose16_TintT_XPiii_inOut];
ld.param.s32 %r5, [__cudaparm__Z29X_inplacectranspose16_TintT_XPiii_numRowsIn];
mul.lo.s32 %r46, %r5, %r32;
add.s32 %r47, %r33, %r46;
cvt.s64.s32 %rd14, %r47;
mul.wide.s32 %rd15, %r47, 4;
add.u64 %rd16, %rd13, %rd15;
ld.global.s32 %r48, [%rd16+0];
cvt.s64.s32 %rd17, %r18;
cvt.s64.s32 %rd18, %r20;
mul.wide.s32 %rd19, %r20, 17;
add.u64 %rd20, %rd17, %rd19;
mul.lo.u64 %rd21, %rd20, 4;
add.u64 %rd22, %rd12, %rd21;
st.shared.s32 [%rd22+0], %r48;
$Lt_23_10498:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__58;
$Lt_23_9986:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__58;
bar.sync 0;
set.gt.u32.s32 %r49, %r4, %r33;
neg.s32 %r50, %r49;
set.gt.u32.s32 %r51, %r5, %r32;
neg.s32 %r52, %r51;
and.b32 %r53, %r50, %r52;
mov.u32 %r54, 0;
setp.eq.s32 %p9, %r53, %r54;
@%p9 bra $Lt_23_11010;
cvt.s64.s32 %rd23, %r20;
cvt.s64.s32 %rd24, %r18;
mul.wide.s32 %rd25, %r18, 17;
add.u64 %rd26, %rd23, %rd25;
mul.lo.u64 %rd27, %rd26, 4;
add.u64 %rd28, %rd1, %rd27;
ld.shared.s32 %r55, [%rd28+0];
ld.param.u64 %rd29, [__cudaparm__Z29X_inplacectranspose16_TintT_XPiii_inOut];
mul.lo.s32 %r56, %r4, %r32;
add.s32 %r57, %r33, %r56;
cvt.s64.s32 %rd30, %r57;
mul.wide.s32 %rd31, %r57, 4;
add.u64 %rd32, %rd29, %rd31;
st.global.s32 [%rd32+0], %r55;
$Lt_23_11010:
mov.u32 %r58, 0;
setp.eq.s32 %p10, %r38, %r58;
@%p10 bra $Lt_23_11522;
set.gt.u32.s32 %r59, %r4, %r19;
neg.s32 %r60, %r59;
set.gt.u32.s32 %r61, %r5, %r21;
neg.s32 %r62, %r61;
and.b32 %r63, %r60, %r62;
mov.u32 %r64, 0;
setp.eq.s32 %p11, %r63, %r64;
@%p11 bra $Lt_23_12034;
cvt.s64.s32 %rd33, %r20;
cvt.s64.s32 %rd34, %r18;
mul.wide.s32 %rd35, %r18, 17;
add.u64 %rd36, %rd33, %rd35;
mul.lo.u64 %rd37, %rd36, 4;
add.u64 %rd38, %rd12, %rd37;
ld.shared.s32 %r65, [%rd38+0];
ld.param.u64 %rd39, [__cudaparm__Z29X_inplacectranspose16_TintT_XPiii_inOut];
mul.lo.s32 %r66, %r4, %r21;
add.s32 %r67, %r19, %r66;
cvt.s64.s32 %rd40, %r67;
mul.wide.s32 %rd41, %r67, 4;
add.u64 %rd42, %rd39, %rd41;
st.global.s32 [%rd42+0], %r65;
$Lt_23_12034:
$Lt_23_11522:
$Lt_23_8962:
exit;
$LDWend__Z29X_inplacectranspose16_TintT_XPiii:
} 
.entry _Z22X_transpose16_Tint2T_XP4int2S0_ii (
.param .u64 __cudaparm__Z22X_transpose16_Tint2T_XP4int2S0_ii_out,
.param .u64 __cudaparm__Z22X_transpose16_Tint2T_XP4int2S0_ii_in,
.param .s32 __cudaparm__Z22X_transpose16_Tint2T_XP4int2S0_ii_numRowsIn,
.param .s32 __cudaparm__Z22X_transpose16_Tint2T_XP4int2S0_ii_numRowsOut)
{
.reg .u32 %r<45>;
.reg .u64 %rd<23>;
.reg .pred %p<5>;
$LDWbegin__Z22X_transpose16_Tint2T_XP4int2S0_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z22X_transpose16_Tint2T_XP4int2S0_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z22X_transpose16_Tint2T_XP4int2S0_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_24_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_24_3074;
$Lt_24_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_24_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z22X_transpose16_Tint2T_XP4int2S0_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z22X_transpose16_Tint2T_XP4int2S0_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_24_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__56;
ld.param.u64 %rd2, [__cudaparm__Z22X_transpose16_Tint2T_XP4int2S0_ii_in];
ld.param.s32 %r5, [__cudaparm__Z22X_transpose16_Tint2T_XP4int2S0_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.s32 {%r30,%r31}, [%rd5+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd7, %r18;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd7, %rd8;
mul.lo.u64 %rd10, %rd9, 8;
add.u64 %rd11, %rd1, %rd10;
st.shared.s32 [%rd11+0], %r30;
st.shared.s32 [%rd11+4], %r31;
$Lt_24_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__56;
bar.sync 0;
add.u32 %r32, %r20, %r16;
add.u32 %r33, %r18, %r17;
set.gt.u32.s32 %r34, %r4, %r33;
neg.s32 %r35, %r34;
set.gt.u32.s32 %r36, %r5, %r32;
neg.s32 %r37, %r36;
and.b32 %r38, %r35, %r37;
mov.u32 %r39, 0;
setp.eq.s32 %p3, %r38, %r39;
@%p3 bra $Lt_24_4098;
cvt.s64.s32 %rd12, %r20;
cvt.s64.s32 %rd13, %r18;
mul.wide.s32 %rd14, %r18, 17;
add.u64 %rd15, %rd12, %rd14;
mul.lo.u64 %rd16, %rd15, 8;
add.u64 %rd17, %rd1, %rd16;
ld.param.u64 %rd18, [__cudaparm__Z22X_transpose16_Tint2T_XP4int2S0_ii_out];
mul.lo.s32 %r40, %r4, %r32;
add.s32 %r41, %r33, %r40;
cvt.s64.s32 %rd19, %r41;
mul.wide.s32 %rd20, %r41, 8;
add.u64 %rd21, %rd18, %rd20;
ld.shared.s32 %r42, [%rd17+0];
ld.shared.s32 %r43, [%rd17+4];
st.global.v2.s32 [%rd21+0], {%r42,%r43};
$Lt_24_4098:
exit;
$LDWend__Z22X_transpose16_Tint2T_XP4int2S0_ii:
} 
.entry _Z29X_inplacetranspose16_Tint2T_XP4int2ii (
.param .u64 __cudaparm__Z29X_inplacetranspose16_Tint2T_XP4int2ii_inOut,
.param .s32 __cudaparm__Z29X_inplacetranspose16_Tint2T_XP4int2ii_numRowsIn,
.param .s32 __cudaparm__Z29X_inplacetranspose16_Tint2T_XP4int2ii_numRowsOut)
{
.reg .u32 %r<73>;
.reg .u64 %rd<41>;
.reg .pred %p<13>;
$LDWbegin__Z29X_inplacetranspose16_Tint2T_XP4int2ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z29X_inplacetranspose16_Tint2T_XP4int2ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z29X_inplacetranspose16_Tint2T_XP4int2ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_25_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_25_8450;
$Lt_25_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_25_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_25_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z29X_inplacetranspose16_Tint2T_XP4int2ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z29X_inplacetranspose16_Tint2T_XP4int2ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_25_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__54;
ld.param.u64 %rd2, [__cudaparm__Z29X_inplacetranspose16_Tint2T_XP4int2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z29X_inplacetranspose16_Tint2T_XP4int2ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.s32 {%r30,%r31}, [%rd5+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd7, %r18;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd7, %rd8;
mul.lo.u64 %rd10, %rd9, 8;
add.u64 %rd11, %rd1, %rd10;
st.shared.s32 [%rd11+0], %r30;
st.shared.s32 [%rd11+4], %r31;
$Lt_25_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__54;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r32, %nctaid.y;
setp.gt.u32 %p6, %r32, %r8;
add.u32 %r33, %r20, %r16;
add.u32 %r34, %r18, %r17;
selp.s32 %r35, 1, 0, %p4;
selp.s32 %r36, 1, 0, %p5;
selp.s32 %r37, 1, 0, %p6;
and.b32 %r38, %r36, %r37;
and.b32 %r39, %r35, %r38;
mov.u32 %r40, 0;
setp.eq.s32 %p7, %r39, %r40;
@%p7 bra $Lt_25_9986;
ld.param.s32 %r4, [__cudaparm__Z29X_inplacetranspose16_Tint2T_XP4int2ii_numRowsOut];
set.gt.u32.s32 %r41, %r4, %r33;
neg.s32 %r42, %r41;
ld.param.s32 %r5, [__cudaparm__Z29X_inplacetranspose16_Tint2T_XP4int2ii_numRowsIn];
set.gt.u32.s32 %r43, %r5, %r34;
neg.s32 %r44, %r43;
and.b32 %r45, %r42, %r44;
mov.u32 %r46, 0;
setp.eq.s32 %p8, %r45, %r46;
@%p8 bra $Lt_25_10498;
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__55;
ld.param.u64 %rd13, [__cudaparm__Z29X_inplacetranspose16_Tint2T_XP4int2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z29X_inplacetranspose16_Tint2T_XP4int2ii_numRowsIn];
mul.lo.s32 %r47, %r5, %r33;
add.s32 %r48, %r34, %r47;
cvt.s64.s32 %rd14, %r48;
mul.wide.s32 %rd15, %r48, 8;
add.u64 %rd16, %rd13, %rd15;
ld.global.v2.s32 {%r49,%r50}, [%rd16+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd17, %r18;
mul.wide.s32 %rd18, %r20, 17;
add.u64 %rd19, %rd17, %rd18;
mul.lo.u64 %rd20, %rd19, 8;
add.u64 %rd21, %rd12, %rd20;
st.shared.s32 [%rd21+0], %r49;
st.shared.s32 [%rd21+4], %r50;
$Lt_25_10498:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__55;
$Lt_25_9986:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__55;
bar.sync 0;
set.gt.u32.s32 %r51, %r4, %r34;
neg.s32 %r52, %r51;
set.gt.u32.s32 %r53, %r5, %r33;
neg.s32 %r54, %r53;
and.b32 %r55, %r52, %r54;
mov.u32 %r56, 0;
setp.eq.s32 %p9, %r55, %r56;
@%p9 bra $Lt_25_11010;
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd22, %r18;
mul.wide.s32 %rd23, %r18, 17;
add.u64 %rd24, %rd6, %rd23;
mul.lo.u64 %rd25, %rd24, 8;
add.u64 %rd26, %rd25, %rd1;
ld.param.u64 %rd27, [__cudaparm__Z29X_inplacetranspose16_Tint2T_XP4int2ii_inOut];
mul.lo.s32 %r57, %r4, %r33;
add.s32 %r58, %r34, %r57;
cvt.s64.s32 %rd28, %r58;
mul.wide.s32 %rd29, %r58, 8;
add.u64 %rd30, %rd27, %rd29;
ld.shared.s32 %r59, [%rd26+0];
ld.shared.s32 %r60, [%rd26+4];
st.global.v2.s32 [%rd30+0], {%r59,%r60};
$Lt_25_11010:
mov.u32 %r61, 0;
setp.eq.s32 %p10, %r39, %r61;
@%p10 bra $Lt_25_11522;
set.gt.u32.s32 %r62, %r4, %r19;
neg.s32 %r63, %r62;
set.gt.u32.s32 %r64, %r5, %r21;
neg.s32 %r65, %r64;
and.b32 %r66, %r63, %r65;
mov.u32 %r67, 0;
setp.eq.s32 %p11, %r66, %r67;
@%p11 bra $Lt_25_12034;
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd31, %r18;
mul.wide.s32 %rd32, %r18, 17;
add.u64 %rd33, %rd6, %rd32;
mul.lo.u64 %rd34, %rd33, 8;
add.u64 %rd35, %rd34, %rd12;
ld.param.u64 %rd36, [__cudaparm__Z29X_inplacetranspose16_Tint2T_XP4int2ii_inOut];
mul.lo.s32 %r68, %r4, %r21;
add.s32 %r69, %r19, %r68;
cvt.s64.s32 %rd37, %r69;
mul.wide.s32 %rd38, %r69, 8;
add.u64 %rd39, %rd36, %rd38;
ld.shared.s32 %r70, [%rd35+0];
ld.shared.s32 %r71, [%rd35+4];
st.global.v2.s32 [%rd39+0], {%r70,%r71};
$Lt_25_12034:
$Lt_25_11522:
$Lt_25_8962:
exit;
$LDWend__Z29X_inplacetranspose16_Tint2T_XP4int2ii:
} 
.entry _Z22X_transpose16_TlongT_XPlS_ii (
.param .u64 __cudaparm__Z22X_transpose16_TlongT_XPlS_ii_out,
.param .u64 __cudaparm__Z22X_transpose16_TlongT_XPlS_ii_in,
.param .s32 __cudaparm__Z22X_transpose16_TlongT_XPlS_ii_numRowsIn,
.param .s32 __cudaparm__Z22X_transpose16_TlongT_XPlS_ii_numRowsOut)
{
.reg .u32 %r<41>;
.reg .u64 %rd<25>;
.reg .pred %p<5>;
$LDWbegin__Z22X_transpose16_TlongT_XPlS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z22X_transpose16_TlongT_XPlS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z22X_transpose16_TlongT_XPlS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_26_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_26_3074;
$Lt_26_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_26_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z22X_transpose16_TlongT_XPlS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z22X_transpose16_TlongT_XPlS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_26_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__53;
ld.param.u64 %rd2, [__cudaparm__Z22X_transpose16_TlongT_XPlS_ii_in];
ld.param.s32 %r5, [__cudaparm__Z22X_transpose16_TlongT_XPlS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.s64 %rd6, [%rd5+0];
cvt.s64.s32 %rd7, %r18;
cvt.s64.s32 %rd8, %r20;
mul.wide.s32 %rd9, %r20, 17;
add.u64 %rd10, %rd7, %rd9;
mul.lo.u64 %rd11, %rd10, 8;
add.u64 %rd12, %rd1, %rd11;
st.shared.s64 [%rd12+0], %rd6;
$Lt_26_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__53;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_26_4098;
cvt.s64.s32 %rd13, %r20;
cvt.s64.s32 %rd14, %r18;
mul.wide.s32 %rd15, %r18, 17;
add.u64 %rd16, %rd13, %rd15;
mul.lo.u64 %rd17, %rd16, 8;
add.u64 %rd18, %rd1, %rd17;
ld.shared.s64 %rd19, [%rd18+0];
ld.param.u64 %rd20, [__cudaparm__Z22X_transpose16_TlongT_XPlS_ii_out];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd21, %r39;
mul.wide.s32 %rd22, %r39, 8;
add.u64 %rd23, %rd20, %rd22;
st.global.s64 [%rd23+0], %rd19;
$Lt_26_4098:
exit;
$LDWend__Z22X_transpose16_TlongT_XPlS_ii:
} 
.entry _Z23X_ctranspose16_TlongT_XPlS_ii (
.param .u64 __cudaparm__Z23X_ctranspose16_TlongT_XPlS_ii_out,
.param .u64 __cudaparm__Z23X_ctranspose16_TlongT_XPlS_ii_in,
.param .s32 __cudaparm__Z23X_ctranspose16_TlongT_XPlS_ii_numRowsIn,
.param .s32 __cudaparm__Z23X_ctranspose16_TlongT_XPlS_ii_numRowsOut)
{
.reg .u32 %r<41>;
.reg .u64 %rd<25>;
.reg .pred %p<5>;
$LDWbegin__Z23X_ctranspose16_TlongT_XPlS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z23X_ctranspose16_TlongT_XPlS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z23X_ctranspose16_TlongT_XPlS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_27_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_27_3074;
$Lt_27_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_27_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z23X_ctranspose16_TlongT_XPlS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z23X_ctranspose16_TlongT_XPlS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_27_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__53;
ld.param.u64 %rd2, [__cudaparm__Z23X_ctranspose16_TlongT_XPlS_ii_in];
ld.param.s32 %r5, [__cudaparm__Z23X_ctranspose16_TlongT_XPlS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.s64 %rd6, [%rd5+0];
cvt.s64.s32 %rd7, %r18;
cvt.s64.s32 %rd8, %r20;
mul.wide.s32 %rd9, %r20, 17;
add.u64 %rd10, %rd7, %rd9;
mul.lo.u64 %rd11, %rd10, 8;
add.u64 %rd12, %rd1, %rd11;
st.shared.s64 [%rd12+0], %rd6;
$Lt_27_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__53;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_27_4098;
cvt.s64.s32 %rd13, %r20;
cvt.s64.s32 %rd14, %r18;
mul.wide.s32 %rd15, %r18, 17;
add.u64 %rd16, %rd13, %rd15;
mul.lo.u64 %rd17, %rd16, 8;
add.u64 %rd18, %rd1, %rd17;
ld.shared.s64 %rd19, [%rd18+0];
ld.param.u64 %rd20, [__cudaparm__Z23X_ctranspose16_TlongT_XPlS_ii_out];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd21, %r39;
mul.wide.s32 %rd22, %r39, 8;
add.u64 %rd23, %rd20, %rd22;
st.global.s64 [%rd23+0], %rd19;
$Lt_27_4098:
exit;
$LDWend__Z23X_ctranspose16_TlongT_XPlS_ii:
} 
.entry _Z29X_inplacetranspose16_TlongT_XPlii (
.param .u64 __cudaparm__Z29X_inplacetranspose16_TlongT_XPlii_inOut,
.param .s32 __cudaparm__Z29X_inplacetranspose16_TlongT_XPlii_numRowsIn,
.param .s32 __cudaparm__Z29X_inplacetranspose16_TlongT_XPlii_numRowsOut)
{
.reg .u32 %r<65>;
.reg .u64 %rd<48>;
.reg .pred %p<13>;
$LDWbegin__Z29X_inplacetranspose16_TlongT_XPlii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z29X_inplacetranspose16_TlongT_XPlii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z29X_inplacetranspose16_TlongT_XPlii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_28_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_28_8450;
$Lt_28_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_28_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_28_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z29X_inplacetranspose16_TlongT_XPlii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z29X_inplacetranspose16_TlongT_XPlii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_28_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__51;
ld.param.u64 %rd2, [__cudaparm__Z29X_inplacetranspose16_TlongT_XPlii_inOut];
ld.param.s32 %r5, [__cudaparm__Z29X_inplacetranspose16_TlongT_XPlii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.s64 %rd6, [%rd5+0];
cvt.s64.s32 %rd7, %r18;
cvt.s64.s32 %rd8, %r20;
mul.wide.s32 %rd9, %r20, 17;
add.u64 %rd10, %rd7, %rd9;
mul.lo.u64 %rd11, %rd10, 8;
add.u64 %rd12, %rd1, %rd11;
st.shared.s64 [%rd12+0], %rd6;
$Lt_28_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__51;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_28_9986;
ld.param.s32 %r4, [__cudaparm__Z29X_inplacetranspose16_TlongT_XPlii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z29X_inplacetranspose16_TlongT_XPlii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_28_10498;
mov.u64 %rd13, __cuda_local_var_23497_31_blockC__52;
ld.param.u64 %rd14, [__cudaparm__Z29X_inplacetranspose16_TlongT_XPlii_inOut];
ld.param.s32 %r5, [__cudaparm__Z29X_inplacetranspose16_TlongT_XPlii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd15, %r46;
mul.wide.s32 %rd16, %r46, 8;
add.u64 %rd17, %rd14, %rd16;
ld.global.s64 %rd18, [%rd17+0];
cvt.s64.s32 %rd19, %r18;
cvt.s64.s32 %rd20, %r20;
mul.wide.s32 %rd21, %r20, 17;
add.u64 %rd22, %rd19, %rd21;
mul.lo.u64 %rd23, %rd22, 8;
add.u64 %rd24, %rd13, %rd23;
st.shared.s64 [%rd24+0], %rd18;
$Lt_28_10498:
mov.u64 %rd13, __cuda_local_var_23497_31_blockC__52;
$Lt_28_9986:
mov.u64 %rd13, __cuda_local_var_23497_31_blockC__52;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_28_11010;
cvt.s64.s32 %rd25, %r20;
cvt.s64.s32 %rd26, %r18;
mul.wide.s32 %rd27, %r18, 17;
add.u64 %rd28, %rd25, %rd27;
mul.lo.u64 %rd29, %rd28, 8;
add.u64 %rd30, %rd1, %rd29;
ld.shared.s64 %rd31, [%rd30+0];
ld.param.u64 %rd32, [__cudaparm__Z29X_inplacetranspose16_TlongT_XPlii_inOut];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd33, %r54;
mul.wide.s32 %rd34, %r54, 8;
add.u64 %rd35, %rd32, %rd34;
st.global.s64 [%rd35+0], %rd31;
$Lt_28_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_28_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_28_12034;
cvt.s64.s32 %rd36, %r20;
cvt.s64.s32 %rd37, %r18;
mul.wide.s32 %rd38, %r18, 17;
add.u64 %rd39, %rd36, %rd38;
mul.lo.u64 %rd40, %rd39, 8;
add.u64 %rd41, %rd13, %rd40;
ld.shared.s64 %rd42, [%rd41+0];
ld.param.u64 %rd43, [__cudaparm__Z29X_inplacetranspose16_TlongT_XPlii_inOut];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd44, %r63;
mul.wide.s32 %rd45, %r63, 8;
add.u64 %rd46, %rd43, %rd45;
st.global.s64 [%rd46+0], %rd42;
$Lt_28_12034:
$Lt_28_11522:
$Lt_28_8962:
exit;
$LDWend__Z29X_inplacetranspose16_TlongT_XPlii:
} 
.entry _Z30X_inplacectranspose16_TlongT_XPlii (
.param .u64 __cudaparm__Z30X_inplacectranspose16_TlongT_XPlii_inOut,
.param .s32 __cudaparm__Z30X_inplacectranspose16_TlongT_XPlii_numRowsIn,
.param .s32 __cudaparm__Z30X_inplacectranspose16_TlongT_XPlii_numRowsOut)
{
.reg .u32 %r<65>;
.reg .u64 %rd<48>;
.reg .pred %p<13>;
$LDWbegin__Z30X_inplacectranspose16_TlongT_XPlii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z30X_inplacectranspose16_TlongT_XPlii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z30X_inplacectranspose16_TlongT_XPlii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_29_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_29_8450;
$Lt_29_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_29_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_29_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z30X_inplacectranspose16_TlongT_XPlii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z30X_inplacectranspose16_TlongT_XPlii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_29_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__51;
ld.param.u64 %rd2, [__cudaparm__Z30X_inplacectranspose16_TlongT_XPlii_inOut];
ld.param.s32 %r5, [__cudaparm__Z30X_inplacectranspose16_TlongT_XPlii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.s64 %rd6, [%rd5+0];
cvt.s64.s32 %rd7, %r18;
cvt.s64.s32 %rd8, %r20;
mul.wide.s32 %rd9, %r20, 17;
add.u64 %rd10, %rd7, %rd9;
mul.lo.u64 %rd11, %rd10, 8;
add.u64 %rd12, %rd1, %rd11;
st.shared.s64 [%rd12+0], %rd6;
$Lt_29_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__51;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_29_9986;
ld.param.s32 %r4, [__cudaparm__Z30X_inplacectranspose16_TlongT_XPlii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z30X_inplacectranspose16_TlongT_XPlii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_29_10498;
mov.u64 %rd13, __cuda_local_var_23497_31_blockC__52;
ld.param.u64 %rd14, [__cudaparm__Z30X_inplacectranspose16_TlongT_XPlii_inOut];
ld.param.s32 %r5, [__cudaparm__Z30X_inplacectranspose16_TlongT_XPlii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd15, %r46;
mul.wide.s32 %rd16, %r46, 8;
add.u64 %rd17, %rd14, %rd16;
ld.global.s64 %rd18, [%rd17+0];
cvt.s64.s32 %rd19, %r18;
cvt.s64.s32 %rd20, %r20;
mul.wide.s32 %rd21, %r20, 17;
add.u64 %rd22, %rd19, %rd21;
mul.lo.u64 %rd23, %rd22, 8;
add.u64 %rd24, %rd13, %rd23;
st.shared.s64 [%rd24+0], %rd18;
$Lt_29_10498:
mov.u64 %rd13, __cuda_local_var_23497_31_blockC__52;
$Lt_29_9986:
mov.u64 %rd13, __cuda_local_var_23497_31_blockC__52;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_29_11010;
cvt.s64.s32 %rd25, %r20;
cvt.s64.s32 %rd26, %r18;
mul.wide.s32 %rd27, %r18, 17;
add.u64 %rd28, %rd25, %rd27;
mul.lo.u64 %rd29, %rd28, 8;
add.u64 %rd30, %rd1, %rd29;
ld.shared.s64 %rd31, [%rd30+0];
ld.param.u64 %rd32, [__cudaparm__Z30X_inplacectranspose16_TlongT_XPlii_inOut];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd33, %r54;
mul.wide.s32 %rd34, %r54, 8;
add.u64 %rd35, %rd32, %rd34;
st.global.s64 [%rd35+0], %rd31;
$Lt_29_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_29_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_29_12034;
cvt.s64.s32 %rd36, %r20;
cvt.s64.s32 %rd37, %r18;
mul.wide.s32 %rd38, %r18, 17;
add.u64 %rd39, %rd36, %rd38;
mul.lo.u64 %rd40, %rd39, 8;
add.u64 %rd41, %rd13, %rd40;
ld.shared.s64 %rd42, [%rd41+0];
ld.param.u64 %rd43, [__cudaparm__Z30X_inplacectranspose16_TlongT_XPlii_inOut];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd44, %r63;
mul.wide.s32 %rd45, %r63, 8;
add.u64 %rd46, %rd43, %rd45;
st.global.s64 [%rd46+0], %rd42;
$Lt_29_12034:
$Lt_29_11522:
$Lt_29_8962:
exit;
$LDWend__Z30X_inplacectranspose16_TlongT_XPlii:
} 
.entry _Z23X_transpose16_Tlong2T_XP5long2S0_ii (
.param .u64 __cudaparm__Z23X_transpose16_Tlong2T_XP5long2S0_ii_out,
.param .u64 __cudaparm__Z23X_transpose16_Tlong2T_XP5long2S0_ii_in,
.param .s32 __cudaparm__Z23X_transpose16_Tlong2T_XP5long2S0_ii_numRowsIn,
.param .s32 __cudaparm__Z23X_transpose16_Tlong2T_XP5long2S0_ii_numRowsOut)
{
.reg .u32 %r<41>;
.reg .u64 %rd<27>;
.reg .pred %p<5>;
$LDWbegin__Z23X_transpose16_Tlong2T_XP5long2S0_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z23X_transpose16_Tlong2T_XP5long2S0_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z23X_transpose16_Tlong2T_XP5long2S0_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_30_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_30_3074;
$Lt_30_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_30_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z23X_transpose16_Tlong2T_XP5long2S0_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z23X_transpose16_Tlong2T_XP5long2S0_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_30_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__50;
ld.param.u64 %rd2, [__cudaparm__Z23X_transpose16_Tlong2T_XP5long2S0_ii_in];
ld.param.s32 %r5, [__cudaparm__Z23X_transpose16_Tlong2T_XP5long2S0_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 16;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.s64 {%rd6,%rd7}, [%rd5+0];
cvt.s64.s32 %rd8, %r20;
cvt.s64.s32 %rd9, %r18;
mul.wide.s32 %rd10, %r20, 17;
add.u64 %rd11, %rd9, %rd10;
mul.lo.u64 %rd12, %rd11, 16;
add.u64 %rd13, %rd1, %rd12;
st.shared.s64 [%rd13+0], %rd6;
st.shared.s64 [%rd13+8], %rd7;
$Lt_30_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__50;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_30_4098;
cvt.s64.s32 %rd14, %r20;
cvt.s64.s32 %rd15, %r18;
mul.wide.s32 %rd16, %r18, 17;
add.u64 %rd17, %rd14, %rd16;
mul.lo.u64 %rd18, %rd17, 16;
add.u64 %rd19, %rd1, %rd18;
ld.param.u64 %rd20, [__cudaparm__Z23X_transpose16_Tlong2T_XP5long2S0_ii_out];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd21, %r39;
mul.wide.s32 %rd22, %r39, 16;
add.u64 %rd23, %rd20, %rd22;
ld.shared.s64 %rd24, [%rd19+0];
ld.shared.s64 %rd25, [%rd19+8];
st.global.v2.s64 [%rd23+0], {%rd24,%rd25};
$Lt_30_4098:
exit;
$LDWend__Z23X_transpose16_Tlong2T_XP5long2S0_ii:
} 
.entry _Z30X_inplacetranspose16_Tlong2T_XP5long2ii (
.param .u64 __cudaparm__Z30X_inplacetranspose16_Tlong2T_XP5long2ii_inOut,
.param .s32 __cudaparm__Z30X_inplacetranspose16_Tlong2T_XP5long2ii_numRowsIn,
.param .s32 __cudaparm__Z30X_inplacetranspose16_Tlong2T_XP5long2ii_numRowsOut)
{
.reg .u32 %r<65>;
.reg .u64 %rd<49>;
.reg .pred %p<13>;
$LDWbegin__Z30X_inplacetranspose16_Tlong2T_XP5long2ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z30X_inplacetranspose16_Tlong2T_XP5long2ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z30X_inplacetranspose16_Tlong2T_XP5long2ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_31_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_31_8450;
$Lt_31_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_31_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_31_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z30X_inplacetranspose16_Tlong2T_XP5long2ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z30X_inplacetranspose16_Tlong2T_XP5long2ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_31_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__48;
ld.param.u64 %rd2, [__cudaparm__Z30X_inplacetranspose16_Tlong2T_XP5long2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z30X_inplacetranspose16_Tlong2T_XP5long2ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 16;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.s64 {%rd6,%rd7}, [%rd5+0];
cvt.s64.s32 %rd8, %r20;
cvt.s64.s32 %rd9, %r18;
mul.wide.s32 %rd10, %r20, 17;
add.u64 %rd11, %rd9, %rd10;
mul.lo.u64 %rd12, %rd11, 16;
add.u64 %rd13, %rd1, %rd12;
st.shared.s64 [%rd13+0], %rd6;
st.shared.s64 [%rd13+8], %rd7;
$Lt_31_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__48;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_31_9986;
ld.param.s32 %r4, [__cudaparm__Z30X_inplacetranspose16_Tlong2T_XP5long2ii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z30X_inplacetranspose16_Tlong2T_XP5long2ii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_31_10498;
mov.u64 %rd14, __cuda_local_var_23497_31_blockC__49;
ld.param.u64 %rd15, [__cudaparm__Z30X_inplacetranspose16_Tlong2T_XP5long2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z30X_inplacetranspose16_Tlong2T_XP5long2ii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd16, %r46;
mul.wide.s32 %rd17, %r46, 16;
add.u64 %rd18, %rd15, %rd17;
ld.global.v2.s64 {%rd19,%rd20}, [%rd18+0];
cvt.s64.s32 %rd8, %r20;
cvt.s64.s32 %rd21, %r18;
mul.wide.s32 %rd22, %r20, 17;
add.u64 %rd23, %rd21, %rd22;
mul.lo.u64 %rd24, %rd23, 16;
add.u64 %rd25, %rd14, %rd24;
st.shared.s64 [%rd25+0], %rd19;
st.shared.s64 [%rd25+8], %rd20;
$Lt_31_10498:
mov.u64 %rd14, __cuda_local_var_23497_31_blockC__49;
$Lt_31_9986:
mov.u64 %rd14, __cuda_local_var_23497_31_blockC__49;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_31_11010;
cvt.s64.s32 %rd8, %r20;
cvt.s64.s32 %rd26, %r18;
mul.wide.s32 %rd27, %r18, 17;
add.u64 %rd28, %rd8, %rd27;
mul.lo.u64 %rd29, %rd28, 16;
add.u64 %rd30, %rd29, %rd1;
ld.param.u64 %rd31, [__cudaparm__Z30X_inplacetranspose16_Tlong2T_XP5long2ii_inOut];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd32, %r54;
mul.wide.s32 %rd33, %r54, 16;
add.u64 %rd34, %rd31, %rd33;
ld.shared.s64 %rd35, [%rd30+0];
ld.shared.s64 %rd36, [%rd30+8];
st.global.v2.s64 [%rd34+0], {%rd35,%rd36};
$Lt_31_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_31_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_31_12034;
cvt.s64.s32 %rd8, %r20;
cvt.s64.s32 %rd37, %r18;
mul.wide.s32 %rd38, %r18, 17;
add.u64 %rd39, %rd8, %rd38;
mul.lo.u64 %rd40, %rd39, 16;
add.u64 %rd41, %rd40, %rd14;
ld.param.u64 %rd42, [__cudaparm__Z30X_inplacetranspose16_Tlong2T_XP5long2ii_inOut];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd43, %r63;
mul.wide.s32 %rd44, %r63, 16;
add.u64 %rd45, %rd42, %rd44;
ld.shared.s64 %rd46, [%rd41+0];
ld.shared.s64 %rd47, [%rd41+8];
st.global.v2.s64 [%rd45+0], {%rd46,%rd47};
$Lt_31_12034:
$Lt_31_11522:
$Lt_31_8962:
exit;
$LDWend__Z30X_inplacetranspose16_Tlong2T_XP5long2ii:
} 
.entry _Z27X_transpose16_Tlong_longT_XPxS_ii (
.param .u64 __cudaparm__Z27X_transpose16_Tlong_longT_XPxS_ii_out,
.param .u64 __cudaparm__Z27X_transpose16_Tlong_longT_XPxS_ii_in,
.param .s32 __cudaparm__Z27X_transpose16_Tlong_longT_XPxS_ii_numRowsIn,
.param .s32 __cudaparm__Z27X_transpose16_Tlong_longT_XPxS_ii_numRowsOut)
{
.reg .u32 %r<41>;
.reg .u64 %rd<25>;
.reg .pred %p<5>;
$LDWbegin__Z27X_transpose16_Tlong_longT_XPxS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z27X_transpose16_Tlong_longT_XPxS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z27X_transpose16_Tlong_longT_XPxS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_32_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_32_3074;
$Lt_32_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_32_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z27X_transpose16_Tlong_longT_XPxS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z27X_transpose16_Tlong_longT_XPxS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_32_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__47;
ld.param.u64 %rd2, [__cudaparm__Z27X_transpose16_Tlong_longT_XPxS_ii_in];
ld.param.s32 %r5, [__cudaparm__Z27X_transpose16_Tlong_longT_XPxS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.s64 %rd6, [%rd5+0];
cvt.s64.s32 %rd7, %r18;
cvt.s64.s32 %rd8, %r20;
mul.wide.s32 %rd9, %r20, 17;
add.u64 %rd10, %rd7, %rd9;
mul.lo.u64 %rd11, %rd10, 8;
add.u64 %rd12, %rd1, %rd11;
st.shared.s64 [%rd12+0], %rd6;
$Lt_32_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__47;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_32_4098;
cvt.s64.s32 %rd13, %r20;
cvt.s64.s32 %rd14, %r18;
mul.wide.s32 %rd15, %r18, 17;
add.u64 %rd16, %rd13, %rd15;
mul.lo.u64 %rd17, %rd16, 8;
add.u64 %rd18, %rd1, %rd17;
ld.shared.s64 %rd19, [%rd18+0];
ld.param.u64 %rd20, [__cudaparm__Z27X_transpose16_Tlong_longT_XPxS_ii_out];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd21, %r39;
mul.wide.s32 %rd22, %r39, 8;
add.u64 %rd23, %rd20, %rd22;
st.global.s64 [%rd23+0], %rd19;
$Lt_32_4098:
exit;
$LDWend__Z27X_transpose16_Tlong_longT_XPxS_ii:
} 
.entry _Z28X_ctranspose16_Tlong_longT_XPxS_ii (
.param .u64 __cudaparm__Z28X_ctranspose16_Tlong_longT_XPxS_ii_out,
.param .u64 __cudaparm__Z28X_ctranspose16_Tlong_longT_XPxS_ii_in,
.param .s32 __cudaparm__Z28X_ctranspose16_Tlong_longT_XPxS_ii_numRowsIn,
.param .s32 __cudaparm__Z28X_ctranspose16_Tlong_longT_XPxS_ii_numRowsOut)
{
.reg .u32 %r<41>;
.reg .u64 %rd<25>;
.reg .pred %p<5>;
$LDWbegin__Z28X_ctranspose16_Tlong_longT_XPxS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z28X_ctranspose16_Tlong_longT_XPxS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z28X_ctranspose16_Tlong_longT_XPxS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_33_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_33_3074;
$Lt_33_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_33_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z28X_ctranspose16_Tlong_longT_XPxS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z28X_ctranspose16_Tlong_longT_XPxS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_33_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__47;
ld.param.u64 %rd2, [__cudaparm__Z28X_ctranspose16_Tlong_longT_XPxS_ii_in];
ld.param.s32 %r5, [__cudaparm__Z28X_ctranspose16_Tlong_longT_XPxS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.s64 %rd6, [%rd5+0];
cvt.s64.s32 %rd7, %r18;
cvt.s64.s32 %rd8, %r20;
mul.wide.s32 %rd9, %r20, 17;
add.u64 %rd10, %rd7, %rd9;
mul.lo.u64 %rd11, %rd10, 8;
add.u64 %rd12, %rd1, %rd11;
st.shared.s64 [%rd12+0], %rd6;
$Lt_33_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__47;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_33_4098;
cvt.s64.s32 %rd13, %r20;
cvt.s64.s32 %rd14, %r18;
mul.wide.s32 %rd15, %r18, 17;
add.u64 %rd16, %rd13, %rd15;
mul.lo.u64 %rd17, %rd16, 8;
add.u64 %rd18, %rd1, %rd17;
ld.shared.s64 %rd19, [%rd18+0];
ld.param.u64 %rd20, [__cudaparm__Z28X_ctranspose16_Tlong_longT_XPxS_ii_out];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd21, %r39;
mul.wide.s32 %rd22, %r39, 8;
add.u64 %rd23, %rd20, %rd22;
st.global.s64 [%rd23+0], %rd19;
$Lt_33_4098:
exit;
$LDWend__Z28X_ctranspose16_Tlong_longT_XPxS_ii:
} 
.entry _Z34X_inplacetranspose16_Tlong_longT_XPxii (
.param .u64 __cudaparm__Z34X_inplacetranspose16_Tlong_longT_XPxii_inOut,
.param .s32 __cudaparm__Z34X_inplacetranspose16_Tlong_longT_XPxii_numRowsIn,
.param .s32 __cudaparm__Z34X_inplacetranspose16_Tlong_longT_XPxii_numRowsOut)
{
.reg .u32 %r<65>;
.reg .u64 %rd<48>;
.reg .pred %p<13>;
$LDWbegin__Z34X_inplacetranspose16_Tlong_longT_XPxii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z34X_inplacetranspose16_Tlong_longT_XPxii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z34X_inplacetranspose16_Tlong_longT_XPxii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_34_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_34_8450;
$Lt_34_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_34_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_34_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z34X_inplacetranspose16_Tlong_longT_XPxii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z34X_inplacetranspose16_Tlong_longT_XPxii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_34_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__45;
ld.param.u64 %rd2, [__cudaparm__Z34X_inplacetranspose16_Tlong_longT_XPxii_inOut];
ld.param.s32 %r5, [__cudaparm__Z34X_inplacetranspose16_Tlong_longT_XPxii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.s64 %rd6, [%rd5+0];
cvt.s64.s32 %rd7, %r18;
cvt.s64.s32 %rd8, %r20;
mul.wide.s32 %rd9, %r20, 17;
add.u64 %rd10, %rd7, %rd9;
mul.lo.u64 %rd11, %rd10, 8;
add.u64 %rd12, %rd1, %rd11;
st.shared.s64 [%rd12+0], %rd6;
$Lt_34_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__45;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_34_9986;
ld.param.s32 %r4, [__cudaparm__Z34X_inplacetranspose16_Tlong_longT_XPxii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z34X_inplacetranspose16_Tlong_longT_XPxii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_34_10498;
mov.u64 %rd13, __cuda_local_var_23497_31_blockC__46;
ld.param.u64 %rd14, [__cudaparm__Z34X_inplacetranspose16_Tlong_longT_XPxii_inOut];
ld.param.s32 %r5, [__cudaparm__Z34X_inplacetranspose16_Tlong_longT_XPxii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd15, %r46;
mul.wide.s32 %rd16, %r46, 8;
add.u64 %rd17, %rd14, %rd16;
ld.global.s64 %rd18, [%rd17+0];
cvt.s64.s32 %rd19, %r18;
cvt.s64.s32 %rd20, %r20;
mul.wide.s32 %rd21, %r20, 17;
add.u64 %rd22, %rd19, %rd21;
mul.lo.u64 %rd23, %rd22, 8;
add.u64 %rd24, %rd13, %rd23;
st.shared.s64 [%rd24+0], %rd18;
$Lt_34_10498:
mov.u64 %rd13, __cuda_local_var_23497_31_blockC__46;
$Lt_34_9986:
mov.u64 %rd13, __cuda_local_var_23497_31_blockC__46;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_34_11010;
cvt.s64.s32 %rd25, %r20;
cvt.s64.s32 %rd26, %r18;
mul.wide.s32 %rd27, %r18, 17;
add.u64 %rd28, %rd25, %rd27;
mul.lo.u64 %rd29, %rd28, 8;
add.u64 %rd30, %rd1, %rd29;
ld.shared.s64 %rd31, [%rd30+0];
ld.param.u64 %rd32, [__cudaparm__Z34X_inplacetranspose16_Tlong_longT_XPxii_inOut];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd33, %r54;
mul.wide.s32 %rd34, %r54, 8;
add.u64 %rd35, %rd32, %rd34;
st.global.s64 [%rd35+0], %rd31;
$Lt_34_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_34_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_34_12034;
cvt.s64.s32 %rd36, %r20;
cvt.s64.s32 %rd37, %r18;
mul.wide.s32 %rd38, %r18, 17;
add.u64 %rd39, %rd36, %rd38;
mul.lo.u64 %rd40, %rd39, 8;
add.u64 %rd41, %rd13, %rd40;
ld.shared.s64 %rd42, [%rd41+0];
ld.param.u64 %rd43, [__cudaparm__Z34X_inplacetranspose16_Tlong_longT_XPxii_inOut];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd44, %r63;
mul.wide.s32 %rd45, %r63, 8;
add.u64 %rd46, %rd43, %rd45;
st.global.s64 [%rd46+0], %rd42;
$Lt_34_12034:
$Lt_34_11522:
$Lt_34_8962:
exit;
$LDWend__Z34X_inplacetranspose16_Tlong_longT_XPxii:
} 
.entry _Z35X_inplacectranspose16_Tlong_longT_XPxii (
.param .u64 __cudaparm__Z35X_inplacectranspose16_Tlong_longT_XPxii_inOut,
.param .s32 __cudaparm__Z35X_inplacectranspose16_Tlong_longT_XPxii_numRowsIn,
.param .s32 __cudaparm__Z35X_inplacectranspose16_Tlong_longT_XPxii_numRowsOut)
{
.reg .u32 %r<65>;
.reg .u64 %rd<48>;
.reg .pred %p<13>;
$LDWbegin__Z35X_inplacectranspose16_Tlong_longT_XPxii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z35X_inplacectranspose16_Tlong_longT_XPxii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z35X_inplacectranspose16_Tlong_longT_XPxii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_35_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_35_8450;
$Lt_35_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_35_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_35_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z35X_inplacectranspose16_Tlong_longT_XPxii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z35X_inplacectranspose16_Tlong_longT_XPxii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_35_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__45;
ld.param.u64 %rd2, [__cudaparm__Z35X_inplacectranspose16_Tlong_longT_XPxii_inOut];
ld.param.s32 %r5, [__cudaparm__Z35X_inplacectranspose16_Tlong_longT_XPxii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.s64 %rd6, [%rd5+0];
cvt.s64.s32 %rd7, %r18;
cvt.s64.s32 %rd8, %r20;
mul.wide.s32 %rd9, %r20, 17;
add.u64 %rd10, %rd7, %rd9;
mul.lo.u64 %rd11, %rd10, 8;
add.u64 %rd12, %rd1, %rd11;
st.shared.s64 [%rd12+0], %rd6;
$Lt_35_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__45;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_35_9986;
ld.param.s32 %r4, [__cudaparm__Z35X_inplacectranspose16_Tlong_longT_XPxii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z35X_inplacectranspose16_Tlong_longT_XPxii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_35_10498;
mov.u64 %rd13, __cuda_local_var_23497_31_blockC__46;
ld.param.u64 %rd14, [__cudaparm__Z35X_inplacectranspose16_Tlong_longT_XPxii_inOut];
ld.param.s32 %r5, [__cudaparm__Z35X_inplacectranspose16_Tlong_longT_XPxii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd15, %r46;
mul.wide.s32 %rd16, %r46, 8;
add.u64 %rd17, %rd14, %rd16;
ld.global.s64 %rd18, [%rd17+0];
cvt.s64.s32 %rd19, %r18;
cvt.s64.s32 %rd20, %r20;
mul.wide.s32 %rd21, %r20, 17;
add.u64 %rd22, %rd19, %rd21;
mul.lo.u64 %rd23, %rd22, 8;
add.u64 %rd24, %rd13, %rd23;
st.shared.s64 [%rd24+0], %rd18;
$Lt_35_10498:
mov.u64 %rd13, __cuda_local_var_23497_31_blockC__46;
$Lt_35_9986:
mov.u64 %rd13, __cuda_local_var_23497_31_blockC__46;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_35_11010;
cvt.s64.s32 %rd25, %r20;
cvt.s64.s32 %rd26, %r18;
mul.wide.s32 %rd27, %r18, 17;
add.u64 %rd28, %rd25, %rd27;
mul.lo.u64 %rd29, %rd28, 8;
add.u64 %rd30, %rd1, %rd29;
ld.shared.s64 %rd31, [%rd30+0];
ld.param.u64 %rd32, [__cudaparm__Z35X_inplacectranspose16_Tlong_longT_XPxii_inOut];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd33, %r54;
mul.wide.s32 %rd34, %r54, 8;
add.u64 %rd35, %rd32, %rd34;
st.global.s64 [%rd35+0], %rd31;
$Lt_35_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_35_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_35_12034;
cvt.s64.s32 %rd36, %r20;
cvt.s64.s32 %rd37, %r18;
mul.wide.s32 %rd38, %r18, 17;
add.u64 %rd39, %rd36, %rd38;
mul.lo.u64 %rd40, %rd39, 8;
add.u64 %rd41, %rd13, %rd40;
ld.shared.s64 %rd42, [%rd41+0];
ld.param.u64 %rd43, [__cudaparm__Z35X_inplacectranspose16_Tlong_longT_XPxii_inOut];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd44, %r63;
mul.wide.s32 %rd45, %r63, 8;
add.u64 %rd46, %rd43, %rd45;
st.global.s64 [%rd46+0], %rd42;
$Lt_35_12034:
$Lt_35_11522:
$Lt_35_8962:
exit;
$LDWend__Z35X_inplacectranspose16_Tlong_longT_XPxii:
} 
.entry _Z27X_transpose16_Tlonglong2T_XP9longlong2S0_ii (
.param .u64 __cudaparm__Z27X_transpose16_Tlonglong2T_XP9longlong2S0_ii_out,
.param .u64 __cudaparm__Z27X_transpose16_Tlonglong2T_XP9longlong2S0_ii_in,
.param .s32 __cudaparm__Z27X_transpose16_Tlonglong2T_XP9longlong2S0_ii_numRowsIn,
.param .s32 __cudaparm__Z27X_transpose16_Tlonglong2T_XP9longlong2S0_ii_numRowsOut)
{
.reg .u32 %r<41>;
.reg .u64 %rd<27>;
.reg .pred %p<5>;
$LDWbegin__Z27X_transpose16_Tlonglong2T_XP9longlong2S0_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z27X_transpose16_Tlonglong2T_XP9longlong2S0_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z27X_transpose16_Tlonglong2T_XP9longlong2S0_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_36_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_36_3074;
$Lt_36_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_36_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z27X_transpose16_Tlonglong2T_XP9longlong2S0_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z27X_transpose16_Tlonglong2T_XP9longlong2S0_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_36_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__44;
ld.param.u64 %rd2, [__cudaparm__Z27X_transpose16_Tlonglong2T_XP9longlong2S0_ii_in];
ld.param.s32 %r5, [__cudaparm__Z27X_transpose16_Tlonglong2T_XP9longlong2S0_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 16;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.s64 {%rd6,%rd7}, [%rd5+0];
cvt.s64.s32 %rd8, %r20;
cvt.s64.s32 %rd9, %r18;
mul.wide.s32 %rd10, %r20, 17;
add.u64 %rd11, %rd9, %rd10;
mul.lo.u64 %rd12, %rd11, 16;
add.u64 %rd13, %rd1, %rd12;
st.shared.s64 [%rd13+0], %rd6;
st.shared.s64 [%rd13+8], %rd7;
$Lt_36_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__44;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_36_4098;
cvt.s64.s32 %rd14, %r20;
cvt.s64.s32 %rd15, %r18;
mul.wide.s32 %rd16, %r18, 17;
add.u64 %rd17, %rd14, %rd16;
mul.lo.u64 %rd18, %rd17, 16;
add.u64 %rd19, %rd1, %rd18;
ld.param.u64 %rd20, [__cudaparm__Z27X_transpose16_Tlonglong2T_XP9longlong2S0_ii_out];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd21, %r39;
mul.wide.s32 %rd22, %r39, 16;
add.u64 %rd23, %rd20, %rd22;
ld.shared.s64 %rd24, [%rd19+0];
ld.shared.s64 %rd25, [%rd19+8];
st.global.v2.s64 [%rd23+0], {%rd24,%rd25};
$Lt_36_4098:
exit;
$LDWend__Z27X_transpose16_Tlonglong2T_XP9longlong2S0_ii:
} 
.entry _Z34X_inplacetranspose16_Tlonglong2T_XP9longlong2ii (
.param .u64 __cudaparm__Z34X_inplacetranspose16_Tlonglong2T_XP9longlong2ii_inOut,
.param .s32 __cudaparm__Z34X_inplacetranspose16_Tlonglong2T_XP9longlong2ii_numRowsIn,
.param .s32 __cudaparm__Z34X_inplacetranspose16_Tlonglong2T_XP9longlong2ii_numRowsOut)
{
.reg .u32 %r<65>;
.reg .u64 %rd<49>;
.reg .pred %p<13>;
$LDWbegin__Z34X_inplacetranspose16_Tlonglong2T_XP9longlong2ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z34X_inplacetranspose16_Tlonglong2T_XP9longlong2ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z34X_inplacetranspose16_Tlonglong2T_XP9longlong2ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_37_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_37_8450;
$Lt_37_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_37_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_37_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z34X_inplacetranspose16_Tlonglong2T_XP9longlong2ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z34X_inplacetranspose16_Tlonglong2T_XP9longlong2ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_37_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__42;
ld.param.u64 %rd2, [__cudaparm__Z34X_inplacetranspose16_Tlonglong2T_XP9longlong2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z34X_inplacetranspose16_Tlonglong2T_XP9longlong2ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 16;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.s64 {%rd6,%rd7}, [%rd5+0];
cvt.s64.s32 %rd8, %r20;
cvt.s64.s32 %rd9, %r18;
mul.wide.s32 %rd10, %r20, 17;
add.u64 %rd11, %rd9, %rd10;
mul.lo.u64 %rd12, %rd11, 16;
add.u64 %rd13, %rd1, %rd12;
st.shared.s64 [%rd13+0], %rd6;
st.shared.s64 [%rd13+8], %rd7;
$Lt_37_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__42;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_37_9986;
ld.param.s32 %r4, [__cudaparm__Z34X_inplacetranspose16_Tlonglong2T_XP9longlong2ii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z34X_inplacetranspose16_Tlonglong2T_XP9longlong2ii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_37_10498;
mov.u64 %rd14, __cuda_local_var_23497_31_blockC__43;
ld.param.u64 %rd15, [__cudaparm__Z34X_inplacetranspose16_Tlonglong2T_XP9longlong2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z34X_inplacetranspose16_Tlonglong2T_XP9longlong2ii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd16, %r46;
mul.wide.s32 %rd17, %r46, 16;
add.u64 %rd18, %rd15, %rd17;
ld.global.v2.s64 {%rd19,%rd20}, [%rd18+0];
cvt.s64.s32 %rd8, %r20;
cvt.s64.s32 %rd21, %r18;
mul.wide.s32 %rd22, %r20, 17;
add.u64 %rd23, %rd21, %rd22;
mul.lo.u64 %rd24, %rd23, 16;
add.u64 %rd25, %rd14, %rd24;
st.shared.s64 [%rd25+0], %rd19;
st.shared.s64 [%rd25+8], %rd20;
$Lt_37_10498:
mov.u64 %rd14, __cuda_local_var_23497_31_blockC__43;
$Lt_37_9986:
mov.u64 %rd14, __cuda_local_var_23497_31_blockC__43;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_37_11010;
cvt.s64.s32 %rd8, %r20;
cvt.s64.s32 %rd26, %r18;
mul.wide.s32 %rd27, %r18, 17;
add.u64 %rd28, %rd8, %rd27;
mul.lo.u64 %rd29, %rd28, 16;
add.u64 %rd30, %rd29, %rd1;
ld.param.u64 %rd31, [__cudaparm__Z34X_inplacetranspose16_Tlonglong2T_XP9longlong2ii_inOut];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd32, %r54;
mul.wide.s32 %rd33, %r54, 16;
add.u64 %rd34, %rd31, %rd33;
ld.shared.s64 %rd35, [%rd30+0];
ld.shared.s64 %rd36, [%rd30+8];
st.global.v2.s64 [%rd34+0], {%rd35,%rd36};
$Lt_37_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_37_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_37_12034;
cvt.s64.s32 %rd8, %r20;
cvt.s64.s32 %rd37, %r18;
mul.wide.s32 %rd38, %r18, 17;
add.u64 %rd39, %rd8, %rd38;
mul.lo.u64 %rd40, %rd39, 16;
add.u64 %rd41, %rd40, %rd14;
ld.param.u64 %rd42, [__cudaparm__Z34X_inplacetranspose16_Tlonglong2T_XP9longlong2ii_inOut];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd43, %r63;
mul.wide.s32 %rd44, %r63, 16;
add.u64 %rd45, %rd42, %rd44;
ld.shared.s64 %rd46, [%rd41+0];
ld.shared.s64 %rd47, [%rd41+8];
st.global.v2.s64 [%rd45+0], {%rd46,%rd47};
$Lt_37_12034:
$Lt_37_11522:
$Lt_37_8962:
exit;
$LDWend__Z34X_inplacetranspose16_Tlonglong2T_XP9longlong2ii:
} 
.entry _Z23X_transpose16_TshortT_XPsS_ii (
.param .u64 __cudaparm__Z23X_transpose16_TshortT_XPsS_ii_out,
.param .u64 __cudaparm__Z23X_transpose16_TshortT_XPsS_ii_in,
.param .s32 __cudaparm__Z23X_transpose16_TshortT_XPsS_ii_numRowsIn,
.param .s32 __cudaparm__Z23X_transpose16_TshortT_XPsS_ii_numRowsOut)
{
.reg .u16 %rh<4>;
.reg .u32 %r<41>;
.reg .u64 %rd<23>;
.reg .pred %p<5>;
$LDWbegin__Z23X_transpose16_TshortT_XPsS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z23X_transpose16_TshortT_XPsS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z23X_transpose16_TshortT_XPsS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_38_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_38_3074;
$Lt_38_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_38_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z23X_transpose16_TshortT_XPsS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z23X_transpose16_TshortT_XPsS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_38_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__41;
ld.param.u64 %rd2, [__cudaparm__Z23X_transpose16_TshortT_XPsS_ii_in];
ld.param.s32 %r5, [__cudaparm__Z23X_transpose16_TshortT_XPsS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 2;
add.u64 %rd5, %rd2, %rd4;
ld.global.s16 %rh1, [%rd5+0];
cvt.s64.s32 %rd6, %r18;
cvt.s64.s32 %rd7, %r20;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd6, %rd8;
mul.lo.u64 %rd10, %rd9, 2;
add.u64 %rd11, %rd1, %rd10;
st.shared.s16 [%rd11+0], %rh1;
$Lt_38_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__41;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_38_4098;
cvt.s64.s32 %rd12, %r20;
cvt.s64.s32 %rd13, %r18;
mul.wide.s32 %rd14, %r18, 17;
add.u64 %rd15, %rd12, %rd14;
mul.lo.u64 %rd16, %rd15, 2;
add.u64 %rd17, %rd1, %rd16;
ld.shared.s16 %rh2, [%rd17+0];
ld.param.u64 %rd18, [__cudaparm__Z23X_transpose16_TshortT_XPsS_ii_out];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd19, %r39;
mul.wide.s32 %rd20, %r39, 2;
add.u64 %rd21, %rd18, %rd20;
st.global.s16 [%rd21+0], %rh2;
$Lt_38_4098:
exit;
$LDWend__Z23X_transpose16_TshortT_XPsS_ii:
} 
.entry _Z24X_ctranspose16_TshortT_XPsS_ii (
.param .u64 __cudaparm__Z24X_ctranspose16_TshortT_XPsS_ii_out,
.param .u64 __cudaparm__Z24X_ctranspose16_TshortT_XPsS_ii_in,
.param .s32 __cudaparm__Z24X_ctranspose16_TshortT_XPsS_ii_numRowsIn,
.param .s32 __cudaparm__Z24X_ctranspose16_TshortT_XPsS_ii_numRowsOut)
{
.reg .u16 %rh<4>;
.reg .u32 %r<41>;
.reg .u64 %rd<23>;
.reg .pred %p<5>;
$LDWbegin__Z24X_ctranspose16_TshortT_XPsS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z24X_ctranspose16_TshortT_XPsS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z24X_ctranspose16_TshortT_XPsS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_39_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_39_3074;
$Lt_39_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_39_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z24X_ctranspose16_TshortT_XPsS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z24X_ctranspose16_TshortT_XPsS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_39_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__41;
ld.param.u64 %rd2, [__cudaparm__Z24X_ctranspose16_TshortT_XPsS_ii_in];
ld.param.s32 %r5, [__cudaparm__Z24X_ctranspose16_TshortT_XPsS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 2;
add.u64 %rd5, %rd2, %rd4;
ld.global.s16 %rh1, [%rd5+0];
cvt.s64.s32 %rd6, %r18;
cvt.s64.s32 %rd7, %r20;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd6, %rd8;
mul.lo.u64 %rd10, %rd9, 2;
add.u64 %rd11, %rd1, %rd10;
st.shared.s16 [%rd11+0], %rh1;
$Lt_39_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__41;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_39_4098;
cvt.s64.s32 %rd12, %r20;
cvt.s64.s32 %rd13, %r18;
mul.wide.s32 %rd14, %r18, 17;
add.u64 %rd15, %rd12, %rd14;
mul.lo.u64 %rd16, %rd15, 2;
add.u64 %rd17, %rd1, %rd16;
ld.shared.s16 %rh2, [%rd17+0];
ld.param.u64 %rd18, [__cudaparm__Z24X_ctranspose16_TshortT_XPsS_ii_out];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd19, %r39;
mul.wide.s32 %rd20, %r39, 2;
add.u64 %rd21, %rd18, %rd20;
st.global.s16 [%rd21+0], %rh2;
$Lt_39_4098:
exit;
$LDWend__Z24X_ctranspose16_TshortT_XPsS_ii:
} 
.entry _Z30X_inplacetranspose16_TshortT_XPsii (
.param .u64 __cudaparm__Z30X_inplacetranspose16_TshortT_XPsii_inOut,
.param .s32 __cudaparm__Z30X_inplacetranspose16_TshortT_XPsii_numRowsIn,
.param .s32 __cudaparm__Z30X_inplacetranspose16_TshortT_XPsii_numRowsOut)
{
.reg .u16 %rh<6>;
.reg .u32 %r<65>;
.reg .u64 %rd<44>;
.reg .pred %p<13>;
$LDWbegin__Z30X_inplacetranspose16_TshortT_XPsii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z30X_inplacetranspose16_TshortT_XPsii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z30X_inplacetranspose16_TshortT_XPsii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_40_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_40_8450;
$Lt_40_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_40_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_40_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z30X_inplacetranspose16_TshortT_XPsii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z30X_inplacetranspose16_TshortT_XPsii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_40_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__39;
ld.param.u64 %rd2, [__cudaparm__Z30X_inplacetranspose16_TshortT_XPsii_inOut];
ld.param.s32 %r5, [__cudaparm__Z30X_inplacetranspose16_TshortT_XPsii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 2;
add.u64 %rd5, %rd2, %rd4;
ld.global.s16 %rh1, [%rd5+0];
cvt.s64.s32 %rd6, %r18;
cvt.s64.s32 %rd7, %r20;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd6, %rd8;
mul.lo.u64 %rd10, %rd9, 2;
add.u64 %rd11, %rd1, %rd10;
st.shared.s16 [%rd11+0], %rh1;
$Lt_40_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__39;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_40_9986;
ld.param.s32 %r4, [__cudaparm__Z30X_inplacetranspose16_TshortT_XPsii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z30X_inplacetranspose16_TshortT_XPsii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_40_10498;
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__40;
ld.param.u64 %rd13, [__cudaparm__Z30X_inplacetranspose16_TshortT_XPsii_inOut];
ld.param.s32 %r5, [__cudaparm__Z30X_inplacetranspose16_TshortT_XPsii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd14, %r46;
mul.wide.s32 %rd15, %r46, 2;
add.u64 %rd16, %rd13, %rd15;
ld.global.s16 %rh2, [%rd16+0];
cvt.s64.s32 %rd17, %r18;
cvt.s64.s32 %rd18, %r20;
mul.wide.s32 %rd19, %r20, 17;
add.u64 %rd20, %rd17, %rd19;
mul.lo.u64 %rd21, %rd20, 2;
add.u64 %rd22, %rd12, %rd21;
st.shared.s16 [%rd22+0], %rh2;
$Lt_40_10498:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__40;
$Lt_40_9986:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__40;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_40_11010;
cvt.s64.s32 %rd23, %r20;
cvt.s64.s32 %rd24, %r18;
mul.wide.s32 %rd25, %r18, 17;
add.u64 %rd26, %rd23, %rd25;
mul.lo.u64 %rd27, %rd26, 2;
add.u64 %rd28, %rd1, %rd27;
ld.shared.s16 %rh3, [%rd28+0];
ld.param.u64 %rd29, [__cudaparm__Z30X_inplacetranspose16_TshortT_XPsii_inOut];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd30, %r54;
mul.wide.s32 %rd31, %r54, 2;
add.u64 %rd32, %rd29, %rd31;
st.global.s16 [%rd32+0], %rh3;
$Lt_40_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_40_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_40_12034;
cvt.s64.s32 %rd33, %r20;
cvt.s64.s32 %rd34, %r18;
mul.wide.s32 %rd35, %r18, 17;
add.u64 %rd36, %rd33, %rd35;
mul.lo.u64 %rd37, %rd36, 2;
add.u64 %rd38, %rd12, %rd37;
ld.shared.s16 %rh4, [%rd38+0];
ld.param.u64 %rd39, [__cudaparm__Z30X_inplacetranspose16_TshortT_XPsii_inOut];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd40, %r63;
mul.wide.s32 %rd41, %r63, 2;
add.u64 %rd42, %rd39, %rd41;
st.global.s16 [%rd42+0], %rh4;
$Lt_40_12034:
$Lt_40_11522:
$Lt_40_8962:
exit;
$LDWend__Z30X_inplacetranspose16_TshortT_XPsii:
} 
.entry _Z31X_inplacectranspose16_TshortT_XPsii (
.param .u64 __cudaparm__Z31X_inplacectranspose16_TshortT_XPsii_inOut,
.param .s32 __cudaparm__Z31X_inplacectranspose16_TshortT_XPsii_numRowsIn,
.param .s32 __cudaparm__Z31X_inplacectranspose16_TshortT_XPsii_numRowsOut)
{
.reg .u16 %rh<6>;
.reg .u32 %r<65>;
.reg .u64 %rd<44>;
.reg .pred %p<13>;
$LDWbegin__Z31X_inplacectranspose16_TshortT_XPsii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z31X_inplacectranspose16_TshortT_XPsii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z31X_inplacectranspose16_TshortT_XPsii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_41_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_41_8450;
$Lt_41_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_41_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_41_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z31X_inplacectranspose16_TshortT_XPsii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z31X_inplacectranspose16_TshortT_XPsii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_41_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__39;
ld.param.u64 %rd2, [__cudaparm__Z31X_inplacectranspose16_TshortT_XPsii_inOut];
ld.param.s32 %r5, [__cudaparm__Z31X_inplacectranspose16_TshortT_XPsii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 2;
add.u64 %rd5, %rd2, %rd4;
ld.global.s16 %rh1, [%rd5+0];
cvt.s64.s32 %rd6, %r18;
cvt.s64.s32 %rd7, %r20;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd6, %rd8;
mul.lo.u64 %rd10, %rd9, 2;
add.u64 %rd11, %rd1, %rd10;
st.shared.s16 [%rd11+0], %rh1;
$Lt_41_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__39;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_41_9986;
ld.param.s32 %r4, [__cudaparm__Z31X_inplacectranspose16_TshortT_XPsii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z31X_inplacectranspose16_TshortT_XPsii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_41_10498;
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__40;
ld.param.u64 %rd13, [__cudaparm__Z31X_inplacectranspose16_TshortT_XPsii_inOut];
ld.param.s32 %r5, [__cudaparm__Z31X_inplacectranspose16_TshortT_XPsii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd14, %r46;
mul.wide.s32 %rd15, %r46, 2;
add.u64 %rd16, %rd13, %rd15;
ld.global.s16 %rh2, [%rd16+0];
cvt.s64.s32 %rd17, %r18;
cvt.s64.s32 %rd18, %r20;
mul.wide.s32 %rd19, %r20, 17;
add.u64 %rd20, %rd17, %rd19;
mul.lo.u64 %rd21, %rd20, 2;
add.u64 %rd22, %rd12, %rd21;
st.shared.s16 [%rd22+0], %rh2;
$Lt_41_10498:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__40;
$Lt_41_9986:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__40;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_41_11010;
cvt.s64.s32 %rd23, %r20;
cvt.s64.s32 %rd24, %r18;
mul.wide.s32 %rd25, %r18, 17;
add.u64 %rd26, %rd23, %rd25;
mul.lo.u64 %rd27, %rd26, 2;
add.u64 %rd28, %rd1, %rd27;
ld.shared.s16 %rh3, [%rd28+0];
ld.param.u64 %rd29, [__cudaparm__Z31X_inplacectranspose16_TshortT_XPsii_inOut];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd30, %r54;
mul.wide.s32 %rd31, %r54, 2;
add.u64 %rd32, %rd29, %rd31;
st.global.s16 [%rd32+0], %rh3;
$Lt_41_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_41_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_41_12034;
cvt.s64.s32 %rd33, %r20;
cvt.s64.s32 %rd34, %r18;
mul.wide.s32 %rd35, %r18, 17;
add.u64 %rd36, %rd33, %rd35;
mul.lo.u64 %rd37, %rd36, 2;
add.u64 %rd38, %rd12, %rd37;
ld.shared.s16 %rh4, [%rd38+0];
ld.param.u64 %rd39, [__cudaparm__Z31X_inplacectranspose16_TshortT_XPsii_inOut];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd40, %r63;
mul.wide.s32 %rd41, %r63, 2;
add.u64 %rd42, %rd39, %rd41;
st.global.s16 [%rd42+0], %rh4;
$Lt_41_12034:
$Lt_41_11522:
$Lt_41_8962:
exit;
$LDWend__Z31X_inplacectranspose16_TshortT_XPsii:
} 
.entry _Z24X_transpose16_Tshort2T_XP6short2S0_ii (
.param .u64 __cudaparm__Z24X_transpose16_Tshort2T_XP6short2S0_ii_out,
.param .u64 __cudaparm__Z24X_transpose16_Tshort2T_XP6short2S0_ii_in,
.param .s32 __cudaparm__Z24X_transpose16_Tshort2T_XP6short2S0_ii_numRowsIn,
.param .s32 __cudaparm__Z24X_transpose16_Tshort2T_XP6short2S0_ii_numRowsOut)
{
.reg .u32 %r<45>;
.reg .u64 %rd<23>;
.reg .pred %p<5>;
$LDWbegin__Z24X_transpose16_Tshort2T_XP6short2S0_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z24X_transpose16_Tshort2T_XP6short2S0_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z24X_transpose16_Tshort2T_XP6short2S0_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_42_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_42_3074;
$Lt_42_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_42_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z24X_transpose16_Tshort2T_XP6short2S0_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z24X_transpose16_Tshort2T_XP6short2S0_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_42_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__38;
ld.param.u64 %rd2, [__cudaparm__Z24X_transpose16_Tshort2T_XP6short2S0_ii_in];
ld.param.s32 %r5, [__cudaparm__Z24X_transpose16_Tshort2T_XP6short2S0_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 4;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.s16 {%r30,%r31}, [%rd5+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd7, %r18;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd7, %rd8;
mul.lo.u64 %rd10, %rd9, 4;
add.u64 %rd11, %rd1, %rd10;
st.shared.s16 [%rd11+0], %r30;
st.shared.s16 [%rd11+2], %r31;
$Lt_42_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__38;
bar.sync 0;
add.u32 %r32, %r20, %r16;
add.u32 %r33, %r18, %r17;
set.gt.u32.s32 %r34, %r4, %r33;
neg.s32 %r35, %r34;
set.gt.u32.s32 %r36, %r5, %r32;
neg.s32 %r37, %r36;
and.b32 %r38, %r35, %r37;
mov.u32 %r39, 0;
setp.eq.s32 %p3, %r38, %r39;
@%p3 bra $Lt_42_4098;
cvt.s64.s32 %rd12, %r20;
cvt.s64.s32 %rd13, %r18;
mul.wide.s32 %rd14, %r18, 17;
add.u64 %rd15, %rd12, %rd14;
mul.lo.u64 %rd16, %rd15, 4;
add.u64 %rd17, %rd1, %rd16;
ld.param.u64 %rd18, [__cudaparm__Z24X_transpose16_Tshort2T_XP6short2S0_ii_out];
mul.lo.s32 %r40, %r4, %r32;
add.s32 %r41, %r33, %r40;
cvt.s64.s32 %rd19, %r41;
mul.wide.s32 %rd20, %r41, 4;
add.u64 %rd21, %rd18, %rd20;
ld.shared.s16 %r42, [%rd17+0];
ld.shared.s16 %r43, [%rd17+2];
st.global.v2.s16 [%rd21+0], {%r42,%r43};
$Lt_42_4098:
exit;
$LDWend__Z24X_transpose16_Tshort2T_XP6short2S0_ii:
} 
.entry _Z31X_inplacetranspose16_Tshort2T_XP6short2ii (
.param .u64 __cudaparm__Z31X_inplacetranspose16_Tshort2T_XP6short2ii_inOut,
.param .s32 __cudaparm__Z31X_inplacetranspose16_Tshort2T_XP6short2ii_numRowsIn,
.param .s32 __cudaparm__Z31X_inplacetranspose16_Tshort2T_XP6short2ii_numRowsOut)
{
.reg .u32 %r<73>;
.reg .u64 %rd<41>;
.reg .pred %p<13>;
$LDWbegin__Z31X_inplacetranspose16_Tshort2T_XP6short2ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z31X_inplacetranspose16_Tshort2T_XP6short2ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z31X_inplacetranspose16_Tshort2T_XP6short2ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_43_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_43_8450;
$Lt_43_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_43_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_43_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z31X_inplacetranspose16_Tshort2T_XP6short2ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z31X_inplacetranspose16_Tshort2T_XP6short2ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_43_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__36;
ld.param.u64 %rd2, [__cudaparm__Z31X_inplacetranspose16_Tshort2T_XP6short2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z31X_inplacetranspose16_Tshort2T_XP6short2ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 4;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.s16 {%r30,%r31}, [%rd5+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd7, %r18;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd7, %rd8;
mul.lo.u64 %rd10, %rd9, 4;
add.u64 %rd11, %rd1, %rd10;
st.shared.s16 [%rd11+0], %r30;
st.shared.s16 [%rd11+2], %r31;
$Lt_43_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__36;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r32, %nctaid.y;
setp.gt.u32 %p6, %r32, %r8;
add.u32 %r33, %r20, %r16;
add.u32 %r34, %r18, %r17;
selp.s32 %r35, 1, 0, %p4;
selp.s32 %r36, 1, 0, %p5;
selp.s32 %r37, 1, 0, %p6;
and.b32 %r38, %r36, %r37;
and.b32 %r39, %r35, %r38;
mov.u32 %r40, 0;
setp.eq.s32 %p7, %r39, %r40;
@%p7 bra $Lt_43_9986;
ld.param.s32 %r4, [__cudaparm__Z31X_inplacetranspose16_Tshort2T_XP6short2ii_numRowsOut];
set.gt.u32.s32 %r41, %r4, %r33;
neg.s32 %r42, %r41;
ld.param.s32 %r5, [__cudaparm__Z31X_inplacetranspose16_Tshort2T_XP6short2ii_numRowsIn];
set.gt.u32.s32 %r43, %r5, %r34;
neg.s32 %r44, %r43;
and.b32 %r45, %r42, %r44;
mov.u32 %r46, 0;
setp.eq.s32 %p8, %r45, %r46;
@%p8 bra $Lt_43_10498;
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__37;
ld.param.u64 %rd13, [__cudaparm__Z31X_inplacetranspose16_Tshort2T_XP6short2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z31X_inplacetranspose16_Tshort2T_XP6short2ii_numRowsIn];
mul.lo.s32 %r47, %r5, %r33;
add.s32 %r48, %r34, %r47;
cvt.s64.s32 %rd14, %r48;
mul.wide.s32 %rd15, %r48, 4;
add.u64 %rd16, %rd13, %rd15;
ld.global.v2.s16 {%r49,%r50}, [%rd16+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd17, %r18;
mul.wide.s32 %rd18, %r20, 17;
add.u64 %rd19, %rd17, %rd18;
mul.lo.u64 %rd20, %rd19, 4;
add.u64 %rd21, %rd12, %rd20;
st.shared.s16 [%rd21+0], %r49;
st.shared.s16 [%rd21+2], %r50;
$Lt_43_10498:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__37;
$Lt_43_9986:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__37;
bar.sync 0;
set.gt.u32.s32 %r51, %r4, %r34;
neg.s32 %r52, %r51;
set.gt.u32.s32 %r53, %r5, %r33;
neg.s32 %r54, %r53;
and.b32 %r55, %r52, %r54;
mov.u32 %r56, 0;
setp.eq.s32 %p9, %r55, %r56;
@%p9 bra $Lt_43_11010;
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd22, %r18;
mul.wide.s32 %rd23, %r18, 17;
add.u64 %rd24, %rd6, %rd23;
mul.lo.u64 %rd25, %rd24, 4;
add.u64 %rd26, %rd25, %rd1;
ld.param.u64 %rd27, [__cudaparm__Z31X_inplacetranspose16_Tshort2T_XP6short2ii_inOut];
mul.lo.s32 %r57, %r4, %r33;
add.s32 %r58, %r34, %r57;
cvt.s64.s32 %rd28, %r58;
mul.wide.s32 %rd29, %r58, 4;
add.u64 %rd30, %rd27, %rd29;
ld.shared.s16 %r59, [%rd26+0];
ld.shared.s16 %r60, [%rd26+2];
st.global.v2.s16 [%rd30+0], {%r59,%r60};
$Lt_43_11010:
mov.u32 %r61, 0;
setp.eq.s32 %p10, %r39, %r61;
@%p10 bra $Lt_43_11522;
set.gt.u32.s32 %r62, %r4, %r19;
neg.s32 %r63, %r62;
set.gt.u32.s32 %r64, %r5, %r21;
neg.s32 %r65, %r64;
and.b32 %r66, %r63, %r65;
mov.u32 %r67, 0;
setp.eq.s32 %p11, %r66, %r67;
@%p11 bra $Lt_43_12034;
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd31, %r18;
mul.wide.s32 %rd32, %r18, 17;
add.u64 %rd33, %rd6, %rd32;
mul.lo.u64 %rd34, %rd33, 4;
add.u64 %rd35, %rd34, %rd12;
ld.param.u64 %rd36, [__cudaparm__Z31X_inplacetranspose16_Tshort2T_XP6short2ii_inOut];
mul.lo.s32 %r68, %r4, %r21;
add.s32 %r69, %r19, %r68;
cvt.s64.s32 %rd37, %r69;
mul.wide.s32 %rd38, %r69, 4;
add.u64 %rd39, %rd36, %rd38;
ld.shared.s16 %r70, [%rd35+0];
ld.shared.s16 %r71, [%rd35+2];
st.global.v2.s16 [%rd39+0], {%r70,%r71};
$Lt_43_12034:
$Lt_43_11522:
$Lt_43_8962:
exit;
$LDWend__Z31X_inplacetranspose16_Tshort2T_XP6short2ii:
} 
.entry _Z29X_transpose16_Tsigned_charT_XPaS_ii (
.param .u64 __cudaparm__Z29X_transpose16_Tsigned_charT_XPaS_ii_out,
.param .u64 __cudaparm__Z29X_transpose16_Tsigned_charT_XPaS_ii_in,
.param .s32 __cudaparm__Z29X_transpose16_Tsigned_charT_XPaS_ii_numRowsIn,
.param .s32 __cudaparm__Z29X_transpose16_Tsigned_charT_XPaS_ii_numRowsOut)
{
.reg .u16 %rh<4>;
.reg .u32 %r<41>;
.reg .u64 %rd<19>;
.reg .pred %p<5>;
$LDWbegin__Z29X_transpose16_Tsigned_charT_XPaS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z29X_transpose16_Tsigned_charT_XPaS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z29X_transpose16_Tsigned_charT_XPaS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_44_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_44_3074;
$Lt_44_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_44_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z29X_transpose16_Tsigned_charT_XPaS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z29X_transpose16_Tsigned_charT_XPaS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_44_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__35;
ld.param.s32 %r5, [__cudaparm__Z29X_transpose16_Tsigned_charT_XPaS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd2, %r29;
ld.param.u64 %rd3, [__cudaparm__Z29X_transpose16_Tsigned_charT_XPaS_ii_in];
add.u64 %rd4, %rd2, %rd3;
ld.global.s8 %rh1, [%rd4+0];
cvt.s64.s32 %rd5, %r18;
cvt.s64.s32 %rd6, %r20;
mul.wide.s32 %rd7, %r20, 17;
add.u64 %rd8, %rd5, %rd7;
add.u64 %rd9, %rd1, %rd8;
st.shared.s8 [%rd9+0], %rh1;
$Lt_44_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__35;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_44_4098;
cvt.s64.s32 %rd10, %r20;
cvt.s64.s32 %rd11, %r18;
mul.wide.s32 %rd12, %r18, 17;
add.u64 %rd13, %rd10, %rd12;
add.u64 %rd14, %rd1, %rd13;
ld.shared.s8 %rh2, [%rd14+0];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd15, %r39;
ld.param.u64 %rd16, [__cudaparm__Z29X_transpose16_Tsigned_charT_XPaS_ii_out];
add.u64 %rd17, %rd15, %rd16;
st.global.s8 [%rd17+0], %rh2;
$Lt_44_4098:
exit;
$LDWend__Z29X_transpose16_Tsigned_charT_XPaS_ii:
} 
.entry _Z30X_ctranspose16_Tsigned_charT_XPaS_ii (
.param .u64 __cudaparm__Z30X_ctranspose16_Tsigned_charT_XPaS_ii_out,
.param .u64 __cudaparm__Z30X_ctranspose16_Tsigned_charT_XPaS_ii_in,
.param .s32 __cudaparm__Z30X_ctranspose16_Tsigned_charT_XPaS_ii_numRowsIn,
.param .s32 __cudaparm__Z30X_ctranspose16_Tsigned_charT_XPaS_ii_numRowsOut)
{
.reg .u16 %rh<4>;
.reg .u32 %r<41>;
.reg .u64 %rd<19>;
.reg .pred %p<5>;
$LDWbegin__Z30X_ctranspose16_Tsigned_charT_XPaS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z30X_ctranspose16_Tsigned_charT_XPaS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z30X_ctranspose16_Tsigned_charT_XPaS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_45_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_45_3074;
$Lt_45_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_45_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z30X_ctranspose16_Tsigned_charT_XPaS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z30X_ctranspose16_Tsigned_charT_XPaS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_45_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__35;
ld.param.s32 %r5, [__cudaparm__Z30X_ctranspose16_Tsigned_charT_XPaS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd2, %r29;
ld.param.u64 %rd3, [__cudaparm__Z30X_ctranspose16_Tsigned_charT_XPaS_ii_in];
add.u64 %rd4, %rd2, %rd3;
ld.global.s8 %rh1, [%rd4+0];
cvt.s64.s32 %rd5, %r18;
cvt.s64.s32 %rd6, %r20;
mul.wide.s32 %rd7, %r20, 17;
add.u64 %rd8, %rd5, %rd7;
add.u64 %rd9, %rd1, %rd8;
st.shared.s8 [%rd9+0], %rh1;
$Lt_45_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__35;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_45_4098;
cvt.s64.s32 %rd10, %r20;
cvt.s64.s32 %rd11, %r18;
mul.wide.s32 %rd12, %r18, 17;
add.u64 %rd13, %rd10, %rd12;
add.u64 %rd14, %rd1, %rd13;
ld.shared.s8 %rh2, [%rd14+0];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd15, %r39;
ld.param.u64 %rd16, [__cudaparm__Z30X_ctranspose16_Tsigned_charT_XPaS_ii_out];
add.u64 %rd17, %rd15, %rd16;
st.global.s8 [%rd17+0], %rh2;
$Lt_45_4098:
exit;
$LDWend__Z30X_ctranspose16_Tsigned_charT_XPaS_ii:
} 
.entry _Z36X_inplacetranspose16_Tsigned_charT_XPaii (
.param .u64 __cudaparm__Z36X_inplacetranspose16_Tsigned_charT_XPaii_inOut,
.param .s32 __cudaparm__Z36X_inplacetranspose16_Tsigned_charT_XPaii_numRowsIn,
.param .s32 __cudaparm__Z36X_inplacetranspose16_Tsigned_charT_XPaii_numRowsOut)
{
.reg .u16 %rh<6>;
.reg .u32 %r<65>;
.reg .u64 %rd<36>;
.reg .pred %p<13>;
$LDWbegin__Z36X_inplacetranspose16_Tsigned_charT_XPaii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z36X_inplacetranspose16_Tsigned_charT_XPaii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z36X_inplacetranspose16_Tsigned_charT_XPaii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_46_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_46_8450;
$Lt_46_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_46_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_46_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z36X_inplacetranspose16_Tsigned_charT_XPaii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z36X_inplacetranspose16_Tsigned_charT_XPaii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_46_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__33;
ld.param.s32 %r5, [__cudaparm__Z36X_inplacetranspose16_Tsigned_charT_XPaii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd2, %r29;
ld.param.u64 %rd3, [__cudaparm__Z36X_inplacetranspose16_Tsigned_charT_XPaii_inOut];
add.u64 %rd4, %rd2, %rd3;
ld.global.s8 %rh1, [%rd4+0];
cvt.s64.s32 %rd5, %r18;
cvt.s64.s32 %rd6, %r20;
mul.wide.s32 %rd7, %r20, 17;
add.u64 %rd8, %rd5, %rd7;
add.u64 %rd9, %rd1, %rd8;
st.shared.s8 [%rd9+0], %rh1;
$Lt_46_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__33;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_46_9986;
ld.param.s32 %r4, [__cudaparm__Z36X_inplacetranspose16_Tsigned_charT_XPaii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z36X_inplacetranspose16_Tsigned_charT_XPaii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_46_10498;
mov.u64 %rd10, __cuda_local_var_23497_31_blockC__34;
ld.param.s32 %r5, [__cudaparm__Z36X_inplacetranspose16_Tsigned_charT_XPaii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd11, %r46;
ld.param.u64 %rd12, [__cudaparm__Z36X_inplacetranspose16_Tsigned_charT_XPaii_inOut];
add.u64 %rd13, %rd11, %rd12;
ld.global.s8 %rh2, [%rd13+0];
cvt.s64.s32 %rd14, %r18;
cvt.s64.s32 %rd15, %r20;
mul.wide.s32 %rd16, %r20, 17;
add.u64 %rd17, %rd14, %rd16;
add.u64 %rd18, %rd10, %rd17;
st.shared.s8 [%rd18+0], %rh2;
$Lt_46_10498:
mov.u64 %rd10, __cuda_local_var_23497_31_blockC__34;
$Lt_46_9986:
mov.u64 %rd10, __cuda_local_var_23497_31_blockC__34;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_46_11010;
cvt.s64.s32 %rd19, %r20;
cvt.s64.s32 %rd20, %r18;
mul.wide.s32 %rd21, %r18, 17;
add.u64 %rd22, %rd19, %rd21;
add.u64 %rd23, %rd1, %rd22;
ld.shared.s8 %rh3, [%rd23+0];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd24, %r54;
ld.param.u64 %rd25, [__cudaparm__Z36X_inplacetranspose16_Tsigned_charT_XPaii_inOut];
add.u64 %rd26, %rd24, %rd25;
st.global.s8 [%rd26+0], %rh3;
$Lt_46_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_46_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_46_12034;
cvt.s64.s32 %rd27, %r20;
cvt.s64.s32 %rd28, %r18;
mul.wide.s32 %rd29, %r18, 17;
add.u64 %rd30, %rd27, %rd29;
add.u64 %rd31, %rd10, %rd30;
ld.shared.s8 %rh4, [%rd31+0];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd32, %r63;
ld.param.u64 %rd33, [__cudaparm__Z36X_inplacetranspose16_Tsigned_charT_XPaii_inOut];
add.u64 %rd34, %rd32, %rd33;
st.global.s8 [%rd34+0], %rh4;
$Lt_46_12034:
$Lt_46_11522:
$Lt_46_8962:
exit;
$LDWend__Z36X_inplacetranspose16_Tsigned_charT_XPaii:
} 
.entry _Z37X_inplacectranspose16_Tsigned_charT_XPaii (
.param .u64 __cudaparm__Z37X_inplacectranspose16_Tsigned_charT_XPaii_inOut,
.param .s32 __cudaparm__Z37X_inplacectranspose16_Tsigned_charT_XPaii_numRowsIn,
.param .s32 __cudaparm__Z37X_inplacectranspose16_Tsigned_charT_XPaii_numRowsOut)
{
.reg .u16 %rh<6>;
.reg .u32 %r<65>;
.reg .u64 %rd<36>;
.reg .pred %p<13>;
$LDWbegin__Z37X_inplacectranspose16_Tsigned_charT_XPaii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z37X_inplacectranspose16_Tsigned_charT_XPaii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z37X_inplacectranspose16_Tsigned_charT_XPaii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_47_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_47_8450;
$Lt_47_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_47_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_47_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z37X_inplacectranspose16_Tsigned_charT_XPaii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z37X_inplacectranspose16_Tsigned_charT_XPaii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_47_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__33;
ld.param.s32 %r5, [__cudaparm__Z37X_inplacectranspose16_Tsigned_charT_XPaii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd2, %r29;
ld.param.u64 %rd3, [__cudaparm__Z37X_inplacectranspose16_Tsigned_charT_XPaii_inOut];
add.u64 %rd4, %rd2, %rd3;
ld.global.s8 %rh1, [%rd4+0];
cvt.s64.s32 %rd5, %r18;
cvt.s64.s32 %rd6, %r20;
mul.wide.s32 %rd7, %r20, 17;
add.u64 %rd8, %rd5, %rd7;
add.u64 %rd9, %rd1, %rd8;
st.shared.s8 [%rd9+0], %rh1;
$Lt_47_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__33;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_47_9986;
ld.param.s32 %r4, [__cudaparm__Z37X_inplacectranspose16_Tsigned_charT_XPaii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z37X_inplacectranspose16_Tsigned_charT_XPaii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_47_10498;
mov.u64 %rd10, __cuda_local_var_23497_31_blockC__34;
ld.param.s32 %r5, [__cudaparm__Z37X_inplacectranspose16_Tsigned_charT_XPaii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd11, %r46;
ld.param.u64 %rd12, [__cudaparm__Z37X_inplacectranspose16_Tsigned_charT_XPaii_inOut];
add.u64 %rd13, %rd11, %rd12;
ld.global.s8 %rh2, [%rd13+0];
cvt.s64.s32 %rd14, %r18;
cvt.s64.s32 %rd15, %r20;
mul.wide.s32 %rd16, %r20, 17;
add.u64 %rd17, %rd14, %rd16;
add.u64 %rd18, %rd10, %rd17;
st.shared.s8 [%rd18+0], %rh2;
$Lt_47_10498:
mov.u64 %rd10, __cuda_local_var_23497_31_blockC__34;
$Lt_47_9986:
mov.u64 %rd10, __cuda_local_var_23497_31_blockC__34;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_47_11010;
cvt.s64.s32 %rd19, %r20;
cvt.s64.s32 %rd20, %r18;
mul.wide.s32 %rd21, %r18, 17;
add.u64 %rd22, %rd19, %rd21;
add.u64 %rd23, %rd1, %rd22;
ld.shared.s8 %rh3, [%rd23+0];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd24, %r54;
ld.param.u64 %rd25, [__cudaparm__Z37X_inplacectranspose16_Tsigned_charT_XPaii_inOut];
add.u64 %rd26, %rd24, %rd25;
st.global.s8 [%rd26+0], %rh3;
$Lt_47_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_47_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_47_12034;
cvt.s64.s32 %rd27, %r20;
cvt.s64.s32 %rd28, %r18;
mul.wide.s32 %rd29, %r18, 17;
add.u64 %rd30, %rd27, %rd29;
add.u64 %rd31, %rd10, %rd30;
ld.shared.s8 %rh4, [%rd31+0];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd32, %r63;
ld.param.u64 %rd33, [__cudaparm__Z37X_inplacectranspose16_Tsigned_charT_XPaii_inOut];
add.u64 %rd34, %rd32, %rd33;
st.global.s8 [%rd34+0], %rh4;
$Lt_47_12034:
$Lt_47_11522:
$Lt_47_8962:
exit;
$LDWend__Z37X_inplacectranspose16_Tsigned_charT_XPaii:
} 
.entry _Z23X_transpose16_Tchar2T_XP5char2S0_ii (
.param .u64 __cudaparm__Z23X_transpose16_Tchar2T_XP5char2S0_ii_out,
.param .u64 __cudaparm__Z23X_transpose16_Tchar2T_XP5char2S0_ii_in,
.param .s32 __cudaparm__Z23X_transpose16_Tchar2T_XP5char2S0_ii_numRowsIn,
.param .s32 __cudaparm__Z23X_transpose16_Tchar2T_XP5char2S0_ii_numRowsOut)
{
.reg .u32 %r<45>;
.reg .u64 %rd<23>;
.reg .pred %p<5>;
$LDWbegin__Z23X_transpose16_Tchar2T_XP5char2S0_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z23X_transpose16_Tchar2T_XP5char2S0_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z23X_transpose16_Tchar2T_XP5char2S0_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_48_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_48_3074;
$Lt_48_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_48_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z23X_transpose16_Tchar2T_XP5char2S0_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z23X_transpose16_Tchar2T_XP5char2S0_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_48_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__32;
ld.param.u64 %rd2, [__cudaparm__Z23X_transpose16_Tchar2T_XP5char2S0_ii_in];
ld.param.s32 %r5, [__cudaparm__Z23X_transpose16_Tchar2T_XP5char2S0_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 2;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.s8 {%r30,%r31}, [%rd5+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd7, %r18;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd7, %rd8;
mul.lo.u64 %rd10, %rd9, 2;
add.u64 %rd11, %rd1, %rd10;
st.shared.s8 [%rd11+0], %r30;
st.shared.s8 [%rd11+1], %r31;
$Lt_48_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__32;
bar.sync 0;
add.u32 %r32, %r20, %r16;
add.u32 %r33, %r18, %r17;
set.gt.u32.s32 %r34, %r4, %r33;
neg.s32 %r35, %r34;
set.gt.u32.s32 %r36, %r5, %r32;
neg.s32 %r37, %r36;
and.b32 %r38, %r35, %r37;
mov.u32 %r39, 0;
setp.eq.s32 %p3, %r38, %r39;
@%p3 bra $Lt_48_4098;
cvt.s64.s32 %rd12, %r20;
cvt.s64.s32 %rd13, %r18;
mul.wide.s32 %rd14, %r18, 17;
add.u64 %rd15, %rd12, %rd14;
mul.lo.u64 %rd16, %rd15, 2;
add.u64 %rd17, %rd1, %rd16;
ld.param.u64 %rd18, [__cudaparm__Z23X_transpose16_Tchar2T_XP5char2S0_ii_out];
mul.lo.s32 %r40, %r4, %r32;
add.s32 %r41, %r33, %r40;
cvt.s64.s32 %rd19, %r41;
mul.wide.s32 %rd20, %r41, 2;
add.u64 %rd21, %rd18, %rd20;
ld.shared.s8 %r42, [%rd17+0];
ld.shared.s8 %r43, [%rd17+1];
st.global.v2.s8 [%rd21+0], {%r42,%r43};
$Lt_48_4098:
exit;
$LDWend__Z23X_transpose16_Tchar2T_XP5char2S0_ii:
} 
.entry _Z30X_inplacetranspose16_Tchar2T_XP5char2ii (
.param .u64 __cudaparm__Z30X_inplacetranspose16_Tchar2T_XP5char2ii_inOut,
.param .s32 __cudaparm__Z30X_inplacetranspose16_Tchar2T_XP5char2ii_numRowsIn,
.param .s32 __cudaparm__Z30X_inplacetranspose16_Tchar2T_XP5char2ii_numRowsOut)
{
.reg .u32 %r<73>;
.reg .u64 %rd<41>;
.reg .pred %p<13>;
$LDWbegin__Z30X_inplacetranspose16_Tchar2T_XP5char2ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z30X_inplacetranspose16_Tchar2T_XP5char2ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z30X_inplacetranspose16_Tchar2T_XP5char2ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_49_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_49_8450;
$Lt_49_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_49_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_49_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z30X_inplacetranspose16_Tchar2T_XP5char2ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z30X_inplacetranspose16_Tchar2T_XP5char2ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_49_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__30;
ld.param.u64 %rd2, [__cudaparm__Z30X_inplacetranspose16_Tchar2T_XP5char2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z30X_inplacetranspose16_Tchar2T_XP5char2ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 2;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.s8 {%r30,%r31}, [%rd5+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd7, %r18;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd7, %rd8;
mul.lo.u64 %rd10, %rd9, 2;
add.u64 %rd11, %rd1, %rd10;
st.shared.s8 [%rd11+0], %r30;
st.shared.s8 [%rd11+1], %r31;
$Lt_49_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__30;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r32, %nctaid.y;
setp.gt.u32 %p6, %r32, %r8;
add.u32 %r33, %r20, %r16;
add.u32 %r34, %r18, %r17;
selp.s32 %r35, 1, 0, %p4;
selp.s32 %r36, 1, 0, %p5;
selp.s32 %r37, 1, 0, %p6;
and.b32 %r38, %r36, %r37;
and.b32 %r39, %r35, %r38;
mov.u32 %r40, 0;
setp.eq.s32 %p7, %r39, %r40;
@%p7 bra $Lt_49_9986;
ld.param.s32 %r4, [__cudaparm__Z30X_inplacetranspose16_Tchar2T_XP5char2ii_numRowsOut];
set.gt.u32.s32 %r41, %r4, %r33;
neg.s32 %r42, %r41;
ld.param.s32 %r5, [__cudaparm__Z30X_inplacetranspose16_Tchar2T_XP5char2ii_numRowsIn];
set.gt.u32.s32 %r43, %r5, %r34;
neg.s32 %r44, %r43;
and.b32 %r45, %r42, %r44;
mov.u32 %r46, 0;
setp.eq.s32 %p8, %r45, %r46;
@%p8 bra $Lt_49_10498;
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__31;
ld.param.u64 %rd13, [__cudaparm__Z30X_inplacetranspose16_Tchar2T_XP5char2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z30X_inplacetranspose16_Tchar2T_XP5char2ii_numRowsIn];
mul.lo.s32 %r47, %r5, %r33;
add.s32 %r48, %r34, %r47;
cvt.s64.s32 %rd14, %r48;
mul.wide.s32 %rd15, %r48, 2;
add.u64 %rd16, %rd13, %rd15;
ld.global.v2.s8 {%r49,%r50}, [%rd16+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd17, %r18;
mul.wide.s32 %rd18, %r20, 17;
add.u64 %rd19, %rd17, %rd18;
mul.lo.u64 %rd20, %rd19, 2;
add.u64 %rd21, %rd12, %rd20;
st.shared.s8 [%rd21+0], %r49;
st.shared.s8 [%rd21+1], %r50;
$Lt_49_10498:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__31;
$Lt_49_9986:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__31;
bar.sync 0;
set.gt.u32.s32 %r51, %r4, %r34;
neg.s32 %r52, %r51;
set.gt.u32.s32 %r53, %r5, %r33;
neg.s32 %r54, %r53;
and.b32 %r55, %r52, %r54;
mov.u32 %r56, 0;
setp.eq.s32 %p9, %r55, %r56;
@%p9 bra $Lt_49_11010;
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd22, %r18;
mul.wide.s32 %rd23, %r18, 17;
add.u64 %rd24, %rd6, %rd23;
mul.lo.u64 %rd25, %rd24, 2;
add.u64 %rd26, %rd25, %rd1;
ld.param.u64 %rd27, [__cudaparm__Z30X_inplacetranspose16_Tchar2T_XP5char2ii_inOut];
mul.lo.s32 %r57, %r4, %r33;
add.s32 %r58, %r34, %r57;
cvt.s64.s32 %rd28, %r58;
mul.wide.s32 %rd29, %r58, 2;
add.u64 %rd30, %rd27, %rd29;
ld.shared.s8 %r59, [%rd26+0];
ld.shared.s8 %r60, [%rd26+1];
st.global.v2.s8 [%rd30+0], {%r59,%r60};
$Lt_49_11010:
mov.u32 %r61, 0;
setp.eq.s32 %p10, %r39, %r61;
@%p10 bra $Lt_49_11522;
set.gt.u32.s32 %r62, %r4, %r19;
neg.s32 %r63, %r62;
set.gt.u32.s32 %r64, %r5, %r21;
neg.s32 %r65, %r64;
and.b32 %r66, %r63, %r65;
mov.u32 %r67, 0;
setp.eq.s32 %p11, %r66, %r67;
@%p11 bra $Lt_49_12034;
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd31, %r18;
mul.wide.s32 %rd32, %r18, 17;
add.u64 %rd33, %rd6, %rd32;
mul.lo.u64 %rd34, %rd33, 2;
add.u64 %rd35, %rd34, %rd12;
ld.param.u64 %rd36, [__cudaparm__Z30X_inplacetranspose16_Tchar2T_XP5char2ii_inOut];
mul.lo.s32 %r68, %r4, %r21;
add.s32 %r69, %r19, %r68;
cvt.s64.s32 %rd37, %r69;
mul.wide.s32 %rd38, %r69, 2;
add.u64 %rd39, %rd36, %rd38;
ld.shared.s8 %r70, [%rd35+0];
ld.shared.s8 %r71, [%rd35+1];
st.global.v2.s8 [%rd39+0], {%r70,%r71};
$Lt_49_12034:
$Lt_49_11522:
$Lt_49_8962:
exit;
$LDWend__Z30X_inplacetranspose16_Tchar2T_XP5char2ii:
} 
.entry _Z31X_transpose16_Tunsigned_charT_XPhS_ii (
.param .u64 __cudaparm__Z31X_transpose16_Tunsigned_charT_XPhS_ii_out,
.param .u64 __cudaparm__Z31X_transpose16_Tunsigned_charT_XPhS_ii_in,
.param .s32 __cudaparm__Z31X_transpose16_Tunsigned_charT_XPhS_ii_numRowsIn,
.param .s32 __cudaparm__Z31X_transpose16_Tunsigned_charT_XPhS_ii_numRowsOut)
{
.reg .u16 %rh<4>;
.reg .u32 %r<41>;
.reg .u64 %rd<19>;
.reg .pred %p<5>;
$LDWbegin__Z31X_transpose16_Tunsigned_charT_XPhS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z31X_transpose16_Tunsigned_charT_XPhS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z31X_transpose16_Tunsigned_charT_XPhS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_50_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_50_3074;
$Lt_50_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_50_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z31X_transpose16_Tunsigned_charT_XPhS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z31X_transpose16_Tunsigned_charT_XPhS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_50_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__29;
ld.param.s32 %r5, [__cudaparm__Z31X_transpose16_Tunsigned_charT_XPhS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd2, %r29;
ld.param.u64 %rd3, [__cudaparm__Z31X_transpose16_Tunsigned_charT_XPhS_ii_in];
add.u64 %rd4, %rd2, %rd3;
ld.global.u8 %rh1, [%rd4+0];
cvt.s64.s32 %rd5, %r18;
cvt.s64.s32 %rd6, %r20;
mul.wide.s32 %rd7, %r20, 17;
add.u64 %rd8, %rd5, %rd7;
add.u64 %rd9, %rd1, %rd8;
st.shared.u8 [%rd9+0], %rh1;
$Lt_50_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__29;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_50_4098;
cvt.s64.s32 %rd10, %r20;
cvt.s64.s32 %rd11, %r18;
mul.wide.s32 %rd12, %r18, 17;
add.u64 %rd13, %rd10, %rd12;
add.u64 %rd14, %rd1, %rd13;
ld.shared.u8 %rh2, [%rd14+0];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd15, %r39;
ld.param.u64 %rd16, [__cudaparm__Z31X_transpose16_Tunsigned_charT_XPhS_ii_out];
add.u64 %rd17, %rd15, %rd16;
st.global.u8 [%rd17+0], %rh2;
$Lt_50_4098:
exit;
$LDWend__Z31X_transpose16_Tunsigned_charT_XPhS_ii:
} 
.entry _Z32X_ctranspose16_Tunsigned_charT_XPhS_ii (
.param .u64 __cudaparm__Z32X_ctranspose16_Tunsigned_charT_XPhS_ii_out,
.param .u64 __cudaparm__Z32X_ctranspose16_Tunsigned_charT_XPhS_ii_in,
.param .s32 __cudaparm__Z32X_ctranspose16_Tunsigned_charT_XPhS_ii_numRowsIn,
.param .s32 __cudaparm__Z32X_ctranspose16_Tunsigned_charT_XPhS_ii_numRowsOut)
{
.reg .u16 %rh<4>;
.reg .u32 %r<41>;
.reg .u64 %rd<19>;
.reg .pred %p<5>;
$LDWbegin__Z32X_ctranspose16_Tunsigned_charT_XPhS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z32X_ctranspose16_Tunsigned_charT_XPhS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z32X_ctranspose16_Tunsigned_charT_XPhS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_51_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_51_3074;
$Lt_51_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_51_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z32X_ctranspose16_Tunsigned_charT_XPhS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z32X_ctranspose16_Tunsigned_charT_XPhS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_51_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__29;
ld.param.s32 %r5, [__cudaparm__Z32X_ctranspose16_Tunsigned_charT_XPhS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd2, %r29;
ld.param.u64 %rd3, [__cudaparm__Z32X_ctranspose16_Tunsigned_charT_XPhS_ii_in];
add.u64 %rd4, %rd2, %rd3;
ld.global.u8 %rh1, [%rd4+0];
cvt.s64.s32 %rd5, %r18;
cvt.s64.s32 %rd6, %r20;
mul.wide.s32 %rd7, %r20, 17;
add.u64 %rd8, %rd5, %rd7;
add.u64 %rd9, %rd1, %rd8;
st.shared.u8 [%rd9+0], %rh1;
$Lt_51_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__29;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_51_4098;
cvt.s64.s32 %rd10, %r20;
cvt.s64.s32 %rd11, %r18;
mul.wide.s32 %rd12, %r18, 17;
add.u64 %rd13, %rd10, %rd12;
add.u64 %rd14, %rd1, %rd13;
ld.shared.u8 %rh2, [%rd14+0];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd15, %r39;
ld.param.u64 %rd16, [__cudaparm__Z32X_ctranspose16_Tunsigned_charT_XPhS_ii_out];
add.u64 %rd17, %rd15, %rd16;
st.global.u8 [%rd17+0], %rh2;
$Lt_51_4098:
exit;
$LDWend__Z32X_ctranspose16_Tunsigned_charT_XPhS_ii:
} 
.entry _Z38X_inplacetranspose16_Tunsigned_charT_XPhii (
.param .u64 __cudaparm__Z38X_inplacetranspose16_Tunsigned_charT_XPhii_inOut,
.param .s32 __cudaparm__Z38X_inplacetranspose16_Tunsigned_charT_XPhii_numRowsIn,
.param .s32 __cudaparm__Z38X_inplacetranspose16_Tunsigned_charT_XPhii_numRowsOut)
{
.reg .u16 %rh<6>;
.reg .u32 %r<65>;
.reg .u64 %rd<36>;
.reg .pred %p<13>;
$LDWbegin__Z38X_inplacetranspose16_Tunsigned_charT_XPhii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z38X_inplacetranspose16_Tunsigned_charT_XPhii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z38X_inplacetranspose16_Tunsigned_charT_XPhii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_52_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_52_8450;
$Lt_52_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_52_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_52_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z38X_inplacetranspose16_Tunsigned_charT_XPhii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z38X_inplacetranspose16_Tunsigned_charT_XPhii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_52_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__27;
ld.param.s32 %r5, [__cudaparm__Z38X_inplacetranspose16_Tunsigned_charT_XPhii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd2, %r29;
ld.param.u64 %rd3, [__cudaparm__Z38X_inplacetranspose16_Tunsigned_charT_XPhii_inOut];
add.u64 %rd4, %rd2, %rd3;
ld.global.u8 %rh1, [%rd4+0];
cvt.s64.s32 %rd5, %r18;
cvt.s64.s32 %rd6, %r20;
mul.wide.s32 %rd7, %r20, 17;
add.u64 %rd8, %rd5, %rd7;
add.u64 %rd9, %rd1, %rd8;
st.shared.u8 [%rd9+0], %rh1;
$Lt_52_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__27;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_52_9986;
ld.param.s32 %r4, [__cudaparm__Z38X_inplacetranspose16_Tunsigned_charT_XPhii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z38X_inplacetranspose16_Tunsigned_charT_XPhii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_52_10498;
mov.u64 %rd10, __cuda_local_var_23497_31_blockC__28;
ld.param.s32 %r5, [__cudaparm__Z38X_inplacetranspose16_Tunsigned_charT_XPhii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd11, %r46;
ld.param.u64 %rd12, [__cudaparm__Z38X_inplacetranspose16_Tunsigned_charT_XPhii_inOut];
add.u64 %rd13, %rd11, %rd12;
ld.global.u8 %rh2, [%rd13+0];
cvt.s64.s32 %rd14, %r18;
cvt.s64.s32 %rd15, %r20;
mul.wide.s32 %rd16, %r20, 17;
add.u64 %rd17, %rd14, %rd16;
add.u64 %rd18, %rd10, %rd17;
st.shared.u8 [%rd18+0], %rh2;
$Lt_52_10498:
mov.u64 %rd10, __cuda_local_var_23497_31_blockC__28;
$Lt_52_9986:
mov.u64 %rd10, __cuda_local_var_23497_31_blockC__28;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_52_11010;
cvt.s64.s32 %rd19, %r20;
cvt.s64.s32 %rd20, %r18;
mul.wide.s32 %rd21, %r18, 17;
add.u64 %rd22, %rd19, %rd21;
add.u64 %rd23, %rd1, %rd22;
ld.shared.u8 %rh3, [%rd23+0];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd24, %r54;
ld.param.u64 %rd25, [__cudaparm__Z38X_inplacetranspose16_Tunsigned_charT_XPhii_inOut];
add.u64 %rd26, %rd24, %rd25;
st.global.u8 [%rd26+0], %rh3;
$Lt_52_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_52_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_52_12034;
cvt.s64.s32 %rd27, %r20;
cvt.s64.s32 %rd28, %r18;
mul.wide.s32 %rd29, %r18, 17;
add.u64 %rd30, %rd27, %rd29;
add.u64 %rd31, %rd10, %rd30;
ld.shared.u8 %rh4, [%rd31+0];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd32, %r63;
ld.param.u64 %rd33, [__cudaparm__Z38X_inplacetranspose16_Tunsigned_charT_XPhii_inOut];
add.u64 %rd34, %rd32, %rd33;
st.global.u8 [%rd34+0], %rh4;
$Lt_52_12034:
$Lt_52_11522:
$Lt_52_8962:
exit;
$LDWend__Z38X_inplacetranspose16_Tunsigned_charT_XPhii:
} 
.entry _Z39X_inplacectranspose16_Tunsigned_charT_XPhii (
.param .u64 __cudaparm__Z39X_inplacectranspose16_Tunsigned_charT_XPhii_inOut,
.param .s32 __cudaparm__Z39X_inplacectranspose16_Tunsigned_charT_XPhii_numRowsIn,
.param .s32 __cudaparm__Z39X_inplacectranspose16_Tunsigned_charT_XPhii_numRowsOut)
{
.reg .u16 %rh<6>;
.reg .u32 %r<65>;
.reg .u64 %rd<36>;
.reg .pred %p<13>;
$LDWbegin__Z39X_inplacectranspose16_Tunsigned_charT_XPhii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z39X_inplacectranspose16_Tunsigned_charT_XPhii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z39X_inplacectranspose16_Tunsigned_charT_XPhii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_53_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_53_8450;
$Lt_53_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_53_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_53_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z39X_inplacectranspose16_Tunsigned_charT_XPhii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z39X_inplacectranspose16_Tunsigned_charT_XPhii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_53_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__27;
ld.param.s32 %r5, [__cudaparm__Z39X_inplacectranspose16_Tunsigned_charT_XPhii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd2, %r29;
ld.param.u64 %rd3, [__cudaparm__Z39X_inplacectranspose16_Tunsigned_charT_XPhii_inOut];
add.u64 %rd4, %rd2, %rd3;
ld.global.u8 %rh1, [%rd4+0];
cvt.s64.s32 %rd5, %r18;
cvt.s64.s32 %rd6, %r20;
mul.wide.s32 %rd7, %r20, 17;
add.u64 %rd8, %rd5, %rd7;
add.u64 %rd9, %rd1, %rd8;
st.shared.u8 [%rd9+0], %rh1;
$Lt_53_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__27;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_53_9986;
ld.param.s32 %r4, [__cudaparm__Z39X_inplacectranspose16_Tunsigned_charT_XPhii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z39X_inplacectranspose16_Tunsigned_charT_XPhii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_53_10498;
mov.u64 %rd10, __cuda_local_var_23497_31_blockC__28;
ld.param.s32 %r5, [__cudaparm__Z39X_inplacectranspose16_Tunsigned_charT_XPhii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd11, %r46;
ld.param.u64 %rd12, [__cudaparm__Z39X_inplacectranspose16_Tunsigned_charT_XPhii_inOut];
add.u64 %rd13, %rd11, %rd12;
ld.global.u8 %rh2, [%rd13+0];
cvt.s64.s32 %rd14, %r18;
cvt.s64.s32 %rd15, %r20;
mul.wide.s32 %rd16, %r20, 17;
add.u64 %rd17, %rd14, %rd16;
add.u64 %rd18, %rd10, %rd17;
st.shared.u8 [%rd18+0], %rh2;
$Lt_53_10498:
mov.u64 %rd10, __cuda_local_var_23497_31_blockC__28;
$Lt_53_9986:
mov.u64 %rd10, __cuda_local_var_23497_31_blockC__28;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_53_11010;
cvt.s64.s32 %rd19, %r20;
cvt.s64.s32 %rd20, %r18;
mul.wide.s32 %rd21, %r18, 17;
add.u64 %rd22, %rd19, %rd21;
add.u64 %rd23, %rd1, %rd22;
ld.shared.u8 %rh3, [%rd23+0];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd24, %r54;
ld.param.u64 %rd25, [__cudaparm__Z39X_inplacectranspose16_Tunsigned_charT_XPhii_inOut];
add.u64 %rd26, %rd24, %rd25;
st.global.u8 [%rd26+0], %rh3;
$Lt_53_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_53_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_53_12034;
cvt.s64.s32 %rd27, %r20;
cvt.s64.s32 %rd28, %r18;
mul.wide.s32 %rd29, %r18, 17;
add.u64 %rd30, %rd27, %rd29;
add.u64 %rd31, %rd10, %rd30;
ld.shared.u8 %rh4, [%rd31+0];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd32, %r63;
ld.param.u64 %rd33, [__cudaparm__Z39X_inplacectranspose16_Tunsigned_charT_XPhii_inOut];
add.u64 %rd34, %rd32, %rd33;
st.global.u8 [%rd34+0], %rh4;
$Lt_53_12034:
$Lt_53_11522:
$Lt_53_8962:
exit;
$LDWend__Z39X_inplacectranspose16_Tunsigned_charT_XPhii:
} 
.entry _Z24X_transpose16_Tuchar2T_XP6uchar2S0_ii (
.param .u64 __cudaparm__Z24X_transpose16_Tuchar2T_XP6uchar2S0_ii_out,
.param .u64 __cudaparm__Z24X_transpose16_Tuchar2T_XP6uchar2S0_ii_in,
.param .s32 __cudaparm__Z24X_transpose16_Tuchar2T_XP6uchar2S0_ii_numRowsIn,
.param .s32 __cudaparm__Z24X_transpose16_Tuchar2T_XP6uchar2S0_ii_numRowsOut)
{
.reg .u32 %r<45>;
.reg .u64 %rd<23>;
.reg .pred %p<5>;
$LDWbegin__Z24X_transpose16_Tuchar2T_XP6uchar2S0_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z24X_transpose16_Tuchar2T_XP6uchar2S0_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z24X_transpose16_Tuchar2T_XP6uchar2S0_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_54_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_54_3074;
$Lt_54_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_54_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z24X_transpose16_Tuchar2T_XP6uchar2S0_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z24X_transpose16_Tuchar2T_XP6uchar2S0_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_54_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__26;
ld.param.u64 %rd2, [__cudaparm__Z24X_transpose16_Tuchar2T_XP6uchar2S0_ii_in];
ld.param.s32 %r5, [__cudaparm__Z24X_transpose16_Tuchar2T_XP6uchar2S0_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 2;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.u8 {%r30,%r31}, [%rd5+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd7, %r18;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd7, %rd8;
mul.lo.u64 %rd10, %rd9, 2;
add.u64 %rd11, %rd1, %rd10;
st.shared.u8 [%rd11+0], %r30;
st.shared.u8 [%rd11+1], %r31;
$Lt_54_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__26;
bar.sync 0;
add.u32 %r32, %r20, %r16;
add.u32 %r33, %r18, %r17;
set.gt.u32.s32 %r34, %r4, %r33;
neg.s32 %r35, %r34;
set.gt.u32.s32 %r36, %r5, %r32;
neg.s32 %r37, %r36;
and.b32 %r38, %r35, %r37;
mov.u32 %r39, 0;
setp.eq.s32 %p3, %r38, %r39;
@%p3 bra $Lt_54_4098;
cvt.s64.s32 %rd12, %r20;
cvt.s64.s32 %rd13, %r18;
mul.wide.s32 %rd14, %r18, 17;
add.u64 %rd15, %rd12, %rd14;
mul.lo.u64 %rd16, %rd15, 2;
add.u64 %rd17, %rd1, %rd16;
ld.param.u64 %rd18, [__cudaparm__Z24X_transpose16_Tuchar2T_XP6uchar2S0_ii_out];
mul.lo.s32 %r40, %r4, %r32;
add.s32 %r41, %r33, %r40;
cvt.s64.s32 %rd19, %r41;
mul.wide.s32 %rd20, %r41, 2;
add.u64 %rd21, %rd18, %rd20;
ld.shared.u8 %r42, [%rd17+0];
ld.shared.u8 %r43, [%rd17+1];
st.global.v2.u8 [%rd21+0], {%r42,%r43};
$Lt_54_4098:
exit;
$LDWend__Z24X_transpose16_Tuchar2T_XP6uchar2S0_ii:
} 
.entry _Z31X_inplacetranspose16_Tuchar2T_XP6uchar2ii (
.param .u64 __cudaparm__Z31X_inplacetranspose16_Tuchar2T_XP6uchar2ii_inOut,
.param .s32 __cudaparm__Z31X_inplacetranspose16_Tuchar2T_XP6uchar2ii_numRowsIn,
.param .s32 __cudaparm__Z31X_inplacetranspose16_Tuchar2T_XP6uchar2ii_numRowsOut)
{
.reg .u32 %r<73>;
.reg .u64 %rd<41>;
.reg .pred %p<13>;
$LDWbegin__Z31X_inplacetranspose16_Tuchar2T_XP6uchar2ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z31X_inplacetranspose16_Tuchar2T_XP6uchar2ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z31X_inplacetranspose16_Tuchar2T_XP6uchar2ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_55_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_55_8450;
$Lt_55_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_55_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_55_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z31X_inplacetranspose16_Tuchar2T_XP6uchar2ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z31X_inplacetranspose16_Tuchar2T_XP6uchar2ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_55_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__24;
ld.param.u64 %rd2, [__cudaparm__Z31X_inplacetranspose16_Tuchar2T_XP6uchar2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z31X_inplacetranspose16_Tuchar2T_XP6uchar2ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 2;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.u8 {%r30,%r31}, [%rd5+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd7, %r18;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd7, %rd8;
mul.lo.u64 %rd10, %rd9, 2;
add.u64 %rd11, %rd1, %rd10;
st.shared.u8 [%rd11+0], %r30;
st.shared.u8 [%rd11+1], %r31;
$Lt_55_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__24;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r32, %nctaid.y;
setp.gt.u32 %p6, %r32, %r8;
add.u32 %r33, %r20, %r16;
add.u32 %r34, %r18, %r17;
selp.s32 %r35, 1, 0, %p4;
selp.s32 %r36, 1, 0, %p5;
selp.s32 %r37, 1, 0, %p6;
and.b32 %r38, %r36, %r37;
and.b32 %r39, %r35, %r38;
mov.u32 %r40, 0;
setp.eq.s32 %p7, %r39, %r40;
@%p7 bra $Lt_55_9986;
ld.param.s32 %r4, [__cudaparm__Z31X_inplacetranspose16_Tuchar2T_XP6uchar2ii_numRowsOut];
set.gt.u32.s32 %r41, %r4, %r33;
neg.s32 %r42, %r41;
ld.param.s32 %r5, [__cudaparm__Z31X_inplacetranspose16_Tuchar2T_XP6uchar2ii_numRowsIn];
set.gt.u32.s32 %r43, %r5, %r34;
neg.s32 %r44, %r43;
and.b32 %r45, %r42, %r44;
mov.u32 %r46, 0;
setp.eq.s32 %p8, %r45, %r46;
@%p8 bra $Lt_55_10498;
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__25;
ld.param.u64 %rd13, [__cudaparm__Z31X_inplacetranspose16_Tuchar2T_XP6uchar2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z31X_inplacetranspose16_Tuchar2T_XP6uchar2ii_numRowsIn];
mul.lo.s32 %r47, %r5, %r33;
add.s32 %r48, %r34, %r47;
cvt.s64.s32 %rd14, %r48;
mul.wide.s32 %rd15, %r48, 2;
add.u64 %rd16, %rd13, %rd15;
ld.global.v2.u8 {%r49,%r50}, [%rd16+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd17, %r18;
mul.wide.s32 %rd18, %r20, 17;
add.u64 %rd19, %rd17, %rd18;
mul.lo.u64 %rd20, %rd19, 2;
add.u64 %rd21, %rd12, %rd20;
st.shared.u8 [%rd21+0], %r49;
st.shared.u8 [%rd21+1], %r50;
$Lt_55_10498:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__25;
$Lt_55_9986:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__25;
bar.sync 0;
set.gt.u32.s32 %r51, %r4, %r34;
neg.s32 %r52, %r51;
set.gt.u32.s32 %r53, %r5, %r33;
neg.s32 %r54, %r53;
and.b32 %r55, %r52, %r54;
mov.u32 %r56, 0;
setp.eq.s32 %p9, %r55, %r56;
@%p9 bra $Lt_55_11010;
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd22, %r18;
mul.wide.s32 %rd23, %r18, 17;
add.u64 %rd24, %rd6, %rd23;
mul.lo.u64 %rd25, %rd24, 2;
add.u64 %rd26, %rd25, %rd1;
ld.param.u64 %rd27, [__cudaparm__Z31X_inplacetranspose16_Tuchar2T_XP6uchar2ii_inOut];
mul.lo.s32 %r57, %r4, %r33;
add.s32 %r58, %r34, %r57;
cvt.s64.s32 %rd28, %r58;
mul.wide.s32 %rd29, %r58, 2;
add.u64 %rd30, %rd27, %rd29;
ld.shared.u8 %r59, [%rd26+0];
ld.shared.u8 %r60, [%rd26+1];
st.global.v2.u8 [%rd30+0], {%r59,%r60};
$Lt_55_11010:
mov.u32 %r61, 0;
setp.eq.s32 %p10, %r39, %r61;
@%p10 bra $Lt_55_11522;
set.gt.u32.s32 %r62, %r4, %r19;
neg.s32 %r63, %r62;
set.gt.u32.s32 %r64, %r5, %r21;
neg.s32 %r65, %r64;
and.b32 %r66, %r63, %r65;
mov.u32 %r67, 0;
setp.eq.s32 %p11, %r66, %r67;
@%p11 bra $Lt_55_12034;
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd31, %r18;
mul.wide.s32 %rd32, %r18, 17;
add.u64 %rd33, %rd6, %rd32;
mul.lo.u64 %rd34, %rd33, 2;
add.u64 %rd35, %rd34, %rd12;
ld.param.u64 %rd36, [__cudaparm__Z31X_inplacetranspose16_Tuchar2T_XP6uchar2ii_inOut];
mul.lo.s32 %r68, %r4, %r21;
add.s32 %r69, %r19, %r68;
cvt.s64.s32 %rd37, %r69;
mul.wide.s32 %rd38, %r69, 2;
add.u64 %rd39, %rd36, %rd38;
ld.shared.u8 %r70, [%rd35+0];
ld.shared.u8 %r71, [%rd35+1];
st.global.v2.u8 [%rd39+0], {%r70,%r71};
$Lt_55_12034:
$Lt_55_11522:
$Lt_55_8962:
exit;
$LDWend__Z31X_inplacetranspose16_Tuchar2T_XP6uchar2ii:
} 
.entry _Z30X_transpose16_Tunsigned_intT_XPjS_ii (
.param .u64 __cudaparm__Z30X_transpose16_Tunsigned_intT_XPjS_ii_out,
.param .u64 __cudaparm__Z30X_transpose16_Tunsigned_intT_XPjS_ii_in,
.param .s32 __cudaparm__Z30X_transpose16_Tunsigned_intT_XPjS_ii_numRowsIn,
.param .s32 __cudaparm__Z30X_transpose16_Tunsigned_intT_XPjS_ii_numRowsOut)
{
.reg .u32 %r<43>;
.reg .u64 %rd<23>;
.reg .pred %p<5>;
$LDWbegin__Z30X_transpose16_Tunsigned_intT_XPjS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z30X_transpose16_Tunsigned_intT_XPjS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z30X_transpose16_Tunsigned_intT_XPjS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_56_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_56_3074;
$Lt_56_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_56_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z30X_transpose16_Tunsigned_intT_XPjS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z30X_transpose16_Tunsigned_intT_XPjS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_56_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__23;
ld.param.u64 %rd2, [__cudaparm__Z30X_transpose16_Tunsigned_intT_XPjS_ii_in];
ld.param.s32 %r5, [__cudaparm__Z30X_transpose16_Tunsigned_intT_XPjS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 4;
add.u64 %rd5, %rd2, %rd4;
ld.global.u32 %r30, [%rd5+0];
cvt.s64.s32 %rd6, %r18;
cvt.s64.s32 %rd7, %r20;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd6, %rd8;
mul.lo.u64 %rd10, %rd9, 4;
add.u64 %rd11, %rd1, %rd10;
st.shared.u32 [%rd11+0], %r30;
$Lt_56_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__23;
bar.sync 0;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
set.gt.u32.s32 %r33, %r4, %r32;
neg.s32 %r34, %r33;
set.gt.u32.s32 %r35, %r5, %r31;
neg.s32 %r36, %r35;
and.b32 %r37, %r34, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p3, %r37, %r38;
@%p3 bra $Lt_56_4098;
cvt.s64.s32 %rd12, %r20;
cvt.s64.s32 %rd13, %r18;
mul.wide.s32 %rd14, %r18, 17;
add.u64 %rd15, %rd12, %rd14;
mul.lo.u64 %rd16, %rd15, 4;
add.u64 %rd17, %rd1, %rd16;
ld.shared.u32 %r39, [%rd17+0];
ld.param.u64 %rd18, [__cudaparm__Z30X_transpose16_Tunsigned_intT_XPjS_ii_out];
mul.lo.s32 %r40, %r4, %r31;
add.s32 %r41, %r32, %r40;
cvt.s64.s32 %rd19, %r41;
mul.wide.s32 %rd20, %r41, 4;
add.u64 %rd21, %rd18, %rd20;
st.global.u32 [%rd21+0], %r39;
$Lt_56_4098:
exit;
$LDWend__Z30X_transpose16_Tunsigned_intT_XPjS_ii:
} 
.entry _Z31X_ctranspose16_Tunsigned_intT_XPjS_ii (
.param .u64 __cudaparm__Z31X_ctranspose16_Tunsigned_intT_XPjS_ii_out,
.param .u64 __cudaparm__Z31X_ctranspose16_Tunsigned_intT_XPjS_ii_in,
.param .s32 __cudaparm__Z31X_ctranspose16_Tunsigned_intT_XPjS_ii_numRowsIn,
.param .s32 __cudaparm__Z31X_ctranspose16_Tunsigned_intT_XPjS_ii_numRowsOut)
{
.reg .u32 %r<43>;
.reg .u64 %rd<23>;
.reg .pred %p<5>;
$LDWbegin__Z31X_ctranspose16_Tunsigned_intT_XPjS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z31X_ctranspose16_Tunsigned_intT_XPjS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z31X_ctranspose16_Tunsigned_intT_XPjS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_57_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_57_3074;
$Lt_57_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_57_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z31X_ctranspose16_Tunsigned_intT_XPjS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z31X_ctranspose16_Tunsigned_intT_XPjS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_57_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__23;
ld.param.u64 %rd2, [__cudaparm__Z31X_ctranspose16_Tunsigned_intT_XPjS_ii_in];
ld.param.s32 %r5, [__cudaparm__Z31X_ctranspose16_Tunsigned_intT_XPjS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 4;
add.u64 %rd5, %rd2, %rd4;
ld.global.u32 %r30, [%rd5+0];
cvt.s64.s32 %rd6, %r18;
cvt.s64.s32 %rd7, %r20;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd6, %rd8;
mul.lo.u64 %rd10, %rd9, 4;
add.u64 %rd11, %rd1, %rd10;
st.shared.u32 [%rd11+0], %r30;
$Lt_57_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__23;
bar.sync 0;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
set.gt.u32.s32 %r33, %r4, %r32;
neg.s32 %r34, %r33;
set.gt.u32.s32 %r35, %r5, %r31;
neg.s32 %r36, %r35;
and.b32 %r37, %r34, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p3, %r37, %r38;
@%p3 bra $Lt_57_4098;
cvt.s64.s32 %rd12, %r20;
cvt.s64.s32 %rd13, %r18;
mul.wide.s32 %rd14, %r18, 17;
add.u64 %rd15, %rd12, %rd14;
mul.lo.u64 %rd16, %rd15, 4;
add.u64 %rd17, %rd1, %rd16;
ld.shared.u32 %r39, [%rd17+0];
ld.param.u64 %rd18, [__cudaparm__Z31X_ctranspose16_Tunsigned_intT_XPjS_ii_out];
mul.lo.s32 %r40, %r4, %r31;
add.s32 %r41, %r32, %r40;
cvt.s64.s32 %rd19, %r41;
mul.wide.s32 %rd20, %r41, 4;
add.u64 %rd21, %rd18, %rd20;
st.global.u32 [%rd21+0], %r39;
$Lt_57_4098:
exit;
$LDWend__Z31X_ctranspose16_Tunsigned_intT_XPjS_ii:
} 
.entry _Z37X_inplacetranspose16_Tunsigned_intT_XPjii (
.param .u64 __cudaparm__Z37X_inplacetranspose16_Tunsigned_intT_XPjii_inOut,
.param .s32 __cudaparm__Z37X_inplacetranspose16_Tunsigned_intT_XPjii_numRowsIn,
.param .s32 __cudaparm__Z37X_inplacetranspose16_Tunsigned_intT_XPjii_numRowsOut)
{
.reg .u32 %r<69>;
.reg .u64 %rd<44>;
.reg .pred %p<13>;
$LDWbegin__Z37X_inplacetranspose16_Tunsigned_intT_XPjii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z37X_inplacetranspose16_Tunsigned_intT_XPjii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z37X_inplacetranspose16_Tunsigned_intT_XPjii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_58_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_58_8450;
$Lt_58_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_58_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_58_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z37X_inplacetranspose16_Tunsigned_intT_XPjii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z37X_inplacetranspose16_Tunsigned_intT_XPjii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_58_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__21;
ld.param.u64 %rd2, [__cudaparm__Z37X_inplacetranspose16_Tunsigned_intT_XPjii_inOut];
ld.param.s32 %r5, [__cudaparm__Z37X_inplacetranspose16_Tunsigned_intT_XPjii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 4;
add.u64 %rd5, %rd2, %rd4;
ld.global.u32 %r30, [%rd5+0];
cvt.s64.s32 %rd6, %r18;
cvt.s64.s32 %rd7, %r20;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd6, %rd8;
mul.lo.u64 %rd10, %rd9, 4;
add.u64 %rd11, %rd1, %rd10;
st.shared.u32 [%rd11+0], %r30;
$Lt_58_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__21;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r31, %nctaid.y;
setp.gt.u32 %p6, %r31, %r8;
add.u32 %r32, %r20, %r16;
add.u32 %r33, %r18, %r17;
selp.s32 %r34, 1, 0, %p4;
selp.s32 %r35, 1, 0, %p5;
selp.s32 %r36, 1, 0, %p6;
and.b32 %r37, %r35, %r36;
and.b32 %r38, %r34, %r37;
mov.u32 %r39, 0;
setp.eq.s32 %p7, %r38, %r39;
@%p7 bra $Lt_58_9986;
ld.param.s32 %r4, [__cudaparm__Z37X_inplacetranspose16_Tunsigned_intT_XPjii_numRowsOut];
set.gt.u32.s32 %r40, %r4, %r32;
neg.s32 %r41, %r40;
ld.param.s32 %r5, [__cudaparm__Z37X_inplacetranspose16_Tunsigned_intT_XPjii_numRowsIn];
set.gt.u32.s32 %r42, %r5, %r33;
neg.s32 %r43, %r42;
and.b32 %r44, %r41, %r43;
mov.u32 %r45, 0;
setp.eq.s32 %p8, %r44, %r45;
@%p8 bra $Lt_58_10498;
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__22;
ld.param.u64 %rd13, [__cudaparm__Z37X_inplacetranspose16_Tunsigned_intT_XPjii_inOut];
ld.param.s32 %r5, [__cudaparm__Z37X_inplacetranspose16_Tunsigned_intT_XPjii_numRowsIn];
mul.lo.s32 %r46, %r5, %r32;
add.s32 %r47, %r33, %r46;
cvt.s64.s32 %rd14, %r47;
mul.wide.s32 %rd15, %r47, 4;
add.u64 %rd16, %rd13, %rd15;
ld.global.u32 %r48, [%rd16+0];
cvt.s64.s32 %rd17, %r18;
cvt.s64.s32 %rd18, %r20;
mul.wide.s32 %rd19, %r20, 17;
add.u64 %rd20, %rd17, %rd19;
mul.lo.u64 %rd21, %rd20, 4;
add.u64 %rd22, %rd12, %rd21;
st.shared.u32 [%rd22+0], %r48;
$Lt_58_10498:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__22;
$Lt_58_9986:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__22;
bar.sync 0;
set.gt.u32.s32 %r49, %r4, %r33;
neg.s32 %r50, %r49;
set.gt.u32.s32 %r51, %r5, %r32;
neg.s32 %r52, %r51;
and.b32 %r53, %r50, %r52;
mov.u32 %r54, 0;
setp.eq.s32 %p9, %r53, %r54;
@%p9 bra $Lt_58_11010;
cvt.s64.s32 %rd23, %r20;
cvt.s64.s32 %rd24, %r18;
mul.wide.s32 %rd25, %r18, 17;
add.u64 %rd26, %rd23, %rd25;
mul.lo.u64 %rd27, %rd26, 4;
add.u64 %rd28, %rd1, %rd27;
ld.shared.u32 %r55, [%rd28+0];
ld.param.u64 %rd29, [__cudaparm__Z37X_inplacetranspose16_Tunsigned_intT_XPjii_inOut];
mul.lo.s32 %r56, %r4, %r32;
add.s32 %r57, %r33, %r56;
cvt.s64.s32 %rd30, %r57;
mul.wide.s32 %rd31, %r57, 4;
add.u64 %rd32, %rd29, %rd31;
st.global.u32 [%rd32+0], %r55;
$Lt_58_11010:
mov.u32 %r58, 0;
setp.eq.s32 %p10, %r38, %r58;
@%p10 bra $Lt_58_11522;
set.gt.u32.s32 %r59, %r4, %r19;
neg.s32 %r60, %r59;
set.gt.u32.s32 %r61, %r5, %r21;
neg.s32 %r62, %r61;
and.b32 %r63, %r60, %r62;
mov.u32 %r64, 0;
setp.eq.s32 %p11, %r63, %r64;
@%p11 bra $Lt_58_12034;
cvt.s64.s32 %rd33, %r20;
cvt.s64.s32 %rd34, %r18;
mul.wide.s32 %rd35, %r18, 17;
add.u64 %rd36, %rd33, %rd35;
mul.lo.u64 %rd37, %rd36, 4;
add.u64 %rd38, %rd12, %rd37;
ld.shared.u32 %r65, [%rd38+0];
ld.param.u64 %rd39, [__cudaparm__Z37X_inplacetranspose16_Tunsigned_intT_XPjii_inOut];
mul.lo.s32 %r66, %r4, %r21;
add.s32 %r67, %r19, %r66;
cvt.s64.s32 %rd40, %r67;
mul.wide.s32 %rd41, %r67, 4;
add.u64 %rd42, %rd39, %rd41;
st.global.u32 [%rd42+0], %r65;
$Lt_58_12034:
$Lt_58_11522:
$Lt_58_8962:
exit;
$LDWend__Z37X_inplacetranspose16_Tunsigned_intT_XPjii:
} 
.entry _Z38X_inplacectranspose16_Tunsigned_intT_XPjii (
.param .u64 __cudaparm__Z38X_inplacectranspose16_Tunsigned_intT_XPjii_inOut,
.param .s32 __cudaparm__Z38X_inplacectranspose16_Tunsigned_intT_XPjii_numRowsIn,
.param .s32 __cudaparm__Z38X_inplacectranspose16_Tunsigned_intT_XPjii_numRowsOut)
{
.reg .u32 %r<69>;
.reg .u64 %rd<44>;
.reg .pred %p<13>;
$LDWbegin__Z38X_inplacectranspose16_Tunsigned_intT_XPjii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z38X_inplacectranspose16_Tunsigned_intT_XPjii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z38X_inplacectranspose16_Tunsigned_intT_XPjii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_59_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_59_8450;
$Lt_59_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_59_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_59_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z38X_inplacectranspose16_Tunsigned_intT_XPjii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z38X_inplacectranspose16_Tunsigned_intT_XPjii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_59_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__21;
ld.param.u64 %rd2, [__cudaparm__Z38X_inplacectranspose16_Tunsigned_intT_XPjii_inOut];
ld.param.s32 %r5, [__cudaparm__Z38X_inplacectranspose16_Tunsigned_intT_XPjii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 4;
add.u64 %rd5, %rd2, %rd4;
ld.global.u32 %r30, [%rd5+0];
cvt.s64.s32 %rd6, %r18;
cvt.s64.s32 %rd7, %r20;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd6, %rd8;
mul.lo.u64 %rd10, %rd9, 4;
add.u64 %rd11, %rd1, %rd10;
st.shared.u32 [%rd11+0], %r30;
$Lt_59_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__21;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r31, %nctaid.y;
setp.gt.u32 %p6, %r31, %r8;
add.u32 %r32, %r20, %r16;
add.u32 %r33, %r18, %r17;
selp.s32 %r34, 1, 0, %p4;
selp.s32 %r35, 1, 0, %p5;
selp.s32 %r36, 1, 0, %p6;
and.b32 %r37, %r35, %r36;
and.b32 %r38, %r34, %r37;
mov.u32 %r39, 0;
setp.eq.s32 %p7, %r38, %r39;
@%p7 bra $Lt_59_9986;
ld.param.s32 %r4, [__cudaparm__Z38X_inplacectranspose16_Tunsigned_intT_XPjii_numRowsOut];
set.gt.u32.s32 %r40, %r4, %r32;
neg.s32 %r41, %r40;
ld.param.s32 %r5, [__cudaparm__Z38X_inplacectranspose16_Tunsigned_intT_XPjii_numRowsIn];
set.gt.u32.s32 %r42, %r5, %r33;
neg.s32 %r43, %r42;
and.b32 %r44, %r41, %r43;
mov.u32 %r45, 0;
setp.eq.s32 %p8, %r44, %r45;
@%p8 bra $Lt_59_10498;
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__22;
ld.param.u64 %rd13, [__cudaparm__Z38X_inplacectranspose16_Tunsigned_intT_XPjii_inOut];
ld.param.s32 %r5, [__cudaparm__Z38X_inplacectranspose16_Tunsigned_intT_XPjii_numRowsIn];
mul.lo.s32 %r46, %r5, %r32;
add.s32 %r47, %r33, %r46;
cvt.s64.s32 %rd14, %r47;
mul.wide.s32 %rd15, %r47, 4;
add.u64 %rd16, %rd13, %rd15;
ld.global.u32 %r48, [%rd16+0];
cvt.s64.s32 %rd17, %r18;
cvt.s64.s32 %rd18, %r20;
mul.wide.s32 %rd19, %r20, 17;
add.u64 %rd20, %rd17, %rd19;
mul.lo.u64 %rd21, %rd20, 4;
add.u64 %rd22, %rd12, %rd21;
st.shared.u32 [%rd22+0], %r48;
$Lt_59_10498:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__22;
$Lt_59_9986:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__22;
bar.sync 0;
set.gt.u32.s32 %r49, %r4, %r33;
neg.s32 %r50, %r49;
set.gt.u32.s32 %r51, %r5, %r32;
neg.s32 %r52, %r51;
and.b32 %r53, %r50, %r52;
mov.u32 %r54, 0;
setp.eq.s32 %p9, %r53, %r54;
@%p9 bra $Lt_59_11010;
cvt.s64.s32 %rd23, %r20;
cvt.s64.s32 %rd24, %r18;
mul.wide.s32 %rd25, %r18, 17;
add.u64 %rd26, %rd23, %rd25;
mul.lo.u64 %rd27, %rd26, 4;
add.u64 %rd28, %rd1, %rd27;
ld.shared.u32 %r55, [%rd28+0];
ld.param.u64 %rd29, [__cudaparm__Z38X_inplacectranspose16_Tunsigned_intT_XPjii_inOut];
mul.lo.s32 %r56, %r4, %r32;
add.s32 %r57, %r33, %r56;
cvt.s64.s32 %rd30, %r57;
mul.wide.s32 %rd31, %r57, 4;
add.u64 %rd32, %rd29, %rd31;
st.global.u32 [%rd32+0], %r55;
$Lt_59_11010:
mov.u32 %r58, 0;
setp.eq.s32 %p10, %r38, %r58;
@%p10 bra $Lt_59_11522;
set.gt.u32.s32 %r59, %r4, %r19;
neg.s32 %r60, %r59;
set.gt.u32.s32 %r61, %r5, %r21;
neg.s32 %r62, %r61;
and.b32 %r63, %r60, %r62;
mov.u32 %r64, 0;
setp.eq.s32 %p11, %r63, %r64;
@%p11 bra $Lt_59_12034;
cvt.s64.s32 %rd33, %r20;
cvt.s64.s32 %rd34, %r18;
mul.wide.s32 %rd35, %r18, 17;
add.u64 %rd36, %rd33, %rd35;
mul.lo.u64 %rd37, %rd36, 4;
add.u64 %rd38, %rd12, %rd37;
ld.shared.u32 %r65, [%rd38+0];
ld.param.u64 %rd39, [__cudaparm__Z38X_inplacectranspose16_Tunsigned_intT_XPjii_inOut];
mul.lo.s32 %r66, %r4, %r21;
add.s32 %r67, %r19, %r66;
cvt.s64.s32 %rd40, %r67;
mul.wide.s32 %rd41, %r67, 4;
add.u64 %rd42, %rd39, %rd41;
st.global.u32 [%rd42+0], %r65;
$Lt_59_12034:
$Lt_59_11522:
$Lt_59_8962:
exit;
$LDWend__Z38X_inplacectranspose16_Tunsigned_intT_XPjii:
} 
.entry _Z23X_transpose16_Tuint2T_XP5uint2S0_ii (
.param .u64 __cudaparm__Z23X_transpose16_Tuint2T_XP5uint2S0_ii_out,
.param .u64 __cudaparm__Z23X_transpose16_Tuint2T_XP5uint2S0_ii_in,
.param .s32 __cudaparm__Z23X_transpose16_Tuint2T_XP5uint2S0_ii_numRowsIn,
.param .s32 __cudaparm__Z23X_transpose16_Tuint2T_XP5uint2S0_ii_numRowsOut)
{
.reg .u32 %r<45>;
.reg .u64 %rd<23>;
.reg .pred %p<5>;
$LDWbegin__Z23X_transpose16_Tuint2T_XP5uint2S0_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z23X_transpose16_Tuint2T_XP5uint2S0_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z23X_transpose16_Tuint2T_XP5uint2S0_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_60_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_60_3074;
$Lt_60_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_60_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z23X_transpose16_Tuint2T_XP5uint2S0_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z23X_transpose16_Tuint2T_XP5uint2S0_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_60_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__20;
ld.param.u64 %rd2, [__cudaparm__Z23X_transpose16_Tuint2T_XP5uint2S0_ii_in];
ld.param.s32 %r5, [__cudaparm__Z23X_transpose16_Tuint2T_XP5uint2S0_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.u32 {%r30,%r31}, [%rd5+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd7, %r18;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd7, %rd8;
mul.lo.u64 %rd10, %rd9, 8;
add.u64 %rd11, %rd1, %rd10;
st.shared.u32 [%rd11+0], %r30;
st.shared.u32 [%rd11+4], %r31;
$Lt_60_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__20;
bar.sync 0;
add.u32 %r32, %r20, %r16;
add.u32 %r33, %r18, %r17;
set.gt.u32.s32 %r34, %r4, %r33;
neg.s32 %r35, %r34;
set.gt.u32.s32 %r36, %r5, %r32;
neg.s32 %r37, %r36;
and.b32 %r38, %r35, %r37;
mov.u32 %r39, 0;
setp.eq.s32 %p3, %r38, %r39;
@%p3 bra $Lt_60_4098;
cvt.s64.s32 %rd12, %r20;
cvt.s64.s32 %rd13, %r18;
mul.wide.s32 %rd14, %r18, 17;
add.u64 %rd15, %rd12, %rd14;
mul.lo.u64 %rd16, %rd15, 8;
add.u64 %rd17, %rd1, %rd16;
ld.param.u64 %rd18, [__cudaparm__Z23X_transpose16_Tuint2T_XP5uint2S0_ii_out];
mul.lo.s32 %r40, %r4, %r32;
add.s32 %r41, %r33, %r40;
cvt.s64.s32 %rd19, %r41;
mul.wide.s32 %rd20, %r41, 8;
add.u64 %rd21, %rd18, %rd20;
ld.shared.u32 %r42, [%rd17+0];
ld.shared.u32 %r43, [%rd17+4];
st.global.v2.u32 [%rd21+0], {%r42,%r43};
$Lt_60_4098:
exit;
$LDWend__Z23X_transpose16_Tuint2T_XP5uint2S0_ii:
} 
.entry _Z30X_inplacetranspose16_Tuint2T_XP5uint2ii (
.param .u64 __cudaparm__Z30X_inplacetranspose16_Tuint2T_XP5uint2ii_inOut,
.param .s32 __cudaparm__Z30X_inplacetranspose16_Tuint2T_XP5uint2ii_numRowsIn,
.param .s32 __cudaparm__Z30X_inplacetranspose16_Tuint2T_XP5uint2ii_numRowsOut)
{
.reg .u32 %r<73>;
.reg .u64 %rd<41>;
.reg .pred %p<13>;
$LDWbegin__Z30X_inplacetranspose16_Tuint2T_XP5uint2ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z30X_inplacetranspose16_Tuint2T_XP5uint2ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z30X_inplacetranspose16_Tuint2T_XP5uint2ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_61_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_61_8450;
$Lt_61_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_61_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_61_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z30X_inplacetranspose16_Tuint2T_XP5uint2ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z30X_inplacetranspose16_Tuint2T_XP5uint2ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_61_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__18;
ld.param.u64 %rd2, [__cudaparm__Z30X_inplacetranspose16_Tuint2T_XP5uint2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z30X_inplacetranspose16_Tuint2T_XP5uint2ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.u32 {%r30,%r31}, [%rd5+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd7, %r18;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd7, %rd8;
mul.lo.u64 %rd10, %rd9, 8;
add.u64 %rd11, %rd1, %rd10;
st.shared.u32 [%rd11+0], %r30;
st.shared.u32 [%rd11+4], %r31;
$Lt_61_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__18;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r32, %nctaid.y;
setp.gt.u32 %p6, %r32, %r8;
add.u32 %r33, %r20, %r16;
add.u32 %r34, %r18, %r17;
selp.s32 %r35, 1, 0, %p4;
selp.s32 %r36, 1, 0, %p5;
selp.s32 %r37, 1, 0, %p6;
and.b32 %r38, %r36, %r37;
and.b32 %r39, %r35, %r38;
mov.u32 %r40, 0;
setp.eq.s32 %p7, %r39, %r40;
@%p7 bra $Lt_61_9986;
ld.param.s32 %r4, [__cudaparm__Z30X_inplacetranspose16_Tuint2T_XP5uint2ii_numRowsOut];
set.gt.u32.s32 %r41, %r4, %r33;
neg.s32 %r42, %r41;
ld.param.s32 %r5, [__cudaparm__Z30X_inplacetranspose16_Tuint2T_XP5uint2ii_numRowsIn];
set.gt.u32.s32 %r43, %r5, %r34;
neg.s32 %r44, %r43;
and.b32 %r45, %r42, %r44;
mov.u32 %r46, 0;
setp.eq.s32 %p8, %r45, %r46;
@%p8 bra $Lt_61_10498;
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__19;
ld.param.u64 %rd13, [__cudaparm__Z30X_inplacetranspose16_Tuint2T_XP5uint2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z30X_inplacetranspose16_Tuint2T_XP5uint2ii_numRowsIn];
mul.lo.s32 %r47, %r5, %r33;
add.s32 %r48, %r34, %r47;
cvt.s64.s32 %rd14, %r48;
mul.wide.s32 %rd15, %r48, 8;
add.u64 %rd16, %rd13, %rd15;
ld.global.v2.u32 {%r49,%r50}, [%rd16+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd17, %r18;
mul.wide.s32 %rd18, %r20, 17;
add.u64 %rd19, %rd17, %rd18;
mul.lo.u64 %rd20, %rd19, 8;
add.u64 %rd21, %rd12, %rd20;
st.shared.u32 [%rd21+0], %r49;
st.shared.u32 [%rd21+4], %r50;
$Lt_61_10498:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__19;
$Lt_61_9986:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__19;
bar.sync 0;
set.gt.u32.s32 %r51, %r4, %r34;
neg.s32 %r52, %r51;
set.gt.u32.s32 %r53, %r5, %r33;
neg.s32 %r54, %r53;
and.b32 %r55, %r52, %r54;
mov.u32 %r56, 0;
setp.eq.s32 %p9, %r55, %r56;
@%p9 bra $Lt_61_11010;
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd22, %r18;
mul.wide.s32 %rd23, %r18, 17;
add.u64 %rd24, %rd6, %rd23;
mul.lo.u64 %rd25, %rd24, 8;
add.u64 %rd26, %rd25, %rd1;
ld.param.u64 %rd27, [__cudaparm__Z30X_inplacetranspose16_Tuint2T_XP5uint2ii_inOut];
mul.lo.s32 %r57, %r4, %r33;
add.s32 %r58, %r34, %r57;
cvt.s64.s32 %rd28, %r58;
mul.wide.s32 %rd29, %r58, 8;
add.u64 %rd30, %rd27, %rd29;
ld.shared.u32 %r59, [%rd26+0];
ld.shared.u32 %r60, [%rd26+4];
st.global.v2.u32 [%rd30+0], {%r59,%r60};
$Lt_61_11010:
mov.u32 %r61, 0;
setp.eq.s32 %p10, %r39, %r61;
@%p10 bra $Lt_61_11522;
set.gt.u32.s32 %r62, %r4, %r19;
neg.s32 %r63, %r62;
set.gt.u32.s32 %r64, %r5, %r21;
neg.s32 %r65, %r64;
and.b32 %r66, %r63, %r65;
mov.u32 %r67, 0;
setp.eq.s32 %p11, %r66, %r67;
@%p11 bra $Lt_61_12034;
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd31, %r18;
mul.wide.s32 %rd32, %r18, 17;
add.u64 %rd33, %rd6, %rd32;
mul.lo.u64 %rd34, %rd33, 8;
add.u64 %rd35, %rd34, %rd12;
ld.param.u64 %rd36, [__cudaparm__Z30X_inplacetranspose16_Tuint2T_XP5uint2ii_inOut];
mul.lo.s32 %r68, %r4, %r21;
add.s32 %r69, %r19, %r68;
cvt.s64.s32 %rd37, %r69;
mul.wide.s32 %rd38, %r69, 8;
add.u64 %rd39, %rd36, %rd38;
ld.shared.u32 %r70, [%rd35+0];
ld.shared.u32 %r71, [%rd35+4];
st.global.v2.u32 [%rd39+0], {%r70,%r71};
$Lt_61_12034:
$Lt_61_11522:
$Lt_61_8962:
exit;
$LDWend__Z30X_inplacetranspose16_Tuint2T_XP5uint2ii:
} 
.entry _Z31X_transpose16_Tunsigned_longT_XPmS_ii (
.param .u64 __cudaparm__Z31X_transpose16_Tunsigned_longT_XPmS_ii_out,
.param .u64 __cudaparm__Z31X_transpose16_Tunsigned_longT_XPmS_ii_in,
.param .s32 __cudaparm__Z31X_transpose16_Tunsigned_longT_XPmS_ii_numRowsIn,
.param .s32 __cudaparm__Z31X_transpose16_Tunsigned_longT_XPmS_ii_numRowsOut)
{
.reg .u32 %r<41>;
.reg .u64 %rd<25>;
.reg .pred %p<5>;
$LDWbegin__Z31X_transpose16_Tunsigned_longT_XPmS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z31X_transpose16_Tunsigned_longT_XPmS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z31X_transpose16_Tunsigned_longT_XPmS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_62_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_62_3074;
$Lt_62_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_62_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z31X_transpose16_Tunsigned_longT_XPmS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z31X_transpose16_Tunsigned_longT_XPmS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_62_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__17;
ld.param.u64 %rd2, [__cudaparm__Z31X_transpose16_Tunsigned_longT_XPmS_ii_in];
ld.param.s32 %r5, [__cudaparm__Z31X_transpose16_Tunsigned_longT_XPmS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.u64 %rd6, [%rd5+0];
cvt.s64.s32 %rd7, %r18;
cvt.s64.s32 %rd8, %r20;
mul.wide.s32 %rd9, %r20, 17;
add.u64 %rd10, %rd7, %rd9;
mul.lo.u64 %rd11, %rd10, 8;
add.u64 %rd12, %rd1, %rd11;
st.shared.u64 [%rd12+0], %rd6;
$Lt_62_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__17;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_62_4098;
cvt.s64.s32 %rd13, %r20;
cvt.s64.s32 %rd14, %r18;
mul.wide.s32 %rd15, %r18, 17;
add.u64 %rd16, %rd13, %rd15;
mul.lo.u64 %rd17, %rd16, 8;
add.u64 %rd18, %rd1, %rd17;
ld.shared.u64 %rd19, [%rd18+0];
ld.param.u64 %rd20, [__cudaparm__Z31X_transpose16_Tunsigned_longT_XPmS_ii_out];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd21, %r39;
mul.wide.s32 %rd22, %r39, 8;
add.u64 %rd23, %rd20, %rd22;
st.global.u64 [%rd23+0], %rd19;
$Lt_62_4098:
exit;
$LDWend__Z31X_transpose16_Tunsigned_longT_XPmS_ii:
} 
.entry _Z32X_ctranspose16_Tunsigned_longT_XPmS_ii (
.param .u64 __cudaparm__Z32X_ctranspose16_Tunsigned_longT_XPmS_ii_out,
.param .u64 __cudaparm__Z32X_ctranspose16_Tunsigned_longT_XPmS_ii_in,
.param .s32 __cudaparm__Z32X_ctranspose16_Tunsigned_longT_XPmS_ii_numRowsIn,
.param .s32 __cudaparm__Z32X_ctranspose16_Tunsigned_longT_XPmS_ii_numRowsOut)
{
.reg .u32 %r<41>;
.reg .u64 %rd<25>;
.reg .pred %p<5>;
$LDWbegin__Z32X_ctranspose16_Tunsigned_longT_XPmS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z32X_ctranspose16_Tunsigned_longT_XPmS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z32X_ctranspose16_Tunsigned_longT_XPmS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_63_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_63_3074;
$Lt_63_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_63_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z32X_ctranspose16_Tunsigned_longT_XPmS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z32X_ctranspose16_Tunsigned_longT_XPmS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_63_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__17;
ld.param.u64 %rd2, [__cudaparm__Z32X_ctranspose16_Tunsigned_longT_XPmS_ii_in];
ld.param.s32 %r5, [__cudaparm__Z32X_ctranspose16_Tunsigned_longT_XPmS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.u64 %rd6, [%rd5+0];
cvt.s64.s32 %rd7, %r18;
cvt.s64.s32 %rd8, %r20;
mul.wide.s32 %rd9, %r20, 17;
add.u64 %rd10, %rd7, %rd9;
mul.lo.u64 %rd11, %rd10, 8;
add.u64 %rd12, %rd1, %rd11;
st.shared.u64 [%rd12+0], %rd6;
$Lt_63_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__17;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_63_4098;
cvt.s64.s32 %rd13, %r20;
cvt.s64.s32 %rd14, %r18;
mul.wide.s32 %rd15, %r18, 17;
add.u64 %rd16, %rd13, %rd15;
mul.lo.u64 %rd17, %rd16, 8;
add.u64 %rd18, %rd1, %rd17;
ld.shared.u64 %rd19, [%rd18+0];
ld.param.u64 %rd20, [__cudaparm__Z32X_ctranspose16_Tunsigned_longT_XPmS_ii_out];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd21, %r39;
mul.wide.s32 %rd22, %r39, 8;
add.u64 %rd23, %rd20, %rd22;
st.global.u64 [%rd23+0], %rd19;
$Lt_63_4098:
exit;
$LDWend__Z32X_ctranspose16_Tunsigned_longT_XPmS_ii:
} 
.entry _Z38X_inplacetranspose16_Tunsigned_longT_XPmii (
.param .u64 __cudaparm__Z38X_inplacetranspose16_Tunsigned_longT_XPmii_inOut,
.param .s32 __cudaparm__Z38X_inplacetranspose16_Tunsigned_longT_XPmii_numRowsIn,
.param .s32 __cudaparm__Z38X_inplacetranspose16_Tunsigned_longT_XPmii_numRowsOut)
{
.reg .u32 %r<65>;
.reg .u64 %rd<48>;
.reg .pred %p<13>;
$LDWbegin__Z38X_inplacetranspose16_Tunsigned_longT_XPmii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z38X_inplacetranspose16_Tunsigned_longT_XPmii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z38X_inplacetranspose16_Tunsigned_longT_XPmii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_64_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_64_8450;
$Lt_64_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_64_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_64_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z38X_inplacetranspose16_Tunsigned_longT_XPmii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z38X_inplacetranspose16_Tunsigned_longT_XPmii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_64_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__15;
ld.param.u64 %rd2, [__cudaparm__Z38X_inplacetranspose16_Tunsigned_longT_XPmii_inOut];
ld.param.s32 %r5, [__cudaparm__Z38X_inplacetranspose16_Tunsigned_longT_XPmii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.u64 %rd6, [%rd5+0];
cvt.s64.s32 %rd7, %r18;
cvt.s64.s32 %rd8, %r20;
mul.wide.s32 %rd9, %r20, 17;
add.u64 %rd10, %rd7, %rd9;
mul.lo.u64 %rd11, %rd10, 8;
add.u64 %rd12, %rd1, %rd11;
st.shared.u64 [%rd12+0], %rd6;
$Lt_64_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__15;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_64_9986;
ld.param.s32 %r4, [__cudaparm__Z38X_inplacetranspose16_Tunsigned_longT_XPmii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z38X_inplacetranspose16_Tunsigned_longT_XPmii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_64_10498;
mov.u64 %rd13, __cuda_local_var_23497_31_blockC__16;
ld.param.u64 %rd14, [__cudaparm__Z38X_inplacetranspose16_Tunsigned_longT_XPmii_inOut];
ld.param.s32 %r5, [__cudaparm__Z38X_inplacetranspose16_Tunsigned_longT_XPmii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd15, %r46;
mul.wide.s32 %rd16, %r46, 8;
add.u64 %rd17, %rd14, %rd16;
ld.global.u64 %rd18, [%rd17+0];
cvt.s64.s32 %rd19, %r18;
cvt.s64.s32 %rd20, %r20;
mul.wide.s32 %rd21, %r20, 17;
add.u64 %rd22, %rd19, %rd21;
mul.lo.u64 %rd23, %rd22, 8;
add.u64 %rd24, %rd13, %rd23;
st.shared.u64 [%rd24+0], %rd18;
$Lt_64_10498:
mov.u64 %rd13, __cuda_local_var_23497_31_blockC__16;
$Lt_64_9986:
mov.u64 %rd13, __cuda_local_var_23497_31_blockC__16;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_64_11010;
cvt.s64.s32 %rd25, %r20;
cvt.s64.s32 %rd26, %r18;
mul.wide.s32 %rd27, %r18, 17;
add.u64 %rd28, %rd25, %rd27;
mul.lo.u64 %rd29, %rd28, 8;
add.u64 %rd30, %rd1, %rd29;
ld.shared.u64 %rd31, [%rd30+0];
ld.param.u64 %rd32, [__cudaparm__Z38X_inplacetranspose16_Tunsigned_longT_XPmii_inOut];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd33, %r54;
mul.wide.s32 %rd34, %r54, 8;
add.u64 %rd35, %rd32, %rd34;
st.global.u64 [%rd35+0], %rd31;
$Lt_64_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_64_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_64_12034;
cvt.s64.s32 %rd36, %r20;
cvt.s64.s32 %rd37, %r18;
mul.wide.s32 %rd38, %r18, 17;
add.u64 %rd39, %rd36, %rd38;
mul.lo.u64 %rd40, %rd39, 8;
add.u64 %rd41, %rd13, %rd40;
ld.shared.u64 %rd42, [%rd41+0];
ld.param.u64 %rd43, [__cudaparm__Z38X_inplacetranspose16_Tunsigned_longT_XPmii_inOut];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd44, %r63;
mul.wide.s32 %rd45, %r63, 8;
add.u64 %rd46, %rd43, %rd45;
st.global.u64 [%rd46+0], %rd42;
$Lt_64_12034:
$Lt_64_11522:
$Lt_64_8962:
exit;
$LDWend__Z38X_inplacetranspose16_Tunsigned_longT_XPmii:
} 
.entry _Z39X_inplacectranspose16_Tunsigned_longT_XPmii (
.param .u64 __cudaparm__Z39X_inplacectranspose16_Tunsigned_longT_XPmii_inOut,
.param .s32 __cudaparm__Z39X_inplacectranspose16_Tunsigned_longT_XPmii_numRowsIn,
.param .s32 __cudaparm__Z39X_inplacectranspose16_Tunsigned_longT_XPmii_numRowsOut)
{
.reg .u32 %r<65>;
.reg .u64 %rd<48>;
.reg .pred %p<13>;
$LDWbegin__Z39X_inplacectranspose16_Tunsigned_longT_XPmii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z39X_inplacectranspose16_Tunsigned_longT_XPmii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z39X_inplacectranspose16_Tunsigned_longT_XPmii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_65_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_65_8450;
$Lt_65_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_65_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_65_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z39X_inplacectranspose16_Tunsigned_longT_XPmii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z39X_inplacectranspose16_Tunsigned_longT_XPmii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_65_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__15;
ld.param.u64 %rd2, [__cudaparm__Z39X_inplacectranspose16_Tunsigned_longT_XPmii_inOut];
ld.param.s32 %r5, [__cudaparm__Z39X_inplacectranspose16_Tunsigned_longT_XPmii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.u64 %rd6, [%rd5+0];
cvt.s64.s32 %rd7, %r18;
cvt.s64.s32 %rd8, %r20;
mul.wide.s32 %rd9, %r20, 17;
add.u64 %rd10, %rd7, %rd9;
mul.lo.u64 %rd11, %rd10, 8;
add.u64 %rd12, %rd1, %rd11;
st.shared.u64 [%rd12+0], %rd6;
$Lt_65_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__15;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_65_9986;
ld.param.s32 %r4, [__cudaparm__Z39X_inplacectranspose16_Tunsigned_longT_XPmii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z39X_inplacectranspose16_Tunsigned_longT_XPmii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_65_10498;
mov.u64 %rd13, __cuda_local_var_23497_31_blockC__16;
ld.param.u64 %rd14, [__cudaparm__Z39X_inplacectranspose16_Tunsigned_longT_XPmii_inOut];
ld.param.s32 %r5, [__cudaparm__Z39X_inplacectranspose16_Tunsigned_longT_XPmii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd15, %r46;
mul.wide.s32 %rd16, %r46, 8;
add.u64 %rd17, %rd14, %rd16;
ld.global.u64 %rd18, [%rd17+0];
cvt.s64.s32 %rd19, %r18;
cvt.s64.s32 %rd20, %r20;
mul.wide.s32 %rd21, %r20, 17;
add.u64 %rd22, %rd19, %rd21;
mul.lo.u64 %rd23, %rd22, 8;
add.u64 %rd24, %rd13, %rd23;
st.shared.u64 [%rd24+0], %rd18;
$Lt_65_10498:
mov.u64 %rd13, __cuda_local_var_23497_31_blockC__16;
$Lt_65_9986:
mov.u64 %rd13, __cuda_local_var_23497_31_blockC__16;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_65_11010;
cvt.s64.s32 %rd25, %r20;
cvt.s64.s32 %rd26, %r18;
mul.wide.s32 %rd27, %r18, 17;
add.u64 %rd28, %rd25, %rd27;
mul.lo.u64 %rd29, %rd28, 8;
add.u64 %rd30, %rd1, %rd29;
ld.shared.u64 %rd31, [%rd30+0];
ld.param.u64 %rd32, [__cudaparm__Z39X_inplacectranspose16_Tunsigned_longT_XPmii_inOut];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd33, %r54;
mul.wide.s32 %rd34, %r54, 8;
add.u64 %rd35, %rd32, %rd34;
st.global.u64 [%rd35+0], %rd31;
$Lt_65_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_65_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_65_12034;
cvt.s64.s32 %rd36, %r20;
cvt.s64.s32 %rd37, %r18;
mul.wide.s32 %rd38, %r18, 17;
add.u64 %rd39, %rd36, %rd38;
mul.lo.u64 %rd40, %rd39, 8;
add.u64 %rd41, %rd13, %rd40;
ld.shared.u64 %rd42, [%rd41+0];
ld.param.u64 %rd43, [__cudaparm__Z39X_inplacectranspose16_Tunsigned_longT_XPmii_inOut];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd44, %r63;
mul.wide.s32 %rd45, %r63, 8;
add.u64 %rd46, %rd43, %rd45;
st.global.u64 [%rd46+0], %rd42;
$Lt_65_12034:
$Lt_65_11522:
$Lt_65_8962:
exit;
$LDWend__Z39X_inplacectranspose16_Tunsigned_longT_XPmii:
} 
.entry _Z24X_transpose16_Tulong2T_XP6ulong2S0_ii (
.param .u64 __cudaparm__Z24X_transpose16_Tulong2T_XP6ulong2S0_ii_out,
.param .u64 __cudaparm__Z24X_transpose16_Tulong2T_XP6ulong2S0_ii_in,
.param .s32 __cudaparm__Z24X_transpose16_Tulong2T_XP6ulong2S0_ii_numRowsIn,
.param .s32 __cudaparm__Z24X_transpose16_Tulong2T_XP6ulong2S0_ii_numRowsOut)
{
.reg .u32 %r<41>;
.reg .u64 %rd<27>;
.reg .pred %p<5>;
$LDWbegin__Z24X_transpose16_Tulong2T_XP6ulong2S0_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z24X_transpose16_Tulong2T_XP6ulong2S0_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z24X_transpose16_Tulong2T_XP6ulong2S0_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_66_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_66_3074;
$Lt_66_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_66_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z24X_transpose16_Tulong2T_XP6ulong2S0_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z24X_transpose16_Tulong2T_XP6ulong2S0_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_66_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__14;
ld.param.u64 %rd2, [__cudaparm__Z24X_transpose16_Tulong2T_XP6ulong2S0_ii_in];
ld.param.s32 %r5, [__cudaparm__Z24X_transpose16_Tulong2T_XP6ulong2S0_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 16;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.u64 {%rd6,%rd7}, [%rd5+0];
cvt.s64.s32 %rd8, %r20;
cvt.s64.s32 %rd9, %r18;
mul.wide.s32 %rd10, %r20, 17;
add.u64 %rd11, %rd9, %rd10;
mul.lo.u64 %rd12, %rd11, 16;
add.u64 %rd13, %rd1, %rd12;
st.shared.u64 [%rd13+0], %rd6;
st.shared.u64 [%rd13+8], %rd7;
$Lt_66_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__14;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_66_4098;
cvt.s64.s32 %rd14, %r20;
cvt.s64.s32 %rd15, %r18;
mul.wide.s32 %rd16, %r18, 17;
add.u64 %rd17, %rd14, %rd16;
mul.lo.u64 %rd18, %rd17, 16;
add.u64 %rd19, %rd1, %rd18;
ld.param.u64 %rd20, [__cudaparm__Z24X_transpose16_Tulong2T_XP6ulong2S0_ii_out];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd21, %r39;
mul.wide.s32 %rd22, %r39, 16;
add.u64 %rd23, %rd20, %rd22;
ld.shared.u64 %rd24, [%rd19+0];
ld.shared.u64 %rd25, [%rd19+8];
st.global.v2.u64 [%rd23+0], {%rd24,%rd25};
$Lt_66_4098:
exit;
$LDWend__Z24X_transpose16_Tulong2T_XP6ulong2S0_ii:
} 
.entry _Z31X_inplacetranspose16_Tulong2T_XP6ulong2ii (
.param .u64 __cudaparm__Z31X_inplacetranspose16_Tulong2T_XP6ulong2ii_inOut,
.param .s32 __cudaparm__Z31X_inplacetranspose16_Tulong2T_XP6ulong2ii_numRowsIn,
.param .s32 __cudaparm__Z31X_inplacetranspose16_Tulong2T_XP6ulong2ii_numRowsOut)
{
.reg .u32 %r<65>;
.reg .u64 %rd<49>;
.reg .pred %p<13>;
$LDWbegin__Z31X_inplacetranspose16_Tulong2T_XP6ulong2ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z31X_inplacetranspose16_Tulong2T_XP6ulong2ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z31X_inplacetranspose16_Tulong2T_XP6ulong2ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_67_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_67_8450;
$Lt_67_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_67_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_67_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z31X_inplacetranspose16_Tulong2T_XP6ulong2ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z31X_inplacetranspose16_Tulong2T_XP6ulong2ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_67_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__12;
ld.param.u64 %rd2, [__cudaparm__Z31X_inplacetranspose16_Tulong2T_XP6ulong2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z31X_inplacetranspose16_Tulong2T_XP6ulong2ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 16;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.u64 {%rd6,%rd7}, [%rd5+0];
cvt.s64.s32 %rd8, %r20;
cvt.s64.s32 %rd9, %r18;
mul.wide.s32 %rd10, %r20, 17;
add.u64 %rd11, %rd9, %rd10;
mul.lo.u64 %rd12, %rd11, 16;
add.u64 %rd13, %rd1, %rd12;
st.shared.u64 [%rd13+0], %rd6;
st.shared.u64 [%rd13+8], %rd7;
$Lt_67_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__12;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_67_9986;
ld.param.s32 %r4, [__cudaparm__Z31X_inplacetranspose16_Tulong2T_XP6ulong2ii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z31X_inplacetranspose16_Tulong2T_XP6ulong2ii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_67_10498;
mov.u64 %rd14, __cuda_local_var_23497_31_blockC__13;
ld.param.u64 %rd15, [__cudaparm__Z31X_inplacetranspose16_Tulong2T_XP6ulong2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z31X_inplacetranspose16_Tulong2T_XP6ulong2ii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd16, %r46;
mul.wide.s32 %rd17, %r46, 16;
add.u64 %rd18, %rd15, %rd17;
ld.global.v2.u64 {%rd19,%rd20}, [%rd18+0];
cvt.s64.s32 %rd8, %r20;
cvt.s64.s32 %rd21, %r18;
mul.wide.s32 %rd22, %r20, 17;
add.u64 %rd23, %rd21, %rd22;
mul.lo.u64 %rd24, %rd23, 16;
add.u64 %rd25, %rd14, %rd24;
st.shared.u64 [%rd25+0], %rd19;
st.shared.u64 [%rd25+8], %rd20;
$Lt_67_10498:
mov.u64 %rd14, __cuda_local_var_23497_31_blockC__13;
$Lt_67_9986:
mov.u64 %rd14, __cuda_local_var_23497_31_blockC__13;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_67_11010;
cvt.s64.s32 %rd8, %r20;
cvt.s64.s32 %rd26, %r18;
mul.wide.s32 %rd27, %r18, 17;
add.u64 %rd28, %rd8, %rd27;
mul.lo.u64 %rd29, %rd28, 16;
add.u64 %rd30, %rd29, %rd1;
ld.param.u64 %rd31, [__cudaparm__Z31X_inplacetranspose16_Tulong2T_XP6ulong2ii_inOut];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd32, %r54;
mul.wide.s32 %rd33, %r54, 16;
add.u64 %rd34, %rd31, %rd33;
ld.shared.u64 %rd35, [%rd30+0];
ld.shared.u64 %rd36, [%rd30+8];
st.global.v2.u64 [%rd34+0], {%rd35,%rd36};
$Lt_67_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_67_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_67_12034;
cvt.s64.s32 %rd8, %r20;
cvt.s64.s32 %rd37, %r18;
mul.wide.s32 %rd38, %r18, 17;
add.u64 %rd39, %rd8, %rd38;
mul.lo.u64 %rd40, %rd39, 16;
add.u64 %rd41, %rd40, %rd14;
ld.param.u64 %rd42, [__cudaparm__Z31X_inplacetranspose16_Tulong2T_XP6ulong2ii_inOut];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd43, %r63;
mul.wide.s32 %rd44, %r63, 16;
add.u64 %rd45, %rd42, %rd44;
ld.shared.u64 %rd46, [%rd41+0];
ld.shared.u64 %rd47, [%rd41+8];
st.global.v2.u64 [%rd45+0], {%rd46,%rd47};
$Lt_67_12034:
$Lt_67_11522:
$Lt_67_8962:
exit;
$LDWend__Z31X_inplacetranspose16_Tulong2T_XP6ulong2ii:
} 
.entry _Z36X_transpose16_Tunsigned_long_longT_XPyS_ii (
.param .u64 __cudaparm__Z36X_transpose16_Tunsigned_long_longT_XPyS_ii_out,
.param .u64 __cudaparm__Z36X_transpose16_Tunsigned_long_longT_XPyS_ii_in,
.param .s32 __cudaparm__Z36X_transpose16_Tunsigned_long_longT_XPyS_ii_numRowsIn,
.param .s32 __cudaparm__Z36X_transpose16_Tunsigned_long_longT_XPyS_ii_numRowsOut)
{
.reg .u32 %r<41>;
.reg .u64 %rd<25>;
.reg .pred %p<5>;
$LDWbegin__Z36X_transpose16_Tunsigned_long_longT_XPyS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z36X_transpose16_Tunsigned_long_longT_XPyS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z36X_transpose16_Tunsigned_long_longT_XPyS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_68_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_68_3074;
$Lt_68_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_68_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z36X_transpose16_Tunsigned_long_longT_XPyS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z36X_transpose16_Tunsigned_long_longT_XPyS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_68_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__11;
ld.param.u64 %rd2, [__cudaparm__Z36X_transpose16_Tunsigned_long_longT_XPyS_ii_in];
ld.param.s32 %r5, [__cudaparm__Z36X_transpose16_Tunsigned_long_longT_XPyS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.u64 %rd6, [%rd5+0];
cvt.s64.s32 %rd7, %r18;
cvt.s64.s32 %rd8, %r20;
mul.wide.s32 %rd9, %r20, 17;
add.u64 %rd10, %rd7, %rd9;
mul.lo.u64 %rd11, %rd10, 8;
add.u64 %rd12, %rd1, %rd11;
st.shared.u64 [%rd12+0], %rd6;
$Lt_68_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__11;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_68_4098;
cvt.s64.s32 %rd13, %r20;
cvt.s64.s32 %rd14, %r18;
mul.wide.s32 %rd15, %r18, 17;
add.u64 %rd16, %rd13, %rd15;
mul.lo.u64 %rd17, %rd16, 8;
add.u64 %rd18, %rd1, %rd17;
ld.shared.u64 %rd19, [%rd18+0];
ld.param.u64 %rd20, [__cudaparm__Z36X_transpose16_Tunsigned_long_longT_XPyS_ii_out];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd21, %r39;
mul.wide.s32 %rd22, %r39, 8;
add.u64 %rd23, %rd20, %rd22;
st.global.u64 [%rd23+0], %rd19;
$Lt_68_4098:
exit;
$LDWend__Z36X_transpose16_Tunsigned_long_longT_XPyS_ii:
} 
.entry _Z37X_ctranspose16_Tunsigned_long_longT_XPyS_ii (
.param .u64 __cudaparm__Z37X_ctranspose16_Tunsigned_long_longT_XPyS_ii_out,
.param .u64 __cudaparm__Z37X_ctranspose16_Tunsigned_long_longT_XPyS_ii_in,
.param .s32 __cudaparm__Z37X_ctranspose16_Tunsigned_long_longT_XPyS_ii_numRowsIn,
.param .s32 __cudaparm__Z37X_ctranspose16_Tunsigned_long_longT_XPyS_ii_numRowsOut)
{
.reg .u32 %r<41>;
.reg .u64 %rd<25>;
.reg .pred %p<5>;
$LDWbegin__Z37X_ctranspose16_Tunsigned_long_longT_XPyS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z37X_ctranspose16_Tunsigned_long_longT_XPyS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z37X_ctranspose16_Tunsigned_long_longT_XPyS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_69_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_69_3074;
$Lt_69_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_69_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z37X_ctranspose16_Tunsigned_long_longT_XPyS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z37X_ctranspose16_Tunsigned_long_longT_XPyS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_69_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__11;
ld.param.u64 %rd2, [__cudaparm__Z37X_ctranspose16_Tunsigned_long_longT_XPyS_ii_in];
ld.param.s32 %r5, [__cudaparm__Z37X_ctranspose16_Tunsigned_long_longT_XPyS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.u64 %rd6, [%rd5+0];
cvt.s64.s32 %rd7, %r18;
cvt.s64.s32 %rd8, %r20;
mul.wide.s32 %rd9, %r20, 17;
add.u64 %rd10, %rd7, %rd9;
mul.lo.u64 %rd11, %rd10, 8;
add.u64 %rd12, %rd1, %rd11;
st.shared.u64 [%rd12+0], %rd6;
$Lt_69_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__11;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_69_4098;
cvt.s64.s32 %rd13, %r20;
cvt.s64.s32 %rd14, %r18;
mul.wide.s32 %rd15, %r18, 17;
add.u64 %rd16, %rd13, %rd15;
mul.lo.u64 %rd17, %rd16, 8;
add.u64 %rd18, %rd1, %rd17;
ld.shared.u64 %rd19, [%rd18+0];
ld.param.u64 %rd20, [__cudaparm__Z37X_ctranspose16_Tunsigned_long_longT_XPyS_ii_out];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd21, %r39;
mul.wide.s32 %rd22, %r39, 8;
add.u64 %rd23, %rd20, %rd22;
st.global.u64 [%rd23+0], %rd19;
$Lt_69_4098:
exit;
$LDWend__Z37X_ctranspose16_Tunsigned_long_longT_XPyS_ii:
} 
.entry _Z43X_inplacetranspose16_Tunsigned_long_longT_XPyii (
.param .u64 __cudaparm__Z43X_inplacetranspose16_Tunsigned_long_longT_XPyii_inOut,
.param .s32 __cudaparm__Z43X_inplacetranspose16_Tunsigned_long_longT_XPyii_numRowsIn,
.param .s32 __cudaparm__Z43X_inplacetranspose16_Tunsigned_long_longT_XPyii_numRowsOut)
{
.reg .u32 %r<65>;
.reg .u64 %rd<48>;
.reg .pred %p<13>;
$LDWbegin__Z43X_inplacetranspose16_Tunsigned_long_longT_XPyii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z43X_inplacetranspose16_Tunsigned_long_longT_XPyii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z43X_inplacetranspose16_Tunsigned_long_longT_XPyii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_70_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_70_8450;
$Lt_70_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_70_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_70_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z43X_inplacetranspose16_Tunsigned_long_longT_XPyii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z43X_inplacetranspose16_Tunsigned_long_longT_XPyii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_70_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__9;
ld.param.u64 %rd2, [__cudaparm__Z43X_inplacetranspose16_Tunsigned_long_longT_XPyii_inOut];
ld.param.s32 %r5, [__cudaparm__Z43X_inplacetranspose16_Tunsigned_long_longT_XPyii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.u64 %rd6, [%rd5+0];
cvt.s64.s32 %rd7, %r18;
cvt.s64.s32 %rd8, %r20;
mul.wide.s32 %rd9, %r20, 17;
add.u64 %rd10, %rd7, %rd9;
mul.lo.u64 %rd11, %rd10, 8;
add.u64 %rd12, %rd1, %rd11;
st.shared.u64 [%rd12+0], %rd6;
$Lt_70_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__9;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_70_9986;
ld.param.s32 %r4, [__cudaparm__Z43X_inplacetranspose16_Tunsigned_long_longT_XPyii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z43X_inplacetranspose16_Tunsigned_long_longT_XPyii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_70_10498;
mov.u64 %rd13, __cuda_local_var_23497_31_blockC__10;
ld.param.u64 %rd14, [__cudaparm__Z43X_inplacetranspose16_Tunsigned_long_longT_XPyii_inOut];
ld.param.s32 %r5, [__cudaparm__Z43X_inplacetranspose16_Tunsigned_long_longT_XPyii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd15, %r46;
mul.wide.s32 %rd16, %r46, 8;
add.u64 %rd17, %rd14, %rd16;
ld.global.u64 %rd18, [%rd17+0];
cvt.s64.s32 %rd19, %r18;
cvt.s64.s32 %rd20, %r20;
mul.wide.s32 %rd21, %r20, 17;
add.u64 %rd22, %rd19, %rd21;
mul.lo.u64 %rd23, %rd22, 8;
add.u64 %rd24, %rd13, %rd23;
st.shared.u64 [%rd24+0], %rd18;
$Lt_70_10498:
mov.u64 %rd13, __cuda_local_var_23497_31_blockC__10;
$Lt_70_9986:
mov.u64 %rd13, __cuda_local_var_23497_31_blockC__10;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_70_11010;
cvt.s64.s32 %rd25, %r20;
cvt.s64.s32 %rd26, %r18;
mul.wide.s32 %rd27, %r18, 17;
add.u64 %rd28, %rd25, %rd27;
mul.lo.u64 %rd29, %rd28, 8;
add.u64 %rd30, %rd1, %rd29;
ld.shared.u64 %rd31, [%rd30+0];
ld.param.u64 %rd32, [__cudaparm__Z43X_inplacetranspose16_Tunsigned_long_longT_XPyii_inOut];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd33, %r54;
mul.wide.s32 %rd34, %r54, 8;
add.u64 %rd35, %rd32, %rd34;
st.global.u64 [%rd35+0], %rd31;
$Lt_70_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_70_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_70_12034;
cvt.s64.s32 %rd36, %r20;
cvt.s64.s32 %rd37, %r18;
mul.wide.s32 %rd38, %r18, 17;
add.u64 %rd39, %rd36, %rd38;
mul.lo.u64 %rd40, %rd39, 8;
add.u64 %rd41, %rd13, %rd40;
ld.shared.u64 %rd42, [%rd41+0];
ld.param.u64 %rd43, [__cudaparm__Z43X_inplacetranspose16_Tunsigned_long_longT_XPyii_inOut];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd44, %r63;
mul.wide.s32 %rd45, %r63, 8;
add.u64 %rd46, %rd43, %rd45;
st.global.u64 [%rd46+0], %rd42;
$Lt_70_12034:
$Lt_70_11522:
$Lt_70_8962:
exit;
$LDWend__Z43X_inplacetranspose16_Tunsigned_long_longT_XPyii:
} 
.entry _Z44X_inplacectranspose16_Tunsigned_long_longT_XPyii (
.param .u64 __cudaparm__Z44X_inplacectranspose16_Tunsigned_long_longT_XPyii_inOut,
.param .s32 __cudaparm__Z44X_inplacectranspose16_Tunsigned_long_longT_XPyii_numRowsIn,
.param .s32 __cudaparm__Z44X_inplacectranspose16_Tunsigned_long_longT_XPyii_numRowsOut)
{
.reg .u32 %r<65>;
.reg .u64 %rd<48>;
.reg .pred %p<13>;
$LDWbegin__Z44X_inplacectranspose16_Tunsigned_long_longT_XPyii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z44X_inplacectranspose16_Tunsigned_long_longT_XPyii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z44X_inplacectranspose16_Tunsigned_long_longT_XPyii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_71_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_71_8450;
$Lt_71_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_71_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_71_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z44X_inplacectranspose16_Tunsigned_long_longT_XPyii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z44X_inplacectranspose16_Tunsigned_long_longT_XPyii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_71_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__9;
ld.param.u64 %rd2, [__cudaparm__Z44X_inplacectranspose16_Tunsigned_long_longT_XPyii_inOut];
ld.param.s32 %r5, [__cudaparm__Z44X_inplacectranspose16_Tunsigned_long_longT_XPyii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 8;
add.u64 %rd5, %rd2, %rd4;
ld.global.u64 %rd6, [%rd5+0];
cvt.s64.s32 %rd7, %r18;
cvt.s64.s32 %rd8, %r20;
mul.wide.s32 %rd9, %r20, 17;
add.u64 %rd10, %rd7, %rd9;
mul.lo.u64 %rd11, %rd10, 8;
add.u64 %rd12, %rd1, %rd11;
st.shared.u64 [%rd12+0], %rd6;
$Lt_71_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__9;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_71_9986;
ld.param.s32 %r4, [__cudaparm__Z44X_inplacectranspose16_Tunsigned_long_longT_XPyii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z44X_inplacectranspose16_Tunsigned_long_longT_XPyii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_71_10498;
mov.u64 %rd13, __cuda_local_var_23497_31_blockC__10;
ld.param.u64 %rd14, [__cudaparm__Z44X_inplacectranspose16_Tunsigned_long_longT_XPyii_inOut];
ld.param.s32 %r5, [__cudaparm__Z44X_inplacectranspose16_Tunsigned_long_longT_XPyii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd15, %r46;
mul.wide.s32 %rd16, %r46, 8;
add.u64 %rd17, %rd14, %rd16;
ld.global.u64 %rd18, [%rd17+0];
cvt.s64.s32 %rd19, %r18;
cvt.s64.s32 %rd20, %r20;
mul.wide.s32 %rd21, %r20, 17;
add.u64 %rd22, %rd19, %rd21;
mul.lo.u64 %rd23, %rd22, 8;
add.u64 %rd24, %rd13, %rd23;
st.shared.u64 [%rd24+0], %rd18;
$Lt_71_10498:
mov.u64 %rd13, __cuda_local_var_23497_31_blockC__10;
$Lt_71_9986:
mov.u64 %rd13, __cuda_local_var_23497_31_blockC__10;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_71_11010;
cvt.s64.s32 %rd25, %r20;
cvt.s64.s32 %rd26, %r18;
mul.wide.s32 %rd27, %r18, 17;
add.u64 %rd28, %rd25, %rd27;
mul.lo.u64 %rd29, %rd28, 8;
add.u64 %rd30, %rd1, %rd29;
ld.shared.u64 %rd31, [%rd30+0];
ld.param.u64 %rd32, [__cudaparm__Z44X_inplacectranspose16_Tunsigned_long_longT_XPyii_inOut];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd33, %r54;
mul.wide.s32 %rd34, %r54, 8;
add.u64 %rd35, %rd32, %rd34;
st.global.u64 [%rd35+0], %rd31;
$Lt_71_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_71_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_71_12034;
cvt.s64.s32 %rd36, %r20;
cvt.s64.s32 %rd37, %r18;
mul.wide.s32 %rd38, %r18, 17;
add.u64 %rd39, %rd36, %rd38;
mul.lo.u64 %rd40, %rd39, 8;
add.u64 %rd41, %rd13, %rd40;
ld.shared.u64 %rd42, [%rd41+0];
ld.param.u64 %rd43, [__cudaparm__Z44X_inplacectranspose16_Tunsigned_long_longT_XPyii_inOut];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd44, %r63;
mul.wide.s32 %rd45, %r63, 8;
add.u64 %rd46, %rd43, %rd45;
st.global.u64 [%rd46+0], %rd42;
$Lt_71_12034:
$Lt_71_11522:
$Lt_71_8962:
exit;
$LDWend__Z44X_inplacectranspose16_Tunsigned_long_longT_XPyii:
} 
.entry _Z28X_transpose16_Tulonglong2T_XP10ulonglong2S0_ii (
.param .u64 __cudaparm__Z28X_transpose16_Tulonglong2T_XP10ulonglong2S0_ii_out,
.param .u64 __cudaparm__Z28X_transpose16_Tulonglong2T_XP10ulonglong2S0_ii_in,
.param .s32 __cudaparm__Z28X_transpose16_Tulonglong2T_XP10ulonglong2S0_ii_numRowsIn,
.param .s32 __cudaparm__Z28X_transpose16_Tulonglong2T_XP10ulonglong2S0_ii_numRowsOut)
{
.reg .u32 %r<41>;
.reg .u64 %rd<27>;
.reg .pred %p<5>;
$LDWbegin__Z28X_transpose16_Tulonglong2T_XP10ulonglong2S0_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z28X_transpose16_Tulonglong2T_XP10ulonglong2S0_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z28X_transpose16_Tulonglong2T_XP10ulonglong2S0_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_72_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_72_3074;
$Lt_72_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_72_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z28X_transpose16_Tulonglong2T_XP10ulonglong2S0_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z28X_transpose16_Tulonglong2T_XP10ulonglong2S0_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_72_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__8;
ld.param.u64 %rd2, [__cudaparm__Z28X_transpose16_Tulonglong2T_XP10ulonglong2S0_ii_in];
ld.param.s32 %r5, [__cudaparm__Z28X_transpose16_Tulonglong2T_XP10ulonglong2S0_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 16;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.u64 {%rd6,%rd7}, [%rd5+0];
cvt.s64.s32 %rd8, %r20;
cvt.s64.s32 %rd9, %r18;
mul.wide.s32 %rd10, %r20, 17;
add.u64 %rd11, %rd9, %rd10;
mul.lo.u64 %rd12, %rd11, 16;
add.u64 %rd13, %rd1, %rd12;
st.shared.u64 [%rd13+0], %rd6;
st.shared.u64 [%rd13+8], %rd7;
$Lt_72_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__8;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_72_4098;
cvt.s64.s32 %rd14, %r20;
cvt.s64.s32 %rd15, %r18;
mul.wide.s32 %rd16, %r18, 17;
add.u64 %rd17, %rd14, %rd16;
mul.lo.u64 %rd18, %rd17, 16;
add.u64 %rd19, %rd1, %rd18;
ld.param.u64 %rd20, [__cudaparm__Z28X_transpose16_Tulonglong2T_XP10ulonglong2S0_ii_out];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd21, %r39;
mul.wide.s32 %rd22, %r39, 16;
add.u64 %rd23, %rd20, %rd22;
ld.shared.u64 %rd24, [%rd19+0];
ld.shared.u64 %rd25, [%rd19+8];
st.global.v2.u64 [%rd23+0], {%rd24,%rd25};
$Lt_72_4098:
exit;
$LDWend__Z28X_transpose16_Tulonglong2T_XP10ulonglong2S0_ii:
} 
.entry _Z35X_inplacetranspose16_Tulonglong2T_XP10ulonglong2ii (
.param .u64 __cudaparm__Z35X_inplacetranspose16_Tulonglong2T_XP10ulonglong2ii_inOut,
.param .s32 __cudaparm__Z35X_inplacetranspose16_Tulonglong2T_XP10ulonglong2ii_numRowsIn,
.param .s32 __cudaparm__Z35X_inplacetranspose16_Tulonglong2T_XP10ulonglong2ii_numRowsOut)
{
.reg .u32 %r<65>;
.reg .u64 %rd<49>;
.reg .pred %p<13>;
$LDWbegin__Z35X_inplacetranspose16_Tulonglong2T_XP10ulonglong2ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z35X_inplacetranspose16_Tulonglong2T_XP10ulonglong2ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z35X_inplacetranspose16_Tulonglong2T_XP10ulonglong2ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_73_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_73_8450;
$Lt_73_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_73_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_73_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z35X_inplacetranspose16_Tulonglong2T_XP10ulonglong2ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z35X_inplacetranspose16_Tulonglong2T_XP10ulonglong2ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_73_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__6;
ld.param.u64 %rd2, [__cudaparm__Z35X_inplacetranspose16_Tulonglong2T_XP10ulonglong2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z35X_inplacetranspose16_Tulonglong2T_XP10ulonglong2ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 16;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.u64 {%rd6,%rd7}, [%rd5+0];
cvt.s64.s32 %rd8, %r20;
cvt.s64.s32 %rd9, %r18;
mul.wide.s32 %rd10, %r20, 17;
add.u64 %rd11, %rd9, %rd10;
mul.lo.u64 %rd12, %rd11, 16;
add.u64 %rd13, %rd1, %rd12;
st.shared.u64 [%rd13+0], %rd6;
st.shared.u64 [%rd13+8], %rd7;
$Lt_73_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__6;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_73_9986;
ld.param.s32 %r4, [__cudaparm__Z35X_inplacetranspose16_Tulonglong2T_XP10ulonglong2ii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z35X_inplacetranspose16_Tulonglong2T_XP10ulonglong2ii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_73_10498;
mov.u64 %rd14, __cuda_local_var_23497_31_blockC__7;
ld.param.u64 %rd15, [__cudaparm__Z35X_inplacetranspose16_Tulonglong2T_XP10ulonglong2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z35X_inplacetranspose16_Tulonglong2T_XP10ulonglong2ii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd16, %r46;
mul.wide.s32 %rd17, %r46, 16;
add.u64 %rd18, %rd15, %rd17;
ld.global.v2.u64 {%rd19,%rd20}, [%rd18+0];
cvt.s64.s32 %rd8, %r20;
cvt.s64.s32 %rd21, %r18;
mul.wide.s32 %rd22, %r20, 17;
add.u64 %rd23, %rd21, %rd22;
mul.lo.u64 %rd24, %rd23, 16;
add.u64 %rd25, %rd14, %rd24;
st.shared.u64 [%rd25+0], %rd19;
st.shared.u64 [%rd25+8], %rd20;
$Lt_73_10498:
mov.u64 %rd14, __cuda_local_var_23497_31_blockC__7;
$Lt_73_9986:
mov.u64 %rd14, __cuda_local_var_23497_31_blockC__7;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_73_11010;
cvt.s64.s32 %rd8, %r20;
cvt.s64.s32 %rd26, %r18;
mul.wide.s32 %rd27, %r18, 17;
add.u64 %rd28, %rd8, %rd27;
mul.lo.u64 %rd29, %rd28, 16;
add.u64 %rd30, %rd29, %rd1;
ld.param.u64 %rd31, [__cudaparm__Z35X_inplacetranspose16_Tulonglong2T_XP10ulonglong2ii_inOut];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd32, %r54;
mul.wide.s32 %rd33, %r54, 16;
add.u64 %rd34, %rd31, %rd33;
ld.shared.u64 %rd35, [%rd30+0];
ld.shared.u64 %rd36, [%rd30+8];
st.global.v2.u64 [%rd34+0], {%rd35,%rd36};
$Lt_73_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_73_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_73_12034;
cvt.s64.s32 %rd8, %r20;
cvt.s64.s32 %rd37, %r18;
mul.wide.s32 %rd38, %r18, 17;
add.u64 %rd39, %rd8, %rd38;
mul.lo.u64 %rd40, %rd39, 16;
add.u64 %rd41, %rd40, %rd14;
ld.param.u64 %rd42, [__cudaparm__Z35X_inplacetranspose16_Tulonglong2T_XP10ulonglong2ii_inOut];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd43, %r63;
mul.wide.s32 %rd44, %r63, 16;
add.u64 %rd45, %rd42, %rd44;
ld.shared.u64 %rd46, [%rd41+0];
ld.shared.u64 %rd47, [%rd41+8];
st.global.v2.u64 [%rd45+0], {%rd46,%rd47};
$Lt_73_12034:
$Lt_73_11522:
$Lt_73_8962:
exit;
$LDWend__Z35X_inplacetranspose16_Tulonglong2T_XP10ulonglong2ii:
} 
.entry _Z32X_transpose16_Tunsigned_shortT_XPtS_ii (
.param .u64 __cudaparm__Z32X_transpose16_Tunsigned_shortT_XPtS_ii_out,
.param .u64 __cudaparm__Z32X_transpose16_Tunsigned_shortT_XPtS_ii_in,
.param .s32 __cudaparm__Z32X_transpose16_Tunsigned_shortT_XPtS_ii_numRowsIn,
.param .s32 __cudaparm__Z32X_transpose16_Tunsigned_shortT_XPtS_ii_numRowsOut)
{
.reg .u16 %rh<4>;
.reg .u32 %r<41>;
.reg .u64 %rd<23>;
.reg .pred %p<5>;
$LDWbegin__Z32X_transpose16_Tunsigned_shortT_XPtS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z32X_transpose16_Tunsigned_shortT_XPtS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z32X_transpose16_Tunsigned_shortT_XPtS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_74_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_74_3074;
$Lt_74_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_74_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z32X_transpose16_Tunsigned_shortT_XPtS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z32X_transpose16_Tunsigned_shortT_XPtS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_74_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__5;
ld.param.u64 %rd2, [__cudaparm__Z32X_transpose16_Tunsigned_shortT_XPtS_ii_in];
ld.param.s32 %r5, [__cudaparm__Z32X_transpose16_Tunsigned_shortT_XPtS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 2;
add.u64 %rd5, %rd2, %rd4;
ld.global.u16 %rh1, [%rd5+0];
cvt.s64.s32 %rd6, %r18;
cvt.s64.s32 %rd7, %r20;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd6, %rd8;
mul.lo.u64 %rd10, %rd9, 2;
add.u64 %rd11, %rd1, %rd10;
st.shared.u16 [%rd11+0], %rh1;
$Lt_74_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__5;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_74_4098;
cvt.s64.s32 %rd12, %r20;
cvt.s64.s32 %rd13, %r18;
mul.wide.s32 %rd14, %r18, 17;
add.u64 %rd15, %rd12, %rd14;
mul.lo.u64 %rd16, %rd15, 2;
add.u64 %rd17, %rd1, %rd16;
ld.shared.u16 %rh2, [%rd17+0];
ld.param.u64 %rd18, [__cudaparm__Z32X_transpose16_Tunsigned_shortT_XPtS_ii_out];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd19, %r39;
mul.wide.s32 %rd20, %r39, 2;
add.u64 %rd21, %rd18, %rd20;
st.global.u16 [%rd21+0], %rh2;
$Lt_74_4098:
exit;
$LDWend__Z32X_transpose16_Tunsigned_shortT_XPtS_ii:
} 
.entry _Z33X_ctranspose16_Tunsigned_shortT_XPtS_ii (
.param .u64 __cudaparm__Z33X_ctranspose16_Tunsigned_shortT_XPtS_ii_out,
.param .u64 __cudaparm__Z33X_ctranspose16_Tunsigned_shortT_XPtS_ii_in,
.param .s32 __cudaparm__Z33X_ctranspose16_Tunsigned_shortT_XPtS_ii_numRowsIn,
.param .s32 __cudaparm__Z33X_ctranspose16_Tunsigned_shortT_XPtS_ii_numRowsOut)
{
.reg .u16 %rh<4>;
.reg .u32 %r<41>;
.reg .u64 %rd<23>;
.reg .pred %p<5>;
$LDWbegin__Z33X_ctranspose16_Tunsigned_shortT_XPtS_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z33X_ctranspose16_Tunsigned_shortT_XPtS_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z33X_ctranspose16_Tunsigned_shortT_XPtS_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_75_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_75_3074;
$Lt_75_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_75_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z33X_ctranspose16_Tunsigned_shortT_XPtS_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z33X_ctranspose16_Tunsigned_shortT_XPtS_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_75_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__5;
ld.param.u64 %rd2, [__cudaparm__Z33X_ctranspose16_Tunsigned_shortT_XPtS_ii_in];
ld.param.s32 %r5, [__cudaparm__Z33X_ctranspose16_Tunsigned_shortT_XPtS_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 2;
add.u64 %rd5, %rd2, %rd4;
ld.global.u16 %rh1, [%rd5+0];
cvt.s64.s32 %rd6, %r18;
cvt.s64.s32 %rd7, %r20;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd6, %rd8;
mul.lo.u64 %rd10, %rd9, 2;
add.u64 %rd11, %rd1, %rd10;
st.shared.u16 [%rd11+0], %rh1;
$Lt_75_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__5;
bar.sync 0;
add.u32 %r30, %r20, %r16;
add.u32 %r31, %r18, %r17;
set.gt.u32.s32 %r32, %r4, %r31;
neg.s32 %r33, %r32;
set.gt.u32.s32 %r34, %r5, %r30;
neg.s32 %r35, %r34;
and.b32 %r36, %r33, %r35;
mov.u32 %r37, 0;
setp.eq.s32 %p3, %r36, %r37;
@%p3 bra $Lt_75_4098;
cvt.s64.s32 %rd12, %r20;
cvt.s64.s32 %rd13, %r18;
mul.wide.s32 %rd14, %r18, 17;
add.u64 %rd15, %rd12, %rd14;
mul.lo.u64 %rd16, %rd15, 2;
add.u64 %rd17, %rd1, %rd16;
ld.shared.u16 %rh2, [%rd17+0];
ld.param.u64 %rd18, [__cudaparm__Z33X_ctranspose16_Tunsigned_shortT_XPtS_ii_out];
mul.lo.s32 %r38, %r4, %r30;
add.s32 %r39, %r31, %r38;
cvt.s64.s32 %rd19, %r39;
mul.wide.s32 %rd20, %r39, 2;
add.u64 %rd21, %rd18, %rd20;
st.global.u16 [%rd21+0], %rh2;
$Lt_75_4098:
exit;
$LDWend__Z33X_ctranspose16_Tunsigned_shortT_XPtS_ii:
} 
.entry _Z39X_inplacetranspose16_Tunsigned_shortT_XPtii (
.param .u64 __cudaparm__Z39X_inplacetranspose16_Tunsigned_shortT_XPtii_inOut,
.param .s32 __cudaparm__Z39X_inplacetranspose16_Tunsigned_shortT_XPtii_numRowsIn,
.param .s32 __cudaparm__Z39X_inplacetranspose16_Tunsigned_shortT_XPtii_numRowsOut)
{
.reg .u16 %rh<6>;
.reg .u32 %r<65>;
.reg .u64 %rd<44>;
.reg .pred %p<13>;
$LDWbegin__Z39X_inplacetranspose16_Tunsigned_shortT_XPtii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z39X_inplacetranspose16_Tunsigned_shortT_XPtii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z39X_inplacetranspose16_Tunsigned_shortT_XPtii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_76_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_76_8450;
$Lt_76_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_76_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_76_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z39X_inplacetranspose16_Tunsigned_shortT_XPtii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z39X_inplacetranspose16_Tunsigned_shortT_XPtii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_76_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__3;
ld.param.u64 %rd2, [__cudaparm__Z39X_inplacetranspose16_Tunsigned_shortT_XPtii_inOut];
ld.param.s32 %r5, [__cudaparm__Z39X_inplacetranspose16_Tunsigned_shortT_XPtii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 2;
add.u64 %rd5, %rd2, %rd4;
ld.global.u16 %rh1, [%rd5+0];
cvt.s64.s32 %rd6, %r18;
cvt.s64.s32 %rd7, %r20;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd6, %rd8;
mul.lo.u64 %rd10, %rd9, 2;
add.u64 %rd11, %rd1, %rd10;
st.shared.u16 [%rd11+0], %rh1;
$Lt_76_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__3;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_76_9986;
ld.param.s32 %r4, [__cudaparm__Z39X_inplacetranspose16_Tunsigned_shortT_XPtii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z39X_inplacetranspose16_Tunsigned_shortT_XPtii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_76_10498;
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__4;
ld.param.u64 %rd13, [__cudaparm__Z39X_inplacetranspose16_Tunsigned_shortT_XPtii_inOut];
ld.param.s32 %r5, [__cudaparm__Z39X_inplacetranspose16_Tunsigned_shortT_XPtii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd14, %r46;
mul.wide.s32 %rd15, %r46, 2;
add.u64 %rd16, %rd13, %rd15;
ld.global.u16 %rh2, [%rd16+0];
cvt.s64.s32 %rd17, %r18;
cvt.s64.s32 %rd18, %r20;
mul.wide.s32 %rd19, %r20, 17;
add.u64 %rd20, %rd17, %rd19;
mul.lo.u64 %rd21, %rd20, 2;
add.u64 %rd22, %rd12, %rd21;
st.shared.u16 [%rd22+0], %rh2;
$Lt_76_10498:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__4;
$Lt_76_9986:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__4;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_76_11010;
cvt.s64.s32 %rd23, %r20;
cvt.s64.s32 %rd24, %r18;
mul.wide.s32 %rd25, %r18, 17;
add.u64 %rd26, %rd23, %rd25;
mul.lo.u64 %rd27, %rd26, 2;
add.u64 %rd28, %rd1, %rd27;
ld.shared.u16 %rh3, [%rd28+0];
ld.param.u64 %rd29, [__cudaparm__Z39X_inplacetranspose16_Tunsigned_shortT_XPtii_inOut];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd30, %r54;
mul.wide.s32 %rd31, %r54, 2;
add.u64 %rd32, %rd29, %rd31;
st.global.u16 [%rd32+0], %rh3;
$Lt_76_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_76_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_76_12034;
cvt.s64.s32 %rd33, %r20;
cvt.s64.s32 %rd34, %r18;
mul.wide.s32 %rd35, %r18, 17;
add.u64 %rd36, %rd33, %rd35;
mul.lo.u64 %rd37, %rd36, 2;
add.u64 %rd38, %rd12, %rd37;
ld.shared.u16 %rh4, [%rd38+0];
ld.param.u64 %rd39, [__cudaparm__Z39X_inplacetranspose16_Tunsigned_shortT_XPtii_inOut];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd40, %r63;
mul.wide.s32 %rd41, %r63, 2;
add.u64 %rd42, %rd39, %rd41;
st.global.u16 [%rd42+0], %rh4;
$Lt_76_12034:
$Lt_76_11522:
$Lt_76_8962:
exit;
$LDWend__Z39X_inplacetranspose16_Tunsigned_shortT_XPtii:
} 
.entry _Z40X_inplacectranspose16_Tunsigned_shortT_XPtii (
.param .u64 __cudaparm__Z40X_inplacectranspose16_Tunsigned_shortT_XPtii_inOut,
.param .s32 __cudaparm__Z40X_inplacectranspose16_Tunsigned_shortT_XPtii_numRowsIn,
.param .s32 __cudaparm__Z40X_inplacectranspose16_Tunsigned_shortT_XPtii_numRowsOut)
{
.reg .u16 %rh<6>;
.reg .u32 %r<65>;
.reg .u64 %rd<44>;
.reg .pred %p<13>;
$LDWbegin__Z40X_inplacectranspose16_Tunsigned_shortT_XPtii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z40X_inplacectranspose16_Tunsigned_shortT_XPtii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z40X_inplacectranspose16_Tunsigned_shortT_XPtii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_77_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_77_8450;
$Lt_77_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_77_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_77_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z40X_inplacectranspose16_Tunsigned_shortT_XPtii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z40X_inplacectranspose16_Tunsigned_shortT_XPtii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_77_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__3;
ld.param.u64 %rd2, [__cudaparm__Z40X_inplacectranspose16_Tunsigned_shortT_XPtii_inOut];
ld.param.s32 %r5, [__cudaparm__Z40X_inplacectranspose16_Tunsigned_shortT_XPtii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 2;
add.u64 %rd5, %rd2, %rd4;
ld.global.u16 %rh1, [%rd5+0];
cvt.s64.s32 %rd6, %r18;
cvt.s64.s32 %rd7, %r20;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd6, %rd8;
mul.lo.u64 %rd10, %rd9, 2;
add.u64 %rd11, %rd1, %rd10;
st.shared.u16 [%rd11+0], %rh1;
$Lt_77_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__3;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r30, %nctaid.y;
setp.gt.u32 %p6, %r30, %r8;
add.u32 %r31, %r20, %r16;
add.u32 %r32, %r18, %r17;
selp.s32 %r33, 1, 0, %p4;
selp.s32 %r34, 1, 0, %p5;
selp.s32 %r35, 1, 0, %p6;
and.b32 %r36, %r34, %r35;
and.b32 %r37, %r33, %r36;
mov.u32 %r38, 0;
setp.eq.s32 %p7, %r37, %r38;
@%p7 bra $Lt_77_9986;
ld.param.s32 %r4, [__cudaparm__Z40X_inplacectranspose16_Tunsigned_shortT_XPtii_numRowsOut];
set.gt.u32.s32 %r39, %r4, %r31;
neg.s32 %r40, %r39;
ld.param.s32 %r5, [__cudaparm__Z40X_inplacectranspose16_Tunsigned_shortT_XPtii_numRowsIn];
set.gt.u32.s32 %r41, %r5, %r32;
neg.s32 %r42, %r41;
and.b32 %r43, %r40, %r42;
mov.u32 %r44, 0;
setp.eq.s32 %p8, %r43, %r44;
@%p8 bra $Lt_77_10498;
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__4;
ld.param.u64 %rd13, [__cudaparm__Z40X_inplacectranspose16_Tunsigned_shortT_XPtii_inOut];
ld.param.s32 %r5, [__cudaparm__Z40X_inplacectranspose16_Tunsigned_shortT_XPtii_numRowsIn];
mul.lo.s32 %r45, %r5, %r31;
add.s32 %r46, %r32, %r45;
cvt.s64.s32 %rd14, %r46;
mul.wide.s32 %rd15, %r46, 2;
add.u64 %rd16, %rd13, %rd15;
ld.global.u16 %rh2, [%rd16+0];
cvt.s64.s32 %rd17, %r18;
cvt.s64.s32 %rd18, %r20;
mul.wide.s32 %rd19, %r20, 17;
add.u64 %rd20, %rd17, %rd19;
mul.lo.u64 %rd21, %rd20, 2;
add.u64 %rd22, %rd12, %rd21;
st.shared.u16 [%rd22+0], %rh2;
$Lt_77_10498:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__4;
$Lt_77_9986:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__4;
bar.sync 0;
set.gt.u32.s32 %r47, %r4, %r32;
neg.s32 %r48, %r47;
set.gt.u32.s32 %r49, %r5, %r31;
neg.s32 %r50, %r49;
and.b32 %r51, %r48, %r50;
mov.u32 %r52, 0;
setp.eq.s32 %p9, %r51, %r52;
@%p9 bra $Lt_77_11010;
cvt.s64.s32 %rd23, %r20;
cvt.s64.s32 %rd24, %r18;
mul.wide.s32 %rd25, %r18, 17;
add.u64 %rd26, %rd23, %rd25;
mul.lo.u64 %rd27, %rd26, 2;
add.u64 %rd28, %rd1, %rd27;
ld.shared.u16 %rh3, [%rd28+0];
ld.param.u64 %rd29, [__cudaparm__Z40X_inplacectranspose16_Tunsigned_shortT_XPtii_inOut];
mul.lo.s32 %r53, %r4, %r31;
add.s32 %r54, %r32, %r53;
cvt.s64.s32 %rd30, %r54;
mul.wide.s32 %rd31, %r54, 2;
add.u64 %rd32, %rd29, %rd31;
st.global.u16 [%rd32+0], %rh3;
$Lt_77_11010:
mov.u32 %r55, 0;
setp.eq.s32 %p10, %r37, %r55;
@%p10 bra $Lt_77_11522;
set.gt.u32.s32 %r56, %r4, %r19;
neg.s32 %r57, %r56;
set.gt.u32.s32 %r58, %r5, %r21;
neg.s32 %r59, %r58;
and.b32 %r60, %r57, %r59;
mov.u32 %r61, 0;
setp.eq.s32 %p11, %r60, %r61;
@%p11 bra $Lt_77_12034;
cvt.s64.s32 %rd33, %r20;
cvt.s64.s32 %rd34, %r18;
mul.wide.s32 %rd35, %r18, 17;
add.u64 %rd36, %rd33, %rd35;
mul.lo.u64 %rd37, %rd36, 2;
add.u64 %rd38, %rd12, %rd37;
ld.shared.u16 %rh4, [%rd38+0];
ld.param.u64 %rd39, [__cudaparm__Z40X_inplacectranspose16_Tunsigned_shortT_XPtii_inOut];
mul.lo.s32 %r62, %r4, %r21;
add.s32 %r63, %r19, %r62;
cvt.s64.s32 %rd40, %r63;
mul.wide.s32 %rd41, %r63, 2;
add.u64 %rd42, %rd39, %rd41;
st.global.u16 [%rd42+0], %rh4;
$Lt_77_12034:
$Lt_77_11522:
$Lt_77_8962:
exit;
$LDWend__Z40X_inplacectranspose16_Tunsigned_shortT_XPtii:
} 
.entry _Z25X_transpose16_Tushort2T_XP7ushort2S0_ii (
.param .u64 __cudaparm__Z25X_transpose16_Tushort2T_XP7ushort2S0_ii_out,
.param .u64 __cudaparm__Z25X_transpose16_Tushort2T_XP7ushort2S0_ii_in,
.param .s32 __cudaparm__Z25X_transpose16_Tushort2T_XP7ushort2S0_ii_numRowsIn,
.param .s32 __cudaparm__Z25X_transpose16_Tushort2T_XP7ushort2S0_ii_numRowsOut)
{
.reg .u32 %r<45>;
.reg .u64 %rd<23>;
.reg .pred %p<5>;
$LDWbegin__Z25X_transpose16_Tushort2T_XP7ushort2S0_ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z25X_transpose16_Tushort2T_XP7ushort2S0_ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z25X_transpose16_Tushort2T_XP7ushort2S0_ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_78_3330;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_78_3074;
$Lt_78_3330:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_78_3074:
cvt.u32.u16 %r15, %ntid.x;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z25X_transpose16_Tushort2T_XP7ushort2S0_ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z25X_transpose16_Tushort2T_XP7ushort2S0_ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p2, %r26, %r27;
@%p2 bra $Lt_78_3586;
mov.u64 %rd1, __cuda_local_var_23445_32_block__2;
ld.param.u64 %rd2, [__cudaparm__Z25X_transpose16_Tushort2T_XP7ushort2S0_ii_in];
ld.param.s32 %r5, [__cudaparm__Z25X_transpose16_Tushort2T_XP7ushort2S0_ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 4;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.u16 {%r30,%r31}, [%rd5+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd7, %r18;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd7, %rd8;
mul.lo.u64 %rd10, %rd9, 4;
add.u64 %rd11, %rd1, %rd10;
st.shared.u16 [%rd11+0], %r30;
st.shared.u16 [%rd11+2], %r31;
$Lt_78_3586:
mov.u64 %rd1, __cuda_local_var_23445_32_block__2;
bar.sync 0;
add.u32 %r32, %r20, %r16;
add.u32 %r33, %r18, %r17;
set.gt.u32.s32 %r34, %r4, %r33;
neg.s32 %r35, %r34;
set.gt.u32.s32 %r36, %r5, %r32;
neg.s32 %r37, %r36;
and.b32 %r38, %r35, %r37;
mov.u32 %r39, 0;
setp.eq.s32 %p3, %r38, %r39;
@%p3 bra $Lt_78_4098;
cvt.s64.s32 %rd12, %r20;
cvt.s64.s32 %rd13, %r18;
mul.wide.s32 %rd14, %r18, 17;
add.u64 %rd15, %rd12, %rd14;
mul.lo.u64 %rd16, %rd15, 4;
add.u64 %rd17, %rd1, %rd16;
ld.param.u64 %rd18, [__cudaparm__Z25X_transpose16_Tushort2T_XP7ushort2S0_ii_out];
mul.lo.s32 %r40, %r4, %r32;
add.s32 %r41, %r33, %r40;
cvt.s64.s32 %rd19, %r41;
mul.wide.s32 %rd20, %r41, 4;
add.u64 %rd21, %rd18, %rd20;
ld.shared.u16 %r42, [%rd17+0];
ld.shared.u16 %r43, [%rd17+2];
st.global.v2.u16 [%rd21+0], {%r42,%r43};
$Lt_78_4098:
exit;
$LDWend__Z25X_transpose16_Tushort2T_XP7ushort2S0_ii:
} 
.entry _Z32X_inplacetranspose16_Tushort2T_XP7ushort2ii (
.param .u64 __cudaparm__Z32X_inplacetranspose16_Tushort2T_XP7ushort2ii_inOut,
.param .s32 __cudaparm__Z32X_inplacetranspose16_Tushort2T_XP7ushort2ii_numRowsIn,
.param .s32 __cudaparm__Z32X_inplacetranspose16_Tushort2T_XP7ushort2ii_numRowsOut)
{
.reg .u32 %r<73>;
.reg .u64 %rd<41>;
.reg .pred %p<13>;
$LDWbegin__Z32X_inplacetranspose16_Tushort2T_XP7ushort2ii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z32X_inplacetranspose16_Tushort2T_XP7ushort2ii_numRowsOut];
ld.param.s32 %r5, [__cudaparm__Z32X_inplacetranspose16_Tushort2T_XP7ushort2ii_numRowsIn];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_79_8706;
mov.s32 %r6, %r1;
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_79_8450;
$Lt_79_8706:
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_79_8450:
setp.gt.s32 %p2, %r6, %r8;
@%p2 bra $Lt_79_8962;
cvt.u32.u16 %r15, %ntid.y;
mul.lo.u32 %r16, %r8, %r15;
mul.lo.u32 %r17, %r6, %r15;
cvt.s32.u16 %r18, %tid.x;
add.u32 %r19, %r18, %r16;
cvt.s32.u16 %r20, %tid.y;
add.u32 %r21, %r20, %r17;
ld.param.s32 %r4, [__cudaparm__Z32X_inplacetranspose16_Tushort2T_XP7ushort2ii_numRowsOut];
set.gt.u32.s32 %r22, %r4, %r21;
neg.s32 %r23, %r22;
ld.param.s32 %r5, [__cudaparm__Z32X_inplacetranspose16_Tushort2T_XP7ushort2ii_numRowsIn];
set.gt.u32.s32 %r24, %r5, %r19;
neg.s32 %r25, %r24;
and.b32 %r26, %r23, %r25;
mov.u32 %r27, 0;
setp.eq.s32 %p3, %r26, %r27;
@%p3 bra $Lt_79_9474;
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__0;
ld.param.u64 %rd2, [__cudaparm__Z32X_inplacetranspose16_Tushort2T_XP7ushort2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z32X_inplacetranspose16_Tushort2T_XP7ushort2ii_numRowsIn];
mul.lo.s32 %r28, %r5, %r21;
add.s32 %r29, %r19, %r28;
cvt.s64.s32 %rd3, %r29;
mul.wide.s32 %rd4, %r29, 4;
add.u64 %rd5, %rd2, %rd4;
ld.global.v2.u16 {%r30,%r31}, [%rd5+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd7, %r18;
mul.wide.s32 %rd8, %r20, 17;
add.u64 %rd9, %rd7, %rd8;
mul.lo.u64 %rd10, %rd9, 4;
add.u64 %rd11, %rd1, %rd10;
st.shared.u16 [%rd11+0], %r30;
st.shared.u16 [%rd11+2], %r31;
$Lt_79_9474:
mov.u64 %rd1, __cuda_local_var_23496_31_blockB__0;
setp.ne.s32 %p4, %r6, %r8;
setp.lt.u32 %p5, %r6, %r3;
cvt.u32.u16 %r32, %nctaid.y;
setp.gt.u32 %p6, %r32, %r8;
add.u32 %r33, %r20, %r16;
add.u32 %r34, %r18, %r17;
selp.s32 %r35, 1, 0, %p4;
selp.s32 %r36, 1, 0, %p5;
selp.s32 %r37, 1, 0, %p6;
and.b32 %r38, %r36, %r37;
and.b32 %r39, %r35, %r38;
mov.u32 %r40, 0;
setp.eq.s32 %p7, %r39, %r40;
@%p7 bra $Lt_79_9986;
ld.param.s32 %r4, [__cudaparm__Z32X_inplacetranspose16_Tushort2T_XP7ushort2ii_numRowsOut];
set.gt.u32.s32 %r41, %r4, %r33;
neg.s32 %r42, %r41;
ld.param.s32 %r5, [__cudaparm__Z32X_inplacetranspose16_Tushort2T_XP7ushort2ii_numRowsIn];
set.gt.u32.s32 %r43, %r5, %r34;
neg.s32 %r44, %r43;
and.b32 %r45, %r42, %r44;
mov.u32 %r46, 0;
setp.eq.s32 %p8, %r45, %r46;
@%p8 bra $Lt_79_10498;
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__1;
ld.param.u64 %rd13, [__cudaparm__Z32X_inplacetranspose16_Tushort2T_XP7ushort2ii_inOut];
ld.param.s32 %r5, [__cudaparm__Z32X_inplacetranspose16_Tushort2T_XP7ushort2ii_numRowsIn];
mul.lo.s32 %r47, %r5, %r33;
add.s32 %r48, %r34, %r47;
cvt.s64.s32 %rd14, %r48;
mul.wide.s32 %rd15, %r48, 4;
add.u64 %rd16, %rd13, %rd15;
ld.global.v2.u16 {%r49,%r50}, [%rd16+0];
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd17, %r18;
mul.wide.s32 %rd18, %r20, 17;
add.u64 %rd19, %rd17, %rd18;
mul.lo.u64 %rd20, %rd19, 4;
add.u64 %rd21, %rd12, %rd20;
st.shared.u16 [%rd21+0], %r49;
st.shared.u16 [%rd21+2], %r50;
$Lt_79_10498:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__1;
$Lt_79_9986:
mov.u64 %rd12, __cuda_local_var_23497_31_blockC__1;
bar.sync 0;
set.gt.u32.s32 %r51, %r4, %r34;
neg.s32 %r52, %r51;
set.gt.u32.s32 %r53, %r5, %r33;
neg.s32 %r54, %r53;
and.b32 %r55, %r52, %r54;
mov.u32 %r56, 0;
setp.eq.s32 %p9, %r55, %r56;
@%p9 bra $Lt_79_11010;
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd22, %r18;
mul.wide.s32 %rd23, %r18, 17;
add.u64 %rd24, %rd6, %rd23;
mul.lo.u64 %rd25, %rd24, 4;
add.u64 %rd26, %rd25, %rd1;
ld.param.u64 %rd27, [__cudaparm__Z32X_inplacetranspose16_Tushort2T_XP7ushort2ii_inOut];
mul.lo.s32 %r57, %r4, %r33;
add.s32 %r58, %r34, %r57;
cvt.s64.s32 %rd28, %r58;
mul.wide.s32 %rd29, %r58, 4;
add.u64 %rd30, %rd27, %rd29;
ld.shared.u16 %r59, [%rd26+0];
ld.shared.u16 %r60, [%rd26+2];
st.global.v2.u16 [%rd30+0], {%r59,%r60};
$Lt_79_11010:
mov.u32 %r61, 0;
setp.eq.s32 %p10, %r39, %r61;
@%p10 bra $Lt_79_11522;
set.gt.u32.s32 %r62, %r4, %r19;
neg.s32 %r63, %r62;
set.gt.u32.s32 %r64, %r5, %r21;
neg.s32 %r65, %r64;
and.b32 %r66, %r63, %r65;
mov.u32 %r67, 0;
setp.eq.s32 %p11, %r66, %r67;
@%p11 bra $Lt_79_12034;
cvt.s64.s32 %rd6, %r20;
cvt.s64.s32 %rd31, %r18;
mul.wide.s32 %rd32, %r18, 17;
add.u64 %rd33, %rd6, %rd32;
mul.lo.u64 %rd34, %rd33, 4;
add.u64 %rd35, %rd34, %rd12;
ld.param.u64 %rd36, [__cudaparm__Z32X_inplacetranspose16_Tushort2T_XP7ushort2ii_inOut];
mul.lo.s32 %r68, %r4, %r21;
add.s32 %r69, %r19, %r68;
cvt.s64.s32 %rd37, %r69;
mul.wide.s32 %rd38, %r69, 4;
add.u64 %rd39, %rd36, %rd38;
ld.shared.u16 %r70, [%rd35+0];
ld.shared.u16 %r71, [%rd35+2];
st.global.v2.u16 [%rd39+0], {%r70,%r71};
$Lt_79_12034:
$Lt_79_11522:
$Lt_79_8962:
exit;
$LDWend__Z32X_inplacetranspose16_Tushort2T_XP7ushort2ii:
} 
