Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Fri Oct 13 10:37:50 2023


Cell Usage:
GTP_DFF_C                    25 uses
GTP_DFF_CE                    6 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      1 use
GTP_LUT2                      3 uses
GTP_LUT3                      2 uses
GTP_LUT4                      8 uses
GTP_LUT5                     11 uses
GTP_LUT5CARRY                24 uses
GTP_LUT5M                     1 use

I/O ports: 10
GTP_INBUF                   6 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 50 of 22560 (0.22%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 50
Total Registers: 31 of 33840 (0.09%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 10 of 226 (4.42%)


Overview of Control Sets:

Number of unique control sets : 3

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 25
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                25
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                6
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file key_led_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| key_led              | 50      | 31     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 10     | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                         Clock   Non-clock            
 Clock                    Period       Waveform            Type          Loads       Loads  Sources   
------------------------------------------------------------------------------------------------------
 key_led|sys_clk          20.0000      {0.0000 10.0000}    Declared         31           0  {sys_clk} 
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 key_led|sys_clk            50.0000 MHz    188.8931 MHz        20.0000         5.2940         14.706
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 key_led|sys_clk        key_led|sys_clk             14.706       0.000              0             33
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 key_led|sys_clk        key_led|sys_clk              1.161       0.000              0             33
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 key_led|sys_clk                                     9.380       0.000              0             31
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : cnt[1]/CLK (GTP_DFF_C)
Endpoint    : cnt[24]/D (GTP_DFF_C)
Path Group  : key_led|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       3.204       4.415         nt_sys_clk       
                                                                           r       cnt[1]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       cnt[1]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       5.385         cnt[1]           
                                                                                   N3_mux5_5/I0 (GTP_LUT4)
                                   td                    0.283       5.668 f       N3_mux5_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.132         _N788            
                                                                                   N3_mux10/I3 (GTP_LUT4)
                                   td                    0.258       6.390 f       N3_mux10/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.854         _N21             
                                                                                   N3_mux17/I3 (GTP_LUT5)
                                   td                    0.185       7.039 r       N3_mux17/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.503         _N35             
                                                                                   N3_mux24/I2 (GTP_LUT4)
                                   td                    0.185       7.688 r       N3_mux24/Z (GTP_LUT4)
                                   net (fanout=25)       0.876       8.564         N3               
                                                                                   N5_0_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.797 f       N5_0_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.797         _N55             
                                                                                   N5_0_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.827 r       N5_0_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.827         _N56             
                                                                                   N5_0_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.857 r       N5_0_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.857         _N57             
                                                                                   N5_0_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.887 r       N5_0_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.887         _N58             
                                                                                   N5_0_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.917 r       N5_0_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.917         _N59             
                                                                                   N5_0_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.947 r       N5_0_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.947         _N60             
                                                                                   N5_0_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.977 r       N5_0_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.977         _N61             
                                                                                   N5_0_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.007 r       N5_0_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.007         _N62             
                                                                                   N5_0_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.037 r       N5_0_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.037         _N63             
                                                                                   N5_0_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.067 r       N5_0_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.067         _N64             
                                                                                   N5_0_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.097 r       N5_0_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.097         _N65             
                                                                                   N5_0_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.127 r       N5_0_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.127         _N66             
                                                                                   N5_0_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.157 r       N5_0_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.157         _N67             
                                                                                   N5_0_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.187 r       N5_0_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.187         _N68             
                                                                                   N5_0_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.217 r       N5_0_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.217         _N69             
                                                                                   N5_0_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.247 r       N5_0_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.247         _N70             
                                                                                   N5_0_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.277 r       N5_0_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.277         _N71             
                                                                                   N5_0_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.307 r       N5_0_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.307         _N72             
                                                                                   N5_0_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.337 r       N5_0_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.337         _N73             
                                                                                   N5_0_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.367 r       N5_0_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.367         _N74             
                                                                                   N5_0_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.397 r       N5_0_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.397         _N75             
                                                                                   N5_0_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.427 r       N5_0_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.427         _N76             
                                                                                   N5_0_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.457 r       N5_0_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.457         _N77             
                                                                                   N5_0_24/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.693 r       N5_0_24/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.693         N90[24]          
                                                                           r       cnt[24]/D (GTP_DFF_C)

 Data arrival time                                                   9.693         Logic Levels: 10 
                                                                                   Logic: 2.369ns(44.884%), Route: 2.909ns(55.116%)
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       3.204      24.415         nt_sys_clk       
                                                                           r       cnt[24]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   9.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.706                          
====================================================================================================

====================================================================================================

Startpoint  : cnt[1]/CLK (GTP_DFF_C)
Endpoint    : cnt[23]/D (GTP_DFF_C)
Path Group  : key_led|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       3.204       4.415         nt_sys_clk       
                                                                           r       cnt[1]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       cnt[1]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       5.385         cnt[1]           
                                                                                   N3_mux5_5/I0 (GTP_LUT4)
                                   td                    0.283       5.668 f       N3_mux5_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.132         _N788            
                                                                                   N3_mux10/I3 (GTP_LUT4)
                                   td                    0.258       6.390 f       N3_mux10/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.854         _N21             
                                                                                   N3_mux17/I3 (GTP_LUT5)
                                   td                    0.185       7.039 r       N3_mux17/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.503         _N35             
                                                                                   N3_mux24/I2 (GTP_LUT4)
                                   td                    0.185       7.688 r       N3_mux24/Z (GTP_LUT4)
                                   net (fanout=25)       0.876       8.564         N3               
                                                                                   N5_0_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.797 f       N5_0_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.797         _N55             
                                                                                   N5_0_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.827 r       N5_0_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.827         _N56             
                                                                                   N5_0_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.857 r       N5_0_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.857         _N57             
                                                                                   N5_0_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.887 r       N5_0_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.887         _N58             
                                                                                   N5_0_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.917 r       N5_0_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.917         _N59             
                                                                                   N5_0_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.947 r       N5_0_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.947         _N60             
                                                                                   N5_0_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.977 r       N5_0_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.977         _N61             
                                                                                   N5_0_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.007 r       N5_0_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.007         _N62             
                                                                                   N5_0_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.037 r       N5_0_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.037         _N63             
                                                                                   N5_0_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.067 r       N5_0_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.067         _N64             
                                                                                   N5_0_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.097 r       N5_0_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.097         _N65             
                                                                                   N5_0_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.127 r       N5_0_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.127         _N66             
                                                                                   N5_0_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.157 r       N5_0_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.157         _N67             
                                                                                   N5_0_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.187 r       N5_0_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.187         _N68             
                                                                                   N5_0_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.217 r       N5_0_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.217         _N69             
                                                                                   N5_0_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.247 r       N5_0_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.247         _N70             
                                                                                   N5_0_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.277 r       N5_0_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.277         _N71             
                                                                                   N5_0_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.307 r       N5_0_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.307         _N72             
                                                                                   N5_0_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.337 r       N5_0_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.337         _N73             
                                                                                   N5_0_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.367 r       N5_0_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.367         _N74             
                                                                                   N5_0_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.397 r       N5_0_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.397         _N75             
                                                                                   N5_0_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.427 r       N5_0_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.427         _N76             
                                                                                   N5_0_23/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.663 r       N5_0_23/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.663         N90[23]          
                                                                           r       cnt[23]/D (GTP_DFF_C)

 Data arrival time                                                   9.663         Logic Levels: 10 
                                                                                   Logic: 2.339ns(44.569%), Route: 2.909ns(55.431%)
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       3.204      24.415         nt_sys_clk       
                                                                           r       cnt[23]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   9.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.736                          
====================================================================================================

====================================================================================================

Startpoint  : cnt[1]/CLK (GTP_DFF_C)
Endpoint    : cnt[22]/D (GTP_DFF_C)
Path Group  : key_led|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       3.204       4.415         nt_sys_clk       
                                                                           r       cnt[1]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       cnt[1]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       5.385         cnt[1]           
                                                                                   N3_mux5_5/I0 (GTP_LUT4)
                                   td                    0.283       5.668 f       N3_mux5_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.132         _N788            
                                                                                   N3_mux10/I3 (GTP_LUT4)
                                   td                    0.258       6.390 f       N3_mux10/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.854         _N21             
                                                                                   N3_mux17/I3 (GTP_LUT5)
                                   td                    0.185       7.039 r       N3_mux17/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.503         _N35             
                                                                                   N3_mux24/I2 (GTP_LUT4)
                                   td                    0.185       7.688 r       N3_mux24/Z (GTP_LUT4)
                                   net (fanout=25)       0.876       8.564         N3               
                                                                                   N5_0_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.797 f       N5_0_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.797         _N55             
                                                                                   N5_0_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.827 r       N5_0_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.827         _N56             
                                                                                   N5_0_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.857 r       N5_0_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.857         _N57             
                                                                                   N5_0_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.887 r       N5_0_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.887         _N58             
                                                                                   N5_0_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.917 r       N5_0_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.917         _N59             
                                                                                   N5_0_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.947 r       N5_0_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.947         _N60             
                                                                                   N5_0_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.977 r       N5_0_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.977         _N61             
                                                                                   N5_0_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.007 r       N5_0_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.007         _N62             
                                                                                   N5_0_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.037 r       N5_0_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.037         _N63             
                                                                                   N5_0_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.067 r       N5_0_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.067         _N64             
                                                                                   N5_0_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.097 r       N5_0_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.097         _N65             
                                                                                   N5_0_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.127 r       N5_0_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.127         _N66             
                                                                                   N5_0_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.157 r       N5_0_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.157         _N67             
                                                                                   N5_0_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.187 r       N5_0_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.187         _N68             
                                                                                   N5_0_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.217 r       N5_0_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.217         _N69             
                                                                                   N5_0_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.247 r       N5_0_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.247         _N70             
                                                                                   N5_0_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.277 r       N5_0_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.277         _N71             
                                                                                   N5_0_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.307 r       N5_0_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.307         _N72             
                                                                                   N5_0_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.337 r       N5_0_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.337         _N73             
                                                                                   N5_0_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.367 r       N5_0_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.367         _N74             
                                                                                   N5_0_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.397 r       N5_0_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.397         _N75             
                                                                                   N5_0_22/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.633 r       N5_0_22/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.633         N90[22]          
                                                                           r       cnt[22]/D (GTP_DFF_C)

 Data arrival time                                                   9.633         Logic Levels: 10 
                                                                                   Logic: 2.309ns(44.251%), Route: 2.909ns(55.749%)
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       3.204      24.415         nt_sys_clk       
                                                                           r       cnt[22]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   9.633                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.766                          
====================================================================================================

====================================================================================================

Startpoint  : led_flag[0]/CLK (GTP_DFF_CE)
Endpoint    : led[1]/D (GTP_DFF_CE)
Path Group  : key_led|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       3.204       4.415         nt_sys_clk       
                                                                           r       led_flag[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       led_flag[0]/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.713       5.451         led_flag[0]      
                                                                                   N114_15[1]/I1 (GTP_LUT5)
                                   td                    0.172       5.623 f       N114_15[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.623         N114[1]          
                                                                           f       led[1]/D (GTP_DFF_CE)

 Data arrival time                                                   5.623         Logic Levels: 1  
                                                                                   Logic: 0.495ns(40.977%), Route: 0.713ns(59.023%)
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       3.204       4.415         nt_sys_clk       
                                                                           r       led[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.161                          
====================================================================================================

====================================================================================================

Startpoint  : led_flag[0]/CLK (GTP_DFF_CE)
Endpoint    : led[2]/D (GTP_DFF_CE)
Path Group  : key_led|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       3.204       4.415         nt_sys_clk       
                                                                           r       led_flag[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       led_flag[0]/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.713       5.451         led_flag[0]      
                                                                                   N114_15[2]/I1 (GTP_LUT5)
                                   td                    0.172       5.623 f       N114_15[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.623         N114[2]          
                                                                           f       led[2]/D (GTP_DFF_CE)

 Data arrival time                                                   5.623         Logic Levels: 1  
                                                                                   Logic: 0.495ns(40.977%), Route: 0.713ns(59.023%)
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       3.204       4.415         nt_sys_clk       
                                                                           r       led[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.161                          
====================================================================================================

====================================================================================================

Startpoint  : led_flag[0]/CLK (GTP_DFF_CE)
Endpoint    : led[3]/D (GTP_DFF_CE)
Path Group  : key_led|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       3.204       4.415         nt_sys_clk       
                                                                           r       led_flag[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       led_flag[0]/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.713       5.451         led_flag[0]      
                                                                                   N114_15[3]/I1 (GTP_LUT5)
                                   td                    0.172       5.623 f       N114_15[3]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.623         N114[3]          
                                                                           f       led[3]/D (GTP_DFF_CE)

 Data arrival time                                                   5.623         Logic Levels: 1  
                                                                                   Logic: 0.495ns(40.977%), Route: 0.713ns(59.023%)
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       3.204       4.415         nt_sys_clk       
                                                                           r       led[3]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.161                          
====================================================================================================

====================================================================================================

Startpoint  : led[0]/CLK (GTP_DFF_CE)
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       3.204       4.415         nt_sys_clk       
                                                                           r       led[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       led[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        1.091       5.829         nt_led[0]        
                                                                                   led_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.803       8.632 f       led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.632         led[0]           
 led[0]                                                                    f       led[0] (port)    

 Data arrival time                                                   8.632         Logic Levels: 1  
                                                                                   Logic: 3.126ns(74.129%), Route: 1.091ns(25.871%)
====================================================================================================

====================================================================================================

Startpoint  : led[1]/CLK (GTP_DFF_CE)
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       3.204       4.415         nt_sys_clk       
                                                                           r       led[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       led[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        1.091       5.829         nt_led[1]        
                                                                                   led_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.803       8.632 f       led_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.632         led[1]           
 led[1]                                                                    f       led[1] (port)    

 Data arrival time                                                   8.632         Logic Levels: 1  
                                                                                   Logic: 3.126ns(74.129%), Route: 1.091ns(25.871%)
====================================================================================================

====================================================================================================

Startpoint  : led[2]/CLK (GTP_DFF_CE)
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       3.204       4.415         nt_sys_clk       
                                                                           r       led[2]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       led[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        1.091       5.829         nt_led[2]        
                                                                                   led_obuf[2]/I (GTP_OUTBUF)
                                   td                    2.803       8.632 f       led_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.632         led[2]           
 led[2]                                                                    f       led[2] (port)    

 Data arrival time                                                   8.632         Logic Levels: 1  
                                                                                   Logic: 3.126ns(74.129%), Route: 1.091ns(25.871%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : cnt[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   N0/I (GTP_INV)   
                                   td                    0.000       1.211 f       N0/Z (GTP_INV)   
                                   net (fanout=31)       1.357       2.568         N0               
                                                                           f       cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.568         Logic Levels: 2  
                                                                                   Logic: 1.211ns(47.157%), Route: 1.357ns(52.843%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : cnt[1]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   N0/I (GTP_INV)   
                                   td                    0.000       1.211 f       N0/Z (GTP_INV)   
                                   net (fanout=31)       1.357       2.568         N0               
                                                                           f       cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   2.568         Logic Levels: 2  
                                                                                   Logic: 1.211ns(47.157%), Route: 1.357ns(52.843%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : cnt[2]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   N0/I (GTP_INV)   
                                   td                    0.000       1.211 f       N0/Z (GTP_INV)   
                                   net (fanout=31)       1.357       2.568         N0               
                                                                           f       cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   2.568         Logic Levels: 2  
                                                                                   Logic: 1.211ns(47.157%), Route: 1.357ns(52.843%)
====================================================================================================

{key_led|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          cnt[0]/CLK   
 9.380       10.000          0.620           Low Pulse Width                           cnt[0]/CLK   
 9.380       10.000          0.620           High Pulse Width                          cnt[1]/CLK   
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                
+--------------------------------------------------------------------------------------------------------+
| Input      | D:/ywd/dps4/ccccccccccc/pm/25G/25G/11_key_led/prj/compile/key_led_comp.adf               
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/11_key_led/prj/key_led.fdc                            
| Output     | D:/ywd/dps4/ccccccccccc/pm/25G/25G/11_key_led/prj/synthesize/key_led_syn.adf             
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/11_key_led/prj/synthesize/key_led_syn.vm              
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/11_key_led/prj/synthesize/key_led_controlsets.txt     
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/11_key_led/prj/synthesize/snr.db                      
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/11_key_led/prj/synthesize/key_led.snr                 
+--------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 238 MB
Total CPU time to synthesize completion : 0h:0m:3s
Process Total CPU time to synthesize completion : 0h:0m:4s
Total real time to synthesize completion : 0h:0m:5s
