

================================================================
== Vitis HLS Report for 'my_tanh'
================================================================
* Date:           Tue Nov 25 01:19:43 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        final_nn_fpga_tanh
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.279 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|       95|  50.000 ns|  0.950 us|    5|   95|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_generic_tanh_float_s_fu_151  |generic_tanh_float_s  |        3|       82|  30.000 ns|  0.820 us|    3|   82|       no|
        +---------------------------------+----------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 9 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 15 
6 --> 7 15 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 16 13 14 
13 --> 15 
14 --> 15 
15 --> 
16 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.75>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x" [mlp.cpp:12]   --->   Operation 17 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.14ns)   --->   "%icmp_ln16 = icmp_eq  i16 %x_read, i16 0" [mlp.cpp:16]   --->   Operation 18 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %if.end.i.i, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit" [mlp.cpp:16]   --->   Operation 19 'br' 'br_ln16' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 15" [mlp.cpp:16]   --->   Operation 20 'bitselect' 'tmp' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.14ns)   --->   "%sub_ln16 = sub i16 0, i16 %x_read" [mlp.cpp:16]   --->   Operation 21 'sub' 'sub_ln16' <Predicate = (!icmp_ln16)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%select_ln16 = select i1 %tmp, i16 %sub_ln16, i16 %x_read" [mlp.cpp:16]   --->   Operation 22 'select' 'select_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.44>
ST_2 : Operation 23 [1/1] (1.72ns)   --->   "%tmp_1 = ctlz i16 @llvm.ctlz.i16, i16 %select_ln16, i1 0" [mlp.cpp:16]   --->   Operation 23 'ctlz' 'tmp_1' <Predicate = true> <Delay = 1.72> <CoreInst = "ctlz">   --->   Core 133 'ctlz' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i16 %tmp_1" [mlp.cpp:16]   --->   Operation 24 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i4 %trunc_ln16" [mlp.cpp:16]   --->   Operation 25 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.86ns)   --->   "%sub_ln16_2 = sub i5 16, i5 %zext_ln16" [mlp.cpp:16]   --->   Operation 26 'sub' 'sub_ln16_2' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i5 %sub_ln16_2" [mlp.cpp:16]   --->   Operation 27 'zext' 'zext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.86ns)   --->   "%sub_ln16_3 = sub i6 54, i6 %zext_ln16_3" [mlp.cpp:16]   --->   Operation 28 'sub' 'sub_ln16_3' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.79>
ST_3 : Operation 29 [1/1] (1.86ns)   --->   "%sub_ln16_1 = sub i5 8, i5 %zext_ln16" [mlp.cpp:16]   --->   Operation 29 'sub' 'sub_ln16_1' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i16 %select_ln16" [mlp.cpp:16]   --->   Operation 30 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i6 %sub_ln16_3" [mlp.cpp:16]   --->   Operation 31 'zext' 'zext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (3.67ns)   --->   "%shl_ln16 = shl i64 %zext_ln16_1, i64 %zext_ln16_2" [mlp.cpp:16]   --->   Operation 32 'shl' 'shl_ln16' <Predicate = true> <Delay = 3.67> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %shl_ln16, i32 1, i32 63" [mlp.cpp:16]   --->   Operation 33 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln16_5 = zext i63 %lshr_ln" [mlp.cpp:16]   --->   Operation 34 'zext' 'zext_ln16_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln16)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %shl_ln16, i32 54" [mlp.cpp:16]   --->   Operation 35 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln16)   --->   "%select_ln16_1 = select i1 %tmp_4, i11 1023, i11 1022" [mlp.cpp:16]   --->   Operation 36 'select' 'select_ln16_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln16)   --->   "%sext_ln16 = sext i5 %sub_ln16_1" [mlp.cpp:16]   --->   Operation 37 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln16 = add i11 %select_ln16_1, i11 %sext_ln16" [mlp.cpp:16]   --->   Operation 38 'add' 'add_ln16' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %tmp, i11 %add_ln16" [mlp.cpp:16]   --->   Operation 39 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%LD = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln16_5, i12 %tmp_2, i32 52, i32 63" [mlp.cpp:16]   --->   Operation 40 'partset' 'LD' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.51>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln767 = bitcast i64 %LD" [mlp.cpp:16]   --->   Operation 41 'bitcast' 'bitcast_ln767' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (5.51ns)   --->   "%tmp_9 = fcmp_ogt  i64 %bitcast_ln767, i64 1.5" [mlp.cpp:16]   --->   Operation 42 'dcmp' 'tmp_9' <Predicate = true> <Delay = 5.51> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.51> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln16_4 = zext i16 %select_ln16" [mlp.cpp:16]   --->   Operation 43 'zext' 'zext_ln16_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/2] (5.51ns)   --->   "%tmp_9 = fcmp_ogt  i64 %bitcast_ln767, i64 1.5" [mlp.cpp:16]   --->   Operation 44 'dcmp' 'tmp_9' <Predicate = true> <Delay = 5.51> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.51> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (1.73ns)   --->   "%br_ln16 = br i1 %tmp_9, void %cond.end37.i.i46, void %return" [mlp.cpp:16]   --->   Operation 45 'br' 'br_ln16' <Predicate = true> <Delay = 1.73>
ST_5 : Operation 46 [2/2] (5.51ns)   --->   "%tmp_s = fcmp_olt  i64 %bitcast_ln767, i64 -1.5" [mlp.cpp:17]   --->   Operation 46 'dcmp' 'tmp_s' <Predicate = (!tmp_9)> <Delay = 5.51> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.51> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 47 [1/2] (5.51ns)   --->   "%tmp_s = fcmp_olt  i64 %bitcast_ln767, i64 -1.5" [mlp.cpp:17]   --->   Operation 47 'dcmp' 'tmp_s' <Predicate = true> <Delay = 5.51> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.51> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (1.73ns)   --->   "%br_ln17 = br i1 %tmp_s, void %cond.end37.i.i111, void %return" [mlp.cpp:17]   --->   Operation 48 'br' 'br_ln17' <Predicate = true> <Delay = 1.73>
ST_6 : Operation 49 [1/1] (1.86ns)   --->   "%sub_ln22 = sub i5 25, i5 %sub_ln16_2" [mlp.cpp:22]   --->   Operation 49 'sub' 'sub_ln22' <Predicate = (!tmp_s)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.78>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i5 %sub_ln22" [mlp.cpp:22]   --->   Operation 50 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (3.67ns)   --->   "%shl_ln22 = shl i40 %zext_ln16_4, i40 %zext_ln22" [mlp.cpp:22]   --->   Operation 51 'shl' 'shl_ln22' <Predicate = true> <Delay = 3.67> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i39 @_ssdm_op_PartSelect.i39.i40.i32.i32, i40 %shl_ln22, i32 1, i32 39" [mlp.cpp:22]   --->   Operation 52 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i39 %lshr_ln1" [mlp.cpp:22]   --->   Operation 53 'zext' 'zext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln22)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %shl_ln22, i32 25" [mlp.cpp:22]   --->   Operation 54 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln22)   --->   "%select_ln22 = select i1 %tmp_6, i8 127, i8 126" [mlp.cpp:22]   --->   Operation 55 'select' 'select_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln22)   --->   "%sext_ln22 = sext i5 %sub_ln16_1" [mlp.cpp:22]   --->   Operation 56 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (2.11ns) (out node of the LUT)   --->   "%add_ln22 = add i8 %select_ln22, i8 %sext_ln22" [mlp.cpp:22]   --->   Operation 57 'add' 'add_ln22' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp, i8 %add_ln22" [mlp.cpp:22]   --->   Operation 58 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%pi_assign = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln22_2, i9 %tmp_3, i32 23, i32 31" [mlp.cpp:22]   --->   Operation 59 'partset' 'pi_assign' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%LD_1 = trunc i64 %pi_assign" [mlp.cpp:22]   --->   Operation 60 'trunc' 'LD_1' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.61>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln777 = bitcast i32 %LD_1" [mlp.cpp:22]   --->   Operation 61 'bitcast' 'bitcast_ln777' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (1.61ns)   --->   "%br_ln22 = br void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit" [mlp.cpp:22]   --->   Operation 62 'br' 'br_ln22' <Predicate = true> <Delay = 1.61>

State 9 <SV = 8> <Delay = 5.92>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%x_assign = phi i32 %bitcast_ln777, void %cond.end37.i.i111, i32 0, void %entry" [mlp.cpp:22]   --->   Operation 63 'phi' 'x_assign' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [2/2] (5.92ns)   --->   "%tmp_5 = call i32 @generic_tanh<float>, i32 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c++/tanhfloat.cpp:7->mlp.cpp:22]   --->   Operation 64 'call' 'tmp_5' <Predicate = true> <Delay = 5.92> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 6.78>
ST_10 : Operation 65 [1/2] (2.68ns)   --->   "%tmp_5 = call i32 @generic_tanh<float>, i32 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c++/tanhfloat.cpp:7->mlp.cpp:22]   --->   Operation 65 'call' 'tmp_5' <Predicate = true> <Delay = 2.68> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 66 [2/2] (4.09ns)   --->   "%pf = fpext i32 %tmp_5" [mlp.cpp:22]   --->   Operation 66 'fpext' 'pf' <Predicate = true> <Delay = 4.09> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.09> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.09>
ST_11 : Operation 67 [1/2] (4.09ns)   --->   "%pf = fpext i32 %tmp_5" [mlp.cpp:22]   --->   Operation 67 'fpext' 'pf' <Predicate = true> <Delay = 4.09> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.09> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln735 = bitcast i64 %pf" [mlp.cpp:22]   --->   Operation 68 'bitcast' 'bitcast_ln735' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i64 %bitcast_ln735" [mlp.cpp:22]   --->   Operation 69 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln735, i32 63" [mlp.cpp:22]   --->   Operation 70 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %bitcast_ln735, i32 52" [mlp.cpp:22]   --->   Operation 71 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = trunc i64 %bitcast_ln735" [mlp.cpp:22]   --->   Operation 72 'trunc' 'trunc_ln22_1' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.27>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i11 %tmp_7" [mlp.cpp:22]   --->   Operation 73 'zext' 'zext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln22_4_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln22_1" [mlp.cpp:22]   --->   Operation 74 'bitconcatenate' 'zext_ln22_4_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln22_4 = zext i53 %zext_ln22_4_cast" [mlp.cpp:22]   --->   Operation 75 'zext' 'zext_ln22_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (3.27ns)   --->   "%sub_ln22_1 = sub i54 0, i54 %zext_ln22_4" [mlp.cpp:22]   --->   Operation 76 'sub' 'sub_ln22_1' <Predicate = (tmp_8)> <Delay = 3.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 77 [1/1] (1.38ns)   --->   "%select_ln22_1 = select i1 %tmp_8, i54 %sub_ln22_1, i54 %zext_ln22_4" [mlp.cpp:22]   --->   Operation 77 'select' 'select_ln22_1' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 78 [1/1] (3.53ns)   --->   "%icmp_ln22 = icmp_eq  i63 %trunc_ln22, i63 0" [mlp.cpp:22]   --->   Operation 78 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 3.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 79 [1/1] (1.73ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %if.else.i, void %return" [mlp.cpp:22]   --->   Operation 79 'br' 'br_ln22' <Predicate = true> <Delay = 1.73>
ST_12 : Operation 80 [1/1] (2.13ns)   --->   "%sub_ln22_2 = sub i12 1075, i12 %zext_ln22_1" [mlp.cpp:22]   --->   Operation 80 'sub' 'sub_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln22_2 = trunc i12 %sub_ln22_2" [mlp.cpp:22]   --->   Operation 81 'trunc' 'trunc_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (2.13ns)   --->   "%icmp_ln22_1 = icmp_sgt  i12 %sub_ln22_2, i12 8" [mlp.cpp:22]   --->   Operation 82 'icmp' 'icmp_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (2.12ns)   --->   "%add_ln22_1 = add i11 %trunc_ln22_2, i11 2040" [mlp.cpp:22]   --->   Operation 83 'add' 'add_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (2.12ns)   --->   "%sub_ln22_3 = sub i11 8, i11 %trunc_ln22_2" [mlp.cpp:22]   --->   Operation 84 'sub' 'sub_ln22_3' <Predicate = (!icmp_ln22)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [1/1] (0.90ns)   --->   "%select_ln22_2 = select i1 %icmp_ln22_1, i11 %add_ln22_1, i11 %sub_ln22_3" [mlp.cpp:22]   --->   Operation 85 'select' 'select_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (2.13ns)   --->   "%icmp_ln22_2 = icmp_eq  i12 %sub_ln22_2, i12 8" [mlp.cpp:22]   --->   Operation 86 'icmp' 'icmp_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_2, void %if.else37.i, void %if.then33.i" [mlp.cpp:22]   --->   Operation 87 'br' 'br_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_1, void %if.else50.i, void %if.then39.i" [mlp.cpp:22]   --->   Operation 88 'br' 'br_ln22' <Predicate = (!icmp_ln22 & !icmp_ln22_2)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 4.96>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln22_5 = trunc i54 %select_ln22_1" [mlp.cpp:22]   --->   Operation 89 'trunc' 'trunc_ln22_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %select_ln22_2, i32 4, i32 10" [mlp.cpp:22]   --->   Operation 90 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (2.03ns)   --->   "%icmp_ln22_4 = icmp_eq  i7 %tmp_10, i7 0" [mlp.cpp:22]   --->   Operation 91 'icmp' 'icmp_ln22_4' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%select_ln22_2cast = zext i11 %select_ln22_2" [mlp.cpp:22]   --->   Operation 92 'zext' 'select_ln22_2cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (3.67ns)   --->   "%shl_ln22_1 = shl i16 %trunc_ln22_5, i16 %select_ln22_2cast" [mlp.cpp:22]   --->   Operation 93 'shl' 'shl_ln22_1' <Predicate = true> <Delay = 3.67> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 94 [1/1] (1.29ns)   --->   "%select_ln22_4 = select i1 %icmp_ln22_4, i16 %shl_ln22_1, i16 0" [mlp.cpp:22]   --->   Operation 94 'select' 'select_ln22_4' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (1.73ns)   --->   "%br_ln22 = br void %return" [mlp.cpp:22]   --->   Operation 95 'br' 'br_ln22' <Predicate = true> <Delay = 1.73>

State 14 <SV = 12> <Delay = 5.57>
ST_14 : Operation 96 [1/1] (2.12ns)   --->   "%icmp_ln22_3 = icmp_ult  i11 %select_ln22_2, i11 54" [mlp.cpp:22]   --->   Operation 96 'icmp' 'icmp_ln22_3' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_3)   --->   "%select_ln22_5 = select i1 %tmp_8, i16 65535, i16 0" [mlp.cpp:22]   --->   Operation 97 'select' 'select_ln22_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln22_3 = zext i11 %select_ln22_2" [mlp.cpp:22]   --->   Operation 98 'zext' 'zext_ln22_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (4.28ns)   --->   "%ashr_ln22 = ashr i54 %select_ln22_1, i54 %zext_ln22_3" [mlp.cpp:22]   --->   Operation 99 'ashr' 'ashr_ln22' <Predicate = true> <Delay = 4.28> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_3)   --->   "%trunc_ln22_4 = trunc i54 %ashr_ln22" [mlp.cpp:22]   --->   Operation 100 'trunc' 'trunc_ln22_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln22_3 = select i1 %icmp_ln22_3, i16 %trunc_ln22_4, i16 %select_ln22_5" [mlp.cpp:22]   --->   Operation 101 'select' 'select_ln22_3' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 13> <Delay = 1.73>
ST_15 : Operation 102 [1/1] (1.73ns)   --->   "%br_ln22 = br void %return" [mlp.cpp:22]   --->   Operation 102 'br' 'br_ln22' <Predicate = (!tmp_9 & !tmp_s & !icmp_ln22 & !icmp_ln22_2 & icmp_ln22_1) | (icmp_ln16 & !icmp_ln22 & !icmp_ln22_2 & icmp_ln22_1)> <Delay = 1.73>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%agg_result_0 = phi i16 256, void %if.end.i.i, i16 65280, void %cond.end37.i.i46, i16 %trunc_ln22_3, void %if.then33.i, i16 %select_ln22_3, void %if.then39.i, i16 %select_ln22_4, void %if.else50.i, i16 0, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit" [mlp.cpp:22]   --->   Operation 103 'phi' 'agg_result_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln26 = ret i16 %agg_result_0" [mlp.cpp:26]   --->   Operation 104 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>

State 16 <SV = 12> <Delay = 1.73>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln22_3 = trunc i54 %select_ln22_1" [mlp.cpp:22]   --->   Operation 105 'trunc' 'trunc_ln22_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (1.73ns)   --->   "%br_ln22 = br void %return" [mlp.cpp:22]   --->   Operation 106 'br' 'br_ln22' <Predicate = true> <Delay = 1.73>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read            (read          ) [ 00000000000000000]
icmp_ln16         (icmp          ) [ 01111111111111111]
br_ln16           (br            ) [ 01111111110000000]
tmp               (bitselect     ) [ 00111111000000000]
sub_ln16          (sub           ) [ 00000000000000000]
select_ln16       (select        ) [ 00111100000000000]
tmp_1             (ctlz          ) [ 00000000000000000]
trunc_ln16        (trunc         ) [ 00000000000000000]
zext_ln16         (zext          ) [ 00010000000000000]
sub_ln16_2        (sub           ) [ 00011110000000000]
zext_ln16_3       (zext          ) [ 00000000000000000]
sub_ln16_3        (sub           ) [ 00010000000000000]
sub_ln16_1        (sub           ) [ 00001111000000000]
zext_ln16_1       (zext          ) [ 00000000000000000]
zext_ln16_2       (zext          ) [ 00000000000000000]
shl_ln16          (shl           ) [ 00000000000000000]
lshr_ln           (partselect    ) [ 00000000000000000]
zext_ln16_5       (zext          ) [ 00000000000000000]
tmp_4             (bitselect     ) [ 00000000000000000]
select_ln16_1     (select        ) [ 00000000000000000]
sext_ln16         (sext          ) [ 00000000000000000]
add_ln16          (add           ) [ 00000000000000000]
tmp_2             (bitconcatenate) [ 00000000000000000]
LD                (partset       ) [ 00001000000000000]
bitcast_ln767     (bitcast       ) [ 00000110000000000]
zext_ln16_4       (zext          ) [ 00000011000000000]
tmp_9             (dcmp          ) [ 00000111111111111]
br_ln16           (br            ) [ 00000111111111111]
tmp_s             (dcmp          ) [ 00000011111111111]
br_ln17           (br            ) [ 00000111111111111]
sub_ln22          (sub           ) [ 00000001000000000]
zext_ln22         (zext          ) [ 00000000000000000]
shl_ln22          (shl           ) [ 00000000000000000]
lshr_ln1          (partselect    ) [ 00000000000000000]
zext_ln22_2       (zext          ) [ 00000000000000000]
tmp_6             (bitselect     ) [ 00000000000000000]
select_ln22       (select        ) [ 00000000000000000]
sext_ln22         (sext          ) [ 00000000000000000]
add_ln22          (add           ) [ 00000000000000000]
tmp_3             (bitconcatenate) [ 00000000000000000]
pi_assign         (partset       ) [ 00000000000000000]
LD_1              (trunc         ) [ 00000000100000000]
bitcast_ln777     (bitcast       ) [ 01000000110000000]
br_ln22           (br            ) [ 01000000110000000]
x_assign          (phi           ) [ 00000000011000000]
tmp_5             (call          ) [ 00000000000100000]
pf                (fpext         ) [ 00000000000000000]
bitcast_ln735     (bitcast       ) [ 00000000000000000]
trunc_ln22        (trunc         ) [ 00000000000010000]
tmp_8             (bitselect     ) [ 00000000000010100]
tmp_7             (partselect    ) [ 00000000000010000]
trunc_ln22_1      (trunc         ) [ 00000000000010000]
zext_ln22_1       (zext          ) [ 00000000000000000]
zext_ln22_4_cast  (bitconcatenate) [ 00000000000000000]
zext_ln22_4       (zext          ) [ 00000000000000000]
sub_ln22_1        (sub           ) [ 00000000000000000]
select_ln22_1     (select        ) [ 00000000000001101]
icmp_ln22         (icmp          ) [ 00000000000011111]
br_ln22           (br            ) [ 00000110000011111]
sub_ln22_2        (sub           ) [ 00000000000000000]
trunc_ln22_2      (trunc         ) [ 00000000000000000]
icmp_ln22_1       (icmp          ) [ 00000000000011111]
add_ln22_1        (add           ) [ 00000000000000000]
sub_ln22_3        (sub           ) [ 00000000000000000]
select_ln22_2     (select        ) [ 00000000000001100]
icmp_ln22_2       (icmp          ) [ 00000000000011111]
br_ln22           (br            ) [ 00000000000000000]
br_ln22           (br            ) [ 00000000000000000]
trunc_ln22_5      (trunc         ) [ 00000000000000000]
tmp_10            (partselect    ) [ 00000000000000000]
icmp_ln22_4       (icmp          ) [ 00000000000000000]
select_ln22_2cast (zext          ) [ 00000000000000000]
shl_ln22_1        (shl           ) [ 00000000000000000]
select_ln22_4     (select        ) [ 00000110000011011]
br_ln22           (br            ) [ 00000110000011011]
icmp_ln22_3       (icmp          ) [ 00000000000000000]
select_ln22_5     (select        ) [ 00000000000000000]
zext_ln22_3       (zext          ) [ 00000000000000000]
ashr_ln22         (ashr          ) [ 00000000000000000]
trunc_ln22_4      (trunc         ) [ 00000000000000000]
select_ln22_3     (select        ) [ 00000110000011011]
br_ln22           (br            ) [ 00000000000000000]
agg_result_0      (phi           ) [ 00000000000000010]
ret_ln26          (ret           ) [ 00000000000000000]
trunc_ln22_3      (trunc         ) [ 00000110000011011]
br_ln22           (br            ) [ 00000110000011011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i39.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_tanh<float>"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="9"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="x_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="116" class="1005" name="x_assign_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="x_assign (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="x_assign_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="32" slack="8"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign/9 "/>
</bind>
</comp>

<comp id="128" class="1005" name="agg_result_0_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="2"/>
<pin id="130" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="agg_result_0 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="agg_result_0_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="9"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="9" slack="8"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="4" bw="16" slack="1"/>
<pin id="140" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="6" bw="16" slack="1"/>
<pin id="142" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="8" bw="16" slack="1"/>
<pin id="144" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="10" bw="1" slack="2"/>
<pin id="146" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="12" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_0/15 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_generic_tanh_float_s_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="58" slack="0"/>
<pin id="155" dir="0" index="3" bw="26" slack="0"/>
<pin id="156" dir="0" index="4" bw="42" slack="0"/>
<pin id="157" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="pf/10 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_9/4 tmp_s/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln16_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="5" slack="0"/>
<pin id="183" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sub_ln16_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="select_ln16_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="0" index="2" bw="16" slack="0"/>
<pin id="197" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="0" index="1" bw="16" slack="1"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="trunc_ln16_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln16_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sub_ln16_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16_2/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln16_3_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_3/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sub_ln16_3_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="0" index="1" bw="5" slack="0"/>
<pin id="229" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16_3/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="sub_ln16_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="1"/>
<pin id="235" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16_1/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln16_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="2"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln16_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="1"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_2/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="shl_ln16_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="0" index="1" bw="6" slack="0"/>
<pin id="246" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln16/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="lshr_ln_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="63" slack="0"/>
<pin id="251" dir="0" index="1" bw="64" slack="0"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="0" index="3" bw="7" slack="0"/>
<pin id="254" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln16_5_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="63" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_5/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_4_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="0"/>
<pin id="266" dir="0" index="2" bw="7" slack="0"/>
<pin id="267" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="select_ln16_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="11" slack="0"/>
<pin id="274" dir="0" index="2" bw="11" slack="0"/>
<pin id="275" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_1/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sext_ln16_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln16_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="0"/>
<pin id="285" dir="0" index="1" bw="5" slack="0"/>
<pin id="286" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="2"/>
<pin id="292" dir="0" index="2" bw="11" slack="0"/>
<pin id="293" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="LD_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="0" index="1" bw="63" slack="0"/>
<pin id="299" dir="0" index="2" bw="12" slack="0"/>
<pin id="300" dir="0" index="3" bw="7" slack="0"/>
<pin id="301" dir="0" index="4" bw="7" slack="0"/>
<pin id="302" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="LD/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="bitcast_ln767_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="1"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln767/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln16_4_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="4"/>
<pin id="314" dir="1" index="1" bw="40" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_4/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="sub_ln22_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="0" index="1" bw="5" slack="4"/>
<pin id="318" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln22/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln22_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="1"/>
<pin id="322" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="shl_ln22_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="2"/>
<pin id="325" dir="0" index="1" bw="5" slack="0"/>
<pin id="326" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln22/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="lshr_ln1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="39" slack="0"/>
<pin id="330" dir="0" index="1" bw="40" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="0" index="3" bw="7" slack="0"/>
<pin id="333" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/7 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln22_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="39" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_2/7 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_6_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="40" slack="0"/>
<pin id="345" dir="0" index="2" bw="6" slack="0"/>
<pin id="346" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="350" class="1004" name="select_ln22_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="0" index="2" bw="8" slack="0"/>
<pin id="354" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/7 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln22_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="4"/>
<pin id="360" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/7 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln22_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="5" slack="0"/>
<pin id="364" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/7 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_3_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="9" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="6"/>
<pin id="370" dir="0" index="2" bw="8" slack="0"/>
<pin id="371" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="374" class="1004" name="pi_assign_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="0"/>
<pin id="376" dir="0" index="1" bw="39" slack="0"/>
<pin id="377" dir="0" index="2" bw="9" slack="0"/>
<pin id="378" dir="0" index="3" bw="6" slack="0"/>
<pin id="379" dir="0" index="4" bw="6" slack="0"/>
<pin id="380" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="pi_assign/7 "/>
</bind>
</comp>

<comp id="386" class="1004" name="LD_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="0"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="LD_1/7 "/>
</bind>
</comp>

<comp id="390" class="1004" name="bitcast_ln777_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln777/8 "/>
</bind>
</comp>

<comp id="393" class="1004" name="bitcast_ln735_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="64" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln735/11 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln22_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="0"/>
<pin id="399" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/11 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_8_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="64" slack="0"/>
<pin id="404" dir="0" index="2" bw="7" slack="0"/>
<pin id="405" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/11 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_7_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="11" slack="0"/>
<pin id="411" dir="0" index="1" bw="64" slack="0"/>
<pin id="412" dir="0" index="2" bw="7" slack="0"/>
<pin id="413" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/11 "/>
</bind>
</comp>

<comp id="417" class="1004" name="trunc_ln22_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="64" slack="0"/>
<pin id="419" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_1/11 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln22_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="11" slack="1"/>
<pin id="423" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1/12 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln22_4_cast_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="53" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="52" slack="1"/>
<pin id="428" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln22_4_cast/12 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln22_4_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="53" slack="0"/>
<pin id="433" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_4/12 "/>
</bind>
</comp>

<comp id="435" class="1004" name="sub_ln22_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="53" slack="0"/>
<pin id="438" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln22_1/12 "/>
</bind>
</comp>

<comp id="441" class="1004" name="select_ln22_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="0" index="1" bw="54" slack="0"/>
<pin id="444" dir="0" index="2" bw="53" slack="0"/>
<pin id="445" dir="1" index="3" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_1/12 "/>
</bind>
</comp>

<comp id="448" class="1004" name="icmp_ln22_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="63" slack="1"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/12 "/>
</bind>
</comp>

<comp id="453" class="1004" name="sub_ln22_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="12" slack="0"/>
<pin id="455" dir="0" index="1" bw="11" slack="0"/>
<pin id="456" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln22_2/12 "/>
</bind>
</comp>

<comp id="459" class="1004" name="trunc_ln22_2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="12" slack="0"/>
<pin id="461" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_2/12 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln22_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="12" slack="0"/>
<pin id="465" dir="0" index="1" bw="5" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_1/12 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln22_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="11" slack="0"/>
<pin id="471" dir="0" index="1" bw="4" slack="0"/>
<pin id="472" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_1/12 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sub_ln22_3_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="5" slack="0"/>
<pin id="477" dir="0" index="1" bw="11" slack="0"/>
<pin id="478" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln22_3/12 "/>
</bind>
</comp>

<comp id="481" class="1004" name="select_ln22_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="11" slack="0"/>
<pin id="484" dir="0" index="2" bw="11" slack="0"/>
<pin id="485" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_2/12 "/>
</bind>
</comp>

<comp id="489" class="1004" name="icmp_ln22_2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="12" slack="0"/>
<pin id="491" dir="0" index="1" bw="5" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_2/12 "/>
</bind>
</comp>

<comp id="495" class="1004" name="trunc_ln22_5_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="54" slack="1"/>
<pin id="497" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_5/13 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_10_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="7" slack="0"/>
<pin id="500" dir="0" index="1" bw="11" slack="1"/>
<pin id="501" dir="0" index="2" bw="4" slack="0"/>
<pin id="502" dir="0" index="3" bw="5" slack="0"/>
<pin id="503" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/13 "/>
</bind>
</comp>

<comp id="507" class="1004" name="icmp_ln22_4_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="7" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_4/13 "/>
</bind>
</comp>

<comp id="513" class="1004" name="select_ln22_2cast_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="11" slack="1"/>
<pin id="515" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln22_2cast/13 "/>
</bind>
</comp>

<comp id="516" class="1004" name="shl_ln22_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="0"/>
<pin id="518" dir="0" index="1" bw="11" slack="0"/>
<pin id="519" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln22_1/13 "/>
</bind>
</comp>

<comp id="522" class="1004" name="select_ln22_4_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="16" slack="0"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_4/13 "/>
</bind>
</comp>

<comp id="530" class="1004" name="icmp_ln22_3_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="11" slack="1"/>
<pin id="532" dir="0" index="1" bw="7" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_3/14 "/>
</bind>
</comp>

<comp id="535" class="1004" name="select_ln22_5_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="2"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="0" index="2" bw="1" slack="0"/>
<pin id="539" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_5/14 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln22_3_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="11" slack="1"/>
<pin id="544" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_3/14 "/>
</bind>
</comp>

<comp id="545" class="1004" name="ashr_ln22_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="54" slack="1"/>
<pin id="547" dir="0" index="1" bw="11" slack="0"/>
<pin id="548" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln22/14 "/>
</bind>
</comp>

<comp id="550" class="1004" name="trunc_ln22_4_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="54" slack="0"/>
<pin id="552" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_4/14 "/>
</bind>
</comp>

<comp id="554" class="1004" name="select_ln22_3_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="16" slack="0"/>
<pin id="557" dir="0" index="2" bw="16" slack="0"/>
<pin id="558" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_3/14 "/>
</bind>
</comp>

<comp id="562" class="1004" name="trunc_ln22_3_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="54" slack="1"/>
<pin id="564" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_3/16 "/>
</bind>
</comp>

<comp id="565" class="1005" name="icmp_ln16_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="13"/>
<pin id="567" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="569" class="1005" name="tmp_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="2"/>
<pin id="571" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="575" class="1005" name="select_ln16_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="16" slack="1"/>
<pin id="577" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln16 "/>
</bind>
</comp>

<comp id="582" class="1005" name="zext_ln16_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="1"/>
<pin id="584" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="587" class="1005" name="sub_ln16_2_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="5" slack="4"/>
<pin id="589" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="sub_ln16_2 "/>
</bind>
</comp>

<comp id="592" class="1005" name="sub_ln16_3_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="6" slack="1"/>
<pin id="594" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln16_3 "/>
</bind>
</comp>

<comp id="597" class="1005" name="sub_ln16_1_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="5" slack="4"/>
<pin id="599" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="sub_ln16_1 "/>
</bind>
</comp>

<comp id="602" class="1005" name="LD_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="64" slack="1"/>
<pin id="604" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="LD "/>
</bind>
</comp>

<comp id="607" class="1005" name="bitcast_ln767_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="1"/>
<pin id="609" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln767 "/>
</bind>
</comp>

<comp id="612" class="1005" name="zext_ln16_4_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="40" slack="2"/>
<pin id="614" dir="1" index="1" bw="40" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln16_4 "/>
</bind>
</comp>

<comp id="617" class="1005" name="tmp_9_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="9"/>
<pin id="619" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="621" class="1005" name="tmp_s_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="8"/>
<pin id="623" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="625" class="1005" name="sub_ln22_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="5" slack="1"/>
<pin id="627" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln22 "/>
</bind>
</comp>

<comp id="630" class="1005" name="LD_1_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LD_1 "/>
</bind>
</comp>

<comp id="635" class="1005" name="bitcast_ln777_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln777 "/>
</bind>
</comp>

<comp id="640" class="1005" name="tmp_5_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="645" class="1005" name="trunc_ln22_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="63" slack="1"/>
<pin id="647" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln22 "/>
</bind>
</comp>

<comp id="650" class="1005" name="tmp_8_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="656" class="1005" name="tmp_7_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="11" slack="1"/>
<pin id="658" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="661" class="1005" name="trunc_ln22_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="52" slack="1"/>
<pin id="663" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln22_1 "/>
</bind>
</comp>

<comp id="666" class="1005" name="select_ln22_1_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="54" slack="1"/>
<pin id="668" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22_1 "/>
</bind>
</comp>

<comp id="673" class="1005" name="icmp_ln22_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="2"/>
<pin id="675" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="677" class="1005" name="icmp_ln22_1_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="2"/>
<pin id="679" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22_1 "/>
</bind>
</comp>

<comp id="681" class="1005" name="select_ln22_2_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="11" slack="1"/>
<pin id="683" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22_2 "/>
</bind>
</comp>

<comp id="689" class="1005" name="icmp_ln22_2_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="2"/>
<pin id="691" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22_2 "/>
</bind>
</comp>

<comp id="693" class="1005" name="select_ln22_4_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="16" slack="1"/>
<pin id="695" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22_4 "/>
</bind>
</comp>

<comp id="698" class="1005" name="select_ln22_3_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="16" slack="1"/>
<pin id="700" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22_3 "/>
</bind>
</comp>

<comp id="703" class="1005" name="trunc_ln22_3_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="16" slack="1"/>
<pin id="705" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln22_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="72" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="127"><net_src comp="120" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="131"><net_src comp="106" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="108" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="148"><net_src comp="128" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="128" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="150"><net_src comp="128" pin="1"/><net_sink comp="134" pin=10"/></net>

<net id="158"><net_src comp="74" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="120" pin="4"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="151" pin=4"/></net>

<net id="166"><net_src comp="151" pin="5"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="46" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="172"><net_src comp="48" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="110" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="110" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="110" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="179" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="187" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="110" pin="2"/><net_sink comp="193" pin=2"/></net>

<net id="206"><net_src comp="16" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="211"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="20" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="212" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="22" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="222" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="24" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="240" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="26" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="243" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="28" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="30" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="262"><net_src comp="249" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="32" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="243" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="34" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="276"><net_src comp="263" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="38" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="282"><net_src comp="232" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="271" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="279" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="40" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="283" pin="2"/><net_sink comp="289" pin=2"/></net>

<net id="303"><net_src comp="42" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="259" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="289" pin="3"/><net_sink comp="296" pin=2"/></net>

<net id="306"><net_src comp="44" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="307"><net_src comp="30" pin="0"/><net_sink comp="296" pin=4"/></net>

<net id="311"><net_src comp="308" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="319"><net_src comp="50" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="327"><net_src comp="320" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="52" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="323" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="28" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="54" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="341"><net_src comp="328" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="56" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="323" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="58" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="355"><net_src comp="342" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="60" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="62" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="365"><net_src comp="350" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="372"><net_src comp="64" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="361" pin="2"/><net_sink comp="367" pin=2"/></net>

<net id="381"><net_src comp="66" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="338" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="367" pin="3"/><net_sink comp="374" pin=2"/></net>

<net id="384"><net_src comp="68" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="385"><net_src comp="70" pin="0"/><net_sink comp="374" pin=4"/></net>

<net id="389"><net_src comp="374" pin="5"/><net_sink comp="386" pin=0"/></net>

<net id="396"><net_src comp="163" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="393" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="32" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="393" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="30" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="414"><net_src comp="76" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="393" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="44" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="420"><net_src comp="393" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="429"><net_src comp="78" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="80" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="424" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="82" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="435" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="447"><net_src comp="431" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="452"><net_src comp="84" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="86" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="421" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="453" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="453" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="88" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="459" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="90" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="92" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="459" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="486"><net_src comp="463" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="469" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="475" pin="2"/><net_sink comp="481" pin=2"/></net>

<net id="493"><net_src comp="453" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="88" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="504"><net_src comp="94" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="96" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="506"><net_src comp="98" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="511"><net_src comp="498" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="100" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="520"><net_src comp="495" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="513" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="507" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="516" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="10" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="102" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="104" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="541"><net_src comp="10" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="549"><net_src comp="542" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="553"><net_src comp="545" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="530" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="550" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="535" pin="3"/><net_sink comp="554" pin=2"/></net>

<net id="568"><net_src comp="173" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="179" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="578"><net_src comp="193" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="581"><net_src comp="575" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="585"><net_src comp="212" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="590"><net_src comp="216" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="595"><net_src comp="226" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="600"><net_src comp="232" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="605"><net_src comp="296" pin="5"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="610"><net_src comp="308" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="615"><net_src comp="312" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="620"><net_src comp="167" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="167" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="315" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="633"><net_src comp="386" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="638"><net_src comp="390" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="643"><net_src comp="151" pin="5"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="648"><net_src comp="397" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="653"><net_src comp="401" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="659"><net_src comp="409" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="664"><net_src comp="417" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="669"><net_src comp="441" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="672"><net_src comp="666" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="676"><net_src comp="448" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="463" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="481" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="687"><net_src comp="681" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="688"><net_src comp="681" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="692"><net_src comp="489" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="522" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="134" pin=8"/></net>

<net id="701"><net_src comp="554" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="134" pin=6"/></net>

<net id="706"><net_src comp="562" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="134" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: my_tanh : x | {1 }
	Port: my_tanh : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array | {9 10 }
	Port: my_tanh : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {9 10 }
	Port: my_tanh : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {9 10 }
  - Chain level:
	State 1
		br_ln16 : 1
		select_ln16 : 1
	State 2
		trunc_ln16 : 1
		zext_ln16 : 2
		sub_ln16_2 : 3
		zext_ln16_3 : 4
		sub_ln16_3 : 5
	State 3
		shl_ln16 : 1
		lshr_ln : 2
		zext_ln16_5 : 3
		tmp_4 : 2
		select_ln16_1 : 3
		sext_ln16 : 1
		add_ln16 : 4
		tmp_2 : 5
		LD : 6
	State 4
		tmp_9 : 1
	State 5
		br_ln16 : 1
	State 6
		br_ln17 : 1
	State 7
		shl_ln22 : 1
		lshr_ln1 : 2
		zext_ln22_2 : 3
		tmp_6 : 2
		select_ln22 : 3
		add_ln22 : 4
		tmp_3 : 5
		pi_assign : 6
		LD_1 : 7
	State 8
	State 9
		tmp_5 : 1
	State 10
		pf : 1
	State 11
		bitcast_ln735 : 1
		trunc_ln22 : 2
		tmp_8 : 2
		tmp_7 : 2
		trunc_ln22_1 : 2
	State 12
		zext_ln22_4 : 1
		sub_ln22_1 : 2
		select_ln22_1 : 3
		br_ln22 : 1
		sub_ln22_2 : 1
		trunc_ln22_2 : 2
		icmp_ln22_1 : 2
		add_ln22_1 : 3
		sub_ln22_3 : 3
		select_ln22_2 : 4
		icmp_ln22_2 : 2
		br_ln22 : 3
		br_ln22 : 3
	State 13
		icmp_ln22_4 : 1
		shl_ln22_1 : 1
		select_ln22_4 : 2
	State 14
		ashr_ln22 : 1
		trunc_ln22_4 : 2
		select_ln22_3 : 3
	State 15
		agg_result_0 : 1
		ret_ln26 : 2
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   | grp_generic_tanh_float_s_fu_151 |    37   | 27.6294 |   4973  |   4287  |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         sub_ln16_fu_187         |    0    |    0    |    0    |    23   |
|          |        sub_ln16_2_fu_216        |    0    |    0    |    0    |    13   |
|          |        sub_ln16_3_fu_226        |    0    |    0    |    0    |    13   |
|    sub   |        sub_ln16_1_fu_232        |    0    |    0    |    0    |    13   |
|          |         sub_ln22_fu_315         |    0    |    0    |    0    |    13   |
|          |        sub_ln22_1_fu_435        |    0    |    0    |    0    |    60   |
|          |        sub_ln22_2_fu_453        |    0    |    0    |    0    |    19   |
|          |        sub_ln22_3_fu_475        |    0    |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         icmp_ln16_fu_173        |    0    |    0    |    0    |    23   |
|          |         icmp_ln22_fu_448        |    0    |    0    |    0    |    70   |
|   icmp   |        icmp_ln22_1_fu_463       |    0    |    0    |    0    |    19   |
|          |        icmp_ln22_2_fu_489       |    0    |    0    |    0    |    19   |
|          |        icmp_ln22_4_fu_507       |    0    |    0    |    0    |    14   |
|          |        icmp_ln22_3_fu_530       |    0    |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|---------|
|   ashr   |         ashr_ln22_fu_545        |    0    |    0    |    0    |   161   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        select_ln16_fu_193       |    0    |    0    |    0    |    16   |
|          |       select_ln16_1_fu_271      |    0    |    0    |    0    |    11   |
|          |        select_ln22_fu_350       |    0    |    0    |    0    |    8    |
|  select  |       select_ln22_1_fu_441      |    0    |    0    |    0    |    54   |
|          |       select_ln22_2_fu_481      |    0    |    0    |    0    |    11   |
|          |       select_ln22_4_fu_522      |    0    |    0    |    0    |    16   |
|          |       select_ln22_5_fu_535      |    0    |    0    |    0    |    2    |
|          |       select_ln22_3_fu_554      |    0    |    0    |    0    |    16   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         shl_ln16_fu_243         |    0    |    0    |    0    |    35   |
|    shl   |         shl_ln22_fu_323         |    0    |    0    |    0    |    35   |
|          |        shl_ln22_1_fu_516        |    0    |    0    |    0    |    35   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         add_ln16_fu_283         |    0    |    0    |    0    |    18   |
|    add   |         add_ln22_fu_361         |    0    |    0    |    0    |    15   |
|          |        add_ln22_1_fu_469        |    0    |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|---------|
|   ctlz   |           tmp_1_fu_201          |    0    |    0    |    0    |    19   |
|----------|---------------------------------|---------|---------|---------|---------|
|   read   |        x_read_read_fu_110       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   fpext  |            grp_fu_163           |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   dcmp   |            grp_fu_167           |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            tmp_fu_179           |    0    |    0    |    0    |    0    |
| bitselect|           tmp_4_fu_263          |    0    |    0    |    0    |    0    |
|          |           tmp_6_fu_342          |    0    |    0    |    0    |    0    |
|          |           tmp_8_fu_401          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        trunc_ln16_fu_208        |    0    |    0    |    0    |    0    |
|          |           LD_1_fu_386           |    0    |    0    |    0    |    0    |
|          |        trunc_ln22_fu_397        |    0    |    0    |    0    |    0    |
|   trunc  |       trunc_ln22_1_fu_417       |    0    |    0    |    0    |    0    |
|          |       trunc_ln22_2_fu_459       |    0    |    0    |    0    |    0    |
|          |       trunc_ln22_5_fu_495       |    0    |    0    |    0    |    0    |
|          |       trunc_ln22_4_fu_550       |    0    |    0    |    0    |    0    |
|          |       trunc_ln22_3_fu_562       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         zext_ln16_fu_212        |    0    |    0    |    0    |    0    |
|          |        zext_ln16_3_fu_222       |    0    |    0    |    0    |    0    |
|          |        zext_ln16_1_fu_237       |    0    |    0    |    0    |    0    |
|          |        zext_ln16_2_fu_240       |    0    |    0    |    0    |    0    |
|          |        zext_ln16_5_fu_259       |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln16_4_fu_312       |    0    |    0    |    0    |    0    |
|          |         zext_ln22_fu_320        |    0    |    0    |    0    |    0    |
|          |        zext_ln22_2_fu_338       |    0    |    0    |    0    |    0    |
|          |        zext_ln22_1_fu_421       |    0    |    0    |    0    |    0    |
|          |        zext_ln22_4_fu_431       |    0    |    0    |    0    |    0    |
|          |     select_ln22_2cast_fu_513    |    0    |    0    |    0    |    0    |
|          |        zext_ln22_3_fu_542       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          lshr_ln_fu_249         |    0    |    0    |    0    |    0    |
|partselect|         lshr_ln1_fu_328         |    0    |    0    |    0    |    0    |
|          |           tmp_7_fu_409          |    0    |    0    |    0    |    0    |
|          |          tmp_10_fu_498          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   sext   |         sext_ln16_fu_279        |    0    |    0    |    0    |    0    |
|          |         sext_ln22_fu_358        |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           tmp_2_fu_289          |    0    |    0    |    0    |    0    |
|bitconcatenate|           tmp_3_fu_367          |    0    |    0    |    0    |    0    |
|          |     zext_ln22_4_cast_fu_424     |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|  partset |            LD_fu_296            |    0    |    0    |    0    |    0    |
|          |         pi_assign_fu_374        |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    37   | 27.6294 |   4973  |   5092  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     LD_1_reg_630    |   32   |
|      LD_reg_602     |   64   |
| agg_result_0_reg_128|   16   |
|bitcast_ln767_reg_607|   64   |
|bitcast_ln777_reg_635|   32   |
|  icmp_ln16_reg_565  |    1   |
| icmp_ln22_1_reg_677 |    1   |
| icmp_ln22_2_reg_689 |    1   |
|  icmp_ln22_reg_673  |    1   |
| select_ln16_reg_575 |   16   |
|select_ln22_1_reg_666|   54   |
|select_ln22_2_reg_681|   11   |
|select_ln22_3_reg_698|   16   |
|select_ln22_4_reg_693|   16   |
|  sub_ln16_1_reg_597 |    5   |
|  sub_ln16_2_reg_587 |    5   |
|  sub_ln16_3_reg_592 |    6   |
|   sub_ln22_reg_625  |    5   |
|    tmp_5_reg_640    |   32   |
|    tmp_7_reg_656    |   11   |
|    tmp_8_reg_650    |    1   |
|    tmp_9_reg_617    |    1   |
|     tmp_reg_569     |    1   |
|    tmp_s_reg_621    |    1   |
| trunc_ln22_1_reg_661|   52   |
| trunc_ln22_3_reg_703|   16   |
|  trunc_ln22_reg_645 |   63   |
|   x_assign_reg_116  |   32   |
| zext_ln16_4_reg_612 |   40   |
|  zext_ln16_reg_582  |    5   |
+---------------------+--------+
|        Total        |   601  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------|------|------|------|--------||---------||---------||---------|
|   x_assign_reg_116   |  p0  |   2  |  32  |   64   ||    0    ||    9    |
| agg_result_0_reg_128 |  p0  |   3  |  16  |   48   |
|      grp_fu_163      |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|      grp_fu_167      |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|      grp_fu_167      |  p1  |   2  |  64  |   128  |
|----------------------|------|------|------|--------||---------||---------||---------|
|         Total        |      |      |      |   432  || 8.08243 ||    0    ||    27   |
|----------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   37   |   27   |  4973  |  5092  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    0   |   27   |
|  Register |    -   |    -   |   601  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   37   |   35   |  5574  |  5119  |
+-----------+--------+--------+--------+--------+
