###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        66023   # Number of WRITE/WRITEP commands
num_reads_done                 =       340018   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       301853   # Number of read row buffer hits
num_read_cmds                  =       340018   # Number of READ/READP commands
num_writes_done                =        66023   # Number of read requests issued
num_write_row_hits             =        46415   # Number of write row buffer hits
num_act_cmds                   =        57969   # Number of ACT commands
num_pre_cmds                   =        57945   # Number of PRE commands
num_ondemand_pres              =        41746   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9186934   # Cyles of rank active rank.0
rank_active_cycles.1           =      8817299   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       813066   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1182701   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       370017   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2661   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          733   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          871   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1191   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          411   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          206   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          279   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          559   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          998   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28115   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =          389   # Write cmd latency (cycles)
write_latency[40-59]           =          563   # Write cmd latency (cycles)
write_latency[60-79]           =         1269   # Write cmd latency (cycles)
write_latency[80-99]           =         2490   # Write cmd latency (cycles)
write_latency[100-119]         =         3453   # Write cmd latency (cycles)
write_latency[120-139]         =         4963   # Write cmd latency (cycles)
write_latency[140-159]         =         4585   # Write cmd latency (cycles)
write_latency[160-179]         =         4225   # Write cmd latency (cycles)
write_latency[180-199]         =         3690   # Write cmd latency (cycles)
write_latency[200-]            =        40384   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       186271   # Read request latency (cycles)
read_latency[40-59]            =        55123   # Read request latency (cycles)
read_latency[60-79]            =        30582   # Read request latency (cycles)
read_latency[80-99]            =         9554   # Read request latency (cycles)
read_latency[100-119]          =         6886   # Read request latency (cycles)
read_latency[120-139]          =         5423   # Read request latency (cycles)
read_latency[140-159]          =         4332   # Read request latency (cycles)
read_latency[160-179]          =         3525   # Read request latency (cycles)
read_latency[180-199]          =         2800   # Read request latency (cycles)
read_latency[200-]             =        35522   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.29587e+08   # Write energy
read_energy                    =  1.37095e+09   # Read energy
act_energy                     =  1.58603e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.90272e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.67696e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.73265e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.50199e+09   # Active standby energy rank.1
average_read_latency           =      91.0646   # Average read request latency (cycles)
average_interarrival           =       24.627   # Average request interarrival latency (cycles)
total_energy                   =  1.47564e+10   # Total energy (pJ)
average_power                  =      1475.64   # Average power (mW)
average_bandwidth              =      3.46488   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        82862   # Number of WRITE/WRITEP commands
num_reads_done                 =       357315   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       316972   # Number of read row buffer hits
num_read_cmds                  =       357315   # Number of READ/READP commands
num_writes_done                =        82862   # Number of read requests issued
num_write_row_hits             =        61976   # Number of write row buffer hits
num_act_cmds                   =        61383   # Number of ACT commands
num_pre_cmds                   =        61361   # Number of PRE commands
num_ondemand_pres              =        43932   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8979116   # Cyles of rank active rank.0
rank_active_cycles.1           =      8935069   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1020884   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1064931   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       404197   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2805   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          687   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          890   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1203   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          332   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          198   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          268   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          517   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1000   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28080   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =          451   # Write cmd latency (cycles)
write_latency[40-59]           =          935   # Write cmd latency (cycles)
write_latency[60-79]           =         2586   # Write cmd latency (cycles)
write_latency[80-99]           =         4535   # Write cmd latency (cycles)
write_latency[100-119]         =         5560   # Write cmd latency (cycles)
write_latency[120-139]         =         6091   # Write cmd latency (cycles)
write_latency[140-159]         =         5002   # Write cmd latency (cycles)
write_latency[160-179]         =         4642   # Write cmd latency (cycles)
write_latency[180-199]         =         4127   # Write cmd latency (cycles)
write_latency[200-]            =        48927   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       181307   # Read request latency (cycles)
read_latency[40-59]            =        62220   # Read request latency (cycles)
read_latency[60-79]            =        36552   # Read request latency (cycles)
read_latency[80-99]            =        11816   # Read request latency (cycles)
read_latency[100-119]          =         7695   # Read request latency (cycles)
read_latency[120-139]          =         6022   # Read request latency (cycles)
read_latency[140-159]          =         4417   # Read request latency (cycles)
read_latency[160-179]          =         3492   # Read request latency (cycles)
read_latency[180-199]          =         3004   # Read request latency (cycles)
read_latency[200-]             =        40790   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.13647e+08   # Write energy
read_energy                    =  1.44069e+09   # Read energy
act_energy                     =  1.67944e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.90024e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.11167e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.60297e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.57548e+09   # Active standby energy rank.1
average_read_latency           =      99.8048   # Average read request latency (cycles)
average_interarrival           =      22.7172   # Average request interarrival latency (cycles)
total_energy                   =  1.49066e+10   # Total energy (pJ)
average_power                  =      1490.66   # Average power (mW)
average_bandwidth              =      3.75618   # Average bandwidth
