#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun 15 17:24:41 2021
# Process ID: 14000
# Current directory: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15860 C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.xpr
# Log file: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/vivado.log
# Journal file: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 753.699 ; gain = 134.711
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.tmp/myip_v1_0_project c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pearray.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/pe_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 948.016 ; gain = 33.133
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pearray.v] -no_script -reset -force -quiet
remove_files  c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pearray.v
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] floating_point_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pearray.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pearray.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
set_property core_revision 26 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- user.org:user:myip:1.0 - myip_0
Successfully read diagram <design_1> from BD file <C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myip_0_0 (myip_v1.0 1.0) from revision 25 to revision 26
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1040.449 ; gain = 68.512
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1275.754 ; gain = 235.305
export_ip_user_files -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files -ipstatic_source_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/modelsim} {questa=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/questa} {riviera=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/riviera} {activehdl=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Jun 15 18:07:59 2021] Launched synth_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/synth_1/runme.log
[Tue Jun 15 18:07:59 2021] Launched impl_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 6678 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/clk_wiz_0_4/clk_wiz_0.xdc] for cell 'design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_CTRL/u_clk_180/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/clk_wiz_0_4/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/clk_wiz_0_4/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3515.609 ; gain = 762.113
Finished Parsing XDC File [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/clk_wiz_0_4/clk_wiz_0.xdc] for cell 'design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_CTRL/u_clk_180/inst'
Parsing XDC File [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.246 . Memory (MB): peak = 3521.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:28 ; elapsed = 00:01:06 . Memory (MB): peak = 3521.176 ; gain = 1211.680
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
close_design
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.tmp/myip_v1_0_project c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/pe_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3521.176 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] floating_point_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 27 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myip_0_0 (myip_v1.0 1.0) from revision 26 to revision 27
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3521.176 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files -ipstatic_source_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/modelsim} {questa=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/questa} {riviera=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/riviera} {activehdl=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Jun 15 18:41:35 2021] Launched synth_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/synth_1/runme.log
[Tue Jun 15 18:41:35 2021] Launched impl_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.tmp/myip_v1_0_project c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/pe_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3521.176 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] floating_point_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 28 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 29 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myip_0_0 (myip_v1.0 1.0) from revision 27 to revision 29
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3522.258 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files -ipstatic_source_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/modelsim} {questa=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/questa} {riviera=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/riviera} {activehdl=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Jun 15 19:10:45 2021] Launched synth_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/synth_1/runme.log
[Tue Jun 15 19:10:45 2021] Launched impl_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/impl_1/runme.log
get_param place.sliceLegEffortLimit
1000
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.tmp/myip_v1_0_project c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/pe_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3535.188 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] floating_point_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 30 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myip_0_0 (myip_v1.0 1.0) from revision 29 to revision 30
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3535.188 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files -ipstatic_source_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/modelsim} {questa=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/questa} {riviera=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/riviera} {activehdl=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Jun 15 19:37:33 2021] Launched synth_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/synth_1/runme.log
[Tue Jun 15 19:37:33 2021] Launched impl_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/impl_1/runme.log
reset_run impl_1
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.tmp/myip_v1_0_project c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/pe_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3535.188 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] floating_point_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 31 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myip_0_0 (myip_v1.0 1.0) from revision 30 to revision 31
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3535.188 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files -ipstatic_source_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/modelsim} {questa=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/questa} {riviera=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/riviera} {activehdl=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Jun 15 19:52:11 2021] Launched synth_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/synth_1/runme.log
[Tue Jun 15 19:52:11 2021] Launched impl_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.tmp/myip_v1_0_project c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/pe_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3535.188 ; gain = 0.000
update_compile_order -fileset sources_1
current_project lab10.3
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] floating_point_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 32 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myip_0_0 (myip_v1.0 1.0) from revision 31 to revision 32
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3535.188 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files -ipstatic_source_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/modelsim} {questa=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/questa} {riviera=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/riviera} {activehdl=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Jun 15 20:56:10 2021] Launched synth_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/synth_1/runme.log
[Tue Jun 15 20:56:10 2021] Launched impl_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/impl_1/runme.log
get_param
ERROR: [Common 17-163] Missing value for option 'name', please type 'get_param -help' for usage info.
get_param place.sliceLegEffortLimit
1000
set_param place.sliceLegEffortLimit 10000
10000
areaOptimized_high
invalid command name "areaOptimized_high"
areaOptimized_high directive
invalid command name "areaOptimized_high"
set_property -name {STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS} -value -no_fanout_opt -objects [get_runs impl_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -jobs 12
[Tue Jun 15 21:16:57 2021] Launched impl_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 12
[Tue Jun 15 21:17:36 2021] Launched impl_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
launch_runs synth_1 -jobs 12
[Tue Jun 15 21:17:57 2021] Launched synth_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Tue Jun 15 21:25:48 2021] Launched impl_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.tmp/myip_v1_0_project c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/pe_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3993.742 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.C_Mult_Usage {Full_Usage} CONFIG.C_Latency {19}] [get_ips floating_point_0]
generate_target all [get_files  c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/floating_point_0_1/floating_point_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_0'...
export_ip_user_files -of_objects [get_files c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/floating_point_0_1/floating_point_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/floating_point_0_1/floating_point_0.xci] -directory c:/users/khj/desktop/hsd/hsd_lab/lab10.5/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/khj/desktop/hsd/hsd_lab/lab10.5/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/khj/desktop/hsd/hsd_lab/lab10.5/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/khj/desktop/hsd/hsd_lab/lab10.5/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/khj/desktop/hsd/hsd_lab/lab10.5/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/khj/desktop/hsd/hsd_lab/lab10.5/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/khj/desktop/hsd/hsd_lab/lab10.5/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project lab10.3
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] floating_point_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 33 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.tmp/myip_v1_0_project c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/pe_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3993.742 ; gain = 0.000
update_compile_order -fileset sources_1
set_property core_revision 34 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 35 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myip_0_0 (myip_v1.0 1.0) from revision 32 to revision 35
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3993.742 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files -ipstatic_source_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/modelsim} {questa=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/questa} {riviera=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/riviera} {activehdl=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Jun 15 23:18:03 2021] Launched synth_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/synth_1/runme.log
[Tue Jun 15 23:18:03 2021] Launched impl_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/impl_1/runme.log
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.tmp/myip_v1_0_project c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/pe_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3993.742 ; gain = 0.000
update_compile_order -fileset sources_1
current_project lab10.3
current_project myip_v1_0_project
set_property -dict [list CONFIG.C_Mult_Usage {Medium_Usage} CONFIG.C_Latency {16}] [get_ips floating_point_0]
generate_target all [get_files  c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/floating_point_0_1/floating_point_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_0'...
export_ip_user_files -of_objects [get_files c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/floating_point_0_1/floating_point_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/floating_point_0_1/floating_point_0.xci] -directory c:/users/khj/desktop/hsd/hsd_lab/lab10.5/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/khj/desktop/hsd/hsd_lab/lab10.5/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/khj/desktop/hsd/hsd_lab/lab10.5/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/khj/desktop/hsd/hsd_lab/lab10.5/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/khj/desktop/hsd/hsd_lab/lab10.5/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/khj/desktop/hsd/hsd_lab/lab10.5/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/khj/desktop/hsd/hsd_lab/lab10.5/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project lab10.3
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] floating_point_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 36 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myip_0_0 (myip_v1.0 1.0) from revision 35 to revision 36
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3993.742 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files -ipstatic_source_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/modelsim} {questa=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/questa} {riviera=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/riviera} {activehdl=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 12
[Tue Jun 15 23:35:25 2021] Launched synth_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/synth_1/runme.log
[Tue Jun 15 23:35:25 2021] Launched impl_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/impl_1/runme.log
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.tmp/myip_v1_0_project c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/pe_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3993.742 ; gain = 0.000
update_compile_order -fileset sources_1
current_project lab10.3
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] floating_point_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 37 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myip_0_0 (myip_v1.0 1.0) from revision 36 to revision 37
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3993.742 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files -ipstatic_source_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/modelsim} {questa=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/questa} {riviera=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/riviera} {activehdl=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jun 16 00:31:45 2021] Launched synth_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/synth_1/runme.log
[Wed Jun 16 00:31:45 2021] Launched impl_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/impl_1/runme.log
report_ip_status -name ip_status 
reset_run impl_1
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.tmp/myip_v1_0_project c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/pe_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3993.742 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] floating_point_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/clk_wiz_0_4/clk_wiz_0.xci'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/clk_wiz_0_4/clk_wiz_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/clk_wiz_0_4/clk_wiz_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
set_property core_revision 38 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myip_0_0 (myip_v1.0 1.0) from revision 37 to revision 38
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.5\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3993.742 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files -ipstatic_source_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/modelsim} {questa=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/questa} {riviera=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/riviera} {activehdl=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jun 16 00:51:09 2021] Launched synth_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/synth_1/runme.log
[Wed Jun 16 00:51:09 2021] Launched impl_1...
Run output will be captured here: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 6041 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4689.762 ; gain = 48.594
Restored from archive | CPU: 9.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4689.762 ; gain = 48.594
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.233 . Memory (MB): peak = 4689.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 178 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 176 instances
  SRLC32E => SRL16E: 2 instances

open_run: Time (s): cpu = 00:01:01 ; elapsed = 00:00:57 . Memory (MB): peak = 4718.867 ; gain = 725.125
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
open_report: Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 4958.023 ; gain = 239.156
close_design
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10.3.tmp/myip_v1_0_project c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/my_pe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/src/pe_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5538.895 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] floating_point_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.5/lab10_ip_repo/myip_1.0/component.xml' ignored by IP packager.
