|udp_loopback
clk => dly_cnt[0].CLK
clk => dly_cnt[1].CLK
clk => dly_cnt[2].CLK
clk => dly_cnt[3].CLK
clk => dly_cnt[4].CLK
clk => dly_cnt[5].CLK
clk => dly_cnt[6].CLK
clk => dly_cnt[7].CLK
clk => dly_cnt[8].CLK
clk => dly_cnt[9].CLK
clk => dly_cnt[10].CLK
clk => dly_cnt[11].CLK
clk => dly_cnt[12].CLK
clk => dly_cnt[13].CLK
clk => dly_cnt[14].CLK
clk => dly_cnt[15].CLK
clk => dly_cnt[16].CLK
clk => dly_cnt[17].CLK
clk => dly_cnt[18].CLK
clk => dly_cnt[19].CLK
clk => dly_cnt[20].CLK
clk => dly_cnt[21].CLK
clk => dly_cnt[22].CLK
clk => dly_cnt[23].CLK
clk => dly_cnt[24].CLK
clk => dly_cnt[25].CLK
clk => dly_cnt[26].CLK
clk => dly_cnt[27].CLK
clk => dly_cnt[28].CLK
clk => dly_cnt[29].CLK
clk => dly_cnt[30].CLK
clk => dly_cnt[31].CLK
clk => dly_cnt[32].CLK
rst_n => rst_n.IN2
eth_rxc => eth_rxc.IN1
eth_rxd[0] => eth_rxd[0].IN1
eth_rxd[1] => eth_rxd[1].IN1
eth_rxd[2] => eth_rxd[2].IN1
eth_rxd[3] => eth_rxd[3].IN1
eth_rxdv => eth_rxdv.IN1
eth_gtxc <= gmii_to_rgmii:u_gmii_to_rgmii.rgmii_tx_clk
eth_txd[0] <= gmii_to_rgmii:u_gmii_to_rgmii.rgmii_tx_data
eth_txd[1] <= gmii_to_rgmii:u_gmii_to_rgmii.rgmii_tx_data
eth_txd[2] <= gmii_to_rgmii:u_gmii_to_rgmii.rgmii_tx_data
eth_txd[3] <= gmii_to_rgmii:u_gmii_to_rgmii.rgmii_tx_data
eth_txen <= gmii_to_rgmii:u_gmii_to_rgmii.rgmii_tx_en
led <= led~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_rst_n <= <VCC>


|udp_loopback|eth_dcfifo:eth_dcfifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw
rdusedw[11] <= dcfifo:dcfifo_component.rdusedw
rdusedw[12] <= dcfifo:dcfifo_component.rdusedw
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw
wrusedw[11] <= dcfifo:dcfifo_component.wrusedw
wrusedw[12] <= dcfifo:dcfifo_component.wrusedw


|udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component
data[0] => dcfifo_aam1:auto_generated.data[0]
data[1] => dcfifo_aam1:auto_generated.data[1]
data[2] => dcfifo_aam1:auto_generated.data[2]
data[3] => dcfifo_aam1:auto_generated.data[3]
data[4] => dcfifo_aam1:auto_generated.data[4]
data[5] => dcfifo_aam1:auto_generated.data[5]
data[6] => dcfifo_aam1:auto_generated.data[6]
data[7] => dcfifo_aam1:auto_generated.data[7]
q[0] <= dcfifo_aam1:auto_generated.q[0]
q[1] <= dcfifo_aam1:auto_generated.q[1]
q[2] <= dcfifo_aam1:auto_generated.q[2]
q[3] <= dcfifo_aam1:auto_generated.q[3]
q[4] <= dcfifo_aam1:auto_generated.q[4]
q[5] <= dcfifo_aam1:auto_generated.q[5]
q[6] <= dcfifo_aam1:auto_generated.q[6]
q[7] <= dcfifo_aam1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_aam1:auto_generated.rdclk
rdreq => dcfifo_aam1:auto_generated.rdreq
wrclk => dcfifo_aam1:auto_generated.wrclk
wrreq => dcfifo_aam1:auto_generated.wrreq
aclr => dcfifo_aam1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_aam1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_aam1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_aam1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_aam1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_aam1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_aam1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_aam1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_aam1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_aam1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_aam1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_aam1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_aam1:auto_generated.rdusedw[11]
rdusedw[12] <= dcfifo_aam1:auto_generated.rdusedw[12]
wrusedw[0] <= dcfifo_aam1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_aam1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_aam1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_aam1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_aam1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_aam1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_aam1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_aam1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_aam1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_aam1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_aam1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_aam1:auto_generated.wrusedw[11]
wrusedw[12] <= dcfifo_aam1:auto_generated.wrusedw[12]


|udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated
aclr => a_graycounter_877:rdptr_g1p.aclr
aclr => altsyncram_5o41:fifo_ram.aclr1
aclr => rdptr_g[12].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_5o41:fifo_ram.data_a[0]
data[1] => altsyncram_5o41:fifo_ram.data_a[1]
data[2] => altsyncram_5o41:fifo_ram.data_a[2]
data[3] => altsyncram_5o41:fifo_ram.data_a[3]
data[4] => altsyncram_5o41:fifo_ram.data_a[4]
data[5] => altsyncram_5o41:fifo_ram.data_a[5]
data[6] => altsyncram_5o41:fifo_ram.data_a[6]
data[7] => altsyncram_5o41:fifo_ram.data_a[7]
q[0] <= altsyncram_5o41:fifo_ram.q_b[0]
q[1] <= altsyncram_5o41:fifo_ram.q_b[1]
q[2] <= altsyncram_5o41:fifo_ram.q_b[2]
q[3] <= altsyncram_5o41:fifo_ram.q_b[3]
q[4] <= altsyncram_5o41:fifo_ram.q_b[4]
q[5] <= altsyncram_5o41:fifo_ram.q_b[5]
q[6] <= altsyncram_5o41:fifo_ram.q_b[6]
q[7] <= altsyncram_5o41:fifo_ram.q_b[7]
rdclk => a_graycounter_877:rdptr_g1p.clock
rdclk => altsyncram_5o41:fifo_ram.clock1
rdclk => dffpipe_8d9:rdfull_reg.clock
rdclk => dffpipe_re9:rs_brp.clock
rdclk => dffpipe_re9:rs_bwp.clock
rdclk => alt_synch_pipe_bpl:rs_dgwp.clock
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdfull <= cmpr_q76:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[12] <= dffpipe_8d9:rdfull_reg.q[0]
wrclk => a_graycounter_4lc:wrptr_g1p.clock
wrclk => altsyncram_5o41:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => dffpipe_8d9:wrfull_reg.clock
wrclk => dffpipe_re9:ws_brp.clock
wrclk => dffpipe_re9:ws_bwp.clock
wrclk => alt_synch_pipe_cpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[12] <= dffpipe_8d9:wrfull_reg.q[0]


|udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|a_gray2bin_9ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|a_gray2bin_9ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|a_gray2bin_9ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|a_gray2bin_9ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|a_graycounter_877:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[3].IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => counter5a12.CLK
clock => parity6.CLK
clock => sub_parity7a[3].CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a12.DB_MAX_OUTPUT_PORT_TYPE


|udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|a_graycounter_4lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[3].IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => parity9.CLK
clock => sub_parity10a[3].CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE


|udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|altsyncram_5o41:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[11] => ram_block11a0.PORTAADDR11
address_a[11] => ram_block11a1.PORTAADDR11
address_a[11] => ram_block11a2.PORTAADDR11
address_a[11] => ram_block11a3.PORTAADDR11
address_a[11] => ram_block11a4.PORTAADDR11
address_a[11] => ram_block11a5.PORTAADDR11
address_a[11] => ram_block11a6.PORTAADDR11
address_a[11] => ram_block11a7.PORTAADDR11
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[11] => ram_block11a0.PORTBADDR11
address_b[11] => ram_block11a1.PORTBADDR11
address_b[11] => ram_block11a2.PORTBADDR11
address_b[11] => ram_block11a3.PORTBADDR11
address_b[11] => ram_block11a4.PORTBADDR11
address_b[11] => ram_block11a5.PORTBADDR11
address_b[11] => ram_block11a6.PORTBADDR11
address_b[11] => ram_block11a7.PORTBADDR11
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|dffpipe_8d9:rdfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|dffpipe_re9:rs_brp
clock => dffe13a[12].CLK
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[12].ACLR
clrn => dffe13a[11].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
d[11] => dffe13a[11].IN0
d[12] => dffe13a[12].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe13a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe13a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe13a[12].DB_MAX_OUTPUT_PORT_TYPE


|udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|dffpipe_re9:rs_bwp
clock => dffe13a[12].CLK
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[12].ACLR
clrn => dffe13a[11].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
d[11] => dffe13a[11].IN0
d[12] => dffe13a[12].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe13a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe13a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe13a[12].DB_MAX_OUTPUT_PORT_TYPE


|udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp
clock => dffpipe_se9:dffpipe14.clock
clrn => dffpipe_se9:dffpipe14.clrn
d[0] => dffpipe_se9:dffpipe14.d[0]
d[1] => dffpipe_se9:dffpipe14.d[1]
d[2] => dffpipe_se9:dffpipe14.d[2]
d[3] => dffpipe_se9:dffpipe14.d[3]
d[4] => dffpipe_se9:dffpipe14.d[4]
d[5] => dffpipe_se9:dffpipe14.d[5]
d[6] => dffpipe_se9:dffpipe14.d[6]
d[7] => dffpipe_se9:dffpipe14.d[7]
d[8] => dffpipe_se9:dffpipe14.d[8]
d[9] => dffpipe_se9:dffpipe14.d[9]
d[10] => dffpipe_se9:dffpipe14.d[10]
d[11] => dffpipe_se9:dffpipe14.d[11]
d[12] => dffpipe_se9:dffpipe14.d[12]
q[0] <= dffpipe_se9:dffpipe14.q[0]
q[1] <= dffpipe_se9:dffpipe14.q[1]
q[2] <= dffpipe_se9:dffpipe14.q[2]
q[3] <= dffpipe_se9:dffpipe14.q[3]
q[4] <= dffpipe_se9:dffpipe14.q[4]
q[5] <= dffpipe_se9:dffpipe14.q[5]
q[6] <= dffpipe_se9:dffpipe14.q[6]
q[7] <= dffpipe_se9:dffpipe14.q[7]
q[8] <= dffpipe_se9:dffpipe14.q[8]
q[9] <= dffpipe_se9:dffpipe14.q[9]
q[10] <= dffpipe_se9:dffpipe14.q[10]
q[11] <= dffpipe_se9:dffpipe14.q[11]
q[12] <= dffpipe_se9:dffpipe14.q[12]


|udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14
clock => dffe15a[12].CLK
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[12].CLK
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe15a[12].ACLR
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
clrn => dffe16a[12].ACLR
clrn => dffe16a[11].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
d[11] => dffe15a[11].IN0
d[12] => dffe15a[12].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe16a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe16a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe16a[12].DB_MAX_OUTPUT_PORT_TYPE


|udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|dffpipe_3dc:wraclr
clock => dffe17a[0].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[0].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE


|udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|dffpipe_8d9:wrfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|dffpipe_re9:ws_brp
clock => dffe13a[12].CLK
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[12].ACLR
clrn => dffe13a[11].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
d[11] => dffe13a[11].IN0
d[12] => dffe13a[12].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe13a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe13a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe13a[12].DB_MAX_OUTPUT_PORT_TYPE


|udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|dffpipe_re9:ws_bwp
clock => dffe13a[12].CLK
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[12].ACLR
clrn => dffe13a[11].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
d[11] => dffe13a[11].IN0
d[12] => dffe13a[12].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe13a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe13a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe13a[12].DB_MAX_OUTPUT_PORT_TYPE


|udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp
clock => dffpipe_te9:dffpipe19.clock
clrn => dffpipe_te9:dffpipe19.clrn
d[0] => dffpipe_te9:dffpipe19.d[0]
d[1] => dffpipe_te9:dffpipe19.d[1]
d[2] => dffpipe_te9:dffpipe19.d[2]
d[3] => dffpipe_te9:dffpipe19.d[3]
d[4] => dffpipe_te9:dffpipe19.d[4]
d[5] => dffpipe_te9:dffpipe19.d[5]
d[6] => dffpipe_te9:dffpipe19.d[6]
d[7] => dffpipe_te9:dffpipe19.d[7]
d[8] => dffpipe_te9:dffpipe19.d[8]
d[9] => dffpipe_te9:dffpipe19.d[9]
d[10] => dffpipe_te9:dffpipe19.d[10]
d[11] => dffpipe_te9:dffpipe19.d[11]
d[12] => dffpipe_te9:dffpipe19.d[12]
q[0] <= dffpipe_te9:dffpipe19.q[0]
q[1] <= dffpipe_te9:dffpipe19.q[1]
q[2] <= dffpipe_te9:dffpipe19.q[2]
q[3] <= dffpipe_te9:dffpipe19.q[3]
q[4] <= dffpipe_te9:dffpipe19.q[4]
q[5] <= dffpipe_te9:dffpipe19.q[5]
q[6] <= dffpipe_te9:dffpipe19.q[6]
q[7] <= dffpipe_te9:dffpipe19.q[7]
q[8] <= dffpipe_te9:dffpipe19.q[8]
q[9] <= dffpipe_te9:dffpipe19.q[9]
q[10] <= dffpipe_te9:dffpipe19.q[10]
q[11] <= dffpipe_te9:dffpipe19.q[11]
q[12] <= dffpipe_te9:dffpipe19.q[12]


|udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19
clock => dffe20a[12].CLK
clock => dffe20a[11].CLK
clock => dffe20a[10].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[12].CLK
clock => dffe21a[11].CLK
clock => dffe21a[10].CLK
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[12].ACLR
clrn => dffe20a[11].ACLR
clrn => dffe20a[10].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[12].ACLR
clrn => dffe21a[11].ACLR
clrn => dffe21a[10].ACLR
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
d[5] => dffe20a[5].IN0
d[6] => dffe20a[6].IN0
d[7] => dffe20a[7].IN0
d[8] => dffe20a[8].IN0
d[9] => dffe20a[9].IN0
d[10] => dffe20a[10].IN0
d[11] => dffe20a[11].IN0
d[12] => dffe20a[12].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe21a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe21a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe21a[12].DB_MAX_OUTPUT_PORT_TYPE


|udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|cmpr_q76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|cmpr_q76:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|cmpr_q76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|udp_loopback|pll_rx:pll_rx
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|udp_loopback|pll_rx:pll_rx|altpll:altpll_component
inclk[0] => pll_rx_altpll:auto_generated.inclk[0]
inclk[1] => pll_rx_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|udp_loopback|pll_rx:pll_rx|altpll:altpll_component|pll_rx_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|udp_loopback|rgmii_to_gmii:u_rgmii_to_gmii
rgmii_rxc => rgmii_rxc.IN2
rgmii_rxd[0] => rgmii_rxd[0].IN1
rgmii_rxd[1] => rgmii_rxd[1].IN1
rgmii_rxd[2] => rgmii_rxd[2].IN1
rgmii_rxd[3] => rgmii_rxd[3].IN1
rgmii_rxdv => rgmii_rxdv.IN1
gmii_rxc <= rgmii_rxc.DB_MAX_OUTPUT_PORT_TYPE
gmii_rxd[0] <= ddi_x4:ddi_x4_inst.dataout_l
gmii_rxd[1] <= ddi_x4:ddi_x4_inst.dataout_l
gmii_rxd[2] <= ddi_x4:ddi_x4_inst.dataout_l
gmii_rxd[3] <= ddi_x4:ddi_x4_inst.dataout_l
gmii_rxd[4] <= ddi_x4:ddi_x4_inst.dataout_h
gmii_rxd[5] <= ddi_x4:ddi_x4_inst.dataout_h
gmii_rxd[6] <= ddi_x4:ddi_x4_inst.dataout_h
gmii_rxd[7] <= ddi_x4:ddi_x4_inst.dataout_h
gmii_rxdv <= ddi_x1:ddi_x1_inst.dataout_l


|udp_loopback|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst
datain[0] => datain[0].IN1
datain[1] => datain[1].IN1
datain[2] => datain[2].IN1
datain[3] => datain[3].IN1
inclock => inclock.IN1
dataout_h[0] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[1] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[2] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[3] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_l[0] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[1] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[2] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[3] <= altddio_in:ALTDDIO_IN_component.dataout_l


|udp_loopback|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component
datain[0] => ddio_in_bhf:auto_generated.datain[0]
datain[1] => ddio_in_bhf:auto_generated.datain[1]
datain[2] => ddio_in_bhf:auto_generated.datain[2]
datain[3] => ddio_in_bhf:auto_generated.datain[3]
inclock => ddio_in_bhf:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_bhf:auto_generated.dataout_h[0]
dataout_h[1] <= ddio_in_bhf:auto_generated.dataout_h[1]
dataout_h[2] <= ddio_in_bhf:auto_generated.dataout_h[2]
dataout_h[3] <= ddio_in_bhf:auto_generated.dataout_h[3]
dataout_l[0] <= ddio_in_bhf:auto_generated.dataout_l[0]
dataout_l[1] <= ddio_in_bhf:auto_generated.dataout_l[1]
dataout_l[2] <= ddio_in_bhf:auto_generated.dataout_l[2]
dataout_l[3] <= ddio_in_bhf:auto_generated.dataout_l[3]


|udp_loopback|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
datain[1] => input_cell_h[1].DATAIN
datain[1] => input_cell_l[1].DATAIN
datain[2] => input_cell_h[2].DATAIN
datain[2] => input_cell_l[2].DATAIN
datain[3] => input_cell_h[3].DATAIN
datain[3] => input_cell_l[3].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[1] <= input_cell_h[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[2] <= input_cell_h[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[3] <= input_cell_h[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[1] <= input_latch_l[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[2] <= input_latch_l[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[3] <= input_latch_l[3].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[3].IN0
inclock => input_cell_h[3].CLK
inclock => input_cell_h[2].CLK
inclock => input_cell_h[1].CLK
inclock => input_cell_h[0].CLK
inclock => input_latch_l[3].CLK
inclock => input_latch_l[2].CLK
inclock => input_latch_l[1].CLK
inclock => input_latch_l[0].CLK


|udp_loopback|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst
datain[0] => datain[0].IN1
inclock => inclock.IN1
dataout_h[0] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_l[0] <= altddio_in:ALTDDIO_IN_component.dataout_l


|udp_loopback|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component
datain[0] => ddio_in_8hf:auto_generated.datain[0]
inclock => ddio_in_8hf:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_8hf:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_8hf:auto_generated.dataout_l[0]


|udp_loopback|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|udp_loopback|eth_udp_rx_gmii:eth_udp_rx_gmii
rst_n => rst_n.IN2
local_mac[0] => reg_local_mac[0].DATAIN
local_mac[1] => reg_local_mac[1].DATAIN
local_mac[2] => reg_local_mac[2].DATAIN
local_mac[3] => reg_local_mac[3].DATAIN
local_mac[4] => reg_local_mac[4].DATAIN
local_mac[5] => reg_local_mac[5].DATAIN
local_mac[6] => reg_local_mac[6].DATAIN
local_mac[7] => reg_local_mac[7].DATAIN
local_mac[8] => reg_local_mac[8].DATAIN
local_mac[9] => reg_local_mac[9].DATAIN
local_mac[10] => reg_local_mac[10].DATAIN
local_mac[11] => reg_local_mac[11].DATAIN
local_mac[12] => reg_local_mac[12].DATAIN
local_mac[13] => reg_local_mac[13].DATAIN
local_mac[14] => reg_local_mac[14].DATAIN
local_mac[15] => reg_local_mac[15].DATAIN
local_mac[16] => reg_local_mac[16].DATAIN
local_mac[17] => reg_local_mac[17].DATAIN
local_mac[18] => reg_local_mac[18].DATAIN
local_mac[19] => reg_local_mac[19].DATAIN
local_mac[20] => reg_local_mac[20].DATAIN
local_mac[21] => reg_local_mac[21].DATAIN
local_mac[22] => reg_local_mac[22].DATAIN
local_mac[23] => reg_local_mac[23].DATAIN
local_mac[24] => reg_local_mac[24].DATAIN
local_mac[25] => reg_local_mac[25].DATAIN
local_mac[26] => reg_local_mac[26].DATAIN
local_mac[27] => reg_local_mac[27].DATAIN
local_mac[28] => reg_local_mac[28].DATAIN
local_mac[29] => reg_local_mac[29].DATAIN
local_mac[30] => reg_local_mac[30].DATAIN
local_mac[31] => reg_local_mac[31].DATAIN
local_mac[32] => reg_local_mac[32].DATAIN
local_mac[33] => reg_local_mac[33].DATAIN
local_mac[34] => reg_local_mac[34].DATAIN
local_mac[35] => reg_local_mac[35].DATAIN
local_mac[36] => reg_local_mac[36].DATAIN
local_mac[37] => reg_local_mac[37].DATAIN
local_mac[38] => reg_local_mac[38].DATAIN
local_mac[39] => reg_local_mac[39].DATAIN
local_mac[40] => reg_local_mac[40].DATAIN
local_mac[41] => reg_local_mac[41].DATAIN
local_mac[42] => reg_local_mac[42].DATAIN
local_mac[43] => reg_local_mac[43].DATAIN
local_mac[44] => reg_local_mac[44].DATAIN
local_mac[45] => reg_local_mac[45].DATAIN
local_mac[46] => reg_local_mac[46].DATAIN
local_mac[47] => reg_local_mac[47].DATAIN
local_ip[0] => reg_local_ip[0].DATAIN
local_ip[1] => reg_local_ip[1].DATAIN
local_ip[2] => reg_local_ip[2].DATAIN
local_ip[3] => reg_local_ip[3].DATAIN
local_ip[4] => reg_local_ip[4].DATAIN
local_ip[5] => reg_local_ip[5].DATAIN
local_ip[6] => reg_local_ip[6].DATAIN
local_ip[7] => reg_local_ip[7].DATAIN
local_ip[8] => reg_local_ip[8].DATAIN
local_ip[9] => reg_local_ip[9].DATAIN
local_ip[10] => reg_local_ip[10].DATAIN
local_ip[11] => reg_local_ip[11].DATAIN
local_ip[12] => reg_local_ip[12].DATAIN
local_ip[13] => reg_local_ip[13].DATAIN
local_ip[14] => reg_local_ip[14].DATAIN
local_ip[15] => reg_local_ip[15].DATAIN
local_ip[16] => reg_local_ip[16].DATAIN
local_ip[17] => reg_local_ip[17].DATAIN
local_ip[18] => reg_local_ip[18].DATAIN
local_ip[19] => reg_local_ip[19].DATAIN
local_ip[20] => reg_local_ip[20].DATAIN
local_ip[21] => reg_local_ip[21].DATAIN
local_ip[22] => reg_local_ip[22].DATAIN
local_ip[23] => reg_local_ip[23].DATAIN
local_ip[24] => reg_local_ip[24].DATAIN
local_ip[25] => reg_local_ip[25].DATAIN
local_ip[26] => reg_local_ip[26].DATAIN
local_ip[27] => reg_local_ip[27].DATAIN
local_ip[28] => reg_local_ip[28].DATAIN
local_ip[29] => reg_local_ip[29].DATAIN
local_ip[30] => reg_local_ip[30].DATAIN
local_ip[31] => reg_local_ip[31].DATAIN
local_port[0] => reg_local_port[0].DATAIN
local_port[1] => reg_local_port[1].DATAIN
local_port[2] => reg_local_port[2].DATAIN
local_port[3] => reg_local_port[3].DATAIN
local_port[4] => reg_local_port[4].DATAIN
local_port[5] => reg_local_port[5].DATAIN
local_port[6] => reg_local_port[6].DATAIN
local_port[7] => reg_local_port[7].DATAIN
local_port[8] => reg_local_port[8].DATAIN
local_port[9] => reg_local_port[9].DATAIN
local_port[10] => reg_local_port[10].DATAIN
local_port[11] => reg_local_port[11].DATAIN
local_port[12] => reg_local_port[12].DATAIN
local_port[13] => reg_local_port[13].DATAIN
local_port[14] => reg_local_port[14].DATAIN
local_port[15] => reg_local_port[15].DATAIN
clk_125m_o <= clk_125m.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[0] <= exter_mac[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[1] <= exter_mac[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[2] <= exter_mac[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[3] <= exter_mac[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[4] <= exter_mac[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[5] <= exter_mac[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[6] <= exter_mac[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[7] <= exter_mac[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[8] <= exter_mac[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[9] <= exter_mac[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[10] <= exter_mac[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[11] <= exter_mac[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[12] <= exter_mac[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[13] <= exter_mac[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[14] <= exter_mac[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[15] <= exter_mac[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[16] <= exter_mac[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[17] <= exter_mac[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[18] <= exter_mac[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[19] <= exter_mac[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[20] <= exter_mac[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[21] <= exter_mac[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[22] <= exter_mac[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[23] <= exter_mac[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[24] <= exter_mac[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[25] <= exter_mac[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[26] <= exter_mac[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[27] <= exter_mac[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[28] <= exter_mac[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[29] <= exter_mac[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[30] <= exter_mac[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[31] <= exter_mac[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[32] <= exter_mac[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[33] <= exter_mac[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[34] <= exter_mac[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[35] <= exter_mac[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[36] <= exter_mac[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[37] <= exter_mac[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[38] <= exter_mac[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[39] <= exter_mac[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[40] <= exter_mac[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[41] <= exter_mac[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[42] <= exter_mac[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[43] <= exter_mac[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[44] <= exter_mac[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[45] <= exter_mac[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[46] <= exter_mac[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[47] <= exter_mac[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[0] <= exter_ip[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[1] <= exter_ip[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[2] <= exter_ip[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[3] <= exter_ip[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[4] <= exter_ip[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[5] <= exter_ip[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[6] <= exter_ip[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[7] <= exter_ip[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[8] <= exter_ip[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[9] <= exter_ip[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[10] <= exter_ip[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[11] <= exter_ip[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[12] <= exter_ip[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[13] <= exter_ip[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[14] <= exter_ip[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[15] <= exter_ip[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[16] <= exter_ip[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[17] <= exter_ip[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[18] <= exter_ip[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[19] <= exter_ip[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[20] <= exter_ip[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[21] <= exter_ip[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[22] <= exter_ip[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[23] <= exter_ip[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[24] <= exter_ip[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[25] <= exter_ip[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[26] <= exter_ip[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[27] <= exter_ip[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[28] <= exter_ip[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[29] <= exter_ip[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[30] <= exter_ip[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[31] <= exter_ip[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[0] <= exter_port[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[1] <= exter_port[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[2] <= exter_port[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[3] <= exter_port[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[4] <= exter_port[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[5] <= exter_port[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[6] <= exter_port[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[7] <= exter_port[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[8] <= exter_port[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[9] <= exter_port[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[10] <= exter_port[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[11] <= exter_port[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[12] <= exter_port[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[13] <= exter_port[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[14] <= exter_port[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[15] <= exter_port[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_len[0] <= rx_data_len[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_len[1] <= rx_data_len[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_len[2] <= rx_data_len[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_len[3] <= rx_data_len[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_len[4] <= rx_data_len[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_len[5] <= rx_data_len[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_len[6] <= rx_data_len[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_len[7] <= rx_data_len[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_len[8] <= rx_data_len[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_len[9] <= rx_data_len[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_len[10] <= rx_data_len[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_len[11] <= rx_data_len[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_len[12] <= rx_data_len[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_len[13] <= rx_data_len[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_len[14] <= rx_data_len[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_len[15] <= rx_data_len[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_overflow_i => always24.IN0
payload_valid_o <= payload_valid_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
payload_data_o[0] <= payload_data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
payload_data_o[1] <= payload_data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
payload_data_o[2] <= payload_data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
payload_data_o[3] <= payload_data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
payload_data_o[4] <= payload_data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
payload_data_o[5] <= payload_data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
payload_data_o[6] <= payload_data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
payload_data_o[7] <= payload_data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
one_pkt_done <= one_pkt_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
pkt_err <= pkt_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_crc_check[0] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[1] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[2] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[3] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[4] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[5] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[6] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[7] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[8] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[9] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[10] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[11] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[12] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[13] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[14] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[15] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[16] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[17] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[18] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[19] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[20] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[21] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[22] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[23] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[24] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[25] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[26] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[27] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[28] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[29] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[30] <= crc32_d8:crc32_d8_inst.crc_result
debug_crc_check[31] <= crc32_d8:crc32_d8_inst.crc_result
gmii_rx_clk => clk_125m.IN2
gmii_rxd[0] => reg_gmii_rxd[0].DATAIN
gmii_rxd[1] => reg_gmii_rxd[1].DATAIN
gmii_rxd[2] => reg_gmii_rxd[2].DATAIN
gmii_rxd[3] => reg_gmii_rxd[3].DATAIN
gmii_rxd[4] => reg_gmii_rxd[4].DATAIN
gmii_rxd[5] => reg_gmii_rxd[5].DATAIN
gmii_rxd[6] => reg_gmii_rxd[6].DATAIN
gmii_rxd[7] => reg_gmii_rxd[7].DATAIN
gmii_rxdv => reg_gmii_rxdv.DATAIN


|udp_loopback|eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum
clk => suma[0].CLK
clk => suma[1].CLK
clk => suma[2].CLK
clk => suma[3].CLK
clk => suma[4].CLK
clk => suma[5].CLK
clk => suma[6].CLK
clk => suma[7].CLK
clk => suma[8].CLK
clk => suma[9].CLK
clk => suma[10].CLK
clk => suma[11].CLK
clk => suma[12].CLK
clk => suma[13].CLK
clk => suma[14].CLK
clk => suma[15].CLK
clk => suma[16].CLK
clk => suma[17].CLK
clk => suma[18].CLK
clk => suma[19].CLK
clk => suma[20].CLK
clk => suma[21].CLK
clk => suma[22].CLK
clk => suma[23].CLK
clk => suma[24].CLK
clk => suma[25].CLK
clk => suma[26].CLK
clk => suma[27].CLK
clk => suma[28].CLK
clk => suma[29].CLK
clk => suma[30].CLK
clk => suma[31].CLK
rst_n => suma[0].ACLR
rst_n => suma[1].ACLR
rst_n => suma[2].ACLR
rst_n => suma[3].ACLR
rst_n => suma[4].ACLR
rst_n => suma[5].ACLR
rst_n => suma[6].ACLR
rst_n => suma[7].ACLR
rst_n => suma[8].ACLR
rst_n => suma[9].ACLR
rst_n => suma[10].ACLR
rst_n => suma[11].ACLR
rst_n => suma[12].ACLR
rst_n => suma[13].ACLR
rst_n => suma[14].ACLR
rst_n => suma[15].ACLR
rst_n => suma[16].ACLR
rst_n => suma[17].ACLR
rst_n => suma[18].ACLR
rst_n => suma[19].ACLR
rst_n => suma[20].ACLR
rst_n => suma[21].ACLR
rst_n => suma[22].ACLR
rst_n => suma[23].ACLR
rst_n => suma[24].ACLR
rst_n => suma[25].ACLR
rst_n => suma[26].ACLR
rst_n => suma[27].ACLR
rst_n => suma[28].ACLR
rst_n => suma[29].ACLR
rst_n => suma[30].ACLR
rst_n => suma[31].ACLR
cal_en => suma[0].ENA
cal_en => suma[31].ENA
cal_en => suma[30].ENA
cal_en => suma[29].ENA
cal_en => suma[28].ENA
cal_en => suma[27].ENA
cal_en => suma[26].ENA
cal_en => suma[25].ENA
cal_en => suma[24].ENA
cal_en => suma[23].ENA
cal_en => suma[22].ENA
cal_en => suma[21].ENA
cal_en => suma[20].ENA
cal_en => suma[19].ENA
cal_en => suma[18].ENA
cal_en => suma[17].ENA
cal_en => suma[16].ENA
cal_en => suma[15].ENA
cal_en => suma[14].ENA
cal_en => suma[13].ENA
cal_en => suma[12].ENA
cal_en => suma[11].ENA
cal_en => suma[10].ENA
cal_en => suma[9].ENA
cal_en => suma[8].ENA
cal_en => suma[7].ENA
cal_en => suma[6].ENA
cal_en => suma[5].ENA
cal_en => suma[4].ENA
cal_en => suma[3].ENA
cal_en => suma[2].ENA
cal_en => suma[1].ENA
ip_ver[0] => Add0.IN4
ip_ver[1] => Add0.IN3
ip_ver[2] => Add0.IN2
ip_ver[3] => Add0.IN1
ip_hdr_len[0] => Add0.IN8
ip_hdr_len[1] => Add0.IN7
ip_hdr_len[2] => Add0.IN6
ip_hdr_len[3] => Add0.IN5
ip_tos[0] => Add0.IN16
ip_tos[1] => Add0.IN15
ip_tos[2] => Add0.IN14
ip_tos[3] => Add0.IN13
ip_tos[4] => Add0.IN12
ip_tos[5] => Add0.IN11
ip_tos[6] => Add0.IN10
ip_tos[7] => Add0.IN9
ip_total_len[0] => Add0.IN32
ip_total_len[1] => Add0.IN31
ip_total_len[2] => Add0.IN30
ip_total_len[3] => Add0.IN29
ip_total_len[4] => Add0.IN28
ip_total_len[5] => Add0.IN27
ip_total_len[6] => Add0.IN26
ip_total_len[7] => Add0.IN25
ip_total_len[8] => Add0.IN24
ip_total_len[9] => Add0.IN23
ip_total_len[10] => Add0.IN22
ip_total_len[11] => Add0.IN21
ip_total_len[12] => Add0.IN20
ip_total_len[13] => Add0.IN19
ip_total_len[14] => Add0.IN18
ip_total_len[15] => Add0.IN17
ip_id[0] => Add1.IN34
ip_id[1] => Add1.IN33
ip_id[2] => Add1.IN32
ip_id[3] => Add1.IN31
ip_id[4] => Add1.IN30
ip_id[5] => Add1.IN29
ip_id[6] => Add1.IN28
ip_id[7] => Add1.IN27
ip_id[8] => Add1.IN26
ip_id[9] => Add1.IN25
ip_id[10] => Add1.IN24
ip_id[11] => Add1.IN23
ip_id[12] => Add1.IN22
ip_id[13] => Add1.IN21
ip_id[14] => Add1.IN20
ip_id[15] => Add1.IN19
ip_rsv => Add2.IN21
ip_df => Add2.IN22
ip_mf => Add2.IN23
ip_frag_offset[0] => Add2.IN36
ip_frag_offset[1] => Add2.IN35
ip_frag_offset[2] => Add2.IN34
ip_frag_offset[3] => Add2.IN33
ip_frag_offset[4] => Add2.IN32
ip_frag_offset[5] => Add2.IN31
ip_frag_offset[6] => Add2.IN30
ip_frag_offset[7] => Add2.IN29
ip_frag_offset[8] => Add2.IN28
ip_frag_offset[9] => Add2.IN27
ip_frag_offset[10] => Add2.IN26
ip_frag_offset[11] => Add2.IN25
ip_frag_offset[12] => Add2.IN24
ip_ttl[0] => Add3.IN30
ip_ttl[1] => Add3.IN29
ip_ttl[2] => Add3.IN28
ip_ttl[3] => Add3.IN27
ip_ttl[4] => Add3.IN26
ip_ttl[5] => Add3.IN25
ip_ttl[6] => Add3.IN24
ip_ttl[7] => Add3.IN23
ip_protocol[0] => Add3.IN38
ip_protocol[1] => Add3.IN37
ip_protocol[2] => Add3.IN36
ip_protocol[3] => Add3.IN35
ip_protocol[4] => Add3.IN34
ip_protocol[5] => Add3.IN33
ip_protocol[6] => Add3.IN32
ip_protocol[7] => Add3.IN31
src_ip[0] => Add5.IN42
src_ip[1] => Add5.IN41
src_ip[2] => Add5.IN40
src_ip[3] => Add5.IN39
src_ip[4] => Add5.IN38
src_ip[5] => Add5.IN37
src_ip[6] => Add5.IN36
src_ip[7] => Add5.IN35
src_ip[8] => Add5.IN34
src_ip[9] => Add5.IN33
src_ip[10] => Add5.IN32
src_ip[11] => Add5.IN31
src_ip[12] => Add5.IN30
src_ip[13] => Add5.IN29
src_ip[14] => Add5.IN28
src_ip[15] => Add5.IN27
src_ip[16] => Add4.IN40
src_ip[17] => Add4.IN39
src_ip[18] => Add4.IN38
src_ip[19] => Add4.IN37
src_ip[20] => Add4.IN36
src_ip[21] => Add4.IN35
src_ip[22] => Add4.IN34
src_ip[23] => Add4.IN33
src_ip[24] => Add4.IN32
src_ip[25] => Add4.IN31
src_ip[26] => Add4.IN30
src_ip[27] => Add4.IN29
src_ip[28] => Add4.IN28
src_ip[29] => Add4.IN27
src_ip[30] => Add4.IN26
src_ip[31] => Add4.IN25
dst_ip[0] => Add7.IN46
dst_ip[1] => Add7.IN45
dst_ip[2] => Add7.IN44
dst_ip[3] => Add7.IN43
dst_ip[4] => Add7.IN42
dst_ip[5] => Add7.IN41
dst_ip[6] => Add7.IN40
dst_ip[7] => Add7.IN39
dst_ip[8] => Add7.IN38
dst_ip[9] => Add7.IN37
dst_ip[10] => Add7.IN36
dst_ip[11] => Add7.IN35
dst_ip[12] => Add7.IN34
dst_ip[13] => Add7.IN33
dst_ip[14] => Add7.IN32
dst_ip[15] => Add7.IN31
dst_ip[16] => Add6.IN44
dst_ip[17] => Add6.IN43
dst_ip[18] => Add6.IN42
dst_ip[19] => Add6.IN41
dst_ip[20] => Add6.IN40
dst_ip[21] => Add6.IN39
dst_ip[22] => Add6.IN38
dst_ip[23] => Add6.IN37
dst_ip[24] => Add6.IN36
dst_ip[25] => Add6.IN35
dst_ip[26] => Add6.IN34
dst_ip[27] => Add6.IN33
dst_ip[28] => Add6.IN32
dst_ip[29] => Add6.IN31
dst_ip[30] => Add6.IN30
dst_ip[31] => Add6.IN29
check_sum[0] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[1] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[2] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[3] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[4] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[5] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[6] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[7] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[8] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[9] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[10] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[11] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[12] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[13] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[14] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[15] <= Add9.DB_MAX_OUTPUT_PORT_TYPE


|udp_loopback|eth_udp_rx_gmii:eth_udp_rx_gmii|crc32_d8:crc32_d8_inst
clk => crc_result_o[0].CLK
clk => crc_result_o[1].CLK
clk => crc_result_o[2].CLK
clk => crc_result_o[3].CLK
clk => crc_result_o[4].CLK
clk => crc_result_o[5].CLK
clk => crc_result_o[6].CLK
clk => crc_result_o[7].CLK
clk => crc_result_o[8].CLK
clk => crc_result_o[9].CLK
clk => crc_result_o[10].CLK
clk => crc_result_o[11].CLK
clk => crc_result_o[12].CLK
clk => crc_result_o[13].CLK
clk => crc_result_o[14].CLK
clk => crc_result_o[15].CLK
clk => crc_result_o[16].CLK
clk => crc_result_o[17].CLK
clk => crc_result_o[18].CLK
clk => crc_result_o[19].CLK
clk => crc_result_o[20].CLK
clk => crc_result_o[21].CLK
clk => crc_result_o[22].CLK
clk => crc_result_o[23].CLK
clk => crc_result_o[24].CLK
clk => crc_result_o[25].CLK
clk => crc_result_o[26].CLK
clk => crc_result_o[27].CLK
clk => crc_result_o[28].CLK
clk => crc_result_o[29].CLK
clk => crc_result_o[30].CLK
clk => crc_result_o[31].CLK
rst_n => crc_result_o[0].PRESET
rst_n => crc_result_o[1].PRESET
rst_n => crc_result_o[2].PRESET
rst_n => crc_result_o[3].PRESET
rst_n => crc_result_o[4].PRESET
rst_n => crc_result_o[5].PRESET
rst_n => crc_result_o[6].PRESET
rst_n => crc_result_o[7].PRESET
rst_n => crc_result_o[8].PRESET
rst_n => crc_result_o[9].PRESET
rst_n => crc_result_o[10].PRESET
rst_n => crc_result_o[11].PRESET
rst_n => crc_result_o[12].PRESET
rst_n => crc_result_o[13].PRESET
rst_n => crc_result_o[14].PRESET
rst_n => crc_result_o[15].PRESET
rst_n => crc_result_o[16].PRESET
rst_n => crc_result_o[17].PRESET
rst_n => crc_result_o[18].PRESET
rst_n => crc_result_o[19].PRESET
rst_n => crc_result_o[20].PRESET
rst_n => crc_result_o[21].PRESET
rst_n => crc_result_o[22].PRESET
rst_n => crc_result_o[23].PRESET
rst_n => crc_result_o[24].PRESET
rst_n => crc_result_o[25].PRESET
rst_n => crc_result_o[26].PRESET
rst_n => crc_result_o[27].PRESET
rst_n => crc_result_o[28].PRESET
rst_n => crc_result_o[29].PRESET
rst_n => crc_result_o[30].PRESET
rst_n => crc_result_o[31].PRESET
data[0] => newcrc.IN0
data[0] => newcrc.IN0
data[0] => newcrc.IN0
data[0] => newcrc.IN0
data[0] => newcrc.IN0
data[1] => newcrc.IN0
data[1] => newcrc.IN0
data[1] => newcrc.IN0
data[1] => newcrc.IN0
data[1] => newcrc.IN1
data[2] => newcrc.IN0
data[2] => newcrc.IN1
data[2] => newcrc.IN0
data[2] => newcrc.IN1
data[2] => newcrc.IN1
data[2] => newcrc.IN1
data[2] => newcrc.IN1
data[3] => newcrc.IN1
data[3] => newcrc.IN0
data[3] => newcrc.IN1
data[3] => newcrc.IN1
data[3] => newcrc.IN1
data[3] => newcrc.IN1
data[3] => newcrc.IN1
data[3] => newcrc.IN1
data[3] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN0
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_result[0] <= crc_result_o[31].DB_MAX_OUTPUT_PORT_TYPE
crc_result[1] <= crc_result_o[30].DB_MAX_OUTPUT_PORT_TYPE
crc_result[2] <= crc_result_o[29].DB_MAX_OUTPUT_PORT_TYPE
crc_result[3] <= crc_result_o[28].DB_MAX_OUTPUT_PORT_TYPE
crc_result[4] <= crc_result_o[27].DB_MAX_OUTPUT_PORT_TYPE
crc_result[5] <= crc_result_o[26].DB_MAX_OUTPUT_PORT_TYPE
crc_result[6] <= crc_result_o[25].DB_MAX_OUTPUT_PORT_TYPE
crc_result[7] <= crc_result_o[24].DB_MAX_OUTPUT_PORT_TYPE
crc_result[8] <= crc_result_o[23].DB_MAX_OUTPUT_PORT_TYPE
crc_result[9] <= crc_result_o[22].DB_MAX_OUTPUT_PORT_TYPE
crc_result[10] <= crc_result_o[21].DB_MAX_OUTPUT_PORT_TYPE
crc_result[11] <= crc_result_o[20].DB_MAX_OUTPUT_PORT_TYPE
crc_result[12] <= crc_result_o[19].DB_MAX_OUTPUT_PORT_TYPE
crc_result[13] <= crc_result_o[18].DB_MAX_OUTPUT_PORT_TYPE
crc_result[14] <= crc_result_o[17].DB_MAX_OUTPUT_PORT_TYPE
crc_result[15] <= crc_result_o[16].DB_MAX_OUTPUT_PORT_TYPE
crc_result[16] <= crc_result_o[15].DB_MAX_OUTPUT_PORT_TYPE
crc_result[17] <= crc_result_o[14].DB_MAX_OUTPUT_PORT_TYPE
crc_result[18] <= crc_result_o[13].DB_MAX_OUTPUT_PORT_TYPE
crc_result[19] <= crc_result_o[12].DB_MAX_OUTPUT_PORT_TYPE
crc_result[20] <= crc_result_o[11].DB_MAX_OUTPUT_PORT_TYPE
crc_result[21] <= crc_result_o[10].DB_MAX_OUTPUT_PORT_TYPE
crc_result[22] <= crc_result_o[9].DB_MAX_OUTPUT_PORT_TYPE
crc_result[23] <= crc_result_o[8].DB_MAX_OUTPUT_PORT_TYPE
crc_result[24] <= crc_result_o[7].DB_MAX_OUTPUT_PORT_TYPE
crc_result[25] <= crc_result_o[6].DB_MAX_OUTPUT_PORT_TYPE
crc_result[26] <= crc_result_o[5].DB_MAX_OUTPUT_PORT_TYPE
crc_result[27] <= crc_result_o[4].DB_MAX_OUTPUT_PORT_TYPE
crc_result[28] <= crc_result_o[3].DB_MAX_OUTPUT_PORT_TYPE
crc_result[29] <= crc_result_o[2].DB_MAX_OUTPUT_PORT_TYPE
crc_result[30] <= crc_result_o[1].DB_MAX_OUTPUT_PORT_TYPE
crc_result[31] <= crc_result_o[0].DB_MAX_OUTPUT_PORT_TYPE


|udp_loopback|gmii_to_rgmii:u_gmii_to_rgmii
gmii_tx_clk => gmii_tx_clk.IN3
gmii_tx_en => gmii_tx_en.IN2
gmii_tx_data[0] => gmii_tx_data[0].IN1
gmii_tx_data[1] => gmii_tx_data[1].IN1
gmii_tx_data[2] => gmii_tx_data[2].IN1
gmii_tx_data[3] => gmii_tx_data[3].IN1
gmii_tx_data[4] => gmii_tx_data[4].IN1
gmii_tx_data[5] => gmii_tx_data[5].IN1
gmii_tx_data[6] => gmii_tx_data[6].IN1
gmii_tx_data[7] => gmii_tx_data[7].IN1
rgmii_tx_clk <= ddio_out_x1:ddio_out_clk.dataout
rgmii_tx_en <= ddio_out_x1:ddio_out_ctl.dataout
rgmii_tx_data[0] <= ddio_out_x4:ddio_out_x4.dataout
rgmii_tx_data[1] <= ddio_out_x4:ddio_out_x4.dataout
rgmii_tx_data[2] <= ddio_out_x4:ddio_out_x4.dataout
rgmii_tx_data[3] <= ddio_out_x4:ddio_out_x4.dataout


|udp_loopback|gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x4:ddio_out_x4
datain_h[0] => datain_h[0].IN1
datain_h[1] => datain_h[1].IN1
datain_h[2] => datain_h[2].IN1
datain_h[3] => datain_h[3].IN1
datain_l[0] => datain_l[0].IN1
datain_l[1] => datain_l[1].IN1
datain_l[2] => datain_l[2].IN1
datain_l[3] => datain_l[3].IN1
outclock => outclock.IN1
dataout[0] <= altddio_out:ALTDDIO_OUT_component.dataout
dataout[1] <= altddio_out:ALTDDIO_OUT_component.dataout
dataout[2] <= altddio_out:ALTDDIO_OUT_component.dataout
dataout[3] <= altddio_out:ALTDDIO_OUT_component.dataout


|udp_loopback|gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x4:ddio_out_x4|altddio_out:ALTDDIO_OUT_component
datain_h[0] => ddio_out_s9j:auto_generated.datain_h[0]
datain_h[1] => ddio_out_s9j:auto_generated.datain_h[1]
datain_h[2] => ddio_out_s9j:auto_generated.datain_h[2]
datain_h[3] => ddio_out_s9j:auto_generated.datain_h[3]
datain_l[0] => ddio_out_s9j:auto_generated.datain_l[0]
datain_l[1] => ddio_out_s9j:auto_generated.datain_l[1]
datain_l[2] => ddio_out_s9j:auto_generated.datain_l[2]
datain_l[3] => ddio_out_s9j:auto_generated.datain_l[3]
outclock => ddio_out_s9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_s9j:auto_generated.dataout[0]
dataout[1] <> ddio_out_s9j:auto_generated.dataout[1]
dataout[2] <> ddio_out_s9j:auto_generated.dataout[2]
dataout[3] <> ddio_out_s9j:auto_generated.dataout[3]
oe_out[0] <= <GND>
oe_out[1] <= <GND>
oe_out[2] <= <GND>
oe_out[3] <= <GND>


|udp_loopback|gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x4:ddio_out_x4|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_h[1] => ddio_outa[1].DATAINHI
datain_h[2] => ddio_outa[2].DATAINHI
datain_h[3] => ddio_outa[3].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
datain_l[1] => ddio_outa[1].DATAINLO
datain_l[2] => ddio_outa[2].DATAINLO
datain_l[3] => ddio_outa[3].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
dataout[1] <= ddio_outa[1].DATAOUT
dataout[2] <= ddio_outa[2].DATAOUT
dataout[3] <= ddio_outa[3].DATAOUT
outclock => ddio_outa[3].CLKHI
outclock => ddio_outa[3].CLKLO
outclock => ddio_outa[3].MUXSEL
outclock => ddio_outa[2].CLKHI
outclock => ddio_outa[2].CLKLO
outclock => ddio_outa[2].MUXSEL
outclock => ddio_outa[1].CLKHI
outclock => ddio_outa[1].CLKLO
outclock => ddio_outa[1].MUXSEL
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|udp_loopback|gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_ctl
datain_h[0] => datain_h[0].IN1
datain_l[0] => datain_l[0].IN1
outclock => outclock.IN1
dataout[0] <= altddio_out:ALTDDIO_OUT_component.dataout


|udp_loopback|gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_ctl|altddio_out:ALTDDIO_OUT_component
datain_h[0] => ddio_out_p9j:auto_generated.datain_h[0]
datain_l[0] => ddio_out_p9j:auto_generated.datain_l[0]
outclock => ddio_out_p9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_p9j:auto_generated.dataout[0]
oe_out[0] <= <GND>


|udp_loopback|gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_ctl|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|udp_loopback|gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_clk
datain_h[0] => datain_h[0].IN1
datain_l[0] => datain_l[0].IN1
outclock => outclock.IN1
dataout[0] <= altddio_out:ALTDDIO_OUT_component.dataout


|udp_loopback|gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_clk|altddio_out:ALTDDIO_OUT_component
datain_h[0] => ddio_out_p9j:auto_generated.datain_h[0]
datain_l[0] => ddio_out_p9j:auto_generated.datain_l[0]
outclock => ddio_out_p9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_p9j:auto_generated.dataout[0]
oe_out[0] <= <GND>


|udp_loopback|gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_clk|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|udp_loopback|eth_udp_tx_gmii:eth_udp_tx_gmii
clk_125m => clk_125m.IN2
rst_n => rst_n.IN2
tx_en_pulse => tx_en_pulse.IN1
tx_done <= tx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
dst_mac[0] => dst_mac_reg[0].DATAIN
dst_mac[1] => dst_mac_reg[1].DATAIN
dst_mac[2] => dst_mac_reg[2].DATAIN
dst_mac[3] => dst_mac_reg[3].DATAIN
dst_mac[4] => dst_mac_reg[4].DATAIN
dst_mac[5] => dst_mac_reg[5].DATAIN
dst_mac[6] => dst_mac_reg[6].DATAIN
dst_mac[7] => dst_mac_reg[7].DATAIN
dst_mac[8] => dst_mac_reg[8].DATAIN
dst_mac[9] => dst_mac_reg[9].DATAIN
dst_mac[10] => dst_mac_reg[10].DATAIN
dst_mac[11] => dst_mac_reg[11].DATAIN
dst_mac[12] => dst_mac_reg[12].DATAIN
dst_mac[13] => dst_mac_reg[13].DATAIN
dst_mac[14] => dst_mac_reg[14].DATAIN
dst_mac[15] => dst_mac_reg[15].DATAIN
dst_mac[16] => dst_mac_reg[16].DATAIN
dst_mac[17] => dst_mac_reg[17].DATAIN
dst_mac[18] => dst_mac_reg[18].DATAIN
dst_mac[19] => dst_mac_reg[19].DATAIN
dst_mac[20] => dst_mac_reg[20].DATAIN
dst_mac[21] => dst_mac_reg[21].DATAIN
dst_mac[22] => dst_mac_reg[22].DATAIN
dst_mac[23] => dst_mac_reg[23].DATAIN
dst_mac[24] => dst_mac_reg[24].DATAIN
dst_mac[25] => dst_mac_reg[25].DATAIN
dst_mac[26] => dst_mac_reg[26].DATAIN
dst_mac[27] => dst_mac_reg[27].DATAIN
dst_mac[28] => dst_mac_reg[28].DATAIN
dst_mac[29] => dst_mac_reg[29].DATAIN
dst_mac[30] => dst_mac_reg[30].DATAIN
dst_mac[31] => dst_mac_reg[31].DATAIN
dst_mac[32] => dst_mac_reg[32].DATAIN
dst_mac[33] => dst_mac_reg[33].DATAIN
dst_mac[34] => dst_mac_reg[34].DATAIN
dst_mac[35] => dst_mac_reg[35].DATAIN
dst_mac[36] => dst_mac_reg[36].DATAIN
dst_mac[37] => dst_mac_reg[37].DATAIN
dst_mac[38] => dst_mac_reg[38].DATAIN
dst_mac[39] => dst_mac_reg[39].DATAIN
dst_mac[40] => dst_mac_reg[40].DATAIN
dst_mac[41] => dst_mac_reg[41].DATAIN
dst_mac[42] => dst_mac_reg[42].DATAIN
dst_mac[43] => dst_mac_reg[43].DATAIN
dst_mac[44] => dst_mac_reg[44].DATAIN
dst_mac[45] => dst_mac_reg[45].DATAIN
dst_mac[46] => dst_mac_reg[46].DATAIN
dst_mac[47] => dst_mac_reg[47].DATAIN
src_mac[0] => src_mac_reg[0].DATAIN
src_mac[1] => src_mac_reg[1].DATAIN
src_mac[2] => src_mac_reg[2].DATAIN
src_mac[3] => src_mac_reg[3].DATAIN
src_mac[4] => src_mac_reg[4].DATAIN
src_mac[5] => src_mac_reg[5].DATAIN
src_mac[6] => src_mac_reg[6].DATAIN
src_mac[7] => src_mac_reg[7].DATAIN
src_mac[8] => src_mac_reg[8].DATAIN
src_mac[9] => src_mac_reg[9].DATAIN
src_mac[10] => src_mac_reg[10].DATAIN
src_mac[11] => src_mac_reg[11].DATAIN
src_mac[12] => src_mac_reg[12].DATAIN
src_mac[13] => src_mac_reg[13].DATAIN
src_mac[14] => src_mac_reg[14].DATAIN
src_mac[15] => src_mac_reg[15].DATAIN
src_mac[16] => src_mac_reg[16].DATAIN
src_mac[17] => src_mac_reg[17].DATAIN
src_mac[18] => src_mac_reg[18].DATAIN
src_mac[19] => src_mac_reg[19].DATAIN
src_mac[20] => src_mac_reg[20].DATAIN
src_mac[21] => src_mac_reg[21].DATAIN
src_mac[22] => src_mac_reg[22].DATAIN
src_mac[23] => src_mac_reg[23].DATAIN
src_mac[24] => src_mac_reg[24].DATAIN
src_mac[25] => src_mac_reg[25].DATAIN
src_mac[26] => src_mac_reg[26].DATAIN
src_mac[27] => src_mac_reg[27].DATAIN
src_mac[28] => src_mac_reg[28].DATAIN
src_mac[29] => src_mac_reg[29].DATAIN
src_mac[30] => src_mac_reg[30].DATAIN
src_mac[31] => src_mac_reg[31].DATAIN
src_mac[32] => src_mac_reg[32].DATAIN
src_mac[33] => src_mac_reg[33].DATAIN
src_mac[34] => src_mac_reg[34].DATAIN
src_mac[35] => src_mac_reg[35].DATAIN
src_mac[36] => src_mac_reg[36].DATAIN
src_mac[37] => src_mac_reg[37].DATAIN
src_mac[38] => src_mac_reg[38].DATAIN
src_mac[39] => src_mac_reg[39].DATAIN
src_mac[40] => src_mac_reg[40].DATAIN
src_mac[41] => src_mac_reg[41].DATAIN
src_mac[42] => src_mac_reg[42].DATAIN
src_mac[43] => src_mac_reg[43].DATAIN
src_mac[44] => src_mac_reg[44].DATAIN
src_mac[45] => src_mac_reg[45].DATAIN
src_mac[46] => src_mac_reg[46].DATAIN
src_mac[47] => src_mac_reg[47].DATAIN
dst_ip[0] => dst_ip[0].IN1
dst_ip[1] => dst_ip[1].IN1
dst_ip[2] => dst_ip[2].IN1
dst_ip[3] => dst_ip[3].IN1
dst_ip[4] => dst_ip[4].IN1
dst_ip[5] => dst_ip[5].IN1
dst_ip[6] => dst_ip[6].IN1
dst_ip[7] => dst_ip[7].IN1
dst_ip[8] => dst_ip[8].IN1
dst_ip[9] => dst_ip[9].IN1
dst_ip[10] => dst_ip[10].IN1
dst_ip[11] => dst_ip[11].IN1
dst_ip[12] => dst_ip[12].IN1
dst_ip[13] => dst_ip[13].IN1
dst_ip[14] => dst_ip[14].IN1
dst_ip[15] => dst_ip[15].IN1
dst_ip[16] => dst_ip[16].IN1
dst_ip[17] => dst_ip[17].IN1
dst_ip[18] => dst_ip[18].IN1
dst_ip[19] => dst_ip[19].IN1
dst_ip[20] => dst_ip[20].IN1
dst_ip[21] => dst_ip[21].IN1
dst_ip[22] => dst_ip[22].IN1
dst_ip[23] => dst_ip[23].IN1
dst_ip[24] => dst_ip[24].IN1
dst_ip[25] => dst_ip[25].IN1
dst_ip[26] => dst_ip[26].IN1
dst_ip[27] => dst_ip[27].IN1
dst_ip[28] => dst_ip[28].IN1
dst_ip[29] => dst_ip[29].IN1
dst_ip[30] => dst_ip[30].IN1
dst_ip[31] => dst_ip[31].IN1
src_ip[0] => src_ip[0].IN1
src_ip[1] => src_ip[1].IN1
src_ip[2] => src_ip[2].IN1
src_ip[3] => src_ip[3].IN1
src_ip[4] => src_ip[4].IN1
src_ip[5] => src_ip[5].IN1
src_ip[6] => src_ip[6].IN1
src_ip[7] => src_ip[7].IN1
src_ip[8] => src_ip[8].IN1
src_ip[9] => src_ip[9].IN1
src_ip[10] => src_ip[10].IN1
src_ip[11] => src_ip[11].IN1
src_ip[12] => src_ip[12].IN1
src_ip[13] => src_ip[13].IN1
src_ip[14] => src_ip[14].IN1
src_ip[15] => src_ip[15].IN1
src_ip[16] => src_ip[16].IN1
src_ip[17] => src_ip[17].IN1
src_ip[18] => src_ip[18].IN1
src_ip[19] => src_ip[19].IN1
src_ip[20] => src_ip[20].IN1
src_ip[21] => src_ip[21].IN1
src_ip[22] => src_ip[22].IN1
src_ip[23] => src_ip[23].IN1
src_ip[24] => src_ip[24].IN1
src_ip[25] => src_ip[25].IN1
src_ip[26] => src_ip[26].IN1
src_ip[27] => src_ip[27].IN1
src_ip[28] => src_ip[28].IN1
src_ip[29] => src_ip[29].IN1
src_ip[30] => src_ip[30].IN1
src_ip[31] => src_ip[31].IN1
dst_port[0] => dst_port_reg[0].DATAIN
dst_port[1] => dst_port_reg[1].DATAIN
dst_port[2] => dst_port_reg[2].DATAIN
dst_port[3] => dst_port_reg[3].DATAIN
dst_port[4] => dst_port_reg[4].DATAIN
dst_port[5] => dst_port_reg[5].DATAIN
dst_port[6] => dst_port_reg[6].DATAIN
dst_port[7] => dst_port_reg[7].DATAIN
dst_port[8] => dst_port_reg[8].DATAIN
dst_port[9] => dst_port_reg[9].DATAIN
dst_port[10] => dst_port_reg[10].DATAIN
dst_port[11] => dst_port_reg[11].DATAIN
dst_port[12] => dst_port_reg[12].DATAIN
dst_port[13] => dst_port_reg[13].DATAIN
dst_port[14] => dst_port_reg[14].DATAIN
dst_port[15] => dst_port_reg[15].DATAIN
src_port[0] => src_port_reg[0].DATAIN
src_port[1] => src_port_reg[1].DATAIN
src_port[2] => src_port_reg[2].DATAIN
src_port[3] => src_port_reg[3].DATAIN
src_port[4] => src_port_reg[4].DATAIN
src_port[5] => src_port_reg[5].DATAIN
src_port[6] => src_port_reg[6].DATAIN
src_port[7] => src_port_reg[7].DATAIN
src_port[8] => src_port_reg[8].DATAIN
src_port[9] => src_port_reg[9].DATAIN
src_port[10] => src_port_reg[10].DATAIN
src_port[11] => src_port_reg[11].DATAIN
src_port[12] => src_port_reg[12].DATAIN
src_port[13] => src_port_reg[13].DATAIN
src_port[14] => src_port_reg[14].DATAIN
src_port[15] => src_port_reg[15].DATAIN
data_len[0] => ip_total_len[0].IN1
data_len[1] => ip_total_len[1].IN1
data_len[2] => Add1.IN28
data_len[2] => data_len_reg[2].DATAIN
data_len[2] => udp_len_reg[2].DATAIN
data_len[3] => Add0.IN26
data_len[3] => data_len_reg[3].DATAIN
data_len[4] => Add0.IN25
data_len[4] => data_len_reg[4].DATAIN
data_len[5] => Add0.IN24
data_len[5] => data_len_reg[5].DATAIN
data_len[6] => Add0.IN23
data_len[6] => data_len_reg[6].DATAIN
data_len[7] => Add0.IN22
data_len[7] => data_len_reg[7].DATAIN
data_len[8] => Add0.IN21
data_len[8] => data_len_reg[8].DATAIN
data_len[9] => Add0.IN20
data_len[9] => data_len_reg[9].DATAIN
data_len[10] => Add0.IN19
data_len[10] => data_len_reg[10].DATAIN
data_len[11] => Add0.IN18
data_len[11] => data_len_reg[11].DATAIN
data_len[12] => Add0.IN17
data_len[12] => data_len_reg[12].DATAIN
data_len[13] => Add0.IN16
data_len[13] => data_len_reg[13].DATAIN
data_len[14] => Add0.IN15
data_len[14] => data_len_reg[14].DATAIN
data_len[15] => Add0.IN14
data_len[15] => data_len_reg[15].DATAIN
payload_req_o <= payload_req_o.DB_MAX_OUTPUT_PORT_TYPE
payload_dat_i[0] => Selector15.IN6
payload_dat_i[1] => Selector14.IN5
payload_dat_i[2] => Selector13.IN6
payload_dat_i[3] => Selector12.IN5
payload_dat_i[4] => Selector11.IN6
payload_dat_i[5] => Selector10.IN5
payload_dat_i[6] => Selector9.IN6
payload_dat_i[7] => Selector8.IN6
gmii_tx_clk <= clk_125m.DB_MAX_OUTPUT_PORT_TYPE
gmii_txen <= gmii_txen~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[0] <= gmii_txd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[1] <= gmii_txd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[2] <= gmii_txd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[3] <= gmii_txd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[4] <= gmii_txd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[5] <= gmii_txd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[6] <= gmii_txd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[7] <= gmii_txd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|udp_loopback|eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum
clk => suma[0].CLK
clk => suma[1].CLK
clk => suma[2].CLK
clk => suma[3].CLK
clk => suma[4].CLK
clk => suma[5].CLK
clk => suma[6].CLK
clk => suma[7].CLK
clk => suma[8].CLK
clk => suma[9].CLK
clk => suma[10].CLK
clk => suma[11].CLK
clk => suma[12].CLK
clk => suma[13].CLK
clk => suma[14].CLK
clk => suma[15].CLK
clk => suma[16].CLK
clk => suma[17].CLK
clk => suma[18].CLK
clk => suma[19].CLK
clk => suma[20].CLK
clk => suma[21].CLK
clk => suma[22].CLK
clk => suma[23].CLK
clk => suma[24].CLK
clk => suma[25].CLK
clk => suma[26].CLK
clk => suma[27].CLK
clk => suma[28].CLK
clk => suma[29].CLK
clk => suma[30].CLK
clk => suma[31].CLK
rst_n => suma[0].ACLR
rst_n => suma[1].ACLR
rst_n => suma[2].ACLR
rst_n => suma[3].ACLR
rst_n => suma[4].ACLR
rst_n => suma[5].ACLR
rst_n => suma[6].ACLR
rst_n => suma[7].ACLR
rst_n => suma[8].ACLR
rst_n => suma[9].ACLR
rst_n => suma[10].ACLR
rst_n => suma[11].ACLR
rst_n => suma[12].ACLR
rst_n => suma[13].ACLR
rst_n => suma[14].ACLR
rst_n => suma[15].ACLR
rst_n => suma[16].ACLR
rst_n => suma[17].ACLR
rst_n => suma[18].ACLR
rst_n => suma[19].ACLR
rst_n => suma[20].ACLR
rst_n => suma[21].ACLR
rst_n => suma[22].ACLR
rst_n => suma[23].ACLR
rst_n => suma[24].ACLR
rst_n => suma[25].ACLR
rst_n => suma[26].ACLR
rst_n => suma[27].ACLR
rst_n => suma[28].ACLR
rst_n => suma[29].ACLR
rst_n => suma[30].ACLR
rst_n => suma[31].ACLR
cal_en => suma[0].ENA
cal_en => suma[31].ENA
cal_en => suma[30].ENA
cal_en => suma[29].ENA
cal_en => suma[28].ENA
cal_en => suma[27].ENA
cal_en => suma[26].ENA
cal_en => suma[25].ENA
cal_en => suma[24].ENA
cal_en => suma[23].ENA
cal_en => suma[22].ENA
cal_en => suma[21].ENA
cal_en => suma[20].ENA
cal_en => suma[19].ENA
cal_en => suma[18].ENA
cal_en => suma[17].ENA
cal_en => suma[16].ENA
cal_en => suma[15].ENA
cal_en => suma[14].ENA
cal_en => suma[13].ENA
cal_en => suma[12].ENA
cal_en => suma[11].ENA
cal_en => suma[10].ENA
cal_en => suma[9].ENA
cal_en => suma[8].ENA
cal_en => suma[7].ENA
cal_en => suma[6].ENA
cal_en => suma[5].ENA
cal_en => suma[4].ENA
cal_en => suma[3].ENA
cal_en => suma[2].ENA
cal_en => suma[1].ENA
ip_ver[0] => Add0.IN4
ip_ver[1] => Add0.IN3
ip_ver[2] => Add0.IN2
ip_ver[3] => Add0.IN1
ip_hdr_len[0] => Add0.IN8
ip_hdr_len[1] => Add0.IN7
ip_hdr_len[2] => Add0.IN6
ip_hdr_len[3] => Add0.IN5
ip_tos[0] => Add0.IN16
ip_tos[1] => Add0.IN15
ip_tos[2] => Add0.IN14
ip_tos[3] => Add0.IN13
ip_tos[4] => Add0.IN12
ip_tos[5] => Add0.IN11
ip_tos[6] => Add0.IN10
ip_tos[7] => Add0.IN9
ip_total_len[0] => Add0.IN32
ip_total_len[1] => Add0.IN31
ip_total_len[2] => Add0.IN30
ip_total_len[3] => Add0.IN29
ip_total_len[4] => Add0.IN28
ip_total_len[5] => Add0.IN27
ip_total_len[6] => Add0.IN26
ip_total_len[7] => Add0.IN25
ip_total_len[8] => Add0.IN24
ip_total_len[9] => Add0.IN23
ip_total_len[10] => Add0.IN22
ip_total_len[11] => Add0.IN21
ip_total_len[12] => Add0.IN20
ip_total_len[13] => Add0.IN19
ip_total_len[14] => Add0.IN18
ip_total_len[15] => Add0.IN17
ip_id[0] => Add1.IN34
ip_id[1] => Add1.IN33
ip_id[2] => Add1.IN32
ip_id[3] => Add1.IN31
ip_id[4] => Add1.IN30
ip_id[5] => Add1.IN29
ip_id[6] => Add1.IN28
ip_id[7] => Add1.IN27
ip_id[8] => Add1.IN26
ip_id[9] => Add1.IN25
ip_id[10] => Add1.IN24
ip_id[11] => Add1.IN23
ip_id[12] => Add1.IN22
ip_id[13] => Add1.IN21
ip_id[14] => Add1.IN20
ip_id[15] => Add1.IN19
ip_rsv => Add2.IN21
ip_df => Add2.IN22
ip_mf => Add2.IN23
ip_frag_offset[0] => Add2.IN36
ip_frag_offset[1] => Add2.IN35
ip_frag_offset[2] => Add2.IN34
ip_frag_offset[3] => Add2.IN33
ip_frag_offset[4] => Add2.IN32
ip_frag_offset[5] => Add2.IN31
ip_frag_offset[6] => Add2.IN30
ip_frag_offset[7] => Add2.IN29
ip_frag_offset[8] => Add2.IN28
ip_frag_offset[9] => Add2.IN27
ip_frag_offset[10] => Add2.IN26
ip_frag_offset[11] => Add2.IN25
ip_frag_offset[12] => Add2.IN24
ip_ttl[0] => Add3.IN30
ip_ttl[1] => Add3.IN29
ip_ttl[2] => Add3.IN28
ip_ttl[3] => Add3.IN27
ip_ttl[4] => Add3.IN26
ip_ttl[5] => Add3.IN25
ip_ttl[6] => Add3.IN24
ip_ttl[7] => Add3.IN23
ip_protocol[0] => Add3.IN38
ip_protocol[1] => Add3.IN37
ip_protocol[2] => Add3.IN36
ip_protocol[3] => Add3.IN35
ip_protocol[4] => Add3.IN34
ip_protocol[5] => Add3.IN33
ip_protocol[6] => Add3.IN32
ip_protocol[7] => Add3.IN31
src_ip[0] => Add5.IN42
src_ip[1] => Add5.IN41
src_ip[2] => Add5.IN40
src_ip[3] => Add5.IN39
src_ip[4] => Add5.IN38
src_ip[5] => Add5.IN37
src_ip[6] => Add5.IN36
src_ip[7] => Add5.IN35
src_ip[8] => Add5.IN34
src_ip[9] => Add5.IN33
src_ip[10] => Add5.IN32
src_ip[11] => Add5.IN31
src_ip[12] => Add5.IN30
src_ip[13] => Add5.IN29
src_ip[14] => Add5.IN28
src_ip[15] => Add5.IN27
src_ip[16] => Add4.IN40
src_ip[17] => Add4.IN39
src_ip[18] => Add4.IN38
src_ip[19] => Add4.IN37
src_ip[20] => Add4.IN36
src_ip[21] => Add4.IN35
src_ip[22] => Add4.IN34
src_ip[23] => Add4.IN33
src_ip[24] => Add4.IN32
src_ip[25] => Add4.IN31
src_ip[26] => Add4.IN30
src_ip[27] => Add4.IN29
src_ip[28] => Add4.IN28
src_ip[29] => Add4.IN27
src_ip[30] => Add4.IN26
src_ip[31] => Add4.IN25
dst_ip[0] => Add7.IN46
dst_ip[1] => Add7.IN45
dst_ip[2] => Add7.IN44
dst_ip[3] => Add7.IN43
dst_ip[4] => Add7.IN42
dst_ip[5] => Add7.IN41
dst_ip[6] => Add7.IN40
dst_ip[7] => Add7.IN39
dst_ip[8] => Add7.IN38
dst_ip[9] => Add7.IN37
dst_ip[10] => Add7.IN36
dst_ip[11] => Add7.IN35
dst_ip[12] => Add7.IN34
dst_ip[13] => Add7.IN33
dst_ip[14] => Add7.IN32
dst_ip[15] => Add7.IN31
dst_ip[16] => Add6.IN44
dst_ip[17] => Add6.IN43
dst_ip[18] => Add6.IN42
dst_ip[19] => Add6.IN41
dst_ip[20] => Add6.IN40
dst_ip[21] => Add6.IN39
dst_ip[22] => Add6.IN38
dst_ip[23] => Add6.IN37
dst_ip[24] => Add6.IN36
dst_ip[25] => Add6.IN35
dst_ip[26] => Add6.IN34
dst_ip[27] => Add6.IN33
dst_ip[28] => Add6.IN32
dst_ip[29] => Add6.IN31
dst_ip[30] => Add6.IN30
dst_ip[31] => Add6.IN29
check_sum[0] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[1] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[2] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[3] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[4] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[5] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[6] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[7] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[8] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[9] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[10] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[11] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[12] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[13] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[14] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
check_sum[15] <= Add9.DB_MAX_OUTPUT_PORT_TYPE


|udp_loopback|eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8
clk => crc_result_o[0].CLK
clk => crc_result_o[1].CLK
clk => crc_result_o[2].CLK
clk => crc_result_o[3].CLK
clk => crc_result_o[4].CLK
clk => crc_result_o[5].CLK
clk => crc_result_o[6].CLK
clk => crc_result_o[7].CLK
clk => crc_result_o[8].CLK
clk => crc_result_o[9].CLK
clk => crc_result_o[10].CLK
clk => crc_result_o[11].CLK
clk => crc_result_o[12].CLK
clk => crc_result_o[13].CLK
clk => crc_result_o[14].CLK
clk => crc_result_o[15].CLK
clk => crc_result_o[16].CLK
clk => crc_result_o[17].CLK
clk => crc_result_o[18].CLK
clk => crc_result_o[19].CLK
clk => crc_result_o[20].CLK
clk => crc_result_o[21].CLK
clk => crc_result_o[22].CLK
clk => crc_result_o[23].CLK
clk => crc_result_o[24].CLK
clk => crc_result_o[25].CLK
clk => crc_result_o[26].CLK
clk => crc_result_o[27].CLK
clk => crc_result_o[28].CLK
clk => crc_result_o[29].CLK
clk => crc_result_o[30].CLK
clk => crc_result_o[31].CLK
rst_n => crc_result_o[0].PRESET
rst_n => crc_result_o[1].PRESET
rst_n => crc_result_o[2].PRESET
rst_n => crc_result_o[3].PRESET
rst_n => crc_result_o[4].PRESET
rst_n => crc_result_o[5].PRESET
rst_n => crc_result_o[6].PRESET
rst_n => crc_result_o[7].PRESET
rst_n => crc_result_o[8].PRESET
rst_n => crc_result_o[9].PRESET
rst_n => crc_result_o[10].PRESET
rst_n => crc_result_o[11].PRESET
rst_n => crc_result_o[12].PRESET
rst_n => crc_result_o[13].PRESET
rst_n => crc_result_o[14].PRESET
rst_n => crc_result_o[15].PRESET
rst_n => crc_result_o[16].PRESET
rst_n => crc_result_o[17].PRESET
rst_n => crc_result_o[18].PRESET
rst_n => crc_result_o[19].PRESET
rst_n => crc_result_o[20].PRESET
rst_n => crc_result_o[21].PRESET
rst_n => crc_result_o[22].PRESET
rst_n => crc_result_o[23].PRESET
rst_n => crc_result_o[24].PRESET
rst_n => crc_result_o[25].PRESET
rst_n => crc_result_o[26].PRESET
rst_n => crc_result_o[27].PRESET
rst_n => crc_result_o[28].PRESET
rst_n => crc_result_o[29].PRESET
rst_n => crc_result_o[30].PRESET
rst_n => crc_result_o[31].PRESET
data[0] => newcrc.IN0
data[0] => newcrc.IN0
data[0] => newcrc.IN0
data[0] => newcrc.IN0
data[0] => newcrc.IN0
data[1] => newcrc.IN0
data[1] => newcrc.IN0
data[1] => newcrc.IN0
data[1] => newcrc.IN0
data[1] => newcrc.IN1
data[2] => newcrc.IN0
data[2] => newcrc.IN1
data[2] => newcrc.IN0
data[2] => newcrc.IN1
data[2] => newcrc.IN1
data[2] => newcrc.IN1
data[2] => newcrc.IN1
data[3] => newcrc.IN1
data[3] => newcrc.IN0
data[3] => newcrc.IN1
data[3] => newcrc.IN1
data[3] => newcrc.IN1
data[3] => newcrc.IN1
data[3] => newcrc.IN1
data[3] => newcrc.IN1
data[3] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN0
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_result[0] <= crc_result_o[31].DB_MAX_OUTPUT_PORT_TYPE
crc_result[1] <= crc_result_o[30].DB_MAX_OUTPUT_PORT_TYPE
crc_result[2] <= crc_result_o[29].DB_MAX_OUTPUT_PORT_TYPE
crc_result[3] <= crc_result_o[28].DB_MAX_OUTPUT_PORT_TYPE
crc_result[4] <= crc_result_o[27].DB_MAX_OUTPUT_PORT_TYPE
crc_result[5] <= crc_result_o[26].DB_MAX_OUTPUT_PORT_TYPE
crc_result[6] <= crc_result_o[25].DB_MAX_OUTPUT_PORT_TYPE
crc_result[7] <= crc_result_o[24].DB_MAX_OUTPUT_PORT_TYPE
crc_result[8] <= crc_result_o[23].DB_MAX_OUTPUT_PORT_TYPE
crc_result[9] <= crc_result_o[22].DB_MAX_OUTPUT_PORT_TYPE
crc_result[10] <= crc_result_o[21].DB_MAX_OUTPUT_PORT_TYPE
crc_result[11] <= crc_result_o[20].DB_MAX_OUTPUT_PORT_TYPE
crc_result[12] <= crc_result_o[19].DB_MAX_OUTPUT_PORT_TYPE
crc_result[13] <= crc_result_o[18].DB_MAX_OUTPUT_PORT_TYPE
crc_result[14] <= crc_result_o[17].DB_MAX_OUTPUT_PORT_TYPE
crc_result[15] <= crc_result_o[16].DB_MAX_OUTPUT_PORT_TYPE
crc_result[16] <= crc_result_o[15].DB_MAX_OUTPUT_PORT_TYPE
crc_result[17] <= crc_result_o[14].DB_MAX_OUTPUT_PORT_TYPE
crc_result[18] <= crc_result_o[13].DB_MAX_OUTPUT_PORT_TYPE
crc_result[19] <= crc_result_o[12].DB_MAX_OUTPUT_PORT_TYPE
crc_result[20] <= crc_result_o[11].DB_MAX_OUTPUT_PORT_TYPE
crc_result[21] <= crc_result_o[10].DB_MAX_OUTPUT_PORT_TYPE
crc_result[22] <= crc_result_o[9].DB_MAX_OUTPUT_PORT_TYPE
crc_result[23] <= crc_result_o[8].DB_MAX_OUTPUT_PORT_TYPE
crc_result[24] <= crc_result_o[7].DB_MAX_OUTPUT_PORT_TYPE
crc_result[25] <= crc_result_o[6].DB_MAX_OUTPUT_PORT_TYPE
crc_result[26] <= crc_result_o[5].DB_MAX_OUTPUT_PORT_TYPE
crc_result[27] <= crc_result_o[4].DB_MAX_OUTPUT_PORT_TYPE
crc_result[28] <= crc_result_o[3].DB_MAX_OUTPUT_PORT_TYPE
crc_result[29] <= crc_result_o[2].DB_MAX_OUTPUT_PORT_TYPE
crc_result[30] <= crc_result_o[1].DB_MAX_OUTPUT_PORT_TYPE
crc_result[31] <= crc_result_o[0].DB_MAX_OUTPUT_PORT_TYPE


