<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Latch_based_Flip_Flop.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Latch_based_Flip_Flop.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Latch_based_Flip_Flop.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Latch_based_Flip_Flop.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Latch_based_Flip_Flop.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Latch_based_Flip_Flop.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Latch_based_Flip_Flop.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Latch_based_Flip_Flop.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Latch_based_Flip_Flop.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Latch_based_Flip_Flop.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Latch_based_Flip_Flop.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Latch_based_Flip_Flop.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Latch_based_Flip_Flop.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Latch_based_Flip_Flop.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Latch_based_Flip_Flop.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Latch_based_Flip_Flop.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Latch_based_Flip_Flop.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Latch_based_Flip_Flop.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Latch_based_Flip_Flop.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Latch_based_Flip_Flop.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Latch_based_Flip_Flop_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Latch_based_Flip_Flop_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Latch_based_Flip_Flop_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Latch_based_Flip_Flop_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Latch_based_Flip_Flop_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Latch_based_Flip_Flop_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Latch_based_Flip_Flop_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Latch_based_Flip_Flop_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Latch_based_Flip_Flop_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Latch_based_Flip_Flop_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Latch_based_Flip_Flop_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Latch_based_Flip_Flop_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Latch_based_Flip_Flop_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Latch_based_Flip_Flop_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Latch_based_Flip_Flop_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Latch_based_Flip_Flop_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Latch_based_Flip_Flop_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Latch_based_flip_flop_tbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Latch_based_flip_flop_tbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Latch_based_flip_flop_tbench_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Latch_based_flip_flop_tbench_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Latch_based_flip_flop_tbench_stx_translate.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1416930326" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1416930326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417020730" xil_pn:in_ck="-3852438744022954629" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1417020730">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop.vhd"/>
      <outfile xil_pn:name="Latch_based_flip_flop_tbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1416930326" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6404276194647537581" xil_pn:start_ts="1416930326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416930326" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7318395753079046417" xil_pn:start_ts="1416930326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416930326" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8792192505591120312" xil_pn:start_ts="1416930326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417020520" xil_pn:in_ck="-3852438744022954629" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1417020520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop.vhd"/>
      <outfile xil_pn:name="Latch_based_flip_flop_tbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1417020524" xil_pn:in_ck="-3852438744022954629" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8654382198069814436" xil_pn:start_ts="1417020520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Latch_based_flip_flop_tbench_beh.prj"/>
      <outfile xil_pn:name="Latch_based_flip_flop_tbench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1417020524" xil_pn:in_ck="-7153395233854027578" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3622135729200597303" xil_pn:start_ts="1417020524">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Latch_based_flip_flop_tbench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1416931061" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1416931061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416931061" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8853051491745456617" xil_pn:start_ts="1416931061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416931061" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8792192505591120312" xil_pn:start_ts="1416931061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416931061" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1416931061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416931061" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8391568452943309849" xil_pn:start_ts="1416931061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416931061" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252420087910" xil_pn:start_ts="1416931061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416931061" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7465829294936929554" xil_pn:start_ts="1416931061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417020808" xil_pn:in_ck="-657590511791607436" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="7229053851969334085" xil_pn:start_ts="1417020799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop.lso"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop.ngc"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop.ngr"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop.prj"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop.stx"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop.syr"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop.xst"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop_stx_beh.prj"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop_vhdl.prj"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop_xst.xrpt"/>
      <outfile xil_pn:name="Latch_based_flip_flop_tbench_beh.prj"/>
      <outfile xil_pn:name="Latch_based_flip_flop_tbench_stx_beh.prj"/>
      <outfile xil_pn:name="Latch_based_flip_flop_tbench_stx_translate.prj"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1417020917" xil_pn:in_ck="-657590511791608688" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5009847074238554564" xil_pn:start_ts="1417020917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417023418" xil_pn:in_ck="-4510464390351592678" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1703653715012992363" xil_pn:start_ts="1417023412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop.bld"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop.ngd"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1417023423" xil_pn:in_ck="-3021985727296694725" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-3996043326931566844" xil_pn:start_ts="1417023418">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop.pcf"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop_map.map"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop_map.mrp"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop_map.ncd"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop_map.ngm"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop_map.xrpt"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop_summary.xml"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1417023435" xil_pn:in_ck="2640655550741299828" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1417023423">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop.ncd"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop.pad"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop.par"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop.ptwx"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop.unroutes"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop.xpi"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop_pad.csv"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop_pad.txt"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1417023435" xil_pn:in_ck="3413015560261843255" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1417023432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop.twr"/>
      <outfile xil_pn:name="Latch_based_Flip_Flop.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1417021084" xil_pn:in_ck="-3021985727296694725" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1417021084">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
