
VCP_SDcard_DMA_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d908  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006d8  0800dad8  0800dad8  0000ead8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e1b0  0800e1b0  0001006c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e1b0  0800e1b0  0000f1b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e1b8  0800e1b8  0001006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e1b8  0800e1b8  0000f1b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e1bc  0800e1bc  0000f1bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800e1c0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000064ec  2000006c  0800e22c  0001006c  2**2
                  ALLOC
 10 ._user_heap_stack 00006000  20006558  0800e22c  00010558  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001006c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020098  00000000  00000000  0001009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004b9c  00000000  00000000  00030134  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ae8  00000000  00000000  00034cd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014c5  00000000  00000000  000367b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c3f5  00000000  00000000  00037c7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023fc2  00000000  00000000  00064072  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00101c0d  00000000  00000000  00088034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00189c41  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007a20  00000000  00000000  00189c84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000b1  00000000  00000000  001916a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800dac0 	.word	0x0800dac0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	0800dac0 	.word	0x0800dac0

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_dmul>:
 80002e0:	b570      	push	{r4, r5, r6, lr}
 80002e2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80002e6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80002ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002ee:	bf1d      	ittte	ne
 80002f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002f4:	ea94 0f0c 	teqne	r4, ip
 80002f8:	ea95 0f0c 	teqne	r5, ip
 80002fc:	f000 f8de 	bleq	80004bc <__aeabi_dmul+0x1dc>
 8000300:	442c      	add	r4, r5
 8000302:	ea81 0603 	eor.w	r6, r1, r3
 8000306:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800030a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800030e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000312:	bf18      	it	ne
 8000314:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000318:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800031c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000320:	d038      	beq.n	8000394 <__aeabi_dmul+0xb4>
 8000322:	fba0 ce02 	umull	ip, lr, r0, r2
 8000326:	f04f 0500 	mov.w	r5, #0
 800032a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800032e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000332:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000336:	f04f 0600 	mov.w	r6, #0
 800033a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800033e:	f09c 0f00 	teq	ip, #0
 8000342:	bf18      	it	ne
 8000344:	f04e 0e01 	orrne.w	lr, lr, #1
 8000348:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800034c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000350:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000354:	d204      	bcs.n	8000360 <__aeabi_dmul+0x80>
 8000356:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800035a:	416d      	adcs	r5, r5
 800035c:	eb46 0606 	adc.w	r6, r6, r6
 8000360:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000364:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000368:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800036c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000370:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000374:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000378:	bf88      	it	hi
 800037a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800037e:	d81e      	bhi.n	80003be <__aeabi_dmul+0xde>
 8000380:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000384:	bf08      	it	eq
 8000386:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800038a:	f150 0000 	adcs.w	r0, r0, #0
 800038e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000392:	bd70      	pop	{r4, r5, r6, pc}
 8000394:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000398:	ea46 0101 	orr.w	r1, r6, r1
 800039c:	ea40 0002 	orr.w	r0, r0, r2
 80003a0:	ea81 0103 	eor.w	r1, r1, r3
 80003a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80003a8:	bfc2      	ittt	gt
 80003aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80003ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80003b2:	bd70      	popgt	{r4, r5, r6, pc}
 80003b4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80003b8:	f04f 0e00 	mov.w	lr, #0
 80003bc:	3c01      	subs	r4, #1
 80003be:	f300 80ab 	bgt.w	8000518 <__aeabi_dmul+0x238>
 80003c2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80003c6:	bfde      	ittt	le
 80003c8:	2000      	movle	r0, #0
 80003ca:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80003ce:	bd70      	pople	{r4, r5, r6, pc}
 80003d0:	f1c4 0400 	rsb	r4, r4, #0
 80003d4:	3c20      	subs	r4, #32
 80003d6:	da35      	bge.n	8000444 <__aeabi_dmul+0x164>
 80003d8:	340c      	adds	r4, #12
 80003da:	dc1b      	bgt.n	8000414 <__aeabi_dmul+0x134>
 80003dc:	f104 0414 	add.w	r4, r4, #20
 80003e0:	f1c4 0520 	rsb	r5, r4, #32
 80003e4:	fa00 f305 	lsl.w	r3, r0, r5
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f205 	lsl.w	r2, r1, r5
 80003f0:	ea40 0002 	orr.w	r0, r0, r2
 80003f4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003f8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000400:	fa21 f604 	lsr.w	r6, r1, r4
 8000404:	eb42 0106 	adc.w	r1, r2, r6
 8000408:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800040c:	bf08      	it	eq
 800040e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000412:	bd70      	pop	{r4, r5, r6, pc}
 8000414:	f1c4 040c 	rsb	r4, r4, #12
 8000418:	f1c4 0520 	rsb	r5, r4, #32
 800041c:	fa00 f304 	lsl.w	r3, r0, r4
 8000420:	fa20 f005 	lsr.w	r0, r0, r5
 8000424:	fa01 f204 	lsl.w	r2, r1, r4
 8000428:	ea40 0002 	orr.w	r0, r0, r2
 800042c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000430:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000434:	f141 0100 	adc.w	r1, r1, #0
 8000438:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800043c:	bf08      	it	eq
 800043e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000442:	bd70      	pop	{r4, r5, r6, pc}
 8000444:	f1c4 0520 	rsb	r5, r4, #32
 8000448:	fa00 f205 	lsl.w	r2, r0, r5
 800044c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000450:	fa20 f304 	lsr.w	r3, r0, r4
 8000454:	fa01 f205 	lsl.w	r2, r1, r5
 8000458:	ea43 0302 	orr.w	r3, r3, r2
 800045c:	fa21 f004 	lsr.w	r0, r1, r4
 8000460:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000464:	fa21 f204 	lsr.w	r2, r1, r4
 8000468:	ea20 0002 	bic.w	r0, r0, r2
 800046c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000470:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000474:	bf08      	it	eq
 8000476:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800047a:	bd70      	pop	{r4, r5, r6, pc}
 800047c:	f094 0f00 	teq	r4, #0
 8000480:	d10f      	bne.n	80004a2 <__aeabi_dmul+0x1c2>
 8000482:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000486:	0040      	lsls	r0, r0, #1
 8000488:	eb41 0101 	adc.w	r1, r1, r1
 800048c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000490:	bf08      	it	eq
 8000492:	3c01      	subeq	r4, #1
 8000494:	d0f7      	beq.n	8000486 <__aeabi_dmul+0x1a6>
 8000496:	ea41 0106 	orr.w	r1, r1, r6
 800049a:	f095 0f00 	teq	r5, #0
 800049e:	bf18      	it	ne
 80004a0:	4770      	bxne	lr
 80004a2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80004a6:	0052      	lsls	r2, r2, #1
 80004a8:	eb43 0303 	adc.w	r3, r3, r3
 80004ac:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80004b0:	bf08      	it	eq
 80004b2:	3d01      	subeq	r5, #1
 80004b4:	d0f7      	beq.n	80004a6 <__aeabi_dmul+0x1c6>
 80004b6:	ea43 0306 	orr.w	r3, r3, r6
 80004ba:	4770      	bx	lr
 80004bc:	ea94 0f0c 	teq	r4, ip
 80004c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80004c4:	bf18      	it	ne
 80004c6:	ea95 0f0c 	teqne	r5, ip
 80004ca:	d00c      	beq.n	80004e6 <__aeabi_dmul+0x206>
 80004cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004d0:	bf18      	it	ne
 80004d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004d6:	d1d1      	bne.n	800047c <__aeabi_dmul+0x19c>
 80004d8:	ea81 0103 	eor.w	r1, r1, r3
 80004dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	f04f 0000 	mov.w	r0, #0
 80004e4:	bd70      	pop	{r4, r5, r6, pc}
 80004e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004ea:	bf06      	itte	eq
 80004ec:	4610      	moveq	r0, r2
 80004ee:	4619      	moveq	r1, r3
 80004f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004f4:	d019      	beq.n	800052a <__aeabi_dmul+0x24a>
 80004f6:	ea94 0f0c 	teq	r4, ip
 80004fa:	d102      	bne.n	8000502 <__aeabi_dmul+0x222>
 80004fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000500:	d113      	bne.n	800052a <__aeabi_dmul+0x24a>
 8000502:	ea95 0f0c 	teq	r5, ip
 8000506:	d105      	bne.n	8000514 <__aeabi_dmul+0x234>
 8000508:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800050c:	bf1c      	itt	ne
 800050e:	4610      	movne	r0, r2
 8000510:	4619      	movne	r1, r3
 8000512:	d10a      	bne.n	800052a <__aeabi_dmul+0x24a>
 8000514:	ea81 0103 	eor.w	r1, r1, r3
 8000518:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800051c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd70      	pop	{r4, r5, r6, pc}
 800052a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800052e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000532:	bd70      	pop	{r4, r5, r6, pc}

08000534 <__aeabi_drsub>:
 8000534:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e002      	b.n	8000540 <__adddf3>
 800053a:	bf00      	nop

0800053c <__aeabi_dsub>:
 800053c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000540 <__adddf3>:
 8000540:	b530      	push	{r4, r5, lr}
 8000542:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000546:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800054a:	ea94 0f05 	teq	r4, r5
 800054e:	bf08      	it	eq
 8000550:	ea90 0f02 	teqeq	r0, r2
 8000554:	bf1f      	itttt	ne
 8000556:	ea54 0c00 	orrsne.w	ip, r4, r0
 800055a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800055e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000562:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000566:	f000 80e2 	beq.w	800072e <__adddf3+0x1ee>
 800056a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800056e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000572:	bfb8      	it	lt
 8000574:	426d      	neglt	r5, r5
 8000576:	dd0c      	ble.n	8000592 <__adddf3+0x52>
 8000578:	442c      	add	r4, r5
 800057a:	ea80 0202 	eor.w	r2, r0, r2
 800057e:	ea81 0303 	eor.w	r3, r1, r3
 8000582:	ea82 0000 	eor.w	r0, r2, r0
 8000586:	ea83 0101 	eor.w	r1, r3, r1
 800058a:	ea80 0202 	eor.w	r2, r0, r2
 800058e:	ea81 0303 	eor.w	r3, r1, r3
 8000592:	2d36      	cmp	r5, #54	@ 0x36
 8000594:	bf88      	it	hi
 8000596:	bd30      	pophi	{r4, r5, pc}
 8000598:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800059c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80005a0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80005a4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80005a8:	d002      	beq.n	80005b0 <__adddf3+0x70>
 80005aa:	4240      	negs	r0, r0
 80005ac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80005b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80005b8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80005bc:	d002      	beq.n	80005c4 <__adddf3+0x84>
 80005be:	4252      	negs	r2, r2
 80005c0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80005c4:	ea94 0f05 	teq	r4, r5
 80005c8:	f000 80a7 	beq.w	800071a <__adddf3+0x1da>
 80005cc:	f1a4 0401 	sub.w	r4, r4, #1
 80005d0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005d4:	db0d      	blt.n	80005f2 <__adddf3+0xb2>
 80005d6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005da:	fa22 f205 	lsr.w	r2, r2, r5
 80005de:	1880      	adds	r0, r0, r2
 80005e0:	f141 0100 	adc.w	r1, r1, #0
 80005e4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005e8:	1880      	adds	r0, r0, r2
 80005ea:	fa43 f305 	asr.w	r3, r3, r5
 80005ee:	4159      	adcs	r1, r3
 80005f0:	e00e      	b.n	8000610 <__adddf3+0xd0>
 80005f2:	f1a5 0520 	sub.w	r5, r5, #32
 80005f6:	f10e 0e20 	add.w	lr, lr, #32
 80005fa:	2a01      	cmp	r2, #1
 80005fc:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000600:	bf28      	it	cs
 8000602:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000606:	fa43 f305 	asr.w	r3, r3, r5
 800060a:	18c0      	adds	r0, r0, r3
 800060c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000610:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000614:	d507      	bpl.n	8000626 <__adddf3+0xe6>
 8000616:	f04f 0e00 	mov.w	lr, #0
 800061a:	f1dc 0c00 	rsbs	ip, ip, #0
 800061e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000622:	eb6e 0101 	sbc.w	r1, lr, r1
 8000626:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800062a:	d31b      	bcc.n	8000664 <__adddf3+0x124>
 800062c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000630:	d30c      	bcc.n	800064c <__adddf3+0x10c>
 8000632:	0849      	lsrs	r1, r1, #1
 8000634:	ea5f 0030 	movs.w	r0, r0, rrx
 8000638:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800063c:	f104 0401 	add.w	r4, r4, #1
 8000640:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000644:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000648:	f080 809a 	bcs.w	8000780 <__adddf3+0x240>
 800064c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000650:	bf08      	it	eq
 8000652:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000656:	f150 0000 	adcs.w	r0, r0, #0
 800065a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065e:	ea41 0105 	orr.w	r1, r1, r5
 8000662:	bd30      	pop	{r4, r5, pc}
 8000664:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000668:	4140      	adcs	r0, r0
 800066a:	eb41 0101 	adc.w	r1, r1, r1
 800066e:	3c01      	subs	r4, #1
 8000670:	bf28      	it	cs
 8000672:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000676:	d2e9      	bcs.n	800064c <__adddf3+0x10c>
 8000678:	f091 0f00 	teq	r1, #0
 800067c:	bf04      	itt	eq
 800067e:	4601      	moveq	r1, r0
 8000680:	2000      	moveq	r0, #0
 8000682:	fab1 f381 	clz	r3, r1
 8000686:	bf08      	it	eq
 8000688:	3320      	addeq	r3, #32
 800068a:	f1a3 030b 	sub.w	r3, r3, #11
 800068e:	f1b3 0220 	subs.w	r2, r3, #32
 8000692:	da0c      	bge.n	80006ae <__adddf3+0x16e>
 8000694:	320c      	adds	r2, #12
 8000696:	dd08      	ble.n	80006aa <__adddf3+0x16a>
 8000698:	f102 0c14 	add.w	ip, r2, #20
 800069c:	f1c2 020c 	rsb	r2, r2, #12
 80006a0:	fa01 f00c 	lsl.w	r0, r1, ip
 80006a4:	fa21 f102 	lsr.w	r1, r1, r2
 80006a8:	e00c      	b.n	80006c4 <__adddf3+0x184>
 80006aa:	f102 0214 	add.w	r2, r2, #20
 80006ae:	bfd8      	it	le
 80006b0:	f1c2 0c20 	rsble	ip, r2, #32
 80006b4:	fa01 f102 	lsl.w	r1, r1, r2
 80006b8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80006bc:	bfdc      	itt	le
 80006be:	ea41 010c 	orrle.w	r1, r1, ip
 80006c2:	4090      	lslle	r0, r2
 80006c4:	1ae4      	subs	r4, r4, r3
 80006c6:	bfa2      	ittt	ge
 80006c8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006cc:	4329      	orrge	r1, r5
 80006ce:	bd30      	popge	{r4, r5, pc}
 80006d0:	ea6f 0404 	mvn.w	r4, r4
 80006d4:	3c1f      	subs	r4, #31
 80006d6:	da1c      	bge.n	8000712 <__adddf3+0x1d2>
 80006d8:	340c      	adds	r4, #12
 80006da:	dc0e      	bgt.n	80006fa <__adddf3+0x1ba>
 80006dc:	f104 0414 	add.w	r4, r4, #20
 80006e0:	f1c4 0220 	rsb	r2, r4, #32
 80006e4:	fa20 f004 	lsr.w	r0, r0, r4
 80006e8:	fa01 f302 	lsl.w	r3, r1, r2
 80006ec:	ea40 0003 	orr.w	r0, r0, r3
 80006f0:	fa21 f304 	lsr.w	r3, r1, r4
 80006f4:	ea45 0103 	orr.w	r1, r5, r3
 80006f8:	bd30      	pop	{r4, r5, pc}
 80006fa:	f1c4 040c 	rsb	r4, r4, #12
 80006fe:	f1c4 0220 	rsb	r2, r4, #32
 8000702:	fa20 f002 	lsr.w	r0, r0, r2
 8000706:	fa01 f304 	lsl.w	r3, r1, r4
 800070a:	ea40 0003 	orr.w	r0, r0, r3
 800070e:	4629      	mov	r1, r5
 8000710:	bd30      	pop	{r4, r5, pc}
 8000712:	fa21 f004 	lsr.w	r0, r1, r4
 8000716:	4629      	mov	r1, r5
 8000718:	bd30      	pop	{r4, r5, pc}
 800071a:	f094 0f00 	teq	r4, #0
 800071e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000722:	bf06      	itte	eq
 8000724:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000728:	3401      	addeq	r4, #1
 800072a:	3d01      	subne	r5, #1
 800072c:	e74e      	b.n	80005cc <__adddf3+0x8c>
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf18      	it	ne
 8000734:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000738:	d029      	beq.n	800078e <__adddf3+0x24e>
 800073a:	ea94 0f05 	teq	r4, r5
 800073e:	bf08      	it	eq
 8000740:	ea90 0f02 	teqeq	r0, r2
 8000744:	d005      	beq.n	8000752 <__adddf3+0x212>
 8000746:	ea54 0c00 	orrs.w	ip, r4, r0
 800074a:	bf04      	itt	eq
 800074c:	4619      	moveq	r1, r3
 800074e:	4610      	moveq	r0, r2
 8000750:	bd30      	pop	{r4, r5, pc}
 8000752:	ea91 0f03 	teq	r1, r3
 8000756:	bf1e      	ittt	ne
 8000758:	2100      	movne	r1, #0
 800075a:	2000      	movne	r0, #0
 800075c:	bd30      	popne	{r4, r5, pc}
 800075e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000762:	d105      	bne.n	8000770 <__adddf3+0x230>
 8000764:	0040      	lsls	r0, r0, #1
 8000766:	4149      	adcs	r1, r1
 8000768:	bf28      	it	cs
 800076a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800076e:	bd30      	pop	{r4, r5, pc}
 8000770:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000774:	bf3c      	itt	cc
 8000776:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800077a:	bd30      	popcc	{r4, r5, pc}
 800077c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000780:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000784:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000788:	f04f 0000 	mov.w	r0, #0
 800078c:	bd30      	pop	{r4, r5, pc}
 800078e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000792:	bf1a      	itte	ne
 8000794:	4619      	movne	r1, r3
 8000796:	4610      	movne	r0, r2
 8000798:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800079c:	bf1c      	itt	ne
 800079e:	460b      	movne	r3, r1
 80007a0:	4602      	movne	r2, r0
 80007a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80007a6:	bf06      	itte	eq
 80007a8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80007ac:	ea91 0f03 	teqeq	r1, r3
 80007b0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80007b4:	bd30      	pop	{r4, r5, pc}
 80007b6:	bf00      	nop

080007b8 <__aeabi_ui2d>:
 80007b8:	f090 0f00 	teq	r0, #0
 80007bc:	bf04      	itt	eq
 80007be:	2100      	moveq	r1, #0
 80007c0:	4770      	bxeq	lr
 80007c2:	b530      	push	{r4, r5, lr}
 80007c4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007c8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007cc:	f04f 0500 	mov.w	r5, #0
 80007d0:	f04f 0100 	mov.w	r1, #0
 80007d4:	e750      	b.n	8000678 <__adddf3+0x138>
 80007d6:	bf00      	nop

080007d8 <__aeabi_i2d>:
 80007d8:	f090 0f00 	teq	r0, #0
 80007dc:	bf04      	itt	eq
 80007de:	2100      	moveq	r1, #0
 80007e0:	4770      	bxeq	lr
 80007e2:	b530      	push	{r4, r5, lr}
 80007e4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007e8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007ec:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007f0:	bf48      	it	mi
 80007f2:	4240      	negmi	r0, r0
 80007f4:	f04f 0100 	mov.w	r1, #0
 80007f8:	e73e      	b.n	8000678 <__adddf3+0x138>
 80007fa:	bf00      	nop

080007fc <__aeabi_f2d>:
 80007fc:	0042      	lsls	r2, r0, #1
 80007fe:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000802:	ea4f 0131 	mov.w	r1, r1, rrx
 8000806:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800080a:	bf1f      	itttt	ne
 800080c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000810:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000814:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000818:	4770      	bxne	lr
 800081a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800081e:	bf08      	it	eq
 8000820:	4770      	bxeq	lr
 8000822:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000826:	bf04      	itt	eq
 8000828:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800082c:	4770      	bxeq	lr
 800082e:	b530      	push	{r4, r5, lr}
 8000830:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000834:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000838:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800083c:	e71c      	b.n	8000678 <__adddf3+0x138>
 800083e:	bf00      	nop

08000840 <__aeabi_ul2d>:
 8000840:	ea50 0201 	orrs.w	r2, r0, r1
 8000844:	bf08      	it	eq
 8000846:	4770      	bxeq	lr
 8000848:	b530      	push	{r4, r5, lr}
 800084a:	f04f 0500 	mov.w	r5, #0
 800084e:	e00a      	b.n	8000866 <__aeabi_l2d+0x16>

08000850 <__aeabi_l2d>:
 8000850:	ea50 0201 	orrs.w	r2, r0, r1
 8000854:	bf08      	it	eq
 8000856:	4770      	bxeq	lr
 8000858:	b530      	push	{r4, r5, lr}
 800085a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800085e:	d502      	bpl.n	8000866 <__aeabi_l2d+0x16>
 8000860:	4240      	negs	r0, r0
 8000862:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000866:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800086a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800086e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000872:	f43f aed8 	beq.w	8000626 <__adddf3+0xe6>
 8000876:	f04f 0203 	mov.w	r2, #3
 800087a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800087e:	bf18      	it	ne
 8000880:	3203      	addne	r2, #3
 8000882:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000886:	bf18      	it	ne
 8000888:	3203      	addne	r2, #3
 800088a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800088e:	f1c2 0320 	rsb	r3, r2, #32
 8000892:	fa00 fc03 	lsl.w	ip, r0, r3
 8000896:	fa20 f002 	lsr.w	r0, r0, r2
 800089a:	fa01 fe03 	lsl.w	lr, r1, r3
 800089e:	ea40 000e 	orr.w	r0, r0, lr
 80008a2:	fa21 f102 	lsr.w	r1, r1, r2
 80008a6:	4414      	add	r4, r2
 80008a8:	e6bd      	b.n	8000626 <__adddf3+0xe6>
 80008aa:	bf00      	nop

080008ac <__aeabi_d2uiz>:
 80008ac:	004a      	lsls	r2, r1, #1
 80008ae:	d211      	bcs.n	80008d4 <__aeabi_d2uiz+0x28>
 80008b0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008b4:	d211      	bcs.n	80008da <__aeabi_d2uiz+0x2e>
 80008b6:	d50d      	bpl.n	80008d4 <__aeabi_d2uiz+0x28>
 80008b8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008bc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008c0:	d40e      	bmi.n	80008e0 <__aeabi_d2uiz+0x34>
 80008c2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008c6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80008ca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80008ce:	fa23 f002 	lsr.w	r0, r3, r2
 80008d2:	4770      	bx	lr
 80008d4:	f04f 0000 	mov.w	r0, #0
 80008d8:	4770      	bx	lr
 80008da:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008de:	d102      	bne.n	80008e6 <__aeabi_d2uiz+0x3a>
 80008e0:	f04f 30ff 	mov.w	r0, #4294967295
 80008e4:	4770      	bx	lr
 80008e6:	f04f 0000 	mov.w	r0, #0
 80008ea:	4770      	bx	lr

080008ec <__aeabi_uldivmod>:
 80008ec:	b953      	cbnz	r3, 8000904 <__aeabi_uldivmod+0x18>
 80008ee:	b94a      	cbnz	r2, 8000904 <__aeabi_uldivmod+0x18>
 80008f0:	2900      	cmp	r1, #0
 80008f2:	bf08      	it	eq
 80008f4:	2800      	cmpeq	r0, #0
 80008f6:	bf1c      	itt	ne
 80008f8:	f04f 31ff 	movne.w	r1, #4294967295
 80008fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000900:	f000 b988 	b.w	8000c14 <__aeabi_idiv0>
 8000904:	f1ad 0c08 	sub.w	ip, sp, #8
 8000908:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800090c:	f000 f806 	bl	800091c <__udivmoddi4>
 8000910:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000914:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000918:	b004      	add	sp, #16
 800091a:	4770      	bx	lr

0800091c <__udivmoddi4>:
 800091c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000920:	9d08      	ldr	r5, [sp, #32]
 8000922:	468e      	mov	lr, r1
 8000924:	4604      	mov	r4, r0
 8000926:	4688      	mov	r8, r1
 8000928:	2b00      	cmp	r3, #0
 800092a:	d14a      	bne.n	80009c2 <__udivmoddi4+0xa6>
 800092c:	428a      	cmp	r2, r1
 800092e:	4617      	mov	r7, r2
 8000930:	d962      	bls.n	80009f8 <__udivmoddi4+0xdc>
 8000932:	fab2 f682 	clz	r6, r2
 8000936:	b14e      	cbz	r6, 800094c <__udivmoddi4+0x30>
 8000938:	f1c6 0320 	rsb	r3, r6, #32
 800093c:	fa01 f806 	lsl.w	r8, r1, r6
 8000940:	fa20 f303 	lsr.w	r3, r0, r3
 8000944:	40b7      	lsls	r7, r6
 8000946:	ea43 0808 	orr.w	r8, r3, r8
 800094a:	40b4      	lsls	r4, r6
 800094c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000950:	fa1f fc87 	uxth.w	ip, r7
 8000954:	fbb8 f1fe 	udiv	r1, r8, lr
 8000958:	0c23      	lsrs	r3, r4, #16
 800095a:	fb0e 8811 	mls	r8, lr, r1, r8
 800095e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000962:	fb01 f20c 	mul.w	r2, r1, ip
 8000966:	429a      	cmp	r2, r3
 8000968:	d909      	bls.n	800097e <__udivmoddi4+0x62>
 800096a:	18fb      	adds	r3, r7, r3
 800096c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000970:	f080 80ea 	bcs.w	8000b48 <__udivmoddi4+0x22c>
 8000974:	429a      	cmp	r2, r3
 8000976:	f240 80e7 	bls.w	8000b48 <__udivmoddi4+0x22c>
 800097a:	3902      	subs	r1, #2
 800097c:	443b      	add	r3, r7
 800097e:	1a9a      	subs	r2, r3, r2
 8000980:	b2a3      	uxth	r3, r4
 8000982:	fbb2 f0fe 	udiv	r0, r2, lr
 8000986:	fb0e 2210 	mls	r2, lr, r0, r2
 800098a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800098e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000992:	459c      	cmp	ip, r3
 8000994:	d909      	bls.n	80009aa <__udivmoddi4+0x8e>
 8000996:	18fb      	adds	r3, r7, r3
 8000998:	f100 32ff 	add.w	r2, r0, #4294967295
 800099c:	f080 80d6 	bcs.w	8000b4c <__udivmoddi4+0x230>
 80009a0:	459c      	cmp	ip, r3
 80009a2:	f240 80d3 	bls.w	8000b4c <__udivmoddi4+0x230>
 80009a6:	443b      	add	r3, r7
 80009a8:	3802      	subs	r0, #2
 80009aa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80009ae:	eba3 030c 	sub.w	r3, r3, ip
 80009b2:	2100      	movs	r1, #0
 80009b4:	b11d      	cbz	r5, 80009be <__udivmoddi4+0xa2>
 80009b6:	40f3      	lsrs	r3, r6
 80009b8:	2200      	movs	r2, #0
 80009ba:	e9c5 3200 	strd	r3, r2, [r5]
 80009be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009c2:	428b      	cmp	r3, r1
 80009c4:	d905      	bls.n	80009d2 <__udivmoddi4+0xb6>
 80009c6:	b10d      	cbz	r5, 80009cc <__udivmoddi4+0xb0>
 80009c8:	e9c5 0100 	strd	r0, r1, [r5]
 80009cc:	2100      	movs	r1, #0
 80009ce:	4608      	mov	r0, r1
 80009d0:	e7f5      	b.n	80009be <__udivmoddi4+0xa2>
 80009d2:	fab3 f183 	clz	r1, r3
 80009d6:	2900      	cmp	r1, #0
 80009d8:	d146      	bne.n	8000a68 <__udivmoddi4+0x14c>
 80009da:	4573      	cmp	r3, lr
 80009dc:	d302      	bcc.n	80009e4 <__udivmoddi4+0xc8>
 80009de:	4282      	cmp	r2, r0
 80009e0:	f200 8105 	bhi.w	8000bee <__udivmoddi4+0x2d2>
 80009e4:	1a84      	subs	r4, r0, r2
 80009e6:	eb6e 0203 	sbc.w	r2, lr, r3
 80009ea:	2001      	movs	r0, #1
 80009ec:	4690      	mov	r8, r2
 80009ee:	2d00      	cmp	r5, #0
 80009f0:	d0e5      	beq.n	80009be <__udivmoddi4+0xa2>
 80009f2:	e9c5 4800 	strd	r4, r8, [r5]
 80009f6:	e7e2      	b.n	80009be <__udivmoddi4+0xa2>
 80009f8:	2a00      	cmp	r2, #0
 80009fa:	f000 8090 	beq.w	8000b1e <__udivmoddi4+0x202>
 80009fe:	fab2 f682 	clz	r6, r2
 8000a02:	2e00      	cmp	r6, #0
 8000a04:	f040 80a4 	bne.w	8000b50 <__udivmoddi4+0x234>
 8000a08:	1a8a      	subs	r2, r1, r2
 8000a0a:	0c03      	lsrs	r3, r0, #16
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	b280      	uxth	r0, r0
 8000a12:	b2bc      	uxth	r4, r7
 8000a14:	2101      	movs	r1, #1
 8000a16:	fbb2 fcfe 	udiv	ip, r2, lr
 8000a1a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000a1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a22:	fb04 f20c 	mul.w	r2, r4, ip
 8000a26:	429a      	cmp	r2, r3
 8000a28:	d907      	bls.n	8000a3a <__udivmoddi4+0x11e>
 8000a2a:	18fb      	adds	r3, r7, r3
 8000a2c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000a30:	d202      	bcs.n	8000a38 <__udivmoddi4+0x11c>
 8000a32:	429a      	cmp	r2, r3
 8000a34:	f200 80e0 	bhi.w	8000bf8 <__udivmoddi4+0x2dc>
 8000a38:	46c4      	mov	ip, r8
 8000a3a:	1a9b      	subs	r3, r3, r2
 8000a3c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000a40:	fb0e 3312 	mls	r3, lr, r2, r3
 8000a44:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000a48:	fb02 f404 	mul.w	r4, r2, r4
 8000a4c:	429c      	cmp	r4, r3
 8000a4e:	d907      	bls.n	8000a60 <__udivmoddi4+0x144>
 8000a50:	18fb      	adds	r3, r7, r3
 8000a52:	f102 30ff 	add.w	r0, r2, #4294967295
 8000a56:	d202      	bcs.n	8000a5e <__udivmoddi4+0x142>
 8000a58:	429c      	cmp	r4, r3
 8000a5a:	f200 80ca 	bhi.w	8000bf2 <__udivmoddi4+0x2d6>
 8000a5e:	4602      	mov	r2, r0
 8000a60:	1b1b      	subs	r3, r3, r4
 8000a62:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000a66:	e7a5      	b.n	80009b4 <__udivmoddi4+0x98>
 8000a68:	f1c1 0620 	rsb	r6, r1, #32
 8000a6c:	408b      	lsls	r3, r1
 8000a6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000a72:	431f      	orrs	r7, r3
 8000a74:	fa0e f401 	lsl.w	r4, lr, r1
 8000a78:	fa20 f306 	lsr.w	r3, r0, r6
 8000a7c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000a80:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000a84:	4323      	orrs	r3, r4
 8000a86:	fa00 f801 	lsl.w	r8, r0, r1
 8000a8a:	fa1f fc87 	uxth.w	ip, r7
 8000a8e:	fbbe f0f9 	udiv	r0, lr, r9
 8000a92:	0c1c      	lsrs	r4, r3, #16
 8000a94:	fb09 ee10 	mls	lr, r9, r0, lr
 8000a98:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000a9c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000aa0:	45a6      	cmp	lr, r4
 8000aa2:	fa02 f201 	lsl.w	r2, r2, r1
 8000aa6:	d909      	bls.n	8000abc <__udivmoddi4+0x1a0>
 8000aa8:	193c      	adds	r4, r7, r4
 8000aaa:	f100 3aff 	add.w	sl, r0, #4294967295
 8000aae:	f080 809c 	bcs.w	8000bea <__udivmoddi4+0x2ce>
 8000ab2:	45a6      	cmp	lr, r4
 8000ab4:	f240 8099 	bls.w	8000bea <__udivmoddi4+0x2ce>
 8000ab8:	3802      	subs	r0, #2
 8000aba:	443c      	add	r4, r7
 8000abc:	eba4 040e 	sub.w	r4, r4, lr
 8000ac0:	fa1f fe83 	uxth.w	lr, r3
 8000ac4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ac8:	fb09 4413 	mls	r4, r9, r3, r4
 8000acc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ad0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ad4:	45a4      	cmp	ip, r4
 8000ad6:	d908      	bls.n	8000aea <__udivmoddi4+0x1ce>
 8000ad8:	193c      	adds	r4, r7, r4
 8000ada:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ade:	f080 8082 	bcs.w	8000be6 <__udivmoddi4+0x2ca>
 8000ae2:	45a4      	cmp	ip, r4
 8000ae4:	d97f      	bls.n	8000be6 <__udivmoddi4+0x2ca>
 8000ae6:	3b02      	subs	r3, #2
 8000ae8:	443c      	add	r4, r7
 8000aea:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000aee:	eba4 040c 	sub.w	r4, r4, ip
 8000af2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000af6:	4564      	cmp	r4, ip
 8000af8:	4673      	mov	r3, lr
 8000afa:	46e1      	mov	r9, ip
 8000afc:	d362      	bcc.n	8000bc4 <__udivmoddi4+0x2a8>
 8000afe:	d05f      	beq.n	8000bc0 <__udivmoddi4+0x2a4>
 8000b00:	b15d      	cbz	r5, 8000b1a <__udivmoddi4+0x1fe>
 8000b02:	ebb8 0203 	subs.w	r2, r8, r3
 8000b06:	eb64 0409 	sbc.w	r4, r4, r9
 8000b0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000b0e:	fa22 f301 	lsr.w	r3, r2, r1
 8000b12:	431e      	orrs	r6, r3
 8000b14:	40cc      	lsrs	r4, r1
 8000b16:	e9c5 6400 	strd	r6, r4, [r5]
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	e74f      	b.n	80009be <__udivmoddi4+0xa2>
 8000b1e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b22:	0c01      	lsrs	r1, r0, #16
 8000b24:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b28:	b280      	uxth	r0, r0
 8000b2a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b2e:	463b      	mov	r3, r7
 8000b30:	4638      	mov	r0, r7
 8000b32:	463c      	mov	r4, r7
 8000b34:	46b8      	mov	r8, r7
 8000b36:	46be      	mov	lr, r7
 8000b38:	2620      	movs	r6, #32
 8000b3a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b3e:	eba2 0208 	sub.w	r2, r2, r8
 8000b42:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000b46:	e766      	b.n	8000a16 <__udivmoddi4+0xfa>
 8000b48:	4601      	mov	r1, r0
 8000b4a:	e718      	b.n	800097e <__udivmoddi4+0x62>
 8000b4c:	4610      	mov	r0, r2
 8000b4e:	e72c      	b.n	80009aa <__udivmoddi4+0x8e>
 8000b50:	f1c6 0220 	rsb	r2, r6, #32
 8000b54:	fa2e f302 	lsr.w	r3, lr, r2
 8000b58:	40b7      	lsls	r7, r6
 8000b5a:	40b1      	lsls	r1, r6
 8000b5c:	fa20 f202 	lsr.w	r2, r0, r2
 8000b60:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b64:	430a      	orrs	r2, r1
 8000b66:	fbb3 f8fe 	udiv	r8, r3, lr
 8000b6a:	b2bc      	uxth	r4, r7
 8000b6c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000b70:	0c11      	lsrs	r1, r2, #16
 8000b72:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b76:	fb08 f904 	mul.w	r9, r8, r4
 8000b7a:	40b0      	lsls	r0, r6
 8000b7c:	4589      	cmp	r9, r1
 8000b7e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000b82:	b280      	uxth	r0, r0
 8000b84:	d93e      	bls.n	8000c04 <__udivmoddi4+0x2e8>
 8000b86:	1879      	adds	r1, r7, r1
 8000b88:	f108 3cff 	add.w	ip, r8, #4294967295
 8000b8c:	d201      	bcs.n	8000b92 <__udivmoddi4+0x276>
 8000b8e:	4589      	cmp	r9, r1
 8000b90:	d81f      	bhi.n	8000bd2 <__udivmoddi4+0x2b6>
 8000b92:	eba1 0109 	sub.w	r1, r1, r9
 8000b96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b9a:	fb09 f804 	mul.w	r8, r9, r4
 8000b9e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ba2:	b292      	uxth	r2, r2
 8000ba4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ba8:	4542      	cmp	r2, r8
 8000baa:	d229      	bcs.n	8000c00 <__udivmoddi4+0x2e4>
 8000bac:	18ba      	adds	r2, r7, r2
 8000bae:	f109 31ff 	add.w	r1, r9, #4294967295
 8000bb2:	d2c4      	bcs.n	8000b3e <__udivmoddi4+0x222>
 8000bb4:	4542      	cmp	r2, r8
 8000bb6:	d2c2      	bcs.n	8000b3e <__udivmoddi4+0x222>
 8000bb8:	f1a9 0102 	sub.w	r1, r9, #2
 8000bbc:	443a      	add	r2, r7
 8000bbe:	e7be      	b.n	8000b3e <__udivmoddi4+0x222>
 8000bc0:	45f0      	cmp	r8, lr
 8000bc2:	d29d      	bcs.n	8000b00 <__udivmoddi4+0x1e4>
 8000bc4:	ebbe 0302 	subs.w	r3, lr, r2
 8000bc8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000bcc:	3801      	subs	r0, #1
 8000bce:	46e1      	mov	r9, ip
 8000bd0:	e796      	b.n	8000b00 <__udivmoddi4+0x1e4>
 8000bd2:	eba7 0909 	sub.w	r9, r7, r9
 8000bd6:	4449      	add	r1, r9
 8000bd8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000bdc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000be0:	fb09 f804 	mul.w	r8, r9, r4
 8000be4:	e7db      	b.n	8000b9e <__udivmoddi4+0x282>
 8000be6:	4673      	mov	r3, lr
 8000be8:	e77f      	b.n	8000aea <__udivmoddi4+0x1ce>
 8000bea:	4650      	mov	r0, sl
 8000bec:	e766      	b.n	8000abc <__udivmoddi4+0x1a0>
 8000bee:	4608      	mov	r0, r1
 8000bf0:	e6fd      	b.n	80009ee <__udivmoddi4+0xd2>
 8000bf2:	443b      	add	r3, r7
 8000bf4:	3a02      	subs	r2, #2
 8000bf6:	e733      	b.n	8000a60 <__udivmoddi4+0x144>
 8000bf8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bfc:	443b      	add	r3, r7
 8000bfe:	e71c      	b.n	8000a3a <__udivmoddi4+0x11e>
 8000c00:	4649      	mov	r1, r9
 8000c02:	e79c      	b.n	8000b3e <__udivmoddi4+0x222>
 8000c04:	eba1 0109 	sub.w	r1, r1, r9
 8000c08:	46c4      	mov	ip, r8
 8000c0a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c0e:	fb09 f804 	mul.w	r8, r9, r4
 8000c12:	e7c4      	b.n	8000b9e <__udivmoddi4+0x282>

08000c14 <__aeabi_idiv0>:
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <Mount_SD>:
FATFS *pfs;
DWORD fre_clust;

//<---- --------------- Functions --------------- ---->
void Mount_SD(const TCHAR* path)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
	fresult = f_mount(&fs, path, 0);
 8000c20:	2200      	movs	r2, #0
 8000c22:	6879      	ldr	r1, [r7, #4]
 8000c24:	480e      	ldr	r0, [pc, #56]	@ (8000c60 <Mount_SD+0x48>)
 8000c26:	f007 fe3b 	bl	80088a0 <f_mount>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	461a      	mov	r2, r3
 8000c2e:	4b0d      	ldr	r3, [pc, #52]	@ (8000c64 <Mount_SD+0x4c>)
 8000c30:	701a      	strb	r2, [r3, #0]
	printf("Fresult in Mounting => %d \n", fresult);
 8000c32:	4b0c      	ldr	r3, [pc, #48]	@ (8000c64 <Mount_SD+0x4c>)
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	4619      	mov	r1, r3
 8000c38:	480b      	ldr	r0, [pc, #44]	@ (8000c68 <Mount_SD+0x50>)
 8000c3a:	f00b feef 	bl	800ca1c <iprintf>

	if(fresult == FR_OK)
 8000c3e:	4b09      	ldr	r3, [pc, #36]	@ (8000c64 <Mount_SD+0x4c>)
 8000c40:	781b      	ldrb	r3, [r3, #0]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d103      	bne.n	8000c4e <Mount_SD+0x36>
		printf("SD_CARD mounted successfully...\n");
 8000c46:	4809      	ldr	r0, [pc, #36]	@ (8000c6c <Mount_SD+0x54>)
 8000c48:	f00b ff50 	bl	800caec <puts>
	else
	{
		printf("Error! in mounting SD_CARD...\n");
		Error_Handler();
	}
}
 8000c4c:	e004      	b.n	8000c58 <Mount_SD+0x40>
		printf("Error! in mounting SD_CARD...\n");
 8000c4e:	4808      	ldr	r0, [pc, #32]	@ (8000c70 <Mount_SD+0x58>)
 8000c50:	f00b ff4c 	bl	800caec <puts>
		Error_Handler();
 8000c54:	f000 fbbe 	bl	80013d4 <Error_Handler>
}
 8000c58:	bf00      	nop
 8000c5a:	3708      	adds	r7, #8
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	20000088 	.word	0x20000088
 8000c64:	20002108 	.word	0x20002108
 8000c68:	0800dad8 	.word	0x0800dad8
 8000c6c:	0800daf4 	.word	0x0800daf4
 8000c70:	0800db14 	.word	0x0800db14

08000c74 <Unmount_SD>:

//<---- -------------------------------------------------------- ---->
void Unmount_SD(const TCHAR* path)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b082      	sub	sp, #8
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
	fresult = f_mount(NULL, path, 1);
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	6879      	ldr	r1, [r7, #4]
 8000c80:	2000      	movs	r0, #0
 8000c82:	f007 fe0d 	bl	80088a0 <f_mount>
 8000c86:	4603      	mov	r3, r0
 8000c88:	461a      	mov	r2, r3
 8000c8a:	4b0c      	ldr	r3, [pc, #48]	@ (8000cbc <Unmount_SD+0x48>)
 8000c8c:	701a      	strb	r2, [r3, #0]
	printf("Fresult in Unmounting => %d \n", fresult);
 8000c8e:	4b0b      	ldr	r3, [pc, #44]	@ (8000cbc <Unmount_SD+0x48>)
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	4619      	mov	r1, r3
 8000c94:	480a      	ldr	r0, [pc, #40]	@ (8000cc0 <Unmount_SD+0x4c>)
 8000c96:	f00b fec1 	bl	800ca1c <iprintf>

	if(fresult == FR_OK)
 8000c9a:	4b08      	ldr	r3, [pc, #32]	@ (8000cbc <Unmount_SD+0x48>)
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d103      	bne.n	8000caa <Unmount_SD+0x36>
		printf("SD_CARD unmounted successfully...\n");
 8000ca2:	4808      	ldr	r0, [pc, #32]	@ (8000cc4 <Unmount_SD+0x50>)
 8000ca4:	f00b ff22 	bl	800caec <puts>
	else
	{
		printf("Error! in unmounting SD_CARD...\n");
		Error_Handler();
	}
}
 8000ca8:	e004      	b.n	8000cb4 <Unmount_SD+0x40>
		printf("Error! in unmounting SD_CARD...\n");
 8000caa:	4807      	ldr	r0, [pc, #28]	@ (8000cc8 <Unmount_SD+0x54>)
 8000cac:	f00b ff1e 	bl	800caec <puts>
		Error_Handler();
 8000cb0:	f000 fb90 	bl	80013d4 <Error_Handler>
}
 8000cb4:	bf00      	nop
 8000cb6:	3708      	adds	r7, #8
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	20002108 	.word	0x20002108
 8000cc0:	0800db34 	.word	0x0800db34
 8000cc4:	0800db54 	.word	0x0800db54
 8000cc8:	0800db78 	.word	0x0800db78

08000ccc <Format_SD>:
//<---- -------------------------------------------------------- ---->

FRESULT Format_SD(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b08e      	sub	sp, #56	@ 0x38
 8000cd0:	af00      	add	r7, sp, #0
    DIR dir;
    char *path = malloc(20 * sizeof(char));
 8000cd2:	2014      	movs	r0, #20
 8000cd4:	f00b fd22 	bl	800c71c <malloc>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	637b      	str	r3, [r7, #52]	@ 0x34
    sprintf(path, "%s", "/");
 8000cdc:	4a2b      	ldr	r2, [pc, #172]	@ (8000d8c <Format_SD+0xc0>)
 8000cde:	492c      	ldr	r1, [pc, #176]	@ (8000d90 <Format_SD+0xc4>)
 8000ce0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000ce2:	f00b ff0b 	bl	800cafc <siprintf>

    fresult = f_opendir(&dir, path);							// Open the directory
 8000ce6:	1d3b      	adds	r3, r7, #4
 8000ce8:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8000cea:	4618      	mov	r0, r3
 8000cec:	f008 fa86 	bl	80091fc <f_opendir>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	461a      	mov	r2, r3
 8000cf4:	4b27      	ldr	r3, [pc, #156]	@ (8000d94 <Format_SD+0xc8>)
 8000cf6:	701a      	strb	r2, [r3, #0]
    printf("Fresult in Opening Directory => %d \n", fresult);
 8000cf8:	4b26      	ldr	r3, [pc, #152]	@ (8000d94 <Format_SD+0xc8>)
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	4826      	ldr	r0, [pc, #152]	@ (8000d98 <Format_SD+0xcc>)
 8000d00:	f00b fe8c 	bl	800ca1c <iprintf>

    if(fresult == FR_OK)
 8000d04:	4b23      	ldr	r3, [pc, #140]	@ (8000d94 <Format_SD+0xc8>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d136      	bne.n	8000d7a <Format_SD+0xae>
    {
        for(;;)
        {
            fresult = f_readdir(&dir, &fno);                   	// Read a directory item
 8000d0c:	1d3b      	adds	r3, r7, #4
 8000d0e:	4923      	ldr	r1, [pc, #140]	@ (8000d9c <Format_SD+0xd0>)
 8000d10:	4618      	mov	r0, r3
 8000d12:	f008 fb17 	bl	8009344 <f_readdir>
 8000d16:	4603      	mov	r3, r0
 8000d18:	461a      	mov	r2, r3
 8000d1a:	4b1e      	ldr	r3, [pc, #120]	@ (8000d94 <Format_SD+0xc8>)
 8000d1c:	701a      	strb	r2, [r3, #0]
            if(fresult != FR_OK || fno.fname[0] == 0)
 8000d1e:	4b1d      	ldr	r3, [pc, #116]	@ (8000d94 <Format_SD+0xc8>)
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d125      	bne.n	8000d72 <Format_SD+0xa6>
 8000d26:	4b1d      	ldr	r3, [pc, #116]	@ (8000d9c <Format_SD+0xd0>)
 8000d28:	7a5b      	ldrb	r3, [r3, #9]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d021      	beq.n	8000d72 <Format_SD+0xa6>
            	break;  										// Break on error or end of dir

            if(fno.fattrib & AM_DIR)     						// It is a directory
 8000d2e:	4b1b      	ldr	r3, [pc, #108]	@ (8000d9c <Format_SD+0xd0>)
 8000d30:	7a1b      	ldrb	r3, [r3, #8]
 8000d32:	f003 0310 	and.w	r3, r3, #16
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d011      	beq.n	8000d5e <Format_SD+0x92>
            {
            	if(!(strcmp("SYSTEM~1", fno.fname)))
 8000d3a:	4919      	ldr	r1, [pc, #100]	@ (8000da0 <Format_SD+0xd4>)
 8000d3c:	4819      	ldr	r0, [pc, #100]	@ (8000da4 <Format_SD+0xd8>)
 8000d3e:	f7ff fa67 	bl	8000210 <strcmp>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d012      	beq.n	8000d6e <Format_SD+0xa2>
            		continue;

            	fresult = f_unlink(fno.fname);
 8000d48:	4815      	ldr	r0, [pc, #84]	@ (8000da0 <Format_SD+0xd4>)
 8000d4a:	f008 fc3a 	bl	80095c2 <f_unlink>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	461a      	mov	r2, r3
 8000d52:	4b10      	ldr	r3, [pc, #64]	@ (8000d94 <Format_SD+0xc8>)
 8000d54:	701a      	strb	r2, [r3, #0]
            	if(fresult == FR_DENIED)
 8000d56:	4b0f      	ldr	r3, [pc, #60]	@ (8000d94 <Format_SD+0xc8>)
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	2b07      	cmp	r3, #7
 8000d5c:	e7d6      	b.n	8000d0c <Format_SD+0x40>
            		continue;
            }
            else
            {
               fresult = f_unlink(fno.fname);					// It is a file.
 8000d5e:	4810      	ldr	r0, [pc, #64]	@ (8000da0 <Format_SD+0xd4>)
 8000d60:	f008 fc2f 	bl	80095c2 <f_unlink>
 8000d64:	4603      	mov	r3, r0
 8000d66:	461a      	mov	r2, r3
 8000d68:	4b0a      	ldr	r3, [pc, #40]	@ (8000d94 <Format_SD+0xc8>)
 8000d6a:	701a      	strb	r2, [r3, #0]
 8000d6c:	e7ce      	b.n	8000d0c <Format_SD+0x40>
            		continue;
 8000d6e:	bf00      	nop
            fresult = f_readdir(&dir, &fno);                   	// Read a directory item
 8000d70:	e7cc      	b.n	8000d0c <Format_SD+0x40>
            }
        }
        f_closedir(&dir);
 8000d72:	1d3b      	adds	r3, r7, #4
 8000d74:	4618      	mov	r0, r3
 8000d76:	f008 faba 	bl	80092ee <f_closedir>
    }
    free(path);
 8000d7a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000d7c:	f00b fcd6 	bl	800c72c <free>
    return fresult;
 8000d80:	4b04      	ldr	r3, [pc, #16]	@ (8000d94 <Format_SD+0xc8>)
 8000d82:	781b      	ldrb	r3, [r3, #0]
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	3738      	adds	r7, #56	@ 0x38
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	0800db98 	.word	0x0800db98
 8000d90:	0800db9c 	.word	0x0800db9c
 8000d94:	20002108 	.word	0x20002108
 8000d98:	0800dba0 	.word	0x0800dba0
 8000d9c:	200020f0 	.word	0x200020f0
 8000da0:	200020f9 	.word	0x200020f9
 8000da4:	0800dbc8 	.word	0x0800dbc8

08000da8 <Create_File>:
//<---- -------------------------------------------------------- ---->

FRESULT Create_File(char *name)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
	fresult = f_stat(name, &fno);
 8000db0:	4928      	ldr	r1, [pc, #160]	@ (8000e54 <Create_File+0xac>)
 8000db2:	6878      	ldr	r0, [r7, #4]
 8000db4:	f008 fb09 	bl	80093ca <f_stat>
 8000db8:	4603      	mov	r3, r0
 8000dba:	461a      	mov	r2, r3
 8000dbc:	4b26      	ldr	r3, [pc, #152]	@ (8000e58 <Create_File+0xb0>)
 8000dbe:	701a      	strb	r2, [r3, #0]
	printf("Fresult in File Status => %d \n", fresult);
 8000dc0:	4b25      	ldr	r3, [pc, #148]	@ (8000e58 <Create_File+0xb0>)
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	4825      	ldr	r0, [pc, #148]	@ (8000e5c <Create_File+0xb4>)
 8000dc8:	f00b fe28 	bl	800ca1c <iprintf>

	if(fresult == FR_OK)
 8000dcc:	4b22      	ldr	r3, [pc, #136]	@ (8000e58 <Create_File+0xb0>)
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d106      	bne.n	8000de2 <Create_File+0x3a>
	{
		printf("Error! *%s* already exists!\n use Update_File Function \n", name);
 8000dd4:	6879      	ldr	r1, [r7, #4]
 8000dd6:	4822      	ldr	r0, [pc, #136]	@ (8000e60 <Create_File+0xb8>)
 8000dd8:	f00b fe20 	bl	800ca1c <iprintf>
	    return fresult;
 8000ddc:	4b1e      	ldr	r3, [pc, #120]	@ (8000e58 <Create_File+0xb0>)
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	e034      	b.n	8000e4c <Create_File+0xa4>
	}
	else
	{
		fresult = f_open(&fil, name, (FA_CREATE_ALWAYS | FA_READ | FA_WRITE));
 8000de2:	220b      	movs	r2, #11
 8000de4:	6879      	ldr	r1, [r7, #4]
 8000de6:	481f      	ldr	r0, [pc, #124]	@ (8000e64 <Create_File+0xbc>)
 8000de8:	f007 fdbe 	bl	8008968 <f_open>
 8000dec:	4603      	mov	r3, r0
 8000dee:	461a      	mov	r2, r3
 8000df0:	4b19      	ldr	r3, [pc, #100]	@ (8000e58 <Create_File+0xb0>)
 8000df2:	701a      	strb	r2, [r3, #0]
		if(fresult == FR_OK)
 8000df4:	4b18      	ldr	r3, [pc, #96]	@ (8000e58 <Create_File+0xb0>)
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d10f      	bne.n	8000e1c <Create_File+0x74>
			printf("*%s* created successfully\n Now use Write_File to write data\n", name);
 8000dfc:	6879      	ldr	r1, [r7, #4]
 8000dfe:	481a      	ldr	r0, [pc, #104]	@ (8000e68 <Create_File+0xc0>)
 8000e00:	f00b fe0c 	bl	800ca1c <iprintf>
		{
			printf("Error! No. %d in creating file *%s* \n", fresult, name);
		    return fresult;
		}

		fresult = f_close(&fil);
 8000e04:	4817      	ldr	r0, [pc, #92]	@ (8000e64 <Create_File+0xbc>)
 8000e06:	f008 f9ca 	bl	800919e <f_close>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	461a      	mov	r2, r3
 8000e0e:	4b12      	ldr	r3, [pc, #72]	@ (8000e58 <Create_File+0xb0>)
 8000e10:	701a      	strb	r2, [r3, #0]
		if(fresult == FR_OK)
 8000e12:	4b11      	ldr	r3, [pc, #68]	@ (8000e58 <Create_File+0xb0>)
 8000e14:	781b      	ldrb	r3, [r3, #0]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d10f      	bne.n	8000e3a <Create_File+0x92>
 8000e1a:	e009      	b.n	8000e30 <Create_File+0x88>
			printf("Error! No. %d in creating file *%s* \n", fresult, name);
 8000e1c:	4b0e      	ldr	r3, [pc, #56]	@ (8000e58 <Create_File+0xb0>)
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	687a      	ldr	r2, [r7, #4]
 8000e22:	4619      	mov	r1, r3
 8000e24:	4811      	ldr	r0, [pc, #68]	@ (8000e6c <Create_File+0xc4>)
 8000e26:	f00b fdf9 	bl	800ca1c <iprintf>
		    return fresult;
 8000e2a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e58 <Create_File+0xb0>)
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	e00d      	b.n	8000e4c <Create_File+0xa4>
			printf("File *%s* Closed Successfully\n", name);
 8000e30:	6879      	ldr	r1, [r7, #4]
 8000e32:	480f      	ldr	r0, [pc, #60]	@ (8000e70 <Create_File+0xc8>)
 8000e34:	f00b fdf2 	bl	800ca1c <iprintf>
 8000e38:	e006      	b.n	8000e48 <Create_File+0xa0>
		else
			printf("Error! No. %d in closing file *%s* \n", fresult, name);
 8000e3a:	4b07      	ldr	r3, [pc, #28]	@ (8000e58 <Create_File+0xb0>)
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	687a      	ldr	r2, [r7, #4]
 8000e40:	4619      	mov	r1, r3
 8000e42:	480c      	ldr	r0, [pc, #48]	@ (8000e74 <Create_File+0xcc>)
 8000e44:	f00b fdea 	bl	800ca1c <iprintf>
	}
    return fresult;
 8000e48:	4b03      	ldr	r3, [pc, #12]	@ (8000e58 <Create_File+0xb0>)
 8000e4a:	781b      	ldrb	r3, [r3, #0]
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	3708      	adds	r7, #8
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	200020f0 	.word	0x200020f0
 8000e58:	20002108 	.word	0x20002108
 8000e5c:	0800dbd4 	.word	0x0800dbd4
 8000e60:	0800dbf4 	.word	0x0800dbf4
 8000e64:	200010c0 	.word	0x200010c0
 8000e68:	0800dc2c 	.word	0x0800dc2c
 8000e6c:	0800dc6c 	.word	0x0800dc6c
 8000e70:	0800dc94 	.word	0x0800dc94
 8000e74:	0800dcb4 	.word	0x0800dcb4

08000e78 <Update_File>:
//<---- -------------------------------------------------------- ---->

FRESULT Update_File(char *name, char *data)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
 8000e80:	6039      	str	r1, [r7, #0]
	fresult = f_stat(name, &fno);
 8000e82:	493b      	ldr	r1, [pc, #236]	@ (8000f70 <Update_File+0xf8>)
 8000e84:	6878      	ldr	r0, [r7, #4]
 8000e86:	f008 faa0 	bl	80093ca <f_stat>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	461a      	mov	r2, r3
 8000e8e:	4b39      	ldr	r3, [pc, #228]	@ (8000f74 <Update_File+0xfc>)
 8000e90:	701a      	strb	r2, [r3, #0]
	printf("Fresult in File Status => %d \n", fresult);
 8000e92:	4b38      	ldr	r3, [pc, #224]	@ (8000f74 <Update_File+0xfc>)
 8000e94:	781b      	ldrb	r3, [r3, #0]
 8000e96:	4619      	mov	r1, r3
 8000e98:	4837      	ldr	r0, [pc, #220]	@ (8000f78 <Update_File+0x100>)
 8000e9a:	f00b fdbf 	bl	800ca1c <iprintf>

	if(fresult == FR_OK)
 8000e9e:	4b35      	ldr	r3, [pc, #212]	@ (8000f74 <Update_File+0xfc>)
 8000ea0:	781b      	ldrb	r3, [r3, #0]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d157      	bne.n	8000f56 <Update_File+0xde>
	{
		fresult = f_open(&fil, name, (FA_OPEN_APPEND | FA_WRITE));
 8000ea6:	2232      	movs	r2, #50	@ 0x32
 8000ea8:	6879      	ldr	r1, [r7, #4]
 8000eaa:	4834      	ldr	r0, [pc, #208]	@ (8000f7c <Update_File+0x104>)
 8000eac:	f007 fd5c 	bl	8008968 <f_open>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	4b2f      	ldr	r3, [pc, #188]	@ (8000f74 <Update_File+0xfc>)
 8000eb6:	701a      	strb	r2, [r3, #0]
		if(fresult != FR_OK)
 8000eb8:	4b2e      	ldr	r3, [pc, #184]	@ (8000f74 <Update_File+0xfc>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d009      	beq.n	8000ed4 <Update_File+0x5c>
		{
			printf("Error! No. %d in opening file *%s*\n\n", fresult, name);
 8000ec0:	4b2c      	ldr	r3, [pc, #176]	@ (8000f74 <Update_File+0xfc>)
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	687a      	ldr	r2, [r7, #4]
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	482d      	ldr	r0, [pc, #180]	@ (8000f80 <Update_File+0x108>)
 8000eca:	f00b fda7 	bl	800ca1c <iprintf>
			return fresult;
 8000ece:	4b29      	ldr	r3, [pc, #164]	@ (8000f74 <Update_File+0xfc>)
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	e049      	b.n	8000f68 <Update_File+0xf0>
		}

		fresult = f_write(&fil, data, strlen (data), &bw);					// Writing text
 8000ed4:	6838      	ldr	r0, [r7, #0]
 8000ed6:	f7ff f9a5 	bl	8000224 <strlen>
 8000eda:	4602      	mov	r2, r0
 8000edc:	4b29      	ldr	r3, [pc, #164]	@ (8000f84 <Update_File+0x10c>)
 8000ede:	6839      	ldr	r1, [r7, #0]
 8000ee0:	4826      	ldr	r0, [pc, #152]	@ (8000f7c <Update_File+0x104>)
 8000ee2:	f007 ff10 	bl	8008d06 <f_write>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	461a      	mov	r2, r3
 8000eea:	4b22      	ldr	r3, [pc, #136]	@ (8000f74 <Update_File+0xfc>)
 8000eec:	701a      	strb	r2, [r3, #0]
		printf("Fresult in Write File => %d \n", fresult);
 8000eee:	4b21      	ldr	r3, [pc, #132]	@ (8000f74 <Update_File+0xfc>)
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	4824      	ldr	r0, [pc, #144]	@ (8000f88 <Update_File+0x110>)
 8000ef6:	f00b fd91 	bl	800ca1c <iprintf>

		if(fresult == FR_OK)
 8000efa:	4b1e      	ldr	r3, [pc, #120]	@ (8000f74 <Update_File+0xfc>)
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d104      	bne.n	8000f0c <Update_File+0x94>
			printf("*%s* UPDATED successfully\n", name);
 8000f02:	6879      	ldr	r1, [r7, #4]
 8000f04:	4821      	ldr	r0, [pc, #132]	@ (8000f8c <Update_File+0x114>)
 8000f06:	f00b fd89 	bl	800ca1c <iprintf>
 8000f0a:	e006      	b.n	8000f1a <Update_File+0xa2>
		else
			printf("Error! No. %d in writing file *%s*\n\n", fresult, name);
 8000f0c:	4b19      	ldr	r3, [pc, #100]	@ (8000f74 <Update_File+0xfc>)
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	687a      	ldr	r2, [r7, #4]
 8000f12:	4619      	mov	r1, r3
 8000f14:	481e      	ldr	r0, [pc, #120]	@ (8000f90 <Update_File+0x118>)
 8000f16:	f00b fd81 	bl	800ca1c <iprintf>

		fresult = f_close(&fil);											// Close file
 8000f1a:	4818      	ldr	r0, [pc, #96]	@ (8000f7c <Update_File+0x104>)
 8000f1c:	f008 f93f 	bl	800919e <f_close>
 8000f20:	4603      	mov	r3, r0
 8000f22:	461a      	mov	r2, r3
 8000f24:	4b13      	ldr	r3, [pc, #76]	@ (8000f74 <Update_File+0xfc>)
 8000f26:	701a      	strb	r2, [r3, #0]
		printf("Fresult in Closing File => %d \n", fresult);
 8000f28:	4b12      	ldr	r3, [pc, #72]	@ (8000f74 <Update_File+0xfc>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4819      	ldr	r0, [pc, #100]	@ (8000f94 <Update_File+0x11c>)
 8000f30:	f00b fd74 	bl	800ca1c <iprintf>

		if(fresult == FR_OK)
 8000f34:	4b0f      	ldr	r3, [pc, #60]	@ (8000f74 <Update_File+0xfc>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d104      	bne.n	8000f46 <Update_File+0xce>
			printf("File *%s* CLOSED successfully\n", name);
 8000f3c:	6879      	ldr	r1, [r7, #4]
 8000f3e:	4816      	ldr	r0, [pc, #88]	@ (8000f98 <Update_File+0x120>)
 8000f40:	f00b fd6c 	bl	800ca1c <iprintf>
 8000f44:	e00e      	b.n	8000f64 <Update_File+0xec>
		else
			printf("Error! No. %d in closing file *%s*\n\n", fresult, name);
 8000f46:	4b0b      	ldr	r3, [pc, #44]	@ (8000f74 <Update_File+0xfc>)
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	687a      	ldr	r2, [r7, #4]
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4813      	ldr	r0, [pc, #76]	@ (8000f9c <Update_File+0x124>)
 8000f50:	f00b fd64 	bl	800ca1c <iprintf>
 8000f54:	e006      	b.n	8000f64 <Update_File+0xec>
	}
	else
	{
		printf("Error! *%s* does not exists\n\n", name);
 8000f56:	6879      	ldr	r1, [r7, #4]
 8000f58:	4811      	ldr	r0, [pc, #68]	@ (8000fa0 <Update_File+0x128>)
 8000f5a:	f00b fd5f 	bl	800ca1c <iprintf>
	    return fresult;
 8000f5e:	4b05      	ldr	r3, [pc, #20]	@ (8000f74 <Update_File+0xfc>)
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	e001      	b.n	8000f68 <Update_File+0xf0>
	}
    return fresult;
 8000f64:	4b03      	ldr	r3, [pc, #12]	@ (8000f74 <Update_File+0xfc>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	3708      	adds	r7, #8
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	200020f0 	.word	0x200020f0
 8000f74:	20002108 	.word	0x20002108
 8000f78:	0800dbd4 	.word	0x0800dbd4
 8000f7c:	200010c0 	.word	0x200010c0
 8000f80:	0800dcdc 	.word	0x0800dcdc
 8000f84:	2000210c 	.word	0x2000210c
 8000f88:	0800dd04 	.word	0x0800dd04
 8000f8c:	0800dd24 	.word	0x0800dd24
 8000f90:	0800dd40 	.word	0x0800dd40
 8000f94:	0800dd68 	.word	0x0800dd68
 8000f98:	0800dd88 	.word	0x0800dd88
 8000f9c:	0800dda8 	.word	0x0800dda8
 8000fa0:	0800ddd0 	.word	0x0800ddd0

08000fa4 <Check_SD_Space>:
    return fresult;
}
//<---- -------------------------------------------------------- ---->

void Check_SD_Space (void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
	uint32_t total, free_space;

    f_getfree("", &fre_clust, &pfs);						// Check free space
 8000faa:	4a21      	ldr	r2, [pc, #132]	@ (8001030 <Check_SD_Space+0x8c>)
 8000fac:	4921      	ldr	r1, [pc, #132]	@ (8001034 <Check_SD_Space+0x90>)
 8000fae:	4822      	ldr	r0, [pc, #136]	@ (8001038 <Check_SD_Space+0x94>)
 8000fb0:	f008 fa4b 	bl	800944a <f_getfree>

    total = (uint32_t)((pfs->n_fatent - 2) * pfs->csize * 0.5);
 8000fb4:	4b1e      	ldr	r3, [pc, #120]	@ (8001030 <Check_SD_Space+0x8c>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	69db      	ldr	r3, [r3, #28]
 8000fba:	3b02      	subs	r3, #2
 8000fbc:	4a1c      	ldr	r2, [pc, #112]	@ (8001030 <Check_SD_Space+0x8c>)
 8000fbe:	6812      	ldr	r2, [r2, #0]
 8000fc0:	8952      	ldrh	r2, [r2, #10]
 8000fc2:	fb02 f303 	mul.w	r3, r2, r3
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f7ff fbf6 	bl	80007b8 <__aeabi_ui2d>
 8000fcc:	f04f 0200 	mov.w	r2, #0
 8000fd0:	4b1a      	ldr	r3, [pc, #104]	@ (800103c <Check_SD_Space+0x98>)
 8000fd2:	f7ff f985 	bl	80002e0 <__aeabi_dmul>
 8000fd6:	4602      	mov	r2, r0
 8000fd8:	460b      	mov	r3, r1
 8000fda:	4610      	mov	r0, r2
 8000fdc:	4619      	mov	r1, r3
 8000fde:	f7ff fc65 	bl	80008ac <__aeabi_d2uiz>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	607b      	str	r3, [r7, #4]
    printf("SD_CARD Total Size: \t%lu\n", total);
 8000fe6:	6879      	ldr	r1, [r7, #4]
 8000fe8:	4815      	ldr	r0, [pc, #84]	@ (8001040 <Check_SD_Space+0x9c>)
 8000fea:	f00b fd17 	bl	800ca1c <iprintf>

    free_space = (uint32_t)(fre_clust * pfs->csize * 0.5);
 8000fee:	4b10      	ldr	r3, [pc, #64]	@ (8001030 <Check_SD_Space+0x8c>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	895b      	ldrh	r3, [r3, #10]
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	4b0f      	ldr	r3, [pc, #60]	@ (8001034 <Check_SD_Space+0x90>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	fb02 f303 	mul.w	r3, r2, r3
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff fbda 	bl	80007b8 <__aeabi_ui2d>
 8001004:	f04f 0200 	mov.w	r2, #0
 8001008:	4b0c      	ldr	r3, [pc, #48]	@ (800103c <Check_SD_Space+0x98>)
 800100a:	f7ff f969 	bl	80002e0 <__aeabi_dmul>
 800100e:	4602      	mov	r2, r0
 8001010:	460b      	mov	r3, r1
 8001012:	4610      	mov	r0, r2
 8001014:	4619      	mov	r1, r3
 8001016:	f7ff fc49 	bl	80008ac <__aeabi_d2uiz>
 800101a:	4603      	mov	r3, r0
 800101c:	603b      	str	r3, [r7, #0]
    printf("SD_CARD Free Space: \t%lu\n", free_space);
 800101e:	6839      	ldr	r1, [r7, #0]
 8001020:	4808      	ldr	r0, [pc, #32]	@ (8001044 <Check_SD_Space+0xa0>)
 8001022:	f00b fcfb 	bl	800ca1c <iprintf>
}
 8001026:	bf00      	nop
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	20002110 	.word	0x20002110
 8001034:	20002114 	.word	0x20002114
 8001038:	0800dff0 	.word	0x0800dff0
 800103c:	3fe00000 	.word	0x3fe00000
 8001040:	0800dff4 	.word	0x0800dff4
 8001044:	0800e010 	.word	0x0800e010

08001048 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001048:	b480      	push	{r7}
 800104a:	b085      	sub	sp, #20
 800104c:	af00      	add	r7, sp, #0
 800104e:	60f8      	str	r0, [r7, #12]
 8001050:	60b9      	str	r1, [r7, #8]
 8001052:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	4a07      	ldr	r2, [pc, #28]	@ (8001074 <vApplicationGetIdleTaskMemory+0x2c>)
 8001058:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800105a:	68bb      	ldr	r3, [r7, #8]
 800105c:	4a06      	ldr	r2, [pc, #24]	@ (8001078 <vApplicationGetIdleTaskMemory+0x30>)
 800105e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2280      	movs	r2, #128	@ 0x80
 8001064:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001066:	bf00      	nop
 8001068:	3714      	adds	r7, #20
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	20002118 	.word	0x20002118
 8001078:	200021b8 	.word	0x200021b8

0800107c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800107c:	b5b0      	push	{r4, r5, r7, lr}
 800107e:	b088      	sub	sp, #32
 8001080:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001082:	f000 fd02 	bl	8001a8a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001086:	f000 f823 	bl	80010d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800108a:	f000 f8fd 	bl	8001288 <MX_GPIO_Init>
  MX_DMA_Init();
 800108e:	f000 f8d5 	bl	800123c <MX_DMA_Init>
  MX_SDMMC1_SD_Init();
 8001092:	f000 f883 	bl	800119c <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 8001096:	f005 fa75 	bl	8006584 <MX_FATFS_Init>
  MX_USART1_UART_Init();
 800109a:	f000 f89f 	bl	80011dc <MX_USART1_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 1024);
 800109e:	4b0a      	ldr	r3, [pc, #40]	@ (80010c8 <main+0x4c>)
 80010a0:	1d3c      	adds	r4, r7, #4
 80010a2:	461d      	mov	r5, r3
 80010a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010a8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010ac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80010b0:	1d3b      	adds	r3, r7, #4
 80010b2:	2100      	movs	r1, #0
 80010b4:	4618      	mov	r0, r3
 80010b6:	f008 fc2b 	bl	8009910 <osThreadCreate>
 80010ba:	4603      	mov	r3, r0
 80010bc:	4a03      	ldr	r2, [pc, #12]	@ (80010cc <main+0x50>)
 80010be:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80010c0:	f008 fc03 	bl	80098ca <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010c4:	bf00      	nop
 80010c6:	e7fd      	b.n	80010c4 <main+0x48>
 80010c8:	0800e038 	.word	0x0800e038
 80010cc:	200025e8 	.word	0x200025e8

080010d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b094      	sub	sp, #80	@ 0x50
 80010d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010d6:	f107 0320 	add.w	r3, r7, #32
 80010da:	2230      	movs	r2, #48	@ 0x30
 80010dc:	2100      	movs	r1, #0
 80010de:	4618      	mov	r0, r3
 80010e0:	f00b fe06 	bl	800ccf0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010e4:	f107 030c 	add.w	r3, r7, #12
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	605a      	str	r2, [r3, #4]
 80010ee:	609a      	str	r2, [r3, #8]
 80010f0:	60da      	str	r2, [r3, #12]
 80010f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010f4:	4b27      	ldr	r3, [pc, #156]	@ (8001194 <SystemClock_Config+0xc4>)
 80010f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f8:	4a26      	ldr	r2, [pc, #152]	@ (8001194 <SystemClock_Config+0xc4>)
 80010fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001100:	4b24      	ldr	r3, [pc, #144]	@ (8001194 <SystemClock_Config+0xc4>)
 8001102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001104:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001108:	60bb      	str	r3, [r7, #8]
 800110a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800110c:	4b22      	ldr	r3, [pc, #136]	@ (8001198 <SystemClock_Config+0xc8>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a21      	ldr	r2, [pc, #132]	@ (8001198 <SystemClock_Config+0xc8>)
 8001112:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001116:	6013      	str	r3, [r2, #0]
 8001118:	4b1f      	ldr	r3, [pc, #124]	@ (8001198 <SystemClock_Config+0xc8>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001120:	607b      	str	r3, [r7, #4]
 8001122:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001124:	2301      	movs	r3, #1
 8001126:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001128:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800112c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800112e:	2302      	movs	r3, #2
 8001130:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001132:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001136:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8001138:	230f      	movs	r3, #15
 800113a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 800113c:	23d8      	movs	r3, #216	@ 0xd8
 800113e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001140:	2302      	movs	r3, #2
 8001142:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 15;
 8001144:	230f      	movs	r3, #15
 8001146:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001148:	f107 0320 	add.w	r3, r7, #32
 800114c:	4618      	mov	r0, r3
 800114e:	f001 fb39 	bl	80027c4 <HAL_RCC_OscConfig>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001158:	f000 f93c 	bl	80013d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800115c:	230f      	movs	r3, #15
 800115e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001160:	2302      	movs	r3, #2
 8001162:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001164:	2300      	movs	r3, #0
 8001166:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001168:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800116c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800116e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001172:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001174:	f107 030c 	add.w	r3, r7, #12
 8001178:	2105      	movs	r1, #5
 800117a:	4618      	mov	r0, r3
 800117c:	f001 fdc6 	bl	8002d0c <HAL_RCC_ClockConfig>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <SystemClock_Config+0xba>
  {
    Error_Handler();
 8001186:	f000 f925 	bl	80013d4 <Error_Handler>
  }
}
 800118a:	bf00      	nop
 800118c:	3750      	adds	r7, #80	@ 0x50
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	40023800 	.word	0x40023800
 8001198:	40007000 	.word	0x40007000

0800119c <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 80011a0:	4b0c      	ldr	r3, [pc, #48]	@ (80011d4 <MX_SDMMC1_SD_Init+0x38>)
 80011a2:	4a0d      	ldr	r2, [pc, #52]	@ (80011d8 <MX_SDMMC1_SD_Init+0x3c>)
 80011a4:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80011a6:	4b0b      	ldr	r3, [pc, #44]	@ (80011d4 <MX_SDMMC1_SD_Init+0x38>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 80011ac:	4b09      	ldr	r3, [pc, #36]	@ (80011d4 <MX_SDMMC1_SD_Init+0x38>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80011b2:	4b08      	ldr	r3, [pc, #32]	@ (80011d4 <MX_SDMMC1_SD_Init+0x38>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 80011b8:	4b06      	ldr	r3, [pc, #24]	@ (80011d4 <MX_SDMMC1_SD_Init+0x38>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80011be:	4b05      	ldr	r3, [pc, #20]	@ (80011d4 <MX_SDMMC1_SD_Init+0x38>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 80011c4:	4b03      	ldr	r3, [pc, #12]	@ (80011d4 <MX_SDMMC1_SD_Init+0x38>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 80011ca:	bf00      	nop
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr
 80011d4:	2000241c 	.word	0x2000241c
 80011d8:	40012c00 	.word	0x40012c00

080011dc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80011e0:	4b14      	ldr	r3, [pc, #80]	@ (8001234 <MX_USART1_UART_Init+0x58>)
 80011e2:	4a15      	ldr	r2, [pc, #84]	@ (8001238 <MX_USART1_UART_Init+0x5c>)
 80011e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80011e6:	4b13      	ldr	r3, [pc, #76]	@ (8001234 <MX_USART1_UART_Init+0x58>)
 80011e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011ee:	4b11      	ldr	r3, [pc, #68]	@ (8001234 <MX_USART1_UART_Init+0x58>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80011f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001234 <MX_USART1_UART_Init+0x58>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80011fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001234 <MX_USART1_UART_Init+0x58>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001200:	4b0c      	ldr	r3, [pc, #48]	@ (8001234 <MX_USART1_UART_Init+0x58>)
 8001202:	220c      	movs	r2, #12
 8001204:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001206:	4b0b      	ldr	r3, [pc, #44]	@ (8001234 <MX_USART1_UART_Init+0x58>)
 8001208:	2200      	movs	r2, #0
 800120a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800120c:	4b09      	ldr	r3, [pc, #36]	@ (8001234 <MX_USART1_UART_Init+0x58>)
 800120e:	2200      	movs	r2, #0
 8001210:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001212:	4b08      	ldr	r3, [pc, #32]	@ (8001234 <MX_USART1_UART_Init+0x58>)
 8001214:	2200      	movs	r2, #0
 8001216:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001218:	4b06      	ldr	r3, [pc, #24]	@ (8001234 <MX_USART1_UART_Init+0x58>)
 800121a:	2200      	movs	r2, #0
 800121c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800121e:	4805      	ldr	r0, [pc, #20]	@ (8001234 <MX_USART1_UART_Init+0x58>)
 8001220:	f003 ff78 	bl	8005114 <HAL_UART_Init>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800122a:	f000 f8d3 	bl	80013d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800122e:	bf00      	nop
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	20002560 	.word	0x20002560
 8001238:	40011000 	.word	0x40011000

0800123c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001242:	4b10      	ldr	r3, [pc, #64]	@ (8001284 <MX_DMA_Init+0x48>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001246:	4a0f      	ldr	r2, [pc, #60]	@ (8001284 <MX_DMA_Init+0x48>)
 8001248:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800124c:	6313      	str	r3, [r2, #48]	@ 0x30
 800124e:	4b0d      	ldr	r3, [pc, #52]	@ (8001284 <MX_DMA_Init+0x48>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001252:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001256:	607b      	str	r3, [r7, #4]
 8001258:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 800125a:	2200      	movs	r2, #0
 800125c:	2105      	movs	r1, #5
 800125e:	203b      	movs	r0, #59	@ 0x3b
 8001260:	f000 fd1c 	bl	8001c9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001264:	203b      	movs	r0, #59	@ 0x3b
 8001266:	f000 fd35 	bl	8001cd4 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 800126a:	2200      	movs	r2, #0
 800126c:	2105      	movs	r1, #5
 800126e:	2045      	movs	r0, #69	@ 0x45
 8001270:	f000 fd14 	bl	8001c9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001274:	2045      	movs	r0, #69	@ 0x45
 8001276:	f000 fd2d 	bl	8001cd4 <HAL_NVIC_EnableIRQ>

}
 800127a:	bf00      	nop
 800127c:	3708      	adds	r7, #8
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40023800 	.word	0x40023800

08001288 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b08a      	sub	sp, #40	@ 0x28
 800128c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800128e:	f107 0314 	add.w	r3, r7, #20
 8001292:	2200      	movs	r2, #0
 8001294:	601a      	str	r2, [r3, #0]
 8001296:	605a      	str	r2, [r3, #4]
 8001298:	609a      	str	r2, [r3, #8]
 800129a:	60da      	str	r2, [r3, #12]
 800129c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800129e:	4b26      	ldr	r3, [pc, #152]	@ (8001338 <MX_GPIO_Init+0xb0>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a2:	4a25      	ldr	r2, [pc, #148]	@ (8001338 <MX_GPIO_Init+0xb0>)
 80012a4:	f043 0304 	orr.w	r3, r3, #4
 80012a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012aa:	4b23      	ldr	r3, [pc, #140]	@ (8001338 <MX_GPIO_Init+0xb0>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ae:	f003 0304 	and.w	r3, r3, #4
 80012b2:	613b      	str	r3, [r7, #16]
 80012b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b6:	4b20      	ldr	r3, [pc, #128]	@ (8001338 <MX_GPIO_Init+0xb0>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ba:	4a1f      	ldr	r2, [pc, #124]	@ (8001338 <MX_GPIO_Init+0xb0>)
 80012bc:	f043 0302 	orr.w	r3, r3, #2
 80012c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001338 <MX_GPIO_Init+0xb0>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c6:	f003 0302 	and.w	r3, r3, #2
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001338 <MX_GPIO_Init+0xb0>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d2:	4a19      	ldr	r2, [pc, #100]	@ (8001338 <MX_GPIO_Init+0xb0>)
 80012d4:	f043 0308 	orr.w	r3, r3, #8
 80012d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012da:	4b17      	ldr	r3, [pc, #92]	@ (8001338 <MX_GPIO_Init+0xb0>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012de:	f003 0308 	and.w	r3, r3, #8
 80012e2:	60bb      	str	r3, [r7, #8]
 80012e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e6:	4b14      	ldr	r3, [pc, #80]	@ (8001338 <MX_GPIO_Init+0xb0>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ea:	4a13      	ldr	r2, [pc, #76]	@ (8001338 <MX_GPIO_Init+0xb0>)
 80012ec:	f043 0301 	orr.w	r3, r3, #1
 80012f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012f2:	4b11      	ldr	r3, [pc, #68]	@ (8001338 <MX_GPIO_Init+0xb0>)
 80012f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f6:	f003 0301 	and.w	r3, r3, #1
 80012fa:	607b      	str	r3, [r7, #4]
 80012fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001338 <MX_GPIO_Init+0xb0>)
 8001300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001302:	4a0d      	ldr	r2, [pc, #52]	@ (8001338 <MX_GPIO_Init+0xb0>)
 8001304:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001308:	6313      	str	r3, [r2, #48]	@ 0x30
 800130a:	4b0b      	ldr	r3, [pc, #44]	@ (8001338 <MX_GPIO_Init+0xb0>)
 800130c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800130e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001312:	603b      	str	r3, [r7, #0]
 8001314:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : SDMMC1_Detect_Pin */
  GPIO_InitStruct.Pin = SDMMC1_Detect_Pin;
 8001316:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800131a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800131c:	2300      	movs	r3, #0
 800131e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001320:	2300      	movs	r3, #0
 8001322:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SDMMC1_Detect_GPIO_Port, &GPIO_InitStruct);
 8001324:	f107 0314 	add.w	r3, r7, #20
 8001328:	4619      	mov	r1, r3
 800132a:	4804      	ldr	r0, [pc, #16]	@ (800133c <MX_GPIO_Init+0xb4>)
 800132c:	f001 f886 	bl	800243c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001330:	bf00      	nop
 8001332:	3728      	adds	r7, #40	@ 0x28
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	40023800 	.word	0x40023800
 800133c:	40020800 	.word	0x40020800

08001340 <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8001348:	1d39      	adds	r1, r7, #4
 800134a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800134e:	2201      	movs	r2, #1
 8001350:	4803      	ldr	r0, [pc, #12]	@ (8001360 <__io_putchar+0x20>)
 8001352:	f003 ff2d 	bl	80051b0 <HAL_UART_Transmit>

  return ch;
 8001356:	687b      	ldr	r3, [r7, #4]
}
 8001358:	4618      	mov	r0, r3
 800135a:	3708      	adds	r7, #8
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	20002560 	.word	0x20002560

08001364 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  Mount_SD(SDPath);
 800136c:	480c      	ldr	r0, [pc, #48]	@ (80013a0 <StartDefaultTask+0x3c>)
 800136e:	f7ff fc53 	bl	8000c18 <Mount_SD>
  Format_SD();
 8001372:	f7ff fcab 	bl	8000ccc <Format_SD>
  Check_SD_Space();
 8001376:	f7ff fe15 	bl	8000fa4 <Check_SD_Space>
  Create_File("MRL.txt");
 800137a:	480a      	ldr	r0, [pc, #40]	@ (80013a4 <StartDefaultTask+0x40>)
 800137c:	f7ff fd14 	bl	8000da8 <Create_File>
  sprintf(sd_buffer, "Hello MRL-HSL \n");
 8001380:	4909      	ldr	r1, [pc, #36]	@ (80013a8 <StartDefaultTask+0x44>)
 8001382:	480a      	ldr	r0, [pc, #40]	@ (80013ac <StartDefaultTask+0x48>)
 8001384:	f00b fbba 	bl	800cafc <siprintf>
  Update_File("MRL.txt", sd_buffer);
 8001388:	4908      	ldr	r1, [pc, #32]	@ (80013ac <StartDefaultTask+0x48>)
 800138a:	4806      	ldr	r0, [pc, #24]	@ (80013a4 <StartDefaultTask+0x40>)
 800138c:	f7ff fd74 	bl	8000e78 <Update_File>
  Unmount_SD(SDPath);
 8001390:	4803      	ldr	r0, [pc, #12]	@ (80013a0 <StartDefaultTask+0x3c>)
 8001392:	f7ff fc6f 	bl	8000c74 <Unmount_SD>

  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001396:	2001      	movs	r0, #1
 8001398:	f008 fb06 	bl	80099a8 <osDelay>
 800139c:	e7fb      	b.n	8001396 <StartDefaultTask+0x32>
 800139e:	bf00      	nop
 80013a0:	20002644 	.word	0x20002644
 80013a4:	0800e054 	.word	0x0800e054
 80013a8:	0800e05c 	.word	0x0800e05c
 80013ac:	200023b8 	.word	0x200023b8

080013b0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4a04      	ldr	r2, [pc, #16]	@ (80013d0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d101      	bne.n	80013c6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80013c2:	f000 fb6f 	bl	8001aa4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80013c6:	bf00      	nop
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	40001000 	.word	0x40001000

080013d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013d8:	b672      	cpsid	i
}
 80013da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013dc:	bf00      	nop
 80013de:	e7fd      	b.n	80013dc <Error_Handler+0x8>

080013e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80013e6:	4b11      	ldr	r3, [pc, #68]	@ (800142c <HAL_MspInit+0x4c>)
 80013e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ea:	4a10      	ldr	r2, [pc, #64]	@ (800142c <HAL_MspInit+0x4c>)
 80013ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80013f2:	4b0e      	ldr	r3, [pc, #56]	@ (800142c <HAL_MspInit+0x4c>)
 80013f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013fa:	607b      	str	r3, [r7, #4]
 80013fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013fe:	4b0b      	ldr	r3, [pc, #44]	@ (800142c <HAL_MspInit+0x4c>)
 8001400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001402:	4a0a      	ldr	r2, [pc, #40]	@ (800142c <HAL_MspInit+0x4c>)
 8001404:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001408:	6453      	str	r3, [r2, #68]	@ 0x44
 800140a:	4b08      	ldr	r3, [pc, #32]	@ (800142c <HAL_MspInit+0x4c>)
 800140c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800140e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001412:	603b      	str	r3, [r7, #0]
 8001414:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001416:	2200      	movs	r2, #0
 8001418:	210f      	movs	r1, #15
 800141a:	f06f 0001 	mvn.w	r0, #1
 800141e:	f000 fc3d 	bl	8001c9c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001422:	bf00      	nop
 8001424:	3708      	adds	r7, #8
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	40023800 	.word	0x40023800

08001430 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b0ac      	sub	sp, #176	@ 0xb0
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001438:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800143c:	2200      	movs	r2, #0
 800143e:	601a      	str	r2, [r3, #0]
 8001440:	605a      	str	r2, [r3, #4]
 8001442:	609a      	str	r2, [r3, #8]
 8001444:	60da      	str	r2, [r3, #12]
 8001446:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001448:	f107 0318 	add.w	r3, r7, #24
 800144c:	2284      	movs	r2, #132	@ 0x84
 800144e:	2100      	movs	r1, #0
 8001450:	4618      	mov	r0, r3
 8001452:	f00b fc4d 	bl	800ccf0 <memset>
  if(hsd->Instance==SDMMC1)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a74      	ldr	r2, [pc, #464]	@ (800162c <HAL_SD_MspInit+0x1fc>)
 800145c:	4293      	cmp	r3, r2
 800145e:	f040 80e0 	bne.w	8001622 <HAL_SD_MspInit+0x1f2>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 8001462:	f44f 0320 	mov.w	r3, #10485760	@ 0xa00000
 8001466:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001468:	2300      	movs	r3, #0
 800146a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 800146e:	2300      	movs	r3, #0
 8001470:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001474:	f107 0318 	add.w	r3, r7, #24
 8001478:	4618      	mov	r0, r3
 800147a:	f001 fe5f 	bl	800313c <HAL_RCCEx_PeriphCLKConfig>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <HAL_SD_MspInit+0x58>
    {
      Error_Handler();
 8001484:	f7ff ffa6 	bl	80013d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8001488:	4b69      	ldr	r3, [pc, #420]	@ (8001630 <HAL_SD_MspInit+0x200>)
 800148a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800148c:	4a68      	ldr	r2, [pc, #416]	@ (8001630 <HAL_SD_MspInit+0x200>)
 800148e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001492:	6453      	str	r3, [r2, #68]	@ 0x44
 8001494:	4b66      	ldr	r3, [pc, #408]	@ (8001630 <HAL_SD_MspInit+0x200>)
 8001496:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001498:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800149c:	617b      	str	r3, [r7, #20]
 800149e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014a0:	4b63      	ldr	r3, [pc, #396]	@ (8001630 <HAL_SD_MspInit+0x200>)
 80014a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a4:	4a62      	ldr	r2, [pc, #392]	@ (8001630 <HAL_SD_MspInit+0x200>)
 80014a6:	f043 0304 	orr.w	r3, r3, #4
 80014aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ac:	4b60      	ldr	r3, [pc, #384]	@ (8001630 <HAL_SD_MspInit+0x200>)
 80014ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b0:	f003 0304 	and.w	r3, r3, #4
 80014b4:	613b      	str	r3, [r7, #16]
 80014b6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80014b8:	4b5d      	ldr	r3, [pc, #372]	@ (8001630 <HAL_SD_MspInit+0x200>)
 80014ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014bc:	4a5c      	ldr	r2, [pc, #368]	@ (8001630 <HAL_SD_MspInit+0x200>)
 80014be:	f043 0308 	orr.w	r3, r3, #8
 80014c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c4:	4b5a      	ldr	r3, [pc, #360]	@ (8001630 <HAL_SD_MspInit+0x200>)
 80014c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c8:	f003 0308 	and.w	r3, r3, #8
 80014cc:	60fb      	str	r3, [r7, #12]
 80014ce:	68fb      	ldr	r3, [r7, #12]
    /**SDMMC1 GPIO Configuration
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_8;
 80014d0:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 80014d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d8:	2302      	movs	r3, #2
 80014da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014de:	2300      	movs	r3, #0
 80014e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014e4:	2303      	movs	r3, #3
 80014e6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80014ea:	230c      	movs	r3, #12
 80014ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014f0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80014f4:	4619      	mov	r1, r3
 80014f6:	484f      	ldr	r0, [pc, #316]	@ (8001634 <HAL_SD_MspInit+0x204>)
 80014f8:	f000 ffa0 	bl	800243c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80014fc:	2304      	movs	r3, #4
 80014fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001502:	2302      	movs	r3, #2
 8001504:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001508:	2300      	movs	r3, #0
 800150a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800150e:	2303      	movs	r3, #3
 8001510:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001514:	230c      	movs	r3, #12
 8001516:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800151a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800151e:	4619      	mov	r1, r3
 8001520:	4845      	ldr	r0, [pc, #276]	@ (8001638 <HAL_SD_MspInit+0x208>)
 8001522:	f000 ff8b 	bl	800243c <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1_RX Init */
    hdma_sdmmc1_rx.Instance = DMA2_Stream3;
 8001526:	4b45      	ldr	r3, [pc, #276]	@ (800163c <HAL_SD_MspInit+0x20c>)
 8001528:	4a45      	ldr	r2, [pc, #276]	@ (8001640 <HAL_SD_MspInit+0x210>)
 800152a:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 800152c:	4b43      	ldr	r3, [pc, #268]	@ (800163c <HAL_SD_MspInit+0x20c>)
 800152e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001532:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001534:	4b41      	ldr	r3, [pc, #260]	@ (800163c <HAL_SD_MspInit+0x20c>)
 8001536:	2200      	movs	r2, #0
 8001538:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800153a:	4b40      	ldr	r3, [pc, #256]	@ (800163c <HAL_SD_MspInit+0x20c>)
 800153c:	2200      	movs	r2, #0
 800153e:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001540:	4b3e      	ldr	r3, [pc, #248]	@ (800163c <HAL_SD_MspInit+0x20c>)
 8001542:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001546:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001548:	4b3c      	ldr	r3, [pc, #240]	@ (800163c <HAL_SD_MspInit+0x20c>)
 800154a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800154e:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001550:	4b3a      	ldr	r3, [pc, #232]	@ (800163c <HAL_SD_MspInit+0x20c>)
 8001552:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001556:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 8001558:	4b38      	ldr	r3, [pc, #224]	@ (800163c <HAL_SD_MspInit+0x20c>)
 800155a:	2220      	movs	r2, #32
 800155c:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800155e:	4b37      	ldr	r3, [pc, #220]	@ (800163c <HAL_SD_MspInit+0x20c>)
 8001560:	2200      	movs	r2, #0
 8001562:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001564:	4b35      	ldr	r3, [pc, #212]	@ (800163c <HAL_SD_MspInit+0x20c>)
 8001566:	2204      	movs	r2, #4
 8001568:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800156a:	4b34      	ldr	r3, [pc, #208]	@ (800163c <HAL_SD_MspInit+0x20c>)
 800156c:	2203      	movs	r2, #3
 800156e:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001570:	4b32      	ldr	r3, [pc, #200]	@ (800163c <HAL_SD_MspInit+0x20c>)
 8001572:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001576:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001578:	4b30      	ldr	r3, [pc, #192]	@ (800163c <HAL_SD_MspInit+0x20c>)
 800157a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800157e:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 8001580:	482e      	ldr	r0, [pc, #184]	@ (800163c <HAL_SD_MspInit+0x20c>)
 8001582:	f000 fbb5 	bl	8001cf0 <HAL_DMA_Init>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <HAL_SD_MspInit+0x160>
    {
      Error_Handler();
 800158c:	f7ff ff22 	bl	80013d4 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdmmc1_rx);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	4a2a      	ldr	r2, [pc, #168]	@ (800163c <HAL_SD_MspInit+0x20c>)
 8001594:	641a      	str	r2, [r3, #64]	@ 0x40
 8001596:	4a29      	ldr	r2, [pc, #164]	@ (800163c <HAL_SD_MspInit+0x20c>)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1_TX Init */
    hdma_sdmmc1_tx.Instance = DMA2_Stream6;
 800159c:	4b29      	ldr	r3, [pc, #164]	@ (8001644 <HAL_SD_MspInit+0x214>)
 800159e:	4a2a      	ldr	r2, [pc, #168]	@ (8001648 <HAL_SD_MspInit+0x218>)
 80015a0:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 80015a2:	4b28      	ldr	r3, [pc, #160]	@ (8001644 <HAL_SD_MspInit+0x214>)
 80015a4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80015a8:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015aa:	4b26      	ldr	r3, [pc, #152]	@ (8001644 <HAL_SD_MspInit+0x214>)
 80015ac:	2240      	movs	r2, #64	@ 0x40
 80015ae:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015b0:	4b24      	ldr	r3, [pc, #144]	@ (8001644 <HAL_SD_MspInit+0x214>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80015b6:	4b23      	ldr	r3, [pc, #140]	@ (8001644 <HAL_SD_MspInit+0x214>)
 80015b8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80015bc:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80015be:	4b21      	ldr	r3, [pc, #132]	@ (8001644 <HAL_SD_MspInit+0x214>)
 80015c0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80015c4:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80015c6:	4b1f      	ldr	r3, [pc, #124]	@ (8001644 <HAL_SD_MspInit+0x214>)
 80015c8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80015cc:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 80015ce:	4b1d      	ldr	r3, [pc, #116]	@ (8001644 <HAL_SD_MspInit+0x214>)
 80015d0:	2220      	movs	r2, #32
 80015d2:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80015d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001644 <HAL_SD_MspInit+0x214>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80015da:	4b1a      	ldr	r3, [pc, #104]	@ (8001644 <HAL_SD_MspInit+0x214>)
 80015dc:	2204      	movs	r2, #4
 80015de:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80015e0:	4b18      	ldr	r3, [pc, #96]	@ (8001644 <HAL_SD_MspInit+0x214>)
 80015e2:	2203      	movs	r2, #3
 80015e4:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 80015e6:	4b17      	ldr	r3, [pc, #92]	@ (8001644 <HAL_SD_MspInit+0x214>)
 80015e8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80015ec:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80015ee:	4b15      	ldr	r3, [pc, #84]	@ (8001644 <HAL_SD_MspInit+0x214>)
 80015f0:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80015f4:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 80015f6:	4813      	ldr	r0, [pc, #76]	@ (8001644 <HAL_SD_MspInit+0x214>)
 80015f8:	f000 fb7a 	bl	8001cf0 <HAL_DMA_Init>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <HAL_SD_MspInit+0x1d6>
    {
      Error_Handler();
 8001602:	f7ff fee7 	bl	80013d4 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdmmc1_tx);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	4a0e      	ldr	r2, [pc, #56]	@ (8001644 <HAL_SD_MspInit+0x214>)
 800160a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800160c:	4a0d      	ldr	r2, [pc, #52]	@ (8001644 <HAL_SD_MspInit+0x214>)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 8001612:	2200      	movs	r2, #0
 8001614:	2105      	movs	r1, #5
 8001616:	2031      	movs	r0, #49	@ 0x31
 8001618:	f000 fb40 	bl	8001c9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 800161c:	2031      	movs	r0, #49	@ 0x31
 800161e:	f000 fb59 	bl	8001cd4 <HAL_NVIC_EnableIRQ>

  /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8001622:	bf00      	nop
 8001624:	37b0      	adds	r7, #176	@ 0xb0
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	40012c00 	.word	0x40012c00
 8001630:	40023800 	.word	0x40023800
 8001634:	40020800 	.word	0x40020800
 8001638:	40020c00 	.word	0x40020c00
 800163c:	200024a0 	.word	0x200024a0
 8001640:	40026458 	.word	0x40026458
 8001644:	20002500 	.word	0x20002500
 8001648:	400264a0 	.word	0x400264a0

0800164c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b0ac      	sub	sp, #176	@ 0xb0
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001654:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	605a      	str	r2, [r3, #4]
 800165e:	609a      	str	r2, [r3, #8]
 8001660:	60da      	str	r2, [r3, #12]
 8001662:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001664:	f107 0318 	add.w	r3, r7, #24
 8001668:	2284      	movs	r2, #132	@ 0x84
 800166a:	2100      	movs	r1, #0
 800166c:	4618      	mov	r0, r3
 800166e:	f00b fb3f 	bl	800ccf0 <memset>
  if(huart->Instance==USART1)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a32      	ldr	r2, [pc, #200]	@ (8001740 <HAL_UART_MspInit+0xf4>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d15c      	bne.n	8001736 <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800167c:	2340      	movs	r3, #64	@ 0x40
 800167e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001680:	2300      	movs	r3, #0
 8001682:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001684:	f107 0318 	add.w	r3, r7, #24
 8001688:	4618      	mov	r0, r3
 800168a:	f001 fd57 	bl	800313c <HAL_RCCEx_PeriphCLKConfig>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d001      	beq.n	8001698 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001694:	f7ff fe9e 	bl	80013d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001698:	4b2a      	ldr	r3, [pc, #168]	@ (8001744 <HAL_UART_MspInit+0xf8>)
 800169a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800169c:	4a29      	ldr	r2, [pc, #164]	@ (8001744 <HAL_UART_MspInit+0xf8>)
 800169e:	f043 0310 	orr.w	r3, r3, #16
 80016a2:	6453      	str	r3, [r2, #68]	@ 0x44
 80016a4:	4b27      	ldr	r3, [pc, #156]	@ (8001744 <HAL_UART_MspInit+0xf8>)
 80016a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016a8:	f003 0310 	and.w	r3, r3, #16
 80016ac:	617b      	str	r3, [r7, #20]
 80016ae:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016b0:	4b24      	ldr	r3, [pc, #144]	@ (8001744 <HAL_UART_MspInit+0xf8>)
 80016b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b4:	4a23      	ldr	r2, [pc, #140]	@ (8001744 <HAL_UART_MspInit+0xf8>)
 80016b6:	f043 0302 	orr.w	r3, r3, #2
 80016ba:	6313      	str	r3, [r2, #48]	@ 0x30
 80016bc:	4b21      	ldr	r3, [pc, #132]	@ (8001744 <HAL_UART_MspInit+0xf8>)
 80016be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c0:	f003 0302 	and.w	r3, r3, #2
 80016c4:	613b      	str	r3, [r7, #16]
 80016c6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c8:	4b1e      	ldr	r3, [pc, #120]	@ (8001744 <HAL_UART_MspInit+0xf8>)
 80016ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016cc:	4a1d      	ldr	r2, [pc, #116]	@ (8001744 <HAL_UART_MspInit+0xf8>)
 80016ce:	f043 0301 	orr.w	r3, r3, #1
 80016d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80016d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001744 <HAL_UART_MspInit+0xf8>)
 80016d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d8:	f003 0301 	and.w	r3, r3, #1
 80016dc:	60fb      	str	r3, [r7, #12]
 80016de:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80016e0:	2380      	movs	r3, #128	@ 0x80
 80016e2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e6:	2302      	movs	r3, #2
 80016e8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ec:	2300      	movs	r3, #0
 80016ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016f2:	2303      	movs	r3, #3
 80016f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80016f8:	2307      	movs	r3, #7
 80016fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016fe:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001702:	4619      	mov	r1, r3
 8001704:	4810      	ldr	r0, [pc, #64]	@ (8001748 <HAL_UART_MspInit+0xfc>)
 8001706:	f000 fe99 	bl	800243c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800170a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800170e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001712:	2302      	movs	r3, #2
 8001714:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001718:	2300      	movs	r3, #0
 800171a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800171e:	2303      	movs	r3, #3
 8001720:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001724:	2307      	movs	r3, #7
 8001726:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800172a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800172e:	4619      	mov	r1, r3
 8001730:	4806      	ldr	r0, [pc, #24]	@ (800174c <HAL_UART_MspInit+0x100>)
 8001732:	f000 fe83 	bl	800243c <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001736:	bf00      	nop
 8001738:	37b0      	adds	r7, #176	@ 0xb0
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	40011000 	.word	0x40011000
 8001744:	40023800 	.word	0x40023800
 8001748:	40020400 	.word	0x40020400
 800174c:	40020000 	.word	0x40020000

08001750 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b08e      	sub	sp, #56	@ 0x38
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001758:	2300      	movs	r3, #0
 800175a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800175c:	2300      	movs	r3, #0
 800175e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001760:	4b33      	ldr	r3, [pc, #204]	@ (8001830 <HAL_InitTick+0xe0>)
 8001762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001764:	4a32      	ldr	r2, [pc, #200]	@ (8001830 <HAL_InitTick+0xe0>)
 8001766:	f043 0310 	orr.w	r3, r3, #16
 800176a:	6413      	str	r3, [r2, #64]	@ 0x40
 800176c:	4b30      	ldr	r3, [pc, #192]	@ (8001830 <HAL_InitTick+0xe0>)
 800176e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001770:	f003 0310 	and.w	r3, r3, #16
 8001774:	60fb      	str	r3, [r7, #12]
 8001776:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001778:	f107 0210 	add.w	r2, r7, #16
 800177c:	f107 0314 	add.w	r3, r7, #20
 8001780:	4611      	mov	r1, r2
 8001782:	4618      	mov	r0, r3
 8001784:	f001 fca8 	bl	80030d8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001788:	6a3b      	ldr	r3, [r7, #32]
 800178a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800178c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800178e:	2b00      	cmp	r3, #0
 8001790:	d103      	bne.n	800179a <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001792:	f001 fc79 	bl	8003088 <HAL_RCC_GetPCLK1Freq>
 8001796:	6378      	str	r0, [r7, #52]	@ 0x34
 8001798:	e004      	b.n	80017a4 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800179a:	f001 fc75 	bl	8003088 <HAL_RCC_GetPCLK1Freq>
 800179e:	4603      	mov	r3, r0
 80017a0:	005b      	lsls	r3, r3, #1
 80017a2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80017a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80017a6:	4a23      	ldr	r2, [pc, #140]	@ (8001834 <HAL_InitTick+0xe4>)
 80017a8:	fba2 2303 	umull	r2, r3, r2, r3
 80017ac:	0c9b      	lsrs	r3, r3, #18
 80017ae:	3b01      	subs	r3, #1
 80017b0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80017b2:	4b21      	ldr	r3, [pc, #132]	@ (8001838 <HAL_InitTick+0xe8>)
 80017b4:	4a21      	ldr	r2, [pc, #132]	@ (800183c <HAL_InitTick+0xec>)
 80017b6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80017b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001838 <HAL_InitTick+0xe8>)
 80017ba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80017be:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80017c0:	4a1d      	ldr	r2, [pc, #116]	@ (8001838 <HAL_InitTick+0xe8>)
 80017c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017c4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80017c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001838 <HAL_InitTick+0xe8>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001838 <HAL_InitTick+0xe8>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017d2:	4b19      	ldr	r3, [pc, #100]	@ (8001838 <HAL_InitTick+0xe8>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80017d8:	4817      	ldr	r0, [pc, #92]	@ (8001838 <HAL_InitTick+0xe8>)
 80017da:	f003 f9c7 	bl	8004b6c <HAL_TIM_Base_Init>
 80017de:	4603      	mov	r3, r0
 80017e0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80017e4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d11b      	bne.n	8001824 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80017ec:	4812      	ldr	r0, [pc, #72]	@ (8001838 <HAL_InitTick+0xe8>)
 80017ee:	f003 fa1f 	bl	8004c30 <HAL_TIM_Base_Start_IT>
 80017f2:	4603      	mov	r3, r0
 80017f4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80017f8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d111      	bne.n	8001824 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001800:	2036      	movs	r0, #54	@ 0x36
 8001802:	f000 fa67 	bl	8001cd4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2b0f      	cmp	r3, #15
 800180a:	d808      	bhi.n	800181e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800180c:	2200      	movs	r2, #0
 800180e:	6879      	ldr	r1, [r7, #4]
 8001810:	2036      	movs	r0, #54	@ 0x36
 8001812:	f000 fa43 	bl	8001c9c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001816:	4a0a      	ldr	r2, [pc, #40]	@ (8001840 <HAL_InitTick+0xf0>)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6013      	str	r3, [r2, #0]
 800181c:	e002      	b.n	8001824 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001824:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001828:	4618      	mov	r0, r3
 800182a:	3738      	adds	r7, #56	@ 0x38
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	40023800 	.word	0x40023800
 8001834:	431bde83 	.word	0x431bde83
 8001838:	200025ec 	.word	0x200025ec
 800183c:	40001000 	.word	0x40001000
 8001840:	20000004 	.word	0x20000004

08001844 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001848:	bf00      	nop
 800184a:	e7fd      	b.n	8001848 <NMI_Handler+0x4>

0800184c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001850:	bf00      	nop
 8001852:	e7fd      	b.n	8001850 <HardFault_Handler+0x4>

08001854 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001858:	bf00      	nop
 800185a:	e7fd      	b.n	8001858 <MemManage_Handler+0x4>

0800185c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001860:	bf00      	nop
 8001862:	e7fd      	b.n	8001860 <BusFault_Handler+0x4>

08001864 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001868:	bf00      	nop
 800186a:	e7fd      	b.n	8001868 <UsageFault_Handler+0x4>

0800186c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001870:	bf00      	nop
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
	...

0800187c <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8001880:	4802      	ldr	r0, [pc, #8]	@ (800188c <SDMMC1_IRQHandler+0x10>)
 8001882:	f002 facb 	bl	8003e1c <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8001886:	bf00      	nop
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	2000241c 	.word	0x2000241c

08001890 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001894:	4802      	ldr	r0, [pc, #8]	@ (80018a0 <TIM6_DAC_IRQHandler+0x10>)
 8001896:	f003 fa43 	bl	8004d20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800189a:	bf00      	nop
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	200025ec 	.word	0x200025ec

080018a4 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 80018a8:	4802      	ldr	r0, [pc, #8]	@ (80018b4 <DMA2_Stream3_IRQHandler+0x10>)
 80018aa:	f000 fb51 	bl	8001f50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80018ae:	bf00      	nop
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	200024a0 	.word	0x200024a0

080018b8 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 80018bc:	4802      	ldr	r0, [pc, #8]	@ (80018c8 <DMA2_Stream6_IRQHandler+0x10>)
 80018be:	f000 fb47 	bl	8001f50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80018c2:	bf00      	nop
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	20002500 	.word	0x20002500

080018cc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b086      	sub	sp, #24
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	60f8      	str	r0, [r7, #12]
 80018d4:	60b9      	str	r1, [r7, #8]
 80018d6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018d8:	2300      	movs	r3, #0
 80018da:	617b      	str	r3, [r7, #20]
 80018dc:	e00a      	b.n	80018f4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018de:	f3af 8000 	nop.w
 80018e2:	4601      	mov	r1, r0
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	1c5a      	adds	r2, r3, #1
 80018e8:	60ba      	str	r2, [r7, #8]
 80018ea:	b2ca      	uxtb	r2, r1
 80018ec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	3301      	adds	r3, #1
 80018f2:	617b      	str	r3, [r7, #20]
 80018f4:	697a      	ldr	r2, [r7, #20]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	429a      	cmp	r2, r3
 80018fa:	dbf0      	blt.n	80018de <_read+0x12>
  }

  return len;
 80018fc:	687b      	ldr	r3, [r7, #4]
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3718      	adds	r7, #24
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}

08001906 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001906:	b580      	push	{r7, lr}
 8001908:	b086      	sub	sp, #24
 800190a:	af00      	add	r7, sp, #0
 800190c:	60f8      	str	r0, [r7, #12]
 800190e:	60b9      	str	r1, [r7, #8]
 8001910:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001912:	2300      	movs	r3, #0
 8001914:	617b      	str	r3, [r7, #20]
 8001916:	e009      	b.n	800192c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	1c5a      	adds	r2, r3, #1
 800191c:	60ba      	str	r2, [r7, #8]
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	4618      	mov	r0, r3
 8001922:	f7ff fd0d 	bl	8001340 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	3301      	adds	r3, #1
 800192a:	617b      	str	r3, [r7, #20]
 800192c:	697a      	ldr	r2, [r7, #20]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	429a      	cmp	r2, r3
 8001932:	dbf1      	blt.n	8001918 <_write+0x12>
  }
  return len;
 8001934:	687b      	ldr	r3, [r7, #4]
}
 8001936:	4618      	mov	r0, r3
 8001938:	3718      	adds	r7, #24
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}

0800193e <_close>:

int _close(int file)
{
 800193e:	b480      	push	{r7}
 8001940:	b083      	sub	sp, #12
 8001942:	af00      	add	r7, sp, #0
 8001944:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001946:	f04f 33ff 	mov.w	r3, #4294967295
}
 800194a:	4618      	mov	r0, r3
 800194c:	370c      	adds	r7, #12
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr

08001956 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001956:	b480      	push	{r7}
 8001958:	b083      	sub	sp, #12
 800195a:	af00      	add	r7, sp, #0
 800195c:	6078      	str	r0, [r7, #4]
 800195e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001966:	605a      	str	r2, [r3, #4]
  return 0;
 8001968:	2300      	movs	r3, #0
}
 800196a:	4618      	mov	r0, r3
 800196c:	370c      	adds	r7, #12
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr

08001976 <_isatty>:

int _isatty(int file)
{
 8001976:	b480      	push	{r7}
 8001978:	b083      	sub	sp, #12
 800197a:	af00      	add	r7, sp, #0
 800197c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800197e:	2301      	movs	r3, #1
}
 8001980:	4618      	mov	r0, r3
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr

0800198c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800198c:	b480      	push	{r7}
 800198e:	b085      	sub	sp, #20
 8001990:	af00      	add	r7, sp, #0
 8001992:	60f8      	str	r0, [r7, #12]
 8001994:	60b9      	str	r1, [r7, #8]
 8001996:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001998:	2300      	movs	r3, #0
}
 800199a:	4618      	mov	r0, r3
 800199c:	3714      	adds	r7, #20
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr
	...

080019a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b086      	sub	sp, #24
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019b0:	4a14      	ldr	r2, [pc, #80]	@ (8001a04 <_sbrk+0x5c>)
 80019b2:	4b15      	ldr	r3, [pc, #84]	@ (8001a08 <_sbrk+0x60>)
 80019b4:	1ad3      	subs	r3, r2, r3
 80019b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019bc:	4b13      	ldr	r3, [pc, #76]	@ (8001a0c <_sbrk+0x64>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d102      	bne.n	80019ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019c4:	4b11      	ldr	r3, [pc, #68]	@ (8001a0c <_sbrk+0x64>)
 80019c6:	4a12      	ldr	r2, [pc, #72]	@ (8001a10 <_sbrk+0x68>)
 80019c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019ca:	4b10      	ldr	r3, [pc, #64]	@ (8001a0c <_sbrk+0x64>)
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	4413      	add	r3, r2
 80019d2:	693a      	ldr	r2, [r7, #16]
 80019d4:	429a      	cmp	r2, r3
 80019d6:	d207      	bcs.n	80019e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019d8:	f00b fa46 	bl	800ce68 <__errno>
 80019dc:	4603      	mov	r3, r0
 80019de:	220c      	movs	r2, #12
 80019e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019e2:	f04f 33ff 	mov.w	r3, #4294967295
 80019e6:	e009      	b.n	80019fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019e8:	4b08      	ldr	r3, [pc, #32]	@ (8001a0c <_sbrk+0x64>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019ee:	4b07      	ldr	r3, [pc, #28]	@ (8001a0c <_sbrk+0x64>)
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4413      	add	r3, r2
 80019f6:	4a05      	ldr	r2, [pc, #20]	@ (8001a0c <_sbrk+0x64>)
 80019f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019fa:	68fb      	ldr	r3, [r7, #12]
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	3718      	adds	r7, #24
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	20050000 	.word	0x20050000
 8001a08:	00004000 	.word	0x00004000
 8001a0c:	20002638 	.word	0x20002638
 8001a10:	20006558 	.word	0x20006558

08001a14 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a18:	4b06      	ldr	r3, [pc, #24]	@ (8001a34 <SystemInit+0x20>)
 8001a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a1e:	4a05      	ldr	r2, [pc, #20]	@ (8001a34 <SystemInit+0x20>)
 8001a20:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a24:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a28:	bf00      	nop
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop
 8001a34:	e000ed00 	.word	0xe000ed00

08001a38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001a38:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a70 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a3c:	f7ff ffea 	bl	8001a14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a40:	480c      	ldr	r0, [pc, #48]	@ (8001a74 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a42:	490d      	ldr	r1, [pc, #52]	@ (8001a78 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a44:	4a0d      	ldr	r2, [pc, #52]	@ (8001a7c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a48:	e002      	b.n	8001a50 <LoopCopyDataInit>

08001a4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a4e:	3304      	adds	r3, #4

08001a50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a54:	d3f9      	bcc.n	8001a4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a56:	4a0a      	ldr	r2, [pc, #40]	@ (8001a80 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a58:	4c0a      	ldr	r4, [pc, #40]	@ (8001a84 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a5c:	e001      	b.n	8001a62 <LoopFillZerobss>

08001a5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a60:	3204      	adds	r2, #4

08001a62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a64:	d3fb      	bcc.n	8001a5e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001a66:	f00b fa05 	bl	800ce74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a6a:	f7ff fb07 	bl	800107c <main>
  bx  lr    
 8001a6e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001a70:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001a74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a78:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001a7c:	0800e1c0 	.word	0x0800e1c0
  ldr r2, =_sbss
 8001a80:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001a84:	20006558 	.word	0x20006558

08001a88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a88:	e7fe      	b.n	8001a88 <ADC_IRQHandler>

08001a8a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a8a:	b580      	push	{r7, lr}
 8001a8c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a8e:	2003      	movs	r0, #3
 8001a90:	f000 f8f9 	bl	8001c86 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a94:	200f      	movs	r0, #15
 8001a96:	f7ff fe5b 	bl	8001750 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a9a:	f7ff fca1 	bl	80013e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a9e:	2300      	movs	r3, #0
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	bd80      	pop	{r7, pc}

08001aa4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001aa8:	4b06      	ldr	r3, [pc, #24]	@ (8001ac4 <HAL_IncTick+0x20>)
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	461a      	mov	r2, r3
 8001aae:	4b06      	ldr	r3, [pc, #24]	@ (8001ac8 <HAL_IncTick+0x24>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4413      	add	r3, r2
 8001ab4:	4a04      	ldr	r2, [pc, #16]	@ (8001ac8 <HAL_IncTick+0x24>)
 8001ab6:	6013      	str	r3, [r2, #0]
}
 8001ab8:	bf00      	nop
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	20000008 	.word	0x20000008
 8001ac8:	2000263c 	.word	0x2000263c

08001acc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  return uwTick;
 8001ad0:	4b03      	ldr	r3, [pc, #12]	@ (8001ae0 <HAL_GetTick+0x14>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr
 8001ade:	bf00      	nop
 8001ae0:	2000263c 	.word	0x2000263c

08001ae4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001aec:	f7ff ffee 	bl	8001acc <HAL_GetTick>
 8001af0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001afc:	d005      	beq.n	8001b0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001afe:	4b0a      	ldr	r3, [pc, #40]	@ (8001b28 <HAL_Delay+0x44>)
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	461a      	mov	r2, r3
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	4413      	add	r3, r2
 8001b08:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b0a:	bf00      	nop
 8001b0c:	f7ff ffde 	bl	8001acc <HAL_GetTick>
 8001b10:	4602      	mov	r2, r0
 8001b12:	68bb      	ldr	r3, [r7, #8]
 8001b14:	1ad3      	subs	r3, r2, r3
 8001b16:	68fa      	ldr	r2, [r7, #12]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d8f7      	bhi.n	8001b0c <HAL_Delay+0x28>
  {
  }
}
 8001b1c:	bf00      	nop
 8001b1e:	bf00      	nop
 8001b20:	3710      	adds	r7, #16
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	20000008 	.word	0x20000008

08001b2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b085      	sub	sp, #20
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	f003 0307 	and.w	r3, r3, #7
 8001b3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b3c:	4b0b      	ldr	r3, [pc, #44]	@ (8001b6c <__NVIC_SetPriorityGrouping+0x40>)
 8001b3e:	68db      	ldr	r3, [r3, #12]
 8001b40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b42:	68ba      	ldr	r2, [r7, #8]
 8001b44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b48:	4013      	ands	r3, r2
 8001b4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001b54:	4b06      	ldr	r3, [pc, #24]	@ (8001b70 <__NVIC_SetPriorityGrouping+0x44>)
 8001b56:	4313      	orrs	r3, r2
 8001b58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b5a:	4a04      	ldr	r2, [pc, #16]	@ (8001b6c <__NVIC_SetPriorityGrouping+0x40>)
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	60d3      	str	r3, [r2, #12]
}
 8001b60:	bf00      	nop
 8001b62:	3714      	adds	r7, #20
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr
 8001b6c:	e000ed00 	.word	0xe000ed00
 8001b70:	05fa0000 	.word	0x05fa0000

08001b74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b78:	4b04      	ldr	r3, [pc, #16]	@ (8001b8c <__NVIC_GetPriorityGrouping+0x18>)
 8001b7a:	68db      	ldr	r3, [r3, #12]
 8001b7c:	0a1b      	lsrs	r3, r3, #8
 8001b7e:	f003 0307 	and.w	r3, r3, #7
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr
 8001b8c:	e000ed00 	.word	0xe000ed00

08001b90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	4603      	mov	r3, r0
 8001b98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	db0b      	blt.n	8001bba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ba2:	79fb      	ldrb	r3, [r7, #7]
 8001ba4:	f003 021f 	and.w	r2, r3, #31
 8001ba8:	4907      	ldr	r1, [pc, #28]	@ (8001bc8 <__NVIC_EnableIRQ+0x38>)
 8001baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bae:	095b      	lsrs	r3, r3, #5
 8001bb0:	2001      	movs	r0, #1
 8001bb2:	fa00 f202 	lsl.w	r2, r0, r2
 8001bb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001bba:	bf00      	nop
 8001bbc:	370c      	adds	r7, #12
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	e000e100 	.word	0xe000e100

08001bcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	6039      	str	r1, [r7, #0]
 8001bd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	db0a      	blt.n	8001bf6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	b2da      	uxtb	r2, r3
 8001be4:	490c      	ldr	r1, [pc, #48]	@ (8001c18 <__NVIC_SetPriority+0x4c>)
 8001be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bea:	0112      	lsls	r2, r2, #4
 8001bec:	b2d2      	uxtb	r2, r2
 8001bee:	440b      	add	r3, r1
 8001bf0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bf4:	e00a      	b.n	8001c0c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	b2da      	uxtb	r2, r3
 8001bfa:	4908      	ldr	r1, [pc, #32]	@ (8001c1c <__NVIC_SetPriority+0x50>)
 8001bfc:	79fb      	ldrb	r3, [r7, #7]
 8001bfe:	f003 030f 	and.w	r3, r3, #15
 8001c02:	3b04      	subs	r3, #4
 8001c04:	0112      	lsls	r2, r2, #4
 8001c06:	b2d2      	uxtb	r2, r2
 8001c08:	440b      	add	r3, r1
 8001c0a:	761a      	strb	r2, [r3, #24]
}
 8001c0c:	bf00      	nop
 8001c0e:	370c      	adds	r7, #12
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr
 8001c18:	e000e100 	.word	0xe000e100
 8001c1c:	e000ed00 	.word	0xe000ed00

08001c20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b089      	sub	sp, #36	@ 0x24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	60f8      	str	r0, [r7, #12]
 8001c28:	60b9      	str	r1, [r7, #8]
 8001c2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	f003 0307 	and.w	r3, r3, #7
 8001c32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c34:	69fb      	ldr	r3, [r7, #28]
 8001c36:	f1c3 0307 	rsb	r3, r3, #7
 8001c3a:	2b04      	cmp	r3, #4
 8001c3c:	bf28      	it	cs
 8001c3e:	2304      	movcs	r3, #4
 8001c40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	3304      	adds	r3, #4
 8001c46:	2b06      	cmp	r3, #6
 8001c48:	d902      	bls.n	8001c50 <NVIC_EncodePriority+0x30>
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	3b03      	subs	r3, #3
 8001c4e:	e000      	b.n	8001c52 <NVIC_EncodePriority+0x32>
 8001c50:	2300      	movs	r3, #0
 8001c52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c54:	f04f 32ff 	mov.w	r2, #4294967295
 8001c58:	69bb      	ldr	r3, [r7, #24]
 8001c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5e:	43da      	mvns	r2, r3
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	401a      	ands	r2, r3
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c68:	f04f 31ff 	mov.w	r1, #4294967295
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c72:	43d9      	mvns	r1, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c78:	4313      	orrs	r3, r2
         );
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3724      	adds	r7, #36	@ 0x24
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr

08001c86 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	b082      	sub	sp, #8
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f7ff ff4c 	bl	8001b2c <__NVIC_SetPriorityGrouping>
}
 8001c94:	bf00      	nop
 8001c96:	3708      	adds	r7, #8
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b086      	sub	sp, #24
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	60b9      	str	r1, [r7, #8]
 8001ca6:	607a      	str	r2, [r7, #4]
 8001ca8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001caa:	2300      	movs	r3, #0
 8001cac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cae:	f7ff ff61 	bl	8001b74 <__NVIC_GetPriorityGrouping>
 8001cb2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cb4:	687a      	ldr	r2, [r7, #4]
 8001cb6:	68b9      	ldr	r1, [r7, #8]
 8001cb8:	6978      	ldr	r0, [r7, #20]
 8001cba:	f7ff ffb1 	bl	8001c20 <NVIC_EncodePriority>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cc4:	4611      	mov	r1, r2
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7ff ff80 	bl	8001bcc <__NVIC_SetPriority>
}
 8001ccc:	bf00      	nop
 8001cce:	3718      	adds	r7, #24
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}

08001cd4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	4603      	mov	r3, r0
 8001cdc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f7ff ff54 	bl	8001b90 <__NVIC_EnableIRQ>
}
 8001ce8:	bf00      	nop
 8001cea:	3708      	adds	r7, #8
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}

08001cf0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b086      	sub	sp, #24
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001cfc:	f7ff fee6 	bl	8001acc <HAL_GetTick>
 8001d00:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d101      	bne.n	8001d0c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e099      	b.n	8001e40 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2202      	movs	r2, #2
 8001d10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2200      	movs	r2, #0
 8001d18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f022 0201 	bic.w	r2, r2, #1
 8001d2a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d2c:	e00f      	b.n	8001d4e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d2e:	f7ff fecd 	bl	8001acc <HAL_GetTick>
 8001d32:	4602      	mov	r2, r0
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	1ad3      	subs	r3, r2, r3
 8001d38:	2b05      	cmp	r3, #5
 8001d3a:	d908      	bls.n	8001d4e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2220      	movs	r2, #32
 8001d40:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2203      	movs	r2, #3
 8001d46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	e078      	b.n	8001e40 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f003 0301 	and.w	r3, r3, #1
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d1e8      	bne.n	8001d2e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001d64:	697a      	ldr	r2, [r7, #20]
 8001d66:	4b38      	ldr	r3, [pc, #224]	@ (8001e48 <HAL_DMA_Init+0x158>)
 8001d68:	4013      	ands	r3, r2
 8001d6a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	685a      	ldr	r2, [r3, #4]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	691b      	ldr	r3, [r3, #16]
 8001d80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d86:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	699b      	ldr	r3, [r3, #24]
 8001d8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d92:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6a1b      	ldr	r3, [r3, #32]
 8001d98:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d9a:	697a      	ldr	r2, [r7, #20]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da4:	2b04      	cmp	r3, #4
 8001da6:	d107      	bne.n	8001db8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db0:	4313      	orrs	r3, r2
 8001db2:	697a      	ldr	r2, [r7, #20]
 8001db4:	4313      	orrs	r3, r2
 8001db6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	697a      	ldr	r2, [r7, #20]
 8001dbe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	695b      	ldr	r3, [r3, #20]
 8001dc6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	f023 0307 	bic.w	r3, r3, #7
 8001dce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dd4:	697a      	ldr	r2, [r7, #20]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dde:	2b04      	cmp	r3, #4
 8001de0:	d117      	bne.n	8001e12 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001de6:	697a      	ldr	r2, [r7, #20]
 8001de8:	4313      	orrs	r3, r2
 8001dea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d00e      	beq.n	8001e12 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001df4:	6878      	ldr	r0, [r7, #4]
 8001df6:	f000 faa5 	bl	8002344 <DMA_CheckFifoParam>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d008      	beq.n	8001e12 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2240      	movs	r2, #64	@ 0x40
 8001e04:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e016      	b.n	8001e40 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	697a      	ldr	r2, [r7, #20]
 8001e18:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001e1a:	6878      	ldr	r0, [r7, #4]
 8001e1c:	f000 fa5c 	bl	80022d8 <DMA_CalcBaseAndBitshift>
 8001e20:	4603      	mov	r3, r0
 8001e22:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e28:	223f      	movs	r2, #63	@ 0x3f
 8001e2a:	409a      	lsls	r2, r3
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2200      	movs	r2, #0
 8001e34:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2201      	movs	r2, #1
 8001e3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001e3e:	2300      	movs	r3, #0
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	3718      	adds	r7, #24
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	f010803f 	.word	0xf010803f

08001e4c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	60f8      	str	r0, [r7, #12]
 8001e54:	60b9      	str	r1, [r7, #8]
 8001e56:	607a      	str	r2, [r7, #4]
 8001e58:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e62:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d101      	bne.n	8001e72 <HAL_DMA_Start_IT+0x26>
 8001e6e:	2302      	movs	r3, #2
 8001e70:	e048      	b.n	8001f04 <HAL_DMA_Start_IT+0xb8>
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	2201      	movs	r2, #1
 8001e76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d137      	bne.n	8001ef6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	2202      	movs	r2, #2
 8001e8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	2200      	movs	r2, #0
 8001e92:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	687a      	ldr	r2, [r7, #4]
 8001e98:	68b9      	ldr	r1, [r7, #8]
 8001e9a:	68f8      	ldr	r0, [r7, #12]
 8001e9c:	f000 f9ee 	bl	800227c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ea4:	223f      	movs	r2, #63	@ 0x3f
 8001ea6:	409a      	lsls	r2, r3
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f042 0216 	orr.w	r2, r2, #22
 8001eba:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	695a      	ldr	r2, [r3, #20]
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001eca:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d007      	beq.n	8001ee4 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f042 0208 	orr.w	r2, r2, #8
 8001ee2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f042 0201 	orr.w	r2, r2, #1
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	e005      	b.n	8001f02 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001efe:	2302      	movs	r3, #2
 8001f00:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001f02:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3718      	adds	r7, #24
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}

08001f0c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	2b02      	cmp	r3, #2
 8001f1e:	d004      	beq.n	8001f2a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2280      	movs	r2, #128	@ 0x80
 8001f24:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	e00c      	b.n	8001f44 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2205      	movs	r2, #5
 8001f2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f022 0201 	bic.w	r2, r2, #1
 8001f40:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001f42:	2300      	movs	r3, #0
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	370c      	adds	r7, #12
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr

08001f50 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b086      	sub	sp, #24
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8001f5c:	4b8e      	ldr	r3, [pc, #568]	@ (8002198 <HAL_DMA_IRQHandler+0x248>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a8e      	ldr	r2, [pc, #568]	@ (800219c <HAL_DMA_IRQHandler+0x24c>)
 8001f62:	fba2 2303 	umull	r2, r3, r2, r3
 8001f66:	0a9b      	lsrs	r3, r3, #10
 8001f68:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f6e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f7a:	2208      	movs	r2, #8
 8001f7c:	409a      	lsls	r2, r3
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	4013      	ands	r3, r2
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d01a      	beq.n	8001fbc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 0304 	and.w	r3, r3, #4
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d013      	beq.n	8001fbc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f022 0204 	bic.w	r2, r2, #4
 8001fa2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fa8:	2208      	movs	r2, #8
 8001faa:	409a      	lsls	r2, r3
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fb4:	f043 0201 	orr.w	r2, r3, #1
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	409a      	lsls	r2, r3
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d012      	beq.n	8001ff2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	695b      	ldr	r3, [r3, #20]
 8001fd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d00b      	beq.n	8001ff2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fde:	2201      	movs	r2, #1
 8001fe0:	409a      	lsls	r2, r3
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fea:	f043 0202 	orr.w	r2, r3, #2
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ff6:	2204      	movs	r2, #4
 8001ff8:	409a      	lsls	r2, r3
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d012      	beq.n	8002028 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f003 0302 	and.w	r3, r3, #2
 800200c:	2b00      	cmp	r3, #0
 800200e:	d00b      	beq.n	8002028 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002014:	2204      	movs	r2, #4
 8002016:	409a      	lsls	r2, r3
 8002018:	693b      	ldr	r3, [r7, #16]
 800201a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002020:	f043 0204 	orr.w	r2, r3, #4
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800202c:	2210      	movs	r2, #16
 800202e:	409a      	lsls	r2, r3
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	4013      	ands	r3, r2
 8002034:	2b00      	cmp	r3, #0
 8002036:	d043      	beq.n	80020c0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0308 	and.w	r3, r3, #8
 8002042:	2b00      	cmp	r3, #0
 8002044:	d03c      	beq.n	80020c0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800204a:	2210      	movs	r2, #16
 800204c:	409a      	lsls	r2, r3
 800204e:	693b      	ldr	r3, [r7, #16]
 8002050:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800205c:	2b00      	cmp	r3, #0
 800205e:	d018      	beq.n	8002092 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800206a:	2b00      	cmp	r3, #0
 800206c:	d108      	bne.n	8002080 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002072:	2b00      	cmp	r3, #0
 8002074:	d024      	beq.n	80020c0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	4798      	blx	r3
 800207e:	e01f      	b.n	80020c0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002084:	2b00      	cmp	r3, #0
 8002086:	d01b      	beq.n	80020c0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	4798      	blx	r3
 8002090:	e016      	b.n	80020c0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800209c:	2b00      	cmp	r3, #0
 800209e:	d107      	bne.n	80020b0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f022 0208 	bic.w	r2, r2, #8
 80020ae:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d003      	beq.n	80020c0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020bc:	6878      	ldr	r0, [r7, #4]
 80020be:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020c4:	2220      	movs	r2, #32
 80020c6:	409a      	lsls	r2, r3
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	4013      	ands	r3, r2
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	f000 808f 	beq.w	80021f0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f003 0310 	and.w	r3, r3, #16
 80020dc:	2b00      	cmp	r3, #0
 80020de:	f000 8087 	beq.w	80021f0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020e6:	2220      	movs	r2, #32
 80020e8:	409a      	lsls	r2, r3
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	2b05      	cmp	r3, #5
 80020f8:	d136      	bne.n	8002168 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f022 0216 	bic.w	r2, r2, #22
 8002108:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	695a      	ldr	r2, [r3, #20]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002118:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211e:	2b00      	cmp	r3, #0
 8002120:	d103      	bne.n	800212a <HAL_DMA_IRQHandler+0x1da>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002126:	2b00      	cmp	r3, #0
 8002128:	d007      	beq.n	800213a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f022 0208 	bic.w	r2, r2, #8
 8002138:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800213e:	223f      	movs	r2, #63	@ 0x3f
 8002140:	409a      	lsls	r2, r3
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2201      	movs	r2, #1
 800214a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800215a:	2b00      	cmp	r3, #0
 800215c:	d07e      	beq.n	800225c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	4798      	blx	r3
        }
        return;
 8002166:	e079      	b.n	800225c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d01d      	beq.n	80021b2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002180:	2b00      	cmp	r3, #0
 8002182:	d10d      	bne.n	80021a0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002188:	2b00      	cmp	r3, #0
 800218a:	d031      	beq.n	80021f0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	4798      	blx	r3
 8002194:	e02c      	b.n	80021f0 <HAL_DMA_IRQHandler+0x2a0>
 8002196:	bf00      	nop
 8002198:	20000000 	.word	0x20000000
 800219c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d023      	beq.n	80021f0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021ac:	6878      	ldr	r0, [r7, #4]
 80021ae:	4798      	blx	r3
 80021b0:	e01e      	b.n	80021f0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d10f      	bne.n	80021e0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f022 0210 	bic.w	r2, r2, #16
 80021ce:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2201      	movs	r2, #1
 80021d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2200      	movs	r2, #0
 80021dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d003      	beq.n	80021f0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021ec:	6878      	ldr	r0, [r7, #4]
 80021ee:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d032      	beq.n	800225e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021fc:	f003 0301 	and.w	r3, r3, #1
 8002200:	2b00      	cmp	r3, #0
 8002202:	d022      	beq.n	800224a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2205      	movs	r2, #5
 8002208:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f022 0201 	bic.w	r2, r2, #1
 800221a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	3301      	adds	r3, #1
 8002220:	60bb      	str	r3, [r7, #8]
 8002222:	697a      	ldr	r2, [r7, #20]
 8002224:	429a      	cmp	r2, r3
 8002226:	d307      	bcc.n	8002238 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f003 0301 	and.w	r3, r3, #1
 8002232:	2b00      	cmp	r3, #0
 8002234:	d1f2      	bne.n	800221c <HAL_DMA_IRQHandler+0x2cc>
 8002236:	e000      	b.n	800223a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002238:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2201      	movs	r2, #1
 800223e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2200      	movs	r2, #0
 8002246:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800224e:	2b00      	cmp	r3, #0
 8002250:	d005      	beq.n	800225e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	4798      	blx	r3
 800225a:	e000      	b.n	800225e <HAL_DMA_IRQHandler+0x30e>
        return;
 800225c:	bf00      	nop
    }
  }
}
 800225e:	3718      	adds	r7, #24
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}

08002264 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002270:	4618      	mov	r0, r3
 8002272:	370c      	adds	r7, #12
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr

0800227c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800227c:	b480      	push	{r7}
 800227e:	b085      	sub	sp, #20
 8002280:	af00      	add	r7, sp, #0
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	60b9      	str	r1, [r7, #8]
 8002286:	607a      	str	r2, [r7, #4]
 8002288:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002298:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	683a      	ldr	r2, [r7, #0]
 80022a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	2b40      	cmp	r3, #64	@ 0x40
 80022a8:	d108      	bne.n	80022bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	68ba      	ldr	r2, [r7, #8]
 80022b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80022ba:	e007      	b.n	80022cc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	68ba      	ldr	r2, [r7, #8]
 80022c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	687a      	ldr	r2, [r7, #4]
 80022ca:	60da      	str	r2, [r3, #12]
}
 80022cc:	bf00      	nop
 80022ce:	3714      	adds	r7, #20
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80022d8:	b480      	push	{r7}
 80022da:	b085      	sub	sp, #20
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	3b10      	subs	r3, #16
 80022e8:	4a13      	ldr	r2, [pc, #76]	@ (8002338 <DMA_CalcBaseAndBitshift+0x60>)
 80022ea:	fba2 2303 	umull	r2, r3, r2, r3
 80022ee:	091b      	lsrs	r3, r3, #4
 80022f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80022f2:	4a12      	ldr	r2, [pc, #72]	@ (800233c <DMA_CalcBaseAndBitshift+0x64>)
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	4413      	add	r3, r2
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	461a      	mov	r2, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	2b03      	cmp	r3, #3
 8002304:	d908      	bls.n	8002318 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	461a      	mov	r2, r3
 800230c:	4b0c      	ldr	r3, [pc, #48]	@ (8002340 <DMA_CalcBaseAndBitshift+0x68>)
 800230e:	4013      	ands	r3, r2
 8002310:	1d1a      	adds	r2, r3, #4
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	659a      	str	r2, [r3, #88]	@ 0x58
 8002316:	e006      	b.n	8002326 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	461a      	mov	r2, r3
 800231e:	4b08      	ldr	r3, [pc, #32]	@ (8002340 <DMA_CalcBaseAndBitshift+0x68>)
 8002320:	4013      	ands	r3, r2
 8002322:	687a      	ldr	r2, [r7, #4]
 8002324:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800232a:	4618      	mov	r0, r3
 800232c:	3714      	adds	r7, #20
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	aaaaaaab 	.word	0xaaaaaaab
 800233c:	0800e0e0 	.word	0x0800e0e0
 8002340:	fffffc00 	.word	0xfffffc00

08002344 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002344:	b480      	push	{r7}
 8002346:	b085      	sub	sp, #20
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800234c:	2300      	movs	r3, #0
 800234e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002354:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	699b      	ldr	r3, [r3, #24]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d11f      	bne.n	800239e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	2b03      	cmp	r3, #3
 8002362:	d856      	bhi.n	8002412 <DMA_CheckFifoParam+0xce>
 8002364:	a201      	add	r2, pc, #4	@ (adr r2, 800236c <DMA_CheckFifoParam+0x28>)
 8002366:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800236a:	bf00      	nop
 800236c:	0800237d 	.word	0x0800237d
 8002370:	0800238f 	.word	0x0800238f
 8002374:	0800237d 	.word	0x0800237d
 8002378:	08002413 	.word	0x08002413
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002380:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d046      	beq.n	8002416 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800238c:	e043      	b.n	8002416 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002392:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002396:	d140      	bne.n	800241a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800239c:	e03d      	b.n	800241a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	699b      	ldr	r3, [r3, #24]
 80023a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80023a6:	d121      	bne.n	80023ec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	2b03      	cmp	r3, #3
 80023ac:	d837      	bhi.n	800241e <DMA_CheckFifoParam+0xda>
 80023ae:	a201      	add	r2, pc, #4	@ (adr r2, 80023b4 <DMA_CheckFifoParam+0x70>)
 80023b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023b4:	080023c5 	.word	0x080023c5
 80023b8:	080023cb 	.word	0x080023cb
 80023bc:	080023c5 	.word	0x080023c5
 80023c0:	080023dd 	.word	0x080023dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	73fb      	strb	r3, [r7, #15]
      break;
 80023c8:	e030      	b.n	800242c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023ce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d025      	beq.n	8002422 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80023da:	e022      	b.n	8002422 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023e0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80023e4:	d11f      	bne.n	8002426 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80023ea:	e01c      	b.n	8002426 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d903      	bls.n	80023fa <DMA_CheckFifoParam+0xb6>
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	2b03      	cmp	r3, #3
 80023f6:	d003      	beq.n	8002400 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80023f8:	e018      	b.n	800242c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	73fb      	strb	r3, [r7, #15]
      break;
 80023fe:	e015      	b.n	800242c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002404:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002408:	2b00      	cmp	r3, #0
 800240a:	d00e      	beq.n	800242a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	73fb      	strb	r3, [r7, #15]
      break;
 8002410:	e00b      	b.n	800242a <DMA_CheckFifoParam+0xe6>
      break;
 8002412:	bf00      	nop
 8002414:	e00a      	b.n	800242c <DMA_CheckFifoParam+0xe8>
      break;
 8002416:	bf00      	nop
 8002418:	e008      	b.n	800242c <DMA_CheckFifoParam+0xe8>
      break;
 800241a:	bf00      	nop
 800241c:	e006      	b.n	800242c <DMA_CheckFifoParam+0xe8>
      break;
 800241e:	bf00      	nop
 8002420:	e004      	b.n	800242c <DMA_CheckFifoParam+0xe8>
      break;
 8002422:	bf00      	nop
 8002424:	e002      	b.n	800242c <DMA_CheckFifoParam+0xe8>
      break;   
 8002426:	bf00      	nop
 8002428:	e000      	b.n	800242c <DMA_CheckFifoParam+0xe8>
      break;
 800242a:	bf00      	nop
    }
  } 
  
  return status; 
 800242c:	7bfb      	ldrb	r3, [r7, #15]
}
 800242e:	4618      	mov	r0, r3
 8002430:	3714      	adds	r7, #20
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop

0800243c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800243c:	b480      	push	{r7}
 800243e:	b089      	sub	sp, #36	@ 0x24
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002446:	2300      	movs	r3, #0
 8002448:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800244a:	2300      	movs	r3, #0
 800244c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800244e:	2300      	movs	r3, #0
 8002450:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002452:	2300      	movs	r3, #0
 8002454:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002456:	2300      	movs	r3, #0
 8002458:	61fb      	str	r3, [r7, #28]
 800245a:	e175      	b.n	8002748 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800245c:	2201      	movs	r2, #1
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	697a      	ldr	r2, [r7, #20]
 800246c:	4013      	ands	r3, r2
 800246e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002470:	693a      	ldr	r2, [r7, #16]
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	429a      	cmp	r2, r3
 8002476:	f040 8164 	bne.w	8002742 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	f003 0303 	and.w	r3, r3, #3
 8002482:	2b01      	cmp	r3, #1
 8002484:	d005      	beq.n	8002492 <HAL_GPIO_Init+0x56>
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	f003 0303 	and.w	r3, r3, #3
 800248e:	2b02      	cmp	r3, #2
 8002490:	d130      	bne.n	80024f4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	2203      	movs	r2, #3
 800249e:	fa02 f303 	lsl.w	r3, r2, r3
 80024a2:	43db      	mvns	r3, r3
 80024a4:	69ba      	ldr	r2, [r7, #24]
 80024a6:	4013      	ands	r3, r2
 80024a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	68da      	ldr	r2, [r3, #12]
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	005b      	lsls	r3, r3, #1
 80024b2:	fa02 f303 	lsl.w	r3, r2, r3
 80024b6:	69ba      	ldr	r2, [r7, #24]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	69ba      	ldr	r2, [r7, #24]
 80024c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024c8:	2201      	movs	r2, #1
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	fa02 f303 	lsl.w	r3, r2, r3
 80024d0:	43db      	mvns	r3, r3
 80024d2:	69ba      	ldr	r2, [r7, #24]
 80024d4:	4013      	ands	r3, r2
 80024d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	091b      	lsrs	r3, r3, #4
 80024de:	f003 0201 	and.w	r2, r3, #1
 80024e2:	69fb      	ldr	r3, [r7, #28]
 80024e4:	fa02 f303 	lsl.w	r3, r2, r3
 80024e8:	69ba      	ldr	r2, [r7, #24]
 80024ea:	4313      	orrs	r3, r2
 80024ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	69ba      	ldr	r2, [r7, #24]
 80024f2:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	f003 0303 	and.w	r3, r3, #3
 80024fc:	2b03      	cmp	r3, #3
 80024fe:	d017      	beq.n	8002530 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	005b      	lsls	r3, r3, #1
 800250a:	2203      	movs	r2, #3
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	43db      	mvns	r3, r3
 8002512:	69ba      	ldr	r2, [r7, #24]
 8002514:	4013      	ands	r3, r2
 8002516:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	689a      	ldr	r2, [r3, #8]
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	fa02 f303 	lsl.w	r3, r2, r3
 8002524:	69ba      	ldr	r2, [r7, #24]
 8002526:	4313      	orrs	r3, r2
 8002528:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	69ba      	ldr	r2, [r7, #24]
 800252e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	f003 0303 	and.w	r3, r3, #3
 8002538:	2b02      	cmp	r3, #2
 800253a:	d123      	bne.n	8002584 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	08da      	lsrs	r2, r3, #3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	3208      	adds	r2, #8
 8002544:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002548:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	f003 0307 	and.w	r3, r3, #7
 8002550:	009b      	lsls	r3, r3, #2
 8002552:	220f      	movs	r2, #15
 8002554:	fa02 f303 	lsl.w	r3, r2, r3
 8002558:	43db      	mvns	r3, r3
 800255a:	69ba      	ldr	r2, [r7, #24]
 800255c:	4013      	ands	r3, r2
 800255e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	691a      	ldr	r2, [r3, #16]
 8002564:	69fb      	ldr	r3, [r7, #28]
 8002566:	f003 0307 	and.w	r3, r3, #7
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	fa02 f303 	lsl.w	r3, r2, r3
 8002570:	69ba      	ldr	r2, [r7, #24]
 8002572:	4313      	orrs	r3, r2
 8002574:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	08da      	lsrs	r2, r3, #3
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	3208      	adds	r2, #8
 800257e:	69b9      	ldr	r1, [r7, #24]
 8002580:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800258a:	69fb      	ldr	r3, [r7, #28]
 800258c:	005b      	lsls	r3, r3, #1
 800258e:	2203      	movs	r2, #3
 8002590:	fa02 f303 	lsl.w	r3, r2, r3
 8002594:	43db      	mvns	r3, r3
 8002596:	69ba      	ldr	r2, [r7, #24]
 8002598:	4013      	ands	r3, r2
 800259a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	f003 0203 	and.w	r2, r3, #3
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	005b      	lsls	r3, r3, #1
 80025a8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ac:	69ba      	ldr	r2, [r7, #24]
 80025ae:	4313      	orrs	r3, r2
 80025b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	69ba      	ldr	r2, [r7, #24]
 80025b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	f000 80be 	beq.w	8002742 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025c6:	4b66      	ldr	r3, [pc, #408]	@ (8002760 <HAL_GPIO_Init+0x324>)
 80025c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ca:	4a65      	ldr	r2, [pc, #404]	@ (8002760 <HAL_GPIO_Init+0x324>)
 80025cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80025d2:	4b63      	ldr	r3, [pc, #396]	@ (8002760 <HAL_GPIO_Init+0x324>)
 80025d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025da:	60fb      	str	r3, [r7, #12]
 80025dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80025de:	4a61      	ldr	r2, [pc, #388]	@ (8002764 <HAL_GPIO_Init+0x328>)
 80025e0:	69fb      	ldr	r3, [r7, #28]
 80025e2:	089b      	lsrs	r3, r3, #2
 80025e4:	3302      	adds	r3, #2
 80025e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80025ec:	69fb      	ldr	r3, [r7, #28]
 80025ee:	f003 0303 	and.w	r3, r3, #3
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	220f      	movs	r2, #15
 80025f6:	fa02 f303 	lsl.w	r3, r2, r3
 80025fa:	43db      	mvns	r3, r3
 80025fc:	69ba      	ldr	r2, [r7, #24]
 80025fe:	4013      	ands	r3, r2
 8002600:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4a58      	ldr	r2, [pc, #352]	@ (8002768 <HAL_GPIO_Init+0x32c>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d037      	beq.n	800267a <HAL_GPIO_Init+0x23e>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	4a57      	ldr	r2, [pc, #348]	@ (800276c <HAL_GPIO_Init+0x330>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d031      	beq.n	8002676 <HAL_GPIO_Init+0x23a>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4a56      	ldr	r2, [pc, #344]	@ (8002770 <HAL_GPIO_Init+0x334>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d02b      	beq.n	8002672 <HAL_GPIO_Init+0x236>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4a55      	ldr	r2, [pc, #340]	@ (8002774 <HAL_GPIO_Init+0x338>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d025      	beq.n	800266e <HAL_GPIO_Init+0x232>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4a54      	ldr	r2, [pc, #336]	@ (8002778 <HAL_GPIO_Init+0x33c>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d01f      	beq.n	800266a <HAL_GPIO_Init+0x22e>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4a53      	ldr	r2, [pc, #332]	@ (800277c <HAL_GPIO_Init+0x340>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d019      	beq.n	8002666 <HAL_GPIO_Init+0x22a>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	4a52      	ldr	r2, [pc, #328]	@ (8002780 <HAL_GPIO_Init+0x344>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d013      	beq.n	8002662 <HAL_GPIO_Init+0x226>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a51      	ldr	r2, [pc, #324]	@ (8002784 <HAL_GPIO_Init+0x348>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d00d      	beq.n	800265e <HAL_GPIO_Init+0x222>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4a50      	ldr	r2, [pc, #320]	@ (8002788 <HAL_GPIO_Init+0x34c>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d007      	beq.n	800265a <HAL_GPIO_Init+0x21e>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4a4f      	ldr	r2, [pc, #316]	@ (800278c <HAL_GPIO_Init+0x350>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d101      	bne.n	8002656 <HAL_GPIO_Init+0x21a>
 8002652:	2309      	movs	r3, #9
 8002654:	e012      	b.n	800267c <HAL_GPIO_Init+0x240>
 8002656:	230a      	movs	r3, #10
 8002658:	e010      	b.n	800267c <HAL_GPIO_Init+0x240>
 800265a:	2308      	movs	r3, #8
 800265c:	e00e      	b.n	800267c <HAL_GPIO_Init+0x240>
 800265e:	2307      	movs	r3, #7
 8002660:	e00c      	b.n	800267c <HAL_GPIO_Init+0x240>
 8002662:	2306      	movs	r3, #6
 8002664:	e00a      	b.n	800267c <HAL_GPIO_Init+0x240>
 8002666:	2305      	movs	r3, #5
 8002668:	e008      	b.n	800267c <HAL_GPIO_Init+0x240>
 800266a:	2304      	movs	r3, #4
 800266c:	e006      	b.n	800267c <HAL_GPIO_Init+0x240>
 800266e:	2303      	movs	r3, #3
 8002670:	e004      	b.n	800267c <HAL_GPIO_Init+0x240>
 8002672:	2302      	movs	r3, #2
 8002674:	e002      	b.n	800267c <HAL_GPIO_Init+0x240>
 8002676:	2301      	movs	r3, #1
 8002678:	e000      	b.n	800267c <HAL_GPIO_Init+0x240>
 800267a:	2300      	movs	r3, #0
 800267c:	69fa      	ldr	r2, [r7, #28]
 800267e:	f002 0203 	and.w	r2, r2, #3
 8002682:	0092      	lsls	r2, r2, #2
 8002684:	4093      	lsls	r3, r2
 8002686:	69ba      	ldr	r2, [r7, #24]
 8002688:	4313      	orrs	r3, r2
 800268a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800268c:	4935      	ldr	r1, [pc, #212]	@ (8002764 <HAL_GPIO_Init+0x328>)
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	089b      	lsrs	r3, r3, #2
 8002692:	3302      	adds	r3, #2
 8002694:	69ba      	ldr	r2, [r7, #24]
 8002696:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800269a:	4b3d      	ldr	r3, [pc, #244]	@ (8002790 <HAL_GPIO_Init+0x354>)
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	43db      	mvns	r3, r3
 80026a4:	69ba      	ldr	r2, [r7, #24]
 80026a6:	4013      	ands	r3, r2
 80026a8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d003      	beq.n	80026be <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80026b6:	69ba      	ldr	r2, [r7, #24]
 80026b8:	693b      	ldr	r3, [r7, #16]
 80026ba:	4313      	orrs	r3, r2
 80026bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80026be:	4a34      	ldr	r2, [pc, #208]	@ (8002790 <HAL_GPIO_Init+0x354>)
 80026c0:	69bb      	ldr	r3, [r7, #24]
 80026c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80026c4:	4b32      	ldr	r3, [pc, #200]	@ (8002790 <HAL_GPIO_Init+0x354>)
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	43db      	mvns	r3, r3
 80026ce:	69ba      	ldr	r2, [r7, #24]
 80026d0:	4013      	ands	r3, r2
 80026d2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d003      	beq.n	80026e8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80026e0:	69ba      	ldr	r2, [r7, #24]
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80026e8:	4a29      	ldr	r2, [pc, #164]	@ (8002790 <HAL_GPIO_Init+0x354>)
 80026ea:	69bb      	ldr	r3, [r7, #24]
 80026ec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80026ee:	4b28      	ldr	r3, [pc, #160]	@ (8002790 <HAL_GPIO_Init+0x354>)
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	43db      	mvns	r3, r3
 80026f8:	69ba      	ldr	r2, [r7, #24]
 80026fa:	4013      	ands	r3, r2
 80026fc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d003      	beq.n	8002712 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800270a:	69ba      	ldr	r2, [r7, #24]
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	4313      	orrs	r3, r2
 8002710:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002712:	4a1f      	ldr	r2, [pc, #124]	@ (8002790 <HAL_GPIO_Init+0x354>)
 8002714:	69bb      	ldr	r3, [r7, #24]
 8002716:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002718:	4b1d      	ldr	r3, [pc, #116]	@ (8002790 <HAL_GPIO_Init+0x354>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	43db      	mvns	r3, r3
 8002722:	69ba      	ldr	r2, [r7, #24]
 8002724:	4013      	ands	r3, r2
 8002726:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002730:	2b00      	cmp	r3, #0
 8002732:	d003      	beq.n	800273c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002734:	69ba      	ldr	r2, [r7, #24]
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	4313      	orrs	r3, r2
 800273a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800273c:	4a14      	ldr	r2, [pc, #80]	@ (8002790 <HAL_GPIO_Init+0x354>)
 800273e:	69bb      	ldr	r3, [r7, #24]
 8002740:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	3301      	adds	r3, #1
 8002746:	61fb      	str	r3, [r7, #28]
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	2b0f      	cmp	r3, #15
 800274c:	f67f ae86 	bls.w	800245c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002750:	bf00      	nop
 8002752:	bf00      	nop
 8002754:	3724      	adds	r7, #36	@ 0x24
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr
 800275e:	bf00      	nop
 8002760:	40023800 	.word	0x40023800
 8002764:	40013800 	.word	0x40013800
 8002768:	40020000 	.word	0x40020000
 800276c:	40020400 	.word	0x40020400
 8002770:	40020800 	.word	0x40020800
 8002774:	40020c00 	.word	0x40020c00
 8002778:	40021000 	.word	0x40021000
 800277c:	40021400 	.word	0x40021400
 8002780:	40021800 	.word	0x40021800
 8002784:	40021c00 	.word	0x40021c00
 8002788:	40022000 	.word	0x40022000
 800278c:	40022400 	.word	0x40022400
 8002790:	40013c00 	.word	0x40013c00

08002794 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002794:	b480      	push	{r7}
 8002796:	b085      	sub	sp, #20
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
 800279c:	460b      	mov	r3, r1
 800279e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	691a      	ldr	r2, [r3, #16]
 80027a4:	887b      	ldrh	r3, [r7, #2]
 80027a6:	4013      	ands	r3, r2
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d002      	beq.n	80027b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80027ac:	2301      	movs	r3, #1
 80027ae:	73fb      	strb	r3, [r7, #15]
 80027b0:	e001      	b.n	80027b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80027b2:	2300      	movs	r3, #0
 80027b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80027b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3714      	adds	r7, #20
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr

080027c4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b086      	sub	sp, #24
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80027cc:	2300      	movs	r3, #0
 80027ce:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d101      	bne.n	80027da <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e291      	b.n	8002cfe <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f003 0301 	and.w	r3, r3, #1
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	f000 8087 	beq.w	80028f6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027e8:	4b96      	ldr	r3, [pc, #600]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	f003 030c 	and.w	r3, r3, #12
 80027f0:	2b04      	cmp	r3, #4
 80027f2:	d00c      	beq.n	800280e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027f4:	4b93      	ldr	r3, [pc, #588]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	f003 030c 	and.w	r3, r3, #12
 80027fc:	2b08      	cmp	r3, #8
 80027fe:	d112      	bne.n	8002826 <HAL_RCC_OscConfig+0x62>
 8002800:	4b90      	ldr	r3, [pc, #576]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002808:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800280c:	d10b      	bne.n	8002826 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800280e:	4b8d      	ldr	r3, [pc, #564]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d06c      	beq.n	80028f4 <HAL_RCC_OscConfig+0x130>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d168      	bne.n	80028f4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e26b      	b.n	8002cfe <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800282e:	d106      	bne.n	800283e <HAL_RCC_OscConfig+0x7a>
 8002830:	4b84      	ldr	r3, [pc, #528]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a83      	ldr	r2, [pc, #524]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 8002836:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800283a:	6013      	str	r3, [r2, #0]
 800283c:	e02e      	b.n	800289c <HAL_RCC_OscConfig+0xd8>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d10c      	bne.n	8002860 <HAL_RCC_OscConfig+0x9c>
 8002846:	4b7f      	ldr	r3, [pc, #508]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a7e      	ldr	r2, [pc, #504]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 800284c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002850:	6013      	str	r3, [r2, #0]
 8002852:	4b7c      	ldr	r3, [pc, #496]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a7b      	ldr	r2, [pc, #492]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 8002858:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800285c:	6013      	str	r3, [r2, #0]
 800285e:	e01d      	b.n	800289c <HAL_RCC_OscConfig+0xd8>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002868:	d10c      	bne.n	8002884 <HAL_RCC_OscConfig+0xc0>
 800286a:	4b76      	ldr	r3, [pc, #472]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a75      	ldr	r2, [pc, #468]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 8002870:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002874:	6013      	str	r3, [r2, #0]
 8002876:	4b73      	ldr	r3, [pc, #460]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a72      	ldr	r2, [pc, #456]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 800287c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002880:	6013      	str	r3, [r2, #0]
 8002882:	e00b      	b.n	800289c <HAL_RCC_OscConfig+0xd8>
 8002884:	4b6f      	ldr	r3, [pc, #444]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a6e      	ldr	r2, [pc, #440]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 800288a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800288e:	6013      	str	r3, [r2, #0]
 8002890:	4b6c      	ldr	r3, [pc, #432]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a6b      	ldr	r2, [pc, #428]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 8002896:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800289a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d013      	beq.n	80028cc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028a4:	f7ff f912 	bl	8001acc <HAL_GetTick>
 80028a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028aa:	e008      	b.n	80028be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028ac:	f7ff f90e 	bl	8001acc <HAL_GetTick>
 80028b0:	4602      	mov	r2, r0
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	1ad3      	subs	r3, r2, r3
 80028b6:	2b64      	cmp	r3, #100	@ 0x64
 80028b8:	d901      	bls.n	80028be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80028ba:	2303      	movs	r3, #3
 80028bc:	e21f      	b.n	8002cfe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028be:	4b61      	ldr	r3, [pc, #388]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d0f0      	beq.n	80028ac <HAL_RCC_OscConfig+0xe8>
 80028ca:	e014      	b.n	80028f6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028cc:	f7ff f8fe 	bl	8001acc <HAL_GetTick>
 80028d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028d2:	e008      	b.n	80028e6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028d4:	f7ff f8fa 	bl	8001acc <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	2b64      	cmp	r3, #100	@ 0x64
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e20b      	b.n	8002cfe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028e6:	4b57      	ldr	r3, [pc, #348]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d1f0      	bne.n	80028d4 <HAL_RCC_OscConfig+0x110>
 80028f2:	e000      	b.n	80028f6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0302 	and.w	r3, r3, #2
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d069      	beq.n	80029d6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002902:	4b50      	ldr	r3, [pc, #320]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f003 030c 	and.w	r3, r3, #12
 800290a:	2b00      	cmp	r3, #0
 800290c:	d00b      	beq.n	8002926 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800290e:	4b4d      	ldr	r3, [pc, #308]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	f003 030c 	and.w	r3, r3, #12
 8002916:	2b08      	cmp	r3, #8
 8002918:	d11c      	bne.n	8002954 <HAL_RCC_OscConfig+0x190>
 800291a:	4b4a      	ldr	r3, [pc, #296]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002922:	2b00      	cmp	r3, #0
 8002924:	d116      	bne.n	8002954 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002926:	4b47      	ldr	r3, [pc, #284]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0302 	and.w	r3, r3, #2
 800292e:	2b00      	cmp	r3, #0
 8002930:	d005      	beq.n	800293e <HAL_RCC_OscConfig+0x17a>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	68db      	ldr	r3, [r3, #12]
 8002936:	2b01      	cmp	r3, #1
 8002938:	d001      	beq.n	800293e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e1df      	b.n	8002cfe <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800293e:	4b41      	ldr	r3, [pc, #260]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	691b      	ldr	r3, [r3, #16]
 800294a:	00db      	lsls	r3, r3, #3
 800294c:	493d      	ldr	r1, [pc, #244]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 800294e:	4313      	orrs	r3, r2
 8002950:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002952:	e040      	b.n	80029d6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	68db      	ldr	r3, [r3, #12]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d023      	beq.n	80029a4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800295c:	4b39      	ldr	r3, [pc, #228]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a38      	ldr	r2, [pc, #224]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 8002962:	f043 0301 	orr.w	r3, r3, #1
 8002966:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002968:	f7ff f8b0 	bl	8001acc <HAL_GetTick>
 800296c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800296e:	e008      	b.n	8002982 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002970:	f7ff f8ac 	bl	8001acc <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	2b02      	cmp	r3, #2
 800297c:	d901      	bls.n	8002982 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800297e:	2303      	movs	r3, #3
 8002980:	e1bd      	b.n	8002cfe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002982:	4b30      	ldr	r3, [pc, #192]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0302 	and.w	r3, r3, #2
 800298a:	2b00      	cmp	r3, #0
 800298c:	d0f0      	beq.n	8002970 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800298e:	4b2d      	ldr	r3, [pc, #180]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	691b      	ldr	r3, [r3, #16]
 800299a:	00db      	lsls	r3, r3, #3
 800299c:	4929      	ldr	r1, [pc, #164]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 800299e:	4313      	orrs	r3, r2
 80029a0:	600b      	str	r3, [r1, #0]
 80029a2:	e018      	b.n	80029d6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029a4:	4b27      	ldr	r3, [pc, #156]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a26      	ldr	r2, [pc, #152]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 80029aa:	f023 0301 	bic.w	r3, r3, #1
 80029ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029b0:	f7ff f88c 	bl	8001acc <HAL_GetTick>
 80029b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029b6:	e008      	b.n	80029ca <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029b8:	f7ff f888 	bl	8001acc <HAL_GetTick>
 80029bc:	4602      	mov	r2, r0
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	2b02      	cmp	r3, #2
 80029c4:	d901      	bls.n	80029ca <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80029c6:	2303      	movs	r3, #3
 80029c8:	e199      	b.n	8002cfe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029ca:	4b1e      	ldr	r3, [pc, #120]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 0302 	and.w	r3, r3, #2
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d1f0      	bne.n	80029b8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 0308 	and.w	r3, r3, #8
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d038      	beq.n	8002a54 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	695b      	ldr	r3, [r3, #20]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d019      	beq.n	8002a1e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029ea:	4b16      	ldr	r3, [pc, #88]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 80029ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029ee:	4a15      	ldr	r2, [pc, #84]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 80029f0:	f043 0301 	orr.w	r3, r3, #1
 80029f4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029f6:	f7ff f869 	bl	8001acc <HAL_GetTick>
 80029fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029fc:	e008      	b.n	8002a10 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029fe:	f7ff f865 	bl	8001acc <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	2b02      	cmp	r3, #2
 8002a0a:	d901      	bls.n	8002a10 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	e176      	b.n	8002cfe <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a10:	4b0c      	ldr	r3, [pc, #48]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 8002a12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a14:	f003 0302 	and.w	r3, r3, #2
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d0f0      	beq.n	80029fe <HAL_RCC_OscConfig+0x23a>
 8002a1c:	e01a      	b.n	8002a54 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a1e:	4b09      	ldr	r3, [pc, #36]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 8002a20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a22:	4a08      	ldr	r2, [pc, #32]	@ (8002a44 <HAL_RCC_OscConfig+0x280>)
 8002a24:	f023 0301 	bic.w	r3, r3, #1
 8002a28:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a2a:	f7ff f84f 	bl	8001acc <HAL_GetTick>
 8002a2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a30:	e00a      	b.n	8002a48 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a32:	f7ff f84b 	bl	8001acc <HAL_GetTick>
 8002a36:	4602      	mov	r2, r0
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	d903      	bls.n	8002a48 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002a40:	2303      	movs	r3, #3
 8002a42:	e15c      	b.n	8002cfe <HAL_RCC_OscConfig+0x53a>
 8002a44:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a48:	4b91      	ldr	r3, [pc, #580]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002a4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a4c:	f003 0302 	and.w	r3, r3, #2
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d1ee      	bne.n	8002a32 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0304 	and.w	r3, r3, #4
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	f000 80a4 	beq.w	8002baa <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a62:	4b8b      	ldr	r3, [pc, #556]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d10d      	bne.n	8002a8a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a6e:	4b88      	ldr	r3, [pc, #544]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a72:	4a87      	ldr	r2, [pc, #540]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002a74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a78:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a7a:	4b85      	ldr	r3, [pc, #532]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a82:	60bb      	str	r3, [r7, #8]
 8002a84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a86:	2301      	movs	r3, #1
 8002a88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a8a:	4b82      	ldr	r3, [pc, #520]	@ (8002c94 <HAL_RCC_OscConfig+0x4d0>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d118      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002a96:	4b7f      	ldr	r3, [pc, #508]	@ (8002c94 <HAL_RCC_OscConfig+0x4d0>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a7e      	ldr	r2, [pc, #504]	@ (8002c94 <HAL_RCC_OscConfig+0x4d0>)
 8002a9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002aa0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002aa2:	f7ff f813 	bl	8001acc <HAL_GetTick>
 8002aa6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002aa8:	e008      	b.n	8002abc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002aaa:	f7ff f80f 	bl	8001acc <HAL_GetTick>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	1ad3      	subs	r3, r2, r3
 8002ab4:	2b64      	cmp	r3, #100	@ 0x64
 8002ab6:	d901      	bls.n	8002abc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002ab8:	2303      	movs	r3, #3
 8002aba:	e120      	b.n	8002cfe <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002abc:	4b75      	ldr	r3, [pc, #468]	@ (8002c94 <HAL_RCC_OscConfig+0x4d0>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d0f0      	beq.n	8002aaa <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d106      	bne.n	8002ade <HAL_RCC_OscConfig+0x31a>
 8002ad0:	4b6f      	ldr	r3, [pc, #444]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002ad2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ad4:	4a6e      	ldr	r2, [pc, #440]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002ad6:	f043 0301 	orr.w	r3, r3, #1
 8002ada:	6713      	str	r3, [r2, #112]	@ 0x70
 8002adc:	e02d      	b.n	8002b3a <HAL_RCC_OscConfig+0x376>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d10c      	bne.n	8002b00 <HAL_RCC_OscConfig+0x33c>
 8002ae6:	4b6a      	ldr	r3, [pc, #424]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002ae8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aea:	4a69      	ldr	r2, [pc, #420]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002aec:	f023 0301 	bic.w	r3, r3, #1
 8002af0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002af2:	4b67      	ldr	r3, [pc, #412]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002af4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002af6:	4a66      	ldr	r2, [pc, #408]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002af8:	f023 0304 	bic.w	r3, r3, #4
 8002afc:	6713      	str	r3, [r2, #112]	@ 0x70
 8002afe:	e01c      	b.n	8002b3a <HAL_RCC_OscConfig+0x376>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	2b05      	cmp	r3, #5
 8002b06:	d10c      	bne.n	8002b22 <HAL_RCC_OscConfig+0x35e>
 8002b08:	4b61      	ldr	r3, [pc, #388]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002b0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b0c:	4a60      	ldr	r2, [pc, #384]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002b0e:	f043 0304 	orr.w	r3, r3, #4
 8002b12:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b14:	4b5e      	ldr	r3, [pc, #376]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002b16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b18:	4a5d      	ldr	r2, [pc, #372]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002b1a:	f043 0301 	orr.w	r3, r3, #1
 8002b1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b20:	e00b      	b.n	8002b3a <HAL_RCC_OscConfig+0x376>
 8002b22:	4b5b      	ldr	r3, [pc, #364]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002b24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b26:	4a5a      	ldr	r2, [pc, #360]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002b28:	f023 0301 	bic.w	r3, r3, #1
 8002b2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b2e:	4b58      	ldr	r3, [pc, #352]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002b30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b32:	4a57      	ldr	r2, [pc, #348]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002b34:	f023 0304 	bic.w	r3, r3, #4
 8002b38:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d015      	beq.n	8002b6e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b42:	f7fe ffc3 	bl	8001acc <HAL_GetTick>
 8002b46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b48:	e00a      	b.n	8002b60 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b4a:	f7fe ffbf 	bl	8001acc <HAL_GetTick>
 8002b4e:	4602      	mov	r2, r0
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	1ad3      	subs	r3, r2, r3
 8002b54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d901      	bls.n	8002b60 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002b5c:	2303      	movs	r3, #3
 8002b5e:	e0ce      	b.n	8002cfe <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b60:	4b4b      	ldr	r3, [pc, #300]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002b62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b64:	f003 0302 	and.w	r3, r3, #2
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d0ee      	beq.n	8002b4a <HAL_RCC_OscConfig+0x386>
 8002b6c:	e014      	b.n	8002b98 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b6e:	f7fe ffad 	bl	8001acc <HAL_GetTick>
 8002b72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b74:	e00a      	b.n	8002b8c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b76:	f7fe ffa9 	bl	8001acc <HAL_GetTick>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	1ad3      	subs	r3, r2, r3
 8002b80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d901      	bls.n	8002b8c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002b88:	2303      	movs	r3, #3
 8002b8a:	e0b8      	b.n	8002cfe <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b8c:	4b40      	ldr	r3, [pc, #256]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002b8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b90:	f003 0302 	and.w	r3, r3, #2
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d1ee      	bne.n	8002b76 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b98:	7dfb      	ldrb	r3, [r7, #23]
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d105      	bne.n	8002baa <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b9e:	4b3c      	ldr	r3, [pc, #240]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba2:	4a3b      	ldr	r2, [pc, #236]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002ba4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ba8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	699b      	ldr	r3, [r3, #24]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	f000 80a4 	beq.w	8002cfc <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002bb4:	4b36      	ldr	r3, [pc, #216]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	f003 030c 	and.w	r3, r3, #12
 8002bbc:	2b08      	cmp	r3, #8
 8002bbe:	d06b      	beq.n	8002c98 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	699b      	ldr	r3, [r3, #24]
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	d149      	bne.n	8002c5c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bc8:	4b31      	ldr	r3, [pc, #196]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a30      	ldr	r2, [pc, #192]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002bce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002bd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd4:	f7fe ff7a 	bl	8001acc <HAL_GetTick>
 8002bd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bda:	e008      	b.n	8002bee <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bdc:	f7fe ff76 	bl	8001acc <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	2b02      	cmp	r3, #2
 8002be8:	d901      	bls.n	8002bee <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002bea:	2303      	movs	r3, #3
 8002bec:	e087      	b.n	8002cfe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bee:	4b28      	ldr	r3, [pc, #160]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d1f0      	bne.n	8002bdc <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	69da      	ldr	r2, [r3, #28]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6a1b      	ldr	r3, [r3, #32]
 8002c02:	431a      	orrs	r2, r3
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c08:	019b      	lsls	r3, r3, #6
 8002c0a:	431a      	orrs	r2, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c10:	085b      	lsrs	r3, r3, #1
 8002c12:	3b01      	subs	r3, #1
 8002c14:	041b      	lsls	r3, r3, #16
 8002c16:	431a      	orrs	r2, r3
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c1c:	061b      	lsls	r3, r3, #24
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	4a1b      	ldr	r2, [pc, #108]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002c22:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002c26:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c28:	4b19      	ldr	r3, [pc, #100]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a18      	ldr	r2, [pc, #96]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002c2e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c34:	f7fe ff4a 	bl	8001acc <HAL_GetTick>
 8002c38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c3a:	e008      	b.n	8002c4e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c3c:	f7fe ff46 	bl	8001acc <HAL_GetTick>
 8002c40:	4602      	mov	r2, r0
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	d901      	bls.n	8002c4e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	e057      	b.n	8002cfe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c4e:	4b10      	ldr	r3, [pc, #64]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d0f0      	beq.n	8002c3c <HAL_RCC_OscConfig+0x478>
 8002c5a:	e04f      	b.n	8002cfc <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c5c:	4b0c      	ldr	r3, [pc, #48]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a0b      	ldr	r2, [pc, #44]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002c62:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c68:	f7fe ff30 	bl	8001acc <HAL_GetTick>
 8002c6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c6e:	e008      	b.n	8002c82 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c70:	f7fe ff2c 	bl	8001acc <HAL_GetTick>
 8002c74:	4602      	mov	r2, r0
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	2b02      	cmp	r3, #2
 8002c7c:	d901      	bls.n	8002c82 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002c7e:	2303      	movs	r3, #3
 8002c80:	e03d      	b.n	8002cfe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c82:	4b03      	ldr	r3, [pc, #12]	@ (8002c90 <HAL_RCC_OscConfig+0x4cc>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d1f0      	bne.n	8002c70 <HAL_RCC_OscConfig+0x4ac>
 8002c8e:	e035      	b.n	8002cfc <HAL_RCC_OscConfig+0x538>
 8002c90:	40023800 	.word	0x40023800
 8002c94:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002c98:	4b1b      	ldr	r3, [pc, #108]	@ (8002d08 <HAL_RCC_OscConfig+0x544>)
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	699b      	ldr	r3, [r3, #24]
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d028      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d121      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d11a      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002cc2:	68fa      	ldr	r2, [r7, #12]
 8002cc4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002cc8:	4013      	ands	r3, r2
 8002cca:	687a      	ldr	r2, [r7, #4]
 8002ccc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002cce:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d111      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cde:	085b      	lsrs	r3, r3, #1
 8002ce0:	3b01      	subs	r3, #1
 8002ce2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d107      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cf2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d001      	beq.n	8002cfc <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e000      	b.n	8002cfe <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002cfc:	2300      	movs	r3, #0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3718      	adds	r7, #24
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	40023800 	.word	0x40023800

08002d0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b084      	sub	sp, #16
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
 8002d14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002d16:	2300      	movs	r3, #0
 8002d18:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d101      	bne.n	8002d24 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e0d0      	b.n	8002ec6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d24:	4b6a      	ldr	r3, [pc, #424]	@ (8002ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 030f 	and.w	r3, r3, #15
 8002d2c:	683a      	ldr	r2, [r7, #0]
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d910      	bls.n	8002d54 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d32:	4b67      	ldr	r3, [pc, #412]	@ (8002ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f023 020f 	bic.w	r2, r3, #15
 8002d3a:	4965      	ldr	r1, [pc, #404]	@ (8002ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d42:	4b63      	ldr	r3, [pc, #396]	@ (8002ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 030f 	and.w	r3, r3, #15
 8002d4a:	683a      	ldr	r2, [r7, #0]
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d001      	beq.n	8002d54 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	e0b8      	b.n	8002ec6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 0302 	and.w	r3, r3, #2
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d020      	beq.n	8002da2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0304 	and.w	r3, r3, #4
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d005      	beq.n	8002d78 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d6c:	4b59      	ldr	r3, [pc, #356]	@ (8002ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	4a58      	ldr	r2, [pc, #352]	@ (8002ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8002d72:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002d76:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0308 	and.w	r3, r3, #8
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d005      	beq.n	8002d90 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d84:	4b53      	ldr	r3, [pc, #332]	@ (8002ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	4a52      	ldr	r2, [pc, #328]	@ (8002ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8002d8a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002d8e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d90:	4b50      	ldr	r3, [pc, #320]	@ (8002ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	494d      	ldr	r1, [pc, #308]	@ (8002ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 0301 	and.w	r3, r3, #1
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d040      	beq.n	8002e30 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d107      	bne.n	8002dc6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002db6:	4b47      	ldr	r3, [pc, #284]	@ (8002ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d115      	bne.n	8002dee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e07f      	b.n	8002ec6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d107      	bne.n	8002dde <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dce:	4b41      	ldr	r3, [pc, #260]	@ (8002ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d109      	bne.n	8002dee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e073      	b.n	8002ec6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dde:	4b3d      	ldr	r3, [pc, #244]	@ (8002ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0302 	and.w	r3, r3, #2
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d101      	bne.n	8002dee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e06b      	b.n	8002ec6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dee:	4b39      	ldr	r3, [pc, #228]	@ (8002ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	f023 0203 	bic.w	r2, r3, #3
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	4936      	ldr	r1, [pc, #216]	@ (8002ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e00:	f7fe fe64 	bl	8001acc <HAL_GetTick>
 8002e04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e06:	e00a      	b.n	8002e1e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e08:	f7fe fe60 	bl	8001acc <HAL_GetTick>
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d901      	bls.n	8002e1e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	e053      	b.n	8002ec6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e1e:	4b2d      	ldr	r3, [pc, #180]	@ (8002ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	f003 020c 	and.w	r2, r3, #12
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d1eb      	bne.n	8002e08 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e30:	4b27      	ldr	r3, [pc, #156]	@ (8002ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 030f 	and.w	r3, r3, #15
 8002e38:	683a      	ldr	r2, [r7, #0]
 8002e3a:	429a      	cmp	r2, r3
 8002e3c:	d210      	bcs.n	8002e60 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e3e:	4b24      	ldr	r3, [pc, #144]	@ (8002ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f023 020f 	bic.w	r2, r3, #15
 8002e46:	4922      	ldr	r1, [pc, #136]	@ (8002ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e4e:	4b20      	ldr	r3, [pc, #128]	@ (8002ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 030f 	and.w	r3, r3, #15
 8002e56:	683a      	ldr	r2, [r7, #0]
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d001      	beq.n	8002e60 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e032      	b.n	8002ec6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 0304 	and.w	r3, r3, #4
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d008      	beq.n	8002e7e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e6c:	4b19      	ldr	r3, [pc, #100]	@ (8002ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	4916      	ldr	r1, [pc, #88]	@ (8002ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 0308 	and.w	r3, r3, #8
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d009      	beq.n	8002e9e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e8a:	4b12      	ldr	r3, [pc, #72]	@ (8002ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	691b      	ldr	r3, [r3, #16]
 8002e96:	00db      	lsls	r3, r3, #3
 8002e98:	490e      	ldr	r1, [pc, #56]	@ (8002ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e9e:	f000 f821 	bl	8002ee4 <HAL_RCC_GetSysClockFreq>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	4b0b      	ldr	r3, [pc, #44]	@ (8002ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	091b      	lsrs	r3, r3, #4
 8002eaa:	f003 030f 	and.w	r3, r3, #15
 8002eae:	490a      	ldr	r1, [pc, #40]	@ (8002ed8 <HAL_RCC_ClockConfig+0x1cc>)
 8002eb0:	5ccb      	ldrb	r3, [r1, r3]
 8002eb2:	fa22 f303 	lsr.w	r3, r2, r3
 8002eb6:	4a09      	ldr	r2, [pc, #36]	@ (8002edc <HAL_RCC_ClockConfig+0x1d0>)
 8002eb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002eba:	4b09      	ldr	r3, [pc, #36]	@ (8002ee0 <HAL_RCC_ClockConfig+0x1d4>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f7fe fc46 	bl	8001750 <HAL_InitTick>

  return HAL_OK;
 8002ec4:	2300      	movs	r3, #0
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3710      	adds	r7, #16
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	40023c00 	.word	0x40023c00
 8002ed4:	40023800 	.word	0x40023800
 8002ed8:	0800e0c8 	.word	0x0800e0c8
 8002edc:	20000000 	.word	0x20000000
 8002ee0:	20000004 	.word	0x20000004

08002ee4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ee4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ee8:	b090      	sub	sp, #64	@ 0x40
 8002eea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002eec:	2300      	movs	r3, #0
 8002eee:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002efc:	4b59      	ldr	r3, [pc, #356]	@ (8003064 <HAL_RCC_GetSysClockFreq+0x180>)
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	f003 030c 	and.w	r3, r3, #12
 8002f04:	2b08      	cmp	r3, #8
 8002f06:	d00d      	beq.n	8002f24 <HAL_RCC_GetSysClockFreq+0x40>
 8002f08:	2b08      	cmp	r3, #8
 8002f0a:	f200 80a1 	bhi.w	8003050 <HAL_RCC_GetSysClockFreq+0x16c>
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d002      	beq.n	8002f18 <HAL_RCC_GetSysClockFreq+0x34>
 8002f12:	2b04      	cmp	r3, #4
 8002f14:	d003      	beq.n	8002f1e <HAL_RCC_GetSysClockFreq+0x3a>
 8002f16:	e09b      	b.n	8003050 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f18:	4b53      	ldr	r3, [pc, #332]	@ (8003068 <HAL_RCC_GetSysClockFreq+0x184>)
 8002f1a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002f1c:	e09b      	b.n	8003056 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002f1e:	4b53      	ldr	r3, [pc, #332]	@ (800306c <HAL_RCC_GetSysClockFreq+0x188>)
 8002f20:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002f22:	e098      	b.n	8003056 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f24:	4b4f      	ldr	r3, [pc, #316]	@ (8003064 <HAL_RCC_GetSysClockFreq+0x180>)
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002f2c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002f2e:	4b4d      	ldr	r3, [pc, #308]	@ (8003064 <HAL_RCC_GetSysClockFreq+0x180>)
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d028      	beq.n	8002f8c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f3a:	4b4a      	ldr	r3, [pc, #296]	@ (8003064 <HAL_RCC_GetSysClockFreq+0x180>)
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	099b      	lsrs	r3, r3, #6
 8002f40:	2200      	movs	r2, #0
 8002f42:	623b      	str	r3, [r7, #32]
 8002f44:	627a      	str	r2, [r7, #36]	@ 0x24
 8002f46:	6a3b      	ldr	r3, [r7, #32]
 8002f48:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002f4c:	2100      	movs	r1, #0
 8002f4e:	4b47      	ldr	r3, [pc, #284]	@ (800306c <HAL_RCC_GetSysClockFreq+0x188>)
 8002f50:	fb03 f201 	mul.w	r2, r3, r1
 8002f54:	2300      	movs	r3, #0
 8002f56:	fb00 f303 	mul.w	r3, r0, r3
 8002f5a:	4413      	add	r3, r2
 8002f5c:	4a43      	ldr	r2, [pc, #268]	@ (800306c <HAL_RCC_GetSysClockFreq+0x188>)
 8002f5e:	fba0 1202 	umull	r1, r2, r0, r2
 8002f62:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f64:	460a      	mov	r2, r1
 8002f66:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002f68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f6a:	4413      	add	r3, r2
 8002f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f70:	2200      	movs	r2, #0
 8002f72:	61bb      	str	r3, [r7, #24]
 8002f74:	61fa      	str	r2, [r7, #28]
 8002f76:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f7a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002f7e:	f7fd fcb5 	bl	80008ec <__aeabi_uldivmod>
 8002f82:	4602      	mov	r2, r0
 8002f84:	460b      	mov	r3, r1
 8002f86:	4613      	mov	r3, r2
 8002f88:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f8a:	e053      	b.n	8003034 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f8c:	4b35      	ldr	r3, [pc, #212]	@ (8003064 <HAL_RCC_GetSysClockFreq+0x180>)
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	099b      	lsrs	r3, r3, #6
 8002f92:	2200      	movs	r2, #0
 8002f94:	613b      	str	r3, [r7, #16]
 8002f96:	617a      	str	r2, [r7, #20]
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002f9e:	f04f 0b00 	mov.w	fp, #0
 8002fa2:	4652      	mov	r2, sl
 8002fa4:	465b      	mov	r3, fp
 8002fa6:	f04f 0000 	mov.w	r0, #0
 8002faa:	f04f 0100 	mov.w	r1, #0
 8002fae:	0159      	lsls	r1, r3, #5
 8002fb0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002fb4:	0150      	lsls	r0, r2, #5
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	460b      	mov	r3, r1
 8002fba:	ebb2 080a 	subs.w	r8, r2, sl
 8002fbe:	eb63 090b 	sbc.w	r9, r3, fp
 8002fc2:	f04f 0200 	mov.w	r2, #0
 8002fc6:	f04f 0300 	mov.w	r3, #0
 8002fca:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002fce:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002fd2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002fd6:	ebb2 0408 	subs.w	r4, r2, r8
 8002fda:	eb63 0509 	sbc.w	r5, r3, r9
 8002fde:	f04f 0200 	mov.w	r2, #0
 8002fe2:	f04f 0300 	mov.w	r3, #0
 8002fe6:	00eb      	lsls	r3, r5, #3
 8002fe8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002fec:	00e2      	lsls	r2, r4, #3
 8002fee:	4614      	mov	r4, r2
 8002ff0:	461d      	mov	r5, r3
 8002ff2:	eb14 030a 	adds.w	r3, r4, sl
 8002ff6:	603b      	str	r3, [r7, #0]
 8002ff8:	eb45 030b 	adc.w	r3, r5, fp
 8002ffc:	607b      	str	r3, [r7, #4]
 8002ffe:	f04f 0200 	mov.w	r2, #0
 8003002:	f04f 0300 	mov.w	r3, #0
 8003006:	e9d7 4500 	ldrd	r4, r5, [r7]
 800300a:	4629      	mov	r1, r5
 800300c:	028b      	lsls	r3, r1, #10
 800300e:	4621      	mov	r1, r4
 8003010:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003014:	4621      	mov	r1, r4
 8003016:	028a      	lsls	r2, r1, #10
 8003018:	4610      	mov	r0, r2
 800301a:	4619      	mov	r1, r3
 800301c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800301e:	2200      	movs	r2, #0
 8003020:	60bb      	str	r3, [r7, #8]
 8003022:	60fa      	str	r2, [r7, #12]
 8003024:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003028:	f7fd fc60 	bl	80008ec <__aeabi_uldivmod>
 800302c:	4602      	mov	r2, r0
 800302e:	460b      	mov	r3, r1
 8003030:	4613      	mov	r3, r2
 8003032:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003034:	4b0b      	ldr	r3, [pc, #44]	@ (8003064 <HAL_RCC_GetSysClockFreq+0x180>)
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	0c1b      	lsrs	r3, r3, #16
 800303a:	f003 0303 	and.w	r3, r3, #3
 800303e:	3301      	adds	r3, #1
 8003040:	005b      	lsls	r3, r3, #1
 8003042:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003044:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003048:	fbb2 f3f3 	udiv	r3, r2, r3
 800304c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800304e:	e002      	b.n	8003056 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003050:	4b05      	ldr	r3, [pc, #20]	@ (8003068 <HAL_RCC_GetSysClockFreq+0x184>)
 8003052:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003054:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003058:	4618      	mov	r0, r3
 800305a:	3740      	adds	r7, #64	@ 0x40
 800305c:	46bd      	mov	sp, r7
 800305e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003062:	bf00      	nop
 8003064:	40023800 	.word	0x40023800
 8003068:	00f42400 	.word	0x00f42400
 800306c:	017d7840 	.word	0x017d7840

08003070 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003070:	b480      	push	{r7}
 8003072:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003074:	4b03      	ldr	r3, [pc, #12]	@ (8003084 <HAL_RCC_GetHCLKFreq+0x14>)
 8003076:	681b      	ldr	r3, [r3, #0]
}
 8003078:	4618      	mov	r0, r3
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr
 8003082:	bf00      	nop
 8003084:	20000000 	.word	0x20000000

08003088 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800308c:	f7ff fff0 	bl	8003070 <HAL_RCC_GetHCLKFreq>
 8003090:	4602      	mov	r2, r0
 8003092:	4b05      	ldr	r3, [pc, #20]	@ (80030a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	0a9b      	lsrs	r3, r3, #10
 8003098:	f003 0307 	and.w	r3, r3, #7
 800309c:	4903      	ldr	r1, [pc, #12]	@ (80030ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800309e:	5ccb      	ldrb	r3, [r1, r3]
 80030a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	40023800 	.word	0x40023800
 80030ac:	0800e0d8 	.word	0x0800e0d8

080030b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80030b4:	f7ff ffdc 	bl	8003070 <HAL_RCC_GetHCLKFreq>
 80030b8:	4602      	mov	r2, r0
 80030ba:	4b05      	ldr	r3, [pc, #20]	@ (80030d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	0b5b      	lsrs	r3, r3, #13
 80030c0:	f003 0307 	and.w	r3, r3, #7
 80030c4:	4903      	ldr	r1, [pc, #12]	@ (80030d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80030c6:	5ccb      	ldrb	r3, [r1, r3]
 80030c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	bd80      	pop	{r7, pc}
 80030d0:	40023800 	.word	0x40023800
 80030d4:	0800e0d8 	.word	0x0800e0d8

080030d8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	220f      	movs	r2, #15
 80030e6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80030e8:	4b12      	ldr	r3, [pc, #72]	@ (8003134 <HAL_RCC_GetClockConfig+0x5c>)
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	f003 0203 	and.w	r2, r3, #3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80030f4:	4b0f      	ldr	r3, [pc, #60]	@ (8003134 <HAL_RCC_GetClockConfig+0x5c>)
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003100:	4b0c      	ldr	r3, [pc, #48]	@ (8003134 <HAL_RCC_GetClockConfig+0x5c>)
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800310c:	4b09      	ldr	r3, [pc, #36]	@ (8003134 <HAL_RCC_GetClockConfig+0x5c>)
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	08db      	lsrs	r3, r3, #3
 8003112:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800311a:	4b07      	ldr	r3, [pc, #28]	@ (8003138 <HAL_RCC_GetClockConfig+0x60>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 020f 	and.w	r2, r3, #15
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	601a      	str	r2, [r3, #0]
}
 8003126:	bf00      	nop
 8003128:	370c      	adds	r7, #12
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr
 8003132:	bf00      	nop
 8003134:	40023800 	.word	0x40023800
 8003138:	40023c00 	.word	0x40023c00

0800313c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b088      	sub	sp, #32
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003144:	2300      	movs	r3, #0
 8003146:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003148:	2300      	movs	r3, #0
 800314a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800314c:	2300      	movs	r3, #0
 800314e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003150:	2300      	movs	r3, #0
 8003152:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003154:	2300      	movs	r3, #0
 8003156:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0301 	and.w	r3, r3, #1
 8003160:	2b00      	cmp	r3, #0
 8003162:	d012      	beq.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003164:	4b69      	ldr	r3, [pc, #420]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	4a68      	ldr	r2, [pc, #416]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800316a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800316e:	6093      	str	r3, [r2, #8]
 8003170:	4b66      	ldr	r3, [pc, #408]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003172:	689a      	ldr	r2, [r3, #8]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003178:	4964      	ldr	r1, [pc, #400]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800317a:	4313      	orrs	r3, r2
 800317c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003182:	2b00      	cmp	r3, #0
 8003184:	d101      	bne.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003186:	2301      	movs	r3, #1
 8003188:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003192:	2b00      	cmp	r3, #0
 8003194:	d017      	beq.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003196:	4b5d      	ldr	r3, [pc, #372]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003198:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800319c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031a4:	4959      	ldr	r1, [pc, #356]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031a6:	4313      	orrs	r3, r2
 80031a8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031b0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80031b4:	d101      	bne.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80031b6:	2301      	movs	r3, #1
 80031b8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d101      	bne.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80031c2:	2301      	movs	r3, #1
 80031c4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d017      	beq.n	8003202 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80031d2:	4b4e      	ldr	r3, [pc, #312]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80031d8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e0:	494a      	ldr	r1, [pc, #296]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031e2:	4313      	orrs	r3, r2
 80031e4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80031f0:	d101      	bne.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80031f2:	2301      	movs	r3, #1
 80031f4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d101      	bne.n	8003202 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80031fe:	2301      	movs	r3, #1
 8003200:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d001      	beq.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800320e:	2301      	movs	r3, #1
 8003210:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0320 	and.w	r3, r3, #32
 800321a:	2b00      	cmp	r3, #0
 800321c:	f000 808b 	beq.w	8003336 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003220:	4b3a      	ldr	r3, [pc, #232]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003224:	4a39      	ldr	r2, [pc, #228]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003226:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800322a:	6413      	str	r3, [r2, #64]	@ 0x40
 800322c:	4b37      	ldr	r3, [pc, #220]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800322e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003230:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003234:	60bb      	str	r3, [r7, #8]
 8003236:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003238:	4b35      	ldr	r3, [pc, #212]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a34      	ldr	r2, [pc, #208]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800323e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003242:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003244:	f7fe fc42 	bl	8001acc <HAL_GetTick>
 8003248:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800324a:	e008      	b.n	800325e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800324c:	f7fe fc3e 	bl	8001acc <HAL_GetTick>
 8003250:	4602      	mov	r2, r0
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	1ad3      	subs	r3, r2, r3
 8003256:	2b64      	cmp	r3, #100	@ 0x64
 8003258:	d901      	bls.n	800325e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800325a:	2303      	movs	r3, #3
 800325c:	e357      	b.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800325e:	4b2c      	ldr	r3, [pc, #176]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003266:	2b00      	cmp	r3, #0
 8003268:	d0f0      	beq.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800326a:	4b28      	ldr	r3, [pc, #160]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800326c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800326e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003272:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d035      	beq.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800327e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003282:	693a      	ldr	r2, [r7, #16]
 8003284:	429a      	cmp	r2, r3
 8003286:	d02e      	beq.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003288:	4b20      	ldr	r3, [pc, #128]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800328a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800328c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003290:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003292:	4b1e      	ldr	r3, [pc, #120]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003294:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003296:	4a1d      	ldr	r2, [pc, #116]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003298:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800329c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800329e:	4b1b      	ldr	r3, [pc, #108]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032a2:	4a1a      	ldr	r2, [pc, #104]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032a8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80032aa:	4a18      	ldr	r2, [pc, #96]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80032b0:	4b16      	ldr	r3, [pc, #88]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032b4:	f003 0301 	and.w	r3, r3, #1
 80032b8:	2b01      	cmp	r3, #1
 80032ba:	d114      	bne.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032bc:	f7fe fc06 	bl	8001acc <HAL_GetTick>
 80032c0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032c2:	e00a      	b.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032c4:	f7fe fc02 	bl	8001acc <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d901      	bls.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80032d6:	2303      	movs	r3, #3
 80032d8:	e319      	b.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032da:	4b0c      	ldr	r3, [pc, #48]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032de:	f003 0302 	and.w	r3, r3, #2
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d0ee      	beq.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80032f2:	d111      	bne.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80032f4:	4b05      	ldr	r3, [pc, #20]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003300:	4b04      	ldr	r3, [pc, #16]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003302:	400b      	ands	r3, r1
 8003304:	4901      	ldr	r1, [pc, #4]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003306:	4313      	orrs	r3, r2
 8003308:	608b      	str	r3, [r1, #8]
 800330a:	e00b      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800330c:	40023800 	.word	0x40023800
 8003310:	40007000 	.word	0x40007000
 8003314:	0ffffcff 	.word	0x0ffffcff
 8003318:	4baa      	ldr	r3, [pc, #680]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	4aa9      	ldr	r2, [pc, #676]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800331e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003322:	6093      	str	r3, [r2, #8]
 8003324:	4ba7      	ldr	r3, [pc, #668]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003326:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800332c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003330:	49a4      	ldr	r1, [pc, #656]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003332:	4313      	orrs	r3, r2
 8003334:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 0310 	and.w	r3, r3, #16
 800333e:	2b00      	cmp	r3, #0
 8003340:	d010      	beq.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003342:	4ba0      	ldr	r3, [pc, #640]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003344:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003348:	4a9e      	ldr	r2, [pc, #632]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800334a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800334e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003352:	4b9c      	ldr	r3, [pc, #624]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003354:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800335c:	4999      	ldr	r1, [pc, #612]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800335e:	4313      	orrs	r3, r2
 8003360:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800336c:	2b00      	cmp	r3, #0
 800336e:	d00a      	beq.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003370:	4b94      	ldr	r3, [pc, #592]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003372:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003376:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800337e:	4991      	ldr	r1, [pc, #580]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003380:	4313      	orrs	r3, r2
 8003382:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d00a      	beq.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003392:	4b8c      	ldr	r3, [pc, #560]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003394:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003398:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80033a0:	4988      	ldr	r1, [pc, #544]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033a2:	4313      	orrs	r3, r2
 80033a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d00a      	beq.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80033b4:	4b83      	ldr	r3, [pc, #524]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033ba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033c2:	4980      	ldr	r1, [pc, #512]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033c4:	4313      	orrs	r3, r2
 80033c6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d00a      	beq.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80033d6:	4b7b      	ldr	r3, [pc, #492]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033dc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033e4:	4977      	ldr	r1, [pc, #476]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033e6:	4313      	orrs	r3, r2
 80033e8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d00a      	beq.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80033f8:	4b72      	ldr	r3, [pc, #456]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033fe:	f023 0203 	bic.w	r2, r3, #3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003406:	496f      	ldr	r1, [pc, #444]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003408:	4313      	orrs	r3, r2
 800340a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003416:	2b00      	cmp	r3, #0
 8003418:	d00a      	beq.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800341a:	4b6a      	ldr	r3, [pc, #424]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800341c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003420:	f023 020c 	bic.w	r2, r3, #12
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003428:	4966      	ldr	r1, [pc, #408]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800342a:	4313      	orrs	r3, r2
 800342c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003438:	2b00      	cmp	r3, #0
 800343a:	d00a      	beq.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800343c:	4b61      	ldr	r3, [pc, #388]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800343e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003442:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800344a:	495e      	ldr	r1, [pc, #376]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800344c:	4313      	orrs	r3, r2
 800344e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800345a:	2b00      	cmp	r3, #0
 800345c:	d00a      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800345e:	4b59      	ldr	r3, [pc, #356]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003460:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003464:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800346c:	4955      	ldr	r1, [pc, #340]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800346e:	4313      	orrs	r3, r2
 8003470:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800347c:	2b00      	cmp	r3, #0
 800347e:	d00a      	beq.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003480:	4b50      	ldr	r3, [pc, #320]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003482:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003486:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800348e:	494d      	ldr	r1, [pc, #308]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003490:	4313      	orrs	r3, r2
 8003492:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d00a      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80034a2:	4b48      	ldr	r3, [pc, #288]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80034a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034a8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034b0:	4944      	ldr	r1, [pc, #272]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80034b2:	4313      	orrs	r3, r2
 80034b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d00a      	beq.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80034c4:	4b3f      	ldr	r3, [pc, #252]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80034c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034ca:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034d2:	493c      	ldr	r1, [pc, #240]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d00a      	beq.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80034e6:	4b37      	ldr	r3, [pc, #220]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80034e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034ec:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034f4:	4933      	ldr	r1, [pc, #204]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80034f6:	4313      	orrs	r3, r2
 80034f8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003504:	2b00      	cmp	r3, #0
 8003506:	d00a      	beq.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003508:	4b2e      	ldr	r3, [pc, #184]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800350a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800350e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003516:	492b      	ldr	r1, [pc, #172]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003518:	4313      	orrs	r3, r2
 800351a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d011      	beq.n	800354e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800352a:	4b26      	ldr	r3, [pc, #152]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800352c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003530:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003538:	4922      	ldr	r1, [pc, #136]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800353a:	4313      	orrs	r3, r2
 800353c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003544:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003548:	d101      	bne.n	800354e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800354a:	2301      	movs	r3, #1
 800354c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0308 	and.w	r3, r3, #8
 8003556:	2b00      	cmp	r3, #0
 8003558:	d001      	beq.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800355a:	2301      	movs	r3, #1
 800355c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003566:	2b00      	cmp	r3, #0
 8003568:	d00a      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800356a:	4b16      	ldr	r3, [pc, #88]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800356c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003570:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003578:	4912      	ldr	r1, [pc, #72]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800357a:	4313      	orrs	r3, r2
 800357c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003588:	2b00      	cmp	r3, #0
 800358a:	d00b      	beq.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800358c:	4b0d      	ldr	r3, [pc, #52]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800358e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003592:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800359c:	4909      	ldr	r1, [pc, #36]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800359e:	4313      	orrs	r3, r2
 80035a0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80035a4:	69fb      	ldr	r3, [r7, #28]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d006      	beq.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	f000 80d9 	beq.w	800376a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80035b8:	4b02      	ldr	r3, [pc, #8]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a01      	ldr	r2, [pc, #4]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80035be:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80035c2:	e001      	b.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80035c4:	40023800 	.word	0x40023800
 80035c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035ca:	f7fe fa7f 	bl	8001acc <HAL_GetTick>
 80035ce:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80035d0:	e008      	b.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80035d2:	f7fe fa7b 	bl	8001acc <HAL_GetTick>
 80035d6:	4602      	mov	r2, r0
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	1ad3      	subs	r3, r2, r3
 80035dc:	2b64      	cmp	r3, #100	@ 0x64
 80035de:	d901      	bls.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80035e0:	2303      	movs	r3, #3
 80035e2:	e194      	b.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80035e4:	4b6c      	ldr	r3, [pc, #432]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d1f0      	bne.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 0301 	and.w	r3, r3, #1
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d021      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003600:	2b00      	cmp	r3, #0
 8003602:	d11d      	bne.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003604:	4b64      	ldr	r3, [pc, #400]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003606:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800360a:	0c1b      	lsrs	r3, r3, #16
 800360c:	f003 0303 	and.w	r3, r3, #3
 8003610:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003612:	4b61      	ldr	r3, [pc, #388]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003614:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003618:	0e1b      	lsrs	r3, r3, #24
 800361a:	f003 030f 	and.w	r3, r3, #15
 800361e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	019a      	lsls	r2, r3, #6
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	041b      	lsls	r3, r3, #16
 800362a:	431a      	orrs	r2, r3
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	061b      	lsls	r3, r3, #24
 8003630:	431a      	orrs	r2, r3
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	071b      	lsls	r3, r3, #28
 8003638:	4957      	ldr	r1, [pc, #348]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800363a:	4313      	orrs	r3, r2
 800363c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003648:	2b00      	cmp	r3, #0
 800364a:	d004      	beq.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003650:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003654:	d00a      	beq.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800365e:	2b00      	cmp	r3, #0
 8003660:	d02e      	beq.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003666:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800366a:	d129      	bne.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800366c:	4b4a      	ldr	r3, [pc, #296]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800366e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003672:	0c1b      	lsrs	r3, r3, #16
 8003674:	f003 0303 	and.w	r3, r3, #3
 8003678:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800367a:	4b47      	ldr	r3, [pc, #284]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800367c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003680:	0f1b      	lsrs	r3, r3, #28
 8003682:	f003 0307 	and.w	r3, r3, #7
 8003686:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	019a      	lsls	r2, r3, #6
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	041b      	lsls	r3, r3, #16
 8003692:	431a      	orrs	r2, r3
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	061b      	lsls	r3, r3, #24
 800369a:	431a      	orrs	r2, r3
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	071b      	lsls	r3, r3, #28
 80036a0:	493d      	ldr	r1, [pc, #244]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036a2:	4313      	orrs	r3, r2
 80036a4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80036a8:	4b3b      	ldr	r3, [pc, #236]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80036ae:	f023 021f 	bic.w	r2, r3, #31
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036b6:	3b01      	subs	r3, #1
 80036b8:	4937      	ldr	r1, [pc, #220]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036ba:	4313      	orrs	r3, r2
 80036bc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d01d      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80036cc:	4b32      	ldr	r3, [pc, #200]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80036d2:	0e1b      	lsrs	r3, r3, #24
 80036d4:	f003 030f 	and.w	r3, r3, #15
 80036d8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80036da:	4b2f      	ldr	r3, [pc, #188]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80036e0:	0f1b      	lsrs	r3, r3, #28
 80036e2:	f003 0307 	and.w	r3, r3, #7
 80036e6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	019a      	lsls	r2, r3, #6
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	691b      	ldr	r3, [r3, #16]
 80036f2:	041b      	lsls	r3, r3, #16
 80036f4:	431a      	orrs	r2, r3
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	061b      	lsls	r3, r3, #24
 80036fa:	431a      	orrs	r2, r3
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	071b      	lsls	r3, r3, #28
 8003700:	4925      	ldr	r1, [pc, #148]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003702:	4313      	orrs	r3, r2
 8003704:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003710:	2b00      	cmp	r3, #0
 8003712:	d011      	beq.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	019a      	lsls	r2, r3, #6
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	691b      	ldr	r3, [r3, #16]
 800371e:	041b      	lsls	r3, r3, #16
 8003720:	431a      	orrs	r2, r3
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	68db      	ldr	r3, [r3, #12]
 8003726:	061b      	lsls	r3, r3, #24
 8003728:	431a      	orrs	r2, r3
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	071b      	lsls	r3, r3, #28
 8003730:	4919      	ldr	r1, [pc, #100]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003732:	4313      	orrs	r3, r2
 8003734:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003738:	4b17      	ldr	r3, [pc, #92]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a16      	ldr	r2, [pc, #88]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800373e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003742:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003744:	f7fe f9c2 	bl	8001acc <HAL_GetTick>
 8003748:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800374a:	e008      	b.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800374c:	f7fe f9be 	bl	8001acc <HAL_GetTick>
 8003750:	4602      	mov	r2, r0
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	2b64      	cmp	r3, #100	@ 0x64
 8003758:	d901      	bls.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800375a:	2303      	movs	r3, #3
 800375c:	e0d7      	b.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800375e:	4b0e      	ldr	r3, [pc, #56]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d0f0      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800376a:	69bb      	ldr	r3, [r7, #24]
 800376c:	2b01      	cmp	r3, #1
 800376e:	f040 80cd 	bne.w	800390c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003772:	4b09      	ldr	r3, [pc, #36]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a08      	ldr	r2, [pc, #32]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003778:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800377c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800377e:	f7fe f9a5 	bl	8001acc <HAL_GetTick>
 8003782:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003784:	e00a      	b.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003786:	f7fe f9a1 	bl	8001acc <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	2b64      	cmp	r3, #100	@ 0x64
 8003792:	d903      	bls.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e0ba      	b.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003798:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800379c:	4b5e      	ldr	r3, [pc, #376]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80037a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037a8:	d0ed      	beq.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d003      	beq.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x682>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d009      	beq.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d02e      	beq.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d12a      	bne.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80037d2:	4b51      	ldr	r3, [pc, #324]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037d8:	0c1b      	lsrs	r3, r3, #16
 80037da:	f003 0303 	and.w	r3, r3, #3
 80037de:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80037e0:	4b4d      	ldr	r3, [pc, #308]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037e6:	0f1b      	lsrs	r3, r3, #28
 80037e8:	f003 0307 	and.w	r3, r3, #7
 80037ec:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	695b      	ldr	r3, [r3, #20]
 80037f2:	019a      	lsls	r2, r3, #6
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	041b      	lsls	r3, r3, #16
 80037f8:	431a      	orrs	r2, r3
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	699b      	ldr	r3, [r3, #24]
 80037fe:	061b      	lsls	r3, r3, #24
 8003800:	431a      	orrs	r2, r3
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	071b      	lsls	r3, r3, #28
 8003806:	4944      	ldr	r1, [pc, #272]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003808:	4313      	orrs	r3, r2
 800380a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800380e:	4b42      	ldr	r3, [pc, #264]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003810:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003814:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800381c:	3b01      	subs	r3, #1
 800381e:	021b      	lsls	r3, r3, #8
 8003820:	493d      	ldr	r1, [pc, #244]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003822:	4313      	orrs	r3, r2
 8003824:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003830:	2b00      	cmp	r3, #0
 8003832:	d022      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003838:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800383c:	d11d      	bne.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800383e:	4b36      	ldr	r3, [pc, #216]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003840:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003844:	0e1b      	lsrs	r3, r3, #24
 8003846:	f003 030f 	and.w	r3, r3, #15
 800384a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800384c:	4b32      	ldr	r3, [pc, #200]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800384e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003852:	0f1b      	lsrs	r3, r3, #28
 8003854:	f003 0307 	and.w	r3, r3, #7
 8003858:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	695b      	ldr	r3, [r3, #20]
 800385e:	019a      	lsls	r2, r3, #6
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6a1b      	ldr	r3, [r3, #32]
 8003864:	041b      	lsls	r3, r3, #16
 8003866:	431a      	orrs	r2, r3
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	061b      	lsls	r3, r3, #24
 800386c:	431a      	orrs	r2, r3
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	071b      	lsls	r3, r3, #28
 8003872:	4929      	ldr	r1, [pc, #164]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003874:	4313      	orrs	r3, r2
 8003876:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0308 	and.w	r3, r3, #8
 8003882:	2b00      	cmp	r3, #0
 8003884:	d028      	beq.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003886:	4b24      	ldr	r3, [pc, #144]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003888:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800388c:	0e1b      	lsrs	r3, r3, #24
 800388e:	f003 030f 	and.w	r3, r3, #15
 8003892:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003894:	4b20      	ldr	r3, [pc, #128]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003896:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800389a:	0c1b      	lsrs	r3, r3, #16
 800389c:	f003 0303 	and.w	r3, r3, #3
 80038a0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	695b      	ldr	r3, [r3, #20]
 80038a6:	019a      	lsls	r2, r3, #6
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	041b      	lsls	r3, r3, #16
 80038ac:	431a      	orrs	r2, r3
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	061b      	lsls	r3, r3, #24
 80038b2:	431a      	orrs	r2, r3
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	69db      	ldr	r3, [r3, #28]
 80038b8:	071b      	lsls	r3, r3, #28
 80038ba:	4917      	ldr	r1, [pc, #92]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80038bc:	4313      	orrs	r3, r2
 80038be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80038c2:	4b15      	ldr	r3, [pc, #84]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80038c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80038c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038d0:	4911      	ldr	r1, [pc, #68]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80038d2:	4313      	orrs	r3, r2
 80038d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80038d8:	4b0f      	ldr	r3, [pc, #60]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a0e      	ldr	r2, [pc, #56]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80038de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038e4:	f7fe f8f2 	bl	8001acc <HAL_GetTick>
 80038e8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80038ea:	e008      	b.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80038ec:	f7fe f8ee 	bl	8001acc <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	2b64      	cmp	r3, #100	@ 0x64
 80038f8:	d901      	bls.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e007      	b.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80038fe:	4b06      	ldr	r3, [pc, #24]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003906:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800390a:	d1ef      	bne.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800390c:	2300      	movs	r3, #0
}
 800390e:	4618      	mov	r0, r3
 8003910:	3720      	adds	r7, #32
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
 8003916:	bf00      	nop
 8003918:	40023800 	.word	0x40023800

0800391c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d101      	bne.n	800392e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e022      	b.n	8003974 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003934:	b2db      	uxtb	r3, r3
 8003936:	2b00      	cmp	r3, #0
 8003938:	d105      	bne.n	8003946 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2200      	movs	r2, #0
 800393e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8003940:	6878      	ldr	r0, [r7, #4]
 8003942:	f7fd fd75 	bl	8001430 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2203      	movs	r2, #3
 800394a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f000 f814 	bl	800397c <HAL_SD_InitCard>
 8003954:	4603      	mov	r3, r0
 8003956:	2b00      	cmp	r3, #0
 8003958:	d001      	beq.n	800395e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e00a      	b.n	8003974 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2200      	movs	r2, #0
 8003962:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2200      	movs	r2, #0
 8003968:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2201      	movs	r2, #1
 800396e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003972:	2300      	movs	r3, #0
}
 8003974:	4618      	mov	r0, r3
 8003976:	3708      	adds	r7, #8
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}

0800397c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800397c:	b5b0      	push	{r4, r5, r7, lr}
 800397e:	b08e      	sub	sp, #56	@ 0x38
 8003980:	af04      	add	r7, sp, #16
 8003982:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8003984:	2300      	movs	r3, #0
 8003986:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8003988:	2300      	movs	r3, #0
 800398a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800398c:	2300      	movs	r3, #0
 800398e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8003990:	2300      	movs	r3, #0
 8003992:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8003994:	2300      	movs	r3, #0
 8003996:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8003998:	2376      	movs	r3, #118	@ 0x76
 800399a:	61fb      	str	r3, [r7, #28]

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681d      	ldr	r5, [r3, #0]
 80039a0:	466c      	mov	r4, sp
 80039a2:	f107 0314 	add.w	r3, r7, #20
 80039a6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80039aa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80039ae:	f107 0308 	add.w	r3, r7, #8
 80039b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80039b4:	4628      	mov	r0, r5
 80039b6:	f002 f8b3 	bl	8005b20 <SDMMC_Init>
 80039ba:	4603      	mov	r3, r0
 80039bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status != HAL_OK)
 80039c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d001      	beq.n	80039cc <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	e059      	b.n	8003a80 <HAL_SD_InitCard+0x104>
  }

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	685a      	ldr	r2, [r3, #4]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80039da:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4618      	mov	r0, r3
 80039e2:	f002 f8e7 	bl	8005bb4 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	685a      	ldr	r2, [r3, #4]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039f4:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80039f6:	2002      	movs	r0, #2
 80039f8:	f7fe f874 	bl	8001ae4 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80039fc:	6878      	ldr	r0, [r7, #4]
 80039fe:	f000 ff59 	bl	80048b4 <SD_PowerON>
 8003a02:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003a04:	6a3b      	ldr	r3, [r7, #32]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d00b      	beq.n	8003a22 <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a16:	6a3b      	ldr	r3, [r7, #32]
 8003a18:	431a      	orrs	r2, r3
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e02e      	b.n	8003a80 <HAL_SD_InitCard+0x104>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f000 fe78 	bl	8004718 <SD_InitCard>
 8003a28:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003a2a:	6a3b      	ldr	r3, [r7, #32]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d00b      	beq.n	8003a48 <HAL_SD_InitCard+0xcc>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2201      	movs	r2, #1
 8003a34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a3c:	6a3b      	ldr	r3, [r7, #32]
 8003a3e:	431a      	orrs	r2, r3
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	e01b      	b.n	8003a80 <HAL_SD_InitCard+0x104>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003a50:	4618      	mov	r0, r3
 8003a52:	f002 f941 	bl	8005cd8 <SDMMC_CmdBlockLength>
 8003a56:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003a58:	6a3b      	ldr	r3, [r7, #32]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d00f      	beq.n	8003a7e <HAL_SD_InitCard+0x102>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a09      	ldr	r2, [pc, #36]	@ (8003a88 <HAL_SD_InitCard+0x10c>)
 8003a64:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a6a:	6a3b      	ldr	r3, [r7, #32]
 8003a6c:	431a      	orrs	r2, r3
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2201      	movs	r2, #1
 8003a76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e000      	b.n	8003a80 <HAL_SD_InitCard+0x104>
  }

  return HAL_OK;
 8003a7e:	2300      	movs	r3, #0
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	3728      	adds	r7, #40	@ 0x28
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bdb0      	pop	{r4, r5, r7, pc}
 8003a88:	004005ff 	.word	0x004005ff

08003a8c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b08c      	sub	sp, #48	@ 0x30
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	60f8      	str	r0, [r7, #12]
 8003a94:	60b9      	str	r1, [r7, #8]
 8003a96:	607a      	str	r2, [r7, #4]
 8003a98:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d107      	bne.n	8003ab4 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aa8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e0c3      	b.n	8003c3c <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	f040 80bc 	bne.w	8003c3a <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003ac8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	441a      	add	r2, r3
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d907      	bls.n	8003ae6 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ada:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e0aa      	b.n	8003c3c <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2203      	movs	r2, #3
 8003aea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	2200      	movs	r2, #0
 8003af4:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 8003b04:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b0a:	4a4e      	ldr	r2, [pc, #312]	@ (8003c44 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8003b0c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b12:	4a4d      	ldr	r2, [pc, #308]	@ (8003c48 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8003b14:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b22:	2200      	movs	r2, #0
 8003b24:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b36:	689a      	ldr	r2, [r3, #8]
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	430a      	orrs	r2, r1
 8003b40:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	3380      	adds	r3, #128	@ 0x80
 8003b4c:	4619      	mov	r1, r3
 8003b4e:	68ba      	ldr	r2, [r7, #8]
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	025b      	lsls	r3, r3, #9
 8003b54:	089b      	lsrs	r3, r3, #2
 8003b56:	f7fe f979 	bl	8001e4c <HAL_DMA_Start_IT>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d017      	beq.n	8003b90 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8003b6e:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a35      	ldr	r2, [pc, #212]	@ (8003c4c <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8003b76:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b7c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e055      	b.n	8003c3c <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f042 0208 	orr.w	r2, r2, #8
 8003b9e:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d002      	beq.n	8003bae <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 8003ba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003baa:	025b      	lsls	r3, r3, #9
 8003bac:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003bae:	f04f 33ff 	mov.w	r3, #4294967295
 8003bb2:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	025b      	lsls	r3, r3, #9
 8003bb8:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8003bba:	2390      	movs	r3, #144	@ 0x90
 8003bbc:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8003bbe:	2302      	movs	r3, #2
 8003bc0:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f107 0210 	add.w	r2, r7, #16
 8003bd2:	4611      	mov	r1, r2
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f002 f853 	bl	8005c80 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d90a      	bls.n	8003bf6 <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2282      	movs	r2, #130	@ 0x82
 8003be4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003bec:	4618      	mov	r0, r3
 8003bee:	f002 f8b7 	bl	8005d60 <SDMMC_CmdReadMultiBlock>
 8003bf2:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8003bf4:	e009      	b.n	8003c0a <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2281      	movs	r2, #129	@ 0x81
 8003bfa:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c02:	4618      	mov	r0, r3
 8003c04:	f002 f88a 	bl	8005d1c <SDMMC_CmdReadSingleBlock>
 8003c08:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8003c0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d012      	beq.n	8003c36 <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a0d      	ldr	r2, [pc, #52]	@ (8003c4c <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8003c16:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c1e:	431a      	orrs	r2, r3
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2201      	movs	r2, #1
 8003c28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e002      	b.n	8003c3c <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 8003c36:	2300      	movs	r3, #0
 8003c38:	e000      	b.n	8003c3c <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 8003c3a:	2302      	movs	r3, #2
  }
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	3730      	adds	r7, #48	@ 0x30
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	08004527 	.word	0x08004527
 8003c48:	08004599 	.word	0x08004599
 8003c4c:	004005ff 	.word	0x004005ff

08003c50 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b08c      	sub	sp, #48	@ 0x30
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	60f8      	str	r0, [r7, #12]
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	607a      	str	r2, [r7, #4]
 8003c5c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d107      	bne.n	8003c78 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c6c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	e0c6      	b.n	8003e06 <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003c7e:	b2db      	uxtb	r3, r3
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	f040 80bf 	bne.w	8003e04 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003c8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	441a      	add	r2, r3
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c96:	429a      	cmp	r2, r3
 8003c98:	d907      	bls.n	8003caa <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c9e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e0ad      	b.n	8003e06 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2203      	movs	r2, #3
 8003cae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f042 021a 	orr.w	r2, r2, #26
 8003cc8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cce:	4a50      	ldr	r2, [pc, #320]	@ (8003e10 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8003cd0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cd6:	4a4f      	ldr	r2, [pc, #316]	@ (8003e14 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8003cd8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cde:	2200      	movs	r2, #0
 8003ce0:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d002      	beq.n	8003cf0 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 8003cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cec:	025b      	lsls	r3, r3, #9
 8003cee:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d90a      	bls.n	8003d0c <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	22a0      	movs	r2, #160	@ 0xa0
 8003cfa:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d02:	4618      	mov	r0, r3
 8003d04:	f002 f870 	bl	8005de8 <SDMMC_CmdWriteMultiBlock>
 8003d08:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8003d0a:	e009      	b.n	8003d20 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2290      	movs	r2, #144	@ 0x90
 8003d10:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f002 f843 	bl	8005da4 <SDMMC_CmdWriteSingleBlock>
 8003d1e:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8003d20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d012      	beq.n	8003d4c <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a3b      	ldr	r2, [pc, #236]	@ (8003e18 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8003d2c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d34:	431a      	orrs	r2, r3
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2200      	movs	r2, #0
 8003d46:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e05c      	b.n	8003e06 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f042 0208 	orr.w	r2, r2, #8
 8003d5a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d60:	2240      	movs	r2, #64	@ 0x40
 8003d62:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d74:	689a      	ldr	r2, [r3, #8]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	430a      	orrs	r2, r1
 8003d7e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8003d84:	68b9      	ldr	r1, [r7, #8]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	3380      	adds	r3, #128	@ 0x80
 8003d8c:	461a      	mov	r2, r3
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	025b      	lsls	r3, r3, #9
 8003d92:	089b      	lsrs	r3, r3, #2
 8003d94:	f7fe f85a 	bl	8001e4c <HAL_DMA_Start_IT>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d01a      	beq.n	8003dd4 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f022 021a 	bic.w	r2, r2, #26
 8003dac:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a19      	ldr	r2, [pc, #100]	@ (8003e18 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8003db4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dba:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	e018      	b.n	8003e06 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003dd4:	f04f 33ff 	mov.w	r3, #4294967295
 8003dd8:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	025b      	lsls	r3, r3, #9
 8003dde:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8003de0:	2390      	movs	r3, #144	@ 0x90
 8003de2:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8003de4:	2300      	movs	r3, #0
 8003de6:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8003de8:	2300      	movs	r3, #0
 8003dea:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8003dec:	2301      	movs	r3, #1
 8003dee:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f107 0210 	add.w	r2, r7, #16
 8003df8:	4611      	mov	r1, r2
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f001 ff40 	bl	8005c80 <SDMMC_ConfigData>

      return HAL_OK;
 8003e00:	2300      	movs	r3, #0
 8003e02:	e000      	b.n	8003e06 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 8003e04:	2302      	movs	r3, #2
  }
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	3730      	adds	r7, #48	@ 0x30
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}
 8003e0e:	bf00      	nop
 8003e10:	080044fd 	.word	0x080044fd
 8003e14:	08004599 	.word	0x08004599
 8003e18:	004005ff 	.word	0x004005ff

08003e1c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b084      	sub	sp, #16
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e28:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d008      	beq.n	8003e4a <HAL_SD_IRQHandler+0x2e>
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	f003 0308 	and.w	r3, r3, #8
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d003      	beq.n	8003e4a <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	f000 fdec 	bl	8004a20 <SD_Read_IT>
 8003e48:	e15a      	b.n	8004100 <HAL_SD_IRQHandler+0x2e4>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	f000 808d 	beq.w	8003f74 <HAL_SD_IRQHandler+0x158>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e62:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681a      	ldr	r2, [r3, #0]
 8003e6e:	4b9a      	ldr	r3, [pc, #616]	@ (80040d8 <HAL_SD_IRQHandler+0x2bc>)
 8003e70:	400b      	ands	r3, r1
 8003e72:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f022 0201 	bic.w	r2, r2, #1
 8003e82:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	f003 0308 	and.w	r3, r3, #8
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d039      	beq.n	8003f02 <HAL_SD_IRQHandler+0xe6>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	f003 0302 	and.w	r3, r3, #2
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d104      	bne.n	8003ea2 <HAL_SD_IRQHandler+0x86>
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f003 0320 	and.w	r3, r3, #32
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d011      	beq.n	8003ec6 <HAL_SD_IRQHandler+0xaa>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f001 ffc0 	bl	8005e2c <SDMMC_CmdStopTransfer>
 8003eac:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d008      	beq.n	8003ec6 <HAL_SD_IRQHandler+0xaa>
        {
          hsd->ErrorCode |= errorstate;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	431a      	orrs	r2, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	f000 f921 	bl	8004108 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f240 523a 	movw	r2, #1338	@ 0x53a
 8003ece:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2200      	movs	r2, #0
 8003edc:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	f003 0301 	and.w	r3, r3, #1
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d104      	bne.n	8003ef2 <HAL_SD_IRQHandler+0xd6>
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	f003 0302 	and.w	r3, r3, #2
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d003      	beq.n	8003efa <HAL_SD_IRQHandler+0xde>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	f002 fbde 	bl	80066b4 <HAL_SD_RxCpltCallback>
 8003ef8:	e102      	b.n	8004100 <HAL_SD_IRQHandler+0x2e4>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8003efa:	6878      	ldr	r0, [r7, #4]
 8003efc:	f002 fbd0 	bl	80066a0 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8003f00:	e0fe      	b.n	8004100 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	f000 80f9 	beq.w	8004100 <HAL_SD_IRQHandler+0x2e4>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	f003 0320 	and.w	r3, r3, #32
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d011      	beq.n	8003f3c <HAL_SD_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f001 ff85 	bl	8005e2c <SDMMC_CmdStopTransfer>
 8003f22:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d008      	beq.n	8003f3c <HAL_SD_IRQHandler+0x120>
          hsd->ErrorCode |= errorstate;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	431a      	orrs	r2, r3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	f000 f8e6 	bl	8004108 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f003 0301 	and.w	r3, r3, #1
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	f040 80dc 	bne.w	8004100 <HAL_SD_IRQHandler+0x2e4>
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f003 0302 	and.w	r3, r3, #2
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	f040 80d6 	bne.w	8004100 <HAL_SD_IRQHandler+0x2e4>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f022 0208 	bic.w	r2, r2, #8
 8003f62:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2201      	movs	r2, #1
 8003f68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	f002 fb97 	bl	80066a0 <HAL_SD_TxCpltCallback>
}
 8003f72:	e0c5      	b.n	8004100 <HAL_SD_IRQHandler+0x2e4>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d008      	beq.n	8003f94 <HAL_SD_IRQHandler+0x178>
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	f003 0308 	and.w	r3, r3, #8
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d003      	beq.n	8003f94 <HAL_SD_IRQHandler+0x178>
    SD_Write_IT(hsd);
 8003f8c:	6878      	ldr	r0, [r7, #4]
 8003f8e:	f000 fd98 	bl	8004ac2 <SD_Write_IT>
 8003f92:	e0b5      	b.n	8004100 <HAL_SD_IRQHandler+0x2e4>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f9a:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	f000 80ae 	beq.w	8004100 <HAL_SD_IRQHandler+0x2e4>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003faa:	f003 0302 	and.w	r3, r3, #2
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d005      	beq.n	8003fbe <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fb6:	f043 0202 	orr.w	r2, r3, #2
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fc4:	f003 0308 	and.w	r3, r3, #8
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d005      	beq.n	8003fd8 <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fd0:	f043 0208 	orr.w	r2, r3, #8
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fde:	f003 0320 	and.w	r3, r3, #32
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d005      	beq.n	8003ff2 <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fea:	f043 0220 	orr.w	r2, r3, #32
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ff8:	f003 0310 	and.w	r3, r3, #16
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d005      	beq.n	800400c <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004004:	f043 0210 	orr.w	r2, r3, #16
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004014:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8004024:	63da      	str	r2, [r3, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4618      	mov	r0, r3
 800402c:	f001 fefe 	bl	8005e2c <SDMMC_CmdStopTransfer>
 8004030:	4602      	mov	r2, r0
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004036:	431a      	orrs	r2, r3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	f003 0308 	and.w	r3, r3, #8
 8004042:	2b00      	cmp	r3, #0
 8004044:	d00a      	beq.n	800405c <HAL_SD_IRQHandler+0x240>
      hsd->State = HAL_SD_STATE_READY;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2201      	movs	r2, #1
 800404a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f000 f857 	bl	8004108 <HAL_SD_ErrorCallback>
}
 800405a:	e051      	b.n	8004100 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004062:	2b00      	cmp	r3, #0
 8004064:	d04c      	beq.n	8004100 <HAL_SD_IRQHandler+0x2e4>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	f003 0310 	and.w	r3, r3, #16
 800406c:	2b00      	cmp	r3, #0
 800406e:	d104      	bne.n	800407a <HAL_SD_IRQHandler+0x25e>
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	f003 0320 	and.w	r3, r3, #32
 8004076:	2b00      	cmp	r3, #0
 8004078:	d011      	beq.n	800409e <HAL_SD_IRQHandler+0x282>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800407e:	4a17      	ldr	r2, [pc, #92]	@ (80040dc <HAL_SD_IRQHandler+0x2c0>)
 8004080:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004086:	4618      	mov	r0, r3
 8004088:	f7fd ff40 	bl	8001f0c <HAL_DMA_Abort_IT>
 800408c:	4603      	mov	r3, r0
 800408e:	2b00      	cmp	r3, #0
 8004090:	d036      	beq.n	8004100 <HAL_SD_IRQHandler+0x2e4>
          SD_DMATxAbort(hsd->hdmatx);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004096:	4618      	mov	r0, r3
 8004098:	f000 fad0 	bl	800463c <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800409c:	e030      	b.n	8004100 <HAL_SD_IRQHandler+0x2e4>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	f003 0301 	and.w	r3, r3, #1
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d104      	bne.n	80040b2 <HAL_SD_IRQHandler+0x296>
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	f003 0302 	and.w	r3, r3, #2
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d018      	beq.n	80040e4 <HAL_SD_IRQHandler+0x2c8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b6:	4a0a      	ldr	r2, [pc, #40]	@ (80040e0 <HAL_SD_IRQHandler+0x2c4>)
 80040b8:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040be:	4618      	mov	r0, r3
 80040c0:	f7fd ff24 	bl	8001f0c <HAL_DMA_Abort_IT>
 80040c4:	4603      	mov	r3, r0
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d01a      	beq.n	8004100 <HAL_SD_IRQHandler+0x2e4>
          SD_DMARxAbort(hsd->hdmarx);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ce:	4618      	mov	r0, r3
 80040d0:	f000 faeb 	bl	80046aa <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80040d4:	e014      	b.n	8004100 <HAL_SD_IRQHandler+0x2e4>
 80040d6:	bf00      	nop
 80040d8:	ffff3ec5 	.word	0xffff3ec5
 80040dc:	0800463d 	.word	0x0800463d
 80040e0:	080046ab 	.word	0x080046ab
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2200      	movs	r2, #0
 80040e8:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2201      	movs	r2, #1
 80040ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	f002 fac7 	bl	800668c <HAL_SD_AbortCallback>
}
 80040fe:	e7ff      	b.n	8004100 <HAL_SD_IRQHandler+0x2e4>
 8004100:	bf00      	nop
 8004102:	3710      	adds	r7, #16
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}

08004108 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8004110:	bf00      	nop
 8004112:	370c      	adds	r7, #12
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr

0800411c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 8004124:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800412a:	0f9b      	lsrs	r3, r3, #30
 800412c:	b2da      	uxtb	r2, r3
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004136:	0e9b      	lsrs	r3, r3, #26
 8004138:	b2db      	uxtb	r3, r3
 800413a:	f003 030f 	and.w	r3, r3, #15
 800413e:	b2da      	uxtb	r2, r3
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004148:	0e1b      	lsrs	r3, r3, #24
 800414a:	b2db      	uxtb	r3, r3
 800414c:	f003 0303 	and.w	r3, r3, #3
 8004150:	b2da      	uxtb	r2, r3
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800415a:	0c1b      	lsrs	r3, r3, #16
 800415c:	b2da      	uxtb	r2, r3
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004166:	0a1b      	lsrs	r3, r3, #8
 8004168:	b2da      	uxtb	r2, r3
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004172:	b2da      	uxtb	r2, r3
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800417c:	0d1b      	lsrs	r3, r3, #20
 800417e:	b29a      	uxth	r2, r3
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004188:	0c1b      	lsrs	r3, r3, #16
 800418a:	b2db      	uxtb	r3, r3
 800418c:	f003 030f 	and.w	r3, r3, #15
 8004190:	b2da      	uxtb	r2, r3
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800419a:	0bdb      	lsrs	r3, r3, #15
 800419c:	b2db      	uxtb	r3, r3
 800419e:	f003 0301 	and.w	r3, r3, #1
 80041a2:	b2da      	uxtb	r2, r3
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041ac:	0b9b      	lsrs	r3, r3, #14
 80041ae:	b2db      	uxtb	r3, r3
 80041b0:	f003 0301 	and.w	r3, r3, #1
 80041b4:	b2da      	uxtb	r2, r3
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041be:	0b5b      	lsrs	r3, r3, #13
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	f003 0301 	and.w	r3, r3, #1
 80041c6:	b2da      	uxtb	r2, r3
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041d0:	0b1b      	lsrs	r3, r3, #12
 80041d2:	b2db      	uxtb	r3, r3
 80041d4:	f003 0301 	and.w	r3, r3, #1
 80041d8:	b2da      	uxtb	r2, r3
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	2200      	movs	r2, #0
 80041e2:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d163      	bne.n	80042b4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041f0:	009a      	lsls	r2, r3, #2
 80041f2:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80041f6:	4013      	ands	r3, r2
 80041f8:	687a      	ldr	r2, [r7, #4]
 80041fa:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 80041fc:	0f92      	lsrs	r2, r2, #30
 80041fe:	431a      	orrs	r2, r3
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004208:	0edb      	lsrs	r3, r3, #27
 800420a:	b2db      	uxtb	r3, r3
 800420c:	f003 0307 	and.w	r3, r3, #7
 8004210:	b2da      	uxtb	r2, r3
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800421a:	0e1b      	lsrs	r3, r3, #24
 800421c:	b2db      	uxtb	r3, r3
 800421e:	f003 0307 	and.w	r3, r3, #7
 8004222:	b2da      	uxtb	r2, r3
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800422c:	0d5b      	lsrs	r3, r3, #21
 800422e:	b2db      	uxtb	r3, r3
 8004230:	f003 0307 	and.w	r3, r3, #7
 8004234:	b2da      	uxtb	r2, r3
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800423e:	0c9b      	lsrs	r3, r3, #18
 8004240:	b2db      	uxtb	r3, r3
 8004242:	f003 0307 	and.w	r3, r3, #7
 8004246:	b2da      	uxtb	r2, r3
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004250:	0bdb      	lsrs	r3, r3, #15
 8004252:	b2db      	uxtb	r3, r3
 8004254:	f003 0307 	and.w	r3, r3, #7
 8004258:	b2da      	uxtb	r2, r3
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	691b      	ldr	r3, [r3, #16]
 8004262:	1c5a      	adds	r2, r3, #1
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	7e1b      	ldrb	r3, [r3, #24]
 800426c:	b2db      	uxtb	r3, r3
 800426e:	f003 0307 	and.w	r3, r3, #7
 8004272:	3302      	adds	r3, #2
 8004274:	2201      	movs	r2, #1
 8004276:	fa02 f303 	lsl.w	r3, r2, r3
 800427a:	687a      	ldr	r2, [r7, #4]
 800427c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800427e:	fb03 f202 	mul.w	r2, r3, r2
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	7a1b      	ldrb	r3, [r3, #8]
 800428a:	b2db      	uxtb	r3, r3
 800428c:	f003 030f 	and.w	r3, r3, #15
 8004290:	2201      	movs	r2, #1
 8004292:	409a      	lsls	r2, r3
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800429c:	687a      	ldr	r2, [r7, #4]
 800429e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80042a0:	0a52      	lsrs	r2, r2, #9
 80042a2:	fb03 f202 	mul.w	r2, r3, r2
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80042b0:	661a      	str	r2, [r3, #96]	@ 0x60
 80042b2:	e031      	b.n	8004318 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d11d      	bne.n	80042f8 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042c0:	041b      	lsls	r3, r3, #16
 80042c2:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80042ca:	0c1b      	lsrs	r3, r3, #16
 80042cc:	431a      	orrs	r2, r3
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	691b      	ldr	r3, [r3, #16]
 80042d6:	3301      	adds	r3, #1
 80042d8:	029a      	lsls	r2, r3, #10
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80042ec:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	661a      	str	r2, [r3, #96]	@ 0x60
 80042f6:	e00f      	b.n	8004318 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a58      	ldr	r2, [pc, #352]	@ (8004460 <HAL_SD_GetCardCSD+0x344>)
 80042fe:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004304:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e09d      	b.n	8004454 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800431c:	0b9b      	lsrs	r3, r3, #14
 800431e:	b2db      	uxtb	r3, r3
 8004320:	f003 0301 	and.w	r3, r3, #1
 8004324:	b2da      	uxtb	r2, r3
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800432e:	09db      	lsrs	r3, r3, #7
 8004330:	b2db      	uxtb	r3, r3
 8004332:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004336:	b2da      	uxtb	r2, r3
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004340:	b2db      	uxtb	r3, r3
 8004342:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004346:	b2da      	uxtb	r2, r3
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004350:	0fdb      	lsrs	r3, r3, #31
 8004352:	b2da      	uxtb	r2, r3
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800435c:	0f5b      	lsrs	r3, r3, #29
 800435e:	b2db      	uxtb	r3, r3
 8004360:	f003 0303 	and.w	r3, r3, #3
 8004364:	b2da      	uxtb	r2, r3
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800436e:	0e9b      	lsrs	r3, r3, #26
 8004370:	b2db      	uxtb	r3, r3
 8004372:	f003 0307 	and.w	r3, r3, #7
 8004376:	b2da      	uxtb	r2, r3
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004380:	0d9b      	lsrs	r3, r3, #22
 8004382:	b2db      	uxtb	r3, r3
 8004384:	f003 030f 	and.w	r3, r3, #15
 8004388:	b2da      	uxtb	r2, r3
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004392:	0d5b      	lsrs	r3, r3, #21
 8004394:	b2db      	uxtb	r3, r3
 8004396:	f003 0301 	and.w	r3, r3, #1
 800439a:	b2da      	uxtb	r2, r3
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	2200      	movs	r2, #0
 80043a6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043ae:	0c1b      	lsrs	r3, r3, #16
 80043b0:	b2db      	uxtb	r3, r3
 80043b2:	f003 0301 	and.w	r3, r3, #1
 80043b6:	b2da      	uxtb	r2, r3
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043c2:	0bdb      	lsrs	r3, r3, #15
 80043c4:	b2db      	uxtb	r3, r3
 80043c6:	f003 0301 	and.w	r3, r3, #1
 80043ca:	b2da      	uxtb	r2, r3
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043d6:	0b9b      	lsrs	r3, r3, #14
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	f003 0301 	and.w	r3, r3, #1
 80043de:	b2da      	uxtb	r2, r3
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043ea:	0b5b      	lsrs	r3, r3, #13
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	f003 0301 	and.w	r3, r3, #1
 80043f2:	b2da      	uxtb	r2, r3
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043fe:	0b1b      	lsrs	r3, r3, #12
 8004400:	b2db      	uxtb	r3, r3
 8004402:	f003 0301 	and.w	r3, r3, #1
 8004406:	b2da      	uxtb	r2, r3
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004412:	0a9b      	lsrs	r3, r3, #10
 8004414:	b2db      	uxtb	r3, r3
 8004416:	f003 0303 	and.w	r3, r3, #3
 800441a:	b2da      	uxtb	r2, r3
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004426:	0a1b      	lsrs	r3, r3, #8
 8004428:	b2db      	uxtb	r3, r3
 800442a:	f003 0303 	and.w	r3, r3, #3
 800442e:	b2da      	uxtb	r2, r3
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800443a:	085b      	lsrs	r3, r3, #1
 800443c:	b2db      	uxtb	r3, r3
 800443e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004442:	b2da      	uxtb	r2, r3
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	2201      	movs	r2, #1
 800444e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8004452:	2300      	movs	r3, #0
}
 8004454:	4618      	mov	r0, r3
 8004456:	370c      	adds	r7, #12
 8004458:	46bd      	mov	sp, r7
 800445a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445e:	4770      	bx	lr
 8004460:	004005ff 	.word	0x004005ff

08004464 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004464:	b480      	push	{r7}
 8004466:	b083      	sub	sp, #12
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
 800446c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80044ae:	2300      	movs	r3, #0
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	370c      	adds	r7, #12
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr

080044bc <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b086      	sub	sp, #24
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80044c4:	2300      	movs	r3, #0
 80044c6:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80044c8:	f107 030c 	add.w	r3, r7, #12
 80044cc:	4619      	mov	r1, r3
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f000 fa7e 	bl	80049d0 <SD_SendStatus>
 80044d4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d005      	beq.n	80044e8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	431a      	orrs	r2, r3
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	0a5b      	lsrs	r3, r3, #9
 80044ec:	f003 030f 	and.w	r3, r3, #15
 80044f0:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80044f2:	693b      	ldr	r3, [r7, #16]
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3718      	adds	r7, #24
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}

080044fc <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b085      	sub	sp, #20
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004508:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004518:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800451a:	bf00      	nop
 800451c:	3714      	adds	r7, #20
 800451e:	46bd      	mov	sp, r7
 8004520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004524:	4770      	bx	lr

08004526 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004526:	b580      	push	{r7, lr}
 8004528:	b084      	sub	sp, #16
 800452a:	af00      	add	r7, sp, #0
 800452c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004532:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004538:	2b82      	cmp	r3, #130	@ 0x82
 800453a:	d111      	bne.n	8004560 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4618      	mov	r0, r3
 8004542:	f001 fc73 	bl	8005e2c <SDMMC_CmdStopTransfer>
 8004546:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d008      	beq.n	8004560 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	431a      	orrs	r2, r3
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800455a:	68f8      	ldr	r0, [r7, #12]
 800455c:	f7ff fdd4 	bl	8004108 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f022 0208 	bic.w	r2, r2, #8
 800456e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004578:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2201      	movs	r2, #1
 800457e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2200      	movs	r2, #0
 8004586:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8004588:	68f8      	ldr	r0, [r7, #12]
 800458a:	f002 f893 	bl	80066b4 <HAL_SD_RxCpltCallback>
#endif
}
 800458e:	bf00      	nop
 8004590:	3710      	adds	r7, #16
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}
	...

08004598 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b086      	sub	sp, #24
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045a4:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f7fd fe5c 	bl	8002264 <HAL_DMA_GetError>
 80045ac:	4603      	mov	r3, r0
 80045ae:	2b02      	cmp	r3, #2
 80045b0:	d03e      	beq.n	8004630 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045b8:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 80045ba:	697b      	ldr	r3, [r7, #20]
 80045bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045c0:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	d002      	beq.n	80045ce <SD_DMAError+0x36>
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d12d      	bne.n	800462a <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a19      	ldr	r2, [pc, #100]	@ (8004638 <SD_DMAError+0xa0>)
 80045d4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 80045e4:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045ea:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80045ee:	697b      	ldr	r3, [r7, #20]
 80045f0:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 80045f2:	6978      	ldr	r0, [r7, #20]
 80045f4:	f7ff ff62 	bl	80044bc <HAL_SD_GetCardState>
 80045f8:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	2b06      	cmp	r3, #6
 80045fe:	d002      	beq.n	8004606 <SD_DMAError+0x6e>
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	2b05      	cmp	r3, #5
 8004604:	d10a      	bne.n	800461c <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4618      	mov	r0, r3
 800460c:	f001 fc0e 	bl	8005e2c <SDMMC_CmdStopTransfer>
 8004610:	4602      	mov	r2, r0
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004616:	431a      	orrs	r2, r3
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	2201      	movs	r2, #1
 8004620:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	2200      	movs	r2, #0
 8004628:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800462a:	6978      	ldr	r0, [r7, #20]
 800462c:	f7ff fd6c 	bl	8004108 <HAL_SD_ErrorCallback>
#endif
  }
}
 8004630:	bf00      	nop
 8004632:	3718      	adds	r7, #24
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}
 8004638:	004005ff 	.word	0x004005ff

0800463c <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b084      	sub	sp, #16
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004648:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004652:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8004654:	68f8      	ldr	r0, [r7, #12]
 8004656:	f7ff ff31 	bl	80044bc <HAL_SD_GetCardState>
 800465a:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2201      	movs	r2, #1
 8004660:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2200      	movs	r2, #0
 8004668:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	2b06      	cmp	r3, #6
 800466e:	d002      	beq.n	8004676 <SD_DMATxAbort+0x3a>
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	2b05      	cmp	r3, #5
 8004674:	d10a      	bne.n	800468c <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4618      	mov	r0, r3
 800467c:	f001 fbd6 	bl	8005e2c <SDMMC_CmdStopTransfer>
 8004680:	4602      	mov	r2, r0
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004686:	431a      	orrs	r2, r3
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004690:	2b00      	cmp	r3, #0
 8004692:	d103      	bne.n	800469c <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8004694:	68f8      	ldr	r0, [r7, #12]
 8004696:	f001 fff9 	bl	800668c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800469a:	e002      	b.n	80046a2 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800469c:	68f8      	ldr	r0, [r7, #12]
 800469e:	f7ff fd33 	bl	8004108 <HAL_SD_ErrorCallback>
}
 80046a2:	bf00      	nop
 80046a4:	3710      	adds	r7, #16
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd80      	pop	{r7, pc}

080046aa <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 80046aa:	b580      	push	{r7, lr}
 80046ac:	b084      	sub	sp, #16
 80046ae:	af00      	add	r7, sp, #0
 80046b0:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046b6:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f240 523a 	movw	r2, #1338	@ 0x53a
 80046c0:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80046c2:	68f8      	ldr	r0, [r7, #12]
 80046c4:	f7ff fefa 	bl	80044bc <HAL_SD_GetCardState>
 80046c8:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2201      	movs	r2, #1
 80046ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2200      	movs	r2, #0
 80046d6:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	2b06      	cmp	r3, #6
 80046dc:	d002      	beq.n	80046e4 <SD_DMARxAbort+0x3a>
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	2b05      	cmp	r3, #5
 80046e2:	d10a      	bne.n	80046fa <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4618      	mov	r0, r3
 80046ea:	f001 fb9f 	bl	8005e2c <SDMMC_CmdStopTransfer>
 80046ee:	4602      	mov	r2, r0
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046f4:	431a      	orrs	r2, r3
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d103      	bne.n	800470a <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8004702:	68f8      	ldr	r0, [r7, #12]
 8004704:	f001 ffc2 	bl	800668c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004708:	e002      	b.n	8004710 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800470a:	68f8      	ldr	r0, [r7, #12]
 800470c:	f7ff fcfc 	bl	8004108 <HAL_SD_ErrorCallback>
}
 8004710:	bf00      	nop
 8004712:	3710      	adds	r7, #16
 8004714:	46bd      	mov	sp, r7
 8004716:	bd80      	pop	{r7, pc}

08004718 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004718:	b5b0      	push	{r4, r5, r7, lr}
 800471a:	b094      	sub	sp, #80	@ 0x50
 800471c:	af04      	add	r7, sp, #16
 800471e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8004720:	2301      	movs	r3, #1
 8004722:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4618      	mov	r0, r3
 800472a:	f001 fa51 	bl	8005bd0 <SDMMC_GetPowerState>
 800472e:	4603      	mov	r3, r0
 8004730:	2b00      	cmp	r3, #0
 8004732:	d102      	bne.n	800473a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004734:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004738:	e0b8      	b.n	80048ac <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800473e:	2b03      	cmp	r3, #3
 8004740:	d02f      	beq.n	80047a2 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4618      	mov	r0, r3
 8004748:	f001 fc38 	bl	8005fbc <SDMMC_CmdSendCID>
 800474c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800474e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004750:	2b00      	cmp	r3, #0
 8004752:	d001      	beq.n	8004758 <SD_InitCard+0x40>
    {
      return errorstate;
 8004754:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004756:	e0a9      	b.n	80048ac <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	2100      	movs	r1, #0
 800475e:	4618      	mov	r0, r3
 8004760:	f001 fa7b 	bl	8005c5a <SDMMC_GetResponse>
 8004764:	4602      	mov	r2, r0
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	2104      	movs	r1, #4
 8004770:	4618      	mov	r0, r3
 8004772:	f001 fa72 	bl	8005c5a <SDMMC_GetResponse>
 8004776:	4602      	mov	r2, r0
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	2108      	movs	r1, #8
 8004782:	4618      	mov	r0, r3
 8004784:	f001 fa69 	bl	8005c5a <SDMMC_GetResponse>
 8004788:	4602      	mov	r2, r0
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	210c      	movs	r1, #12
 8004794:	4618      	mov	r0, r3
 8004796:	f001 fa60 	bl	8005c5a <SDMMC_GetResponse>
 800479a:	4602      	mov	r2, r0
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047a6:	2b03      	cmp	r3, #3
 80047a8:	d00d      	beq.n	80047c6 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f107 020e 	add.w	r2, r7, #14
 80047b2:	4611      	mov	r1, r2
 80047b4:	4618      	mov	r0, r3
 80047b6:	f001 fc3e 	bl	8006036 <SDMMC_CmdSetRelAdd>
 80047ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80047bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d001      	beq.n	80047c6 <SD_InitCard+0xae>
    {
      return errorstate;
 80047c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047c4:	e072      	b.n	80048ac <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ca:	2b03      	cmp	r3, #3
 80047cc:	d036      	beq.n	800483c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80047ce:	89fb      	ldrh	r3, [r7, #14]
 80047d0:	461a      	mov	r2, r3
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047de:	041b      	lsls	r3, r3, #16
 80047e0:	4619      	mov	r1, r3
 80047e2:	4610      	mov	r0, r2
 80047e4:	f001 fc08 	bl	8005ff8 <SDMMC_CmdSendCSD>
 80047e8:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80047ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d001      	beq.n	80047f4 <SD_InitCard+0xdc>
    {
      return errorstate;
 80047f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047f2:	e05b      	b.n	80048ac <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	2100      	movs	r1, #0
 80047fa:	4618      	mov	r0, r3
 80047fc:	f001 fa2d 	bl	8005c5a <SDMMC_GetResponse>
 8004800:	4602      	mov	r2, r0
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	2104      	movs	r1, #4
 800480c:	4618      	mov	r0, r3
 800480e:	f001 fa24 	bl	8005c5a <SDMMC_GetResponse>
 8004812:	4602      	mov	r2, r0
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	2108      	movs	r1, #8
 800481e:	4618      	mov	r0, r3
 8004820:	f001 fa1b 	bl	8005c5a <SDMMC_GetResponse>
 8004824:	4602      	mov	r2, r0
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	210c      	movs	r1, #12
 8004830:	4618      	mov	r0, r3
 8004832:	f001 fa12 	bl	8005c5a <SDMMC_GetResponse>
 8004836:	4602      	mov	r2, r0
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	2104      	movs	r1, #4
 8004842:	4618      	mov	r0, r3
 8004844:	f001 fa09 	bl	8005c5a <SDMMC_GetResponse>
 8004848:	4603      	mov	r3, r0
 800484a:	0d1a      	lsrs	r2, r3, #20
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8004850:	f107 0310 	add.w	r3, r7, #16
 8004854:	4619      	mov	r1, r3
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f7ff fc60 	bl	800411c <HAL_SD_GetCardCSD>
 800485c:	4603      	mov	r3, r0
 800485e:	2b00      	cmp	r3, #0
 8004860:	d002      	beq.n	8004868 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004862:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004866:	e021      	b.n	80048ac <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6819      	ldr	r1, [r3, #0]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004870:	041b      	lsls	r3, r3, #16
 8004872:	2200      	movs	r2, #0
 8004874:	461c      	mov	r4, r3
 8004876:	4615      	mov	r5, r2
 8004878:	4622      	mov	r2, r4
 800487a:	462b      	mov	r3, r5
 800487c:	4608      	mov	r0, r1
 800487e:	f001 faf7 	bl	8005e70 <SDMMC_CmdSelDesel>
 8004882:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8004884:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004886:	2b00      	cmp	r3, #0
 8004888:	d001      	beq.n	800488e <SD_InitCard+0x176>
  {
    return errorstate;
 800488a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800488c:	e00e      	b.n	80048ac <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681d      	ldr	r5, [r3, #0]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	466c      	mov	r4, sp
 8004896:	f103 0210 	add.w	r2, r3, #16
 800489a:	ca07      	ldmia	r2, {r0, r1, r2}
 800489c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80048a0:	3304      	adds	r3, #4
 80048a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80048a4:	4628      	mov	r0, r5
 80048a6:	f001 f93b 	bl	8005b20 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80048aa:	2300      	movs	r3, #0
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	3740      	adds	r7, #64	@ 0x40
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bdb0      	pop	{r4, r5, r7, pc}

080048b4 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b086      	sub	sp, #24
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80048bc:	2300      	movs	r3, #0
 80048be:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80048c0:	2300      	movs	r3, #0
 80048c2:	617b      	str	r3, [r7, #20]
 80048c4:	2300      	movs	r3, #0
 80048c6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4618      	mov	r0, r3
 80048ce:	f001 faf2 	bl	8005eb6 <SDMMC_CmdGoIdleState>
 80048d2:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d001      	beq.n	80048de <SD_PowerON+0x2a>
  {
    return errorstate;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	e072      	b.n	80049c4 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4618      	mov	r0, r3
 80048e4:	f001 fb05 	bl	8005ef2 <SDMMC_CmdOperCond>
 80048e8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d00d      	beq.n	800490c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4618      	mov	r0, r3
 80048fc:	f001 fadb 	bl	8005eb6 <SDMMC_CmdGoIdleState>
 8004900:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d004      	beq.n	8004912 <SD_PowerON+0x5e>
    {
      return errorstate;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	e05b      	b.n	80049c4 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2201      	movs	r2, #1
 8004910:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004916:	2b01      	cmp	r3, #1
 8004918:	d137      	bne.n	800498a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	2100      	movs	r1, #0
 8004920:	4618      	mov	r0, r3
 8004922:	f001 fb05 	bl	8005f30 <SDMMC_CmdAppCommand>
 8004926:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d02d      	beq.n	800498a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800492e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004932:	e047      	b.n	80049c4 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2100      	movs	r1, #0
 800493a:	4618      	mov	r0, r3
 800493c:	f001 faf8 	bl	8005f30 <SDMMC_CmdAppCommand>
 8004940:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d001      	beq.n	800494c <SD_PowerON+0x98>
    {
      return errorstate;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	e03b      	b.n	80049c4 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	491e      	ldr	r1, [pc, #120]	@ (80049cc <SD_PowerON+0x118>)
 8004952:	4618      	mov	r0, r3
 8004954:	f001 fb0e 	bl	8005f74 <SDMMC_CmdAppOperCommand>
 8004958:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d002      	beq.n	8004966 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004960:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004964:	e02e      	b.n	80049c4 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	2100      	movs	r1, #0
 800496c:	4618      	mov	r0, r3
 800496e:	f001 f974 	bl	8005c5a <SDMMC_GetResponse>
 8004972:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	0fdb      	lsrs	r3, r3, #31
 8004978:	2b01      	cmp	r3, #1
 800497a:	d101      	bne.n	8004980 <SD_PowerON+0xcc>
 800497c:	2301      	movs	r3, #1
 800497e:	e000      	b.n	8004982 <SD_PowerON+0xce>
 8004980:	2300      	movs	r3, #0
 8004982:	613b      	str	r3, [r7, #16]

    count++;
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	3301      	adds	r3, #1
 8004988:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8004990:	4293      	cmp	r3, r2
 8004992:	d802      	bhi.n	800499a <SD_PowerON+0xe6>
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d0cc      	beq.n	8004934 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d902      	bls.n	80049aa <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80049a4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80049a8:	e00c      	b.n	80049c4 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d003      	beq.n	80049bc <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2201      	movs	r2, #1
 80049b8:	645a      	str	r2, [r3, #68]	@ 0x44
 80049ba:	e002      	b.n	80049c2 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 80049c2:	2300      	movs	r3, #0
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3718      	adds	r7, #24
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}
 80049cc:	c1100000 	.word	0xc1100000

080049d0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b084      	sub	sp, #16
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d102      	bne.n	80049e6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80049e0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80049e4:	e018      	b.n	8004a18 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681a      	ldr	r2, [r3, #0]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049ee:	041b      	lsls	r3, r3, #16
 80049f0:	4619      	mov	r1, r3
 80049f2:	4610      	mov	r0, r2
 80049f4:	f001 fb40 	bl	8006078 <SDMMC_CmdSendStatus>
 80049f8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d001      	beq.n	8004a04 <SD_SendStatus+0x34>
  {
    return errorstate;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	e009      	b.n	8004a18 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	2100      	movs	r1, #0
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f001 f925 	bl	8005c5a <SDMMC_GetResponse>
 8004a10:	4602      	mov	r2, r0
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8004a16:	2300      	movs	r3, #0
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3710      	adds	r7, #16
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}

08004a20 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b086      	sub	sp, #24
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a2c:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a32:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d03f      	beq.n	8004aba <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	617b      	str	r3, [r7, #20]
 8004a3e:	e033      	b.n	8004aa8 <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4618      	mov	r0, r3
 8004a46:	f001 f897 	bl	8005b78 <SDMMC_ReadFIFO>
 8004a4a:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	b2da      	uxtb	r2, r3
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	3301      	adds	r3, #1
 8004a58:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	3b01      	subs	r3, #1
 8004a5e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8004a60:	68bb      	ldr	r3, [r7, #8]
 8004a62:	0a1b      	lsrs	r3, r3, #8
 8004a64:	b2da      	uxtb	r2, r3
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	3301      	adds	r3, #1
 8004a6e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	3b01      	subs	r3, #1
 8004a74:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	0c1b      	lsrs	r3, r3, #16
 8004a7a:	b2da      	uxtb	r2, r3
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	3301      	adds	r3, #1
 8004a84:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	3b01      	subs	r3, #1
 8004a8a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	0e1b      	lsrs	r3, r3, #24
 8004a90:	b2da      	uxtb	r2, r3
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	3301      	adds	r3, #1
 8004a9a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	3b01      	subs	r3, #1
 8004aa0:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	3301      	adds	r3, #1
 8004aa6:	617b      	str	r3, [r7, #20]
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	2b07      	cmp	r3, #7
 8004aac:	d9c8      	bls.n	8004a40 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	68fa      	ldr	r2, [r7, #12]
 8004ab2:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	693a      	ldr	r2, [r7, #16]
 8004ab8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 8004aba:	bf00      	nop
 8004abc:	3718      	adds	r7, #24
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}

08004ac2 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8004ac2:	b580      	push	{r7, lr}
 8004ac4:	b086      	sub	sp, #24
 8004ac6:	af00      	add	r7, sp, #0
 8004ac8:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6a1b      	ldr	r3, [r3, #32]
 8004ace:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad4:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d043      	beq.n	8004b64 <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8004adc:	2300      	movs	r3, #0
 8004ade:	617b      	str	r3, [r7, #20]
 8004ae0:	e037      	b.n	8004b52 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	781b      	ldrb	r3, [r3, #0]
 8004ae6:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	3301      	adds	r3, #1
 8004aec:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	3b01      	subs	r3, #1
 8004af2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	781b      	ldrb	r3, [r3, #0]
 8004af8:	021a      	lsls	r2, r3, #8
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	3301      	adds	r3, #1
 8004b04:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	3b01      	subs	r3, #1
 8004b0a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	781b      	ldrb	r3, [r3, #0]
 8004b10:	041a      	lsls	r2, r3, #16
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	3301      	adds	r3, #1
 8004b1c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	3b01      	subs	r3, #1
 8004b22:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	781b      	ldrb	r3, [r3, #0]
 8004b28:	061a      	lsls	r2, r3, #24
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	3301      	adds	r3, #1
 8004b34:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	3b01      	subs	r3, #1
 8004b3a:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f107 0208 	add.w	r2, r7, #8
 8004b44:	4611      	mov	r1, r2
 8004b46:	4618      	mov	r0, r3
 8004b48:	f001 f823 	bl	8005b92 <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	3301      	adds	r3, #1
 8004b50:	617b      	str	r3, [r7, #20]
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	2b07      	cmp	r3, #7
 8004b56:	d9c4      	bls.n	8004ae2 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	68fa      	ldr	r2, [r7, #12]
 8004b5c:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	693a      	ldr	r2, [r7, #16]
 8004b62:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8004b64:	bf00      	nop
 8004b66:	3718      	adds	r7, #24
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}

08004b6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b082      	sub	sp, #8
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d101      	bne.n	8004b7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e049      	b.n	8004c12 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b84:	b2db      	uxtb	r3, r3
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d106      	bne.n	8004b98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f000 f841 	bl	8004c1a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2202      	movs	r2, #2
 8004b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681a      	ldr	r2, [r3, #0]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	3304      	adds	r3, #4
 8004ba8:	4619      	mov	r1, r3
 8004baa:	4610      	mov	r0, r2
 8004bac:	f000 f9e8 	bl	8004f80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2201      	movs	r2, #1
 8004bcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2201      	movs	r2, #1
 8004be4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2201      	movs	r2, #1
 8004bec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004c10:	2300      	movs	r3, #0
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3708      	adds	r7, #8
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}

08004c1a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004c1a:	b480      	push	{r7}
 8004c1c:	b083      	sub	sp, #12
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004c22:	bf00      	nop
 8004c24:	370c      	adds	r7, #12
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr
	...

08004c30 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b085      	sub	sp, #20
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d001      	beq.n	8004c48 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	e054      	b.n	8004cf2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2202      	movs	r2, #2
 8004c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	68da      	ldr	r2, [r3, #12]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f042 0201 	orr.w	r2, r2, #1
 8004c5e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a26      	ldr	r2, [pc, #152]	@ (8004d00 <HAL_TIM_Base_Start_IT+0xd0>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d022      	beq.n	8004cb0 <HAL_TIM_Base_Start_IT+0x80>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c72:	d01d      	beq.n	8004cb0 <HAL_TIM_Base_Start_IT+0x80>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a22      	ldr	r2, [pc, #136]	@ (8004d04 <HAL_TIM_Base_Start_IT+0xd4>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d018      	beq.n	8004cb0 <HAL_TIM_Base_Start_IT+0x80>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a21      	ldr	r2, [pc, #132]	@ (8004d08 <HAL_TIM_Base_Start_IT+0xd8>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d013      	beq.n	8004cb0 <HAL_TIM_Base_Start_IT+0x80>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a1f      	ldr	r2, [pc, #124]	@ (8004d0c <HAL_TIM_Base_Start_IT+0xdc>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d00e      	beq.n	8004cb0 <HAL_TIM_Base_Start_IT+0x80>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a1e      	ldr	r2, [pc, #120]	@ (8004d10 <HAL_TIM_Base_Start_IT+0xe0>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d009      	beq.n	8004cb0 <HAL_TIM_Base_Start_IT+0x80>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a1c      	ldr	r2, [pc, #112]	@ (8004d14 <HAL_TIM_Base_Start_IT+0xe4>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d004      	beq.n	8004cb0 <HAL_TIM_Base_Start_IT+0x80>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a1b      	ldr	r2, [pc, #108]	@ (8004d18 <HAL_TIM_Base_Start_IT+0xe8>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d115      	bne.n	8004cdc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	689a      	ldr	r2, [r3, #8]
 8004cb6:	4b19      	ldr	r3, [pc, #100]	@ (8004d1c <HAL_TIM_Base_Start_IT+0xec>)
 8004cb8:	4013      	ands	r3, r2
 8004cba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2b06      	cmp	r3, #6
 8004cc0:	d015      	beq.n	8004cee <HAL_TIM_Base_Start_IT+0xbe>
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cc8:	d011      	beq.n	8004cee <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f042 0201 	orr.w	r2, r2, #1
 8004cd8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cda:	e008      	b.n	8004cee <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f042 0201 	orr.w	r2, r2, #1
 8004cea:	601a      	str	r2, [r3, #0]
 8004cec:	e000      	b.n	8004cf0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cee:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004cf0:	2300      	movs	r3, #0
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	3714      	adds	r7, #20
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr
 8004cfe:	bf00      	nop
 8004d00:	40010000 	.word	0x40010000
 8004d04:	40000400 	.word	0x40000400
 8004d08:	40000800 	.word	0x40000800
 8004d0c:	40000c00 	.word	0x40000c00
 8004d10:	40010400 	.word	0x40010400
 8004d14:	40014000 	.word	0x40014000
 8004d18:	40001800 	.word	0x40001800
 8004d1c:	00010007 	.word	0x00010007

08004d20 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b084      	sub	sp, #16
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	68db      	ldr	r3, [r3, #12]
 8004d2e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	691b      	ldr	r3, [r3, #16]
 8004d36:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	f003 0302 	and.w	r3, r3, #2
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d020      	beq.n	8004d84 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	f003 0302 	and.w	r3, r3, #2
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d01b      	beq.n	8004d84 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f06f 0202 	mvn.w	r2, #2
 8004d54:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2201      	movs	r2, #1
 8004d5a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	699b      	ldr	r3, [r3, #24]
 8004d62:	f003 0303 	and.w	r3, r3, #3
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d003      	beq.n	8004d72 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f000 f8e9 	bl	8004f42 <HAL_TIM_IC_CaptureCallback>
 8004d70:	e005      	b.n	8004d7e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f000 f8db 	bl	8004f2e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	f000 f8ec 	bl	8004f56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2200      	movs	r2, #0
 8004d82:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	f003 0304 	and.w	r3, r3, #4
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d020      	beq.n	8004dd0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	f003 0304 	and.w	r3, r3, #4
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d01b      	beq.n	8004dd0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f06f 0204 	mvn.w	r2, #4
 8004da0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2202      	movs	r2, #2
 8004da6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	699b      	ldr	r3, [r3, #24]
 8004dae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d003      	beq.n	8004dbe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004db6:	6878      	ldr	r0, [r7, #4]
 8004db8:	f000 f8c3 	bl	8004f42 <HAL_TIM_IC_CaptureCallback>
 8004dbc:	e005      	b.n	8004dca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	f000 f8b5 	bl	8004f2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dc4:	6878      	ldr	r0, [r7, #4]
 8004dc6:	f000 f8c6 	bl	8004f56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	f003 0308 	and.w	r3, r3, #8
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d020      	beq.n	8004e1c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	f003 0308 	and.w	r3, r3, #8
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d01b      	beq.n	8004e1c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f06f 0208 	mvn.w	r2, #8
 8004dec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2204      	movs	r2, #4
 8004df2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	69db      	ldr	r3, [r3, #28]
 8004dfa:	f003 0303 	and.w	r3, r3, #3
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d003      	beq.n	8004e0a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f000 f89d 	bl	8004f42 <HAL_TIM_IC_CaptureCallback>
 8004e08:	e005      	b.n	8004e16 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f000 f88f 	bl	8004f2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	f000 f8a0 	bl	8004f56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	f003 0310 	and.w	r3, r3, #16
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d020      	beq.n	8004e68 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	f003 0310 	and.w	r3, r3, #16
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d01b      	beq.n	8004e68 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f06f 0210 	mvn.w	r2, #16
 8004e38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2208      	movs	r2, #8
 8004e3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	69db      	ldr	r3, [r3, #28]
 8004e46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d003      	beq.n	8004e56 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f000 f877 	bl	8004f42 <HAL_TIM_IC_CaptureCallback>
 8004e54:	e005      	b.n	8004e62 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f000 f869 	bl	8004f2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f000 f87a 	bl	8004f56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2200      	movs	r2, #0
 8004e66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	f003 0301 	and.w	r3, r3, #1
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d00c      	beq.n	8004e8c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	f003 0301 	and.w	r3, r3, #1
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d007      	beq.n	8004e8c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f06f 0201 	mvn.w	r2, #1
 8004e84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e86:	6878      	ldr	r0, [r7, #4]
 8004e88:	f7fc fa92 	bl	80013b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d104      	bne.n	8004ea0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d00c      	beq.n	8004eba <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d007      	beq.n	8004eba <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004eb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004eb4:	6878      	ldr	r0, [r7, #4]
 8004eb6:	f000 f919 	bl	80050ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d00c      	beq.n	8004ede <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d007      	beq.n	8004ede <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004ed6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004ed8:	6878      	ldr	r0, [r7, #4]
 8004eda:	f000 f911 	bl	8005100 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d00c      	beq.n	8004f02 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d007      	beq.n	8004f02 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004efa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f000 f834 	bl	8004f6a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	f003 0320 	and.w	r3, r3, #32
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d00c      	beq.n	8004f26 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f003 0320 	and.w	r3, r3, #32
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d007      	beq.n	8004f26 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f06f 0220 	mvn.w	r2, #32
 8004f1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f20:	6878      	ldr	r0, [r7, #4]
 8004f22:	f000 f8d9 	bl	80050d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f26:	bf00      	nop
 8004f28:	3710      	adds	r7, #16
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}

08004f2e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f2e:	b480      	push	{r7}
 8004f30:	b083      	sub	sp, #12
 8004f32:	af00      	add	r7, sp, #0
 8004f34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f36:	bf00      	nop
 8004f38:	370c      	adds	r7, #12
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr

08004f42 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f42:	b480      	push	{r7}
 8004f44:	b083      	sub	sp, #12
 8004f46:	af00      	add	r7, sp, #0
 8004f48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004f4a:	bf00      	nop
 8004f4c:	370c      	adds	r7, #12
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f54:	4770      	bx	lr

08004f56 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f56:	b480      	push	{r7}
 8004f58:	b083      	sub	sp, #12
 8004f5a:	af00      	add	r7, sp, #0
 8004f5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f5e:	bf00      	nop
 8004f60:	370c      	adds	r7, #12
 8004f62:	46bd      	mov	sp, r7
 8004f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f68:	4770      	bx	lr

08004f6a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f6a:	b480      	push	{r7}
 8004f6c:	b083      	sub	sp, #12
 8004f6e:	af00      	add	r7, sp, #0
 8004f70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f72:	bf00      	nop
 8004f74:	370c      	adds	r7, #12
 8004f76:	46bd      	mov	sp, r7
 8004f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7c:	4770      	bx	lr
	...

08004f80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b085      	sub	sp, #20
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
 8004f88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	4a46      	ldr	r2, [pc, #280]	@ (80050ac <TIM_Base_SetConfig+0x12c>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d013      	beq.n	8004fc0 <TIM_Base_SetConfig+0x40>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f9e:	d00f      	beq.n	8004fc0 <TIM_Base_SetConfig+0x40>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	4a43      	ldr	r2, [pc, #268]	@ (80050b0 <TIM_Base_SetConfig+0x130>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d00b      	beq.n	8004fc0 <TIM_Base_SetConfig+0x40>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	4a42      	ldr	r2, [pc, #264]	@ (80050b4 <TIM_Base_SetConfig+0x134>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d007      	beq.n	8004fc0 <TIM_Base_SetConfig+0x40>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	4a41      	ldr	r2, [pc, #260]	@ (80050b8 <TIM_Base_SetConfig+0x138>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d003      	beq.n	8004fc0 <TIM_Base_SetConfig+0x40>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	4a40      	ldr	r2, [pc, #256]	@ (80050bc <TIM_Base_SetConfig+0x13c>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d108      	bne.n	8004fd2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fc6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	68fa      	ldr	r2, [r7, #12]
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a35      	ldr	r2, [pc, #212]	@ (80050ac <TIM_Base_SetConfig+0x12c>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d02b      	beq.n	8005032 <TIM_Base_SetConfig+0xb2>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fe0:	d027      	beq.n	8005032 <TIM_Base_SetConfig+0xb2>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4a32      	ldr	r2, [pc, #200]	@ (80050b0 <TIM_Base_SetConfig+0x130>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d023      	beq.n	8005032 <TIM_Base_SetConfig+0xb2>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4a31      	ldr	r2, [pc, #196]	@ (80050b4 <TIM_Base_SetConfig+0x134>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d01f      	beq.n	8005032 <TIM_Base_SetConfig+0xb2>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a30      	ldr	r2, [pc, #192]	@ (80050b8 <TIM_Base_SetConfig+0x138>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d01b      	beq.n	8005032 <TIM_Base_SetConfig+0xb2>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4a2f      	ldr	r2, [pc, #188]	@ (80050bc <TIM_Base_SetConfig+0x13c>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d017      	beq.n	8005032 <TIM_Base_SetConfig+0xb2>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	4a2e      	ldr	r2, [pc, #184]	@ (80050c0 <TIM_Base_SetConfig+0x140>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d013      	beq.n	8005032 <TIM_Base_SetConfig+0xb2>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	4a2d      	ldr	r2, [pc, #180]	@ (80050c4 <TIM_Base_SetConfig+0x144>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d00f      	beq.n	8005032 <TIM_Base_SetConfig+0xb2>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	4a2c      	ldr	r2, [pc, #176]	@ (80050c8 <TIM_Base_SetConfig+0x148>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d00b      	beq.n	8005032 <TIM_Base_SetConfig+0xb2>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	4a2b      	ldr	r2, [pc, #172]	@ (80050cc <TIM_Base_SetConfig+0x14c>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d007      	beq.n	8005032 <TIM_Base_SetConfig+0xb2>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	4a2a      	ldr	r2, [pc, #168]	@ (80050d0 <TIM_Base_SetConfig+0x150>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d003      	beq.n	8005032 <TIM_Base_SetConfig+0xb2>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	4a29      	ldr	r2, [pc, #164]	@ (80050d4 <TIM_Base_SetConfig+0x154>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d108      	bne.n	8005044 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005038:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	68db      	ldr	r3, [r3, #12]
 800503e:	68fa      	ldr	r2, [r7, #12]
 8005040:	4313      	orrs	r3, r2
 8005042:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	695b      	ldr	r3, [r3, #20]
 800504e:	4313      	orrs	r3, r2
 8005050:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	68fa      	ldr	r2, [r7, #12]
 8005056:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	689a      	ldr	r2, [r3, #8]
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	4a10      	ldr	r2, [pc, #64]	@ (80050ac <TIM_Base_SetConfig+0x12c>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d003      	beq.n	8005078 <TIM_Base_SetConfig+0xf8>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	4a12      	ldr	r2, [pc, #72]	@ (80050bc <TIM_Base_SetConfig+0x13c>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d103      	bne.n	8005080 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	691a      	ldr	r2, [r3, #16]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2201      	movs	r2, #1
 8005084:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	691b      	ldr	r3, [r3, #16]
 800508a:	f003 0301 	and.w	r3, r3, #1
 800508e:	2b01      	cmp	r3, #1
 8005090:	d105      	bne.n	800509e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	691b      	ldr	r3, [r3, #16]
 8005096:	f023 0201 	bic.w	r2, r3, #1
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	611a      	str	r2, [r3, #16]
  }
}
 800509e:	bf00      	nop
 80050a0:	3714      	adds	r7, #20
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr
 80050aa:	bf00      	nop
 80050ac:	40010000 	.word	0x40010000
 80050b0:	40000400 	.word	0x40000400
 80050b4:	40000800 	.word	0x40000800
 80050b8:	40000c00 	.word	0x40000c00
 80050bc:	40010400 	.word	0x40010400
 80050c0:	40014000 	.word	0x40014000
 80050c4:	40014400 	.word	0x40014400
 80050c8:	40014800 	.word	0x40014800
 80050cc:	40001800 	.word	0x40001800
 80050d0:	40001c00 	.word	0x40001c00
 80050d4:	40002000 	.word	0x40002000

080050d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80050d8:	b480      	push	{r7}
 80050da:	b083      	sub	sp, #12
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80050e0:	bf00      	nop
 80050e2:	370c      	adds	r7, #12
 80050e4:	46bd      	mov	sp, r7
 80050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ea:	4770      	bx	lr

080050ec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b083      	sub	sp, #12
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80050f4:	bf00      	nop
 80050f6:	370c      	adds	r7, #12
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr

08005100 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005100:	b480      	push	{r7}
 8005102:	b083      	sub	sp, #12
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005108:	bf00      	nop
 800510a:	370c      	adds	r7, #12
 800510c:	46bd      	mov	sp, r7
 800510e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005112:	4770      	bx	lr

08005114 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b082      	sub	sp, #8
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d101      	bne.n	8005126 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005122:	2301      	movs	r3, #1
 8005124:	e040      	b.n	80051a8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800512a:	2b00      	cmp	r3, #0
 800512c:	d106      	bne.n	800513c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2200      	movs	r2, #0
 8005132:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f7fc fa88 	bl	800164c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2224      	movs	r2, #36	@ 0x24
 8005140:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	681a      	ldr	r2, [r3, #0]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f022 0201 	bic.w	r2, r2, #1
 8005150:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005156:	2b00      	cmp	r3, #0
 8005158:	d002      	beq.n	8005160 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f000 fb16 	bl	800578c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	f000 f8af 	bl	80052c4 <UART_SetConfig>
 8005166:	4603      	mov	r3, r0
 8005168:	2b01      	cmp	r3, #1
 800516a:	d101      	bne.n	8005170 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	e01b      	b.n	80051a8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	685a      	ldr	r2, [r3, #4]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800517e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	689a      	ldr	r2, [r3, #8]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800518e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	681a      	ldr	r2, [r3, #0]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f042 0201 	orr.w	r2, r2, #1
 800519e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80051a0:	6878      	ldr	r0, [r7, #4]
 80051a2:	f000 fb95 	bl	80058d0 <UART_CheckIdleState>
 80051a6:	4603      	mov	r3, r0
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	3708      	adds	r7, #8
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bd80      	pop	{r7, pc}

080051b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b08a      	sub	sp, #40	@ 0x28
 80051b4:	af02      	add	r7, sp, #8
 80051b6:	60f8      	str	r0, [r7, #12]
 80051b8:	60b9      	str	r1, [r7, #8]
 80051ba:	603b      	str	r3, [r7, #0]
 80051bc:	4613      	mov	r3, r2
 80051be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80051c4:	2b20      	cmp	r3, #32
 80051c6:	d177      	bne.n	80052b8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d002      	beq.n	80051d4 <HAL_UART_Transmit+0x24>
 80051ce:	88fb      	ldrh	r3, [r7, #6]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d101      	bne.n	80051d8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	e070      	b.n	80052ba <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2200      	movs	r2, #0
 80051dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2221      	movs	r2, #33	@ 0x21
 80051e4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051e6:	f7fc fc71 	bl	8001acc <HAL_GetTick>
 80051ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	88fa      	ldrh	r2, [r7, #6]
 80051f0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	88fa      	ldrh	r2, [r7, #6]
 80051f8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005204:	d108      	bne.n	8005218 <HAL_UART_Transmit+0x68>
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	691b      	ldr	r3, [r3, #16]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d104      	bne.n	8005218 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800520e:	2300      	movs	r3, #0
 8005210:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	61bb      	str	r3, [r7, #24]
 8005216:	e003      	b.n	8005220 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800521c:	2300      	movs	r3, #0
 800521e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005220:	e02f      	b.n	8005282 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	9300      	str	r3, [sp, #0]
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	2200      	movs	r2, #0
 800522a:	2180      	movs	r1, #128	@ 0x80
 800522c:	68f8      	ldr	r0, [r7, #12]
 800522e:	f000 fba6 	bl	800597e <UART_WaitOnFlagUntilTimeout>
 8005232:	4603      	mov	r3, r0
 8005234:	2b00      	cmp	r3, #0
 8005236:	d004      	beq.n	8005242 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2220      	movs	r2, #32
 800523c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800523e:	2303      	movs	r3, #3
 8005240:	e03b      	b.n	80052ba <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005242:	69fb      	ldr	r3, [r7, #28]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d10b      	bne.n	8005260 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005248:	69bb      	ldr	r3, [r7, #24]
 800524a:	881b      	ldrh	r3, [r3, #0]
 800524c:	461a      	mov	r2, r3
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005256:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005258:	69bb      	ldr	r3, [r7, #24]
 800525a:	3302      	adds	r3, #2
 800525c:	61bb      	str	r3, [r7, #24]
 800525e:	e007      	b.n	8005270 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005260:	69fb      	ldr	r3, [r7, #28]
 8005262:	781a      	ldrb	r2, [r3, #0]
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800526a:	69fb      	ldr	r3, [r7, #28]
 800526c:	3301      	adds	r3, #1
 800526e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005276:	b29b      	uxth	r3, r3
 8005278:	3b01      	subs	r3, #1
 800527a:	b29a      	uxth	r2, r3
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005288:	b29b      	uxth	r3, r3
 800528a:	2b00      	cmp	r3, #0
 800528c:	d1c9      	bne.n	8005222 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	9300      	str	r3, [sp, #0]
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	2200      	movs	r2, #0
 8005296:	2140      	movs	r1, #64	@ 0x40
 8005298:	68f8      	ldr	r0, [r7, #12]
 800529a:	f000 fb70 	bl	800597e <UART_WaitOnFlagUntilTimeout>
 800529e:	4603      	mov	r3, r0
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d004      	beq.n	80052ae <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2220      	movs	r2, #32
 80052a8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80052aa:	2303      	movs	r3, #3
 80052ac:	e005      	b.n	80052ba <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2220      	movs	r2, #32
 80052b2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80052b4:	2300      	movs	r3, #0
 80052b6:	e000      	b.n	80052ba <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80052b8:	2302      	movs	r3, #2
  }
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	3720      	adds	r7, #32
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}
	...

080052c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b088      	sub	sp, #32
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80052cc:	2300      	movs	r3, #0
 80052ce:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	689a      	ldr	r2, [r3, #8]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	691b      	ldr	r3, [r3, #16]
 80052d8:	431a      	orrs	r2, r3
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	695b      	ldr	r3, [r3, #20]
 80052de:	431a      	orrs	r2, r3
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	69db      	ldr	r3, [r3, #28]
 80052e4:	4313      	orrs	r3, r2
 80052e6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	681a      	ldr	r2, [r3, #0]
 80052ee:	4ba6      	ldr	r3, [pc, #664]	@ (8005588 <UART_SetConfig+0x2c4>)
 80052f0:	4013      	ands	r3, r2
 80052f2:	687a      	ldr	r2, [r7, #4]
 80052f4:	6812      	ldr	r2, [r2, #0]
 80052f6:	6979      	ldr	r1, [r7, #20]
 80052f8:	430b      	orrs	r3, r1
 80052fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	68da      	ldr	r2, [r3, #12]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	430a      	orrs	r2, r1
 8005310:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	699b      	ldr	r3, [r3, #24]
 8005316:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6a1b      	ldr	r3, [r3, #32]
 800531c:	697a      	ldr	r2, [r7, #20]
 800531e:	4313      	orrs	r3, r2
 8005320:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	697a      	ldr	r2, [r7, #20]
 8005332:	430a      	orrs	r2, r1
 8005334:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a94      	ldr	r2, [pc, #592]	@ (800558c <UART_SetConfig+0x2c8>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d120      	bne.n	8005382 <UART_SetConfig+0xbe>
 8005340:	4b93      	ldr	r3, [pc, #588]	@ (8005590 <UART_SetConfig+0x2cc>)
 8005342:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005346:	f003 0303 	and.w	r3, r3, #3
 800534a:	2b03      	cmp	r3, #3
 800534c:	d816      	bhi.n	800537c <UART_SetConfig+0xb8>
 800534e:	a201      	add	r2, pc, #4	@ (adr r2, 8005354 <UART_SetConfig+0x90>)
 8005350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005354:	08005365 	.word	0x08005365
 8005358:	08005371 	.word	0x08005371
 800535c:	0800536b 	.word	0x0800536b
 8005360:	08005377 	.word	0x08005377
 8005364:	2301      	movs	r3, #1
 8005366:	77fb      	strb	r3, [r7, #31]
 8005368:	e150      	b.n	800560c <UART_SetConfig+0x348>
 800536a:	2302      	movs	r3, #2
 800536c:	77fb      	strb	r3, [r7, #31]
 800536e:	e14d      	b.n	800560c <UART_SetConfig+0x348>
 8005370:	2304      	movs	r3, #4
 8005372:	77fb      	strb	r3, [r7, #31]
 8005374:	e14a      	b.n	800560c <UART_SetConfig+0x348>
 8005376:	2308      	movs	r3, #8
 8005378:	77fb      	strb	r3, [r7, #31]
 800537a:	e147      	b.n	800560c <UART_SetConfig+0x348>
 800537c:	2310      	movs	r3, #16
 800537e:	77fb      	strb	r3, [r7, #31]
 8005380:	e144      	b.n	800560c <UART_SetConfig+0x348>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a83      	ldr	r2, [pc, #524]	@ (8005594 <UART_SetConfig+0x2d0>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d132      	bne.n	80053f2 <UART_SetConfig+0x12e>
 800538c:	4b80      	ldr	r3, [pc, #512]	@ (8005590 <UART_SetConfig+0x2cc>)
 800538e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005392:	f003 030c 	and.w	r3, r3, #12
 8005396:	2b0c      	cmp	r3, #12
 8005398:	d828      	bhi.n	80053ec <UART_SetConfig+0x128>
 800539a:	a201      	add	r2, pc, #4	@ (adr r2, 80053a0 <UART_SetConfig+0xdc>)
 800539c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053a0:	080053d5 	.word	0x080053d5
 80053a4:	080053ed 	.word	0x080053ed
 80053a8:	080053ed 	.word	0x080053ed
 80053ac:	080053ed 	.word	0x080053ed
 80053b0:	080053e1 	.word	0x080053e1
 80053b4:	080053ed 	.word	0x080053ed
 80053b8:	080053ed 	.word	0x080053ed
 80053bc:	080053ed 	.word	0x080053ed
 80053c0:	080053db 	.word	0x080053db
 80053c4:	080053ed 	.word	0x080053ed
 80053c8:	080053ed 	.word	0x080053ed
 80053cc:	080053ed 	.word	0x080053ed
 80053d0:	080053e7 	.word	0x080053e7
 80053d4:	2300      	movs	r3, #0
 80053d6:	77fb      	strb	r3, [r7, #31]
 80053d8:	e118      	b.n	800560c <UART_SetConfig+0x348>
 80053da:	2302      	movs	r3, #2
 80053dc:	77fb      	strb	r3, [r7, #31]
 80053de:	e115      	b.n	800560c <UART_SetConfig+0x348>
 80053e0:	2304      	movs	r3, #4
 80053e2:	77fb      	strb	r3, [r7, #31]
 80053e4:	e112      	b.n	800560c <UART_SetConfig+0x348>
 80053e6:	2308      	movs	r3, #8
 80053e8:	77fb      	strb	r3, [r7, #31]
 80053ea:	e10f      	b.n	800560c <UART_SetConfig+0x348>
 80053ec:	2310      	movs	r3, #16
 80053ee:	77fb      	strb	r3, [r7, #31]
 80053f0:	e10c      	b.n	800560c <UART_SetConfig+0x348>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a68      	ldr	r2, [pc, #416]	@ (8005598 <UART_SetConfig+0x2d4>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d120      	bne.n	800543e <UART_SetConfig+0x17a>
 80053fc:	4b64      	ldr	r3, [pc, #400]	@ (8005590 <UART_SetConfig+0x2cc>)
 80053fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005402:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005406:	2b30      	cmp	r3, #48	@ 0x30
 8005408:	d013      	beq.n	8005432 <UART_SetConfig+0x16e>
 800540a:	2b30      	cmp	r3, #48	@ 0x30
 800540c:	d814      	bhi.n	8005438 <UART_SetConfig+0x174>
 800540e:	2b20      	cmp	r3, #32
 8005410:	d009      	beq.n	8005426 <UART_SetConfig+0x162>
 8005412:	2b20      	cmp	r3, #32
 8005414:	d810      	bhi.n	8005438 <UART_SetConfig+0x174>
 8005416:	2b00      	cmp	r3, #0
 8005418:	d002      	beq.n	8005420 <UART_SetConfig+0x15c>
 800541a:	2b10      	cmp	r3, #16
 800541c:	d006      	beq.n	800542c <UART_SetConfig+0x168>
 800541e:	e00b      	b.n	8005438 <UART_SetConfig+0x174>
 8005420:	2300      	movs	r3, #0
 8005422:	77fb      	strb	r3, [r7, #31]
 8005424:	e0f2      	b.n	800560c <UART_SetConfig+0x348>
 8005426:	2302      	movs	r3, #2
 8005428:	77fb      	strb	r3, [r7, #31]
 800542a:	e0ef      	b.n	800560c <UART_SetConfig+0x348>
 800542c:	2304      	movs	r3, #4
 800542e:	77fb      	strb	r3, [r7, #31]
 8005430:	e0ec      	b.n	800560c <UART_SetConfig+0x348>
 8005432:	2308      	movs	r3, #8
 8005434:	77fb      	strb	r3, [r7, #31]
 8005436:	e0e9      	b.n	800560c <UART_SetConfig+0x348>
 8005438:	2310      	movs	r3, #16
 800543a:	77fb      	strb	r3, [r7, #31]
 800543c:	e0e6      	b.n	800560c <UART_SetConfig+0x348>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a56      	ldr	r2, [pc, #344]	@ (800559c <UART_SetConfig+0x2d8>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d120      	bne.n	800548a <UART_SetConfig+0x1c6>
 8005448:	4b51      	ldr	r3, [pc, #324]	@ (8005590 <UART_SetConfig+0x2cc>)
 800544a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800544e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005452:	2bc0      	cmp	r3, #192	@ 0xc0
 8005454:	d013      	beq.n	800547e <UART_SetConfig+0x1ba>
 8005456:	2bc0      	cmp	r3, #192	@ 0xc0
 8005458:	d814      	bhi.n	8005484 <UART_SetConfig+0x1c0>
 800545a:	2b80      	cmp	r3, #128	@ 0x80
 800545c:	d009      	beq.n	8005472 <UART_SetConfig+0x1ae>
 800545e:	2b80      	cmp	r3, #128	@ 0x80
 8005460:	d810      	bhi.n	8005484 <UART_SetConfig+0x1c0>
 8005462:	2b00      	cmp	r3, #0
 8005464:	d002      	beq.n	800546c <UART_SetConfig+0x1a8>
 8005466:	2b40      	cmp	r3, #64	@ 0x40
 8005468:	d006      	beq.n	8005478 <UART_SetConfig+0x1b4>
 800546a:	e00b      	b.n	8005484 <UART_SetConfig+0x1c0>
 800546c:	2300      	movs	r3, #0
 800546e:	77fb      	strb	r3, [r7, #31]
 8005470:	e0cc      	b.n	800560c <UART_SetConfig+0x348>
 8005472:	2302      	movs	r3, #2
 8005474:	77fb      	strb	r3, [r7, #31]
 8005476:	e0c9      	b.n	800560c <UART_SetConfig+0x348>
 8005478:	2304      	movs	r3, #4
 800547a:	77fb      	strb	r3, [r7, #31]
 800547c:	e0c6      	b.n	800560c <UART_SetConfig+0x348>
 800547e:	2308      	movs	r3, #8
 8005480:	77fb      	strb	r3, [r7, #31]
 8005482:	e0c3      	b.n	800560c <UART_SetConfig+0x348>
 8005484:	2310      	movs	r3, #16
 8005486:	77fb      	strb	r3, [r7, #31]
 8005488:	e0c0      	b.n	800560c <UART_SetConfig+0x348>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a44      	ldr	r2, [pc, #272]	@ (80055a0 <UART_SetConfig+0x2dc>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d125      	bne.n	80054e0 <UART_SetConfig+0x21c>
 8005494:	4b3e      	ldr	r3, [pc, #248]	@ (8005590 <UART_SetConfig+0x2cc>)
 8005496:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800549a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800549e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054a2:	d017      	beq.n	80054d4 <UART_SetConfig+0x210>
 80054a4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054a8:	d817      	bhi.n	80054da <UART_SetConfig+0x216>
 80054aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054ae:	d00b      	beq.n	80054c8 <UART_SetConfig+0x204>
 80054b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054b4:	d811      	bhi.n	80054da <UART_SetConfig+0x216>
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d003      	beq.n	80054c2 <UART_SetConfig+0x1fe>
 80054ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054be:	d006      	beq.n	80054ce <UART_SetConfig+0x20a>
 80054c0:	e00b      	b.n	80054da <UART_SetConfig+0x216>
 80054c2:	2300      	movs	r3, #0
 80054c4:	77fb      	strb	r3, [r7, #31]
 80054c6:	e0a1      	b.n	800560c <UART_SetConfig+0x348>
 80054c8:	2302      	movs	r3, #2
 80054ca:	77fb      	strb	r3, [r7, #31]
 80054cc:	e09e      	b.n	800560c <UART_SetConfig+0x348>
 80054ce:	2304      	movs	r3, #4
 80054d0:	77fb      	strb	r3, [r7, #31]
 80054d2:	e09b      	b.n	800560c <UART_SetConfig+0x348>
 80054d4:	2308      	movs	r3, #8
 80054d6:	77fb      	strb	r3, [r7, #31]
 80054d8:	e098      	b.n	800560c <UART_SetConfig+0x348>
 80054da:	2310      	movs	r3, #16
 80054dc:	77fb      	strb	r3, [r7, #31]
 80054de:	e095      	b.n	800560c <UART_SetConfig+0x348>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a2f      	ldr	r2, [pc, #188]	@ (80055a4 <UART_SetConfig+0x2e0>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d125      	bne.n	8005536 <UART_SetConfig+0x272>
 80054ea:	4b29      	ldr	r3, [pc, #164]	@ (8005590 <UART_SetConfig+0x2cc>)
 80054ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054f0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80054f4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80054f8:	d017      	beq.n	800552a <UART_SetConfig+0x266>
 80054fa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80054fe:	d817      	bhi.n	8005530 <UART_SetConfig+0x26c>
 8005500:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005504:	d00b      	beq.n	800551e <UART_SetConfig+0x25a>
 8005506:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800550a:	d811      	bhi.n	8005530 <UART_SetConfig+0x26c>
 800550c:	2b00      	cmp	r3, #0
 800550e:	d003      	beq.n	8005518 <UART_SetConfig+0x254>
 8005510:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005514:	d006      	beq.n	8005524 <UART_SetConfig+0x260>
 8005516:	e00b      	b.n	8005530 <UART_SetConfig+0x26c>
 8005518:	2301      	movs	r3, #1
 800551a:	77fb      	strb	r3, [r7, #31]
 800551c:	e076      	b.n	800560c <UART_SetConfig+0x348>
 800551e:	2302      	movs	r3, #2
 8005520:	77fb      	strb	r3, [r7, #31]
 8005522:	e073      	b.n	800560c <UART_SetConfig+0x348>
 8005524:	2304      	movs	r3, #4
 8005526:	77fb      	strb	r3, [r7, #31]
 8005528:	e070      	b.n	800560c <UART_SetConfig+0x348>
 800552a:	2308      	movs	r3, #8
 800552c:	77fb      	strb	r3, [r7, #31]
 800552e:	e06d      	b.n	800560c <UART_SetConfig+0x348>
 8005530:	2310      	movs	r3, #16
 8005532:	77fb      	strb	r3, [r7, #31]
 8005534:	e06a      	b.n	800560c <UART_SetConfig+0x348>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a1b      	ldr	r2, [pc, #108]	@ (80055a8 <UART_SetConfig+0x2e4>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d138      	bne.n	80055b2 <UART_SetConfig+0x2ee>
 8005540:	4b13      	ldr	r3, [pc, #76]	@ (8005590 <UART_SetConfig+0x2cc>)
 8005542:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005546:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800554a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800554e:	d017      	beq.n	8005580 <UART_SetConfig+0x2bc>
 8005550:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005554:	d82a      	bhi.n	80055ac <UART_SetConfig+0x2e8>
 8005556:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800555a:	d00b      	beq.n	8005574 <UART_SetConfig+0x2b0>
 800555c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005560:	d824      	bhi.n	80055ac <UART_SetConfig+0x2e8>
 8005562:	2b00      	cmp	r3, #0
 8005564:	d003      	beq.n	800556e <UART_SetConfig+0x2aa>
 8005566:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800556a:	d006      	beq.n	800557a <UART_SetConfig+0x2b6>
 800556c:	e01e      	b.n	80055ac <UART_SetConfig+0x2e8>
 800556e:	2300      	movs	r3, #0
 8005570:	77fb      	strb	r3, [r7, #31]
 8005572:	e04b      	b.n	800560c <UART_SetConfig+0x348>
 8005574:	2302      	movs	r3, #2
 8005576:	77fb      	strb	r3, [r7, #31]
 8005578:	e048      	b.n	800560c <UART_SetConfig+0x348>
 800557a:	2304      	movs	r3, #4
 800557c:	77fb      	strb	r3, [r7, #31]
 800557e:	e045      	b.n	800560c <UART_SetConfig+0x348>
 8005580:	2308      	movs	r3, #8
 8005582:	77fb      	strb	r3, [r7, #31]
 8005584:	e042      	b.n	800560c <UART_SetConfig+0x348>
 8005586:	bf00      	nop
 8005588:	efff69f3 	.word	0xefff69f3
 800558c:	40011000 	.word	0x40011000
 8005590:	40023800 	.word	0x40023800
 8005594:	40004400 	.word	0x40004400
 8005598:	40004800 	.word	0x40004800
 800559c:	40004c00 	.word	0x40004c00
 80055a0:	40005000 	.word	0x40005000
 80055a4:	40011400 	.word	0x40011400
 80055a8:	40007800 	.word	0x40007800
 80055ac:	2310      	movs	r3, #16
 80055ae:	77fb      	strb	r3, [r7, #31]
 80055b0:	e02c      	b.n	800560c <UART_SetConfig+0x348>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4a72      	ldr	r2, [pc, #456]	@ (8005780 <UART_SetConfig+0x4bc>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d125      	bne.n	8005608 <UART_SetConfig+0x344>
 80055bc:	4b71      	ldr	r3, [pc, #452]	@ (8005784 <UART_SetConfig+0x4c0>)
 80055be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055c2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80055c6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80055ca:	d017      	beq.n	80055fc <UART_SetConfig+0x338>
 80055cc:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80055d0:	d817      	bhi.n	8005602 <UART_SetConfig+0x33e>
 80055d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055d6:	d00b      	beq.n	80055f0 <UART_SetConfig+0x32c>
 80055d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055dc:	d811      	bhi.n	8005602 <UART_SetConfig+0x33e>
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d003      	beq.n	80055ea <UART_SetConfig+0x326>
 80055e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055e6:	d006      	beq.n	80055f6 <UART_SetConfig+0x332>
 80055e8:	e00b      	b.n	8005602 <UART_SetConfig+0x33e>
 80055ea:	2300      	movs	r3, #0
 80055ec:	77fb      	strb	r3, [r7, #31]
 80055ee:	e00d      	b.n	800560c <UART_SetConfig+0x348>
 80055f0:	2302      	movs	r3, #2
 80055f2:	77fb      	strb	r3, [r7, #31]
 80055f4:	e00a      	b.n	800560c <UART_SetConfig+0x348>
 80055f6:	2304      	movs	r3, #4
 80055f8:	77fb      	strb	r3, [r7, #31]
 80055fa:	e007      	b.n	800560c <UART_SetConfig+0x348>
 80055fc:	2308      	movs	r3, #8
 80055fe:	77fb      	strb	r3, [r7, #31]
 8005600:	e004      	b.n	800560c <UART_SetConfig+0x348>
 8005602:	2310      	movs	r3, #16
 8005604:	77fb      	strb	r3, [r7, #31]
 8005606:	e001      	b.n	800560c <UART_SetConfig+0x348>
 8005608:	2310      	movs	r3, #16
 800560a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	69db      	ldr	r3, [r3, #28]
 8005610:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005614:	d15b      	bne.n	80056ce <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8005616:	7ffb      	ldrb	r3, [r7, #31]
 8005618:	2b08      	cmp	r3, #8
 800561a:	d828      	bhi.n	800566e <UART_SetConfig+0x3aa>
 800561c:	a201      	add	r2, pc, #4	@ (adr r2, 8005624 <UART_SetConfig+0x360>)
 800561e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005622:	bf00      	nop
 8005624:	08005649 	.word	0x08005649
 8005628:	08005651 	.word	0x08005651
 800562c:	08005659 	.word	0x08005659
 8005630:	0800566f 	.word	0x0800566f
 8005634:	0800565f 	.word	0x0800565f
 8005638:	0800566f 	.word	0x0800566f
 800563c:	0800566f 	.word	0x0800566f
 8005640:	0800566f 	.word	0x0800566f
 8005644:	08005667 	.word	0x08005667
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005648:	f7fd fd1e 	bl	8003088 <HAL_RCC_GetPCLK1Freq>
 800564c:	61b8      	str	r0, [r7, #24]
        break;
 800564e:	e013      	b.n	8005678 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005650:	f7fd fd2e 	bl	80030b0 <HAL_RCC_GetPCLK2Freq>
 8005654:	61b8      	str	r0, [r7, #24]
        break;
 8005656:	e00f      	b.n	8005678 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005658:	4b4b      	ldr	r3, [pc, #300]	@ (8005788 <UART_SetConfig+0x4c4>)
 800565a:	61bb      	str	r3, [r7, #24]
        break;
 800565c:	e00c      	b.n	8005678 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800565e:	f7fd fc41 	bl	8002ee4 <HAL_RCC_GetSysClockFreq>
 8005662:	61b8      	str	r0, [r7, #24]
        break;
 8005664:	e008      	b.n	8005678 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005666:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800566a:	61bb      	str	r3, [r7, #24]
        break;
 800566c:	e004      	b.n	8005678 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800566e:	2300      	movs	r3, #0
 8005670:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005672:	2301      	movs	r3, #1
 8005674:	77bb      	strb	r3, [r7, #30]
        break;
 8005676:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005678:	69bb      	ldr	r3, [r7, #24]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d074      	beq.n	8005768 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800567e:	69bb      	ldr	r3, [r7, #24]
 8005680:	005a      	lsls	r2, r3, #1
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	085b      	lsrs	r3, r3, #1
 8005688:	441a      	add	r2, r3
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005692:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	2b0f      	cmp	r3, #15
 8005698:	d916      	bls.n	80056c8 <UART_SetConfig+0x404>
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056a0:	d212      	bcs.n	80056c8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80056a2:	693b      	ldr	r3, [r7, #16]
 80056a4:	b29b      	uxth	r3, r3
 80056a6:	f023 030f 	bic.w	r3, r3, #15
 80056aa:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	085b      	lsrs	r3, r3, #1
 80056b0:	b29b      	uxth	r3, r3
 80056b2:	f003 0307 	and.w	r3, r3, #7
 80056b6:	b29a      	uxth	r2, r3
 80056b8:	89fb      	ldrh	r3, [r7, #14]
 80056ba:	4313      	orrs	r3, r2
 80056bc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	89fa      	ldrh	r2, [r7, #14]
 80056c4:	60da      	str	r2, [r3, #12]
 80056c6:	e04f      	b.n	8005768 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80056c8:	2301      	movs	r3, #1
 80056ca:	77bb      	strb	r3, [r7, #30]
 80056cc:	e04c      	b.n	8005768 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80056ce:	7ffb      	ldrb	r3, [r7, #31]
 80056d0:	2b08      	cmp	r3, #8
 80056d2:	d828      	bhi.n	8005726 <UART_SetConfig+0x462>
 80056d4:	a201      	add	r2, pc, #4	@ (adr r2, 80056dc <UART_SetConfig+0x418>)
 80056d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056da:	bf00      	nop
 80056dc:	08005701 	.word	0x08005701
 80056e0:	08005709 	.word	0x08005709
 80056e4:	08005711 	.word	0x08005711
 80056e8:	08005727 	.word	0x08005727
 80056ec:	08005717 	.word	0x08005717
 80056f0:	08005727 	.word	0x08005727
 80056f4:	08005727 	.word	0x08005727
 80056f8:	08005727 	.word	0x08005727
 80056fc:	0800571f 	.word	0x0800571f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005700:	f7fd fcc2 	bl	8003088 <HAL_RCC_GetPCLK1Freq>
 8005704:	61b8      	str	r0, [r7, #24]
        break;
 8005706:	e013      	b.n	8005730 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005708:	f7fd fcd2 	bl	80030b0 <HAL_RCC_GetPCLK2Freq>
 800570c:	61b8      	str	r0, [r7, #24]
        break;
 800570e:	e00f      	b.n	8005730 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005710:	4b1d      	ldr	r3, [pc, #116]	@ (8005788 <UART_SetConfig+0x4c4>)
 8005712:	61bb      	str	r3, [r7, #24]
        break;
 8005714:	e00c      	b.n	8005730 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005716:	f7fd fbe5 	bl	8002ee4 <HAL_RCC_GetSysClockFreq>
 800571a:	61b8      	str	r0, [r7, #24]
        break;
 800571c:	e008      	b.n	8005730 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800571e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005722:	61bb      	str	r3, [r7, #24]
        break;
 8005724:	e004      	b.n	8005730 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8005726:	2300      	movs	r3, #0
 8005728:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800572a:	2301      	movs	r3, #1
 800572c:	77bb      	strb	r3, [r7, #30]
        break;
 800572e:	bf00      	nop
    }

    if (pclk != 0U)
 8005730:	69bb      	ldr	r3, [r7, #24]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d018      	beq.n	8005768 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	085a      	lsrs	r2, r3, #1
 800573c:	69bb      	ldr	r3, [r7, #24]
 800573e:	441a      	add	r2, r3
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	fbb2 f3f3 	udiv	r3, r2, r3
 8005748:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	2b0f      	cmp	r3, #15
 800574e:	d909      	bls.n	8005764 <UART_SetConfig+0x4a0>
 8005750:	693b      	ldr	r3, [r7, #16]
 8005752:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005756:	d205      	bcs.n	8005764 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	b29a      	uxth	r2, r3
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	60da      	str	r2, [r3, #12]
 8005762:	e001      	b.n	8005768 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005764:	2301      	movs	r3, #1
 8005766:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2200      	movs	r2, #0
 800576c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2200      	movs	r2, #0
 8005772:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005774:	7fbb      	ldrb	r3, [r7, #30]
}
 8005776:	4618      	mov	r0, r3
 8005778:	3720      	adds	r7, #32
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}
 800577e:	bf00      	nop
 8005780:	40007c00 	.word	0x40007c00
 8005784:	40023800 	.word	0x40023800
 8005788:	00f42400 	.word	0x00f42400

0800578c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800578c:	b480      	push	{r7}
 800578e:	b083      	sub	sp, #12
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005798:	f003 0308 	and.w	r3, r3, #8
 800579c:	2b00      	cmp	r3, #0
 800579e:	d00a      	beq.n	80057b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	430a      	orrs	r2, r1
 80057b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ba:	f003 0301 	and.w	r3, r3, #1
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d00a      	beq.n	80057d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	430a      	orrs	r2, r1
 80057d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057dc:	f003 0302 	and.w	r3, r3, #2
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d00a      	beq.n	80057fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	430a      	orrs	r2, r1
 80057f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057fe:	f003 0304 	and.w	r3, r3, #4
 8005802:	2b00      	cmp	r3, #0
 8005804:	d00a      	beq.n	800581c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	430a      	orrs	r2, r1
 800581a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005820:	f003 0310 	and.w	r3, r3, #16
 8005824:	2b00      	cmp	r3, #0
 8005826:	d00a      	beq.n	800583e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	689b      	ldr	r3, [r3, #8]
 800582e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	430a      	orrs	r2, r1
 800583c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005842:	f003 0320 	and.w	r3, r3, #32
 8005846:	2b00      	cmp	r3, #0
 8005848:	d00a      	beq.n	8005860 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	430a      	orrs	r2, r1
 800585e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005864:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005868:	2b00      	cmp	r3, #0
 800586a:	d01a      	beq.n	80058a2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	430a      	orrs	r2, r1
 8005880:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005886:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800588a:	d10a      	bne.n	80058a2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	430a      	orrs	r2, r1
 80058a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d00a      	beq.n	80058c4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	430a      	orrs	r2, r1
 80058c2:	605a      	str	r2, [r3, #4]
  }
}
 80058c4:	bf00      	nop
 80058c6:	370c      	adds	r7, #12
 80058c8:	46bd      	mov	sp, r7
 80058ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ce:	4770      	bx	lr

080058d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b08c      	sub	sp, #48	@ 0x30
 80058d4:	af02      	add	r7, sp, #8
 80058d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2200      	movs	r2, #0
 80058dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80058e0:	f7fc f8f4 	bl	8001acc <HAL_GetTick>
 80058e4:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f003 0308 	and.w	r3, r3, #8
 80058f0:	2b08      	cmp	r3, #8
 80058f2:	d12e      	bne.n	8005952 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80058f4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80058f8:	9300      	str	r3, [sp, #0]
 80058fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058fc:	2200      	movs	r2, #0
 80058fe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f000 f83b 	bl	800597e <UART_WaitOnFlagUntilTimeout>
 8005908:	4603      	mov	r3, r0
 800590a:	2b00      	cmp	r3, #0
 800590c:	d021      	beq.n	8005952 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	e853 3f00 	ldrex	r3, [r3]
 800591a:	60fb      	str	r3, [r7, #12]
   return(result);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005922:	623b      	str	r3, [r7, #32]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	461a      	mov	r2, r3
 800592a:	6a3b      	ldr	r3, [r7, #32]
 800592c:	61fb      	str	r3, [r7, #28]
 800592e:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005930:	69b9      	ldr	r1, [r7, #24]
 8005932:	69fa      	ldr	r2, [r7, #28]
 8005934:	e841 2300 	strex	r3, r2, [r1]
 8005938:	617b      	str	r3, [r7, #20]
   return(result);
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d1e6      	bne.n	800590e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2220      	movs	r2, #32
 8005944:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2200      	movs	r2, #0
 800594a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800594e:	2303      	movs	r3, #3
 8005950:	e011      	b.n	8005976 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2220      	movs	r2, #32
 8005956:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2220      	movs	r2, #32
 800595c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2200      	movs	r2, #0
 8005964:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2200      	movs	r2, #0
 800596a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2200      	movs	r2, #0
 8005970:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005974:	2300      	movs	r3, #0
}
 8005976:	4618      	mov	r0, r3
 8005978:	3728      	adds	r7, #40	@ 0x28
 800597a:	46bd      	mov	sp, r7
 800597c:	bd80      	pop	{r7, pc}

0800597e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800597e:	b580      	push	{r7, lr}
 8005980:	b084      	sub	sp, #16
 8005982:	af00      	add	r7, sp, #0
 8005984:	60f8      	str	r0, [r7, #12]
 8005986:	60b9      	str	r1, [r7, #8]
 8005988:	603b      	str	r3, [r7, #0]
 800598a:	4613      	mov	r3, r2
 800598c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800598e:	e04f      	b.n	8005a30 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005990:	69bb      	ldr	r3, [r7, #24]
 8005992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005996:	d04b      	beq.n	8005a30 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005998:	f7fc f898 	bl	8001acc <HAL_GetTick>
 800599c:	4602      	mov	r2, r0
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	1ad3      	subs	r3, r2, r3
 80059a2:	69ba      	ldr	r2, [r7, #24]
 80059a4:	429a      	cmp	r2, r3
 80059a6:	d302      	bcc.n	80059ae <UART_WaitOnFlagUntilTimeout+0x30>
 80059a8:	69bb      	ldr	r3, [r7, #24]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d101      	bne.n	80059b2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80059ae:	2303      	movs	r3, #3
 80059b0:	e04e      	b.n	8005a50 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f003 0304 	and.w	r3, r3, #4
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d037      	beq.n	8005a30 <UART_WaitOnFlagUntilTimeout+0xb2>
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	2b80      	cmp	r3, #128	@ 0x80
 80059c4:	d034      	beq.n	8005a30 <UART_WaitOnFlagUntilTimeout+0xb2>
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	2b40      	cmp	r3, #64	@ 0x40
 80059ca:	d031      	beq.n	8005a30 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	69db      	ldr	r3, [r3, #28]
 80059d2:	f003 0308 	and.w	r3, r3, #8
 80059d6:	2b08      	cmp	r3, #8
 80059d8:	d110      	bne.n	80059fc <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	2208      	movs	r2, #8
 80059e0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059e2:	68f8      	ldr	r0, [r7, #12]
 80059e4:	f000 f838 	bl	8005a58 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2208      	movs	r2, #8
 80059ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2200      	movs	r2, #0
 80059f4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80059f8:	2301      	movs	r3, #1
 80059fa:	e029      	b.n	8005a50 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	69db      	ldr	r3, [r3, #28]
 8005a02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a06:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a0a:	d111      	bne.n	8005a30 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005a14:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a16:	68f8      	ldr	r0, [r7, #12]
 8005a18:	f000 f81e 	bl	8005a58 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	2220      	movs	r2, #32
 8005a20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	2200      	movs	r2, #0
 8005a28:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005a2c:	2303      	movs	r3, #3
 8005a2e:	e00f      	b.n	8005a50 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	69da      	ldr	r2, [r3, #28]
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	4013      	ands	r3, r2
 8005a3a:	68ba      	ldr	r2, [r7, #8]
 8005a3c:	429a      	cmp	r2, r3
 8005a3e:	bf0c      	ite	eq
 8005a40:	2301      	moveq	r3, #1
 8005a42:	2300      	movne	r3, #0
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	461a      	mov	r2, r3
 8005a48:	79fb      	ldrb	r3, [r7, #7]
 8005a4a:	429a      	cmp	r2, r3
 8005a4c:	d0a0      	beq.n	8005990 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a4e:	2300      	movs	r3, #0
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3710      	adds	r7, #16
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}

08005a58 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b095      	sub	sp, #84	@ 0x54
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a68:	e853 3f00 	ldrex	r3, [r3]
 8005a6c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a74:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	461a      	mov	r2, r3
 8005a7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a7e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005a80:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a82:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a84:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a86:	e841 2300 	strex	r3, r2, [r1]
 8005a8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d1e6      	bne.n	8005a60 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	3308      	adds	r3, #8
 8005a98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a9a:	6a3b      	ldr	r3, [r7, #32]
 8005a9c:	e853 3f00 	ldrex	r3, [r3]
 8005aa0:	61fb      	str	r3, [r7, #28]
   return(result);
 8005aa2:	69fb      	ldr	r3, [r7, #28]
 8005aa4:	f023 0301 	bic.w	r3, r3, #1
 8005aa8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	3308      	adds	r3, #8
 8005ab0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ab2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ab4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ab6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ab8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005aba:	e841 2300 	strex	r3, r2, [r1]
 8005abe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d1e5      	bne.n	8005a92 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005aca:	2b01      	cmp	r3, #1
 8005acc:	d118      	bne.n	8005b00 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	e853 3f00 	ldrex	r3, [r3]
 8005ada:	60bb      	str	r3, [r7, #8]
   return(result);
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	f023 0310 	bic.w	r3, r3, #16
 8005ae2:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	461a      	mov	r2, r3
 8005aea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005aec:	61bb      	str	r3, [r7, #24]
 8005aee:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af0:	6979      	ldr	r1, [r7, #20]
 8005af2:	69ba      	ldr	r2, [r7, #24]
 8005af4:	e841 2300 	strex	r3, r2, [r1]
 8005af8:	613b      	str	r3, [r7, #16]
   return(result);
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d1e6      	bne.n	8005ace <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2220      	movs	r2, #32
 8005b04:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2200      	movs	r2, #0
 8005b12:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005b14:	bf00      	nop
 8005b16:	3754      	adds	r7, #84	@ 0x54
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8005b20:	b084      	sub	sp, #16
 8005b22:	b480      	push	{r7}
 8005b24:	b085      	sub	sp, #20
 8005b26:	af00      	add	r7, sp, #0
 8005b28:	6078      	str	r0, [r7, #4]
 8005b2a:	f107 001c 	add.w	r0, r7, #28
 8005b2e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8005b32:	2300      	movs	r3, #0
 8005b34:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8005b36:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8005b38:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8005b3a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8005b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8005b3e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8005b40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8005b42:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8005b44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8005b46:	431a      	orrs	r2, r3
             Init.ClockDiv
 8005b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8005b4a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8005b4c:	68fa      	ldr	r2, [r7, #12]
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	685a      	ldr	r2, [r3, #4]
 8005b56:	4b07      	ldr	r3, [pc, #28]	@ (8005b74 <SDMMC_Init+0x54>)
 8005b58:	4013      	ands	r3, r2
 8005b5a:	68fa      	ldr	r2, [r7, #12]
 8005b5c:	431a      	orrs	r2, r3
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005b62:	2300      	movs	r3, #0
}
 8005b64:	4618      	mov	r0, r3
 8005b66:	3714      	adds	r7, #20
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6e:	b004      	add	sp, #16
 8005b70:	4770      	bx	lr
 8005b72:	bf00      	nop
 8005b74:	ffff8100 	.word	0xffff8100

08005b78 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b083      	sub	sp, #12
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8005b86:	4618      	mov	r0, r3
 8005b88:	370c      	adds	r7, #12
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b90:	4770      	bx	lr

08005b92 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 8005b92:	b480      	push	{r7}
 8005b94:	b083      	sub	sp, #12
 8005b96:	af00      	add	r7, sp, #0
 8005b98:	6078      	str	r0, [r7, #4]
 8005b9a:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8005ba6:	2300      	movs	r3, #0
}
 8005ba8:	4618      	mov	r0, r3
 8005baa:	370c      	adds	r7, #12
 8005bac:	46bd      	mov	sp, r7
 8005bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb2:	4770      	bx	lr

08005bb4 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 8005bb4:	b480      	push	{r7}
 8005bb6:	b083      	sub	sp, #12
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2203      	movs	r2, #3
 8005bc0:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8005bc2:	2300      	movs	r3, #0
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	370c      	adds	r7, #12
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bce:	4770      	bx	lr

08005bd0 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b083      	sub	sp, #12
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f003 0303 	and.w	r3, r3, #3
}
 8005be0:	4618      	mov	r0, r3
 8005be2:	370c      	adds	r7, #12
 8005be4:	46bd      	mov	sp, r7
 8005be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bea:	4770      	bx	lr

08005bec <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8005bec:	b480      	push	{r7}
 8005bee:	b085      	sub	sp, #20
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
 8005bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005c0a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8005c10:	431a      	orrs	r2, r3
                       Command->CPSM);
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8005c16:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005c18:	68fa      	ldr	r2, [r7, #12]
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	68da      	ldr	r2, [r3, #12]
 8005c22:	4b06      	ldr	r3, [pc, #24]	@ (8005c3c <SDMMC_SendCommand+0x50>)
 8005c24:	4013      	ands	r3, r2
 8005c26:	68fa      	ldr	r2, [r7, #12]
 8005c28:	431a      	orrs	r2, r3
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8005c2e:	2300      	movs	r3, #0
}
 8005c30:	4618      	mov	r0, r3
 8005c32:	3714      	adds	r7, #20
 8005c34:	46bd      	mov	sp, r7
 8005c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3a:	4770      	bx	lr
 8005c3c:	fffff000 	.word	0xfffff000

08005c40 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b083      	sub	sp, #12
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	691b      	ldr	r3, [r3, #16]
 8005c4c:	b2db      	uxtb	r3, r3
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	370c      	adds	r7, #12
 8005c52:	46bd      	mov	sp, r7
 8005c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c58:	4770      	bx	lr

08005c5a <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8005c5a:	b480      	push	{r7}
 8005c5c:	b085      	sub	sp, #20
 8005c5e:	af00      	add	r7, sp, #0
 8005c60:	6078      	str	r0, [r7, #4]
 8005c62:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	3314      	adds	r3, #20
 8005c68:	461a      	mov	r2, r3
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	4413      	add	r3, r2
 8005c6e:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
}  
 8005c74:	4618      	mov	r0, r3
 8005c76:	3714      	adds	r7, #20
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7e:	4770      	bx	lr

08005c80 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b085      	sub	sp, #20
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
 8005c88:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	681a      	ldr	r2, [r3, #0]
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	685a      	ldr	r2, [r3, #4]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8005ca6:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8005cac:	431a      	orrs	r2, r3
                       Data->DPSM);
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8005cb2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8005cb4:	68fa      	ldr	r2, [r7, #12]
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cbe:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	431a      	orrs	r2, r3
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8005cca:	2300      	movs	r3, #0

}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3714      	adds	r7, #20
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd6:	4770      	bx	lr

08005cd8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b088      	sub	sp, #32
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
 8005ce0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8005ce6:	2310      	movs	r3, #16
 8005ce8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005cea:	2340      	movs	r3, #64	@ 0x40
 8005cec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005cf2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005cf6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005cf8:	f107 0308 	add.w	r3, r7, #8
 8005cfc:	4619      	mov	r1, r3
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f7ff ff74 	bl	8005bec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8005d04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d08:	2110      	movs	r1, #16
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f000 f9d6 	bl	80060bc <SDMMC_GetCmdResp1>
 8005d10:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005d12:	69fb      	ldr	r3, [r7, #28]
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	3720      	adds	r7, #32
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}

08005d1c <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b088      	sub	sp, #32
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
 8005d24:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8005d2a:	2311      	movs	r3, #17
 8005d2c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005d2e:	2340      	movs	r3, #64	@ 0x40
 8005d30:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005d32:	2300      	movs	r3, #0
 8005d34:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005d36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005d3a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005d3c:	f107 0308 	add.w	r3, r7, #8
 8005d40:	4619      	mov	r1, r3
 8005d42:	6878      	ldr	r0, [r7, #4]
 8005d44:	f7ff ff52 	bl	8005bec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8005d48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d4c:	2111      	movs	r1, #17
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f000 f9b4 	bl	80060bc <SDMMC_GetCmdResp1>
 8005d54:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005d56:	69fb      	ldr	r3, [r7, #28]
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	3720      	adds	r7, #32
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}

08005d60 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b088      	sub	sp, #32
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
 8005d68:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8005d6e:	2312      	movs	r3, #18
 8005d70:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005d72:	2340      	movs	r3, #64	@ 0x40
 8005d74:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005d76:	2300      	movs	r3, #0
 8005d78:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005d7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005d7e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005d80:	f107 0308 	add.w	r3, r7, #8
 8005d84:	4619      	mov	r1, r3
 8005d86:	6878      	ldr	r0, [r7, #4]
 8005d88:	f7ff ff30 	bl	8005bec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8005d8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d90:	2112      	movs	r1, #18
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f000 f992 	bl	80060bc <SDMMC_GetCmdResp1>
 8005d98:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005d9a:	69fb      	ldr	r3, [r7, #28]
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	3720      	adds	r7, #32
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bd80      	pop	{r7, pc}

08005da4 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b088      	sub	sp, #32
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
 8005dac:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8005db2:	2318      	movs	r3, #24
 8005db4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005db6:	2340      	movs	r3, #64	@ 0x40
 8005db8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005dbe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005dc2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005dc4:	f107 0308 	add.w	r3, r7, #8
 8005dc8:	4619      	mov	r1, r3
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f7ff ff0e 	bl	8005bec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8005dd0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dd4:	2118      	movs	r1, #24
 8005dd6:	6878      	ldr	r0, [r7, #4]
 8005dd8:	f000 f970 	bl	80060bc <SDMMC_GetCmdResp1>
 8005ddc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005dde:	69fb      	ldr	r3, [r7, #28]
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	3720      	adds	r7, #32
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bd80      	pop	{r7, pc}

08005de8 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b088      	sub	sp, #32
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
 8005df0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8005df6:	2319      	movs	r3, #25
 8005df8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005dfa:	2340      	movs	r3, #64	@ 0x40
 8005dfc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005e02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005e06:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005e08:	f107 0308 	add.w	r3, r7, #8
 8005e0c:	4619      	mov	r1, r3
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f7ff feec 	bl	8005bec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8005e14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e18:	2119      	movs	r1, #25
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f000 f94e 	bl	80060bc <SDMMC_GetCmdResp1>
 8005e20:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005e22:	69fb      	ldr	r3, [r7, #28]
}
 8005e24:	4618      	mov	r0, r3
 8005e26:	3720      	adds	r7, #32
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	bd80      	pop	{r7, pc}

08005e2c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b088      	sub	sp, #32
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8005e34:	2300      	movs	r3, #0
 8005e36:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8005e38:	230c      	movs	r3, #12
 8005e3a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005e3c:	2340      	movs	r3, #64	@ 0x40
 8005e3e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005e40:	2300      	movs	r3, #0
 8005e42:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005e44:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005e48:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005e4a:	f107 0308 	add.w	r3, r7, #8
 8005e4e:	4619      	mov	r1, r3
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	f7ff fecb 	bl	8005bec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8005e56:	4a05      	ldr	r2, [pc, #20]	@ (8005e6c <SDMMC_CmdStopTransfer+0x40>)
 8005e58:	210c      	movs	r1, #12
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f000 f92e 	bl	80060bc <SDMMC_GetCmdResp1>
 8005e60:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005e62:	69fb      	ldr	r3, [r7, #28]
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	3720      	adds	r7, #32
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bd80      	pop	{r7, pc}
 8005e6c:	05f5e100 	.word	0x05f5e100

08005e70 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b08a      	sub	sp, #40	@ 0x28
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	60f8      	str	r0, [r7, #12]
 8005e78:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8005e80:	2307      	movs	r3, #7
 8005e82:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005e84:	2340      	movs	r3, #64	@ 0x40
 8005e86:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005e88:	2300      	movs	r3, #0
 8005e8a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005e8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005e90:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005e92:	f107 0310 	add.w	r3, r7, #16
 8005e96:	4619      	mov	r1, r3
 8005e98:	68f8      	ldr	r0, [r7, #12]
 8005e9a:	f7ff fea7 	bl	8005bec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8005e9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ea2:	2107      	movs	r1, #7
 8005ea4:	68f8      	ldr	r0, [r7, #12]
 8005ea6:	f000 f909 	bl	80060bc <SDMMC_GetCmdResp1>
 8005eaa:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8005eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3728      	adds	r7, #40	@ 0x28
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}

08005eb6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8005eb6:	b580      	push	{r7, lr}
 8005eb8:	b088      	sub	sp, #32
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005ece:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005ed2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005ed4:	f107 0308 	add.w	r3, r7, #8
 8005ed8:	4619      	mov	r1, r3
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f7ff fe86 	bl	8005bec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8005ee0:	6878      	ldr	r0, [r7, #4]
 8005ee2:	f000 fb23 	bl	800652c <SDMMC_GetCmdError>
 8005ee6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005ee8:	69fb      	ldr	r3, [r7, #28]
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	3720      	adds	r7, #32
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}

08005ef2 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8005ef2:	b580      	push	{r7, lr}
 8005ef4:	b088      	sub	sp, #32
 8005ef6:	af00      	add	r7, sp, #0
 8005ef8:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8005efa:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8005efe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8005f00:	2308      	movs	r3, #8
 8005f02:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005f04:	2340      	movs	r3, #64	@ 0x40
 8005f06:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005f0c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005f10:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005f12:	f107 0308 	add.w	r3, r7, #8
 8005f16:	4619      	mov	r1, r3
 8005f18:	6878      	ldr	r0, [r7, #4]
 8005f1a:	f7ff fe67 	bl	8005bec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	f000 fab6 	bl	8006490 <SDMMC_GetCmdResp7>
 8005f24:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005f26:	69fb      	ldr	r3, [r7, #28]
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3720      	adds	r7, #32
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}

08005f30 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b088      	sub	sp, #32
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
 8005f38:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8005f3e:	2337      	movs	r3, #55	@ 0x37
 8005f40:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005f42:	2340      	movs	r3, #64	@ 0x40
 8005f44:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005f46:	2300      	movs	r3, #0
 8005f48:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005f4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005f4e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005f50:	f107 0308 	add.w	r3, r7, #8
 8005f54:	4619      	mov	r1, r3
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f7ff fe48 	bl	8005bec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8005f5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f60:	2137      	movs	r1, #55	@ 0x37
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f000 f8aa 	bl	80060bc <SDMMC_GetCmdResp1>
 8005f68:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005f6a:	69fb      	ldr	r3, [r7, #28]
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3720      	adds	r7, #32
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}

08005f74 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b088      	sub	sp, #32
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8005f7e:	683a      	ldr	r2, [r7, #0]
 8005f80:	4b0d      	ldr	r3, [pc, #52]	@ (8005fb8 <SDMMC_CmdAppOperCommand+0x44>)
 8005f82:	4313      	orrs	r3, r2
 8005f84:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8005f86:	2329      	movs	r3, #41	@ 0x29
 8005f88:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005f8a:	2340      	movs	r3, #64	@ 0x40
 8005f8c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005f92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005f96:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005f98:	f107 0308 	add.w	r3, r7, #8
 8005f9c:	4619      	mov	r1, r3
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f7ff fe24 	bl	8005bec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8005fa4:	6878      	ldr	r0, [r7, #4]
 8005fa6:	f000 f9bf 	bl	8006328 <SDMMC_GetCmdResp3>
 8005faa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005fac:	69fb      	ldr	r3, [r7, #28]
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	3720      	adds	r7, #32
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bd80      	pop	{r7, pc}
 8005fb6:	bf00      	nop
 8005fb8:	80100000 	.word	0x80100000

08005fbc <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b088      	sub	sp, #32
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8005fc8:	2302      	movs	r3, #2
 8005fca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8005fcc:	23c0      	movs	r3, #192	@ 0xc0
 8005fce:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005fd4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005fd8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005fda:	f107 0308 	add.w	r3, r7, #8
 8005fde:	4619      	mov	r1, r3
 8005fe0:	6878      	ldr	r0, [r7, #4]
 8005fe2:	f7ff fe03 	bl	8005bec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	f000 f956 	bl	8006298 <SDMMC_GetCmdResp2>
 8005fec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005fee:	69fb      	ldr	r3, [r7, #28]
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	3720      	adds	r7, #32
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd80      	pop	{r7, pc}

08005ff8 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b088      	sub	sp, #32
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
 8006000:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8006006:	2309      	movs	r3, #9
 8006008:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800600a:	23c0      	movs	r3, #192	@ 0xc0
 800600c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800600e:	2300      	movs	r3, #0
 8006010:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006012:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006016:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006018:	f107 0308 	add.w	r3, r7, #8
 800601c:	4619      	mov	r1, r3
 800601e:	6878      	ldr	r0, [r7, #4]
 8006020:	f7ff fde4 	bl	8005bec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8006024:	6878      	ldr	r0, [r7, #4]
 8006026:	f000 f937 	bl	8006298 <SDMMC_GetCmdResp2>
 800602a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800602c:	69fb      	ldr	r3, [r7, #28]
}
 800602e:	4618      	mov	r0, r3
 8006030:	3720      	adds	r7, #32
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}

08006036 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8006036:	b580      	push	{r7, lr}
 8006038:	b088      	sub	sp, #32
 800603a:	af00      	add	r7, sp, #0
 800603c:	6078      	str	r0, [r7, #4]
 800603e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8006040:	2300      	movs	r3, #0
 8006042:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8006044:	2303      	movs	r3, #3
 8006046:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006048:	2340      	movs	r3, #64	@ 0x40
 800604a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800604c:	2300      	movs	r3, #0
 800604e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006050:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006054:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006056:	f107 0308 	add.w	r3, r7, #8
 800605a:	4619      	mov	r1, r3
 800605c:	6878      	ldr	r0, [r7, #4]
 800605e:	f7ff fdc5 	bl	8005bec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8006062:	683a      	ldr	r2, [r7, #0]
 8006064:	2103      	movs	r1, #3
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f000 f99c 	bl	80063a4 <SDMMC_GetCmdResp6>
 800606c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800606e:	69fb      	ldr	r3, [r7, #28]
}
 8006070:	4618      	mov	r0, r3
 8006072:	3720      	adds	r7, #32
 8006074:	46bd      	mov	sp, r7
 8006076:	bd80      	pop	{r7, pc}

08006078 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b088      	sub	sp, #32
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
 8006080:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8006086:	230d      	movs	r3, #13
 8006088:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800608a:	2340      	movs	r3, #64	@ 0x40
 800608c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800608e:	2300      	movs	r3, #0
 8006090:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006092:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006096:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006098:	f107 0308 	add.w	r3, r7, #8
 800609c:	4619      	mov	r1, r3
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f7ff fda4 	bl	8005bec <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 80060a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060a8:	210d      	movs	r1, #13
 80060aa:	6878      	ldr	r0, [r7, #4]
 80060ac:	f000 f806 	bl	80060bc <SDMMC_GetCmdResp1>
 80060b0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80060b2:	69fb      	ldr	r3, [r7, #28]
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	3720      	adds	r7, #32
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bd80      	pop	{r7, pc}

080060bc <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b088      	sub	sp, #32
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	60f8      	str	r0, [r7, #12]
 80060c4:	460b      	mov	r3, r1
 80060c6:	607a      	str	r2, [r7, #4]
 80060c8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80060ca:	4b70      	ldr	r3, [pc, #448]	@ (800628c <SDMMC_GetCmdResp1+0x1d0>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	4a70      	ldr	r2, [pc, #448]	@ (8006290 <SDMMC_GetCmdResp1+0x1d4>)
 80060d0:	fba2 2303 	umull	r2, r3, r2, r3
 80060d4:	0a5a      	lsrs	r2, r3, #9
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	fb02 f303 	mul.w	r3, r2, r3
 80060dc:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80060de:	69fb      	ldr	r3, [r7, #28]
 80060e0:	1e5a      	subs	r2, r3, #1
 80060e2:	61fa      	str	r2, [r7, #28]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d102      	bne.n	80060ee <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80060e8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80060ec:	e0c9      	b.n	8006282 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060f2:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80060f4:	69bb      	ldr	r3, [r7, #24]
 80060f6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d0ef      	beq.n	80060de <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80060fe:	69bb      	ldr	r3, [r7, #24]
 8006100:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006104:	2b00      	cmp	r3, #0
 8006106:	d1ea      	bne.n	80060de <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800610c:	f003 0304 	and.w	r3, r3, #4
 8006110:	2b00      	cmp	r3, #0
 8006112:	d004      	beq.n	800611e <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2204      	movs	r2, #4
 8006118:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800611a:	2304      	movs	r3, #4
 800611c:	e0b1      	b.n	8006282 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006122:	f003 0301 	and.w	r3, r3, #1
 8006126:	2b00      	cmp	r3, #0
 8006128:	d004      	beq.n	8006134 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2201      	movs	r2, #1
 800612e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006130:	2301      	movs	r3, #1
 8006132:	e0a6      	b.n	8006282 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	22c5      	movs	r2, #197	@ 0xc5
 8006138:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800613a:	68f8      	ldr	r0, [r7, #12]
 800613c:	f7ff fd80 	bl	8005c40 <SDMMC_GetCommandResponse>
 8006140:	4603      	mov	r3, r0
 8006142:	461a      	mov	r2, r3
 8006144:	7afb      	ldrb	r3, [r7, #11]
 8006146:	4293      	cmp	r3, r2
 8006148:	d001      	beq.n	800614e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800614a:	2301      	movs	r3, #1
 800614c:	e099      	b.n	8006282 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800614e:	2100      	movs	r1, #0
 8006150:	68f8      	ldr	r0, [r7, #12]
 8006152:	f7ff fd82 	bl	8005c5a <SDMMC_GetResponse>
 8006156:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8006158:	697a      	ldr	r2, [r7, #20]
 800615a:	4b4e      	ldr	r3, [pc, #312]	@ (8006294 <SDMMC_GetCmdResp1+0x1d8>)
 800615c:	4013      	ands	r3, r2
 800615e:	2b00      	cmp	r3, #0
 8006160:	d101      	bne.n	8006166 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8006162:	2300      	movs	r3, #0
 8006164:	e08d      	b.n	8006282 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8006166:	697b      	ldr	r3, [r7, #20]
 8006168:	2b00      	cmp	r3, #0
 800616a:	da02      	bge.n	8006172 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800616c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006170:	e087      	b.n	8006282 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8006172:	697b      	ldr	r3, [r7, #20]
 8006174:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006178:	2b00      	cmp	r3, #0
 800617a:	d001      	beq.n	8006180 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800617c:	2340      	movs	r3, #64	@ 0x40
 800617e:	e080      	b.n	8006282 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8006180:	697b      	ldr	r3, [r7, #20]
 8006182:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006186:	2b00      	cmp	r3, #0
 8006188:	d001      	beq.n	800618e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800618a:	2380      	movs	r3, #128	@ 0x80
 800618c:	e079      	b.n	8006282 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006194:	2b00      	cmp	r3, #0
 8006196:	d002      	beq.n	800619e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006198:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800619c:	e071      	b.n	8006282 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800619e:	697b      	ldr	r3, [r7, #20]
 80061a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d002      	beq.n	80061ae <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80061a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80061ac:	e069      	b.n	8006282 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80061ae:	697b      	ldr	r3, [r7, #20]
 80061b0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d002      	beq.n	80061be <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80061b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80061bc:	e061      	b.n	8006282 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d002      	beq.n	80061ce <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80061c8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80061cc:	e059      	b.n	8006282 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d002      	beq.n	80061de <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80061d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80061dc:	e051      	b.n	8006282 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d002      	beq.n	80061ee <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80061e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80061ec:	e049      	b.n	8006282 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d002      	beq.n	80061fe <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80061f8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80061fc:	e041      	b.n	8006282 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006204:	2b00      	cmp	r3, #0
 8006206:	d002      	beq.n	800620e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8006208:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800620c:	e039      	b.n	8006282 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006214:	2b00      	cmp	r3, #0
 8006216:	d002      	beq.n	800621e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8006218:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800621c:	e031      	b.n	8006282 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006224:	2b00      	cmp	r3, #0
 8006226:	d002      	beq.n	800622e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8006228:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800622c:	e029      	b.n	8006282 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006234:	2b00      	cmp	r3, #0
 8006236:	d002      	beq.n	800623e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8006238:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800623c:	e021      	b.n	8006282 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800623e:	697b      	ldr	r3, [r7, #20]
 8006240:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006244:	2b00      	cmp	r3, #0
 8006246:	d002      	beq.n	800624e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8006248:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800624c:	e019      	b.n	8006282 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006254:	2b00      	cmp	r3, #0
 8006256:	d002      	beq.n	800625e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8006258:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800625c:	e011      	b.n	8006282 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006264:	2b00      	cmp	r3, #0
 8006266:	d002      	beq.n	800626e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8006268:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800626c:	e009      	b.n	8006282 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	f003 0308 	and.w	r3, r3, #8
 8006274:	2b00      	cmp	r3, #0
 8006276:	d002      	beq.n	800627e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8006278:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800627c:	e001      	b.n	8006282 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800627e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8006282:	4618      	mov	r0, r3
 8006284:	3720      	adds	r7, #32
 8006286:	46bd      	mov	sp, r7
 8006288:	bd80      	pop	{r7, pc}
 800628a:	bf00      	nop
 800628c:	20000000 	.word	0x20000000
 8006290:	10624dd3 	.word	0x10624dd3
 8006294:	fdffe008 	.word	0xfdffe008

08006298 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8006298:	b480      	push	{r7}
 800629a:	b085      	sub	sp, #20
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80062a0:	4b1f      	ldr	r3, [pc, #124]	@ (8006320 <SDMMC_GetCmdResp2+0x88>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a1f      	ldr	r2, [pc, #124]	@ (8006324 <SDMMC_GetCmdResp2+0x8c>)
 80062a6:	fba2 2303 	umull	r2, r3, r2, r3
 80062aa:	0a5b      	lsrs	r3, r3, #9
 80062ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062b0:	fb02 f303 	mul.w	r3, r2, r3
 80062b4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	1e5a      	subs	r2, r3, #1
 80062ba:	60fa      	str	r2, [r7, #12]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d102      	bne.n	80062c6 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80062c0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80062c4:	e026      	b.n	8006314 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062ca:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d0ef      	beq.n	80062b6 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d1ea      	bne.n	80062b6 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062e4:	f003 0304 	and.w	r3, r3, #4
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d004      	beq.n	80062f6 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2204      	movs	r2, #4
 80062f0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80062f2:	2304      	movs	r3, #4
 80062f4:	e00e      	b.n	8006314 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062fa:	f003 0301 	and.w	r3, r3, #1
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d004      	beq.n	800630c <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2201      	movs	r2, #1
 8006306:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006308:	2301      	movs	r3, #1
 800630a:	e003      	b.n	8006314 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	22c5      	movs	r2, #197	@ 0xc5
 8006310:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8006312:	2300      	movs	r3, #0
}
 8006314:	4618      	mov	r0, r3
 8006316:	3714      	adds	r7, #20
 8006318:	46bd      	mov	sp, r7
 800631a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631e:	4770      	bx	lr
 8006320:	20000000 	.word	0x20000000
 8006324:	10624dd3 	.word	0x10624dd3

08006328 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8006328:	b480      	push	{r7}
 800632a:	b085      	sub	sp, #20
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006330:	4b1a      	ldr	r3, [pc, #104]	@ (800639c <SDMMC_GetCmdResp3+0x74>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4a1a      	ldr	r2, [pc, #104]	@ (80063a0 <SDMMC_GetCmdResp3+0x78>)
 8006336:	fba2 2303 	umull	r2, r3, r2, r3
 800633a:	0a5b      	lsrs	r3, r3, #9
 800633c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006340:	fb02 f303 	mul.w	r3, r2, r3
 8006344:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	1e5a      	subs	r2, r3, #1
 800634a:	60fa      	str	r2, [r7, #12]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d102      	bne.n	8006356 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006350:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006354:	e01b      	b.n	800638e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800635a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8006362:	2b00      	cmp	r3, #0
 8006364:	d0ef      	beq.n	8006346 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800636c:	2b00      	cmp	r3, #0
 800636e:	d1ea      	bne.n	8006346 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006374:	f003 0304 	and.w	r3, r3, #4
 8006378:	2b00      	cmp	r3, #0
 800637a:	d004      	beq.n	8006386 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2204      	movs	r2, #4
 8006380:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006382:	2304      	movs	r3, #4
 8006384:	e003      	b.n	800638e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	22c5      	movs	r2, #197	@ 0xc5
 800638a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800638c:	2300      	movs	r3, #0
}
 800638e:	4618      	mov	r0, r3
 8006390:	3714      	adds	r7, #20
 8006392:	46bd      	mov	sp, r7
 8006394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006398:	4770      	bx	lr
 800639a:	bf00      	nop
 800639c:	20000000 	.word	0x20000000
 80063a0:	10624dd3 	.word	0x10624dd3

080063a4 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b088      	sub	sp, #32
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	60f8      	str	r0, [r7, #12]
 80063ac:	460b      	mov	r3, r1
 80063ae:	607a      	str	r2, [r7, #4]
 80063b0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80063b2:	4b35      	ldr	r3, [pc, #212]	@ (8006488 <SDMMC_GetCmdResp6+0xe4>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4a35      	ldr	r2, [pc, #212]	@ (800648c <SDMMC_GetCmdResp6+0xe8>)
 80063b8:	fba2 2303 	umull	r2, r3, r2, r3
 80063bc:	0a5b      	lsrs	r3, r3, #9
 80063be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063c2:	fb02 f303 	mul.w	r3, r2, r3
 80063c6:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80063c8:	69fb      	ldr	r3, [r7, #28]
 80063ca:	1e5a      	subs	r2, r3, #1
 80063cc:	61fa      	str	r2, [r7, #28]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d102      	bne.n	80063d8 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 80063d2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80063d6:	e052      	b.n	800647e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80063dc:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80063de:	69bb      	ldr	r3, [r7, #24]
 80063e0:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d0ef      	beq.n	80063c8 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80063e8:	69bb      	ldr	r3, [r7, #24]
 80063ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d1ea      	bne.n	80063c8 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80063f6:	f003 0304 	and.w	r3, r3, #4
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d004      	beq.n	8006408 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2204      	movs	r2, #4
 8006402:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006404:	2304      	movs	r3, #4
 8006406:	e03a      	b.n	800647e <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800640c:	f003 0301 	and.w	r3, r3, #1
 8006410:	2b00      	cmp	r3, #0
 8006412:	d004      	beq.n	800641e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2201      	movs	r2, #1
 8006418:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800641a:	2301      	movs	r3, #1
 800641c:	e02f      	b.n	800647e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800641e:	68f8      	ldr	r0, [r7, #12]
 8006420:	f7ff fc0e 	bl	8005c40 <SDMMC_GetCommandResponse>
 8006424:	4603      	mov	r3, r0
 8006426:	461a      	mov	r2, r3
 8006428:	7afb      	ldrb	r3, [r7, #11]
 800642a:	4293      	cmp	r3, r2
 800642c:	d001      	beq.n	8006432 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800642e:	2301      	movs	r3, #1
 8006430:	e025      	b.n	800647e <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	22c5      	movs	r2, #197	@ 0xc5
 8006436:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8006438:	2100      	movs	r1, #0
 800643a:	68f8      	ldr	r0, [r7, #12]
 800643c:	f7ff fc0d 	bl	8005c5a <SDMMC_GetResponse>
 8006440:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8006442:	697b      	ldr	r3, [r7, #20]
 8006444:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8006448:	2b00      	cmp	r3, #0
 800644a:	d106      	bne.n	800645a <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	0c1b      	lsrs	r3, r3, #16
 8006450:	b29a      	uxth	r2, r3
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8006456:	2300      	movs	r3, #0
 8006458:	e011      	b.n	800647e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006460:	2b00      	cmp	r3, #0
 8006462:	d002      	beq.n	800646a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006464:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006468:	e009      	b.n	800647e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006470:	2b00      	cmp	r3, #0
 8006472:	d002      	beq.n	800647a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006474:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006478:	e001      	b.n	800647e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800647a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800647e:	4618      	mov	r0, r3
 8006480:	3720      	adds	r7, #32
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}
 8006486:	bf00      	nop
 8006488:	20000000 	.word	0x20000000
 800648c:	10624dd3 	.word	0x10624dd3

08006490 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8006490:	b480      	push	{r7}
 8006492:	b085      	sub	sp, #20
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006498:	4b22      	ldr	r3, [pc, #136]	@ (8006524 <SDMMC_GetCmdResp7+0x94>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a22      	ldr	r2, [pc, #136]	@ (8006528 <SDMMC_GetCmdResp7+0x98>)
 800649e:	fba2 2303 	umull	r2, r3, r2, r3
 80064a2:	0a5b      	lsrs	r3, r3, #9
 80064a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064a8:	fb02 f303 	mul.w	r3, r2, r3
 80064ac:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	1e5a      	subs	r2, r3, #1
 80064b2:	60fa      	str	r2, [r7, #12]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d102      	bne.n	80064be <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80064b8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80064bc:	e02c      	b.n	8006518 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064c2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d0ef      	beq.n	80064ae <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d1ea      	bne.n	80064ae <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064dc:	f003 0304 	and.w	r3, r3, #4
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d004      	beq.n	80064ee <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2204      	movs	r2, #4
 80064e8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80064ea:	2304      	movs	r3, #4
 80064ec:	e014      	b.n	8006518 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064f2:	f003 0301 	and.w	r3, r3, #1
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d004      	beq.n	8006504 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2201      	movs	r2, #1
 80064fe:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006500:	2301      	movs	r3, #1
 8006502:	e009      	b.n	8006518 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006508:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800650c:	2b00      	cmp	r3, #0
 800650e:	d002      	beq.n	8006516 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2240      	movs	r2, #64	@ 0x40
 8006514:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8006516:	2300      	movs	r3, #0
  
}
 8006518:	4618      	mov	r0, r3
 800651a:	3714      	adds	r7, #20
 800651c:	46bd      	mov	sp, r7
 800651e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006522:	4770      	bx	lr
 8006524:	20000000 	.word	0x20000000
 8006528:	10624dd3 	.word	0x10624dd3

0800652c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800652c:	b480      	push	{r7}
 800652e:	b085      	sub	sp, #20
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006534:	4b11      	ldr	r3, [pc, #68]	@ (800657c <SDMMC_GetCmdError+0x50>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a11      	ldr	r2, [pc, #68]	@ (8006580 <SDMMC_GetCmdError+0x54>)
 800653a:	fba2 2303 	umull	r2, r3, r2, r3
 800653e:	0a5b      	lsrs	r3, r3, #9
 8006540:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006544:	fb02 f303 	mul.w	r3, r2, r3
 8006548:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	1e5a      	subs	r2, r3, #1
 800654e:	60fa      	str	r2, [r7, #12]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d102      	bne.n	800655a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006554:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006558:	e009      	b.n	800656e <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800655e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006562:	2b00      	cmp	r3, #0
 8006564:	d0f1      	beq.n	800654a <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	22c5      	movs	r2, #197	@ 0xc5
 800656a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800656c:	2300      	movs	r3, #0
}
 800656e:	4618      	mov	r0, r3
 8006570:	3714      	adds	r7, #20
 8006572:	46bd      	mov	sp, r7
 8006574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006578:	4770      	bx	lr
 800657a:	bf00      	nop
 800657c:	20000000 	.word	0x20000000
 8006580:	10624dd3 	.word	0x10624dd3

08006584 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8006588:	4904      	ldr	r1, [pc, #16]	@ (800659c <MX_FATFS_Init+0x18>)
 800658a:	4805      	ldr	r0, [pc, #20]	@ (80065a0 <MX_FATFS_Init+0x1c>)
 800658c:	f003 f918 	bl	80097c0 <FATFS_LinkDriver>
 8006590:	4603      	mov	r3, r0
 8006592:	461a      	mov	r2, r3
 8006594:	4b03      	ldr	r3, [pc, #12]	@ (80065a4 <MX_FATFS_Init+0x20>)
 8006596:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8006598:	bf00      	nop
 800659a:	bd80      	pop	{r7, pc}
 800659c:	20002644 	.word	0x20002644
 80065a0:	0800e0e8 	.word	0x0800e0e8
 80065a4:	20002640 	.word	0x20002640

080065a8 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80065a8:	b480      	push	{r7}
 80065aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80065ac:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80065ae:	4618      	mov	r0, r3
 80065b0:	46bd      	mov	sp, r7
 80065b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b6:	4770      	bx	lr

080065b8 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b082      	sub	sp, #8
 80065bc:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80065be:	2300      	movs	r3, #0
 80065c0:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80065c2:	f000 f888 	bl	80066d6 <BSP_SD_IsDetected>
 80065c6:	4603      	mov	r3, r0
 80065c8:	2b01      	cmp	r3, #1
 80065ca:	d001      	beq.n	80065d0 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 80065cc:	2302      	movs	r3, #2
 80065ce:	e005      	b.n	80065dc <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 80065d0:	4804      	ldr	r0, [pc, #16]	@ (80065e4 <BSP_SD_Init+0x2c>)
 80065d2:	f7fd f9a3 	bl	800391c <HAL_SD_Init>
 80065d6:	4603      	mov	r3, r0
 80065d8:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 80065da:	79fb      	ldrb	r3, [r7, #7]
}
 80065dc:	4618      	mov	r0, r3
 80065de:	3708      	adds	r7, #8
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}
 80065e4:	2000241c 	.word	0x2000241c

080065e8 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b086      	sub	sp, #24
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	60f8      	str	r0, [r7, #12]
 80065f0:	60b9      	str	r1, [r7, #8]
 80065f2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 80065f4:	2300      	movs	r3, #0
 80065f6:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	68ba      	ldr	r2, [r7, #8]
 80065fc:	68f9      	ldr	r1, [r7, #12]
 80065fe:	4806      	ldr	r0, [pc, #24]	@ (8006618 <BSP_SD_ReadBlocks_DMA+0x30>)
 8006600:	f7fd fa44 	bl	8003a8c <HAL_SD_ReadBlocks_DMA>
 8006604:	4603      	mov	r3, r0
 8006606:	2b00      	cmp	r3, #0
 8006608:	d001      	beq.n	800660e <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800660a:	2301      	movs	r3, #1
 800660c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800660e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006610:	4618      	mov	r0, r3
 8006612:	3718      	adds	r7, #24
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}
 8006618:	2000241c 	.word	0x2000241c

0800661c <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b086      	sub	sp, #24
 8006620:	af00      	add	r7, sp, #0
 8006622:	60f8      	str	r0, [r7, #12]
 8006624:	60b9      	str	r1, [r7, #8]
 8006626:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8006628:	2300      	movs	r3, #0
 800662a:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	68ba      	ldr	r2, [r7, #8]
 8006630:	68f9      	ldr	r1, [r7, #12]
 8006632:	4806      	ldr	r0, [pc, #24]	@ (800664c <BSP_SD_WriteBlocks_DMA+0x30>)
 8006634:	f7fd fb0c 	bl	8003c50 <HAL_SD_WriteBlocks_DMA>
 8006638:	4603      	mov	r3, r0
 800663a:	2b00      	cmp	r3, #0
 800663c:	d001      	beq.n	8006642 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800663e:	2301      	movs	r3, #1
 8006640:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8006642:	7dfb      	ldrb	r3, [r7, #23]
}
 8006644:	4618      	mov	r0, r3
 8006646:	3718      	adds	r7, #24
 8006648:	46bd      	mov	sp, r7
 800664a:	bd80      	pop	{r7, pc}
 800664c:	2000241c 	.word	0x2000241c

08006650 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8006654:	4805      	ldr	r0, [pc, #20]	@ (800666c <BSP_SD_GetCardState+0x1c>)
 8006656:	f7fd ff31 	bl	80044bc <HAL_SD_GetCardState>
 800665a:	4603      	mov	r3, r0
 800665c:	2b04      	cmp	r3, #4
 800665e:	bf14      	ite	ne
 8006660:	2301      	movne	r3, #1
 8006662:	2300      	moveq	r3, #0
 8006664:	b2db      	uxtb	r3, r3
}
 8006666:	4618      	mov	r0, r3
 8006668:	bd80      	pop	{r7, pc}
 800666a:	bf00      	nop
 800666c:	2000241c 	.word	0x2000241c

08006670 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b082      	sub	sp, #8
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8006678:	6879      	ldr	r1, [r7, #4]
 800667a:	4803      	ldr	r0, [pc, #12]	@ (8006688 <BSP_SD_GetCardInfo+0x18>)
 800667c:	f7fd fef2 	bl	8004464 <HAL_SD_GetCardInfo>
}
 8006680:	bf00      	nop
 8006682:	3708      	adds	r7, #8
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}
 8006688:	2000241c 	.word	0x2000241c

0800668c <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b082      	sub	sp, #8
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8006694:	f000 f818 	bl	80066c8 <BSP_SD_AbortCallback>
}
 8006698:	bf00      	nop
 800669a:	3708      	adds	r7, #8
 800669c:	46bd      	mov	sp, r7
 800669e:	bd80      	pop	{r7, pc}

080066a0 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b082      	sub	sp, #8
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 80066a8:	f000 f9c4 	bl	8006a34 <BSP_SD_WriteCpltCallback>
}
 80066ac:	bf00      	nop
 80066ae:	3708      	adds	r7, #8
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}

080066b4 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b082      	sub	sp, #8
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 80066bc:	f000 f9c8 	bl	8006a50 <BSP_SD_ReadCpltCallback>
}
 80066c0:	bf00      	nop
 80066c2:	3708      	adds	r7, #8
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}

080066c8 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 80066c8:	b480      	push	{r7}
 80066ca:	af00      	add	r7, sp, #0

}
 80066cc:	bf00      	nop
 80066ce:	46bd      	mov	sp, r7
 80066d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d4:	4770      	bx	lr

080066d6 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 80066d6:	b580      	push	{r7, lr}
 80066d8:	b082      	sub	sp, #8
 80066da:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 80066dc:	2301      	movs	r3, #1
 80066de:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 80066e0:	f000 f80c 	bl	80066fc <BSP_PlatformIsDetected>
 80066e4:	4603      	mov	r3, r0
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d101      	bne.n	80066ee <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 80066ea:	2300      	movs	r3, #0
 80066ec:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80066ee:	79fb      	ldrb	r3, [r7, #7]
 80066f0:	b2db      	uxtb	r3, r3
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	3708      	adds	r7, #8
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}
	...

080066fc <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b082      	sub	sp, #8
 8006700:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8006702:	2301      	movs	r3, #1
 8006704:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8006706:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800670a:	4806      	ldr	r0, [pc, #24]	@ (8006724 <BSP_PlatformIsDetected+0x28>)
 800670c:	f7fc f842 	bl	8002794 <HAL_GPIO_ReadPin>
 8006710:	4603      	mov	r3, r0
 8006712:	2b00      	cmp	r3, #0
 8006714:	d001      	beq.n	800671a <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8006716:	2300      	movs	r3, #0
 8006718:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800671a:	79fb      	ldrb	r3, [r7, #7]
}
 800671c:	4618      	mov	r0, r3
 800671e:	3708      	adds	r7, #8
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}
 8006724:	40020800 	.word	0x40020800

08006728 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b084      	sub	sp, #16
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 8006730:	f003 f8de 	bl	80098f0 <osKernelSysTick>
 8006734:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 8006736:	e006      	b.n	8006746 <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8006738:	f7ff ff8a 	bl	8006650 <BSP_SD_GetCardState>
 800673c:	4603      	mov	r3, r0
 800673e:	2b00      	cmp	r3, #0
 8006740:	d101      	bne.n	8006746 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8006742:	2300      	movs	r3, #0
 8006744:	e009      	b.n	800675a <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 8006746:	f003 f8d3 	bl	80098f0 <osKernelSysTick>
 800674a:	4602      	mov	r2, r0
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	1ad3      	subs	r3, r2, r3
 8006750:	687a      	ldr	r2, [r7, #4]
 8006752:	429a      	cmp	r2, r3
 8006754:	d8f0      	bhi.n	8006738 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8006756:	f04f 33ff 	mov.w	r3, #4294967295
}
 800675a:	4618      	mov	r0, r3
 800675c:	3710      	adds	r7, #16
 800675e:	46bd      	mov	sp, r7
 8006760:	bd80      	pop	{r7, pc}
	...

08006764 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b082      	sub	sp, #8
 8006768:	af00      	add	r7, sp, #0
 800676a:	4603      	mov	r3, r0
 800676c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800676e:	4b0b      	ldr	r3, [pc, #44]	@ (800679c <SD_CheckStatus+0x38>)
 8006770:	2201      	movs	r2, #1
 8006772:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8006774:	f7ff ff6c 	bl	8006650 <BSP_SD_GetCardState>
 8006778:	4603      	mov	r3, r0
 800677a:	2b00      	cmp	r3, #0
 800677c:	d107      	bne.n	800678e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800677e:	4b07      	ldr	r3, [pc, #28]	@ (800679c <SD_CheckStatus+0x38>)
 8006780:	781b      	ldrb	r3, [r3, #0]
 8006782:	b2db      	uxtb	r3, r3
 8006784:	f023 0301 	bic.w	r3, r3, #1
 8006788:	b2da      	uxtb	r2, r3
 800678a:	4b04      	ldr	r3, [pc, #16]	@ (800679c <SD_CheckStatus+0x38>)
 800678c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800678e:	4b03      	ldr	r3, [pc, #12]	@ (800679c <SD_CheckStatus+0x38>)
 8006790:	781b      	ldrb	r3, [r3, #0]
 8006792:	b2db      	uxtb	r3, r3
}
 8006794:	4618      	mov	r0, r3
 8006796:	3708      	adds	r7, #8
 8006798:	46bd      	mov	sp, r7
 800679a:	bd80      	pop	{r7, pc}
 800679c:	20000009 	.word	0x20000009

080067a0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80067a0:	b590      	push	{r4, r7, lr}
 80067a2:	b087      	sub	sp, #28
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	4603      	mov	r3, r0
 80067a8:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 80067aa:	4b20      	ldr	r3, [pc, #128]	@ (800682c <SD_initialize+0x8c>)
 80067ac:	2201      	movs	r2, #1
 80067ae:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 80067b0:	f003 f892 	bl	80098d8 <osKernelRunning>
 80067b4:	4603      	mov	r3, r0
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d030      	beq.n	800681c <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 80067ba:	f7ff fefd 	bl	80065b8 <BSP_SD_Init>
 80067be:	4603      	mov	r3, r0
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d107      	bne.n	80067d4 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 80067c4:	79fb      	ldrb	r3, [r7, #7]
 80067c6:	4618      	mov	r0, r3
 80067c8:	f7ff ffcc 	bl	8006764 <SD_CheckStatus>
 80067cc:	4603      	mov	r3, r0
 80067ce:	461a      	mov	r2, r3
 80067d0:	4b16      	ldr	r3, [pc, #88]	@ (800682c <SD_initialize+0x8c>)
 80067d2:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 80067d4:	4b15      	ldr	r3, [pc, #84]	@ (800682c <SD_initialize+0x8c>)
 80067d6:	781b      	ldrb	r3, [r3, #0]
 80067d8:	b2db      	uxtb	r3, r3
 80067da:	2b01      	cmp	r3, #1
 80067dc:	d01e      	beq.n	800681c <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 80067de:	4b14      	ldr	r3, [pc, #80]	@ (8006830 <SD_initialize+0x90>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d10e      	bne.n	8006804 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 80067e6:	4b13      	ldr	r3, [pc, #76]	@ (8006834 <SD_initialize+0x94>)
 80067e8:	f107 0408 	add.w	r4, r7, #8
 80067ec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80067ee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 80067f2:	f107 0308 	add.w	r3, r7, #8
 80067f6:	2100      	movs	r1, #0
 80067f8:	4618      	mov	r0, r3
 80067fa:	f003 f9b2 	bl	8009b62 <osMessageCreate>
 80067fe:	4603      	mov	r3, r0
 8006800:	4a0b      	ldr	r2, [pc, #44]	@ (8006830 <SD_initialize+0x90>)
 8006802:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 8006804:	4b0a      	ldr	r3, [pc, #40]	@ (8006830 <SD_initialize+0x90>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d107      	bne.n	800681c <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 800680c:	4b07      	ldr	r3, [pc, #28]	@ (800682c <SD_initialize+0x8c>)
 800680e:	781b      	ldrb	r3, [r3, #0]
 8006810:	b2db      	uxtb	r3, r3
 8006812:	f043 0301 	orr.w	r3, r3, #1
 8006816:	b2da      	uxtb	r2, r3
 8006818:	4b04      	ldr	r3, [pc, #16]	@ (800682c <SD_initialize+0x8c>)
 800681a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800681c:	4b03      	ldr	r3, [pc, #12]	@ (800682c <SD_initialize+0x8c>)
 800681e:	781b      	ldrb	r3, [r3, #0]
 8006820:	b2db      	uxtb	r3, r3
}
 8006822:	4618      	mov	r0, r3
 8006824:	371c      	adds	r7, #28
 8006826:	46bd      	mov	sp, r7
 8006828:	bd90      	pop	{r4, r7, pc}
 800682a:	bf00      	nop
 800682c:	20000009 	.word	0x20000009
 8006830:	20002648 	.word	0x20002648
 8006834:	0800e06c 	.word	0x0800e06c

08006838 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b082      	sub	sp, #8
 800683c:	af00      	add	r7, sp, #0
 800683e:	4603      	mov	r3, r0
 8006840:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8006842:	79fb      	ldrb	r3, [r7, #7]
 8006844:	4618      	mov	r0, r3
 8006846:	f7ff ff8d 	bl	8006764 <SD_CheckStatus>
 800684a:	4603      	mov	r3, r0
}
 800684c:	4618      	mov	r0, r3
 800684e:	3708      	adds	r7, #8
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}

08006854 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b08a      	sub	sp, #40	@ 0x28
 8006858:	af00      	add	r7, sp, #0
 800685a:	60b9      	str	r1, [r7, #8]
 800685c:	607a      	str	r2, [r7, #4]
 800685e:	603b      	str	r3, [r7, #0]
 8006860:	4603      	mov	r3, r0
 8006862:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 8006864:	2301      	movs	r3, #1
 8006866:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800686a:	f247 5030 	movw	r0, #30000	@ 0x7530
 800686e:	f7ff ff5b 	bl	8006728 <SD_CheckStatusWithTimeout>
 8006872:	4603      	mov	r3, r0
 8006874:	2b00      	cmp	r3, #0
 8006876:	da02      	bge.n	800687e <SD_read+0x2a>
  {
    return res;
 8006878:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800687c:	e032      	b.n	80068e4 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800687e:	683a      	ldr	r2, [r7, #0]
 8006880:	6879      	ldr	r1, [r7, #4]
 8006882:	68b8      	ldr	r0, [r7, #8]
 8006884:	f7ff feb0 	bl	80065e8 <BSP_SD_ReadBlocks_DMA>
 8006888:	4603      	mov	r3, r0
 800688a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 800688e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006892:	2b00      	cmp	r3, #0
 8006894:	d124      	bne.n	80068e0 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8006896:	4b15      	ldr	r3, [pc, #84]	@ (80068ec <SD_read+0x98>)
 8006898:	6819      	ldr	r1, [r3, #0]
 800689a:	f107 0314 	add.w	r3, r7, #20
 800689e:	f247 5230 	movw	r2, #30000	@ 0x7530
 80068a2:	4618      	mov	r0, r3
 80068a4:	f003 f9c6 	bl	8009c34 <osMessageGet>

    if (event.status == osEventMessage)
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	2b10      	cmp	r3, #16
 80068ac:	d118      	bne.n	80068e0 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 80068ae:	69bb      	ldr	r3, [r7, #24]
 80068b0:	2b01      	cmp	r3, #1
 80068b2:	d115      	bne.n	80068e0 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 80068b4:	f003 f81c 	bl	80098f0 <osKernelSysTick>
 80068b8:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 80068ba:	e008      	b.n	80068ce <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80068bc:	f7ff fec8 	bl	8006650 <BSP_SD_GetCardState>
 80068c0:	4603      	mov	r3, r0
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d103      	bne.n	80068ce <SD_read+0x7a>
              {
                res = RES_OK;
 80068c6:	2300      	movs	r3, #0
 80068c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 80068cc:	e008      	b.n	80068e0 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 80068ce:	f003 f80f 	bl	80098f0 <osKernelSysTick>
 80068d2:	4602      	mov	r2, r0
 80068d4:	6a3b      	ldr	r3, [r7, #32]
 80068d6:	1ad3      	subs	r3, r2, r3
 80068d8:	f247 522f 	movw	r2, #29999	@ 0x752f
 80068dc:	4293      	cmp	r3, r2
 80068de:	d9ed      	bls.n	80068bc <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 80068e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3728      	adds	r7, #40	@ 0x28
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bd80      	pop	{r7, pc}
 80068ec:	20002648 	.word	0x20002648

080068f0 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b08a      	sub	sp, #40	@ 0x28
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	60b9      	str	r1, [r7, #8]
 80068f8:	607a      	str	r2, [r7, #4]
 80068fa:	603b      	str	r3, [r7, #0]
 80068fc:	4603      	mov	r3, r0
 80068fe:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8006900:	2301      	movs	r3, #1
 8006902:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8006906:	f247 5030 	movw	r0, #30000	@ 0x7530
 800690a:	f7ff ff0d 	bl	8006728 <SD_CheckStatusWithTimeout>
 800690e:	4603      	mov	r3, r0
 8006910:	2b00      	cmp	r3, #0
 8006912:	da02      	bge.n	800691a <SD_write+0x2a>
  {
    return res;
 8006914:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006918:	e02e      	b.n	8006978 <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800691a:	683a      	ldr	r2, [r7, #0]
 800691c:	6879      	ldr	r1, [r7, #4]
 800691e:	68b8      	ldr	r0, [r7, #8]
 8006920:	f7ff fe7c 	bl	800661c <BSP_SD_WriteBlocks_DMA>
 8006924:	4603      	mov	r3, r0
 8006926:	2b00      	cmp	r3, #0
 8006928:	d124      	bne.n	8006974 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800692a:	4b15      	ldr	r3, [pc, #84]	@ (8006980 <SD_write+0x90>)
 800692c:	6819      	ldr	r1, [r3, #0]
 800692e:	f107 0314 	add.w	r3, r7, #20
 8006932:	f247 5230 	movw	r2, #30000	@ 0x7530
 8006936:	4618      	mov	r0, r3
 8006938:	f003 f97c 	bl	8009c34 <osMessageGet>

    if (event.status == osEventMessage)
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	2b10      	cmp	r3, #16
 8006940:	d118      	bne.n	8006974 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 8006942:	69bb      	ldr	r3, [r7, #24]
 8006944:	2b02      	cmp	r3, #2
 8006946:	d115      	bne.n	8006974 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 8006948:	f002 ffd2 	bl	80098f0 <osKernelSysTick>
 800694c:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800694e:	e008      	b.n	8006962 <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8006950:	f7ff fe7e 	bl	8006650 <BSP_SD_GetCardState>
 8006954:	4603      	mov	r3, r0
 8006956:	2b00      	cmp	r3, #0
 8006958:	d103      	bne.n	8006962 <SD_write+0x72>
          {
            res = RES_OK;
 800695a:	2300      	movs	r3, #0
 800695c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8006960:	e008      	b.n	8006974 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 8006962:	f002 ffc5 	bl	80098f0 <osKernelSysTick>
 8006966:	4602      	mov	r2, r0
 8006968:	6a3b      	ldr	r3, [r7, #32]
 800696a:	1ad3      	subs	r3, r2, r3
 800696c:	f247 522f 	movw	r2, #29999	@ 0x752f
 8006970:	4293      	cmp	r3, r2
 8006972:	d9ed      	bls.n	8006950 <SD_write+0x60>
    }

  }
#endif

  return res;
 8006974:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006978:	4618      	mov	r0, r3
 800697a:	3728      	adds	r7, #40	@ 0x28
 800697c:	46bd      	mov	sp, r7
 800697e:	bd80      	pop	{r7, pc}
 8006980:	20002648 	.word	0x20002648

08006984 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b08c      	sub	sp, #48	@ 0x30
 8006988:	af00      	add	r7, sp, #0
 800698a:	4603      	mov	r3, r0
 800698c:	603a      	str	r2, [r7, #0]
 800698e:	71fb      	strb	r3, [r7, #7]
 8006990:	460b      	mov	r3, r1
 8006992:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8006994:	2301      	movs	r3, #1
 8006996:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800699a:	4b25      	ldr	r3, [pc, #148]	@ (8006a30 <SD_ioctl+0xac>)
 800699c:	781b      	ldrb	r3, [r3, #0]
 800699e:	b2db      	uxtb	r3, r3
 80069a0:	f003 0301 	and.w	r3, r3, #1
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d001      	beq.n	80069ac <SD_ioctl+0x28>
 80069a8:	2303      	movs	r3, #3
 80069aa:	e03c      	b.n	8006a26 <SD_ioctl+0xa2>

  switch (cmd)
 80069ac:	79bb      	ldrb	r3, [r7, #6]
 80069ae:	2b03      	cmp	r3, #3
 80069b0:	d834      	bhi.n	8006a1c <SD_ioctl+0x98>
 80069b2:	a201      	add	r2, pc, #4	@ (adr r2, 80069b8 <SD_ioctl+0x34>)
 80069b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069b8:	080069c9 	.word	0x080069c9
 80069bc:	080069d1 	.word	0x080069d1
 80069c0:	080069e9 	.word	0x080069e9
 80069c4:	08006a03 	.word	0x08006a03
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80069c8:	2300      	movs	r3, #0
 80069ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80069ce:	e028      	b.n	8006a22 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80069d0:	f107 030c 	add.w	r3, r7, #12
 80069d4:	4618      	mov	r0, r3
 80069d6:	f7ff fe4b 	bl	8006670 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80069da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80069e0:	2300      	movs	r3, #0
 80069e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80069e6:	e01c      	b.n	8006a22 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80069e8:	f107 030c 	add.w	r3, r7, #12
 80069ec:	4618      	mov	r0, r3
 80069ee:	f7ff fe3f 	bl	8006670 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80069f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069f4:	b29a      	uxth	r2, r3
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80069fa:	2300      	movs	r3, #0
 80069fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8006a00:	e00f      	b.n	8006a22 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8006a02:	f107 030c 	add.w	r3, r7, #12
 8006a06:	4618      	mov	r0, r3
 8006a08:	f7ff fe32 	bl	8006670 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8006a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a0e:	0a5a      	lsrs	r2, r3, #9
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8006a14:	2300      	movs	r3, #0
 8006a16:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8006a1a:	e002      	b.n	8006a22 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8006a1c:	2304      	movs	r3, #4
 8006a1e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8006a22:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006a26:	4618      	mov	r0, r3
 8006a28:	3730      	adds	r7, #48	@ 0x30
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	bd80      	pop	{r7, pc}
 8006a2e:	bf00      	nop
 8006a30:	20000009 	.word	0x20000009

08006a34 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
 8006a38:	4b04      	ldr	r3, [pc, #16]	@ (8006a4c <BSP_SD_WriteCpltCallback+0x18>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	2102      	movs	r1, #2
 8006a40:	4618      	mov	r0, r3
 8006a42:	f003 f8b7 	bl	8009bb4 <osMessagePut>
#else
   const uint16_t msg = WRITE_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 8006a46:	bf00      	nop
 8006a48:	bd80      	pop	{r7, pc}
 8006a4a:	bf00      	nop
 8006a4c:	20002648 	.word	0x20002648

08006a50 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 8006a54:	4b04      	ldr	r3, [pc, #16]	@ (8006a68 <BSP_SD_ReadCpltCallback+0x18>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	2101      	movs	r1, #1
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	f003 f8a9 	bl	8009bb4 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 8006a62:	bf00      	nop
 8006a64:	bd80      	pop	{r7, pc}
 8006a66:	bf00      	nop
 8006a68:	20002648 	.word	0x20002648

08006a6c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b084      	sub	sp, #16
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	4603      	mov	r3, r0
 8006a74:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8006a76:	79fb      	ldrb	r3, [r7, #7]
 8006a78:	4a08      	ldr	r2, [pc, #32]	@ (8006a9c <disk_status+0x30>)
 8006a7a:	009b      	lsls	r3, r3, #2
 8006a7c:	4413      	add	r3, r2
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	685b      	ldr	r3, [r3, #4]
 8006a82:	79fa      	ldrb	r2, [r7, #7]
 8006a84:	4905      	ldr	r1, [pc, #20]	@ (8006a9c <disk_status+0x30>)
 8006a86:	440a      	add	r2, r1
 8006a88:	7a12      	ldrb	r2, [r2, #8]
 8006a8a:	4610      	mov	r0, r2
 8006a8c:	4798      	blx	r3
 8006a8e:	4603      	mov	r3, r0
 8006a90:	73fb      	strb	r3, [r7, #15]
  return stat;
 8006a92:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	3710      	adds	r7, #16
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}
 8006a9c:	20002674 	.word	0x20002674

08006aa0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b084      	sub	sp, #16
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8006aae:	79fb      	ldrb	r3, [r7, #7]
 8006ab0:	4a0d      	ldr	r2, [pc, #52]	@ (8006ae8 <disk_initialize+0x48>)
 8006ab2:	5cd3      	ldrb	r3, [r2, r3]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d111      	bne.n	8006adc <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8006ab8:	79fb      	ldrb	r3, [r7, #7]
 8006aba:	4a0b      	ldr	r2, [pc, #44]	@ (8006ae8 <disk_initialize+0x48>)
 8006abc:	2101      	movs	r1, #1
 8006abe:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8006ac0:	79fb      	ldrb	r3, [r7, #7]
 8006ac2:	4a09      	ldr	r2, [pc, #36]	@ (8006ae8 <disk_initialize+0x48>)
 8006ac4:	009b      	lsls	r3, r3, #2
 8006ac6:	4413      	add	r3, r2
 8006ac8:	685b      	ldr	r3, [r3, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	79fa      	ldrb	r2, [r7, #7]
 8006ace:	4906      	ldr	r1, [pc, #24]	@ (8006ae8 <disk_initialize+0x48>)
 8006ad0:	440a      	add	r2, r1
 8006ad2:	7a12      	ldrb	r2, [r2, #8]
 8006ad4:	4610      	mov	r0, r2
 8006ad6:	4798      	blx	r3
 8006ad8:	4603      	mov	r3, r0
 8006ada:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8006adc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ade:	4618      	mov	r0, r3
 8006ae0:	3710      	adds	r7, #16
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	bd80      	pop	{r7, pc}
 8006ae6:	bf00      	nop
 8006ae8:	20002674 	.word	0x20002674

08006aec <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8006aec:	b590      	push	{r4, r7, lr}
 8006aee:	b087      	sub	sp, #28
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	60b9      	str	r1, [r7, #8]
 8006af4:	607a      	str	r2, [r7, #4]
 8006af6:	603b      	str	r3, [r7, #0]
 8006af8:	4603      	mov	r3, r0
 8006afa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8006afc:	7bfb      	ldrb	r3, [r7, #15]
 8006afe:	4a0a      	ldr	r2, [pc, #40]	@ (8006b28 <disk_read+0x3c>)
 8006b00:	009b      	lsls	r3, r3, #2
 8006b02:	4413      	add	r3, r2
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	689c      	ldr	r4, [r3, #8]
 8006b08:	7bfb      	ldrb	r3, [r7, #15]
 8006b0a:	4a07      	ldr	r2, [pc, #28]	@ (8006b28 <disk_read+0x3c>)
 8006b0c:	4413      	add	r3, r2
 8006b0e:	7a18      	ldrb	r0, [r3, #8]
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	687a      	ldr	r2, [r7, #4]
 8006b14:	68b9      	ldr	r1, [r7, #8]
 8006b16:	47a0      	blx	r4
 8006b18:	4603      	mov	r3, r0
 8006b1a:	75fb      	strb	r3, [r7, #23]
  return res;
 8006b1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b1e:	4618      	mov	r0, r3
 8006b20:	371c      	adds	r7, #28
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bd90      	pop	{r4, r7, pc}
 8006b26:	bf00      	nop
 8006b28:	20002674 	.word	0x20002674

08006b2c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8006b2c:	b590      	push	{r4, r7, lr}
 8006b2e:	b087      	sub	sp, #28
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	60b9      	str	r1, [r7, #8]
 8006b34:	607a      	str	r2, [r7, #4]
 8006b36:	603b      	str	r3, [r7, #0]
 8006b38:	4603      	mov	r3, r0
 8006b3a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8006b3c:	7bfb      	ldrb	r3, [r7, #15]
 8006b3e:	4a0a      	ldr	r2, [pc, #40]	@ (8006b68 <disk_write+0x3c>)
 8006b40:	009b      	lsls	r3, r3, #2
 8006b42:	4413      	add	r3, r2
 8006b44:	685b      	ldr	r3, [r3, #4]
 8006b46:	68dc      	ldr	r4, [r3, #12]
 8006b48:	7bfb      	ldrb	r3, [r7, #15]
 8006b4a:	4a07      	ldr	r2, [pc, #28]	@ (8006b68 <disk_write+0x3c>)
 8006b4c:	4413      	add	r3, r2
 8006b4e:	7a18      	ldrb	r0, [r3, #8]
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	687a      	ldr	r2, [r7, #4]
 8006b54:	68b9      	ldr	r1, [r7, #8]
 8006b56:	47a0      	blx	r4
 8006b58:	4603      	mov	r3, r0
 8006b5a:	75fb      	strb	r3, [r7, #23]
  return res;
 8006b5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	371c      	adds	r7, #28
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd90      	pop	{r4, r7, pc}
 8006b66:	bf00      	nop
 8006b68:	20002674 	.word	0x20002674

08006b6c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b084      	sub	sp, #16
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	4603      	mov	r3, r0
 8006b74:	603a      	str	r2, [r7, #0]
 8006b76:	71fb      	strb	r3, [r7, #7]
 8006b78:	460b      	mov	r3, r1
 8006b7a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8006b7c:	79fb      	ldrb	r3, [r7, #7]
 8006b7e:	4a09      	ldr	r2, [pc, #36]	@ (8006ba4 <disk_ioctl+0x38>)
 8006b80:	009b      	lsls	r3, r3, #2
 8006b82:	4413      	add	r3, r2
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	691b      	ldr	r3, [r3, #16]
 8006b88:	79fa      	ldrb	r2, [r7, #7]
 8006b8a:	4906      	ldr	r1, [pc, #24]	@ (8006ba4 <disk_ioctl+0x38>)
 8006b8c:	440a      	add	r2, r1
 8006b8e:	7a10      	ldrb	r0, [r2, #8]
 8006b90:	79b9      	ldrb	r1, [r7, #6]
 8006b92:	683a      	ldr	r2, [r7, #0]
 8006b94:	4798      	blx	r3
 8006b96:	4603      	mov	r3, r0
 8006b98:	73fb      	strb	r3, [r7, #15]
  return res;
 8006b9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	3710      	adds	r7, #16
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}
 8006ba4:	20002674 	.word	0x20002674

08006ba8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b085      	sub	sp, #20
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	3301      	adds	r3, #1
 8006bb4:	781b      	ldrb	r3, [r3, #0]
 8006bb6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8006bb8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006bbc:	021b      	lsls	r3, r3, #8
 8006bbe:	b21a      	sxth	r2, r3
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	781b      	ldrb	r3, [r3, #0]
 8006bc4:	b21b      	sxth	r3, r3
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	b21b      	sxth	r3, r3
 8006bca:	81fb      	strh	r3, [r7, #14]
	return rv;
 8006bcc:	89fb      	ldrh	r3, [r7, #14]
}
 8006bce:	4618      	mov	r0, r3
 8006bd0:	3714      	adds	r7, #20
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd8:	4770      	bx	lr

08006bda <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8006bda:	b480      	push	{r7}
 8006bdc:	b085      	sub	sp, #20
 8006bde:	af00      	add	r7, sp, #0
 8006be0:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	3303      	adds	r3, #3
 8006be6:	781b      	ldrb	r3, [r3, #0]
 8006be8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	021b      	lsls	r3, r3, #8
 8006bee:	687a      	ldr	r2, [r7, #4]
 8006bf0:	3202      	adds	r2, #2
 8006bf2:	7812      	ldrb	r2, [r2, #0]
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	021b      	lsls	r3, r3, #8
 8006bfc:	687a      	ldr	r2, [r7, #4]
 8006bfe:	3201      	adds	r2, #1
 8006c00:	7812      	ldrb	r2, [r2, #0]
 8006c02:	4313      	orrs	r3, r2
 8006c04:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	021b      	lsls	r3, r3, #8
 8006c0a:	687a      	ldr	r2, [r7, #4]
 8006c0c:	7812      	ldrb	r2, [r2, #0]
 8006c0e:	4313      	orrs	r3, r2
 8006c10:	60fb      	str	r3, [r7, #12]
	return rv;
 8006c12:	68fb      	ldr	r3, [r7, #12]
}
 8006c14:	4618      	mov	r0, r3
 8006c16:	3714      	adds	r7, #20
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1e:	4770      	bx	lr

08006c20 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8006c20:	b480      	push	{r7}
 8006c22:	b083      	sub	sp, #12
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
 8006c28:	460b      	mov	r3, r1
 8006c2a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	1c5a      	adds	r2, r3, #1
 8006c30:	607a      	str	r2, [r7, #4]
 8006c32:	887a      	ldrh	r2, [r7, #2]
 8006c34:	b2d2      	uxtb	r2, r2
 8006c36:	701a      	strb	r2, [r3, #0]
 8006c38:	887b      	ldrh	r3, [r7, #2]
 8006c3a:	0a1b      	lsrs	r3, r3, #8
 8006c3c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	1c5a      	adds	r2, r3, #1
 8006c42:	607a      	str	r2, [r7, #4]
 8006c44:	887a      	ldrh	r2, [r7, #2]
 8006c46:	b2d2      	uxtb	r2, r2
 8006c48:	701a      	strb	r2, [r3, #0]
}
 8006c4a:	bf00      	nop
 8006c4c:	370c      	adds	r7, #12
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c54:	4770      	bx	lr

08006c56 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8006c56:	b480      	push	{r7}
 8006c58:	b083      	sub	sp, #12
 8006c5a:	af00      	add	r7, sp, #0
 8006c5c:	6078      	str	r0, [r7, #4]
 8006c5e:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	1c5a      	adds	r2, r3, #1
 8006c64:	607a      	str	r2, [r7, #4]
 8006c66:	683a      	ldr	r2, [r7, #0]
 8006c68:	b2d2      	uxtb	r2, r2
 8006c6a:	701a      	strb	r2, [r3, #0]
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	0a1b      	lsrs	r3, r3, #8
 8006c70:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	1c5a      	adds	r2, r3, #1
 8006c76:	607a      	str	r2, [r7, #4]
 8006c78:	683a      	ldr	r2, [r7, #0]
 8006c7a:	b2d2      	uxtb	r2, r2
 8006c7c:	701a      	strb	r2, [r3, #0]
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	0a1b      	lsrs	r3, r3, #8
 8006c82:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	1c5a      	adds	r2, r3, #1
 8006c88:	607a      	str	r2, [r7, #4]
 8006c8a:	683a      	ldr	r2, [r7, #0]
 8006c8c:	b2d2      	uxtb	r2, r2
 8006c8e:	701a      	strb	r2, [r3, #0]
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	0a1b      	lsrs	r3, r3, #8
 8006c94:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	1c5a      	adds	r2, r3, #1
 8006c9a:	607a      	str	r2, [r7, #4]
 8006c9c:	683a      	ldr	r2, [r7, #0]
 8006c9e:	b2d2      	uxtb	r2, r2
 8006ca0:	701a      	strb	r2, [r3, #0]
}
 8006ca2:	bf00      	nop
 8006ca4:	370c      	adds	r7, #12
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cac:	4770      	bx	lr

08006cae <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8006cae:	b480      	push	{r7}
 8006cb0:	b087      	sub	sp, #28
 8006cb2:	af00      	add	r7, sp, #0
 8006cb4:	60f8      	str	r0, [r7, #12]
 8006cb6:	60b9      	str	r1, [r7, #8]
 8006cb8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d00d      	beq.n	8006ce4 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8006cc8:	693a      	ldr	r2, [r7, #16]
 8006cca:	1c53      	adds	r3, r2, #1
 8006ccc:	613b      	str	r3, [r7, #16]
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	1c59      	adds	r1, r3, #1
 8006cd2:	6179      	str	r1, [r7, #20]
 8006cd4:	7812      	ldrb	r2, [r2, #0]
 8006cd6:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	3b01      	subs	r3, #1
 8006cdc:	607b      	str	r3, [r7, #4]
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d1f1      	bne.n	8006cc8 <mem_cpy+0x1a>
	}
}
 8006ce4:	bf00      	nop
 8006ce6:	371c      	adds	r7, #28
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cee:	4770      	bx	lr

08006cf0 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8006cf0:	b480      	push	{r7}
 8006cf2:	b087      	sub	sp, #28
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	60f8      	str	r0, [r7, #12]
 8006cf8:	60b9      	str	r1, [r7, #8]
 8006cfa:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8006d00:	697b      	ldr	r3, [r7, #20]
 8006d02:	1c5a      	adds	r2, r3, #1
 8006d04:	617a      	str	r2, [r7, #20]
 8006d06:	68ba      	ldr	r2, [r7, #8]
 8006d08:	b2d2      	uxtb	r2, r2
 8006d0a:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	3b01      	subs	r3, #1
 8006d10:	607b      	str	r3, [r7, #4]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d1f3      	bne.n	8006d00 <mem_set+0x10>
}
 8006d18:	bf00      	nop
 8006d1a:	bf00      	nop
 8006d1c:	371c      	adds	r7, #28
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d24:	4770      	bx	lr

08006d26 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8006d26:	b480      	push	{r7}
 8006d28:	b089      	sub	sp, #36	@ 0x24
 8006d2a:	af00      	add	r7, sp, #0
 8006d2c:	60f8      	str	r0, [r7, #12]
 8006d2e:	60b9      	str	r1, [r7, #8]
 8006d30:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	61fb      	str	r3, [r7, #28]
 8006d36:	68bb      	ldr	r3, [r7, #8]
 8006d38:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8006d3e:	69fb      	ldr	r3, [r7, #28]
 8006d40:	1c5a      	adds	r2, r3, #1
 8006d42:	61fa      	str	r2, [r7, #28]
 8006d44:	781b      	ldrb	r3, [r3, #0]
 8006d46:	4619      	mov	r1, r3
 8006d48:	69bb      	ldr	r3, [r7, #24]
 8006d4a:	1c5a      	adds	r2, r3, #1
 8006d4c:	61ba      	str	r2, [r7, #24]
 8006d4e:	781b      	ldrb	r3, [r3, #0]
 8006d50:	1acb      	subs	r3, r1, r3
 8006d52:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	3b01      	subs	r3, #1
 8006d58:	607b      	str	r3, [r7, #4]
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d002      	beq.n	8006d66 <mem_cmp+0x40>
 8006d60:	697b      	ldr	r3, [r7, #20]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d0eb      	beq.n	8006d3e <mem_cmp+0x18>

	return r;
 8006d66:	697b      	ldr	r3, [r7, #20]
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	3724      	adds	r7, #36	@ 0x24
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d72:	4770      	bx	lr

08006d74 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8006d74:	b480      	push	{r7}
 8006d76:	b083      	sub	sp, #12
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
 8006d7c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8006d7e:	e002      	b.n	8006d86 <chk_chr+0x12>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	3301      	adds	r3, #1
 8006d84:	607b      	str	r3, [r7, #4]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	781b      	ldrb	r3, [r3, #0]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d005      	beq.n	8006d9a <chk_chr+0x26>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	781b      	ldrb	r3, [r3, #0]
 8006d92:	461a      	mov	r2, r3
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d1f2      	bne.n	8006d80 <chk_chr+0xc>
	return *str;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	781b      	ldrb	r3, [r3, #0]
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	370c      	adds	r7, #12
 8006da2:	46bd      	mov	sp, r7
 8006da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da8:	4770      	bx	lr

08006daa <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 8006daa:	b580      	push	{r7, lr}
 8006dac:	b082      	sub	sp, #8
 8006dae:	af00      	add	r7, sp, #0
 8006db0:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d009      	beq.n	8006dcc <lock_fs+0x22>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	691b      	ldr	r3, [r3, #16]
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	f002 fd3a 	bl	8009836 <ff_req_grant>
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d001      	beq.n	8006dcc <lock_fs+0x22>
 8006dc8:	2301      	movs	r3, #1
 8006dca:	e000      	b.n	8006dce <lock_fs+0x24>
 8006dcc:	2300      	movs	r3, #0
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	3708      	adds	r7, #8
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}

08006dd6 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 8006dd6:	b580      	push	{r7, lr}
 8006dd8:	b082      	sub	sp, #8
 8006dda:	af00      	add	r7, sp, #0
 8006ddc:	6078      	str	r0, [r7, #4]
 8006dde:	460b      	mov	r3, r1
 8006de0:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d00d      	beq.n	8006e04 <unlock_fs+0x2e>
 8006de8:	78fb      	ldrb	r3, [r7, #3]
 8006dea:	2b0c      	cmp	r3, #12
 8006dec:	d00a      	beq.n	8006e04 <unlock_fs+0x2e>
 8006dee:	78fb      	ldrb	r3, [r7, #3]
 8006df0:	2b0b      	cmp	r3, #11
 8006df2:	d007      	beq.n	8006e04 <unlock_fs+0x2e>
 8006df4:	78fb      	ldrb	r3, [r7, #3]
 8006df6:	2b0f      	cmp	r3, #15
 8006df8:	d004      	beq.n	8006e04 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	691b      	ldr	r3, [r3, #16]
 8006dfe:	4618      	mov	r0, r3
 8006e00:	f002 fd2e 	bl	8009860 <ff_rel_grant>
	}
}
 8006e04:	bf00      	nop
 8006e06:	3708      	adds	r7, #8
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}

08006e0c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b085      	sub	sp, #20
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006e16:	2300      	movs	r3, #0
 8006e18:	60bb      	str	r3, [r7, #8]
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	60fb      	str	r3, [r7, #12]
 8006e1e:	e029      	b.n	8006e74 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8006e20:	4a27      	ldr	r2, [pc, #156]	@ (8006ec0 <chk_lock+0xb4>)
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	011b      	lsls	r3, r3, #4
 8006e26:	4413      	add	r3, r2
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d01d      	beq.n	8006e6a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006e2e:	4a24      	ldr	r2, [pc, #144]	@ (8006ec0 <chk_lock+0xb4>)
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	011b      	lsls	r3, r3, #4
 8006e34:	4413      	add	r3, r2
 8006e36:	681a      	ldr	r2, [r3, #0]
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	429a      	cmp	r2, r3
 8006e3e:	d116      	bne.n	8006e6e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8006e40:	4a1f      	ldr	r2, [pc, #124]	@ (8006ec0 <chk_lock+0xb4>)
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	011b      	lsls	r3, r3, #4
 8006e46:	4413      	add	r3, r2
 8006e48:	3304      	adds	r3, #4
 8006e4a:	681a      	ldr	r2, [r3, #0]
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006e50:	429a      	cmp	r2, r3
 8006e52:	d10c      	bne.n	8006e6e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006e54:	4a1a      	ldr	r2, [pc, #104]	@ (8006ec0 <chk_lock+0xb4>)
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	011b      	lsls	r3, r3, #4
 8006e5a:	4413      	add	r3, r2
 8006e5c:	3308      	adds	r3, #8
 8006e5e:	681a      	ldr	r2, [r3, #0]
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8006e64:	429a      	cmp	r2, r3
 8006e66:	d102      	bne.n	8006e6e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006e68:	e007      	b.n	8006e7a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	3301      	adds	r3, #1
 8006e72:	60fb      	str	r3, [r7, #12]
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	2b01      	cmp	r3, #1
 8006e78:	d9d2      	bls.n	8006e20 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	2b02      	cmp	r3, #2
 8006e7e:	d109      	bne.n	8006e94 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d102      	bne.n	8006e8c <chk_lock+0x80>
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	2b02      	cmp	r3, #2
 8006e8a:	d101      	bne.n	8006e90 <chk_lock+0x84>
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	e010      	b.n	8006eb2 <chk_lock+0xa6>
 8006e90:	2312      	movs	r3, #18
 8006e92:	e00e      	b.n	8006eb2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d108      	bne.n	8006eac <chk_lock+0xa0>
 8006e9a:	4a09      	ldr	r2, [pc, #36]	@ (8006ec0 <chk_lock+0xb4>)
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	011b      	lsls	r3, r3, #4
 8006ea0:	4413      	add	r3, r2
 8006ea2:	330c      	adds	r3, #12
 8006ea4:	881b      	ldrh	r3, [r3, #0]
 8006ea6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006eaa:	d101      	bne.n	8006eb0 <chk_lock+0xa4>
 8006eac:	2310      	movs	r3, #16
 8006eae:	e000      	b.n	8006eb2 <chk_lock+0xa6>
 8006eb0:	2300      	movs	r3, #0
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	3714      	adds	r7, #20
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebc:	4770      	bx	lr
 8006ebe:	bf00      	nop
 8006ec0:	20002654 	.word	0x20002654

08006ec4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	b083      	sub	sp, #12
 8006ec8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006eca:	2300      	movs	r3, #0
 8006ecc:	607b      	str	r3, [r7, #4]
 8006ece:	e002      	b.n	8006ed6 <enq_lock+0x12>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	3301      	adds	r3, #1
 8006ed4:	607b      	str	r3, [r7, #4]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	d806      	bhi.n	8006eea <enq_lock+0x26>
 8006edc:	4a09      	ldr	r2, [pc, #36]	@ (8006f04 <enq_lock+0x40>)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	011b      	lsls	r3, r3, #4
 8006ee2:	4413      	add	r3, r2
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d1f2      	bne.n	8006ed0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2b02      	cmp	r3, #2
 8006eee:	bf14      	ite	ne
 8006ef0:	2301      	movne	r3, #1
 8006ef2:	2300      	moveq	r3, #0
 8006ef4:	b2db      	uxtb	r3, r3
}
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	370c      	adds	r7, #12
 8006efa:	46bd      	mov	sp, r7
 8006efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f00:	4770      	bx	lr
 8006f02:	bf00      	nop
 8006f04:	20002654 	.word	0x20002654

08006f08 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b085      	sub	sp, #20
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006f12:	2300      	movs	r3, #0
 8006f14:	60fb      	str	r3, [r7, #12]
 8006f16:	e01f      	b.n	8006f58 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8006f18:	4a41      	ldr	r2, [pc, #260]	@ (8007020 <inc_lock+0x118>)
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	011b      	lsls	r3, r3, #4
 8006f1e:	4413      	add	r3, r2
 8006f20:	681a      	ldr	r2, [r3, #0]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	429a      	cmp	r2, r3
 8006f28:	d113      	bne.n	8006f52 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8006f2a:	4a3d      	ldr	r2, [pc, #244]	@ (8007020 <inc_lock+0x118>)
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	011b      	lsls	r3, r3, #4
 8006f30:	4413      	add	r3, r2
 8006f32:	3304      	adds	r3, #4
 8006f34:	681a      	ldr	r2, [r3, #0]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8006f3a:	429a      	cmp	r2, r3
 8006f3c:	d109      	bne.n	8006f52 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8006f3e:	4a38      	ldr	r2, [pc, #224]	@ (8007020 <inc_lock+0x118>)
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	011b      	lsls	r3, r3, #4
 8006f44:	4413      	add	r3, r2
 8006f46:	3308      	adds	r3, #8
 8006f48:	681a      	ldr	r2, [r3, #0]
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8006f4e:	429a      	cmp	r2, r3
 8006f50:	d006      	beq.n	8006f60 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	3301      	adds	r3, #1
 8006f56:	60fb      	str	r3, [r7, #12]
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	2b01      	cmp	r3, #1
 8006f5c:	d9dc      	bls.n	8006f18 <inc_lock+0x10>
 8006f5e:	e000      	b.n	8006f62 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8006f60:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	2b02      	cmp	r3, #2
 8006f66:	d132      	bne.n	8006fce <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006f68:	2300      	movs	r3, #0
 8006f6a:	60fb      	str	r3, [r7, #12]
 8006f6c:	e002      	b.n	8006f74 <inc_lock+0x6c>
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	3301      	adds	r3, #1
 8006f72:	60fb      	str	r3, [r7, #12]
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2b01      	cmp	r3, #1
 8006f78:	d806      	bhi.n	8006f88 <inc_lock+0x80>
 8006f7a:	4a29      	ldr	r2, [pc, #164]	@ (8007020 <inc_lock+0x118>)
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	011b      	lsls	r3, r3, #4
 8006f80:	4413      	add	r3, r2
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d1f2      	bne.n	8006f6e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	2b02      	cmp	r3, #2
 8006f8c:	d101      	bne.n	8006f92 <inc_lock+0x8a>
 8006f8e:	2300      	movs	r3, #0
 8006f90:	e040      	b.n	8007014 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681a      	ldr	r2, [r3, #0]
 8006f96:	4922      	ldr	r1, [pc, #136]	@ (8007020 <inc_lock+0x118>)
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	011b      	lsls	r3, r3, #4
 8006f9c:	440b      	add	r3, r1
 8006f9e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	689a      	ldr	r2, [r3, #8]
 8006fa4:	491e      	ldr	r1, [pc, #120]	@ (8007020 <inc_lock+0x118>)
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	011b      	lsls	r3, r3, #4
 8006faa:	440b      	add	r3, r1
 8006fac:	3304      	adds	r3, #4
 8006fae:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	695a      	ldr	r2, [r3, #20]
 8006fb4:	491a      	ldr	r1, [pc, #104]	@ (8007020 <inc_lock+0x118>)
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	011b      	lsls	r3, r3, #4
 8006fba:	440b      	add	r3, r1
 8006fbc:	3308      	adds	r3, #8
 8006fbe:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8006fc0:	4a17      	ldr	r2, [pc, #92]	@ (8007020 <inc_lock+0x118>)
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	011b      	lsls	r3, r3, #4
 8006fc6:	4413      	add	r3, r2
 8006fc8:	330c      	adds	r3, #12
 8006fca:	2200      	movs	r2, #0
 8006fcc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d009      	beq.n	8006fe8 <inc_lock+0xe0>
 8006fd4:	4a12      	ldr	r2, [pc, #72]	@ (8007020 <inc_lock+0x118>)
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	011b      	lsls	r3, r3, #4
 8006fda:	4413      	add	r3, r2
 8006fdc:	330c      	adds	r3, #12
 8006fde:	881b      	ldrh	r3, [r3, #0]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d001      	beq.n	8006fe8 <inc_lock+0xe0>
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	e015      	b.n	8007014 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d108      	bne.n	8007000 <inc_lock+0xf8>
 8006fee:	4a0c      	ldr	r2, [pc, #48]	@ (8007020 <inc_lock+0x118>)
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	011b      	lsls	r3, r3, #4
 8006ff4:	4413      	add	r3, r2
 8006ff6:	330c      	adds	r3, #12
 8006ff8:	881b      	ldrh	r3, [r3, #0]
 8006ffa:	3301      	adds	r3, #1
 8006ffc:	b29a      	uxth	r2, r3
 8006ffe:	e001      	b.n	8007004 <inc_lock+0xfc>
 8007000:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007004:	4906      	ldr	r1, [pc, #24]	@ (8007020 <inc_lock+0x118>)
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	011b      	lsls	r3, r3, #4
 800700a:	440b      	add	r3, r1
 800700c:	330c      	adds	r3, #12
 800700e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	3301      	adds	r3, #1
}
 8007014:	4618      	mov	r0, r3
 8007016:	3714      	adds	r7, #20
 8007018:	46bd      	mov	sp, r7
 800701a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701e:	4770      	bx	lr
 8007020:	20002654 	.word	0x20002654

08007024 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007024:	b480      	push	{r7}
 8007026:	b085      	sub	sp, #20
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	3b01      	subs	r3, #1
 8007030:	607b      	str	r3, [r7, #4]
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2b01      	cmp	r3, #1
 8007036:	d825      	bhi.n	8007084 <dec_lock+0x60>
		n = Files[i].ctr;
 8007038:	4a17      	ldr	r2, [pc, #92]	@ (8007098 <dec_lock+0x74>)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	011b      	lsls	r3, r3, #4
 800703e:	4413      	add	r3, r2
 8007040:	330c      	adds	r3, #12
 8007042:	881b      	ldrh	r3, [r3, #0]
 8007044:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8007046:	89fb      	ldrh	r3, [r7, #14]
 8007048:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800704c:	d101      	bne.n	8007052 <dec_lock+0x2e>
 800704e:	2300      	movs	r3, #0
 8007050:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8007052:	89fb      	ldrh	r3, [r7, #14]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d002      	beq.n	800705e <dec_lock+0x3a>
 8007058:	89fb      	ldrh	r3, [r7, #14]
 800705a:	3b01      	subs	r3, #1
 800705c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800705e:	4a0e      	ldr	r2, [pc, #56]	@ (8007098 <dec_lock+0x74>)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	011b      	lsls	r3, r3, #4
 8007064:	4413      	add	r3, r2
 8007066:	330c      	adds	r3, #12
 8007068:	89fa      	ldrh	r2, [r7, #14]
 800706a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800706c:	89fb      	ldrh	r3, [r7, #14]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d105      	bne.n	800707e <dec_lock+0x5a>
 8007072:	4a09      	ldr	r2, [pc, #36]	@ (8007098 <dec_lock+0x74>)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	011b      	lsls	r3, r3, #4
 8007078:	4413      	add	r3, r2
 800707a:	2200      	movs	r2, #0
 800707c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800707e:	2300      	movs	r3, #0
 8007080:	737b      	strb	r3, [r7, #13]
 8007082:	e001      	b.n	8007088 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007084:	2302      	movs	r3, #2
 8007086:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8007088:	7b7b      	ldrb	r3, [r7, #13]
}
 800708a:	4618      	mov	r0, r3
 800708c:	3714      	adds	r7, #20
 800708e:	46bd      	mov	sp, r7
 8007090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007094:	4770      	bx	lr
 8007096:	bf00      	nop
 8007098:	20002654 	.word	0x20002654

0800709c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800709c:	b480      	push	{r7}
 800709e:	b085      	sub	sp, #20
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80070a4:	2300      	movs	r3, #0
 80070a6:	60fb      	str	r3, [r7, #12]
 80070a8:	e010      	b.n	80070cc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80070aa:	4a0d      	ldr	r2, [pc, #52]	@ (80070e0 <clear_lock+0x44>)
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	011b      	lsls	r3, r3, #4
 80070b0:	4413      	add	r3, r2
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	687a      	ldr	r2, [r7, #4]
 80070b6:	429a      	cmp	r2, r3
 80070b8:	d105      	bne.n	80070c6 <clear_lock+0x2a>
 80070ba:	4a09      	ldr	r2, [pc, #36]	@ (80070e0 <clear_lock+0x44>)
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	011b      	lsls	r3, r3, #4
 80070c0:	4413      	add	r3, r2
 80070c2:	2200      	movs	r2, #0
 80070c4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	3301      	adds	r3, #1
 80070ca:	60fb      	str	r3, [r7, #12]
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	2b01      	cmp	r3, #1
 80070d0:	d9eb      	bls.n	80070aa <clear_lock+0xe>
	}
}
 80070d2:	bf00      	nop
 80070d4:	bf00      	nop
 80070d6:	3714      	adds	r7, #20
 80070d8:	46bd      	mov	sp, r7
 80070da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070de:	4770      	bx	lr
 80070e0:	20002654 	.word	0x20002654

080070e4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b086      	sub	sp, #24
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80070ec:	2300      	movs	r3, #0
 80070ee:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	78db      	ldrb	r3, [r3, #3]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d034      	beq.n	8007162 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070fc:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	7858      	ldrb	r0, [r3, #1]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8007108:	2301      	movs	r3, #1
 800710a:	697a      	ldr	r2, [r7, #20]
 800710c:	f7ff fd0e 	bl	8006b2c <disk_write>
 8007110:	4603      	mov	r3, r0
 8007112:	2b00      	cmp	r3, #0
 8007114:	d002      	beq.n	800711c <sync_window+0x38>
			res = FR_DISK_ERR;
 8007116:	2301      	movs	r3, #1
 8007118:	73fb      	strb	r3, [r7, #15]
 800711a:	e022      	b.n	8007162 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2200      	movs	r2, #0
 8007120:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007126:	697a      	ldr	r2, [r7, #20]
 8007128:	1ad2      	subs	r2, r2, r3
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6a1b      	ldr	r3, [r3, #32]
 800712e:	429a      	cmp	r2, r3
 8007130:	d217      	bcs.n	8007162 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	789b      	ldrb	r3, [r3, #2]
 8007136:	613b      	str	r3, [r7, #16]
 8007138:	e010      	b.n	800715c <sync_window+0x78>
					wsect += fs->fsize;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6a1b      	ldr	r3, [r3, #32]
 800713e:	697a      	ldr	r2, [r7, #20]
 8007140:	4413      	add	r3, r2
 8007142:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	7858      	ldrb	r0, [r3, #1]
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800714e:	2301      	movs	r3, #1
 8007150:	697a      	ldr	r2, [r7, #20]
 8007152:	f7ff fceb 	bl	8006b2c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007156:	693b      	ldr	r3, [r7, #16]
 8007158:	3b01      	subs	r3, #1
 800715a:	613b      	str	r3, [r7, #16]
 800715c:	693b      	ldr	r3, [r7, #16]
 800715e:	2b01      	cmp	r3, #1
 8007160:	d8eb      	bhi.n	800713a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8007162:	7bfb      	ldrb	r3, [r7, #15]
}
 8007164:	4618      	mov	r0, r3
 8007166:	3718      	adds	r7, #24
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}

0800716c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b084      	sub	sp, #16
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
 8007174:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8007176:	2300      	movs	r3, #0
 8007178:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800717e:	683a      	ldr	r2, [r7, #0]
 8007180:	429a      	cmp	r2, r3
 8007182:	d01b      	beq.n	80071bc <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	f7ff ffad 	bl	80070e4 <sync_window>
 800718a:	4603      	mov	r3, r0
 800718c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800718e:	7bfb      	ldrb	r3, [r7, #15]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d113      	bne.n	80071bc <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	7858      	ldrb	r0, [r3, #1]
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800719e:	2301      	movs	r3, #1
 80071a0:	683a      	ldr	r2, [r7, #0]
 80071a2:	f7ff fca3 	bl	8006aec <disk_read>
 80071a6:	4603      	mov	r3, r0
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d004      	beq.n	80071b6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80071ac:	f04f 33ff 	mov.w	r3, #4294967295
 80071b0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80071b2:	2301      	movs	r3, #1
 80071b4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	683a      	ldr	r2, [r7, #0]
 80071ba:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 80071bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80071be:	4618      	mov	r0, r3
 80071c0:	3710      	adds	r7, #16
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bd80      	pop	{r7, pc}
	...

080071c8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b084      	sub	sp, #16
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	f7ff ff87 	bl	80070e4 <sync_window>
 80071d6:	4603      	mov	r3, r0
 80071d8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80071da:	7bfb      	ldrb	r3, [r7, #15]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d159      	bne.n	8007294 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	781b      	ldrb	r3, [r3, #0]
 80071e4:	2b03      	cmp	r3, #3
 80071e6:	d149      	bne.n	800727c <sync_fs+0xb4>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	791b      	ldrb	r3, [r3, #4]
 80071ec:	2b01      	cmp	r3, #1
 80071ee:	d145      	bne.n	800727c <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	899b      	ldrh	r3, [r3, #12]
 80071fa:	461a      	mov	r2, r3
 80071fc:	2100      	movs	r1, #0
 80071fe:	f7ff fd77 	bl	8006cf0 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	3338      	adds	r3, #56	@ 0x38
 8007206:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800720a:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800720e:	4618      	mov	r0, r3
 8007210:	f7ff fd06 	bl	8006c20 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	3338      	adds	r3, #56	@ 0x38
 8007218:	4921      	ldr	r1, [pc, #132]	@ (80072a0 <sync_fs+0xd8>)
 800721a:	4618      	mov	r0, r3
 800721c:	f7ff fd1b 	bl	8006c56 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	3338      	adds	r3, #56	@ 0x38
 8007224:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8007228:	491e      	ldr	r1, [pc, #120]	@ (80072a4 <sync_fs+0xdc>)
 800722a:	4618      	mov	r0, r3
 800722c:	f7ff fd13 	bl	8006c56 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	3338      	adds	r3, #56	@ 0x38
 8007234:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	699b      	ldr	r3, [r3, #24]
 800723c:	4619      	mov	r1, r3
 800723e:	4610      	mov	r0, r2
 8007240:	f7ff fd09 	bl	8006c56 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	3338      	adds	r3, #56	@ 0x38
 8007248:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	695b      	ldr	r3, [r3, #20]
 8007250:	4619      	mov	r1, r3
 8007252:	4610      	mov	r0, r2
 8007254:	f7ff fcff 	bl	8006c56 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800725c:	1c5a      	adds	r2, r3, #1
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	7858      	ldrb	r0, [r3, #1]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007270:	2301      	movs	r3, #1
 8007272:	f7ff fc5b 	bl	8006b2c <disk_write>
			fs->fsi_flag = 0;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2200      	movs	r2, #0
 800727a:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	785b      	ldrb	r3, [r3, #1]
 8007280:	2200      	movs	r2, #0
 8007282:	2100      	movs	r1, #0
 8007284:	4618      	mov	r0, r3
 8007286:	f7ff fc71 	bl	8006b6c <disk_ioctl>
 800728a:	4603      	mov	r3, r0
 800728c:	2b00      	cmp	r3, #0
 800728e:	d001      	beq.n	8007294 <sync_fs+0xcc>
 8007290:	2301      	movs	r3, #1
 8007292:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007294:	7bfb      	ldrb	r3, [r7, #15]
}
 8007296:	4618      	mov	r0, r3
 8007298:	3710      	adds	r7, #16
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}
 800729e:	bf00      	nop
 80072a0:	41615252 	.word	0x41615252
 80072a4:	61417272 	.word	0x61417272

080072a8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80072a8:	b480      	push	{r7}
 80072aa:	b083      	sub	sp, #12
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
 80072b0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	3b02      	subs	r3, #2
 80072b6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	69db      	ldr	r3, [r3, #28]
 80072bc:	3b02      	subs	r3, #2
 80072be:	683a      	ldr	r2, [r7, #0]
 80072c0:	429a      	cmp	r2, r3
 80072c2:	d301      	bcc.n	80072c8 <clust2sect+0x20>
 80072c4:	2300      	movs	r3, #0
 80072c6:	e008      	b.n	80072da <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	895b      	ldrh	r3, [r3, #10]
 80072cc:	461a      	mov	r2, r3
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	fb03 f202 	mul.w	r2, r3, r2
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072d8:	4413      	add	r3, r2
}
 80072da:	4618      	mov	r0, r3
 80072dc:	370c      	adds	r7, #12
 80072de:	46bd      	mov	sp, r7
 80072e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e4:	4770      	bx	lr

080072e6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80072e6:	b580      	push	{r7, lr}
 80072e8:	b086      	sub	sp, #24
 80072ea:	af00      	add	r7, sp, #0
 80072ec:	6078      	str	r0, [r7, #4]
 80072ee:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	d904      	bls.n	8007306 <get_fat+0x20>
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	69db      	ldr	r3, [r3, #28]
 8007300:	683a      	ldr	r2, [r7, #0]
 8007302:	429a      	cmp	r2, r3
 8007304:	d302      	bcc.n	800730c <get_fat+0x26>
		val = 1;	/* Internal error */
 8007306:	2301      	movs	r3, #1
 8007308:	617b      	str	r3, [r7, #20]
 800730a:	e0ba      	b.n	8007482 <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800730c:	f04f 33ff 	mov.w	r3, #4294967295
 8007310:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	781b      	ldrb	r3, [r3, #0]
 8007316:	2b03      	cmp	r3, #3
 8007318:	f000 8082 	beq.w	8007420 <get_fat+0x13a>
 800731c:	2b03      	cmp	r3, #3
 800731e:	f300 80a6 	bgt.w	800746e <get_fat+0x188>
 8007322:	2b01      	cmp	r3, #1
 8007324:	d002      	beq.n	800732c <get_fat+0x46>
 8007326:	2b02      	cmp	r3, #2
 8007328:	d055      	beq.n	80073d6 <get_fat+0xf0>
 800732a:	e0a0      	b.n	800746e <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	60fb      	str	r3, [r7, #12]
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	085b      	lsrs	r3, r3, #1
 8007334:	68fa      	ldr	r2, [r7, #12]
 8007336:	4413      	add	r3, r2
 8007338:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800733a:	693b      	ldr	r3, [r7, #16]
 800733c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800733e:	693b      	ldr	r3, [r7, #16]
 8007340:	899b      	ldrh	r3, [r3, #12]
 8007342:	4619      	mov	r1, r3
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	fbb3 f3f1 	udiv	r3, r3, r1
 800734a:	4413      	add	r3, r2
 800734c:	4619      	mov	r1, r3
 800734e:	6938      	ldr	r0, [r7, #16]
 8007350:	f7ff ff0c 	bl	800716c <move_window>
 8007354:	4603      	mov	r3, r0
 8007356:	2b00      	cmp	r3, #0
 8007358:	f040 808c 	bne.w	8007474 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	1c5a      	adds	r2, r3, #1
 8007360:	60fa      	str	r2, [r7, #12]
 8007362:	693a      	ldr	r2, [r7, #16]
 8007364:	8992      	ldrh	r2, [r2, #12]
 8007366:	fbb3 f1f2 	udiv	r1, r3, r2
 800736a:	fb01 f202 	mul.w	r2, r1, r2
 800736e:	1a9b      	subs	r3, r3, r2
 8007370:	693a      	ldr	r2, [r7, #16]
 8007372:	4413      	add	r3, r2
 8007374:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007378:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800737a:	693b      	ldr	r3, [r7, #16]
 800737c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800737e:	693b      	ldr	r3, [r7, #16]
 8007380:	899b      	ldrh	r3, [r3, #12]
 8007382:	4619      	mov	r1, r3
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	fbb3 f3f1 	udiv	r3, r3, r1
 800738a:	4413      	add	r3, r2
 800738c:	4619      	mov	r1, r3
 800738e:	6938      	ldr	r0, [r7, #16]
 8007390:	f7ff feec 	bl	800716c <move_window>
 8007394:	4603      	mov	r3, r0
 8007396:	2b00      	cmp	r3, #0
 8007398:	d16e      	bne.n	8007478 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	899b      	ldrh	r3, [r3, #12]
 800739e:	461a      	mov	r2, r3
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	fbb3 f1f2 	udiv	r1, r3, r2
 80073a6:	fb01 f202 	mul.w	r2, r1, r2
 80073aa:	1a9b      	subs	r3, r3, r2
 80073ac:	693a      	ldr	r2, [r7, #16]
 80073ae:	4413      	add	r3, r2
 80073b0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80073b4:	021b      	lsls	r3, r3, #8
 80073b6:	68ba      	ldr	r2, [r7, #8]
 80073b8:	4313      	orrs	r3, r2
 80073ba:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	f003 0301 	and.w	r3, r3, #1
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d002      	beq.n	80073cc <get_fat+0xe6>
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	091b      	lsrs	r3, r3, #4
 80073ca:	e002      	b.n	80073d2 <get_fat+0xec>
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80073d2:	617b      	str	r3, [r7, #20]
			break;
 80073d4:	e055      	b.n	8007482 <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80073d6:	693b      	ldr	r3, [r7, #16]
 80073d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	899b      	ldrh	r3, [r3, #12]
 80073de:	085b      	lsrs	r3, r3, #1
 80073e0:	b29b      	uxth	r3, r3
 80073e2:	4619      	mov	r1, r3
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80073ea:	4413      	add	r3, r2
 80073ec:	4619      	mov	r1, r3
 80073ee:	6938      	ldr	r0, [r7, #16]
 80073f0:	f7ff febc 	bl	800716c <move_window>
 80073f4:	4603      	mov	r3, r0
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d140      	bne.n	800747c <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80073fa:	693b      	ldr	r3, [r7, #16]
 80073fc:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	005b      	lsls	r3, r3, #1
 8007404:	693a      	ldr	r2, [r7, #16]
 8007406:	8992      	ldrh	r2, [r2, #12]
 8007408:	fbb3 f0f2 	udiv	r0, r3, r2
 800740c:	fb00 f202 	mul.w	r2, r0, r2
 8007410:	1a9b      	subs	r3, r3, r2
 8007412:	440b      	add	r3, r1
 8007414:	4618      	mov	r0, r3
 8007416:	f7ff fbc7 	bl	8006ba8 <ld_word>
 800741a:	4603      	mov	r3, r0
 800741c:	617b      	str	r3, [r7, #20]
			break;
 800741e:	e030      	b.n	8007482 <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007420:	693b      	ldr	r3, [r7, #16]
 8007422:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	899b      	ldrh	r3, [r3, #12]
 8007428:	089b      	lsrs	r3, r3, #2
 800742a:	b29b      	uxth	r3, r3
 800742c:	4619      	mov	r1, r3
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	fbb3 f3f1 	udiv	r3, r3, r1
 8007434:	4413      	add	r3, r2
 8007436:	4619      	mov	r1, r3
 8007438:	6938      	ldr	r0, [r7, #16]
 800743a:	f7ff fe97 	bl	800716c <move_window>
 800743e:	4603      	mov	r3, r0
 8007440:	2b00      	cmp	r3, #0
 8007442:	d11d      	bne.n	8007480 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007444:	693b      	ldr	r3, [r7, #16]
 8007446:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	009b      	lsls	r3, r3, #2
 800744e:	693a      	ldr	r2, [r7, #16]
 8007450:	8992      	ldrh	r2, [r2, #12]
 8007452:	fbb3 f0f2 	udiv	r0, r3, r2
 8007456:	fb00 f202 	mul.w	r2, r0, r2
 800745a:	1a9b      	subs	r3, r3, r2
 800745c:	440b      	add	r3, r1
 800745e:	4618      	mov	r0, r3
 8007460:	f7ff fbbb 	bl	8006bda <ld_dword>
 8007464:	4603      	mov	r3, r0
 8007466:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800746a:	617b      	str	r3, [r7, #20]
			break;
 800746c:	e009      	b.n	8007482 <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800746e:	2301      	movs	r3, #1
 8007470:	617b      	str	r3, [r7, #20]
 8007472:	e006      	b.n	8007482 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007474:	bf00      	nop
 8007476:	e004      	b.n	8007482 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007478:	bf00      	nop
 800747a:	e002      	b.n	8007482 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800747c:	bf00      	nop
 800747e:	e000      	b.n	8007482 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007480:	bf00      	nop
		}
	}

	return val;
 8007482:	697b      	ldr	r3, [r7, #20]
}
 8007484:	4618      	mov	r0, r3
 8007486:	3718      	adds	r7, #24
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}

0800748c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800748c:	b590      	push	{r4, r7, lr}
 800748e:	b089      	sub	sp, #36	@ 0x24
 8007490:	af00      	add	r7, sp, #0
 8007492:	60f8      	str	r0, [r7, #12]
 8007494:	60b9      	str	r1, [r7, #8]
 8007496:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007498:	2302      	movs	r3, #2
 800749a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	2b01      	cmp	r3, #1
 80074a0:	f240 8109 	bls.w	80076b6 <put_fat+0x22a>
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	69db      	ldr	r3, [r3, #28]
 80074a8:	68ba      	ldr	r2, [r7, #8]
 80074aa:	429a      	cmp	r2, r3
 80074ac:	f080 8103 	bcs.w	80076b6 <put_fat+0x22a>
		switch (fs->fs_type) {
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	781b      	ldrb	r3, [r3, #0]
 80074b4:	2b03      	cmp	r3, #3
 80074b6:	f000 80b6 	beq.w	8007626 <put_fat+0x19a>
 80074ba:	2b03      	cmp	r3, #3
 80074bc:	f300 80fb 	bgt.w	80076b6 <put_fat+0x22a>
 80074c0:	2b01      	cmp	r3, #1
 80074c2:	d003      	beq.n	80074cc <put_fat+0x40>
 80074c4:	2b02      	cmp	r3, #2
 80074c6:	f000 8083 	beq.w	80075d0 <put_fat+0x144>
 80074ca:	e0f4      	b.n	80076b6 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	61bb      	str	r3, [r7, #24]
 80074d0:	69bb      	ldr	r3, [r7, #24]
 80074d2:	085b      	lsrs	r3, r3, #1
 80074d4:	69ba      	ldr	r2, [r7, #24]
 80074d6:	4413      	add	r3, r2
 80074d8:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	899b      	ldrh	r3, [r3, #12]
 80074e2:	4619      	mov	r1, r3
 80074e4:	69bb      	ldr	r3, [r7, #24]
 80074e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80074ea:	4413      	add	r3, r2
 80074ec:	4619      	mov	r1, r3
 80074ee:	68f8      	ldr	r0, [r7, #12]
 80074f0:	f7ff fe3c 	bl	800716c <move_window>
 80074f4:	4603      	mov	r3, r0
 80074f6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80074f8:	7ffb      	ldrb	r3, [r7, #31]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	f040 80d4 	bne.w	80076a8 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8007506:	69bb      	ldr	r3, [r7, #24]
 8007508:	1c5a      	adds	r2, r3, #1
 800750a:	61ba      	str	r2, [r7, #24]
 800750c:	68fa      	ldr	r2, [r7, #12]
 800750e:	8992      	ldrh	r2, [r2, #12]
 8007510:	fbb3 f0f2 	udiv	r0, r3, r2
 8007514:	fb00 f202 	mul.w	r2, r0, r2
 8007518:	1a9b      	subs	r3, r3, r2
 800751a:	440b      	add	r3, r1
 800751c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	f003 0301 	and.w	r3, r3, #1
 8007524:	2b00      	cmp	r3, #0
 8007526:	d00d      	beq.n	8007544 <put_fat+0xb8>
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	781b      	ldrb	r3, [r3, #0]
 800752c:	b25b      	sxtb	r3, r3
 800752e:	f003 030f 	and.w	r3, r3, #15
 8007532:	b25a      	sxtb	r2, r3
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	b25b      	sxtb	r3, r3
 8007538:	011b      	lsls	r3, r3, #4
 800753a:	b25b      	sxtb	r3, r3
 800753c:	4313      	orrs	r3, r2
 800753e:	b25b      	sxtb	r3, r3
 8007540:	b2db      	uxtb	r3, r3
 8007542:	e001      	b.n	8007548 <put_fat+0xbc>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	b2db      	uxtb	r3, r3
 8007548:	697a      	ldr	r2, [r7, #20]
 800754a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	2201      	movs	r2, #1
 8007550:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	899b      	ldrh	r3, [r3, #12]
 800755a:	4619      	mov	r1, r3
 800755c:	69bb      	ldr	r3, [r7, #24]
 800755e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007562:	4413      	add	r3, r2
 8007564:	4619      	mov	r1, r3
 8007566:	68f8      	ldr	r0, [r7, #12]
 8007568:	f7ff fe00 	bl	800716c <move_window>
 800756c:	4603      	mov	r3, r0
 800756e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007570:	7ffb      	ldrb	r3, [r7, #31]
 8007572:	2b00      	cmp	r3, #0
 8007574:	f040 809a 	bne.w	80076ac <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	899b      	ldrh	r3, [r3, #12]
 8007582:	461a      	mov	r2, r3
 8007584:	69bb      	ldr	r3, [r7, #24]
 8007586:	fbb3 f0f2 	udiv	r0, r3, r2
 800758a:	fb00 f202 	mul.w	r2, r0, r2
 800758e:	1a9b      	subs	r3, r3, r2
 8007590:	440b      	add	r3, r1
 8007592:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	f003 0301 	and.w	r3, r3, #1
 800759a:	2b00      	cmp	r3, #0
 800759c:	d003      	beq.n	80075a6 <put_fat+0x11a>
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	091b      	lsrs	r3, r3, #4
 80075a2:	b2db      	uxtb	r3, r3
 80075a4:	e00e      	b.n	80075c4 <put_fat+0x138>
 80075a6:	697b      	ldr	r3, [r7, #20]
 80075a8:	781b      	ldrb	r3, [r3, #0]
 80075aa:	b25b      	sxtb	r3, r3
 80075ac:	f023 030f 	bic.w	r3, r3, #15
 80075b0:	b25a      	sxtb	r2, r3
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	0a1b      	lsrs	r3, r3, #8
 80075b6:	b25b      	sxtb	r3, r3
 80075b8:	f003 030f 	and.w	r3, r3, #15
 80075bc:	b25b      	sxtb	r3, r3
 80075be:	4313      	orrs	r3, r2
 80075c0:	b25b      	sxtb	r3, r3
 80075c2:	b2db      	uxtb	r3, r3
 80075c4:	697a      	ldr	r2, [r7, #20]
 80075c6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	2201      	movs	r2, #1
 80075cc:	70da      	strb	r2, [r3, #3]
			break;
 80075ce:	e072      	b.n	80076b6 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	899b      	ldrh	r3, [r3, #12]
 80075d8:	085b      	lsrs	r3, r3, #1
 80075da:	b29b      	uxth	r3, r3
 80075dc:	4619      	mov	r1, r3
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	fbb3 f3f1 	udiv	r3, r3, r1
 80075e4:	4413      	add	r3, r2
 80075e6:	4619      	mov	r1, r3
 80075e8:	68f8      	ldr	r0, [r7, #12]
 80075ea:	f7ff fdbf 	bl	800716c <move_window>
 80075ee:	4603      	mov	r3, r0
 80075f0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80075f2:	7ffb      	ldrb	r3, [r7, #31]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d15b      	bne.n	80076b0 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	005b      	lsls	r3, r3, #1
 8007602:	68fa      	ldr	r2, [r7, #12]
 8007604:	8992      	ldrh	r2, [r2, #12]
 8007606:	fbb3 f0f2 	udiv	r0, r3, r2
 800760a:	fb00 f202 	mul.w	r2, r0, r2
 800760e:	1a9b      	subs	r3, r3, r2
 8007610:	440b      	add	r3, r1
 8007612:	687a      	ldr	r2, [r7, #4]
 8007614:	b292      	uxth	r2, r2
 8007616:	4611      	mov	r1, r2
 8007618:	4618      	mov	r0, r3
 800761a:	f7ff fb01 	bl	8006c20 <st_word>
			fs->wflag = 1;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	2201      	movs	r2, #1
 8007622:	70da      	strb	r2, [r3, #3]
			break;
 8007624:	e047      	b.n	80076b6 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	899b      	ldrh	r3, [r3, #12]
 800762e:	089b      	lsrs	r3, r3, #2
 8007630:	b29b      	uxth	r3, r3
 8007632:	4619      	mov	r1, r3
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	fbb3 f3f1 	udiv	r3, r3, r1
 800763a:	4413      	add	r3, r2
 800763c:	4619      	mov	r1, r3
 800763e:	68f8      	ldr	r0, [r7, #12]
 8007640:	f7ff fd94 	bl	800716c <move_window>
 8007644:	4603      	mov	r3, r0
 8007646:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007648:	7ffb      	ldrb	r3, [r7, #31]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d132      	bne.n	80076b4 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	009b      	lsls	r3, r3, #2
 800765e:	68fa      	ldr	r2, [r7, #12]
 8007660:	8992      	ldrh	r2, [r2, #12]
 8007662:	fbb3 f0f2 	udiv	r0, r3, r2
 8007666:	fb00 f202 	mul.w	r2, r0, r2
 800766a:	1a9b      	subs	r3, r3, r2
 800766c:	440b      	add	r3, r1
 800766e:	4618      	mov	r0, r3
 8007670:	f7ff fab3 	bl	8006bda <ld_dword>
 8007674:	4603      	mov	r3, r0
 8007676:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800767a:	4323      	orrs	r3, r4
 800767c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	009b      	lsls	r3, r3, #2
 8007688:	68fa      	ldr	r2, [r7, #12]
 800768a:	8992      	ldrh	r2, [r2, #12]
 800768c:	fbb3 f0f2 	udiv	r0, r3, r2
 8007690:	fb00 f202 	mul.w	r2, r0, r2
 8007694:	1a9b      	subs	r3, r3, r2
 8007696:	440b      	add	r3, r1
 8007698:	6879      	ldr	r1, [r7, #4]
 800769a:	4618      	mov	r0, r3
 800769c:	f7ff fadb 	bl	8006c56 <st_dword>
			fs->wflag = 1;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	2201      	movs	r2, #1
 80076a4:	70da      	strb	r2, [r3, #3]
			break;
 80076a6:	e006      	b.n	80076b6 <put_fat+0x22a>
			if (res != FR_OK) break;
 80076a8:	bf00      	nop
 80076aa:	e004      	b.n	80076b6 <put_fat+0x22a>
			if (res != FR_OK) break;
 80076ac:	bf00      	nop
 80076ae:	e002      	b.n	80076b6 <put_fat+0x22a>
			if (res != FR_OK) break;
 80076b0:	bf00      	nop
 80076b2:	e000      	b.n	80076b6 <put_fat+0x22a>
			if (res != FR_OK) break;
 80076b4:	bf00      	nop
		}
	}
	return res;
 80076b6:	7ffb      	ldrb	r3, [r7, #31]
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	3724      	adds	r7, #36	@ 0x24
 80076bc:	46bd      	mov	sp, r7
 80076be:	bd90      	pop	{r4, r7, pc}

080076c0 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b088      	sub	sp, #32
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	60f8      	str	r0, [r7, #12]
 80076c8:	60b9      	str	r1, [r7, #8]
 80076ca:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80076cc:	2300      	movs	r3, #0
 80076ce:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80076d6:	68bb      	ldr	r3, [r7, #8]
 80076d8:	2b01      	cmp	r3, #1
 80076da:	d904      	bls.n	80076e6 <remove_chain+0x26>
 80076dc:	69bb      	ldr	r3, [r7, #24]
 80076de:	69db      	ldr	r3, [r3, #28]
 80076e0:	68ba      	ldr	r2, [r7, #8]
 80076e2:	429a      	cmp	r2, r3
 80076e4:	d301      	bcc.n	80076ea <remove_chain+0x2a>
 80076e6:	2302      	movs	r3, #2
 80076e8:	e04b      	b.n	8007782 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d00c      	beq.n	800770a <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80076f0:	f04f 32ff 	mov.w	r2, #4294967295
 80076f4:	6879      	ldr	r1, [r7, #4]
 80076f6:	69b8      	ldr	r0, [r7, #24]
 80076f8:	f7ff fec8 	bl	800748c <put_fat>
 80076fc:	4603      	mov	r3, r0
 80076fe:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8007700:	7ffb      	ldrb	r3, [r7, #31]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d001      	beq.n	800770a <remove_chain+0x4a>
 8007706:	7ffb      	ldrb	r3, [r7, #31]
 8007708:	e03b      	b.n	8007782 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800770a:	68b9      	ldr	r1, [r7, #8]
 800770c:	68f8      	ldr	r0, [r7, #12]
 800770e:	f7ff fdea 	bl	80072e6 <get_fat>
 8007712:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8007714:	697b      	ldr	r3, [r7, #20]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d031      	beq.n	800777e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800771a:	697b      	ldr	r3, [r7, #20]
 800771c:	2b01      	cmp	r3, #1
 800771e:	d101      	bne.n	8007724 <remove_chain+0x64>
 8007720:	2302      	movs	r3, #2
 8007722:	e02e      	b.n	8007782 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	f1b3 3fff 	cmp.w	r3, #4294967295
 800772a:	d101      	bne.n	8007730 <remove_chain+0x70>
 800772c:	2301      	movs	r3, #1
 800772e:	e028      	b.n	8007782 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8007730:	2200      	movs	r2, #0
 8007732:	68b9      	ldr	r1, [r7, #8]
 8007734:	69b8      	ldr	r0, [r7, #24]
 8007736:	f7ff fea9 	bl	800748c <put_fat>
 800773a:	4603      	mov	r3, r0
 800773c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800773e:	7ffb      	ldrb	r3, [r7, #31]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d001      	beq.n	8007748 <remove_chain+0x88>
 8007744:	7ffb      	ldrb	r3, [r7, #31]
 8007746:	e01c      	b.n	8007782 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007748:	69bb      	ldr	r3, [r7, #24]
 800774a:	699a      	ldr	r2, [r3, #24]
 800774c:	69bb      	ldr	r3, [r7, #24]
 800774e:	69db      	ldr	r3, [r3, #28]
 8007750:	3b02      	subs	r3, #2
 8007752:	429a      	cmp	r2, r3
 8007754:	d20b      	bcs.n	800776e <remove_chain+0xae>
			fs->free_clst++;
 8007756:	69bb      	ldr	r3, [r7, #24]
 8007758:	699b      	ldr	r3, [r3, #24]
 800775a:	1c5a      	adds	r2, r3, #1
 800775c:	69bb      	ldr	r3, [r7, #24]
 800775e:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8007760:	69bb      	ldr	r3, [r7, #24]
 8007762:	791b      	ldrb	r3, [r3, #4]
 8007764:	f043 0301 	orr.w	r3, r3, #1
 8007768:	b2da      	uxtb	r2, r3
 800776a:	69bb      	ldr	r3, [r7, #24]
 800776c:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800776e:	697b      	ldr	r3, [r7, #20]
 8007770:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8007772:	69bb      	ldr	r3, [r7, #24]
 8007774:	69db      	ldr	r3, [r3, #28]
 8007776:	68ba      	ldr	r2, [r7, #8]
 8007778:	429a      	cmp	r2, r3
 800777a:	d3c6      	bcc.n	800770a <remove_chain+0x4a>
 800777c:	e000      	b.n	8007780 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800777e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8007780:	2300      	movs	r3, #0
}
 8007782:	4618      	mov	r0, r3
 8007784:	3720      	adds	r7, #32
 8007786:	46bd      	mov	sp, r7
 8007788:	bd80      	pop	{r7, pc}

0800778a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800778a:	b580      	push	{r7, lr}
 800778c:	b088      	sub	sp, #32
 800778e:	af00      	add	r7, sp, #0
 8007790:	6078      	str	r0, [r7, #4]
 8007792:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d10d      	bne.n	80077bc <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80077a0:	693b      	ldr	r3, [r7, #16]
 80077a2:	695b      	ldr	r3, [r3, #20]
 80077a4:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80077a6:	69bb      	ldr	r3, [r7, #24]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d004      	beq.n	80077b6 <create_chain+0x2c>
 80077ac:	693b      	ldr	r3, [r7, #16]
 80077ae:	69db      	ldr	r3, [r3, #28]
 80077b0:	69ba      	ldr	r2, [r7, #24]
 80077b2:	429a      	cmp	r2, r3
 80077b4:	d31b      	bcc.n	80077ee <create_chain+0x64>
 80077b6:	2301      	movs	r3, #1
 80077b8:	61bb      	str	r3, [r7, #24]
 80077ba:	e018      	b.n	80077ee <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80077bc:	6839      	ldr	r1, [r7, #0]
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	f7ff fd91 	bl	80072e6 <get_fat>
 80077c4:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	2b01      	cmp	r3, #1
 80077ca:	d801      	bhi.n	80077d0 <create_chain+0x46>
 80077cc:	2301      	movs	r3, #1
 80077ce:	e070      	b.n	80078b2 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077d6:	d101      	bne.n	80077dc <create_chain+0x52>
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	e06a      	b.n	80078b2 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80077dc:	693b      	ldr	r3, [r7, #16]
 80077de:	69db      	ldr	r3, [r3, #28]
 80077e0:	68fa      	ldr	r2, [r7, #12]
 80077e2:	429a      	cmp	r2, r3
 80077e4:	d201      	bcs.n	80077ea <create_chain+0x60>
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	e063      	b.n	80078b2 <create_chain+0x128>
		scl = clst;
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80077ee:	69bb      	ldr	r3, [r7, #24]
 80077f0:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80077f2:	69fb      	ldr	r3, [r7, #28]
 80077f4:	3301      	adds	r3, #1
 80077f6:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80077f8:	693b      	ldr	r3, [r7, #16]
 80077fa:	69db      	ldr	r3, [r3, #28]
 80077fc:	69fa      	ldr	r2, [r7, #28]
 80077fe:	429a      	cmp	r2, r3
 8007800:	d307      	bcc.n	8007812 <create_chain+0x88>
				ncl = 2;
 8007802:	2302      	movs	r3, #2
 8007804:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8007806:	69fa      	ldr	r2, [r7, #28]
 8007808:	69bb      	ldr	r3, [r7, #24]
 800780a:	429a      	cmp	r2, r3
 800780c:	d901      	bls.n	8007812 <create_chain+0x88>
 800780e:	2300      	movs	r3, #0
 8007810:	e04f      	b.n	80078b2 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8007812:	69f9      	ldr	r1, [r7, #28]
 8007814:	6878      	ldr	r0, [r7, #4]
 8007816:	f7ff fd66 	bl	80072e6 <get_fat>
 800781a:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d00e      	beq.n	8007840 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	2b01      	cmp	r3, #1
 8007826:	d003      	beq.n	8007830 <create_chain+0xa6>
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800782e:	d101      	bne.n	8007834 <create_chain+0xaa>
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	e03e      	b.n	80078b2 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8007834:	69fa      	ldr	r2, [r7, #28]
 8007836:	69bb      	ldr	r3, [r7, #24]
 8007838:	429a      	cmp	r2, r3
 800783a:	d1da      	bne.n	80077f2 <create_chain+0x68>
 800783c:	2300      	movs	r3, #0
 800783e:	e038      	b.n	80078b2 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8007840:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8007842:	f04f 32ff 	mov.w	r2, #4294967295
 8007846:	69f9      	ldr	r1, [r7, #28]
 8007848:	6938      	ldr	r0, [r7, #16]
 800784a:	f7ff fe1f 	bl	800748c <put_fat>
 800784e:	4603      	mov	r3, r0
 8007850:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8007852:	7dfb      	ldrb	r3, [r7, #23]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d109      	bne.n	800786c <create_chain+0xe2>
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d006      	beq.n	800786c <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800785e:	69fa      	ldr	r2, [r7, #28]
 8007860:	6839      	ldr	r1, [r7, #0]
 8007862:	6938      	ldr	r0, [r7, #16]
 8007864:	f7ff fe12 	bl	800748c <put_fat>
 8007868:	4603      	mov	r3, r0
 800786a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800786c:	7dfb      	ldrb	r3, [r7, #23]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d116      	bne.n	80078a0 <create_chain+0x116>
		fs->last_clst = ncl;
 8007872:	693b      	ldr	r3, [r7, #16]
 8007874:	69fa      	ldr	r2, [r7, #28]
 8007876:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8007878:	693b      	ldr	r3, [r7, #16]
 800787a:	699a      	ldr	r2, [r3, #24]
 800787c:	693b      	ldr	r3, [r7, #16]
 800787e:	69db      	ldr	r3, [r3, #28]
 8007880:	3b02      	subs	r3, #2
 8007882:	429a      	cmp	r2, r3
 8007884:	d804      	bhi.n	8007890 <create_chain+0x106>
 8007886:	693b      	ldr	r3, [r7, #16]
 8007888:	699b      	ldr	r3, [r3, #24]
 800788a:	1e5a      	subs	r2, r3, #1
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8007890:	693b      	ldr	r3, [r7, #16]
 8007892:	791b      	ldrb	r3, [r3, #4]
 8007894:	f043 0301 	orr.w	r3, r3, #1
 8007898:	b2da      	uxtb	r2, r3
 800789a:	693b      	ldr	r3, [r7, #16]
 800789c:	711a      	strb	r2, [r3, #4]
 800789e:	e007      	b.n	80078b0 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80078a0:	7dfb      	ldrb	r3, [r7, #23]
 80078a2:	2b01      	cmp	r3, #1
 80078a4:	d102      	bne.n	80078ac <create_chain+0x122>
 80078a6:	f04f 33ff 	mov.w	r3, #4294967295
 80078aa:	e000      	b.n	80078ae <create_chain+0x124>
 80078ac:	2301      	movs	r3, #1
 80078ae:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80078b0:	69fb      	ldr	r3, [r7, #28]
}
 80078b2:	4618      	mov	r0, r3
 80078b4:	3720      	adds	r7, #32
 80078b6:	46bd      	mov	sp, r7
 80078b8:	bd80      	pop	{r7, pc}

080078ba <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80078ba:	b480      	push	{r7}
 80078bc:	b087      	sub	sp, #28
 80078be:	af00      	add	r7, sp, #0
 80078c0:	6078      	str	r0, [r7, #4]
 80078c2:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078ce:	3304      	adds	r3, #4
 80078d0:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	899b      	ldrh	r3, [r3, #12]
 80078d6:	461a      	mov	r2, r3
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	fbb3 f3f2 	udiv	r3, r3, r2
 80078de:	68fa      	ldr	r2, [r7, #12]
 80078e0:	8952      	ldrh	r2, [r2, #10]
 80078e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80078e6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	1d1a      	adds	r2, r3, #4
 80078ec:	613a      	str	r2, [r7, #16]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d101      	bne.n	80078fc <clmt_clust+0x42>
 80078f8:	2300      	movs	r3, #0
 80078fa:	e010      	b.n	800791e <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 80078fc:	697a      	ldr	r2, [r7, #20]
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	429a      	cmp	r2, r3
 8007902:	d307      	bcc.n	8007914 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8007904:	697a      	ldr	r2, [r7, #20]
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	1ad3      	subs	r3, r2, r3
 800790a:	617b      	str	r3, [r7, #20]
 800790c:	693b      	ldr	r3, [r7, #16]
 800790e:	3304      	adds	r3, #4
 8007910:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007912:	e7e9      	b.n	80078e8 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8007914:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	681a      	ldr	r2, [r3, #0]
 800791a:	697b      	ldr	r3, [r7, #20]
 800791c:	4413      	add	r3, r2
}
 800791e:	4618      	mov	r0, r3
 8007920:	371c      	adds	r7, #28
 8007922:	46bd      	mov	sp, r7
 8007924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007928:	4770      	bx	lr

0800792a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800792a:	b580      	push	{r7, lr}
 800792c:	b086      	sub	sp, #24
 800792e:	af00      	add	r7, sp, #0
 8007930:	6078      	str	r0, [r7, #4]
 8007932:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800793a:	683b      	ldr	r3, [r7, #0]
 800793c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007940:	d204      	bcs.n	800794c <dir_sdi+0x22>
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	f003 031f 	and.w	r3, r3, #31
 8007948:	2b00      	cmp	r3, #0
 800794a:	d001      	beq.n	8007950 <dir_sdi+0x26>
		return FR_INT_ERR;
 800794c:	2302      	movs	r3, #2
 800794e:	e071      	b.n	8007a34 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	683a      	ldr	r2, [r7, #0]
 8007954:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	689b      	ldr	r3, [r3, #8]
 800795a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800795c:	697b      	ldr	r3, [r7, #20]
 800795e:	2b00      	cmp	r3, #0
 8007960:	d106      	bne.n	8007970 <dir_sdi+0x46>
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	781b      	ldrb	r3, [r3, #0]
 8007966:	2b02      	cmp	r3, #2
 8007968:	d902      	bls.n	8007970 <dir_sdi+0x46>
		clst = fs->dirbase;
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800796e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8007970:	697b      	ldr	r3, [r7, #20]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d10c      	bne.n	8007990 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	095b      	lsrs	r3, r3, #5
 800797a:	693a      	ldr	r2, [r7, #16]
 800797c:	8912      	ldrh	r2, [r2, #8]
 800797e:	4293      	cmp	r3, r2
 8007980:	d301      	bcc.n	8007986 <dir_sdi+0x5c>
 8007982:	2302      	movs	r3, #2
 8007984:	e056      	b.n	8007a34 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8007986:	693b      	ldr	r3, [r7, #16]
 8007988:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	61da      	str	r2, [r3, #28]
 800798e:	e02d      	b.n	80079ec <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8007990:	693b      	ldr	r3, [r7, #16]
 8007992:	895b      	ldrh	r3, [r3, #10]
 8007994:	461a      	mov	r2, r3
 8007996:	693b      	ldr	r3, [r7, #16]
 8007998:	899b      	ldrh	r3, [r3, #12]
 800799a:	fb02 f303 	mul.w	r3, r2, r3
 800799e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80079a0:	e019      	b.n	80079d6 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6979      	ldr	r1, [r7, #20]
 80079a6:	4618      	mov	r0, r3
 80079a8:	f7ff fc9d 	bl	80072e6 <get_fat>
 80079ac:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079b4:	d101      	bne.n	80079ba <dir_sdi+0x90>
 80079b6:	2301      	movs	r3, #1
 80079b8:	e03c      	b.n	8007a34 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80079ba:	697b      	ldr	r3, [r7, #20]
 80079bc:	2b01      	cmp	r3, #1
 80079be:	d904      	bls.n	80079ca <dir_sdi+0xa0>
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	69db      	ldr	r3, [r3, #28]
 80079c4:	697a      	ldr	r2, [r7, #20]
 80079c6:	429a      	cmp	r2, r3
 80079c8:	d301      	bcc.n	80079ce <dir_sdi+0xa4>
 80079ca:	2302      	movs	r3, #2
 80079cc:	e032      	b.n	8007a34 <dir_sdi+0x10a>
			ofs -= csz;
 80079ce:	683a      	ldr	r2, [r7, #0]
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	1ad3      	subs	r3, r2, r3
 80079d4:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80079d6:	683a      	ldr	r2, [r7, #0]
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	429a      	cmp	r2, r3
 80079dc:	d2e1      	bcs.n	80079a2 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 80079de:	6979      	ldr	r1, [r7, #20]
 80079e0:	6938      	ldr	r0, [r7, #16]
 80079e2:	f7ff fc61 	bl	80072a8 <clust2sect>
 80079e6:	4602      	mov	r2, r0
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	697a      	ldr	r2, [r7, #20]
 80079f0:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	69db      	ldr	r3, [r3, #28]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d101      	bne.n	80079fe <dir_sdi+0xd4>
 80079fa:	2302      	movs	r3, #2
 80079fc:	e01a      	b.n	8007a34 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	69da      	ldr	r2, [r3, #28]
 8007a02:	693b      	ldr	r3, [r7, #16]
 8007a04:	899b      	ldrh	r3, [r3, #12]
 8007a06:	4619      	mov	r1, r3
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8007a0e:	441a      	add	r2, r3
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8007a14:	693b      	ldr	r3, [r7, #16]
 8007a16:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8007a1a:	693b      	ldr	r3, [r7, #16]
 8007a1c:	899b      	ldrh	r3, [r3, #12]
 8007a1e:	461a      	mov	r2, r3
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	fbb3 f0f2 	udiv	r0, r3, r2
 8007a26:	fb00 f202 	mul.w	r2, r0, r2
 8007a2a:	1a9b      	subs	r3, r3, r2
 8007a2c:	18ca      	adds	r2, r1, r3
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007a32:	2300      	movs	r3, #0
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	3718      	adds	r7, #24
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bd80      	pop	{r7, pc}

08007a3c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b086      	sub	sp, #24
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
 8007a44:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	695b      	ldr	r3, [r3, #20]
 8007a50:	3320      	adds	r3, #32
 8007a52:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	69db      	ldr	r3, [r3, #28]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d003      	beq.n	8007a64 <dir_next+0x28>
 8007a5c:	68bb      	ldr	r3, [r7, #8]
 8007a5e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007a62:	d301      	bcc.n	8007a68 <dir_next+0x2c>
 8007a64:	2304      	movs	r3, #4
 8007a66:	e0bb      	b.n	8007be0 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	899b      	ldrh	r3, [r3, #12]
 8007a6c:	461a      	mov	r2, r3
 8007a6e:	68bb      	ldr	r3, [r7, #8]
 8007a70:	fbb3 f1f2 	udiv	r1, r3, r2
 8007a74:	fb01 f202 	mul.w	r2, r1, r2
 8007a78:	1a9b      	subs	r3, r3, r2
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	f040 809d 	bne.w	8007bba <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	69db      	ldr	r3, [r3, #28]
 8007a84:	1c5a      	adds	r2, r3, #1
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	699b      	ldr	r3, [r3, #24]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d10b      	bne.n	8007aaa <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	095b      	lsrs	r3, r3, #5
 8007a96:	68fa      	ldr	r2, [r7, #12]
 8007a98:	8912      	ldrh	r2, [r2, #8]
 8007a9a:	4293      	cmp	r3, r2
 8007a9c:	f0c0 808d 	bcc.w	8007bba <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	61da      	str	r2, [r3, #28]
 8007aa6:	2304      	movs	r3, #4
 8007aa8:	e09a      	b.n	8007be0 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	899b      	ldrh	r3, [r3, #12]
 8007aae:	461a      	mov	r2, r3
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ab6:	68fa      	ldr	r2, [r7, #12]
 8007ab8:	8952      	ldrh	r2, [r2, #10]
 8007aba:	3a01      	subs	r2, #1
 8007abc:	4013      	ands	r3, r2
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d17b      	bne.n	8007bba <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8007ac2:	687a      	ldr	r2, [r7, #4]
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	699b      	ldr	r3, [r3, #24]
 8007ac8:	4619      	mov	r1, r3
 8007aca:	4610      	mov	r0, r2
 8007acc:	f7ff fc0b 	bl	80072e6 <get_fat>
 8007ad0:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8007ad2:	697b      	ldr	r3, [r7, #20]
 8007ad4:	2b01      	cmp	r3, #1
 8007ad6:	d801      	bhi.n	8007adc <dir_next+0xa0>
 8007ad8:	2302      	movs	r3, #2
 8007ada:	e081      	b.n	8007be0 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ae2:	d101      	bne.n	8007ae8 <dir_next+0xac>
 8007ae4:	2301      	movs	r3, #1
 8007ae6:	e07b      	b.n	8007be0 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	69db      	ldr	r3, [r3, #28]
 8007aec:	697a      	ldr	r2, [r7, #20]
 8007aee:	429a      	cmp	r2, r3
 8007af0:	d359      	bcc.n	8007ba6 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d104      	bne.n	8007b02 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2200      	movs	r2, #0
 8007afc:	61da      	str	r2, [r3, #28]
 8007afe:	2304      	movs	r3, #4
 8007b00:	e06e      	b.n	8007be0 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8007b02:	687a      	ldr	r2, [r7, #4]
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	699b      	ldr	r3, [r3, #24]
 8007b08:	4619      	mov	r1, r3
 8007b0a:	4610      	mov	r0, r2
 8007b0c:	f7ff fe3d 	bl	800778a <create_chain>
 8007b10:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007b12:	697b      	ldr	r3, [r7, #20]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d101      	bne.n	8007b1c <dir_next+0xe0>
 8007b18:	2307      	movs	r3, #7
 8007b1a:	e061      	b.n	8007be0 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8007b1c:	697b      	ldr	r3, [r7, #20]
 8007b1e:	2b01      	cmp	r3, #1
 8007b20:	d101      	bne.n	8007b26 <dir_next+0xea>
 8007b22:	2302      	movs	r3, #2
 8007b24:	e05c      	b.n	8007be0 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b2c:	d101      	bne.n	8007b32 <dir_next+0xf6>
 8007b2e:	2301      	movs	r3, #1
 8007b30:	e056      	b.n	8007be0 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8007b32:	68f8      	ldr	r0, [r7, #12]
 8007b34:	f7ff fad6 	bl	80070e4 <sync_window>
 8007b38:	4603      	mov	r3, r0
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d001      	beq.n	8007b42 <dir_next+0x106>
 8007b3e:	2301      	movs	r3, #1
 8007b40:	e04e      	b.n	8007be0 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	899b      	ldrh	r3, [r3, #12]
 8007b4c:	461a      	mov	r2, r3
 8007b4e:	2100      	movs	r1, #0
 8007b50:	f7ff f8ce 	bl	8006cf0 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007b54:	2300      	movs	r3, #0
 8007b56:	613b      	str	r3, [r7, #16]
 8007b58:	6979      	ldr	r1, [r7, #20]
 8007b5a:	68f8      	ldr	r0, [r7, #12]
 8007b5c:	f7ff fba4 	bl	80072a8 <clust2sect>
 8007b60:	4602      	mov	r2, r0
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	635a      	str	r2, [r3, #52]	@ 0x34
 8007b66:	e012      	b.n	8007b8e <dir_next+0x152>
						fs->wflag = 1;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	2201      	movs	r2, #1
 8007b6c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8007b6e:	68f8      	ldr	r0, [r7, #12]
 8007b70:	f7ff fab8 	bl	80070e4 <sync_window>
 8007b74:	4603      	mov	r3, r0
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d001      	beq.n	8007b7e <dir_next+0x142>
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	e030      	b.n	8007be0 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	3301      	adds	r3, #1
 8007b82:	613b      	str	r3, [r7, #16]
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b88:	1c5a      	adds	r2, r3, #1
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	635a      	str	r2, [r3, #52]	@ 0x34
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	895b      	ldrh	r3, [r3, #10]
 8007b92:	461a      	mov	r2, r3
 8007b94:	693b      	ldr	r3, [r7, #16]
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d3e6      	bcc.n	8007b68 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007b9e:	693b      	ldr	r3, [r7, #16]
 8007ba0:	1ad2      	subs	r2, r2, r3
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	697a      	ldr	r2, [r7, #20]
 8007baa:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8007bac:	6979      	ldr	r1, [r7, #20]
 8007bae:	68f8      	ldr	r0, [r7, #12]
 8007bb0:	f7ff fb7a 	bl	80072a8 <clust2sect>
 8007bb4:	4602      	mov	r2, r0
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	68ba      	ldr	r2, [r7, #8]
 8007bbe:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	899b      	ldrh	r3, [r3, #12]
 8007bca:	461a      	mov	r2, r3
 8007bcc:	68bb      	ldr	r3, [r7, #8]
 8007bce:	fbb3 f0f2 	udiv	r0, r3, r2
 8007bd2:	fb00 f202 	mul.w	r2, r0, r2
 8007bd6:	1a9b      	subs	r3, r3, r2
 8007bd8:	18ca      	adds	r2, r1, r3
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007bde:	2300      	movs	r3, #0
}
 8007be0:	4618      	mov	r0, r3
 8007be2:	3718      	adds	r7, #24
 8007be4:	46bd      	mov	sp, r7
 8007be6:	bd80      	pop	{r7, pc}

08007be8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b086      	sub	sp, #24
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
 8007bf0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8007bf8:	2100      	movs	r1, #0
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f7ff fe95 	bl	800792a <dir_sdi>
 8007c00:	4603      	mov	r3, r0
 8007c02:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007c04:	7dfb      	ldrb	r3, [r7, #23]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d12b      	bne.n	8007c62 <dir_alloc+0x7a>
		n = 0;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	69db      	ldr	r3, [r3, #28]
 8007c12:	4619      	mov	r1, r3
 8007c14:	68f8      	ldr	r0, [r7, #12]
 8007c16:	f7ff faa9 	bl	800716c <move_window>
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8007c1e:	7dfb      	ldrb	r3, [r7, #23]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d11d      	bne.n	8007c60 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6a1b      	ldr	r3, [r3, #32]
 8007c28:	781b      	ldrb	r3, [r3, #0]
 8007c2a:	2be5      	cmp	r3, #229	@ 0xe5
 8007c2c:	d004      	beq.n	8007c38 <dir_alloc+0x50>
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6a1b      	ldr	r3, [r3, #32]
 8007c32:	781b      	ldrb	r3, [r3, #0]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d107      	bne.n	8007c48 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8007c38:	693b      	ldr	r3, [r7, #16]
 8007c3a:	3301      	adds	r3, #1
 8007c3c:	613b      	str	r3, [r7, #16]
 8007c3e:	693a      	ldr	r2, [r7, #16]
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	429a      	cmp	r2, r3
 8007c44:	d102      	bne.n	8007c4c <dir_alloc+0x64>
 8007c46:	e00c      	b.n	8007c62 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8007c48:	2300      	movs	r3, #0
 8007c4a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8007c4c:	2101      	movs	r1, #1
 8007c4e:	6878      	ldr	r0, [r7, #4]
 8007c50:	f7ff fef4 	bl	8007a3c <dir_next>
 8007c54:	4603      	mov	r3, r0
 8007c56:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8007c58:	7dfb      	ldrb	r3, [r7, #23]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d0d7      	beq.n	8007c0e <dir_alloc+0x26>
 8007c5e:	e000      	b.n	8007c62 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8007c60:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8007c62:	7dfb      	ldrb	r3, [r7, #23]
 8007c64:	2b04      	cmp	r3, #4
 8007c66:	d101      	bne.n	8007c6c <dir_alloc+0x84>
 8007c68:	2307      	movs	r3, #7
 8007c6a:	75fb      	strb	r3, [r7, #23]
	return res;
 8007c6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c6e:	4618      	mov	r0, r3
 8007c70:	3718      	adds	r7, #24
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bd80      	pop	{r7, pc}

08007c76 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8007c76:	b580      	push	{r7, lr}
 8007c78:	b084      	sub	sp, #16
 8007c7a:	af00      	add	r7, sp, #0
 8007c7c:	6078      	str	r0, [r7, #4]
 8007c7e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	331a      	adds	r3, #26
 8007c84:	4618      	mov	r0, r3
 8007c86:	f7fe ff8f 	bl	8006ba8 <ld_word>
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	781b      	ldrb	r3, [r3, #0]
 8007c92:	2b03      	cmp	r3, #3
 8007c94:	d109      	bne.n	8007caa <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	3314      	adds	r3, #20
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	f7fe ff84 	bl	8006ba8 <ld_word>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	041b      	lsls	r3, r3, #16
 8007ca4:	68fa      	ldr	r2, [r7, #12]
 8007ca6:	4313      	orrs	r3, r2
 8007ca8:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8007caa:	68fb      	ldr	r3, [r7, #12]
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	3710      	adds	r7, #16
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bd80      	pop	{r7, pc}

08007cb4 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b084      	sub	sp, #16
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	60f8      	str	r0, [r7, #12]
 8007cbc:	60b9      	str	r1, [r7, #8]
 8007cbe:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	331a      	adds	r3, #26
 8007cc4:	687a      	ldr	r2, [r7, #4]
 8007cc6:	b292      	uxth	r2, r2
 8007cc8:	4611      	mov	r1, r2
 8007cca:	4618      	mov	r0, r3
 8007ccc:	f7fe ffa8 	bl	8006c20 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	781b      	ldrb	r3, [r3, #0]
 8007cd4:	2b03      	cmp	r3, #3
 8007cd6:	d109      	bne.n	8007cec <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	f103 0214 	add.w	r2, r3, #20
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	0c1b      	lsrs	r3, r3, #16
 8007ce2:	b29b      	uxth	r3, r3
 8007ce4:	4619      	mov	r1, r3
 8007ce6:	4610      	mov	r0, r2
 8007ce8:	f7fe ff9a 	bl	8006c20 <st_word>
	}
}
 8007cec:	bf00      	nop
 8007cee:	3710      	adds	r7, #16
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	bd80      	pop	{r7, pc}

08007cf4 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b086      	sub	sp, #24
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
 8007cfc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8007cfe:	2304      	movs	r3, #4
 8007d00:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 8007d08:	e03c      	b.n	8007d84 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	69db      	ldr	r3, [r3, #28]
 8007d0e:	4619      	mov	r1, r3
 8007d10:	6938      	ldr	r0, [r7, #16]
 8007d12:	f7ff fa2b 	bl	800716c <move_window>
 8007d16:	4603      	mov	r3, r0
 8007d18:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8007d1a:	7dfb      	ldrb	r3, [r7, #23]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d136      	bne.n	8007d8e <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6a1b      	ldr	r3, [r3, #32]
 8007d24:	781b      	ldrb	r3, [r3, #0]
 8007d26:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 8007d28:	7bfb      	ldrb	r3, [r7, #15]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d102      	bne.n	8007d34 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8007d2e:	2304      	movs	r3, #4
 8007d30:	75fb      	strb	r3, [r7, #23]
 8007d32:	e031      	b.n	8007d98 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6a1b      	ldr	r3, [r3, #32]
 8007d38:	330b      	adds	r3, #11
 8007d3a:	781b      	ldrb	r3, [r3, #0]
 8007d3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d40:	73bb      	strb	r3, [r7, #14]
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	7bba      	ldrb	r2, [r7, #14]
 8007d46:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8007d48:	7bfb      	ldrb	r3, [r7, #15]
 8007d4a:	2be5      	cmp	r3, #229	@ 0xe5
 8007d4c:	d011      	beq.n	8007d72 <dir_read+0x7e>
 8007d4e:	7bfb      	ldrb	r3, [r7, #15]
 8007d50:	2b2e      	cmp	r3, #46	@ 0x2e
 8007d52:	d00e      	beq.n	8007d72 <dir_read+0x7e>
 8007d54:	7bbb      	ldrb	r3, [r7, #14]
 8007d56:	2b0f      	cmp	r3, #15
 8007d58:	d00b      	beq.n	8007d72 <dir_read+0x7e>
 8007d5a:	7bbb      	ldrb	r3, [r7, #14]
 8007d5c:	f023 0320 	bic.w	r3, r3, #32
 8007d60:	2b08      	cmp	r3, #8
 8007d62:	bf0c      	ite	eq
 8007d64:	2301      	moveq	r3, #1
 8007d66:	2300      	movne	r3, #0
 8007d68:	b2db      	uxtb	r3, r3
 8007d6a:	461a      	mov	r2, r3
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d00f      	beq.n	8007d92 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8007d72:	2100      	movs	r1, #0
 8007d74:	6878      	ldr	r0, [r7, #4]
 8007d76:	f7ff fe61 	bl	8007a3c <dir_next>
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8007d7e:	7dfb      	ldrb	r3, [r7, #23]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d108      	bne.n	8007d96 <dir_read+0xa2>
	while (dp->sect) {
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	69db      	ldr	r3, [r3, #28]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d1be      	bne.n	8007d0a <dir_read+0x16>
 8007d8c:	e004      	b.n	8007d98 <dir_read+0xa4>
		if (res != FR_OK) break;
 8007d8e:	bf00      	nop
 8007d90:	e002      	b.n	8007d98 <dir_read+0xa4>
				break;
 8007d92:	bf00      	nop
 8007d94:	e000      	b.n	8007d98 <dir_read+0xa4>
		if (res != FR_OK) break;
 8007d96:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8007d98:	7dfb      	ldrb	r3, [r7, #23]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d002      	beq.n	8007da4 <dir_read+0xb0>
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2200      	movs	r2, #0
 8007da2:	61da      	str	r2, [r3, #28]
	return res;
 8007da4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3718      	adds	r7, #24
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}

08007dae <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8007dae:	b580      	push	{r7, lr}
 8007db0:	b086      	sub	sp, #24
 8007db2:	af00      	add	r7, sp, #0
 8007db4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8007dbc:	2100      	movs	r1, #0
 8007dbe:	6878      	ldr	r0, [r7, #4]
 8007dc0:	f7ff fdb3 	bl	800792a <dir_sdi>
 8007dc4:	4603      	mov	r3, r0
 8007dc6:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8007dc8:	7dfb      	ldrb	r3, [r7, #23]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d001      	beq.n	8007dd2 <dir_find+0x24>
 8007dce:	7dfb      	ldrb	r3, [r7, #23]
 8007dd0:	e03e      	b.n	8007e50 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	69db      	ldr	r3, [r3, #28]
 8007dd6:	4619      	mov	r1, r3
 8007dd8:	6938      	ldr	r0, [r7, #16]
 8007dda:	f7ff f9c7 	bl	800716c <move_window>
 8007dde:	4603      	mov	r3, r0
 8007de0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8007de2:	7dfb      	ldrb	r3, [r7, #23]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d12f      	bne.n	8007e48 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6a1b      	ldr	r3, [r3, #32]
 8007dec:	781b      	ldrb	r3, [r3, #0]
 8007dee:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8007df0:	7bfb      	ldrb	r3, [r7, #15]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d102      	bne.n	8007dfc <dir_find+0x4e>
 8007df6:	2304      	movs	r3, #4
 8007df8:	75fb      	strb	r3, [r7, #23]
 8007dfa:	e028      	b.n	8007e4e <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6a1b      	ldr	r3, [r3, #32]
 8007e00:	330b      	adds	r3, #11
 8007e02:	781b      	ldrb	r3, [r3, #0]
 8007e04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007e08:	b2da      	uxtb	r2, r3
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	6a1b      	ldr	r3, [r3, #32]
 8007e12:	330b      	adds	r3, #11
 8007e14:	781b      	ldrb	r3, [r3, #0]
 8007e16:	f003 0308 	and.w	r3, r3, #8
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d10a      	bne.n	8007e34 <dir_find+0x86>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6a18      	ldr	r0, [r3, #32]
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	3324      	adds	r3, #36	@ 0x24
 8007e26:	220b      	movs	r2, #11
 8007e28:	4619      	mov	r1, r3
 8007e2a:	f7fe ff7c 	bl	8006d26 <mem_cmp>
 8007e2e:	4603      	mov	r3, r0
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d00b      	beq.n	8007e4c <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8007e34:	2100      	movs	r1, #0
 8007e36:	6878      	ldr	r0, [r7, #4]
 8007e38:	f7ff fe00 	bl	8007a3c <dir_next>
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8007e40:	7dfb      	ldrb	r3, [r7, #23]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d0c5      	beq.n	8007dd2 <dir_find+0x24>
 8007e46:	e002      	b.n	8007e4e <dir_find+0xa0>
		if (res != FR_OK) break;
 8007e48:	bf00      	nop
 8007e4a:	e000      	b.n	8007e4e <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8007e4c:	bf00      	nop

	return res;
 8007e4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e50:	4618      	mov	r0, r3
 8007e52:	3718      	adds	r7, #24
 8007e54:	46bd      	mov	sp, r7
 8007e56:	bd80      	pop	{r7, pc}

08007e58 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b084      	sub	sp, #16
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8007e66:	2101      	movs	r1, #1
 8007e68:	6878      	ldr	r0, [r7, #4]
 8007e6a:	f7ff febd 	bl	8007be8 <dir_alloc>
 8007e6e:	4603      	mov	r3, r0
 8007e70:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8007e72:	7bfb      	ldrb	r3, [r7, #15]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d11c      	bne.n	8007eb2 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	69db      	ldr	r3, [r3, #28]
 8007e7c:	4619      	mov	r1, r3
 8007e7e:	68b8      	ldr	r0, [r7, #8]
 8007e80:	f7ff f974 	bl	800716c <move_window>
 8007e84:	4603      	mov	r3, r0
 8007e86:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8007e88:	7bfb      	ldrb	r3, [r7, #15]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d111      	bne.n	8007eb2 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6a1b      	ldr	r3, [r3, #32]
 8007e92:	2220      	movs	r2, #32
 8007e94:	2100      	movs	r1, #0
 8007e96:	4618      	mov	r0, r3
 8007e98:	f7fe ff2a 	bl	8006cf0 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	6a18      	ldr	r0, [r3, #32]
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	3324      	adds	r3, #36	@ 0x24
 8007ea4:	220b      	movs	r2, #11
 8007ea6:	4619      	mov	r1, r3
 8007ea8:	f7fe ff01 	bl	8006cae <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	2201      	movs	r2, #1
 8007eb0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8007eb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	3710      	adds	r7, #16
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}

08007ebc <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b084      	sub	sp, #16
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	69db      	ldr	r3, [r3, #28]
 8007ece:	4619      	mov	r1, r3
 8007ed0:	68f8      	ldr	r0, [r7, #12]
 8007ed2:	f7ff f94b 	bl	800716c <move_window>
 8007ed6:	4603      	mov	r3, r0
 8007ed8:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 8007eda:	7afb      	ldrb	r3, [r7, #11]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d106      	bne.n	8007eee <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6a1b      	ldr	r3, [r3, #32]
 8007ee4:	22e5      	movs	r2, #229	@ 0xe5
 8007ee6:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	2201      	movs	r2, #1
 8007eec:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 8007eee:	7afb      	ldrb	r3, [r7, #11]
}
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	3710      	adds	r7, #16
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	bd80      	pop	{r7, pc}

08007ef8 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b086      	sub	sp, #24
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
 8007f00:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	2200      	movs	r2, #0
 8007f06:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	69db      	ldr	r3, [r3, #28]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d04f      	beq.n	8007fb0 <get_fileinfo+0xb8>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 8007f10:	2300      	movs	r3, #0
 8007f12:	613b      	str	r3, [r7, #16]
 8007f14:	693b      	ldr	r3, [r7, #16]
 8007f16:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 8007f18:	e022      	b.n	8007f60 <get_fileinfo+0x68>
		c = (TCHAR)dp->dir[i++];
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6a1a      	ldr	r2, [r3, #32]
 8007f1e:	697b      	ldr	r3, [r7, #20]
 8007f20:	1c59      	adds	r1, r3, #1
 8007f22:	6179      	str	r1, [r7, #20]
 8007f24:	4413      	add	r3, r2
 8007f26:	781b      	ldrb	r3, [r3, #0]
 8007f28:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 8007f2a:	7bfb      	ldrb	r3, [r7, #15]
 8007f2c:	2b20      	cmp	r3, #32
 8007f2e:	d016      	beq.n	8007f5e <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8007f30:	7bfb      	ldrb	r3, [r7, #15]
 8007f32:	2b05      	cmp	r3, #5
 8007f34:	d101      	bne.n	8007f3a <get_fileinfo+0x42>
 8007f36:	23e5      	movs	r3, #229	@ 0xe5
 8007f38:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 8007f3a:	697b      	ldr	r3, [r7, #20]
 8007f3c:	2b09      	cmp	r3, #9
 8007f3e:	d106      	bne.n	8007f4e <get_fileinfo+0x56>
 8007f40:	693b      	ldr	r3, [r7, #16]
 8007f42:	1c5a      	adds	r2, r3, #1
 8007f44:	613a      	str	r2, [r7, #16]
 8007f46:	683a      	ldr	r2, [r7, #0]
 8007f48:	4413      	add	r3, r2
 8007f4a:	222e      	movs	r2, #46	@ 0x2e
 8007f4c:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 8007f4e:	693b      	ldr	r3, [r7, #16]
 8007f50:	1c5a      	adds	r2, r3, #1
 8007f52:	613a      	str	r2, [r7, #16]
 8007f54:	683a      	ldr	r2, [r7, #0]
 8007f56:	4413      	add	r3, r2
 8007f58:	7bfa      	ldrb	r2, [r7, #15]
 8007f5a:	725a      	strb	r2, [r3, #9]
 8007f5c:	e000      	b.n	8007f60 <get_fileinfo+0x68>
		if (c == ' ') continue;				/* Skip padding spaces */
 8007f5e:	bf00      	nop
	while (i < 11) {		/* Copy name body and extension */
 8007f60:	697b      	ldr	r3, [r7, #20]
 8007f62:	2b0a      	cmp	r3, #10
 8007f64:	d9d9      	bls.n	8007f1a <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 8007f66:	683a      	ldr	r2, [r7, #0]
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	4413      	add	r3, r2
 8007f6c:	3309      	adds	r3, #9
 8007f6e:	2200      	movs	r2, #0
 8007f70:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	6a1b      	ldr	r3, [r3, #32]
 8007f76:	7ada      	ldrb	r2, [r3, #11]
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6a1b      	ldr	r3, [r3, #32]
 8007f80:	331c      	adds	r3, #28
 8007f82:	4618      	mov	r0, r3
 8007f84:	f7fe fe29 	bl	8006bda <ld_dword>
 8007f88:	4602      	mov	r2, r0
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	6a1b      	ldr	r3, [r3, #32]
 8007f92:	3316      	adds	r3, #22
 8007f94:	4618      	mov	r0, r3
 8007f96:	f7fe fe20 	bl	8006bda <ld_dword>
 8007f9a:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	b29a      	uxth	r2, r3
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	80da      	strh	r2, [r3, #6]
 8007fa4:	68bb      	ldr	r3, [r7, #8]
 8007fa6:	0c1b      	lsrs	r3, r3, #16
 8007fa8:	b29a      	uxth	r2, r3
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	809a      	strh	r2, [r3, #4]
 8007fae:	e000      	b.n	8007fb2 <get_fileinfo+0xba>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8007fb0:	bf00      	nop
}
 8007fb2:	3718      	adds	r7, #24
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	bd80      	pop	{r7, pc}

08007fb8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b088      	sub	sp, #32
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
 8007fc0:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	60fb      	str	r3, [r7, #12]
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	3324      	adds	r3, #36	@ 0x24
 8007fcc:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8007fce:	220b      	movs	r2, #11
 8007fd0:	2120      	movs	r1, #32
 8007fd2:	68b8      	ldr	r0, [r7, #8]
 8007fd4:	f7fe fe8c 	bl	8006cf0 <mem_set>
	si = i = 0; ni = 8;
 8007fd8:	2300      	movs	r3, #0
 8007fda:	613b      	str	r3, [r7, #16]
 8007fdc:	693b      	ldr	r3, [r7, #16]
 8007fde:	61fb      	str	r3, [r7, #28]
 8007fe0:	2308      	movs	r3, #8
 8007fe2:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8007fe4:	69fb      	ldr	r3, [r7, #28]
 8007fe6:	1c5a      	adds	r2, r3, #1
 8007fe8:	61fa      	str	r2, [r7, #28]
 8007fea:	68fa      	ldr	r2, [r7, #12]
 8007fec:	4413      	add	r3, r2
 8007fee:	781b      	ldrb	r3, [r3, #0]
 8007ff0:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8007ff2:	7efb      	ldrb	r3, [r7, #27]
 8007ff4:	2b20      	cmp	r3, #32
 8007ff6:	d94e      	bls.n	8008096 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8007ff8:	7efb      	ldrb	r3, [r7, #27]
 8007ffa:	2b2f      	cmp	r3, #47	@ 0x2f
 8007ffc:	d006      	beq.n	800800c <create_name+0x54>
 8007ffe:	7efb      	ldrb	r3, [r7, #27]
 8008000:	2b5c      	cmp	r3, #92	@ 0x5c
 8008002:	d110      	bne.n	8008026 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008004:	e002      	b.n	800800c <create_name+0x54>
 8008006:	69fb      	ldr	r3, [r7, #28]
 8008008:	3301      	adds	r3, #1
 800800a:	61fb      	str	r3, [r7, #28]
 800800c:	68fa      	ldr	r2, [r7, #12]
 800800e:	69fb      	ldr	r3, [r7, #28]
 8008010:	4413      	add	r3, r2
 8008012:	781b      	ldrb	r3, [r3, #0]
 8008014:	2b2f      	cmp	r3, #47	@ 0x2f
 8008016:	d0f6      	beq.n	8008006 <create_name+0x4e>
 8008018:	68fa      	ldr	r2, [r7, #12]
 800801a:	69fb      	ldr	r3, [r7, #28]
 800801c:	4413      	add	r3, r2
 800801e:	781b      	ldrb	r3, [r3, #0]
 8008020:	2b5c      	cmp	r3, #92	@ 0x5c
 8008022:	d0f0      	beq.n	8008006 <create_name+0x4e>
			break;
 8008024:	e038      	b.n	8008098 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8008026:	7efb      	ldrb	r3, [r7, #27]
 8008028:	2b2e      	cmp	r3, #46	@ 0x2e
 800802a:	d003      	beq.n	8008034 <create_name+0x7c>
 800802c:	693a      	ldr	r2, [r7, #16]
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	429a      	cmp	r2, r3
 8008032:	d30c      	bcc.n	800804e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8008034:	697b      	ldr	r3, [r7, #20]
 8008036:	2b0b      	cmp	r3, #11
 8008038:	d002      	beq.n	8008040 <create_name+0x88>
 800803a:	7efb      	ldrb	r3, [r7, #27]
 800803c:	2b2e      	cmp	r3, #46	@ 0x2e
 800803e:	d001      	beq.n	8008044 <create_name+0x8c>
 8008040:	2306      	movs	r3, #6
 8008042:	e044      	b.n	80080ce <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8008044:	2308      	movs	r3, #8
 8008046:	613b      	str	r3, [r7, #16]
 8008048:	230b      	movs	r3, #11
 800804a:	617b      	str	r3, [r7, #20]
			continue;
 800804c:	e022      	b.n	8008094 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800804e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8008052:	2b00      	cmp	r3, #0
 8008054:	da04      	bge.n	8008060 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8008056:	7efb      	ldrb	r3, [r7, #27]
 8008058:	3b80      	subs	r3, #128	@ 0x80
 800805a:	4a1f      	ldr	r2, [pc, #124]	@ (80080d8 <create_name+0x120>)
 800805c:	5cd3      	ldrb	r3, [r2, r3]
 800805e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8008060:	7efb      	ldrb	r3, [r7, #27]
 8008062:	4619      	mov	r1, r3
 8008064:	481d      	ldr	r0, [pc, #116]	@ (80080dc <create_name+0x124>)
 8008066:	f7fe fe85 	bl	8006d74 <chk_chr>
 800806a:	4603      	mov	r3, r0
 800806c:	2b00      	cmp	r3, #0
 800806e:	d001      	beq.n	8008074 <create_name+0xbc>
 8008070:	2306      	movs	r3, #6
 8008072:	e02c      	b.n	80080ce <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8008074:	7efb      	ldrb	r3, [r7, #27]
 8008076:	2b60      	cmp	r3, #96	@ 0x60
 8008078:	d905      	bls.n	8008086 <create_name+0xce>
 800807a:	7efb      	ldrb	r3, [r7, #27]
 800807c:	2b7a      	cmp	r3, #122	@ 0x7a
 800807e:	d802      	bhi.n	8008086 <create_name+0xce>
 8008080:	7efb      	ldrb	r3, [r7, #27]
 8008082:	3b20      	subs	r3, #32
 8008084:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8008086:	693b      	ldr	r3, [r7, #16]
 8008088:	1c5a      	adds	r2, r3, #1
 800808a:	613a      	str	r2, [r7, #16]
 800808c:	68ba      	ldr	r2, [r7, #8]
 800808e:	4413      	add	r3, r2
 8008090:	7efa      	ldrb	r2, [r7, #27]
 8008092:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8008094:	e7a6      	b.n	8007fe4 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008096:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8008098:	68fa      	ldr	r2, [r7, #12]
 800809a:	69fb      	ldr	r3, [r7, #28]
 800809c:	441a      	add	r2, r3
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80080a2:	693b      	ldr	r3, [r7, #16]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d101      	bne.n	80080ac <create_name+0xf4>
 80080a8:	2306      	movs	r3, #6
 80080aa:	e010      	b.n	80080ce <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	781b      	ldrb	r3, [r3, #0]
 80080b0:	2be5      	cmp	r3, #229	@ 0xe5
 80080b2:	d102      	bne.n	80080ba <create_name+0x102>
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	2205      	movs	r2, #5
 80080b8:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80080ba:	7efb      	ldrb	r3, [r7, #27]
 80080bc:	2b20      	cmp	r3, #32
 80080be:	d801      	bhi.n	80080c4 <create_name+0x10c>
 80080c0:	2204      	movs	r2, #4
 80080c2:	e000      	b.n	80080c6 <create_name+0x10e>
 80080c4:	2200      	movs	r2, #0
 80080c6:	68bb      	ldr	r3, [r7, #8]
 80080c8:	330b      	adds	r3, #11
 80080ca:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80080cc:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80080ce:	4618      	mov	r0, r3
 80080d0:	3720      	adds	r7, #32
 80080d2:	46bd      	mov	sp, r7
 80080d4:	bd80      	pop	{r7, pc}
 80080d6:	bf00      	nop
 80080d8:	0800e0fc 	.word	0x0800e0fc
 80080dc:	0800e07c 	.word	0x0800e07c

080080e0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b086      	sub	sp, #24
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
 80080e8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80080ee:	693b      	ldr	r3, [r7, #16]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80080f4:	e002      	b.n	80080fc <follow_path+0x1c>
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	3301      	adds	r3, #1
 80080fa:	603b      	str	r3, [r7, #0]
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	781b      	ldrb	r3, [r3, #0]
 8008100:	2b2f      	cmp	r3, #47	@ 0x2f
 8008102:	d0f8      	beq.n	80080f6 <follow_path+0x16>
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	781b      	ldrb	r3, [r3, #0]
 8008108:	2b5c      	cmp	r3, #92	@ 0x5c
 800810a:	d0f4      	beq.n	80080f6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800810c:	693b      	ldr	r3, [r7, #16]
 800810e:	2200      	movs	r2, #0
 8008110:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	781b      	ldrb	r3, [r3, #0]
 8008116:	2b1f      	cmp	r3, #31
 8008118:	d80a      	bhi.n	8008130 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2280      	movs	r2, #128	@ 0x80
 800811e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8008122:	2100      	movs	r1, #0
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f7ff fc00 	bl	800792a <dir_sdi>
 800812a:	4603      	mov	r3, r0
 800812c:	75fb      	strb	r3, [r7, #23]
 800812e:	e048      	b.n	80081c2 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008130:	463b      	mov	r3, r7
 8008132:	4619      	mov	r1, r3
 8008134:	6878      	ldr	r0, [r7, #4]
 8008136:	f7ff ff3f 	bl	8007fb8 <create_name>
 800813a:	4603      	mov	r3, r0
 800813c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800813e:	7dfb      	ldrb	r3, [r7, #23]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d139      	bne.n	80081b8 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8008144:	6878      	ldr	r0, [r7, #4]
 8008146:	f7ff fe32 	bl	8007dae <dir_find>
 800814a:	4603      	mov	r3, r0
 800814c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8008154:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008156:	7dfb      	ldrb	r3, [r7, #23]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d00a      	beq.n	8008172 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800815c:	7dfb      	ldrb	r3, [r7, #23]
 800815e:	2b04      	cmp	r3, #4
 8008160:	d12c      	bne.n	80081bc <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8008162:	7afb      	ldrb	r3, [r7, #11]
 8008164:	f003 0304 	and.w	r3, r3, #4
 8008168:	2b00      	cmp	r3, #0
 800816a:	d127      	bne.n	80081bc <follow_path+0xdc>
 800816c:	2305      	movs	r3, #5
 800816e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8008170:	e024      	b.n	80081bc <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008172:	7afb      	ldrb	r3, [r7, #11]
 8008174:	f003 0304 	and.w	r3, r3, #4
 8008178:	2b00      	cmp	r3, #0
 800817a:	d121      	bne.n	80081c0 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800817c:	693b      	ldr	r3, [r7, #16]
 800817e:	799b      	ldrb	r3, [r3, #6]
 8008180:	f003 0310 	and.w	r3, r3, #16
 8008184:	2b00      	cmp	r3, #0
 8008186:	d102      	bne.n	800818e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008188:	2305      	movs	r3, #5
 800818a:	75fb      	strb	r3, [r7, #23]
 800818c:	e019      	b.n	80081c2 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	695b      	ldr	r3, [r3, #20]
 8008198:	68fa      	ldr	r2, [r7, #12]
 800819a:	8992      	ldrh	r2, [r2, #12]
 800819c:	fbb3 f0f2 	udiv	r0, r3, r2
 80081a0:	fb00 f202 	mul.w	r2, r0, r2
 80081a4:	1a9b      	subs	r3, r3, r2
 80081a6:	440b      	add	r3, r1
 80081a8:	4619      	mov	r1, r3
 80081aa:	68f8      	ldr	r0, [r7, #12]
 80081ac:	f7ff fd63 	bl	8007c76 <ld_clust>
 80081b0:	4602      	mov	r2, r0
 80081b2:	693b      	ldr	r3, [r7, #16]
 80081b4:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80081b6:	e7bb      	b.n	8008130 <follow_path+0x50>
			if (res != FR_OK) break;
 80081b8:	bf00      	nop
 80081ba:	e002      	b.n	80081c2 <follow_path+0xe2>
				break;
 80081bc:	bf00      	nop
 80081be:	e000      	b.n	80081c2 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80081c0:	bf00      	nop
			}
		}
	}

	return res;
 80081c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	3718      	adds	r7, #24
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}

080081cc <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80081cc:	b480      	push	{r7}
 80081ce:	b087      	sub	sp, #28
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80081d4:	f04f 33ff 	mov.w	r3, #4294967295
 80081d8:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d031      	beq.n	8008246 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	617b      	str	r3, [r7, #20]
 80081e8:	e002      	b.n	80081f0 <get_ldnumber+0x24>
 80081ea:	697b      	ldr	r3, [r7, #20]
 80081ec:	3301      	adds	r3, #1
 80081ee:	617b      	str	r3, [r7, #20]
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	781b      	ldrb	r3, [r3, #0]
 80081f4:	2b20      	cmp	r3, #32
 80081f6:	d903      	bls.n	8008200 <get_ldnumber+0x34>
 80081f8:	697b      	ldr	r3, [r7, #20]
 80081fa:	781b      	ldrb	r3, [r3, #0]
 80081fc:	2b3a      	cmp	r3, #58	@ 0x3a
 80081fe:	d1f4      	bne.n	80081ea <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008200:	697b      	ldr	r3, [r7, #20]
 8008202:	781b      	ldrb	r3, [r3, #0]
 8008204:	2b3a      	cmp	r3, #58	@ 0x3a
 8008206:	d11c      	bne.n	8008242 <get_ldnumber+0x76>
			tp = *path;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	1c5a      	adds	r2, r3, #1
 8008212:	60fa      	str	r2, [r7, #12]
 8008214:	781b      	ldrb	r3, [r3, #0]
 8008216:	3b30      	subs	r3, #48	@ 0x30
 8008218:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	2b09      	cmp	r3, #9
 800821e:	d80e      	bhi.n	800823e <get_ldnumber+0x72>
 8008220:	68fa      	ldr	r2, [r7, #12]
 8008222:	697b      	ldr	r3, [r7, #20]
 8008224:	429a      	cmp	r2, r3
 8008226:	d10a      	bne.n	800823e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d107      	bne.n	800823e <get_ldnumber+0x72>
					vol = (int)i;
 800822e:	68bb      	ldr	r3, [r7, #8]
 8008230:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8008232:	697b      	ldr	r3, [r7, #20]
 8008234:	3301      	adds	r3, #1
 8008236:	617b      	str	r3, [r7, #20]
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	697a      	ldr	r2, [r7, #20]
 800823c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800823e:	693b      	ldr	r3, [r7, #16]
 8008240:	e002      	b.n	8008248 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008242:	2300      	movs	r3, #0
 8008244:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8008246:	693b      	ldr	r3, [r7, #16]
}
 8008248:	4618      	mov	r0, r3
 800824a:	371c      	adds	r7, #28
 800824c:	46bd      	mov	sp, r7
 800824e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008252:	4770      	bx	lr

08008254 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b082      	sub	sp, #8
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
 800825c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2200      	movs	r2, #0
 8008262:	70da      	strb	r2, [r3, #3]
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	f04f 32ff 	mov.w	r2, #4294967295
 800826a:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800826c:	6839      	ldr	r1, [r7, #0]
 800826e:	6878      	ldr	r0, [r7, #4]
 8008270:	f7fe ff7c 	bl	800716c <move_window>
 8008274:	4603      	mov	r3, r0
 8008276:	2b00      	cmp	r3, #0
 8008278:	d001      	beq.n	800827e <check_fs+0x2a>
 800827a:	2304      	movs	r3, #4
 800827c:	e038      	b.n	80082f0 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	3338      	adds	r3, #56	@ 0x38
 8008282:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008286:	4618      	mov	r0, r3
 8008288:	f7fe fc8e 	bl	8006ba8 <ld_word>
 800828c:	4603      	mov	r3, r0
 800828e:	461a      	mov	r2, r3
 8008290:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8008294:	429a      	cmp	r2, r3
 8008296:	d001      	beq.n	800829c <check_fs+0x48>
 8008298:	2303      	movs	r3, #3
 800829a:	e029      	b.n	80082f0 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80082a2:	2be9      	cmp	r3, #233	@ 0xe9
 80082a4:	d009      	beq.n	80082ba <check_fs+0x66>
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80082ac:	2beb      	cmp	r3, #235	@ 0xeb
 80082ae:	d11e      	bne.n	80082ee <check_fs+0x9a>
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80082b6:	2b90      	cmp	r3, #144	@ 0x90
 80082b8:	d119      	bne.n	80082ee <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	3338      	adds	r3, #56	@ 0x38
 80082be:	3336      	adds	r3, #54	@ 0x36
 80082c0:	4618      	mov	r0, r3
 80082c2:	f7fe fc8a 	bl	8006bda <ld_dword>
 80082c6:	4603      	mov	r3, r0
 80082c8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80082cc:	4a0a      	ldr	r2, [pc, #40]	@ (80082f8 <check_fs+0xa4>)
 80082ce:	4293      	cmp	r3, r2
 80082d0:	d101      	bne.n	80082d6 <check_fs+0x82>
 80082d2:	2300      	movs	r3, #0
 80082d4:	e00c      	b.n	80082f0 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	3338      	adds	r3, #56	@ 0x38
 80082da:	3352      	adds	r3, #82	@ 0x52
 80082dc:	4618      	mov	r0, r3
 80082de:	f7fe fc7c 	bl	8006bda <ld_dword>
 80082e2:	4603      	mov	r3, r0
 80082e4:	4a05      	ldr	r2, [pc, #20]	@ (80082fc <check_fs+0xa8>)
 80082e6:	4293      	cmp	r3, r2
 80082e8:	d101      	bne.n	80082ee <check_fs+0x9a>
 80082ea:	2300      	movs	r3, #0
 80082ec:	e000      	b.n	80082f0 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80082ee:	2302      	movs	r3, #2
}
 80082f0:	4618      	mov	r0, r3
 80082f2:	3708      	adds	r7, #8
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bd80      	pop	{r7, pc}
 80082f8:	00544146 	.word	0x00544146
 80082fc:	33544146 	.word	0x33544146

08008300 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8008300:	b580      	push	{r7, lr}
 8008302:	b096      	sub	sp, #88	@ 0x58
 8008304:	af00      	add	r7, sp, #0
 8008306:	60f8      	str	r0, [r7, #12]
 8008308:	60b9      	str	r1, [r7, #8]
 800830a:	4613      	mov	r3, r2
 800830c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800830e:	68bb      	ldr	r3, [r7, #8]
 8008310:	2200      	movs	r2, #0
 8008312:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8008314:	68f8      	ldr	r0, [r7, #12]
 8008316:	f7ff ff59 	bl	80081cc <get_ldnumber>
 800831a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800831c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800831e:	2b00      	cmp	r3, #0
 8008320:	da01      	bge.n	8008326 <find_volume+0x26>
 8008322:	230b      	movs	r3, #11
 8008324:	e26a      	b.n	80087fc <find_volume+0x4fc>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8008326:	4aa3      	ldr	r2, [pc, #652]	@ (80085b4 <find_volume+0x2b4>)
 8008328:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800832a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800832e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008332:	2b00      	cmp	r3, #0
 8008334:	d101      	bne.n	800833a <find_volume+0x3a>
 8008336:	230c      	movs	r3, #12
 8008338:	e260      	b.n	80087fc <find_volume+0x4fc>

	ENTER_FF(fs);						/* Lock the volume */
 800833a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800833c:	f7fe fd35 	bl	8006daa <lock_fs>
 8008340:	4603      	mov	r3, r0
 8008342:	2b00      	cmp	r3, #0
 8008344:	d101      	bne.n	800834a <find_volume+0x4a>
 8008346:	230f      	movs	r3, #15
 8008348:	e258      	b.n	80087fc <find_volume+0x4fc>
	*rfs = fs;							/* Return pointer to the file system object */
 800834a:	68bb      	ldr	r3, [r7, #8]
 800834c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800834e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008350:	79fb      	ldrb	r3, [r7, #7]
 8008352:	f023 0301 	bic.w	r3, r3, #1
 8008356:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800835a:	781b      	ldrb	r3, [r3, #0]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d01a      	beq.n	8008396 <find_volume+0x96>
		stat = disk_status(fs->drv);
 8008360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008362:	785b      	ldrb	r3, [r3, #1]
 8008364:	4618      	mov	r0, r3
 8008366:	f7fe fb81 	bl	8006a6c <disk_status>
 800836a:	4603      	mov	r3, r0
 800836c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008370:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008374:	f003 0301 	and.w	r3, r3, #1
 8008378:	2b00      	cmp	r3, #0
 800837a:	d10c      	bne.n	8008396 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800837c:	79fb      	ldrb	r3, [r7, #7]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d007      	beq.n	8008392 <find_volume+0x92>
 8008382:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008386:	f003 0304 	and.w	r3, r3, #4
 800838a:	2b00      	cmp	r3, #0
 800838c:	d001      	beq.n	8008392 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800838e:	230a      	movs	r3, #10
 8008390:	e234      	b.n	80087fc <find_volume+0x4fc>
			}
			return FR_OK;				/* The file system object is valid */
 8008392:	2300      	movs	r3, #0
 8008394:	e232      	b.n	80087fc <find_volume+0x4fc>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8008396:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008398:	2200      	movs	r2, #0
 800839a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800839c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800839e:	b2da      	uxtb	r2, r3
 80083a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083a2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80083a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083a6:	785b      	ldrb	r3, [r3, #1]
 80083a8:	4618      	mov	r0, r3
 80083aa:	f7fe fb79 	bl	8006aa0 <disk_initialize>
 80083ae:	4603      	mov	r3, r0
 80083b0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80083b4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80083b8:	f003 0301 	and.w	r3, r3, #1
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d001      	beq.n	80083c4 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80083c0:	2303      	movs	r3, #3
 80083c2:	e21b      	b.n	80087fc <find_volume+0x4fc>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80083c4:	79fb      	ldrb	r3, [r7, #7]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d007      	beq.n	80083da <find_volume+0xda>
 80083ca:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80083ce:	f003 0304 	and.w	r3, r3, #4
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d001      	beq.n	80083da <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 80083d6:	230a      	movs	r3, #10
 80083d8:	e210      	b.n	80087fc <find_volume+0x4fc>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80083da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083dc:	7858      	ldrb	r0, [r3, #1]
 80083de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083e0:	330c      	adds	r3, #12
 80083e2:	461a      	mov	r2, r3
 80083e4:	2102      	movs	r1, #2
 80083e6:	f7fe fbc1 	bl	8006b6c <disk_ioctl>
 80083ea:	4603      	mov	r3, r0
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d001      	beq.n	80083f4 <find_volume+0xf4>
 80083f0:	2301      	movs	r3, #1
 80083f2:	e203      	b.n	80087fc <find_volume+0x4fc>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 80083f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083f6:	899b      	ldrh	r3, [r3, #12]
 80083f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80083fc:	d80d      	bhi.n	800841a <find_volume+0x11a>
 80083fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008400:	899b      	ldrh	r3, [r3, #12]
 8008402:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008406:	d308      	bcc.n	800841a <find_volume+0x11a>
 8008408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800840a:	899b      	ldrh	r3, [r3, #12]
 800840c:	461a      	mov	r2, r3
 800840e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008410:	899b      	ldrh	r3, [r3, #12]
 8008412:	3b01      	subs	r3, #1
 8008414:	4013      	ands	r3, r2
 8008416:	2b00      	cmp	r3, #0
 8008418:	d001      	beq.n	800841e <find_volume+0x11e>
 800841a:	2301      	movs	r3, #1
 800841c:	e1ee      	b.n	80087fc <find_volume+0x4fc>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800841e:	2300      	movs	r3, #0
 8008420:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008422:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008424:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008426:	f7ff ff15 	bl	8008254 <check_fs>
 800842a:	4603      	mov	r3, r0
 800842c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008430:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008434:	2b02      	cmp	r3, #2
 8008436:	d149      	bne.n	80084cc <find_volume+0x1cc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008438:	2300      	movs	r3, #0
 800843a:	643b      	str	r3, [r7, #64]	@ 0x40
 800843c:	e01e      	b.n	800847c <find_volume+0x17c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800843e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008440:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8008444:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008446:	011b      	lsls	r3, r3, #4
 8008448:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800844c:	4413      	add	r3, r2
 800844e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008452:	3304      	adds	r3, #4
 8008454:	781b      	ldrb	r3, [r3, #0]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d006      	beq.n	8008468 <find_volume+0x168>
 800845a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800845c:	3308      	adds	r3, #8
 800845e:	4618      	mov	r0, r3
 8008460:	f7fe fbbb 	bl	8006bda <ld_dword>
 8008464:	4602      	mov	r2, r0
 8008466:	e000      	b.n	800846a <find_volume+0x16a>
 8008468:	2200      	movs	r2, #0
 800846a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800846c:	009b      	lsls	r3, r3, #2
 800846e:	3358      	adds	r3, #88	@ 0x58
 8008470:	443b      	add	r3, r7
 8008472:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008476:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008478:	3301      	adds	r3, #1
 800847a:	643b      	str	r3, [r7, #64]	@ 0x40
 800847c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800847e:	2b03      	cmp	r3, #3
 8008480:	d9dd      	bls.n	800843e <find_volume+0x13e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8008482:	2300      	movs	r3, #0
 8008484:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8008486:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008488:	2b00      	cmp	r3, #0
 800848a:	d002      	beq.n	8008492 <find_volume+0x192>
 800848c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800848e:	3b01      	subs	r3, #1
 8008490:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8008492:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008494:	009b      	lsls	r3, r3, #2
 8008496:	3358      	adds	r3, #88	@ 0x58
 8008498:	443b      	add	r3, r7
 800849a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800849e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80084a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d005      	beq.n	80084b2 <find_volume+0x1b2>
 80084a6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80084a8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80084aa:	f7ff fed3 	bl	8008254 <check_fs>
 80084ae:	4603      	mov	r3, r0
 80084b0:	e000      	b.n	80084b4 <find_volume+0x1b4>
 80084b2:	2303      	movs	r3, #3
 80084b4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80084b8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80084bc:	2b01      	cmp	r3, #1
 80084be:	d905      	bls.n	80084cc <find_volume+0x1cc>
 80084c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084c2:	3301      	adds	r3, #1
 80084c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80084c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084c8:	2b03      	cmp	r3, #3
 80084ca:	d9e2      	bls.n	8008492 <find_volume+0x192>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80084cc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80084d0:	2b04      	cmp	r3, #4
 80084d2:	d101      	bne.n	80084d8 <find_volume+0x1d8>
 80084d4:	2301      	movs	r3, #1
 80084d6:	e191      	b.n	80087fc <find_volume+0x4fc>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80084d8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80084dc:	2b01      	cmp	r3, #1
 80084de:	d901      	bls.n	80084e4 <find_volume+0x1e4>
 80084e0:	230d      	movs	r3, #13
 80084e2:	e18b      	b.n	80087fc <find_volume+0x4fc>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80084e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084e6:	3338      	adds	r3, #56	@ 0x38
 80084e8:	330b      	adds	r3, #11
 80084ea:	4618      	mov	r0, r3
 80084ec:	f7fe fb5c 	bl	8006ba8 <ld_word>
 80084f0:	4603      	mov	r3, r0
 80084f2:	461a      	mov	r2, r3
 80084f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084f6:	899b      	ldrh	r3, [r3, #12]
 80084f8:	429a      	cmp	r2, r3
 80084fa:	d001      	beq.n	8008500 <find_volume+0x200>
 80084fc:	230d      	movs	r3, #13
 80084fe:	e17d      	b.n	80087fc <find_volume+0x4fc>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008502:	3338      	adds	r3, #56	@ 0x38
 8008504:	3316      	adds	r3, #22
 8008506:	4618      	mov	r0, r3
 8008508:	f7fe fb4e 	bl	8006ba8 <ld_word>
 800850c:	4603      	mov	r3, r0
 800850e:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008510:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008512:	2b00      	cmp	r3, #0
 8008514:	d106      	bne.n	8008524 <find_volume+0x224>
 8008516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008518:	3338      	adds	r3, #56	@ 0x38
 800851a:	3324      	adds	r3, #36	@ 0x24
 800851c:	4618      	mov	r0, r3
 800851e:	f7fe fb5c 	bl	8006bda <ld_dword>
 8008522:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8008524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008526:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008528:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800852a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800852c:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 8008530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008532:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008536:	789b      	ldrb	r3, [r3, #2]
 8008538:	2b01      	cmp	r3, #1
 800853a:	d005      	beq.n	8008548 <find_volume+0x248>
 800853c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800853e:	789b      	ldrb	r3, [r3, #2]
 8008540:	2b02      	cmp	r3, #2
 8008542:	d001      	beq.n	8008548 <find_volume+0x248>
 8008544:	230d      	movs	r3, #13
 8008546:	e159      	b.n	80087fc <find_volume+0x4fc>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800854a:	789b      	ldrb	r3, [r3, #2]
 800854c:	461a      	mov	r2, r3
 800854e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008550:	fb02 f303 	mul.w	r3, r2, r3
 8008554:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008556:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008558:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800855c:	461a      	mov	r2, r3
 800855e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008560:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008564:	895b      	ldrh	r3, [r3, #10]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d008      	beq.n	800857c <find_volume+0x27c>
 800856a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800856c:	895b      	ldrh	r3, [r3, #10]
 800856e:	461a      	mov	r2, r3
 8008570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008572:	895b      	ldrh	r3, [r3, #10]
 8008574:	3b01      	subs	r3, #1
 8008576:	4013      	ands	r3, r2
 8008578:	2b00      	cmp	r3, #0
 800857a:	d001      	beq.n	8008580 <find_volume+0x280>
 800857c:	230d      	movs	r3, #13
 800857e:	e13d      	b.n	80087fc <find_volume+0x4fc>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008580:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008582:	3338      	adds	r3, #56	@ 0x38
 8008584:	3311      	adds	r3, #17
 8008586:	4618      	mov	r0, r3
 8008588:	f7fe fb0e 	bl	8006ba8 <ld_word>
 800858c:	4603      	mov	r3, r0
 800858e:	461a      	mov	r2, r3
 8008590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008592:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008596:	891b      	ldrh	r3, [r3, #8]
 8008598:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800859a:	8992      	ldrh	r2, [r2, #12]
 800859c:	0952      	lsrs	r2, r2, #5
 800859e:	b292      	uxth	r2, r2
 80085a0:	fbb3 f1f2 	udiv	r1, r3, r2
 80085a4:	fb01 f202 	mul.w	r2, r1, r2
 80085a8:	1a9b      	subs	r3, r3, r2
 80085aa:	b29b      	uxth	r3, r3
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d003      	beq.n	80085b8 <find_volume+0x2b8>
 80085b0:	230d      	movs	r3, #13
 80085b2:	e123      	b.n	80087fc <find_volume+0x4fc>
 80085b4:	2000264c 	.word	0x2000264c

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80085b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085ba:	3338      	adds	r3, #56	@ 0x38
 80085bc:	3313      	adds	r3, #19
 80085be:	4618      	mov	r0, r3
 80085c0:	f7fe faf2 	bl	8006ba8 <ld_word>
 80085c4:	4603      	mov	r3, r0
 80085c6:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80085c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d106      	bne.n	80085dc <find_volume+0x2dc>
 80085ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085d0:	3338      	adds	r3, #56	@ 0x38
 80085d2:	3320      	adds	r3, #32
 80085d4:	4618      	mov	r0, r3
 80085d6:	f7fe fb00 	bl	8006bda <ld_dword>
 80085da:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80085dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085de:	3338      	adds	r3, #56	@ 0x38
 80085e0:	330e      	adds	r3, #14
 80085e2:	4618      	mov	r0, r3
 80085e4:	f7fe fae0 	bl	8006ba8 <ld_word>
 80085e8:	4603      	mov	r3, r0
 80085ea:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80085ec:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d101      	bne.n	80085f6 <find_volume+0x2f6>
 80085f2:	230d      	movs	r3, #13
 80085f4:	e102      	b.n	80087fc <find_volume+0x4fc>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80085f6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80085f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085fa:	4413      	add	r3, r2
 80085fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80085fe:	8911      	ldrh	r1, [r2, #8]
 8008600:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008602:	8992      	ldrh	r2, [r2, #12]
 8008604:	0952      	lsrs	r2, r2, #5
 8008606:	b292      	uxth	r2, r2
 8008608:	fbb1 f2f2 	udiv	r2, r1, r2
 800860c:	b292      	uxth	r2, r2
 800860e:	4413      	add	r3, r2
 8008610:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008612:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008616:	429a      	cmp	r2, r3
 8008618:	d201      	bcs.n	800861e <find_volume+0x31e>
 800861a:	230d      	movs	r3, #13
 800861c:	e0ee      	b.n	80087fc <find_volume+0x4fc>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800861e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008622:	1ad3      	subs	r3, r2, r3
 8008624:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008626:	8952      	ldrh	r2, [r2, #10]
 8008628:	fbb3 f3f2 	udiv	r3, r3, r2
 800862c:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800862e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008630:	2b00      	cmp	r3, #0
 8008632:	d101      	bne.n	8008638 <find_volume+0x338>
 8008634:	230d      	movs	r3, #13
 8008636:	e0e1      	b.n	80087fc <find_volume+0x4fc>
		fmt = FS_FAT32;
 8008638:	2303      	movs	r3, #3
 800863a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800863e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008640:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8008644:	4293      	cmp	r3, r2
 8008646:	d802      	bhi.n	800864e <find_volume+0x34e>
 8008648:	2302      	movs	r3, #2
 800864a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800864e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008650:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8008654:	4293      	cmp	r3, r2
 8008656:	d802      	bhi.n	800865e <find_volume+0x35e>
 8008658:	2301      	movs	r3, #1
 800865a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800865e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008660:	1c9a      	adds	r2, r3, #2
 8008662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008664:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8008666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008668:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800866a:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800866c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800866e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008670:	441a      	add	r2, r3
 8008672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008674:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8008676:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800867a:	441a      	add	r2, r3
 800867c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800867e:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 8008680:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008684:	2b03      	cmp	r3, #3
 8008686:	d11e      	bne.n	80086c6 <find_volume+0x3c6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8008688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800868a:	3338      	adds	r3, #56	@ 0x38
 800868c:	332a      	adds	r3, #42	@ 0x2a
 800868e:	4618      	mov	r0, r3
 8008690:	f7fe fa8a 	bl	8006ba8 <ld_word>
 8008694:	4603      	mov	r3, r0
 8008696:	2b00      	cmp	r3, #0
 8008698:	d001      	beq.n	800869e <find_volume+0x39e>
 800869a:	230d      	movs	r3, #13
 800869c:	e0ae      	b.n	80087fc <find_volume+0x4fc>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800869e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086a0:	891b      	ldrh	r3, [r3, #8]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d001      	beq.n	80086aa <find_volume+0x3aa>
 80086a6:	230d      	movs	r3, #13
 80086a8:	e0a8      	b.n	80087fc <find_volume+0x4fc>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80086aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086ac:	3338      	adds	r3, #56	@ 0x38
 80086ae:	332c      	adds	r3, #44	@ 0x2c
 80086b0:	4618      	mov	r0, r3
 80086b2:	f7fe fa92 	bl	8006bda <ld_dword>
 80086b6:	4602      	mov	r2, r0
 80086b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086ba:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80086bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086be:	69db      	ldr	r3, [r3, #28]
 80086c0:	009b      	lsls	r3, r3, #2
 80086c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80086c4:	e01f      	b.n	8008706 <find_volume+0x406>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80086c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086c8:	891b      	ldrh	r3, [r3, #8]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d101      	bne.n	80086d2 <find_volume+0x3d2>
 80086ce:	230d      	movs	r3, #13
 80086d0:	e094      	b.n	80087fc <find_volume+0x4fc>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80086d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086d4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80086d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80086d8:	441a      	add	r2, r3
 80086da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086dc:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80086de:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80086e2:	2b02      	cmp	r3, #2
 80086e4:	d103      	bne.n	80086ee <find_volume+0x3ee>
 80086e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086e8:	69db      	ldr	r3, [r3, #28]
 80086ea:	005b      	lsls	r3, r3, #1
 80086ec:	e00a      	b.n	8008704 <find_volume+0x404>
 80086ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086f0:	69da      	ldr	r2, [r3, #28]
 80086f2:	4613      	mov	r3, r2
 80086f4:	005b      	lsls	r3, r3, #1
 80086f6:	4413      	add	r3, r2
 80086f8:	085a      	lsrs	r2, r3, #1
 80086fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086fc:	69db      	ldr	r3, [r3, #28]
 80086fe:	f003 0301 	and.w	r3, r3, #1
 8008702:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8008704:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008708:	6a1a      	ldr	r2, [r3, #32]
 800870a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800870c:	899b      	ldrh	r3, [r3, #12]
 800870e:	4619      	mov	r1, r3
 8008710:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008712:	440b      	add	r3, r1
 8008714:	3b01      	subs	r3, #1
 8008716:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008718:	8989      	ldrh	r1, [r1, #12]
 800871a:	fbb3 f3f1 	udiv	r3, r3, r1
 800871e:	429a      	cmp	r2, r3
 8008720:	d201      	bcs.n	8008726 <find_volume+0x426>
 8008722:	230d      	movs	r3, #13
 8008724:	e06a      	b.n	80087fc <find_volume+0x4fc>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008728:	f04f 32ff 	mov.w	r2, #4294967295
 800872c:	619a      	str	r2, [r3, #24]
 800872e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008730:	699a      	ldr	r2, [r3, #24]
 8008732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008734:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 8008736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008738:	2280      	movs	r2, #128	@ 0x80
 800873a:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800873c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008740:	2b03      	cmp	r3, #3
 8008742:	d149      	bne.n	80087d8 <find_volume+0x4d8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008746:	3338      	adds	r3, #56	@ 0x38
 8008748:	3330      	adds	r3, #48	@ 0x30
 800874a:	4618      	mov	r0, r3
 800874c:	f7fe fa2c 	bl	8006ba8 <ld_word>
 8008750:	4603      	mov	r3, r0
 8008752:	2b01      	cmp	r3, #1
 8008754:	d140      	bne.n	80087d8 <find_volume+0x4d8>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008756:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008758:	3301      	adds	r3, #1
 800875a:	4619      	mov	r1, r3
 800875c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800875e:	f7fe fd05 	bl	800716c <move_window>
 8008762:	4603      	mov	r3, r0
 8008764:	2b00      	cmp	r3, #0
 8008766:	d137      	bne.n	80087d8 <find_volume+0x4d8>
		{
			fs->fsi_flag = 0;
 8008768:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800876a:	2200      	movs	r2, #0
 800876c:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800876e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008770:	3338      	adds	r3, #56	@ 0x38
 8008772:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008776:	4618      	mov	r0, r3
 8008778:	f7fe fa16 	bl	8006ba8 <ld_word>
 800877c:	4603      	mov	r3, r0
 800877e:	461a      	mov	r2, r3
 8008780:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8008784:	429a      	cmp	r2, r3
 8008786:	d127      	bne.n	80087d8 <find_volume+0x4d8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008788:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800878a:	3338      	adds	r3, #56	@ 0x38
 800878c:	4618      	mov	r0, r3
 800878e:	f7fe fa24 	bl	8006bda <ld_dword>
 8008792:	4603      	mov	r3, r0
 8008794:	4a1b      	ldr	r2, [pc, #108]	@ (8008804 <find_volume+0x504>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d11e      	bne.n	80087d8 <find_volume+0x4d8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800879a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800879c:	3338      	adds	r3, #56	@ 0x38
 800879e:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80087a2:	4618      	mov	r0, r3
 80087a4:	f7fe fa19 	bl	8006bda <ld_dword>
 80087a8:	4603      	mov	r3, r0
 80087aa:	4a17      	ldr	r2, [pc, #92]	@ (8008808 <find_volume+0x508>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d113      	bne.n	80087d8 <find_volume+0x4d8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80087b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087b2:	3338      	adds	r3, #56	@ 0x38
 80087b4:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 80087b8:	4618      	mov	r0, r3
 80087ba:	f7fe fa0e 	bl	8006bda <ld_dword>
 80087be:	4602      	mov	r2, r0
 80087c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087c2:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80087c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087c6:	3338      	adds	r3, #56	@ 0x38
 80087c8:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 80087cc:	4618      	mov	r0, r3
 80087ce:	f7fe fa04 	bl	8006bda <ld_dword>
 80087d2:	4602      	mov	r2, r0
 80087d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087d6:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80087d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087da:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80087de:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80087e0:	4b0a      	ldr	r3, [pc, #40]	@ (800880c <find_volume+0x50c>)
 80087e2:	881b      	ldrh	r3, [r3, #0]
 80087e4:	3301      	adds	r3, #1
 80087e6:	b29a      	uxth	r2, r3
 80087e8:	4b08      	ldr	r3, [pc, #32]	@ (800880c <find_volume+0x50c>)
 80087ea:	801a      	strh	r2, [r3, #0]
 80087ec:	4b07      	ldr	r3, [pc, #28]	@ (800880c <find_volume+0x50c>)
 80087ee:	881a      	ldrh	r2, [r3, #0]
 80087f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087f2:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80087f4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80087f6:	f7fe fc51 	bl	800709c <clear_lock>
#endif
	return FR_OK;
 80087fa:	2300      	movs	r3, #0
}
 80087fc:	4618      	mov	r0, r3
 80087fe:	3758      	adds	r7, #88	@ 0x58
 8008800:	46bd      	mov	sp, r7
 8008802:	bd80      	pop	{r7, pc}
 8008804:	41615252 	.word	0x41615252
 8008808:	61417272 	.word	0x61417272
 800880c:	20002650 	.word	0x20002650

08008810 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b084      	sub	sp, #16
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
 8008818:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800881a:	2309      	movs	r3, #9
 800881c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d02e      	beq.n	8008882 <validate+0x72>
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d02a      	beq.n	8008882 <validate+0x72>
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	781b      	ldrb	r3, [r3, #0]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d025      	beq.n	8008882 <validate+0x72>
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	889a      	ldrh	r2, [r3, #4]
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	88db      	ldrh	r3, [r3, #6]
 8008840:	429a      	cmp	r2, r3
 8008842:	d11e      	bne.n	8008882 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	4618      	mov	r0, r3
 800884a:	f7fe faae 	bl	8006daa <lock_fs>
 800884e:	4603      	mov	r3, r0
 8008850:	2b00      	cmp	r3, #0
 8008852:	d014      	beq.n	800887e <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	785b      	ldrb	r3, [r3, #1]
 800885a:	4618      	mov	r0, r3
 800885c:	f7fe f906 	bl	8006a6c <disk_status>
 8008860:	4603      	mov	r3, r0
 8008862:	f003 0301 	and.w	r3, r3, #1
 8008866:	2b00      	cmp	r3, #0
 8008868:	d102      	bne.n	8008870 <validate+0x60>
				res = FR_OK;
 800886a:	2300      	movs	r3, #0
 800886c:	73fb      	strb	r3, [r7, #15]
 800886e:	e008      	b.n	8008882 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	2100      	movs	r1, #0
 8008876:	4618      	mov	r0, r3
 8008878:	f7fe faad 	bl	8006dd6 <unlock_fs>
 800887c:	e001      	b.n	8008882 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800887e:	230f      	movs	r3, #15
 8008880:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008882:	7bfb      	ldrb	r3, [r7, #15]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d102      	bne.n	800888e <validate+0x7e>
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	e000      	b.n	8008890 <validate+0x80>
 800888e:	2300      	movs	r3, #0
 8008890:	683a      	ldr	r2, [r7, #0]
 8008892:	6013      	str	r3, [r2, #0]
	return res;
 8008894:	7bfb      	ldrb	r3, [r7, #15]
}
 8008896:	4618      	mov	r0, r3
 8008898:	3710      	adds	r7, #16
 800889a:	46bd      	mov	sp, r7
 800889c:	bd80      	pop	{r7, pc}
	...

080088a0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b088      	sub	sp, #32
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	60f8      	str	r0, [r7, #12]
 80088a8:	60b9      	str	r1, [r7, #8]
 80088aa:	4613      	mov	r3, r2
 80088ac:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80088ae:	68bb      	ldr	r3, [r7, #8]
 80088b0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80088b2:	f107 0310 	add.w	r3, r7, #16
 80088b6:	4618      	mov	r0, r3
 80088b8:	f7ff fc88 	bl	80081cc <get_ldnumber>
 80088bc:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80088be:	69fb      	ldr	r3, [r7, #28]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	da01      	bge.n	80088c8 <f_mount+0x28>
 80088c4:	230b      	movs	r3, #11
 80088c6:	e048      	b.n	800895a <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80088c8:	4a26      	ldr	r2, [pc, #152]	@ (8008964 <f_mount+0xc4>)
 80088ca:	69fb      	ldr	r3, [r7, #28]
 80088cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80088d0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80088d2:	69bb      	ldr	r3, [r7, #24]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d00f      	beq.n	80088f8 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80088d8:	69b8      	ldr	r0, [r7, #24]
 80088da:	f7fe fbdf 	bl	800709c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 80088de:	69bb      	ldr	r3, [r7, #24]
 80088e0:	691b      	ldr	r3, [r3, #16]
 80088e2:	4618      	mov	r0, r3
 80088e4:	f000 ff9b 	bl	800981e <ff_del_syncobj>
 80088e8:	4603      	mov	r3, r0
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d101      	bne.n	80088f2 <f_mount+0x52>
 80088ee:	2302      	movs	r3, #2
 80088f0:	e033      	b.n	800895a <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80088f2:	69bb      	ldr	r3, [r7, #24]
 80088f4:	2200      	movs	r2, #0
 80088f6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d00f      	beq.n	800891e <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	2200      	movs	r2, #0
 8008902:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8008904:	69fb      	ldr	r3, [r7, #28]
 8008906:	b2da      	uxtb	r2, r3
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	3310      	adds	r3, #16
 800890c:	4619      	mov	r1, r3
 800890e:	4610      	mov	r0, r2
 8008910:	f000 ff65 	bl	80097de <ff_cre_syncobj>
 8008914:	4603      	mov	r3, r0
 8008916:	2b00      	cmp	r3, #0
 8008918:	d101      	bne.n	800891e <f_mount+0x7e>
 800891a:	2302      	movs	r3, #2
 800891c:	e01d      	b.n	800895a <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800891e:	68fa      	ldr	r2, [r7, #12]
 8008920:	4910      	ldr	r1, [pc, #64]	@ (8008964 <f_mount+0xc4>)
 8008922:	69fb      	ldr	r3, [r7, #28]
 8008924:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d002      	beq.n	8008934 <f_mount+0x94>
 800892e:	79fb      	ldrb	r3, [r7, #7]
 8008930:	2b01      	cmp	r3, #1
 8008932:	d001      	beq.n	8008938 <f_mount+0x98>
 8008934:	2300      	movs	r3, #0
 8008936:	e010      	b.n	800895a <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8008938:	f107 010c 	add.w	r1, r7, #12
 800893c:	f107 0308 	add.w	r3, r7, #8
 8008940:	2200      	movs	r2, #0
 8008942:	4618      	mov	r0, r3
 8008944:	f7ff fcdc 	bl	8008300 <find_volume>
 8008948:	4603      	mov	r3, r0
 800894a:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	7dfa      	ldrb	r2, [r7, #23]
 8008950:	4611      	mov	r1, r2
 8008952:	4618      	mov	r0, r3
 8008954:	f7fe fa3f 	bl	8006dd6 <unlock_fs>
 8008958:	7dfb      	ldrb	r3, [r7, #23]
}
 800895a:	4618      	mov	r0, r3
 800895c:	3720      	adds	r7, #32
 800895e:	46bd      	mov	sp, r7
 8008960:	bd80      	pop	{r7, pc}
 8008962:	bf00      	nop
 8008964:	2000264c 	.word	0x2000264c

08008968 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b098      	sub	sp, #96	@ 0x60
 800896c:	af00      	add	r7, sp, #0
 800896e:	60f8      	str	r0, [r7, #12]
 8008970:	60b9      	str	r1, [r7, #8]
 8008972:	4613      	mov	r3, r2
 8008974:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d101      	bne.n	8008980 <f_open+0x18>
 800897c:	2309      	movs	r3, #9
 800897e:	e1be      	b.n	8008cfe <f_open+0x396>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8008980:	79fb      	ldrb	r3, [r7, #7]
 8008982:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008986:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8008988:	79fa      	ldrb	r2, [r7, #7]
 800898a:	f107 0110 	add.w	r1, r7, #16
 800898e:	f107 0308 	add.w	r3, r7, #8
 8008992:	4618      	mov	r0, r3
 8008994:	f7ff fcb4 	bl	8008300 <find_volume>
 8008998:	4603      	mov	r3, r0
 800899a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800899e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	f040 819b 	bne.w	8008cde <f_open+0x376>
		dj.obj.fs = fs;
 80089a8:	693b      	ldr	r3, [r7, #16]
 80089aa:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80089ac:	68ba      	ldr	r2, [r7, #8]
 80089ae:	f107 0314 	add.w	r3, r7, #20
 80089b2:	4611      	mov	r1, r2
 80089b4:	4618      	mov	r0, r3
 80089b6:	f7ff fb93 	bl	80080e0 <follow_path>
 80089ba:	4603      	mov	r3, r0
 80089bc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80089c0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d118      	bne.n	80089fa <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80089c8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80089cc:	b25b      	sxtb	r3, r3
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	da03      	bge.n	80089da <f_open+0x72>
				res = FR_INVALID_NAME;
 80089d2:	2306      	movs	r3, #6
 80089d4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80089d8:	e00f      	b.n	80089fa <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80089da:	79fb      	ldrb	r3, [r7, #7]
 80089dc:	2b01      	cmp	r3, #1
 80089de:	bf8c      	ite	hi
 80089e0:	2301      	movhi	r3, #1
 80089e2:	2300      	movls	r3, #0
 80089e4:	b2db      	uxtb	r3, r3
 80089e6:	461a      	mov	r2, r3
 80089e8:	f107 0314 	add.w	r3, r7, #20
 80089ec:	4611      	mov	r1, r2
 80089ee:	4618      	mov	r0, r3
 80089f0:	f7fe fa0c 	bl	8006e0c <chk_lock>
 80089f4:	4603      	mov	r3, r0
 80089f6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80089fa:	79fb      	ldrb	r3, [r7, #7]
 80089fc:	f003 031c 	and.w	r3, r3, #28
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d07f      	beq.n	8008b04 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8008a04:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d017      	beq.n	8008a3c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8008a0c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008a10:	2b04      	cmp	r3, #4
 8008a12:	d10e      	bne.n	8008a32 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008a14:	f7fe fa56 	bl	8006ec4 <enq_lock>
 8008a18:	4603      	mov	r3, r0
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d006      	beq.n	8008a2c <f_open+0xc4>
 8008a1e:	f107 0314 	add.w	r3, r7, #20
 8008a22:	4618      	mov	r0, r3
 8008a24:	f7ff fa18 	bl	8007e58 <dir_register>
 8008a28:	4603      	mov	r3, r0
 8008a2a:	e000      	b.n	8008a2e <f_open+0xc6>
 8008a2c:	2312      	movs	r3, #18
 8008a2e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8008a32:	79fb      	ldrb	r3, [r7, #7]
 8008a34:	f043 0308 	orr.w	r3, r3, #8
 8008a38:	71fb      	strb	r3, [r7, #7]
 8008a3a:	e010      	b.n	8008a5e <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8008a3c:	7ebb      	ldrb	r3, [r7, #26]
 8008a3e:	f003 0311 	and.w	r3, r3, #17
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d003      	beq.n	8008a4e <f_open+0xe6>
					res = FR_DENIED;
 8008a46:	2307      	movs	r3, #7
 8008a48:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8008a4c:	e007      	b.n	8008a5e <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8008a4e:	79fb      	ldrb	r3, [r7, #7]
 8008a50:	f003 0304 	and.w	r3, r3, #4
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d002      	beq.n	8008a5e <f_open+0xf6>
 8008a58:	2308      	movs	r3, #8
 8008a5a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8008a5e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d168      	bne.n	8008b38 <f_open+0x1d0>
 8008a66:	79fb      	ldrb	r3, [r7, #7]
 8008a68:	f003 0308 	and.w	r3, r3, #8
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d063      	beq.n	8008b38 <f_open+0x1d0>
				dw = GET_FATTIME();
 8008a70:	f7fd fd9a 	bl	80065a8 <get_fattime>
 8008a74:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8008a76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a78:	330e      	adds	r3, #14
 8008a7a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	f7fe f8ea 	bl	8006c56 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8008a82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a84:	3316      	adds	r3, #22
 8008a86:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008a88:	4618      	mov	r0, r3
 8008a8a:	f7fe f8e4 	bl	8006c56 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8008a8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a90:	330b      	adds	r3, #11
 8008a92:	2220      	movs	r2, #32
 8008a94:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8008a96:	693b      	ldr	r3, [r7, #16]
 8008a98:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008a9a:	4611      	mov	r1, r2
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	f7ff f8ea 	bl	8007c76 <ld_clust>
 8008aa2:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8008aa4:	693b      	ldr	r3, [r7, #16]
 8008aa6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	4618      	mov	r0, r3
 8008aac:	f7ff f902 	bl	8007cb4 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8008ab0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ab2:	331c      	adds	r3, #28
 8008ab4:	2100      	movs	r1, #0
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	f7fe f8cd 	bl	8006c56 <st_dword>
					fs->wflag = 1;
 8008abc:	693b      	ldr	r3, [r7, #16]
 8008abe:	2201      	movs	r2, #1
 8008ac0:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8008ac2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d037      	beq.n	8008b38 <f_open+0x1d0>
						dw = fs->winsect;
 8008ac8:	693b      	ldr	r3, [r7, #16]
 8008aca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008acc:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8008ace:	f107 0314 	add.w	r3, r7, #20
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	f7fe fdf2 	bl	80076c0 <remove_chain>
 8008adc:	4603      	mov	r3, r0
 8008ade:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8008ae2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d126      	bne.n	8008b38 <f_open+0x1d0>
							res = move_window(fs, dw);
 8008aea:	693b      	ldr	r3, [r7, #16]
 8008aec:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008aee:	4618      	mov	r0, r3
 8008af0:	f7fe fb3c 	bl	800716c <move_window>
 8008af4:	4603      	mov	r3, r0
 8008af6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8008afa:	693b      	ldr	r3, [r7, #16]
 8008afc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008afe:	3a01      	subs	r2, #1
 8008b00:	615a      	str	r2, [r3, #20]
 8008b02:	e019      	b.n	8008b38 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8008b04:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d115      	bne.n	8008b38 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8008b0c:	7ebb      	ldrb	r3, [r7, #26]
 8008b0e:	f003 0310 	and.w	r3, r3, #16
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d003      	beq.n	8008b1e <f_open+0x1b6>
					res = FR_NO_FILE;
 8008b16:	2304      	movs	r3, #4
 8008b18:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8008b1c:	e00c      	b.n	8008b38 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8008b1e:	79fb      	ldrb	r3, [r7, #7]
 8008b20:	f003 0302 	and.w	r3, r3, #2
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d007      	beq.n	8008b38 <f_open+0x1d0>
 8008b28:	7ebb      	ldrb	r3, [r7, #26]
 8008b2a:	f003 0301 	and.w	r3, r3, #1
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d002      	beq.n	8008b38 <f_open+0x1d0>
						res = FR_DENIED;
 8008b32:	2307      	movs	r3, #7
 8008b34:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8008b38:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d126      	bne.n	8008b8e <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8008b40:	79fb      	ldrb	r3, [r7, #7]
 8008b42:	f003 0308 	and.w	r3, r3, #8
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d003      	beq.n	8008b52 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8008b4a:	79fb      	ldrb	r3, [r7, #7]
 8008b4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b50:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8008b52:	693b      	ldr	r3, [r7, #16]
 8008b54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8008b5a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008b60:	79fb      	ldrb	r3, [r7, #7]
 8008b62:	2b01      	cmp	r3, #1
 8008b64:	bf8c      	ite	hi
 8008b66:	2301      	movhi	r3, #1
 8008b68:	2300      	movls	r3, #0
 8008b6a:	b2db      	uxtb	r3, r3
 8008b6c:	461a      	mov	r2, r3
 8008b6e:	f107 0314 	add.w	r3, r7, #20
 8008b72:	4611      	mov	r1, r2
 8008b74:	4618      	mov	r0, r3
 8008b76:	f7fe f9c7 	bl	8006f08 <inc_lock>
 8008b7a:	4602      	mov	r2, r0
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	691b      	ldr	r3, [r3, #16]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d102      	bne.n	8008b8e <f_open+0x226>
 8008b88:	2302      	movs	r3, #2
 8008b8a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8008b8e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	f040 80a3 	bne.w	8008cde <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8008b98:	693b      	ldr	r3, [r7, #16]
 8008b9a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008b9c:	4611      	mov	r1, r2
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	f7ff f869 	bl	8007c76 <ld_clust>
 8008ba4:	4602      	mov	r2, r0
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8008baa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bac:	331c      	adds	r3, #28
 8008bae:	4618      	mov	r0, r3
 8008bb0:	f7fe f813 	bl	8006bda <ld_dword>
 8008bb4:	4602      	mov	r2, r0
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8008bc0:	693a      	ldr	r2, [r7, #16]
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8008bc6:	693b      	ldr	r3, [r7, #16]
 8008bc8:	88da      	ldrh	r2, [r3, #6]
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	79fa      	ldrb	r2, [r7, #7]
 8008bd2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	2200      	movs	r2, #0
 8008bde:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	2200      	movs	r2, #0
 8008be4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	3330      	adds	r3, #48	@ 0x30
 8008bea:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8008bee:	2100      	movs	r1, #0
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	f7fe f87d 	bl	8006cf0 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8008bf6:	79fb      	ldrb	r3, [r7, #7]
 8008bf8:	f003 0320 	and.w	r3, r3, #32
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d06e      	beq.n	8008cde <f_open+0x376>
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	68db      	ldr	r3, [r3, #12]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d06a      	beq.n	8008cde <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	68da      	ldr	r2, [r3, #12]
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8008c10:	693b      	ldr	r3, [r7, #16]
 8008c12:	895b      	ldrh	r3, [r3, #10]
 8008c14:	461a      	mov	r2, r3
 8008c16:	693b      	ldr	r3, [r7, #16]
 8008c18:	899b      	ldrh	r3, [r3, #12]
 8008c1a:	fb02 f303 	mul.w	r3, r2, r3
 8008c1e:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	689b      	ldr	r3, [r3, #8]
 8008c24:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	68db      	ldr	r3, [r3, #12]
 8008c2a:	657b      	str	r3, [r7, #84]	@ 0x54
 8008c2c:	e016      	b.n	8008c5c <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008c32:	4618      	mov	r0, r3
 8008c34:	f7fe fb57 	bl	80072e6 <get_fat>
 8008c38:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8008c3a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c3c:	2b01      	cmp	r3, #1
 8008c3e:	d802      	bhi.n	8008c46 <f_open+0x2de>
 8008c40:	2302      	movs	r3, #2
 8008c42:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8008c46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c4c:	d102      	bne.n	8008c54 <f_open+0x2ec>
 8008c4e:	2301      	movs	r3, #1
 8008c50:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008c54:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008c56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c58:	1ad3      	subs	r3, r2, r3
 8008c5a:	657b      	str	r3, [r7, #84]	@ 0x54
 8008c5c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d103      	bne.n	8008c6c <f_open+0x304>
 8008c64:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008c66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c68:	429a      	cmp	r2, r3
 8008c6a:	d8e0      	bhi.n	8008c2e <f_open+0x2c6>
				}
				fp->clust = clst;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008c70:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8008c72:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d131      	bne.n	8008cde <f_open+0x376>
 8008c7a:	693b      	ldr	r3, [r7, #16]
 8008c7c:	899b      	ldrh	r3, [r3, #12]
 8008c7e:	461a      	mov	r2, r3
 8008c80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c82:	fbb3 f1f2 	udiv	r1, r3, r2
 8008c86:	fb01 f202 	mul.w	r2, r1, r2
 8008c8a:	1a9b      	subs	r3, r3, r2
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d026      	beq.n	8008cde <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8008c90:	693b      	ldr	r3, [r7, #16]
 8008c92:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008c94:	4618      	mov	r0, r3
 8008c96:	f7fe fb07 	bl	80072a8 <clust2sect>
 8008c9a:	6478      	str	r0, [r7, #68]	@ 0x44
 8008c9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d103      	bne.n	8008caa <f_open+0x342>
						res = FR_INT_ERR;
 8008ca2:	2302      	movs	r3, #2
 8008ca4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8008ca8:	e019      	b.n	8008cde <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8008caa:	693b      	ldr	r3, [r7, #16]
 8008cac:	899b      	ldrh	r3, [r3, #12]
 8008cae:	461a      	mov	r2, r3
 8008cb0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008cb2:	fbb3 f2f2 	udiv	r2, r3, r2
 8008cb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008cb8:	441a      	add	r2, r3
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8008cbe:	693b      	ldr	r3, [r7, #16]
 8008cc0:	7858      	ldrb	r0, [r3, #1]
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	6a1a      	ldr	r2, [r3, #32]
 8008ccc:	2301      	movs	r3, #1
 8008cce:	f7fd ff0d 	bl	8006aec <disk_read>
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d002      	beq.n	8008cde <f_open+0x376>
 8008cd8:	2301      	movs	r3, #1
 8008cda:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8008cde:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d002      	beq.n	8008cec <f_open+0x384>
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	2200      	movs	r2, #0
 8008cea:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8008cec:	693b      	ldr	r3, [r7, #16]
 8008cee:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 8008cf2:	4611      	mov	r1, r2
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	f7fe f86e 	bl	8006dd6 <unlock_fs>
 8008cfa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8008cfe:	4618      	mov	r0, r3
 8008d00:	3760      	adds	r7, #96	@ 0x60
 8008d02:	46bd      	mov	sp, r7
 8008d04:	bd80      	pop	{r7, pc}

08008d06 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8008d06:	b580      	push	{r7, lr}
 8008d08:	b08c      	sub	sp, #48	@ 0x30
 8008d0a:	af00      	add	r7, sp, #0
 8008d0c:	60f8      	str	r0, [r7, #12]
 8008d0e:	60b9      	str	r1, [r7, #8]
 8008d10:	607a      	str	r2, [r7, #4]
 8008d12:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8008d14:	68bb      	ldr	r3, [r7, #8]
 8008d16:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	f107 0210 	add.w	r2, r7, #16
 8008d24:	4611      	mov	r1, r2
 8008d26:	4618      	mov	r0, r3
 8008d28:	f7ff fd72 	bl	8008810 <validate>
 8008d2c:	4603      	mov	r3, r0
 8008d2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8008d32:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d107      	bne.n	8008d4a <f_write+0x44>
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	7d5b      	ldrb	r3, [r3, #21]
 8008d3e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008d42:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d009      	beq.n	8008d5e <f_write+0x58>
 8008d4a:	693b      	ldr	r3, [r7, #16]
 8008d4c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8008d50:	4611      	mov	r1, r2
 8008d52:	4618      	mov	r0, r3
 8008d54:	f7fe f83f 	bl	8006dd6 <unlock_fs>
 8008d58:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008d5c:	e192      	b.n	8009084 <f_write+0x37e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	7d1b      	ldrb	r3, [r3, #20]
 8008d62:	f003 0302 	and.w	r3, r3, #2
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d106      	bne.n	8008d78 <f_write+0x72>
 8008d6a:	693b      	ldr	r3, [r7, #16]
 8008d6c:	2107      	movs	r1, #7
 8008d6e:	4618      	mov	r0, r3
 8008d70:	f7fe f831 	bl	8006dd6 <unlock_fs>
 8008d74:	2307      	movs	r3, #7
 8008d76:	e185      	b.n	8009084 <f_write+0x37e>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	699a      	ldr	r2, [r3, #24]
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	441a      	add	r2, r3
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	699b      	ldr	r3, [r3, #24]
 8008d84:	429a      	cmp	r2, r3
 8008d86:	f080 816a 	bcs.w	800905e <f_write+0x358>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	699b      	ldr	r3, [r3, #24]
 8008d8e:	43db      	mvns	r3, r3
 8008d90:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8008d92:	e164      	b.n	800905e <f_write+0x358>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	699b      	ldr	r3, [r3, #24]
 8008d98:	693a      	ldr	r2, [r7, #16]
 8008d9a:	8992      	ldrh	r2, [r2, #12]
 8008d9c:	fbb3 f1f2 	udiv	r1, r3, r2
 8008da0:	fb01 f202 	mul.w	r2, r1, r2
 8008da4:	1a9b      	subs	r3, r3, r2
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	f040 810f 	bne.w	8008fca <f_write+0x2c4>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	699b      	ldr	r3, [r3, #24]
 8008db0:	693a      	ldr	r2, [r7, #16]
 8008db2:	8992      	ldrh	r2, [r2, #12]
 8008db4:	fbb3 f3f2 	udiv	r3, r3, r2
 8008db8:	693a      	ldr	r2, [r7, #16]
 8008dba:	8952      	ldrh	r2, [r2, #10]
 8008dbc:	3a01      	subs	r2, #1
 8008dbe:	4013      	ands	r3, r2
 8008dc0:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8008dc2:	69bb      	ldr	r3, [r7, #24]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d14d      	bne.n	8008e64 <f_write+0x15e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	699b      	ldr	r3, [r3, #24]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d10c      	bne.n	8008dea <f_write+0xe4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	689b      	ldr	r3, [r3, #8]
 8008dd4:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8008dd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d11a      	bne.n	8008e12 <f_write+0x10c>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	2100      	movs	r1, #0
 8008de0:	4618      	mov	r0, r3
 8008de2:	f7fe fcd2 	bl	800778a <create_chain>
 8008de6:	62b8      	str	r0, [r7, #40]	@ 0x28
 8008de8:	e013      	b.n	8008e12 <f_write+0x10c>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d007      	beq.n	8008e02 <f_write+0xfc>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	699b      	ldr	r3, [r3, #24]
 8008df6:	4619      	mov	r1, r3
 8008df8:	68f8      	ldr	r0, [r7, #12]
 8008dfa:	f7fe fd5e 	bl	80078ba <clmt_clust>
 8008dfe:	62b8      	str	r0, [r7, #40]	@ 0x28
 8008e00:	e007      	b.n	8008e12 <f_write+0x10c>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8008e02:	68fa      	ldr	r2, [r7, #12]
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	69db      	ldr	r3, [r3, #28]
 8008e08:	4619      	mov	r1, r3
 8008e0a:	4610      	mov	r0, r2
 8008e0c:	f7fe fcbd 	bl	800778a <create_chain>
 8008e10:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	f000 8127 	beq.w	8009068 <f_write+0x362>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8008e1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e1c:	2b01      	cmp	r3, #1
 8008e1e:	d109      	bne.n	8008e34 <f_write+0x12e>
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	2202      	movs	r2, #2
 8008e24:	755a      	strb	r2, [r3, #21]
 8008e26:	693b      	ldr	r3, [r7, #16]
 8008e28:	2102      	movs	r1, #2
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	f7fd ffd3 	bl	8006dd6 <unlock_fs>
 8008e30:	2302      	movs	r3, #2
 8008e32:	e127      	b.n	8009084 <f_write+0x37e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e3a:	d109      	bne.n	8008e50 <f_write+0x14a>
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	2201      	movs	r2, #1
 8008e40:	755a      	strb	r2, [r3, #21]
 8008e42:	693b      	ldr	r3, [r7, #16]
 8008e44:	2101      	movs	r1, #1
 8008e46:	4618      	mov	r0, r3
 8008e48:	f7fd ffc5 	bl	8006dd6 <unlock_fs>
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	e119      	b.n	8009084 <f_write+0x37e>
				fp->clust = clst;			/* Update current cluster */
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008e54:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	689b      	ldr	r3, [r3, #8]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d102      	bne.n	8008e64 <f_write+0x15e>
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008e62:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	7d1b      	ldrb	r3, [r3, #20]
 8008e68:	b25b      	sxtb	r3, r3
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	da1d      	bge.n	8008eaa <f_write+0x1a4>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008e6e:	693b      	ldr	r3, [r7, #16]
 8008e70:	7858      	ldrb	r0, [r3, #1]
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	6a1a      	ldr	r2, [r3, #32]
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	f7fd fe55 	bl	8006b2c <disk_write>
 8008e82:	4603      	mov	r3, r0
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d009      	beq.n	8008e9c <f_write+0x196>
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	2201      	movs	r2, #1
 8008e8c:	755a      	strb	r2, [r3, #21]
 8008e8e:	693b      	ldr	r3, [r7, #16]
 8008e90:	2101      	movs	r1, #1
 8008e92:	4618      	mov	r0, r3
 8008e94:	f7fd ff9f 	bl	8006dd6 <unlock_fs>
 8008e98:	2301      	movs	r3, #1
 8008e9a:	e0f3      	b.n	8009084 <f_write+0x37e>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	7d1b      	ldrb	r3, [r3, #20]
 8008ea0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ea4:	b2da      	uxtb	r2, r3
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8008eaa:	693a      	ldr	r2, [r7, #16]
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	69db      	ldr	r3, [r3, #28]
 8008eb0:	4619      	mov	r1, r3
 8008eb2:	4610      	mov	r0, r2
 8008eb4:	f7fe f9f8 	bl	80072a8 <clust2sect>
 8008eb8:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8008eba:	697b      	ldr	r3, [r7, #20]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d109      	bne.n	8008ed4 <f_write+0x1ce>
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	2202      	movs	r2, #2
 8008ec4:	755a      	strb	r2, [r3, #21]
 8008ec6:	693b      	ldr	r3, [r7, #16]
 8008ec8:	2102      	movs	r1, #2
 8008eca:	4618      	mov	r0, r3
 8008ecc:	f7fd ff83 	bl	8006dd6 <unlock_fs>
 8008ed0:	2302      	movs	r3, #2
 8008ed2:	e0d7      	b.n	8009084 <f_write+0x37e>
			sect += csect;
 8008ed4:	697a      	ldr	r2, [r7, #20]
 8008ed6:	69bb      	ldr	r3, [r7, #24]
 8008ed8:	4413      	add	r3, r2
 8008eda:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8008edc:	693b      	ldr	r3, [r7, #16]
 8008ede:	899b      	ldrh	r3, [r3, #12]
 8008ee0:	461a      	mov	r2, r3
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	fbb3 f3f2 	udiv	r3, r3, r2
 8008ee8:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8008eea:	6a3b      	ldr	r3, [r7, #32]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d048      	beq.n	8008f82 <f_write+0x27c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8008ef0:	69ba      	ldr	r2, [r7, #24]
 8008ef2:	6a3b      	ldr	r3, [r7, #32]
 8008ef4:	4413      	add	r3, r2
 8008ef6:	693a      	ldr	r2, [r7, #16]
 8008ef8:	8952      	ldrh	r2, [r2, #10]
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d905      	bls.n	8008f0a <f_write+0x204>
					cc = fs->csize - csect;
 8008efe:	693b      	ldr	r3, [r7, #16]
 8008f00:	895b      	ldrh	r3, [r3, #10]
 8008f02:	461a      	mov	r2, r3
 8008f04:	69bb      	ldr	r3, [r7, #24]
 8008f06:	1ad3      	subs	r3, r2, r3
 8008f08:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008f0a:	693b      	ldr	r3, [r7, #16]
 8008f0c:	7858      	ldrb	r0, [r3, #1]
 8008f0e:	6a3b      	ldr	r3, [r7, #32]
 8008f10:	697a      	ldr	r2, [r7, #20]
 8008f12:	69f9      	ldr	r1, [r7, #28]
 8008f14:	f7fd fe0a 	bl	8006b2c <disk_write>
 8008f18:	4603      	mov	r3, r0
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d009      	beq.n	8008f32 <f_write+0x22c>
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	2201      	movs	r2, #1
 8008f22:	755a      	strb	r2, [r3, #21]
 8008f24:	693b      	ldr	r3, [r7, #16]
 8008f26:	2101      	movs	r1, #1
 8008f28:	4618      	mov	r0, r3
 8008f2a:	f7fd ff54 	bl	8006dd6 <unlock_fs>
 8008f2e:	2301      	movs	r3, #1
 8008f30:	e0a8      	b.n	8009084 <f_write+0x37e>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	6a1a      	ldr	r2, [r3, #32]
 8008f36:	697b      	ldr	r3, [r7, #20]
 8008f38:	1ad3      	subs	r3, r2, r3
 8008f3a:	6a3a      	ldr	r2, [r7, #32]
 8008f3c:	429a      	cmp	r2, r3
 8008f3e:	d918      	bls.n	8008f72 <f_write+0x26c>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	6a1a      	ldr	r2, [r3, #32]
 8008f4a:	697b      	ldr	r3, [r7, #20]
 8008f4c:	1ad3      	subs	r3, r2, r3
 8008f4e:	693a      	ldr	r2, [r7, #16]
 8008f50:	8992      	ldrh	r2, [r2, #12]
 8008f52:	fb02 f303 	mul.w	r3, r2, r3
 8008f56:	69fa      	ldr	r2, [r7, #28]
 8008f58:	18d1      	adds	r1, r2, r3
 8008f5a:	693b      	ldr	r3, [r7, #16]
 8008f5c:	899b      	ldrh	r3, [r3, #12]
 8008f5e:	461a      	mov	r2, r3
 8008f60:	f7fd fea5 	bl	8006cae <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	7d1b      	ldrb	r3, [r3, #20]
 8008f68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008f6c:	b2da      	uxtb	r2, r3
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8008f72:	693b      	ldr	r3, [r7, #16]
 8008f74:	899b      	ldrh	r3, [r3, #12]
 8008f76:	461a      	mov	r2, r3
 8008f78:	6a3b      	ldr	r3, [r7, #32]
 8008f7a:	fb02 f303 	mul.w	r3, r2, r3
 8008f7e:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8008f80:	e050      	b.n	8009024 <f_write+0x31e>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	6a1b      	ldr	r3, [r3, #32]
 8008f86:	697a      	ldr	r2, [r7, #20]
 8008f88:	429a      	cmp	r2, r3
 8008f8a:	d01b      	beq.n	8008fc4 <f_write+0x2be>
				fp->fptr < fp->obj.objsize &&
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	699a      	ldr	r2, [r3, #24]
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8008f94:	429a      	cmp	r2, r3
 8008f96:	d215      	bcs.n	8008fc4 <f_write+0x2be>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8008f98:	693b      	ldr	r3, [r7, #16]
 8008f9a:	7858      	ldrb	r0, [r3, #1]
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008fa2:	2301      	movs	r3, #1
 8008fa4:	697a      	ldr	r2, [r7, #20]
 8008fa6:	f7fd fda1 	bl	8006aec <disk_read>
 8008faa:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d009      	beq.n	8008fc4 <f_write+0x2be>
					ABORT(fs, FR_DISK_ERR);
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	2201      	movs	r2, #1
 8008fb4:	755a      	strb	r2, [r3, #21]
 8008fb6:	693b      	ldr	r3, [r7, #16]
 8008fb8:	2101      	movs	r1, #1
 8008fba:	4618      	mov	r0, r3
 8008fbc:	f7fd ff0b 	bl	8006dd6 <unlock_fs>
 8008fc0:	2301      	movs	r3, #1
 8008fc2:	e05f      	b.n	8009084 <f_write+0x37e>
			}
#endif
			fp->sect = sect;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	697a      	ldr	r2, [r7, #20]
 8008fc8:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8008fca:	693b      	ldr	r3, [r7, #16]
 8008fcc:	899b      	ldrh	r3, [r3, #12]
 8008fce:	4618      	mov	r0, r3
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	699b      	ldr	r3, [r3, #24]
 8008fd4:	693a      	ldr	r2, [r7, #16]
 8008fd6:	8992      	ldrh	r2, [r2, #12]
 8008fd8:	fbb3 f1f2 	udiv	r1, r3, r2
 8008fdc:	fb01 f202 	mul.w	r2, r1, r2
 8008fe0:	1a9b      	subs	r3, r3, r2
 8008fe2:	1ac3      	subs	r3, r0, r3
 8008fe4:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8008fe6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	429a      	cmp	r2, r3
 8008fec:	d901      	bls.n	8008ff2 <f_write+0x2ec>
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	699b      	ldr	r3, [r3, #24]
 8008ffc:	693a      	ldr	r2, [r7, #16]
 8008ffe:	8992      	ldrh	r2, [r2, #12]
 8009000:	fbb3 f0f2 	udiv	r0, r3, r2
 8009004:	fb00 f202 	mul.w	r2, r0, r2
 8009008:	1a9b      	subs	r3, r3, r2
 800900a:	440b      	add	r3, r1
 800900c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800900e:	69f9      	ldr	r1, [r7, #28]
 8009010:	4618      	mov	r0, r3
 8009012:	f7fd fe4c 	bl	8006cae <mem_cpy>
		fp->flag |= FA_DIRTY;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	7d1b      	ldrb	r3, [r3, #20]
 800901a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800901e:	b2da      	uxtb	r2, r3
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8009024:	69fa      	ldr	r2, [r7, #28]
 8009026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009028:	4413      	add	r3, r2
 800902a:	61fb      	str	r3, [r7, #28]
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	699a      	ldr	r2, [r3, #24]
 8009030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009032:	441a      	add	r2, r3
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	619a      	str	r2, [r3, #24]
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	68da      	ldr	r2, [r3, #12]
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	699b      	ldr	r3, [r3, #24]
 8009040:	429a      	cmp	r2, r3
 8009042:	bf38      	it	cc
 8009044:	461a      	movcc	r2, r3
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	60da      	str	r2, [r3, #12]
 800904a:	683b      	ldr	r3, [r7, #0]
 800904c:	681a      	ldr	r2, [r3, #0]
 800904e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009050:	441a      	add	r2, r3
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	601a      	str	r2, [r3, #0]
 8009056:	687a      	ldr	r2, [r7, #4]
 8009058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800905a:	1ad3      	subs	r3, r2, r3
 800905c:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2b00      	cmp	r3, #0
 8009062:	f47f ae97 	bne.w	8008d94 <f_write+0x8e>
 8009066:	e000      	b.n	800906a <f_write+0x364>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009068:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	7d1b      	ldrb	r3, [r3, #20]
 800906e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009072:	b2da      	uxtb	r2, r3
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8009078:	693b      	ldr	r3, [r7, #16]
 800907a:	2100      	movs	r1, #0
 800907c:	4618      	mov	r0, r3
 800907e:	f7fd feaa 	bl	8006dd6 <unlock_fs>
 8009082:	2300      	movs	r3, #0
}
 8009084:	4618      	mov	r0, r3
 8009086:	3730      	adds	r7, #48	@ 0x30
 8009088:	46bd      	mov	sp, r7
 800908a:	bd80      	pop	{r7, pc}

0800908c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800908c:	b580      	push	{r7, lr}
 800908e:	b086      	sub	sp, #24
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	f107 0208 	add.w	r2, r7, #8
 800909a:	4611      	mov	r1, r2
 800909c:	4618      	mov	r0, r3
 800909e:	f7ff fbb7 	bl	8008810 <validate>
 80090a2:	4603      	mov	r3, r0
 80090a4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80090a6:	7dfb      	ldrb	r3, [r7, #23]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d16d      	bne.n	8009188 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	7d1b      	ldrb	r3, [r3, #20]
 80090b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d067      	beq.n	8009188 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	7d1b      	ldrb	r3, [r3, #20]
 80090bc:	b25b      	sxtb	r3, r3
 80090be:	2b00      	cmp	r3, #0
 80090c0:	da1a      	bge.n	80090f8 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	7858      	ldrb	r0, [r3, #1]
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	6a1a      	ldr	r2, [r3, #32]
 80090d0:	2301      	movs	r3, #1
 80090d2:	f7fd fd2b 	bl	8006b2c <disk_write>
 80090d6:	4603      	mov	r3, r0
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d006      	beq.n	80090ea <f_sync+0x5e>
 80090dc:	68bb      	ldr	r3, [r7, #8]
 80090de:	2101      	movs	r1, #1
 80090e0:	4618      	mov	r0, r3
 80090e2:	f7fd fe78 	bl	8006dd6 <unlock_fs>
 80090e6:	2301      	movs	r3, #1
 80090e8:	e055      	b.n	8009196 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	7d1b      	ldrb	r3, [r3, #20]
 80090ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80090f2:	b2da      	uxtb	r2, r3
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80090f8:	f7fd fa56 	bl	80065a8 <get_fattime>
 80090fc:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80090fe:	68ba      	ldr	r2, [r7, #8]
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009104:	4619      	mov	r1, r3
 8009106:	4610      	mov	r0, r2
 8009108:	f7fe f830 	bl	800716c <move_window>
 800910c:	4603      	mov	r3, r0
 800910e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8009110:	7dfb      	ldrb	r3, [r7, #23]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d138      	bne.n	8009188 <f_sync+0xfc>
					dir = fp->dir_ptr;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800911a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	330b      	adds	r3, #11
 8009120:	781a      	ldrb	r2, [r3, #0]
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	330b      	adds	r3, #11
 8009126:	f042 0220 	orr.w	r2, r2, #32
 800912a:	b2d2      	uxtb	r2, r2
 800912c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	6818      	ldr	r0, [r3, #0]
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	689b      	ldr	r3, [r3, #8]
 8009136:	461a      	mov	r2, r3
 8009138:	68f9      	ldr	r1, [r7, #12]
 800913a:	f7fe fdbb 	bl	8007cb4 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	f103 021c 	add.w	r2, r3, #28
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	68db      	ldr	r3, [r3, #12]
 8009148:	4619      	mov	r1, r3
 800914a:	4610      	mov	r0, r2
 800914c:	f7fd fd83 	bl	8006c56 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	3316      	adds	r3, #22
 8009154:	6939      	ldr	r1, [r7, #16]
 8009156:	4618      	mov	r0, r3
 8009158:	f7fd fd7d 	bl	8006c56 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	3312      	adds	r3, #18
 8009160:	2100      	movs	r1, #0
 8009162:	4618      	mov	r0, r3
 8009164:	f7fd fd5c 	bl	8006c20 <st_word>
					fs->wflag = 1;
 8009168:	68bb      	ldr	r3, [r7, #8]
 800916a:	2201      	movs	r2, #1
 800916c:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800916e:	68bb      	ldr	r3, [r7, #8]
 8009170:	4618      	mov	r0, r3
 8009172:	f7fe f829 	bl	80071c8 <sync_fs>
 8009176:	4603      	mov	r3, r0
 8009178:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	7d1b      	ldrb	r3, [r3, #20]
 800917e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009182:	b2da      	uxtb	r2, r3
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8009188:	68bb      	ldr	r3, [r7, #8]
 800918a:	7dfa      	ldrb	r2, [r7, #23]
 800918c:	4611      	mov	r1, r2
 800918e:	4618      	mov	r0, r3
 8009190:	f7fd fe21 	bl	8006dd6 <unlock_fs>
 8009194:	7dfb      	ldrb	r3, [r7, #23]
}
 8009196:	4618      	mov	r0, r3
 8009198:	3718      	adds	r7, #24
 800919a:	46bd      	mov	sp, r7
 800919c:	bd80      	pop	{r7, pc}

0800919e <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800919e:	b580      	push	{r7, lr}
 80091a0:	b084      	sub	sp, #16
 80091a2:	af00      	add	r7, sp, #0
 80091a4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80091a6:	6878      	ldr	r0, [r7, #4]
 80091a8:	f7ff ff70 	bl	800908c <f_sync>
 80091ac:	4603      	mov	r3, r0
 80091ae:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80091b0:	7bfb      	ldrb	r3, [r7, #15]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d11d      	bne.n	80091f2 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	f107 0208 	add.w	r2, r7, #8
 80091bc:	4611      	mov	r1, r2
 80091be:	4618      	mov	r0, r3
 80091c0:	f7ff fb26 	bl	8008810 <validate>
 80091c4:	4603      	mov	r3, r0
 80091c6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80091c8:	7bfb      	ldrb	r3, [r7, #15]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d111      	bne.n	80091f2 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	691b      	ldr	r3, [r3, #16]
 80091d2:	4618      	mov	r0, r3
 80091d4:	f7fd ff26 	bl	8007024 <dec_lock>
 80091d8:	4603      	mov	r3, r0
 80091da:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80091dc:	7bfb      	ldrb	r3, [r7, #15]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d102      	bne.n	80091e8 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	2200      	movs	r2, #0
 80091e6:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	2100      	movs	r1, #0
 80091ec:	4618      	mov	r0, r3
 80091ee:	f7fd fdf2 	bl	8006dd6 <unlock_fs>
#endif
		}
	}
	return res;
 80091f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80091f4:	4618      	mov	r0, r3
 80091f6:	3710      	adds	r7, #16
 80091f8:	46bd      	mov	sp, r7
 80091fa:	bd80      	pop	{r7, pc}

080091fc <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b086      	sub	sp, #24
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
 8009204:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d101      	bne.n	8009210 <f_opendir+0x14>
 800920c:	2309      	movs	r3, #9
 800920e:	e06a      	b.n	80092e6 <f_opendir+0xea>

	/* Get logical drive */
	obj = &dp->obj;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 8009214:	f107 010c 	add.w	r1, r7, #12
 8009218:	463b      	mov	r3, r7
 800921a:	2200      	movs	r2, #0
 800921c:	4618      	mov	r0, r3
 800921e:	f7ff f86f 	bl	8008300 <find_volume>
 8009222:	4603      	mov	r3, r0
 8009224:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009226:	7dfb      	ldrb	r3, [r7, #23]
 8009228:	2b00      	cmp	r3, #0
 800922a:	d14f      	bne.n	80092cc <f_opendir+0xd0>
		obj->fs = fs;
 800922c:	68fa      	ldr	r2, [r7, #12]
 800922e:	693b      	ldr	r3, [r7, #16]
 8009230:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	4619      	mov	r1, r3
 8009236:	6878      	ldr	r0, [r7, #4]
 8009238:	f7fe ff52 	bl	80080e0 <follow_path>
 800923c:	4603      	mov	r3, r0
 800923e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 8009240:	7dfb      	ldrb	r3, [r7, #23]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d13d      	bne.n	80092c2 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800924c:	b25b      	sxtb	r3, r3
 800924e:	2b00      	cmp	r3, #0
 8009250:	db12      	blt.n	8009278 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 8009252:	693b      	ldr	r3, [r7, #16]
 8009254:	799b      	ldrb	r3, [r3, #6]
 8009256:	f003 0310 	and.w	r3, r3, #16
 800925a:	2b00      	cmp	r3, #0
 800925c:	d00a      	beq.n	8009274 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800925e:	68fa      	ldr	r2, [r7, #12]
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	6a1b      	ldr	r3, [r3, #32]
 8009264:	4619      	mov	r1, r3
 8009266:	4610      	mov	r0, r2
 8009268:	f7fe fd05 	bl	8007c76 <ld_clust>
 800926c:	4602      	mov	r2, r0
 800926e:	693b      	ldr	r3, [r7, #16]
 8009270:	609a      	str	r2, [r3, #8]
 8009272:	e001      	b.n	8009278 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8009274:	2305      	movs	r3, #5
 8009276:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 8009278:	7dfb      	ldrb	r3, [r7, #23]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d121      	bne.n	80092c2 <f_opendir+0xc6>
				obj->id = fs->id;
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	88da      	ldrh	r2, [r3, #6]
 8009282:	693b      	ldr	r3, [r7, #16]
 8009284:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8009286:	2100      	movs	r1, #0
 8009288:	6878      	ldr	r0, [r7, #4]
 800928a:	f7fe fb4e 	bl	800792a <dir_sdi>
 800928e:	4603      	mov	r3, r0
 8009290:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 8009292:	7dfb      	ldrb	r3, [r7, #23]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d114      	bne.n	80092c2 <f_opendir+0xc6>
					if (obj->sclust) {
 8009298:	693b      	ldr	r3, [r7, #16]
 800929a:	689b      	ldr	r3, [r3, #8]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d00d      	beq.n	80092bc <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 80092a0:	2100      	movs	r1, #0
 80092a2:	6878      	ldr	r0, [r7, #4]
 80092a4:	f7fd fe30 	bl	8006f08 <inc_lock>
 80092a8:	4602      	mov	r2, r0
 80092aa:	693b      	ldr	r3, [r7, #16]
 80092ac:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 80092ae:	693b      	ldr	r3, [r7, #16]
 80092b0:	691b      	ldr	r3, [r3, #16]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d105      	bne.n	80092c2 <f_opendir+0xc6>
 80092b6:	2312      	movs	r3, #18
 80092b8:	75fb      	strb	r3, [r7, #23]
 80092ba:	e002      	b.n	80092c2 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 80092bc:	693b      	ldr	r3, [r7, #16]
 80092be:	2200      	movs	r2, #0
 80092c0:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 80092c2:	7dfb      	ldrb	r3, [r7, #23]
 80092c4:	2b04      	cmp	r3, #4
 80092c6:	d101      	bne.n	80092cc <f_opendir+0xd0>
 80092c8:	2305      	movs	r3, #5
 80092ca:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 80092cc:	7dfb      	ldrb	r3, [r7, #23]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d002      	beq.n	80092d8 <f_opendir+0xdc>
 80092d2:	693b      	ldr	r3, [r7, #16]
 80092d4:	2200      	movs	r2, #0
 80092d6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	7dfa      	ldrb	r2, [r7, #23]
 80092dc:	4611      	mov	r1, r2
 80092de:	4618      	mov	r0, r3
 80092e0:	f7fd fd79 	bl	8006dd6 <unlock_fs>
 80092e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80092e6:	4618      	mov	r0, r3
 80092e8:	3718      	adds	r7, #24
 80092ea:	46bd      	mov	sp, r7
 80092ec:	bd80      	pop	{r7, pc}

080092ee <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 80092ee:	b580      	push	{r7, lr}
 80092f0:	b084      	sub	sp, #16
 80092f2:	af00      	add	r7, sp, #0
 80092f4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	f107 0208 	add.w	r2, r7, #8
 80092fc:	4611      	mov	r1, r2
 80092fe:	4618      	mov	r0, r3
 8009300:	f7ff fa86 	bl	8008810 <validate>
 8009304:	4603      	mov	r3, r0
 8009306:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8009308:	7bfb      	ldrb	r3, [r7, #15]
 800930a:	2b00      	cmp	r3, #0
 800930c:	d115      	bne.n	800933a <f_closedir+0x4c>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	691b      	ldr	r3, [r3, #16]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d006      	beq.n	8009324 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	691b      	ldr	r3, [r3, #16]
 800931a:	4618      	mov	r0, r3
 800931c:	f7fd fe82 	bl	8007024 <dec_lock>
 8009320:	4603      	mov	r3, r0
 8009322:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 8009324:	7bfb      	ldrb	r3, [r7, #15]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d102      	bne.n	8009330 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	2200      	movs	r2, #0
 800932e:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
 8009330:	68bb      	ldr	r3, [r7, #8]
 8009332:	2100      	movs	r1, #0
 8009334:	4618      	mov	r0, r3
 8009336:	f7fd fd4e 	bl	8006dd6 <unlock_fs>
#endif
	}
	return res;
 800933a:	7bfb      	ldrb	r3, [r7, #15]
}
 800933c:	4618      	mov	r0, r3
 800933e:	3710      	adds	r7, #16
 8009340:	46bd      	mov	sp, r7
 8009342:	bd80      	pop	{r7, pc}

08009344 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b084      	sub	sp, #16
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
 800934c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	f107 0208 	add.w	r2, r7, #8
 8009354:	4611      	mov	r1, r2
 8009356:	4618      	mov	r0, r3
 8009358:	f7ff fa5a 	bl	8008810 <validate>
 800935c:	4603      	mov	r3, r0
 800935e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8009360:	7bfb      	ldrb	r3, [r7, #15]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d126      	bne.n	80093b4 <f_readdir+0x70>
		if (!fno) {
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d106      	bne.n	800937a <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800936c:	2100      	movs	r1, #0
 800936e:	6878      	ldr	r0, [r7, #4]
 8009370:	f7fe fadb 	bl	800792a <dir_sdi>
 8009374:	4603      	mov	r3, r0
 8009376:	73fb      	strb	r3, [r7, #15]
 8009378:	e01c      	b.n	80093b4 <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 800937a:	2100      	movs	r1, #0
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f7fe fcb9 	bl	8007cf4 <dir_read>
 8009382:	4603      	mov	r3, r0
 8009384:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 8009386:	7bfb      	ldrb	r3, [r7, #15]
 8009388:	2b04      	cmp	r3, #4
 800938a:	d101      	bne.n	8009390 <f_readdir+0x4c>
 800938c:	2300      	movs	r3, #0
 800938e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 8009390:	7bfb      	ldrb	r3, [r7, #15]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d10e      	bne.n	80093b4 <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 8009396:	6839      	ldr	r1, [r7, #0]
 8009398:	6878      	ldr	r0, [r7, #4]
 800939a:	f7fe fdad 	bl	8007ef8 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800939e:	2100      	movs	r1, #0
 80093a0:	6878      	ldr	r0, [r7, #4]
 80093a2:	f7fe fb4b 	bl	8007a3c <dir_next>
 80093a6:	4603      	mov	r3, r0
 80093a8:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 80093aa:	7bfb      	ldrb	r3, [r7, #15]
 80093ac:	2b04      	cmp	r3, #4
 80093ae:	d101      	bne.n	80093b4 <f_readdir+0x70>
 80093b0:	2300      	movs	r3, #0
 80093b2:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 80093b4:	68bb      	ldr	r3, [r7, #8]
 80093b6:	7bfa      	ldrb	r2, [r7, #15]
 80093b8:	4611      	mov	r1, r2
 80093ba:	4618      	mov	r0, r3
 80093bc:	f7fd fd0b 	bl	8006dd6 <unlock_fs>
 80093c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80093c2:	4618      	mov	r0, r3
 80093c4:	3710      	adds	r7, #16
 80093c6:	46bd      	mov	sp, r7
 80093c8:	bd80      	pop	{r7, pc}

080093ca <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 80093ca:	b580      	push	{r7, lr}
 80093cc:	b090      	sub	sp, #64	@ 0x40
 80093ce:	af00      	add	r7, sp, #0
 80093d0:	6078      	str	r0, [r7, #4]
 80093d2:	6039      	str	r1, [r7, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 80093d4:	f107 010c 	add.w	r1, r7, #12
 80093d8:	1d3b      	adds	r3, r7, #4
 80093da:	2200      	movs	r2, #0
 80093dc:	4618      	mov	r0, r3
 80093de:	f7fe ff8f 	bl	8008300 <find_volume>
 80093e2:	4603      	mov	r3, r0
 80093e4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) {
 80093e8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d11f      	bne.n	8009430 <f_stat+0x66>
		INIT_NAMBUF(dj.obj.fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80093f0:	687a      	ldr	r2, [r7, #4]
 80093f2:	f107 030c 	add.w	r3, r7, #12
 80093f6:	4611      	mov	r1, r2
 80093f8:	4618      	mov	r0, r3
 80093fa:	f7fe fe71 	bl	80080e0 <follow_path>
 80093fe:	4603      	mov	r3, r0
 8009400:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if (res == FR_OK) {				/* Follow completed */
 8009404:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009408:	2b00      	cmp	r3, #0
 800940a:	d111      	bne.n	8009430 <f_stat+0x66>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 800940c:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8009410:	b25b      	sxtb	r3, r3
 8009412:	2b00      	cmp	r3, #0
 8009414:	da03      	bge.n	800941e <f_stat+0x54>
				res = FR_INVALID_NAME;
 8009416:	2306      	movs	r3, #6
 8009418:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800941c:	e008      	b.n	8009430 <f_stat+0x66>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d005      	beq.n	8009430 <f_stat+0x66>
 8009424:	f107 030c 	add.w	r3, r7, #12
 8009428:	6839      	ldr	r1, [r7, #0]
 800942a:	4618      	mov	r0, r3
 800942c:	f7fe fd64 	bl	8007ef8 <get_fileinfo>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(dj.obj.fs, res);
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8009436:	4611      	mov	r1, r2
 8009438:	4618      	mov	r0, r3
 800943a:	f7fd fccc 	bl	8006dd6 <unlock_fs>
 800943e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8009442:	4618      	mov	r0, r3
 8009444:	3740      	adds	r7, #64	@ 0x40
 8009446:	46bd      	mov	sp, r7
 8009448:	bd80      	pop	{r7, pc}

0800944a <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800944a:	b580      	push	{r7, lr}
 800944c:	b092      	sub	sp, #72	@ 0x48
 800944e:	af00      	add	r7, sp, #0
 8009450:	60f8      	str	r0, [r7, #12]
 8009452:	60b9      	str	r1, [r7, #8]
 8009454:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8009456:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800945a:	f107 030c 	add.w	r3, r7, #12
 800945e:	2200      	movs	r2, #0
 8009460:	4618      	mov	r0, r3
 8009462:	f7fe ff4d 	bl	8008300 <find_volume>
 8009466:	4603      	mov	r3, r0
 8009468:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 800946c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009470:	2b00      	cmp	r3, #0
 8009472:	f040 8099 	bne.w	80095a8 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8009476:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 800947c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800947e:	699a      	ldr	r2, [r3, #24]
 8009480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009482:	69db      	ldr	r3, [r3, #28]
 8009484:	3b02      	subs	r3, #2
 8009486:	429a      	cmp	r2, r3
 8009488:	d804      	bhi.n	8009494 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 800948a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800948c:	699a      	ldr	r2, [r3, #24]
 800948e:	68bb      	ldr	r3, [r7, #8]
 8009490:	601a      	str	r2, [r3, #0]
 8009492:	e089      	b.n	80095a8 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8009494:	2300      	movs	r3, #0
 8009496:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8009498:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800949a:	781b      	ldrb	r3, [r3, #0]
 800949c:	2b01      	cmp	r3, #1
 800949e:	d128      	bne.n	80094f2 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 80094a0:	2302      	movs	r3, #2
 80094a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80094a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094a6:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 80094a8:	f107 0314 	add.w	r3, r7, #20
 80094ac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80094ae:	4618      	mov	r0, r3
 80094b0:	f7fd ff19 	bl	80072e6 <get_fat>
 80094b4:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 80094b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094bc:	d103      	bne.n	80094c6 <f_getfree+0x7c>
 80094be:	2301      	movs	r3, #1
 80094c0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80094c4:	e063      	b.n	800958e <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 80094c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094c8:	2b01      	cmp	r3, #1
 80094ca:	d103      	bne.n	80094d4 <f_getfree+0x8a>
 80094cc:	2302      	movs	r3, #2
 80094ce:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80094d2:	e05c      	b.n	800958e <f_getfree+0x144>
					if (stat == 0) nfree++;
 80094d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d102      	bne.n	80094e0 <f_getfree+0x96>
 80094da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094dc:	3301      	adds	r3, #1
 80094de:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 80094e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094e2:	3301      	adds	r3, #1
 80094e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80094e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094e8:	69db      	ldr	r3, [r3, #28]
 80094ea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80094ec:	429a      	cmp	r2, r3
 80094ee:	d3db      	bcc.n	80094a8 <f_getfree+0x5e>
 80094f0:	e04d      	b.n	800958e <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 80094f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094f4:	69db      	ldr	r3, [r3, #28]
 80094f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80094f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094fc:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 80094fe:	2300      	movs	r3, #0
 8009500:	637b      	str	r3, [r7, #52]	@ 0x34
 8009502:	2300      	movs	r3, #0
 8009504:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 8009506:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009508:	2b00      	cmp	r3, #0
 800950a:	d113      	bne.n	8009534 <f_getfree+0xea>
							res = move_window(fs, sect++);
 800950c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800950e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009510:	1c5a      	adds	r2, r3, #1
 8009512:	63ba      	str	r2, [r7, #56]	@ 0x38
 8009514:	4619      	mov	r1, r3
 8009516:	f7fd fe29 	bl	800716c <move_window>
 800951a:	4603      	mov	r3, r0
 800951c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 8009520:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009524:	2b00      	cmp	r3, #0
 8009526:	d131      	bne.n	800958c <f_getfree+0x142>
							p = fs->win;
 8009528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800952a:	3338      	adds	r3, #56	@ 0x38
 800952c:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 800952e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009530:	899b      	ldrh	r3, [r3, #12]
 8009532:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8009534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009536:	781b      	ldrb	r3, [r3, #0]
 8009538:	2b02      	cmp	r3, #2
 800953a:	d10f      	bne.n	800955c <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 800953c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800953e:	f7fd fb33 	bl	8006ba8 <ld_word>
 8009542:	4603      	mov	r3, r0
 8009544:	2b00      	cmp	r3, #0
 8009546:	d102      	bne.n	800954e <f_getfree+0x104>
 8009548:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800954a:	3301      	adds	r3, #1
 800954c:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 800954e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009550:	3302      	adds	r3, #2
 8009552:	633b      	str	r3, [r7, #48]	@ 0x30
 8009554:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009556:	3b02      	subs	r3, #2
 8009558:	637b      	str	r3, [r7, #52]	@ 0x34
 800955a:	e010      	b.n	800957e <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800955c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800955e:	f7fd fb3c 	bl	8006bda <ld_dword>
 8009562:	4603      	mov	r3, r0
 8009564:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8009568:	2b00      	cmp	r3, #0
 800956a:	d102      	bne.n	8009572 <f_getfree+0x128>
 800956c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800956e:	3301      	adds	r3, #1
 8009570:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 8009572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009574:	3304      	adds	r3, #4
 8009576:	633b      	str	r3, [r7, #48]	@ 0x30
 8009578:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800957a:	3b04      	subs	r3, #4
 800957c:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 800957e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009580:	3b01      	subs	r3, #1
 8009582:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009584:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009586:	2b00      	cmp	r3, #0
 8009588:	d1bd      	bne.n	8009506 <f_getfree+0xbc>
 800958a:	e000      	b.n	800958e <f_getfree+0x144>
							if (res != FR_OK) break;
 800958c:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800958e:	68bb      	ldr	r3, [r7, #8]
 8009590:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009592:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8009594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009596:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009598:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800959a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800959c:	791a      	ldrb	r2, [r3, #4]
 800959e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095a0:	f042 0201 	orr.w	r2, r2, #1
 80095a4:	b2d2      	uxtb	r2, r2
 80095a6:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 80095a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095aa:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 80095ae:	4611      	mov	r1, r2
 80095b0:	4618      	mov	r0, r3
 80095b2:	f7fd fc10 	bl	8006dd6 <unlock_fs>
 80095b6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80095ba:	4618      	mov	r0, r3
 80095bc:	3748      	adds	r7, #72	@ 0x48
 80095be:	46bd      	mov	sp, r7
 80095c0:	bd80      	pop	{r7, pc}

080095c2 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 80095c2:	b580      	push	{r7, lr}
 80095c4:	b09e      	sub	sp, #120	@ 0x78
 80095c6:	af00      	add	r7, sp, #0
 80095c8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 80095ca:	2300      	movs	r3, #0
 80095cc:	673b      	str	r3, [r7, #112]	@ 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 80095ce:	f107 010c 	add.w	r1, r7, #12
 80095d2:	1d3b      	adds	r3, r7, #4
 80095d4:	2202      	movs	r2, #2
 80095d6:	4618      	mov	r0, r3
 80095d8:	f7fe fe92 	bl	8008300 <find_volume>
 80095dc:	4603      	mov	r3, r0
 80095de:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	dj.obj.fs = fs;
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	643b      	str	r3, [r7, #64]	@ 0x40
	if (res == FR_OK) {
 80095e6:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	f040 808e 	bne.w	800970c <f_unlink+0x14a>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 80095f0:	687a      	ldr	r2, [r7, #4]
 80095f2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80095f6:	4611      	mov	r1, r2
 80095f8:	4618      	mov	r0, r3
 80095fa:	f7fe fd71 	bl	80080e0 <follow_path>
 80095fe:	4603      	mov	r3, r0
 8009600:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 8009604:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8009608:	2b00      	cmp	r3, #0
 800960a:	d108      	bne.n	800961e <f_unlink+0x5c>
 800960c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8009610:	2102      	movs	r1, #2
 8009612:	4618      	mov	r0, r3
 8009614:	f7fd fbfa 	bl	8006e0c <chk_lock>
 8009618:	4603      	mov	r3, r0
 800961a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 800961e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8009622:	2b00      	cmp	r3, #0
 8009624:	d172      	bne.n	800970c <f_unlink+0x14a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8009626:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800962a:	b25b      	sxtb	r3, r3
 800962c:	2b00      	cmp	r3, #0
 800962e:	da03      	bge.n	8009638 <f_unlink+0x76>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 8009630:	2306      	movs	r3, #6
 8009632:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8009636:	e008      	b.n	800964a <f_unlink+0x88>
			} else {
				if (dj.obj.attr & AM_RDO) {
 8009638:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800963c:	f003 0301 	and.w	r3, r3, #1
 8009640:	2b00      	cmp	r3, #0
 8009642:	d002      	beq.n	800964a <f_unlink+0x88>
					res = FR_DENIED;		/* Cannot remove R/O object */
 8009644:	2307      	movs	r3, #7
 8009646:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
				}
			}
			if (res == FR_OK) {
 800964a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800964e:	2b00      	cmp	r3, #0
 8009650:	d134      	bne.n	80096bc <f_unlink+0xfa>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009656:	4611      	mov	r1, r2
 8009658:	4618      	mov	r0, r3
 800965a:	f7fe fb0c 	bl	8007c76 <ld_clust>
 800965e:	6738      	str	r0, [r7, #112]	@ 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 8009660:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8009664:	f003 0310 	and.w	r3, r3, #16
 8009668:	2b00      	cmp	r3, #0
 800966a:	d027      	beq.n	80096bc <f_unlink+0xfa>
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 8009670:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009672:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 8009674:	f107 0310 	add.w	r3, r7, #16
 8009678:	2100      	movs	r1, #0
 800967a:	4618      	mov	r0, r3
 800967c:	f7fe f955 	bl	800792a <dir_sdi>
 8009680:	4603      	mov	r3, r0
 8009682:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
						if (res == FR_OK) {
 8009686:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800968a:	2b00      	cmp	r3, #0
 800968c:	d116      	bne.n	80096bc <f_unlink+0xfa>
							res = dir_read(&sdj, 0);			/* Read an item */
 800968e:	f107 0310 	add.w	r3, r7, #16
 8009692:	2100      	movs	r1, #0
 8009694:	4618      	mov	r0, r3
 8009696:	f7fe fb2d 	bl	8007cf4 <dir_read>
 800969a:	4603      	mov	r3, r0
 800969c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 80096a0:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d102      	bne.n	80096ae <f_unlink+0xec>
 80096a8:	2307      	movs	r3, #7
 80096aa:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 80096ae:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80096b2:	2b04      	cmp	r3, #4
 80096b4:	d102      	bne.n	80096bc <f_unlink+0xfa>
 80096b6:	2300      	movs	r3, #0
 80096b8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 80096bc:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d123      	bne.n	800970c <f_unlink+0x14a>
				res = dir_remove(&dj);			/* Remove the directory entry */
 80096c4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80096c8:	4618      	mov	r0, r3
 80096ca:	f7fe fbf7 	bl	8007ebc <dir_remove>
 80096ce:	4603      	mov	r3, r0
 80096d0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 80096d4:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d10c      	bne.n	80096f6 <f_unlink+0x134>
 80096dc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d009      	beq.n	80096f6 <f_unlink+0x134>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 80096e2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80096e6:	2200      	movs	r2, #0
 80096e8:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 80096ea:	4618      	mov	r0, r3
 80096ec:	f7fd ffe8 	bl	80076c0 <remove_chain>
 80096f0:	4603      	mov	r3, r0
 80096f2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 80096f6:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d106      	bne.n	800970c <f_unlink+0x14a>
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	4618      	mov	r0, r3
 8009702:	f7fd fd61 	bl	80071c8 <sync_fs>
 8009706:	4603      	mov	r3, r0
 8009708:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	f897 2077 	ldrb.w	r2, [r7, #119]	@ 0x77
 8009712:	4611      	mov	r1, r2
 8009714:	4618      	mov	r0, r3
 8009716:	f7fd fb5e 	bl	8006dd6 <unlock_fs>
 800971a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 800971e:	4618      	mov	r0, r3
 8009720:	3778      	adds	r7, #120	@ 0x78
 8009722:	46bd      	mov	sp, r7
 8009724:	bd80      	pop	{r7, pc}
	...

08009728 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009728:	b480      	push	{r7}
 800972a:	b087      	sub	sp, #28
 800972c:	af00      	add	r7, sp, #0
 800972e:	60f8      	str	r0, [r7, #12]
 8009730:	60b9      	str	r1, [r7, #8]
 8009732:	4613      	mov	r3, r2
 8009734:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009736:	2301      	movs	r3, #1
 8009738:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800973a:	2300      	movs	r3, #0
 800973c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800973e:	4b1f      	ldr	r3, [pc, #124]	@ (80097bc <FATFS_LinkDriverEx+0x94>)
 8009740:	7a5b      	ldrb	r3, [r3, #9]
 8009742:	b2db      	uxtb	r3, r3
 8009744:	2b00      	cmp	r3, #0
 8009746:	d131      	bne.n	80097ac <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009748:	4b1c      	ldr	r3, [pc, #112]	@ (80097bc <FATFS_LinkDriverEx+0x94>)
 800974a:	7a5b      	ldrb	r3, [r3, #9]
 800974c:	b2db      	uxtb	r3, r3
 800974e:	461a      	mov	r2, r3
 8009750:	4b1a      	ldr	r3, [pc, #104]	@ (80097bc <FATFS_LinkDriverEx+0x94>)
 8009752:	2100      	movs	r1, #0
 8009754:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8009756:	4b19      	ldr	r3, [pc, #100]	@ (80097bc <FATFS_LinkDriverEx+0x94>)
 8009758:	7a5b      	ldrb	r3, [r3, #9]
 800975a:	b2db      	uxtb	r3, r3
 800975c:	4a17      	ldr	r2, [pc, #92]	@ (80097bc <FATFS_LinkDriverEx+0x94>)
 800975e:	009b      	lsls	r3, r3, #2
 8009760:	4413      	add	r3, r2
 8009762:	68fa      	ldr	r2, [r7, #12]
 8009764:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8009766:	4b15      	ldr	r3, [pc, #84]	@ (80097bc <FATFS_LinkDriverEx+0x94>)
 8009768:	7a5b      	ldrb	r3, [r3, #9]
 800976a:	b2db      	uxtb	r3, r3
 800976c:	461a      	mov	r2, r3
 800976e:	4b13      	ldr	r3, [pc, #76]	@ (80097bc <FATFS_LinkDriverEx+0x94>)
 8009770:	4413      	add	r3, r2
 8009772:	79fa      	ldrb	r2, [r7, #7]
 8009774:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8009776:	4b11      	ldr	r3, [pc, #68]	@ (80097bc <FATFS_LinkDriverEx+0x94>)
 8009778:	7a5b      	ldrb	r3, [r3, #9]
 800977a:	b2db      	uxtb	r3, r3
 800977c:	1c5a      	adds	r2, r3, #1
 800977e:	b2d1      	uxtb	r1, r2
 8009780:	4a0e      	ldr	r2, [pc, #56]	@ (80097bc <FATFS_LinkDriverEx+0x94>)
 8009782:	7251      	strb	r1, [r2, #9]
 8009784:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8009786:	7dbb      	ldrb	r3, [r7, #22]
 8009788:	3330      	adds	r3, #48	@ 0x30
 800978a:	b2da      	uxtb	r2, r3
 800978c:	68bb      	ldr	r3, [r7, #8]
 800978e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009790:	68bb      	ldr	r3, [r7, #8]
 8009792:	3301      	adds	r3, #1
 8009794:	223a      	movs	r2, #58	@ 0x3a
 8009796:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009798:	68bb      	ldr	r3, [r7, #8]
 800979a:	3302      	adds	r3, #2
 800979c:	222f      	movs	r2, #47	@ 0x2f
 800979e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	3303      	adds	r3, #3
 80097a4:	2200      	movs	r2, #0
 80097a6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80097a8:	2300      	movs	r3, #0
 80097aa:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80097ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80097ae:	4618      	mov	r0, r3
 80097b0:	371c      	adds	r7, #28
 80097b2:	46bd      	mov	sp, r7
 80097b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b8:	4770      	bx	lr
 80097ba:	bf00      	nop
 80097bc:	20002674 	.word	0x20002674

080097c0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b082      	sub	sp, #8
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	6078      	str	r0, [r7, #4]
 80097c8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80097ca:	2200      	movs	r2, #0
 80097cc:	6839      	ldr	r1, [r7, #0]
 80097ce:	6878      	ldr	r0, [r7, #4]
 80097d0:	f7ff ffaa 	bl	8009728 <FATFS_LinkDriverEx>
 80097d4:	4603      	mov	r3, r0
}
 80097d6:	4618      	mov	r0, r3
 80097d8:	3708      	adds	r7, #8
 80097da:	46bd      	mov	sp, r7
 80097dc:	bd80      	pop	{r7, pc}

080097de <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 80097de:	b580      	push	{r7, lr}
 80097e0:	b086      	sub	sp, #24
 80097e2:	af00      	add	r7, sp, #0
 80097e4:	4603      	mov	r3, r0
 80097e6:	6039      	str	r1, [r7, #0]
 80097e8:	71fb      	strb	r3, [r7, #7]
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 80097ea:	2300      	movs	r3, #0
 80097ec:	60fb      	str	r3, [r7, #12]
 80097ee:	2300      	movs	r3, #0
 80097f0:	613b      	str	r3, [r7, #16]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 80097f2:	f107 030c 	add.w	r3, r7, #12
 80097f6:	2101      	movs	r1, #1
 80097f8:	4618      	mov	r0, r3
 80097fa:	f000 f8e9 	bl	80099d0 <osSemaphoreCreate>
 80097fe:	4602      	mov	r2, r0
 8009800:	683b      	ldr	r3, [r7, #0]
 8009802:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	2b00      	cmp	r3, #0
 800980a:	bf14      	ite	ne
 800980c:	2301      	movne	r3, #1
 800980e:	2300      	moveq	r3, #0
 8009810:	b2db      	uxtb	r3, r3
 8009812:	617b      	str	r3, [r7, #20]

    return ret;
 8009814:	697b      	ldr	r3, [r7, #20]
}
 8009816:	4618      	mov	r0, r3
 8009818:	3718      	adds	r7, #24
 800981a:	46bd      	mov	sp, r7
 800981c:	bd80      	pop	{r7, pc}

0800981e <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800981e:	b580      	push	{r7, lr}
 8009820:	b082      	sub	sp, #8
 8009822:	af00      	add	r7, sp, #0
 8009824:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	f000 f988 	bl	8009b3c <osSemaphoreDelete>
#endif
    return 1;
 800982c:	2301      	movs	r3, #1
}
 800982e:	4618      	mov	r0, r3
 8009830:	3708      	adds	r7, #8
 8009832:	46bd      	mov	sp, r7
 8009834:	bd80      	pop	{r7, pc}

08009836 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8009836:	b580      	push	{r7, lr}
 8009838:	b084      	sub	sp, #16
 800983a:	af00      	add	r7, sp, #0
 800983c:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800983e:	2300      	movs	r3, #0
 8009840:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 8009842:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8009846:	6878      	ldr	r0, [r7, #4]
 8009848:	f000 f8f4 	bl	8009a34 <osSemaphoreWait>
 800984c:	4603      	mov	r3, r0
 800984e:	2b00      	cmp	r3, #0
 8009850:	d101      	bne.n	8009856 <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 8009852:	2301      	movs	r3, #1
 8009854:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8009856:	68fb      	ldr	r3, [r7, #12]
}
 8009858:	4618      	mov	r0, r3
 800985a:	3710      	adds	r7, #16
 800985c:	46bd      	mov	sp, r7
 800985e:	bd80      	pop	{r7, pc}

08009860 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b082      	sub	sp, #8
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8009868:	6878      	ldr	r0, [r7, #4]
 800986a:	f000 f931 	bl	8009ad0 <osSemaphoreRelease>
#endif
}
 800986e:	bf00      	nop
 8009870:	3708      	adds	r7, #8
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}

08009876 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009876:	b480      	push	{r7}
 8009878:	b085      	sub	sp, #20
 800987a:	af00      	add	r7, sp, #0
 800987c:	4603      	mov	r3, r0
 800987e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009880:	2300      	movs	r3, #0
 8009882:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009884:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009888:	2b84      	cmp	r3, #132	@ 0x84
 800988a:	d005      	beq.n	8009898 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800988c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	4413      	add	r3, r2
 8009894:	3303      	adds	r3, #3
 8009896:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8009898:	68fb      	ldr	r3, [r7, #12]
}
 800989a:	4618      	mov	r0, r3
 800989c:	3714      	adds	r7, #20
 800989e:	46bd      	mov	sp, r7
 80098a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a4:	4770      	bx	lr

080098a6 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80098a6:	b480      	push	{r7}
 80098a8:	b083      	sub	sp, #12
 80098aa:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80098ac:	f3ef 8305 	mrs	r3, IPSR
 80098b0:	607b      	str	r3, [r7, #4]
  return(result);
 80098b2:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	bf14      	ite	ne
 80098b8:	2301      	movne	r3, #1
 80098ba:	2300      	moveq	r3, #0
 80098bc:	b2db      	uxtb	r3, r3
}
 80098be:	4618      	mov	r0, r3
 80098c0:	370c      	adds	r7, #12
 80098c2:	46bd      	mov	sp, r7
 80098c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c8:	4770      	bx	lr

080098ca <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80098ca:	b580      	push	{r7, lr}
 80098cc:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80098ce:	f001 fc65 	bl	800b19c <vTaskStartScheduler>
  
  return osOK;
 80098d2:	2300      	movs	r3, #0
}
 80098d4:	4618      	mov	r0, r3
 80098d6:	bd80      	pop	{r7, pc}

080098d8 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 80098d8:	b580      	push	{r7, lr}
 80098da:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 80098dc:	f002 f8b4 	bl	800ba48 <xTaskGetSchedulerState>
 80098e0:	4603      	mov	r3, r0
 80098e2:	2b01      	cmp	r3, #1
 80098e4:	d101      	bne.n	80098ea <osKernelRunning+0x12>
    return 0;
 80098e6:	2300      	movs	r3, #0
 80098e8:	e000      	b.n	80098ec <osKernelRunning+0x14>
  else
    return 1;
 80098ea:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 80098ec:	4618      	mov	r0, r3
 80098ee:	bd80      	pop	{r7, pc}

080098f0 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 80098f4:	f7ff ffd7 	bl	80098a6 <inHandlerMode>
 80098f8:	4603      	mov	r3, r0
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d003      	beq.n	8009906 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 80098fe:	f001 fd79 	bl	800b3f4 <xTaskGetTickCountFromISR>
 8009902:	4603      	mov	r3, r0
 8009904:	e002      	b.n	800990c <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8009906:	f001 fd65 	bl	800b3d4 <xTaskGetTickCount>
 800990a:	4603      	mov	r3, r0
  }
}
 800990c:	4618      	mov	r0, r3
 800990e:	bd80      	pop	{r7, pc}

08009910 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8009910:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009912:	b089      	sub	sp, #36	@ 0x24
 8009914:	af04      	add	r7, sp, #16
 8009916:	6078      	str	r0, [r7, #4]
 8009918:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	695b      	ldr	r3, [r3, #20]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d020      	beq.n	8009964 <osThreadCreate+0x54>
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	699b      	ldr	r3, [r3, #24]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d01c      	beq.n	8009964 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	685c      	ldr	r4, [r3, #4]
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	691e      	ldr	r6, [r3, #16]
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800993c:	4618      	mov	r0, r3
 800993e:	f7ff ff9a 	bl	8009876 <makeFreeRtosPriority>
 8009942:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	695b      	ldr	r3, [r3, #20]
 8009948:	687a      	ldr	r2, [r7, #4]
 800994a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800994c:	9202      	str	r2, [sp, #8]
 800994e:	9301      	str	r3, [sp, #4]
 8009950:	9100      	str	r1, [sp, #0]
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	4632      	mov	r2, r6
 8009956:	4629      	mov	r1, r5
 8009958:	4620      	mov	r0, r4
 800995a:	f001 fa2f 	bl	800adbc <xTaskCreateStatic>
 800995e:	4603      	mov	r3, r0
 8009960:	60fb      	str	r3, [r7, #12]
 8009962:	e01c      	b.n	800999e <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	685c      	ldr	r4, [r3, #4]
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009970:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009978:	4618      	mov	r0, r3
 800997a:	f7ff ff7c 	bl	8009876 <makeFreeRtosPriority>
 800997e:	4602      	mov	r2, r0
 8009980:	f107 030c 	add.w	r3, r7, #12
 8009984:	9301      	str	r3, [sp, #4]
 8009986:	9200      	str	r2, [sp, #0]
 8009988:	683b      	ldr	r3, [r7, #0]
 800998a:	4632      	mov	r2, r6
 800998c:	4629      	mov	r1, r5
 800998e:	4620      	mov	r0, r4
 8009990:	f001 fa7a 	bl	800ae88 <xTaskCreate>
 8009994:	4603      	mov	r3, r0
 8009996:	2b01      	cmp	r3, #1
 8009998:	d001      	beq.n	800999e <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800999a:	2300      	movs	r3, #0
 800999c:	e000      	b.n	80099a0 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800999e:	68fb      	ldr	r3, [r7, #12]
}
 80099a0:	4618      	mov	r0, r3
 80099a2:	3714      	adds	r7, #20
 80099a4:	46bd      	mov	sp, r7
 80099a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080099a8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b084      	sub	sp, #16
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d001      	beq.n	80099be <osDelay+0x16>
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	e000      	b.n	80099c0 <osDelay+0x18>
 80099be:	2301      	movs	r3, #1
 80099c0:	4618      	mov	r0, r3
 80099c2:	f001 fbb3 	bl	800b12c <vTaskDelay>
  
  return osOK;
 80099c6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80099c8:	4618      	mov	r0, r3
 80099ca:	3710      	adds	r7, #16
 80099cc:	46bd      	mov	sp, r7
 80099ce:	bd80      	pop	{r7, pc}

080099d0 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b086      	sub	sp, #24
 80099d4:	af02      	add	r7, sp, #8
 80099d6:	6078      	str	r0, [r7, #4]
 80099d8:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	685b      	ldr	r3, [r3, #4]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d00f      	beq.n	8009a02 <osSemaphoreCreate+0x32>
    if (count == 1) {
 80099e2:	683b      	ldr	r3, [r7, #0]
 80099e4:	2b01      	cmp	r3, #1
 80099e6:	d10a      	bne.n	80099fe <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	685b      	ldr	r3, [r3, #4]
 80099ec:	2203      	movs	r2, #3
 80099ee:	9200      	str	r2, [sp, #0]
 80099f0:	2200      	movs	r2, #0
 80099f2:	2100      	movs	r1, #0
 80099f4:	2001      	movs	r0, #1
 80099f6:	f000 fab1 	bl	8009f5c <xQueueGenericCreateStatic>
 80099fa:	4603      	mov	r3, r0
 80099fc:	e016      	b.n	8009a2c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 80099fe:	2300      	movs	r3, #0
 8009a00:	e014      	b.n	8009a2c <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	2b01      	cmp	r3, #1
 8009a06:	d110      	bne.n	8009a2a <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8009a08:	2203      	movs	r2, #3
 8009a0a:	2100      	movs	r1, #0
 8009a0c:	2001      	movs	r0, #1
 8009a0e:	f000 fb2c 	bl	800a06a <xQueueGenericCreate>
 8009a12:	60f8      	str	r0, [r7, #12]
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d005      	beq.n	8009a26 <osSemaphoreCreate+0x56>
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	2100      	movs	r1, #0
 8009a20:	68f8      	ldr	r0, [r7, #12]
 8009a22:	f000 fb85 	bl	800a130 <xQueueGenericSend>
      return sema;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	e000      	b.n	8009a2c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8009a2a:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8009a2c:	4618      	mov	r0, r3
 8009a2e:	3710      	adds	r7, #16
 8009a30:	46bd      	mov	sp, r7
 8009a32:	bd80      	pop	{r7, pc}

08009a34 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b084      	sub	sp, #16
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	6078      	str	r0, [r7, #4]
 8009a3c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8009a3e:	2300      	movs	r3, #0
 8009a40:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d101      	bne.n	8009a4c <osSemaphoreWait+0x18>
    return osErrorParameter;
 8009a48:	2380      	movs	r3, #128	@ 0x80
 8009a4a:	e03a      	b.n	8009ac2 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a56:	d103      	bne.n	8009a60 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8009a58:	f04f 33ff 	mov.w	r3, #4294967295
 8009a5c:	60fb      	str	r3, [r7, #12]
 8009a5e:	e009      	b.n	8009a74 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8009a60:	683b      	ldr	r3, [r7, #0]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d006      	beq.n	8009a74 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8009a66:	683b      	ldr	r3, [r7, #0]
 8009a68:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d101      	bne.n	8009a74 <osSemaphoreWait+0x40>
      ticks = 1;
 8009a70:	2301      	movs	r3, #1
 8009a72:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8009a74:	f7ff ff17 	bl	80098a6 <inHandlerMode>
 8009a78:	4603      	mov	r3, r0
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d017      	beq.n	8009aae <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8009a7e:	f107 0308 	add.w	r3, r7, #8
 8009a82:	461a      	mov	r2, r3
 8009a84:	2100      	movs	r1, #0
 8009a86:	6878      	ldr	r0, [r7, #4]
 8009a88:	f000 ff98 	bl	800a9bc <xQueueReceiveFromISR>
 8009a8c:	4603      	mov	r3, r0
 8009a8e:	2b01      	cmp	r3, #1
 8009a90:	d001      	beq.n	8009a96 <osSemaphoreWait+0x62>
      return osErrorOS;
 8009a92:	23ff      	movs	r3, #255	@ 0xff
 8009a94:	e015      	b.n	8009ac2 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8009a96:	68bb      	ldr	r3, [r7, #8]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d011      	beq.n	8009ac0 <osSemaphoreWait+0x8c>
 8009a9c:	4b0b      	ldr	r3, [pc, #44]	@ (8009acc <osSemaphoreWait+0x98>)
 8009a9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009aa2:	601a      	str	r2, [r3, #0]
 8009aa4:	f3bf 8f4f 	dsb	sy
 8009aa8:	f3bf 8f6f 	isb	sy
 8009aac:	e008      	b.n	8009ac0 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8009aae:	68f9      	ldr	r1, [r7, #12]
 8009ab0:	6878      	ldr	r0, [r7, #4]
 8009ab2:	f000 fe6b 	bl	800a78c <xQueueSemaphoreTake>
 8009ab6:	4603      	mov	r3, r0
 8009ab8:	2b01      	cmp	r3, #1
 8009aba:	d001      	beq.n	8009ac0 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8009abc:	23ff      	movs	r3, #255	@ 0xff
 8009abe:	e000      	b.n	8009ac2 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8009ac0:	2300      	movs	r3, #0
}
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	3710      	adds	r7, #16
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	bd80      	pop	{r7, pc}
 8009aca:	bf00      	nop
 8009acc:	e000ed04 	.word	0xe000ed04

08009ad0 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8009ad0:	b580      	push	{r7, lr}
 8009ad2:	b084      	sub	sp, #16
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8009ad8:	2300      	movs	r3, #0
 8009ada:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8009adc:	2300      	movs	r3, #0
 8009ade:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8009ae0:	f7ff fee1 	bl	80098a6 <inHandlerMode>
 8009ae4:	4603      	mov	r3, r0
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d016      	beq.n	8009b18 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8009aea:	f107 0308 	add.w	r3, r7, #8
 8009aee:	4619      	mov	r1, r3
 8009af0:	6878      	ldr	r0, [r7, #4]
 8009af2:	f000 fcca 	bl	800a48a <xQueueGiveFromISR>
 8009af6:	4603      	mov	r3, r0
 8009af8:	2b01      	cmp	r3, #1
 8009afa:	d001      	beq.n	8009b00 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8009afc:	23ff      	movs	r3, #255	@ 0xff
 8009afe:	e017      	b.n	8009b30 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009b00:	68bb      	ldr	r3, [r7, #8]
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d013      	beq.n	8009b2e <osSemaphoreRelease+0x5e>
 8009b06:	4b0c      	ldr	r3, [pc, #48]	@ (8009b38 <osSemaphoreRelease+0x68>)
 8009b08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b0c:	601a      	str	r2, [r3, #0]
 8009b0e:	f3bf 8f4f 	dsb	sy
 8009b12:	f3bf 8f6f 	isb	sy
 8009b16:	e00a      	b.n	8009b2e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8009b18:	2300      	movs	r3, #0
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	2100      	movs	r1, #0
 8009b1e:	6878      	ldr	r0, [r7, #4]
 8009b20:	f000 fb06 	bl	800a130 <xQueueGenericSend>
 8009b24:	4603      	mov	r3, r0
 8009b26:	2b01      	cmp	r3, #1
 8009b28:	d001      	beq.n	8009b2e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8009b2a:	23ff      	movs	r3, #255	@ 0xff
 8009b2c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8009b2e:	68fb      	ldr	r3, [r7, #12]
}
 8009b30:	4618      	mov	r0, r3
 8009b32:	3710      	adds	r7, #16
 8009b34:	46bd      	mov	sp, r7
 8009b36:	bd80      	pop	{r7, pc}
 8009b38:	e000ed04 	.word	0xe000ed04

08009b3c <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 8009b3c:	b580      	push	{r7, lr}
 8009b3e:	b082      	sub	sp, #8
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8009b44:	f7ff feaf 	bl	80098a6 <inHandlerMode>
 8009b48:	4603      	mov	r3, r0
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d001      	beq.n	8009b52 <osSemaphoreDelete+0x16>
    return osErrorISR;
 8009b4e:	2382      	movs	r3, #130	@ 0x82
 8009b50:	e003      	b.n	8009b5a <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 8009b52:	6878      	ldr	r0, [r7, #4]
 8009b54:	f000 ffba 	bl	800aacc <vQueueDelete>

  return osOK; 
 8009b58:	2300      	movs	r3, #0
}
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	3708      	adds	r7, #8
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	bd80      	pop	{r7, pc}

08009b62 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8009b62:	b590      	push	{r4, r7, lr}
 8009b64:	b085      	sub	sp, #20
 8009b66:	af02      	add	r7, sp, #8
 8009b68:	6078      	str	r0, [r7, #4]
 8009b6a:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	689b      	ldr	r3, [r3, #8]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d011      	beq.n	8009b98 <osMessageCreate+0x36>
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	68db      	ldr	r3, [r3, #12]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d00d      	beq.n	8009b98 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	6818      	ldr	r0, [r3, #0]
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	6859      	ldr	r1, [r3, #4]
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	689a      	ldr	r2, [r3, #8]
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	68db      	ldr	r3, [r3, #12]
 8009b8c:	2400      	movs	r4, #0
 8009b8e:	9400      	str	r4, [sp, #0]
 8009b90:	f000 f9e4 	bl	8009f5c <xQueueGenericCreateStatic>
 8009b94:	4603      	mov	r3, r0
 8009b96:	e008      	b.n	8009baa <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	6818      	ldr	r0, [r3, #0]
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	685b      	ldr	r3, [r3, #4]
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	4619      	mov	r1, r3
 8009ba4:	f000 fa61 	bl	800a06a <xQueueGenericCreate>
 8009ba8:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8009baa:	4618      	mov	r0, r3
 8009bac:	370c      	adds	r7, #12
 8009bae:	46bd      	mov	sp, r7
 8009bb0:	bd90      	pop	{r4, r7, pc}
	...

08009bb4 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8009bb4:	b580      	push	{r7, lr}
 8009bb6:	b086      	sub	sp, #24
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	60f8      	str	r0, [r7, #12]
 8009bbc:	60b9      	str	r1, [r7, #8]
 8009bbe:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8009bc8:	697b      	ldr	r3, [r7, #20]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d101      	bne.n	8009bd2 <osMessagePut+0x1e>
    ticks = 1;
 8009bce:	2301      	movs	r3, #1
 8009bd0:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8009bd2:	f7ff fe68 	bl	80098a6 <inHandlerMode>
 8009bd6:	4603      	mov	r3, r0
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d018      	beq.n	8009c0e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8009bdc:	f107 0210 	add.w	r2, r7, #16
 8009be0:	f107 0108 	add.w	r1, r7, #8
 8009be4:	2300      	movs	r3, #0
 8009be6:	68f8      	ldr	r0, [r7, #12]
 8009be8:	f000 fbac 	bl	800a344 <xQueueGenericSendFromISR>
 8009bec:	4603      	mov	r3, r0
 8009bee:	2b01      	cmp	r3, #1
 8009bf0:	d001      	beq.n	8009bf6 <osMessagePut+0x42>
      return osErrorOS;
 8009bf2:	23ff      	movs	r3, #255	@ 0xff
 8009bf4:	e018      	b.n	8009c28 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009bf6:	693b      	ldr	r3, [r7, #16]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d014      	beq.n	8009c26 <osMessagePut+0x72>
 8009bfc:	4b0c      	ldr	r3, [pc, #48]	@ (8009c30 <osMessagePut+0x7c>)
 8009bfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c02:	601a      	str	r2, [r3, #0]
 8009c04:	f3bf 8f4f 	dsb	sy
 8009c08:	f3bf 8f6f 	isb	sy
 8009c0c:	e00b      	b.n	8009c26 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8009c0e:	f107 0108 	add.w	r1, r7, #8
 8009c12:	2300      	movs	r3, #0
 8009c14:	697a      	ldr	r2, [r7, #20]
 8009c16:	68f8      	ldr	r0, [r7, #12]
 8009c18:	f000 fa8a 	bl	800a130 <xQueueGenericSend>
 8009c1c:	4603      	mov	r3, r0
 8009c1e:	2b01      	cmp	r3, #1
 8009c20:	d001      	beq.n	8009c26 <osMessagePut+0x72>
      return osErrorOS;
 8009c22:	23ff      	movs	r3, #255	@ 0xff
 8009c24:	e000      	b.n	8009c28 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8009c26:	2300      	movs	r3, #0
}
 8009c28:	4618      	mov	r0, r3
 8009c2a:	3718      	adds	r7, #24
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	bd80      	pop	{r7, pc}
 8009c30:	e000ed04 	.word	0xe000ed04

08009c34 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8009c34:	b590      	push	{r4, r7, lr}
 8009c36:	b08b      	sub	sp, #44	@ 0x2c
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	60f8      	str	r0, [r7, #12]
 8009c3c:	60b9      	str	r1, [r7, #8]
 8009c3e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8009c40:	68bb      	ldr	r3, [r7, #8]
 8009c42:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8009c44:	2300      	movs	r3, #0
 8009c46:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8009c48:	68bb      	ldr	r3, [r7, #8]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d10a      	bne.n	8009c64 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8009c4e:	2380      	movs	r3, #128	@ 0x80
 8009c50:	617b      	str	r3, [r7, #20]
    return event;
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	461c      	mov	r4, r3
 8009c56:	f107 0314 	add.w	r3, r7, #20
 8009c5a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009c5e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009c62:	e054      	b.n	8009d0e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8009c64:	2300      	movs	r3, #0
 8009c66:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8009c68:	2300      	movs	r3, #0
 8009c6a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c72:	d103      	bne.n	8009c7c <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8009c74:	f04f 33ff 	mov.w	r3, #4294967295
 8009c78:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c7a:	e009      	b.n	8009c90 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d006      	beq.n	8009c90 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8009c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d101      	bne.n	8009c90 <osMessageGet+0x5c>
      ticks = 1;
 8009c8c:	2301      	movs	r3, #1
 8009c8e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8009c90:	f7ff fe09 	bl	80098a6 <inHandlerMode>
 8009c94:	4603      	mov	r3, r0
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d01c      	beq.n	8009cd4 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8009c9a:	f107 0220 	add.w	r2, r7, #32
 8009c9e:	f107 0314 	add.w	r3, r7, #20
 8009ca2:	3304      	adds	r3, #4
 8009ca4:	4619      	mov	r1, r3
 8009ca6:	68b8      	ldr	r0, [r7, #8]
 8009ca8:	f000 fe88 	bl	800a9bc <xQueueReceiveFromISR>
 8009cac:	4603      	mov	r3, r0
 8009cae:	2b01      	cmp	r3, #1
 8009cb0:	d102      	bne.n	8009cb8 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8009cb2:	2310      	movs	r3, #16
 8009cb4:	617b      	str	r3, [r7, #20]
 8009cb6:	e001      	b.n	8009cbc <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8009cb8:	2300      	movs	r3, #0
 8009cba:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009cbc:	6a3b      	ldr	r3, [r7, #32]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d01d      	beq.n	8009cfe <osMessageGet+0xca>
 8009cc2:	4b15      	ldr	r3, [pc, #84]	@ (8009d18 <osMessageGet+0xe4>)
 8009cc4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009cc8:	601a      	str	r2, [r3, #0]
 8009cca:	f3bf 8f4f 	dsb	sy
 8009cce:	f3bf 8f6f 	isb	sy
 8009cd2:	e014      	b.n	8009cfe <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8009cd4:	f107 0314 	add.w	r3, r7, #20
 8009cd8:	3304      	adds	r3, #4
 8009cda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009cdc:	4619      	mov	r1, r3
 8009cde:	68b8      	ldr	r0, [r7, #8]
 8009ce0:	f000 fc6c 	bl	800a5bc <xQueueReceive>
 8009ce4:	4603      	mov	r3, r0
 8009ce6:	2b01      	cmp	r3, #1
 8009ce8:	d102      	bne.n	8009cf0 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8009cea:	2310      	movs	r3, #16
 8009cec:	617b      	str	r3, [r7, #20]
 8009cee:	e006      	b.n	8009cfe <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8009cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d101      	bne.n	8009cfa <osMessageGet+0xc6>
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	e000      	b.n	8009cfc <osMessageGet+0xc8>
 8009cfa:	2340      	movs	r3, #64	@ 0x40
 8009cfc:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	461c      	mov	r4, r3
 8009d02:	f107 0314 	add.w	r3, r7, #20
 8009d06:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009d0a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8009d0e:	68f8      	ldr	r0, [r7, #12]
 8009d10:	372c      	adds	r7, #44	@ 0x2c
 8009d12:	46bd      	mov	sp, r7
 8009d14:	bd90      	pop	{r4, r7, pc}
 8009d16:	bf00      	nop
 8009d18:	e000ed04 	.word	0xe000ed04

08009d1c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009d1c:	b480      	push	{r7}
 8009d1e:	b083      	sub	sp, #12
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	f103 0208 	add.w	r2, r3, #8
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	f04f 32ff 	mov.w	r2, #4294967295
 8009d34:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	f103 0208 	add.w	r2, r3, #8
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	f103 0208 	add.w	r2, r3, #8
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009d50:	bf00      	nop
 8009d52:	370c      	adds	r7, #12
 8009d54:	46bd      	mov	sp, r7
 8009d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5a:	4770      	bx	lr

08009d5c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009d5c:	b480      	push	{r7}
 8009d5e:	b083      	sub	sp, #12
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2200      	movs	r2, #0
 8009d68:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009d6a:	bf00      	nop
 8009d6c:	370c      	adds	r7, #12
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d74:	4770      	bx	lr

08009d76 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009d76:	b480      	push	{r7}
 8009d78:	b085      	sub	sp, #20
 8009d7a:	af00      	add	r7, sp, #0
 8009d7c:	6078      	str	r0, [r7, #4]
 8009d7e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	685b      	ldr	r3, [r3, #4]
 8009d84:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009d86:	683b      	ldr	r3, [r7, #0]
 8009d88:	68fa      	ldr	r2, [r7, #12]
 8009d8a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	689a      	ldr	r2, [r3, #8]
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	689b      	ldr	r3, [r3, #8]
 8009d98:	683a      	ldr	r2, [r7, #0]
 8009d9a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	683a      	ldr	r2, [r7, #0]
 8009da0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009da2:	683b      	ldr	r3, [r7, #0]
 8009da4:	687a      	ldr	r2, [r7, #4]
 8009da6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	1c5a      	adds	r2, r3, #1
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	601a      	str	r2, [r3, #0]
}
 8009db2:	bf00      	nop
 8009db4:	3714      	adds	r7, #20
 8009db6:	46bd      	mov	sp, r7
 8009db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbc:	4770      	bx	lr

08009dbe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009dbe:	b480      	push	{r7}
 8009dc0:	b085      	sub	sp, #20
 8009dc2:	af00      	add	r7, sp, #0
 8009dc4:	6078      	str	r0, [r7, #4]
 8009dc6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009dc8:	683b      	ldr	r3, [r7, #0]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009dce:	68bb      	ldr	r3, [r7, #8]
 8009dd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dd4:	d103      	bne.n	8009dde <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	691b      	ldr	r3, [r3, #16]
 8009dda:	60fb      	str	r3, [r7, #12]
 8009ddc:	e00c      	b.n	8009df8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	3308      	adds	r3, #8
 8009de2:	60fb      	str	r3, [r7, #12]
 8009de4:	e002      	b.n	8009dec <vListInsert+0x2e>
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	685b      	ldr	r3, [r3, #4]
 8009dea:	60fb      	str	r3, [r7, #12]
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	685b      	ldr	r3, [r3, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	68ba      	ldr	r2, [r7, #8]
 8009df4:	429a      	cmp	r2, r3
 8009df6:	d2f6      	bcs.n	8009de6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	685a      	ldr	r2, [r3, #4]
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	685b      	ldr	r3, [r3, #4]
 8009e04:	683a      	ldr	r2, [r7, #0]
 8009e06:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	68fa      	ldr	r2, [r7, #12]
 8009e0c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	683a      	ldr	r2, [r7, #0]
 8009e12:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009e14:	683b      	ldr	r3, [r7, #0]
 8009e16:	687a      	ldr	r2, [r7, #4]
 8009e18:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	1c5a      	adds	r2, r3, #1
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	601a      	str	r2, [r3, #0]
}
 8009e24:	bf00      	nop
 8009e26:	3714      	adds	r7, #20
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2e:	4770      	bx	lr

08009e30 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009e30:	b480      	push	{r7}
 8009e32:	b085      	sub	sp, #20
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	691b      	ldr	r3, [r3, #16]
 8009e3c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	685b      	ldr	r3, [r3, #4]
 8009e42:	687a      	ldr	r2, [r7, #4]
 8009e44:	6892      	ldr	r2, [r2, #8]
 8009e46:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	689b      	ldr	r3, [r3, #8]
 8009e4c:	687a      	ldr	r2, [r7, #4]
 8009e4e:	6852      	ldr	r2, [r2, #4]
 8009e50:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	685b      	ldr	r3, [r3, #4]
 8009e56:	687a      	ldr	r2, [r7, #4]
 8009e58:	429a      	cmp	r2, r3
 8009e5a:	d103      	bne.n	8009e64 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	689a      	ldr	r2, [r3, #8]
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2200      	movs	r2, #0
 8009e68:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	1e5a      	subs	r2, r3, #1
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	681b      	ldr	r3, [r3, #0]
}
 8009e78:	4618      	mov	r0, r3
 8009e7a:	3714      	adds	r7, #20
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e82:	4770      	bx	lr

08009e84 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b084      	sub	sp, #16
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
 8009e8c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d10d      	bne.n	8009eb4 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009e98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e9c:	b672      	cpsid	i
 8009e9e:	f383 8811 	msr	BASEPRI, r3
 8009ea2:	f3bf 8f6f 	isb	sy
 8009ea6:	f3bf 8f4f 	dsb	sy
 8009eaa:	b662      	cpsie	i
 8009eac:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009eae:	bf00      	nop
 8009eb0:	bf00      	nop
 8009eb2:	e7fd      	b.n	8009eb0 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8009eb4:	f002 f91a 	bl	800c0ec <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	681a      	ldr	r2, [r3, #0]
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ec0:	68f9      	ldr	r1, [r7, #12]
 8009ec2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009ec4:	fb01 f303 	mul.w	r3, r1, r3
 8009ec8:	441a      	add	r2, r3
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	681a      	ldr	r2, [r3, #0]
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	681a      	ldr	r2, [r3, #0]
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ee4:	3b01      	subs	r3, #1
 8009ee6:	68f9      	ldr	r1, [r7, #12]
 8009ee8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009eea:	fb01 f303 	mul.w	r3, r1, r3
 8009eee:	441a      	add	r2, r3
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	22ff      	movs	r2, #255	@ 0xff
 8009ef8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	22ff      	movs	r2, #255	@ 0xff
 8009f00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009f04:	683b      	ldr	r3, [r7, #0]
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d114      	bne.n	8009f34 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	691b      	ldr	r3, [r3, #16]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d01a      	beq.n	8009f48 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	3310      	adds	r3, #16
 8009f16:	4618      	mov	r0, r3
 8009f18:	f001 fbc8 	bl	800b6ac <xTaskRemoveFromEventList>
 8009f1c:	4603      	mov	r3, r0
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d012      	beq.n	8009f48 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009f22:	4b0d      	ldr	r3, [pc, #52]	@ (8009f58 <xQueueGenericReset+0xd4>)
 8009f24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f28:	601a      	str	r2, [r3, #0]
 8009f2a:	f3bf 8f4f 	dsb	sy
 8009f2e:	f3bf 8f6f 	isb	sy
 8009f32:	e009      	b.n	8009f48 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	3310      	adds	r3, #16
 8009f38:	4618      	mov	r0, r3
 8009f3a:	f7ff feef 	bl	8009d1c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	3324      	adds	r3, #36	@ 0x24
 8009f42:	4618      	mov	r0, r3
 8009f44:	f7ff feea 	bl	8009d1c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009f48:	f002 f906 	bl	800c158 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009f4c:	2301      	movs	r3, #1
}
 8009f4e:	4618      	mov	r0, r3
 8009f50:	3710      	adds	r7, #16
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd80      	pop	{r7, pc}
 8009f56:	bf00      	nop
 8009f58:	e000ed04 	.word	0xe000ed04

08009f5c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b08e      	sub	sp, #56	@ 0x38
 8009f60:	af02      	add	r7, sp, #8
 8009f62:	60f8      	str	r0, [r7, #12]
 8009f64:	60b9      	str	r1, [r7, #8]
 8009f66:	607a      	str	r2, [r7, #4]
 8009f68:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d10d      	bne.n	8009f8c <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8009f70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f74:	b672      	cpsid	i
 8009f76:	f383 8811 	msr	BASEPRI, r3
 8009f7a:	f3bf 8f6f 	isb	sy
 8009f7e:	f3bf 8f4f 	dsb	sy
 8009f82:	b662      	cpsie	i
 8009f84:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009f86:	bf00      	nop
 8009f88:	bf00      	nop
 8009f8a:	e7fd      	b.n	8009f88 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009f8c:	683b      	ldr	r3, [r7, #0]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d10d      	bne.n	8009fae <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8009f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f96:	b672      	cpsid	i
 8009f98:	f383 8811 	msr	BASEPRI, r3
 8009f9c:	f3bf 8f6f 	isb	sy
 8009fa0:	f3bf 8f4f 	dsb	sy
 8009fa4:	b662      	cpsie	i
 8009fa6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009fa8:	bf00      	nop
 8009faa:	bf00      	nop
 8009fac:	e7fd      	b.n	8009faa <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d002      	beq.n	8009fba <xQueueGenericCreateStatic+0x5e>
 8009fb4:	68bb      	ldr	r3, [r7, #8]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d001      	beq.n	8009fbe <xQueueGenericCreateStatic+0x62>
 8009fba:	2301      	movs	r3, #1
 8009fbc:	e000      	b.n	8009fc0 <xQueueGenericCreateStatic+0x64>
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d10d      	bne.n	8009fe0 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8009fc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fc8:	b672      	cpsid	i
 8009fca:	f383 8811 	msr	BASEPRI, r3
 8009fce:	f3bf 8f6f 	isb	sy
 8009fd2:	f3bf 8f4f 	dsb	sy
 8009fd6:	b662      	cpsie	i
 8009fd8:	623b      	str	r3, [r7, #32]
}
 8009fda:	bf00      	nop
 8009fdc:	bf00      	nop
 8009fde:	e7fd      	b.n	8009fdc <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d102      	bne.n	8009fec <xQueueGenericCreateStatic+0x90>
 8009fe6:	68bb      	ldr	r3, [r7, #8]
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d101      	bne.n	8009ff0 <xQueueGenericCreateStatic+0x94>
 8009fec:	2301      	movs	r3, #1
 8009fee:	e000      	b.n	8009ff2 <xQueueGenericCreateStatic+0x96>
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d10d      	bne.n	800a012 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8009ff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ffa:	b672      	cpsid	i
 8009ffc:	f383 8811 	msr	BASEPRI, r3
 800a000:	f3bf 8f6f 	isb	sy
 800a004:	f3bf 8f4f 	dsb	sy
 800a008:	b662      	cpsie	i
 800a00a:	61fb      	str	r3, [r7, #28]
}
 800a00c:	bf00      	nop
 800a00e:	bf00      	nop
 800a010:	e7fd      	b.n	800a00e <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a012:	2348      	movs	r3, #72	@ 0x48
 800a014:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a016:	697b      	ldr	r3, [r7, #20]
 800a018:	2b48      	cmp	r3, #72	@ 0x48
 800a01a:	d00d      	beq.n	800a038 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 800a01c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a020:	b672      	cpsid	i
 800a022:	f383 8811 	msr	BASEPRI, r3
 800a026:	f3bf 8f6f 	isb	sy
 800a02a:	f3bf 8f4f 	dsb	sy
 800a02e:	b662      	cpsie	i
 800a030:	61bb      	str	r3, [r7, #24]
}
 800a032:	bf00      	nop
 800a034:	bf00      	nop
 800a036:	e7fd      	b.n	800a034 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a038:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a03a:	683b      	ldr	r3, [r7, #0]
 800a03c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800a03e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a040:	2b00      	cmp	r3, #0
 800a042:	d00d      	beq.n	800a060 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a046:	2201      	movs	r2, #1
 800a048:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a04c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800a050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a052:	9300      	str	r3, [sp, #0]
 800a054:	4613      	mov	r3, r2
 800a056:	687a      	ldr	r2, [r7, #4]
 800a058:	68b9      	ldr	r1, [r7, #8]
 800a05a:	68f8      	ldr	r0, [r7, #12]
 800a05c:	f000 f848 	bl	800a0f0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800a062:	4618      	mov	r0, r3
 800a064:	3730      	adds	r7, #48	@ 0x30
 800a066:	46bd      	mov	sp, r7
 800a068:	bd80      	pop	{r7, pc}

0800a06a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a06a:	b580      	push	{r7, lr}
 800a06c:	b08a      	sub	sp, #40	@ 0x28
 800a06e:	af02      	add	r7, sp, #8
 800a070:	60f8      	str	r0, [r7, #12]
 800a072:	60b9      	str	r1, [r7, #8]
 800a074:	4613      	mov	r3, r2
 800a076:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d10d      	bne.n	800a09a <xQueueGenericCreate+0x30>
	__asm volatile
 800a07e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a082:	b672      	cpsid	i
 800a084:	f383 8811 	msr	BASEPRI, r3
 800a088:	f3bf 8f6f 	isb	sy
 800a08c:	f3bf 8f4f 	dsb	sy
 800a090:	b662      	cpsie	i
 800a092:	613b      	str	r3, [r7, #16]
}
 800a094:	bf00      	nop
 800a096:	bf00      	nop
 800a098:	e7fd      	b.n	800a096 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800a09a:	68bb      	ldr	r3, [r7, #8]
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d102      	bne.n	800a0a6 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	61fb      	str	r3, [r7, #28]
 800a0a4:	e004      	b.n	800a0b0 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	68ba      	ldr	r2, [r7, #8]
 800a0aa:	fb02 f303 	mul.w	r3, r2, r3
 800a0ae:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a0b0:	69fb      	ldr	r3, [r7, #28]
 800a0b2:	3348      	adds	r3, #72	@ 0x48
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	f002 f947 	bl	800c348 <pvPortMalloc>
 800a0ba:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a0bc:	69bb      	ldr	r3, [r7, #24]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d011      	beq.n	800a0e6 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a0c2:	69bb      	ldr	r3, [r7, #24]
 800a0c4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a0c6:	697b      	ldr	r3, [r7, #20]
 800a0c8:	3348      	adds	r3, #72	@ 0x48
 800a0ca:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a0cc:	69bb      	ldr	r3, [r7, #24]
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a0d4:	79fa      	ldrb	r2, [r7, #7]
 800a0d6:	69bb      	ldr	r3, [r7, #24]
 800a0d8:	9300      	str	r3, [sp, #0]
 800a0da:	4613      	mov	r3, r2
 800a0dc:	697a      	ldr	r2, [r7, #20]
 800a0de:	68b9      	ldr	r1, [r7, #8]
 800a0e0:	68f8      	ldr	r0, [r7, #12]
 800a0e2:	f000 f805 	bl	800a0f0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a0e6:	69bb      	ldr	r3, [r7, #24]
	}
 800a0e8:	4618      	mov	r0, r3
 800a0ea:	3720      	adds	r7, #32
 800a0ec:	46bd      	mov	sp, r7
 800a0ee:	bd80      	pop	{r7, pc}

0800a0f0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	b084      	sub	sp, #16
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	60f8      	str	r0, [r7, #12]
 800a0f8:	60b9      	str	r1, [r7, #8]
 800a0fa:	607a      	str	r2, [r7, #4]
 800a0fc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a0fe:	68bb      	ldr	r3, [r7, #8]
 800a100:	2b00      	cmp	r3, #0
 800a102:	d103      	bne.n	800a10c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a104:	69bb      	ldr	r3, [r7, #24]
 800a106:	69ba      	ldr	r2, [r7, #24]
 800a108:	601a      	str	r2, [r3, #0]
 800a10a:	e002      	b.n	800a112 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a10c:	69bb      	ldr	r3, [r7, #24]
 800a10e:	687a      	ldr	r2, [r7, #4]
 800a110:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a112:	69bb      	ldr	r3, [r7, #24]
 800a114:	68fa      	ldr	r2, [r7, #12]
 800a116:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a118:	69bb      	ldr	r3, [r7, #24]
 800a11a:	68ba      	ldr	r2, [r7, #8]
 800a11c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a11e:	2101      	movs	r1, #1
 800a120:	69b8      	ldr	r0, [r7, #24]
 800a122:	f7ff feaf 	bl	8009e84 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a126:	bf00      	nop
 800a128:	3710      	adds	r7, #16
 800a12a:	46bd      	mov	sp, r7
 800a12c:	bd80      	pop	{r7, pc}
	...

0800a130 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a130:	b580      	push	{r7, lr}
 800a132:	b08e      	sub	sp, #56	@ 0x38
 800a134:	af00      	add	r7, sp, #0
 800a136:	60f8      	str	r0, [r7, #12]
 800a138:	60b9      	str	r1, [r7, #8]
 800a13a:	607a      	str	r2, [r7, #4]
 800a13c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a13e:	2300      	movs	r3, #0
 800a140:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d10d      	bne.n	800a168 <xQueueGenericSend+0x38>
	__asm volatile
 800a14c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a150:	b672      	cpsid	i
 800a152:	f383 8811 	msr	BASEPRI, r3
 800a156:	f3bf 8f6f 	isb	sy
 800a15a:	f3bf 8f4f 	dsb	sy
 800a15e:	b662      	cpsie	i
 800a160:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a162:	bf00      	nop
 800a164:	bf00      	nop
 800a166:	e7fd      	b.n	800a164 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a168:	68bb      	ldr	r3, [r7, #8]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d103      	bne.n	800a176 <xQueueGenericSend+0x46>
 800a16e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a172:	2b00      	cmp	r3, #0
 800a174:	d101      	bne.n	800a17a <xQueueGenericSend+0x4a>
 800a176:	2301      	movs	r3, #1
 800a178:	e000      	b.n	800a17c <xQueueGenericSend+0x4c>
 800a17a:	2300      	movs	r3, #0
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d10d      	bne.n	800a19c <xQueueGenericSend+0x6c>
	__asm volatile
 800a180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a184:	b672      	cpsid	i
 800a186:	f383 8811 	msr	BASEPRI, r3
 800a18a:	f3bf 8f6f 	isb	sy
 800a18e:	f3bf 8f4f 	dsb	sy
 800a192:	b662      	cpsie	i
 800a194:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a196:	bf00      	nop
 800a198:	bf00      	nop
 800a19a:	e7fd      	b.n	800a198 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a19c:	683b      	ldr	r3, [r7, #0]
 800a19e:	2b02      	cmp	r3, #2
 800a1a0:	d103      	bne.n	800a1aa <xQueueGenericSend+0x7a>
 800a1a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1a6:	2b01      	cmp	r3, #1
 800a1a8:	d101      	bne.n	800a1ae <xQueueGenericSend+0x7e>
 800a1aa:	2301      	movs	r3, #1
 800a1ac:	e000      	b.n	800a1b0 <xQueueGenericSend+0x80>
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d10d      	bne.n	800a1d0 <xQueueGenericSend+0xa0>
	__asm volatile
 800a1b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1b8:	b672      	cpsid	i
 800a1ba:	f383 8811 	msr	BASEPRI, r3
 800a1be:	f3bf 8f6f 	isb	sy
 800a1c2:	f3bf 8f4f 	dsb	sy
 800a1c6:	b662      	cpsie	i
 800a1c8:	623b      	str	r3, [r7, #32]
}
 800a1ca:	bf00      	nop
 800a1cc:	bf00      	nop
 800a1ce:	e7fd      	b.n	800a1cc <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a1d0:	f001 fc3a 	bl	800ba48 <xTaskGetSchedulerState>
 800a1d4:	4603      	mov	r3, r0
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d102      	bne.n	800a1e0 <xQueueGenericSend+0xb0>
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d101      	bne.n	800a1e4 <xQueueGenericSend+0xb4>
 800a1e0:	2301      	movs	r3, #1
 800a1e2:	e000      	b.n	800a1e6 <xQueueGenericSend+0xb6>
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d10d      	bne.n	800a206 <xQueueGenericSend+0xd6>
	__asm volatile
 800a1ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1ee:	b672      	cpsid	i
 800a1f0:	f383 8811 	msr	BASEPRI, r3
 800a1f4:	f3bf 8f6f 	isb	sy
 800a1f8:	f3bf 8f4f 	dsb	sy
 800a1fc:	b662      	cpsie	i
 800a1fe:	61fb      	str	r3, [r7, #28]
}
 800a200:	bf00      	nop
 800a202:	bf00      	nop
 800a204:	e7fd      	b.n	800a202 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a206:	f001 ff71 	bl	800c0ec <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a20a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a20c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a20e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a210:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a212:	429a      	cmp	r2, r3
 800a214:	d302      	bcc.n	800a21c <xQueueGenericSend+0xec>
 800a216:	683b      	ldr	r3, [r7, #0]
 800a218:	2b02      	cmp	r3, #2
 800a21a:	d129      	bne.n	800a270 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a21c:	683a      	ldr	r2, [r7, #0]
 800a21e:	68b9      	ldr	r1, [r7, #8]
 800a220:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a222:	f000 fc91 	bl	800ab48 <prvCopyDataToQueue>
 800a226:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a22a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d010      	beq.n	800a252 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a232:	3324      	adds	r3, #36	@ 0x24
 800a234:	4618      	mov	r0, r3
 800a236:	f001 fa39 	bl	800b6ac <xTaskRemoveFromEventList>
 800a23a:	4603      	mov	r3, r0
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d013      	beq.n	800a268 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a240:	4b3f      	ldr	r3, [pc, #252]	@ (800a340 <xQueueGenericSend+0x210>)
 800a242:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a246:	601a      	str	r2, [r3, #0]
 800a248:	f3bf 8f4f 	dsb	sy
 800a24c:	f3bf 8f6f 	isb	sy
 800a250:	e00a      	b.n	800a268 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a254:	2b00      	cmp	r3, #0
 800a256:	d007      	beq.n	800a268 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a258:	4b39      	ldr	r3, [pc, #228]	@ (800a340 <xQueueGenericSend+0x210>)
 800a25a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a25e:	601a      	str	r2, [r3, #0]
 800a260:	f3bf 8f4f 	dsb	sy
 800a264:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a268:	f001 ff76 	bl	800c158 <vPortExitCritical>
				return pdPASS;
 800a26c:	2301      	movs	r3, #1
 800a26e:	e063      	b.n	800a338 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2b00      	cmp	r3, #0
 800a274:	d103      	bne.n	800a27e <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a276:	f001 ff6f 	bl	800c158 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a27a:	2300      	movs	r3, #0
 800a27c:	e05c      	b.n	800a338 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a27e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a280:	2b00      	cmp	r3, #0
 800a282:	d106      	bne.n	800a292 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a284:	f107 0314 	add.w	r3, r7, #20
 800a288:	4618      	mov	r0, r3
 800a28a:	f001 fa75 	bl	800b778 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a28e:	2301      	movs	r3, #1
 800a290:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a292:	f001 ff61 	bl	800c158 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a296:	f000 ffef 	bl	800b278 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a29a:	f001 ff27 	bl	800c0ec <vPortEnterCritical>
 800a29e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a2a4:	b25b      	sxtb	r3, r3
 800a2a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2aa:	d103      	bne.n	800a2b4 <xQueueGenericSend+0x184>
 800a2ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a2b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a2ba:	b25b      	sxtb	r3, r3
 800a2bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2c0:	d103      	bne.n	800a2ca <xQueueGenericSend+0x19a>
 800a2c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a2ca:	f001 ff45 	bl	800c158 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a2ce:	1d3a      	adds	r2, r7, #4
 800a2d0:	f107 0314 	add.w	r3, r7, #20
 800a2d4:	4611      	mov	r1, r2
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	f001 fa64 	bl	800b7a4 <xTaskCheckForTimeOut>
 800a2dc:	4603      	mov	r3, r0
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d124      	bne.n	800a32c <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a2e2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a2e4:	f000 fd28 	bl	800ad38 <prvIsQueueFull>
 800a2e8:	4603      	mov	r3, r0
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d018      	beq.n	800a320 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a2ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2f0:	3310      	adds	r3, #16
 800a2f2:	687a      	ldr	r2, [r7, #4]
 800a2f4:	4611      	mov	r1, r2
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	f001 f9b0 	bl	800b65c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a2fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a2fe:	f000 fcb3 	bl	800ac68 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a302:	f000 ffc7 	bl	800b294 <xTaskResumeAll>
 800a306:	4603      	mov	r3, r0
 800a308:	2b00      	cmp	r3, #0
 800a30a:	f47f af7c 	bne.w	800a206 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 800a30e:	4b0c      	ldr	r3, [pc, #48]	@ (800a340 <xQueueGenericSend+0x210>)
 800a310:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a314:	601a      	str	r2, [r3, #0]
 800a316:	f3bf 8f4f 	dsb	sy
 800a31a:	f3bf 8f6f 	isb	sy
 800a31e:	e772      	b.n	800a206 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a320:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a322:	f000 fca1 	bl	800ac68 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a326:	f000 ffb5 	bl	800b294 <xTaskResumeAll>
 800a32a:	e76c      	b.n	800a206 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a32c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a32e:	f000 fc9b 	bl	800ac68 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a332:	f000 ffaf 	bl	800b294 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a336:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a338:	4618      	mov	r0, r3
 800a33a:	3738      	adds	r7, #56	@ 0x38
 800a33c:	46bd      	mov	sp, r7
 800a33e:	bd80      	pop	{r7, pc}
 800a340:	e000ed04 	.word	0xe000ed04

0800a344 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a344:	b580      	push	{r7, lr}
 800a346:	b08e      	sub	sp, #56	@ 0x38
 800a348:	af00      	add	r7, sp, #0
 800a34a:	60f8      	str	r0, [r7, #12]
 800a34c:	60b9      	str	r1, [r7, #8]
 800a34e:	607a      	str	r2, [r7, #4]
 800a350:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d10d      	bne.n	800a378 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 800a35c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a360:	b672      	cpsid	i
 800a362:	f383 8811 	msr	BASEPRI, r3
 800a366:	f3bf 8f6f 	isb	sy
 800a36a:	f3bf 8f4f 	dsb	sy
 800a36e:	b662      	cpsie	i
 800a370:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a372:	bf00      	nop
 800a374:	bf00      	nop
 800a376:	e7fd      	b.n	800a374 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a378:	68bb      	ldr	r3, [r7, #8]
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d103      	bne.n	800a386 <xQueueGenericSendFromISR+0x42>
 800a37e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a382:	2b00      	cmp	r3, #0
 800a384:	d101      	bne.n	800a38a <xQueueGenericSendFromISR+0x46>
 800a386:	2301      	movs	r3, #1
 800a388:	e000      	b.n	800a38c <xQueueGenericSendFromISR+0x48>
 800a38a:	2300      	movs	r3, #0
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d10d      	bne.n	800a3ac <xQueueGenericSendFromISR+0x68>
	__asm volatile
 800a390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a394:	b672      	cpsid	i
 800a396:	f383 8811 	msr	BASEPRI, r3
 800a39a:	f3bf 8f6f 	isb	sy
 800a39e:	f3bf 8f4f 	dsb	sy
 800a3a2:	b662      	cpsie	i
 800a3a4:	623b      	str	r3, [r7, #32]
}
 800a3a6:	bf00      	nop
 800a3a8:	bf00      	nop
 800a3aa:	e7fd      	b.n	800a3a8 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a3ac:	683b      	ldr	r3, [r7, #0]
 800a3ae:	2b02      	cmp	r3, #2
 800a3b0:	d103      	bne.n	800a3ba <xQueueGenericSendFromISR+0x76>
 800a3b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3b6:	2b01      	cmp	r3, #1
 800a3b8:	d101      	bne.n	800a3be <xQueueGenericSendFromISR+0x7a>
 800a3ba:	2301      	movs	r3, #1
 800a3bc:	e000      	b.n	800a3c0 <xQueueGenericSendFromISR+0x7c>
 800a3be:	2300      	movs	r3, #0
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d10d      	bne.n	800a3e0 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 800a3c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3c8:	b672      	cpsid	i
 800a3ca:	f383 8811 	msr	BASEPRI, r3
 800a3ce:	f3bf 8f6f 	isb	sy
 800a3d2:	f3bf 8f4f 	dsb	sy
 800a3d6:	b662      	cpsie	i
 800a3d8:	61fb      	str	r3, [r7, #28]
}
 800a3da:	bf00      	nop
 800a3dc:	bf00      	nop
 800a3de:	e7fd      	b.n	800a3dc <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a3e0:	f001 ff6c 	bl	800c2bc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a3e4:	f3ef 8211 	mrs	r2, BASEPRI
 800a3e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3ec:	b672      	cpsid	i
 800a3ee:	f383 8811 	msr	BASEPRI, r3
 800a3f2:	f3bf 8f6f 	isb	sy
 800a3f6:	f3bf 8f4f 	dsb	sy
 800a3fa:	b662      	cpsie	i
 800a3fc:	61ba      	str	r2, [r7, #24]
 800a3fe:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a400:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a402:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a406:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a40a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a40c:	429a      	cmp	r2, r3
 800a40e:	d302      	bcc.n	800a416 <xQueueGenericSendFromISR+0xd2>
 800a410:	683b      	ldr	r3, [r7, #0]
 800a412:	2b02      	cmp	r3, #2
 800a414:	d12c      	bne.n	800a470 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a418:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a41c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a420:	683a      	ldr	r2, [r7, #0]
 800a422:	68b9      	ldr	r1, [r7, #8]
 800a424:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a426:	f000 fb8f 	bl	800ab48 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a42a:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800a42e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a432:	d112      	bne.n	800a45a <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d016      	beq.n	800a46a <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a43c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a43e:	3324      	adds	r3, #36	@ 0x24
 800a440:	4618      	mov	r0, r3
 800a442:	f001 f933 	bl	800b6ac <xTaskRemoveFromEventList>
 800a446:	4603      	mov	r3, r0
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d00e      	beq.n	800a46a <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d00b      	beq.n	800a46a <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	2201      	movs	r2, #1
 800a456:	601a      	str	r2, [r3, #0]
 800a458:	e007      	b.n	800a46a <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a45a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a45e:	3301      	adds	r3, #1
 800a460:	b2db      	uxtb	r3, r3
 800a462:	b25a      	sxtb	r2, r3
 800a464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a466:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a46a:	2301      	movs	r3, #1
 800a46c:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800a46e:	e001      	b.n	800a474 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a470:	2300      	movs	r3, #0
 800a472:	637b      	str	r3, [r7, #52]	@ 0x34
 800a474:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a476:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a478:	693b      	ldr	r3, [r7, #16]
 800a47a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a47e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a480:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a482:	4618      	mov	r0, r3
 800a484:	3738      	adds	r7, #56	@ 0x38
 800a486:	46bd      	mov	sp, r7
 800a488:	bd80      	pop	{r7, pc}

0800a48a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a48a:	b580      	push	{r7, lr}
 800a48c:	b08e      	sub	sp, #56	@ 0x38
 800a48e:	af00      	add	r7, sp, #0
 800a490:	6078      	str	r0, [r7, #4]
 800a492:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800a498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d10d      	bne.n	800a4ba <xQueueGiveFromISR+0x30>
	__asm volatile
 800a49e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4a2:	b672      	cpsid	i
 800a4a4:	f383 8811 	msr	BASEPRI, r3
 800a4a8:	f3bf 8f6f 	isb	sy
 800a4ac:	f3bf 8f4f 	dsb	sy
 800a4b0:	b662      	cpsie	i
 800a4b2:	623b      	str	r3, [r7, #32]
}
 800a4b4:	bf00      	nop
 800a4b6:	bf00      	nop
 800a4b8:	e7fd      	b.n	800a4b6 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a4ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d00d      	beq.n	800a4de <xQueueGiveFromISR+0x54>
	__asm volatile
 800a4c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4c6:	b672      	cpsid	i
 800a4c8:	f383 8811 	msr	BASEPRI, r3
 800a4cc:	f3bf 8f6f 	isb	sy
 800a4d0:	f3bf 8f4f 	dsb	sy
 800a4d4:	b662      	cpsie	i
 800a4d6:	61fb      	str	r3, [r7, #28]
}
 800a4d8:	bf00      	nop
 800a4da:	bf00      	nop
 800a4dc:	e7fd      	b.n	800a4da <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800a4de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d103      	bne.n	800a4ee <xQueueGiveFromISR+0x64>
 800a4e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4e8:	689b      	ldr	r3, [r3, #8]
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d101      	bne.n	800a4f2 <xQueueGiveFromISR+0x68>
 800a4ee:	2301      	movs	r3, #1
 800a4f0:	e000      	b.n	800a4f4 <xQueueGiveFromISR+0x6a>
 800a4f2:	2300      	movs	r3, #0
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d10d      	bne.n	800a514 <xQueueGiveFromISR+0x8a>
	__asm volatile
 800a4f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4fc:	b672      	cpsid	i
 800a4fe:	f383 8811 	msr	BASEPRI, r3
 800a502:	f3bf 8f6f 	isb	sy
 800a506:	f3bf 8f4f 	dsb	sy
 800a50a:	b662      	cpsie	i
 800a50c:	61bb      	str	r3, [r7, #24]
}
 800a50e:	bf00      	nop
 800a510:	bf00      	nop
 800a512:	e7fd      	b.n	800a510 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a514:	f001 fed2 	bl	800c2bc <vPortValidateInterruptPriority>
	__asm volatile
 800a518:	f3ef 8211 	mrs	r2, BASEPRI
 800a51c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a520:	b672      	cpsid	i
 800a522:	f383 8811 	msr	BASEPRI, r3
 800a526:	f3bf 8f6f 	isb	sy
 800a52a:	f3bf 8f4f 	dsb	sy
 800a52e:	b662      	cpsie	i
 800a530:	617a      	str	r2, [r7, #20]
 800a532:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800a534:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a536:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a53a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a53c:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800a53e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a540:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a542:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a544:	429a      	cmp	r2, r3
 800a546:	d22b      	bcs.n	800a5a0 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a54a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a54e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a554:	1c5a      	adds	r2, r3, #1
 800a556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a558:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a55a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a55e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a562:	d112      	bne.n	800a58a <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a564:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d016      	beq.n	800a59a <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a56c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a56e:	3324      	adds	r3, #36	@ 0x24
 800a570:	4618      	mov	r0, r3
 800a572:	f001 f89b 	bl	800b6ac <xTaskRemoveFromEventList>
 800a576:	4603      	mov	r3, r0
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d00e      	beq.n	800a59a <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d00b      	beq.n	800a59a <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a582:	683b      	ldr	r3, [r7, #0]
 800a584:	2201      	movs	r2, #1
 800a586:	601a      	str	r2, [r3, #0]
 800a588:	e007      	b.n	800a59a <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a58a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a58e:	3301      	adds	r3, #1
 800a590:	b2db      	uxtb	r3, r3
 800a592:	b25a      	sxtb	r2, r3
 800a594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a596:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a59a:	2301      	movs	r3, #1
 800a59c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a59e:	e001      	b.n	800a5a4 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	637b      	str	r3, [r7, #52]	@ 0x34
 800a5a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5a6:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	f383 8811 	msr	BASEPRI, r3
}
 800a5ae:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a5b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	3738      	adds	r7, #56	@ 0x38
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	bd80      	pop	{r7, pc}
	...

0800a5bc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a5bc:	b580      	push	{r7, lr}
 800a5be:	b08c      	sub	sp, #48	@ 0x30
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	60f8      	str	r0, [r7, #12]
 800a5c4:	60b9      	str	r1, [r7, #8]
 800a5c6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a5d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d10d      	bne.n	800a5f2 <xQueueReceive+0x36>
	__asm volatile
 800a5d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5da:	b672      	cpsid	i
 800a5dc:	f383 8811 	msr	BASEPRI, r3
 800a5e0:	f3bf 8f6f 	isb	sy
 800a5e4:	f3bf 8f4f 	dsb	sy
 800a5e8:	b662      	cpsie	i
 800a5ea:	623b      	str	r3, [r7, #32]
}
 800a5ec:	bf00      	nop
 800a5ee:	bf00      	nop
 800a5f0:	e7fd      	b.n	800a5ee <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a5f2:	68bb      	ldr	r3, [r7, #8]
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d103      	bne.n	800a600 <xQueueReceive+0x44>
 800a5f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d101      	bne.n	800a604 <xQueueReceive+0x48>
 800a600:	2301      	movs	r3, #1
 800a602:	e000      	b.n	800a606 <xQueueReceive+0x4a>
 800a604:	2300      	movs	r3, #0
 800a606:	2b00      	cmp	r3, #0
 800a608:	d10d      	bne.n	800a626 <xQueueReceive+0x6a>
	__asm volatile
 800a60a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a60e:	b672      	cpsid	i
 800a610:	f383 8811 	msr	BASEPRI, r3
 800a614:	f3bf 8f6f 	isb	sy
 800a618:	f3bf 8f4f 	dsb	sy
 800a61c:	b662      	cpsie	i
 800a61e:	61fb      	str	r3, [r7, #28]
}
 800a620:	bf00      	nop
 800a622:	bf00      	nop
 800a624:	e7fd      	b.n	800a622 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a626:	f001 fa0f 	bl	800ba48 <xTaskGetSchedulerState>
 800a62a:	4603      	mov	r3, r0
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d102      	bne.n	800a636 <xQueueReceive+0x7a>
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	2b00      	cmp	r3, #0
 800a634:	d101      	bne.n	800a63a <xQueueReceive+0x7e>
 800a636:	2301      	movs	r3, #1
 800a638:	e000      	b.n	800a63c <xQueueReceive+0x80>
 800a63a:	2300      	movs	r3, #0
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d10d      	bne.n	800a65c <xQueueReceive+0xa0>
	__asm volatile
 800a640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a644:	b672      	cpsid	i
 800a646:	f383 8811 	msr	BASEPRI, r3
 800a64a:	f3bf 8f6f 	isb	sy
 800a64e:	f3bf 8f4f 	dsb	sy
 800a652:	b662      	cpsie	i
 800a654:	61bb      	str	r3, [r7, #24]
}
 800a656:	bf00      	nop
 800a658:	bf00      	nop
 800a65a:	e7fd      	b.n	800a658 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a65c:	f001 fd46 	bl	800c0ec <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a662:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a664:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d01f      	beq.n	800a6ac <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a66c:	68b9      	ldr	r1, [r7, #8]
 800a66e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a670:	f000 fad4 	bl	800ac1c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a676:	1e5a      	subs	r2, r3, #1
 800a678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a67a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a67c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a67e:	691b      	ldr	r3, [r3, #16]
 800a680:	2b00      	cmp	r3, #0
 800a682:	d00f      	beq.n	800a6a4 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a686:	3310      	adds	r3, #16
 800a688:	4618      	mov	r0, r3
 800a68a:	f001 f80f 	bl	800b6ac <xTaskRemoveFromEventList>
 800a68e:	4603      	mov	r3, r0
 800a690:	2b00      	cmp	r3, #0
 800a692:	d007      	beq.n	800a6a4 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a694:	4b3c      	ldr	r3, [pc, #240]	@ (800a788 <xQueueReceive+0x1cc>)
 800a696:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a69a:	601a      	str	r2, [r3, #0]
 800a69c:	f3bf 8f4f 	dsb	sy
 800a6a0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a6a4:	f001 fd58 	bl	800c158 <vPortExitCritical>
				return pdPASS;
 800a6a8:	2301      	movs	r3, #1
 800a6aa:	e069      	b.n	800a780 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d103      	bne.n	800a6ba <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a6b2:	f001 fd51 	bl	800c158 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	e062      	b.n	800a780 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a6ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d106      	bne.n	800a6ce <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a6c0:	f107 0310 	add.w	r3, r7, #16
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	f001 f857 	bl	800b778 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a6ca:	2301      	movs	r3, #1
 800a6cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a6ce:	f001 fd43 	bl	800c158 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a6d2:	f000 fdd1 	bl	800b278 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a6d6:	f001 fd09 	bl	800c0ec <vPortEnterCritical>
 800a6da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a6e0:	b25b      	sxtb	r3, r3
 800a6e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6e6:	d103      	bne.n	800a6f0 <xQueueReceive+0x134>
 800a6e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6ea:	2200      	movs	r2, #0
 800a6ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a6f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a6f6:	b25b      	sxtb	r3, r3
 800a6f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6fc:	d103      	bne.n	800a706 <xQueueReceive+0x14a>
 800a6fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a700:	2200      	movs	r2, #0
 800a702:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a706:	f001 fd27 	bl	800c158 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a70a:	1d3a      	adds	r2, r7, #4
 800a70c:	f107 0310 	add.w	r3, r7, #16
 800a710:	4611      	mov	r1, r2
 800a712:	4618      	mov	r0, r3
 800a714:	f001 f846 	bl	800b7a4 <xTaskCheckForTimeOut>
 800a718:	4603      	mov	r3, r0
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d123      	bne.n	800a766 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a71e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a720:	f000 faf4 	bl	800ad0c <prvIsQueueEmpty>
 800a724:	4603      	mov	r3, r0
 800a726:	2b00      	cmp	r3, #0
 800a728:	d017      	beq.n	800a75a <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a72a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a72c:	3324      	adds	r3, #36	@ 0x24
 800a72e:	687a      	ldr	r2, [r7, #4]
 800a730:	4611      	mov	r1, r2
 800a732:	4618      	mov	r0, r3
 800a734:	f000 ff92 	bl	800b65c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a738:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a73a:	f000 fa95 	bl	800ac68 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a73e:	f000 fda9 	bl	800b294 <xTaskResumeAll>
 800a742:	4603      	mov	r3, r0
 800a744:	2b00      	cmp	r3, #0
 800a746:	d189      	bne.n	800a65c <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 800a748:	4b0f      	ldr	r3, [pc, #60]	@ (800a788 <xQueueReceive+0x1cc>)
 800a74a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a74e:	601a      	str	r2, [r3, #0]
 800a750:	f3bf 8f4f 	dsb	sy
 800a754:	f3bf 8f6f 	isb	sy
 800a758:	e780      	b.n	800a65c <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a75a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a75c:	f000 fa84 	bl	800ac68 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a760:	f000 fd98 	bl	800b294 <xTaskResumeAll>
 800a764:	e77a      	b.n	800a65c <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a766:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a768:	f000 fa7e 	bl	800ac68 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a76c:	f000 fd92 	bl	800b294 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a770:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a772:	f000 facb 	bl	800ad0c <prvIsQueueEmpty>
 800a776:	4603      	mov	r3, r0
 800a778:	2b00      	cmp	r3, #0
 800a77a:	f43f af6f 	beq.w	800a65c <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a77e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a780:	4618      	mov	r0, r3
 800a782:	3730      	adds	r7, #48	@ 0x30
 800a784:	46bd      	mov	sp, r7
 800a786:	bd80      	pop	{r7, pc}
 800a788:	e000ed04 	.word	0xe000ed04

0800a78c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a78c:	b580      	push	{r7, lr}
 800a78e:	b08e      	sub	sp, #56	@ 0x38
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
 800a794:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a796:	2300      	movs	r3, #0
 800a798:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a79e:	2300      	movs	r3, #0
 800a7a0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a7a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d10d      	bne.n	800a7c4 <xQueueSemaphoreTake+0x38>
	__asm volatile
 800a7a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7ac:	b672      	cpsid	i
 800a7ae:	f383 8811 	msr	BASEPRI, r3
 800a7b2:	f3bf 8f6f 	isb	sy
 800a7b6:	f3bf 8f4f 	dsb	sy
 800a7ba:	b662      	cpsie	i
 800a7bc:	623b      	str	r3, [r7, #32]
}
 800a7be:	bf00      	nop
 800a7c0:	bf00      	nop
 800a7c2:	e7fd      	b.n	800a7c0 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a7c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d00d      	beq.n	800a7e8 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 800a7cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7d0:	b672      	cpsid	i
 800a7d2:	f383 8811 	msr	BASEPRI, r3
 800a7d6:	f3bf 8f6f 	isb	sy
 800a7da:	f3bf 8f4f 	dsb	sy
 800a7de:	b662      	cpsie	i
 800a7e0:	61fb      	str	r3, [r7, #28]
}
 800a7e2:	bf00      	nop
 800a7e4:	bf00      	nop
 800a7e6:	e7fd      	b.n	800a7e4 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a7e8:	f001 f92e 	bl	800ba48 <xTaskGetSchedulerState>
 800a7ec:	4603      	mov	r3, r0
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d102      	bne.n	800a7f8 <xQueueSemaphoreTake+0x6c>
 800a7f2:	683b      	ldr	r3, [r7, #0]
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d101      	bne.n	800a7fc <xQueueSemaphoreTake+0x70>
 800a7f8:	2301      	movs	r3, #1
 800a7fa:	e000      	b.n	800a7fe <xQueueSemaphoreTake+0x72>
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d10d      	bne.n	800a81e <xQueueSemaphoreTake+0x92>
	__asm volatile
 800a802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a806:	b672      	cpsid	i
 800a808:	f383 8811 	msr	BASEPRI, r3
 800a80c:	f3bf 8f6f 	isb	sy
 800a810:	f3bf 8f4f 	dsb	sy
 800a814:	b662      	cpsie	i
 800a816:	61bb      	str	r3, [r7, #24]
}
 800a818:	bf00      	nop
 800a81a:	bf00      	nop
 800a81c:	e7fd      	b.n	800a81a <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a81e:	f001 fc65 	bl	800c0ec <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a822:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a824:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a826:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d024      	beq.n	800a878 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a82e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a830:	1e5a      	subs	r2, r3, #1
 800a832:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a834:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d104      	bne.n	800a848 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a83e:	f001 facd 	bl	800bddc <pvTaskIncrementMutexHeldCount>
 800a842:	4602      	mov	r2, r0
 800a844:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a846:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a84a:	691b      	ldr	r3, [r3, #16]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d00f      	beq.n	800a870 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a852:	3310      	adds	r3, #16
 800a854:	4618      	mov	r0, r3
 800a856:	f000 ff29 	bl	800b6ac <xTaskRemoveFromEventList>
 800a85a:	4603      	mov	r3, r0
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d007      	beq.n	800a870 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a860:	4b55      	ldr	r3, [pc, #340]	@ (800a9b8 <xQueueSemaphoreTake+0x22c>)
 800a862:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a866:	601a      	str	r2, [r3, #0]
 800a868:	f3bf 8f4f 	dsb	sy
 800a86c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a870:	f001 fc72 	bl	800c158 <vPortExitCritical>
				return pdPASS;
 800a874:	2301      	movs	r3, #1
 800a876:	e09a      	b.n	800a9ae <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a878:	683b      	ldr	r3, [r7, #0]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d114      	bne.n	800a8a8 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a87e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a880:	2b00      	cmp	r3, #0
 800a882:	d00d      	beq.n	800a8a0 <xQueueSemaphoreTake+0x114>
	__asm volatile
 800a884:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a888:	b672      	cpsid	i
 800a88a:	f383 8811 	msr	BASEPRI, r3
 800a88e:	f3bf 8f6f 	isb	sy
 800a892:	f3bf 8f4f 	dsb	sy
 800a896:	b662      	cpsie	i
 800a898:	617b      	str	r3, [r7, #20]
}
 800a89a:	bf00      	nop
 800a89c:	bf00      	nop
 800a89e:	e7fd      	b.n	800a89c <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a8a0:	f001 fc5a 	bl	800c158 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	e082      	b.n	800a9ae <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a8a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d106      	bne.n	800a8bc <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a8ae:	f107 030c 	add.w	r3, r7, #12
 800a8b2:	4618      	mov	r0, r3
 800a8b4:	f000 ff60 	bl	800b778 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a8b8:	2301      	movs	r3, #1
 800a8ba:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a8bc:	f001 fc4c 	bl	800c158 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a8c0:	f000 fcda 	bl	800b278 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a8c4:	f001 fc12 	bl	800c0ec <vPortEnterCritical>
 800a8c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8ca:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a8ce:	b25b      	sxtb	r3, r3
 800a8d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8d4:	d103      	bne.n	800a8de <xQueueSemaphoreTake+0x152>
 800a8d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8d8:	2200      	movs	r2, #0
 800a8da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a8de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a8e4:	b25b      	sxtb	r3, r3
 800a8e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8ea:	d103      	bne.n	800a8f4 <xQueueSemaphoreTake+0x168>
 800a8ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8ee:	2200      	movs	r2, #0
 800a8f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a8f4:	f001 fc30 	bl	800c158 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a8f8:	463a      	mov	r2, r7
 800a8fa:	f107 030c 	add.w	r3, r7, #12
 800a8fe:	4611      	mov	r1, r2
 800a900:	4618      	mov	r0, r3
 800a902:	f000 ff4f 	bl	800b7a4 <xTaskCheckForTimeOut>
 800a906:	4603      	mov	r3, r0
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d132      	bne.n	800a972 <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a90c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a90e:	f000 f9fd 	bl	800ad0c <prvIsQueueEmpty>
 800a912:	4603      	mov	r3, r0
 800a914:	2b00      	cmp	r3, #0
 800a916:	d026      	beq.n	800a966 <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d109      	bne.n	800a934 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 800a920:	f001 fbe4 	bl	800c0ec <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a924:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a926:	689b      	ldr	r3, [r3, #8]
 800a928:	4618      	mov	r0, r3
 800a92a:	f001 f8ab 	bl	800ba84 <xTaskPriorityInherit>
 800a92e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800a930:	f001 fc12 	bl	800c158 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a936:	3324      	adds	r3, #36	@ 0x24
 800a938:	683a      	ldr	r2, [r7, #0]
 800a93a:	4611      	mov	r1, r2
 800a93c:	4618      	mov	r0, r3
 800a93e:	f000 fe8d 	bl	800b65c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a942:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a944:	f000 f990 	bl	800ac68 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a948:	f000 fca4 	bl	800b294 <xTaskResumeAll>
 800a94c:	4603      	mov	r3, r0
 800a94e:	2b00      	cmp	r3, #0
 800a950:	f47f af65 	bne.w	800a81e <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 800a954:	4b18      	ldr	r3, [pc, #96]	@ (800a9b8 <xQueueSemaphoreTake+0x22c>)
 800a956:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a95a:	601a      	str	r2, [r3, #0]
 800a95c:	f3bf 8f4f 	dsb	sy
 800a960:	f3bf 8f6f 	isb	sy
 800a964:	e75b      	b.n	800a81e <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800a966:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a968:	f000 f97e 	bl	800ac68 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a96c:	f000 fc92 	bl	800b294 <xTaskResumeAll>
 800a970:	e755      	b.n	800a81e <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800a972:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a974:	f000 f978 	bl	800ac68 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a978:	f000 fc8c 	bl	800b294 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a97c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a97e:	f000 f9c5 	bl	800ad0c <prvIsQueueEmpty>
 800a982:	4603      	mov	r3, r0
 800a984:	2b00      	cmp	r3, #0
 800a986:	f43f af4a 	beq.w	800a81e <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800a98a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d00d      	beq.n	800a9ac <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 800a990:	f001 fbac 	bl	800c0ec <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a994:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a996:	f000 f8bf 	bl	800ab18 <prvGetDisinheritPriorityAfterTimeout>
 800a99a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800a99c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a99e:	689b      	ldr	r3, [r3, #8]
 800a9a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	f001 f97a 	bl	800bc9c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800a9a8:	f001 fbd6 	bl	800c158 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a9ac:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	3738      	adds	r7, #56	@ 0x38
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	bd80      	pop	{r7, pc}
 800a9b6:	bf00      	nop
 800a9b8:	e000ed04 	.word	0xe000ed04

0800a9bc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a9bc:	b580      	push	{r7, lr}
 800a9be:	b08e      	sub	sp, #56	@ 0x38
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	60f8      	str	r0, [r7, #12]
 800a9c4:	60b9      	str	r1, [r7, #8]
 800a9c6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a9cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d10d      	bne.n	800a9ee <xQueueReceiveFromISR+0x32>
	__asm volatile
 800a9d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9d6:	b672      	cpsid	i
 800a9d8:	f383 8811 	msr	BASEPRI, r3
 800a9dc:	f3bf 8f6f 	isb	sy
 800a9e0:	f3bf 8f4f 	dsb	sy
 800a9e4:	b662      	cpsie	i
 800a9e6:	623b      	str	r3, [r7, #32]
}
 800a9e8:	bf00      	nop
 800a9ea:	bf00      	nop
 800a9ec:	e7fd      	b.n	800a9ea <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a9ee:	68bb      	ldr	r3, [r7, #8]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d103      	bne.n	800a9fc <xQueueReceiveFromISR+0x40>
 800a9f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d101      	bne.n	800aa00 <xQueueReceiveFromISR+0x44>
 800a9fc:	2301      	movs	r3, #1
 800a9fe:	e000      	b.n	800aa02 <xQueueReceiveFromISR+0x46>
 800aa00:	2300      	movs	r3, #0
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d10d      	bne.n	800aa22 <xQueueReceiveFromISR+0x66>
	__asm volatile
 800aa06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa0a:	b672      	cpsid	i
 800aa0c:	f383 8811 	msr	BASEPRI, r3
 800aa10:	f3bf 8f6f 	isb	sy
 800aa14:	f3bf 8f4f 	dsb	sy
 800aa18:	b662      	cpsie	i
 800aa1a:	61fb      	str	r3, [r7, #28]
}
 800aa1c:	bf00      	nop
 800aa1e:	bf00      	nop
 800aa20:	e7fd      	b.n	800aa1e <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800aa22:	f001 fc4b 	bl	800c2bc <vPortValidateInterruptPriority>
	__asm volatile
 800aa26:	f3ef 8211 	mrs	r2, BASEPRI
 800aa2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa2e:	b672      	cpsid	i
 800aa30:	f383 8811 	msr	BASEPRI, r3
 800aa34:	f3bf 8f6f 	isb	sy
 800aa38:	f3bf 8f4f 	dsb	sy
 800aa3c:	b662      	cpsie	i
 800aa3e:	61ba      	str	r2, [r7, #24]
 800aa40:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800aa42:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800aa44:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aa46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa4a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800aa4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d02f      	beq.n	800aab2 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800aa52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa54:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800aa58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800aa5c:	68b9      	ldr	r1, [r7, #8]
 800aa5e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800aa60:	f000 f8dc 	bl	800ac1c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800aa64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa66:	1e5a      	subs	r2, r3, #1
 800aa68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa6a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800aa6c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800aa70:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa74:	d112      	bne.n	800aa9c <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aa76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa78:	691b      	ldr	r3, [r3, #16]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d016      	beq.n	800aaac <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aa7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa80:	3310      	adds	r3, #16
 800aa82:	4618      	mov	r0, r3
 800aa84:	f000 fe12 	bl	800b6ac <xTaskRemoveFromEventList>
 800aa88:	4603      	mov	r3, r0
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d00e      	beq.n	800aaac <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d00b      	beq.n	800aaac <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	2201      	movs	r2, #1
 800aa98:	601a      	str	r2, [r3, #0]
 800aa9a:	e007      	b.n	800aaac <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800aa9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aaa0:	3301      	adds	r3, #1
 800aaa2:	b2db      	uxtb	r3, r3
 800aaa4:	b25a      	sxtb	r2, r3
 800aaa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaa8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800aaac:	2301      	movs	r3, #1
 800aaae:	637b      	str	r3, [r7, #52]	@ 0x34
 800aab0:	e001      	b.n	800aab6 <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 800aab2:	2300      	movs	r3, #0
 800aab4:	637b      	str	r3, [r7, #52]	@ 0x34
 800aab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aab8:	613b      	str	r3, [r7, #16]
	__asm volatile
 800aaba:	693b      	ldr	r3, [r7, #16]
 800aabc:	f383 8811 	msr	BASEPRI, r3
}
 800aac0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800aac2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800aac4:	4618      	mov	r0, r3
 800aac6:	3738      	adds	r7, #56	@ 0x38
 800aac8:	46bd      	mov	sp, r7
 800aaca:	bd80      	pop	{r7, pc}

0800aacc <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800aacc:	b580      	push	{r7, lr}
 800aace:	b084      	sub	sp, #16
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d10d      	bne.n	800aafa <vQueueDelete+0x2e>
	__asm volatile
 800aade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aae2:	b672      	cpsid	i
 800aae4:	f383 8811 	msr	BASEPRI, r3
 800aae8:	f3bf 8f6f 	isb	sy
 800aaec:	f3bf 8f4f 	dsb	sy
 800aaf0:	b662      	cpsie	i
 800aaf2:	60bb      	str	r3, [r7, #8]
}
 800aaf4:	bf00      	nop
 800aaf6:	bf00      	nop
 800aaf8:	e7fd      	b.n	800aaf6 <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800aafa:	68f8      	ldr	r0, [r7, #12]
 800aafc:	f000 f934 	bl	800ad68 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d102      	bne.n	800ab10 <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 800ab0a:	68f8      	ldr	r0, [r7, #12]
 800ab0c:	f001 fcea 	bl	800c4e4 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800ab10:	bf00      	nop
 800ab12:	3710      	adds	r7, #16
 800ab14:	46bd      	mov	sp, r7
 800ab16:	bd80      	pop	{r7, pc}

0800ab18 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800ab18:	b480      	push	{r7}
 800ab1a:	b085      	sub	sp, #20
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d006      	beq.n	800ab36 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	f1c3 0307 	rsb	r3, r3, #7
 800ab32:	60fb      	str	r3, [r7, #12]
 800ab34:	e001      	b.n	800ab3a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800ab36:	2300      	movs	r3, #0
 800ab38:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800ab3a:	68fb      	ldr	r3, [r7, #12]
	}
 800ab3c:	4618      	mov	r0, r3
 800ab3e:	3714      	adds	r7, #20
 800ab40:	46bd      	mov	sp, r7
 800ab42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab46:	4770      	bx	lr

0800ab48 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	b086      	sub	sp, #24
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	60f8      	str	r0, [r7, #12]
 800ab50:	60b9      	str	r1, [r7, #8]
 800ab52:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ab54:	2300      	movs	r3, #0
 800ab56:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab5c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d10d      	bne.n	800ab82 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d14d      	bne.n	800ac0a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	689b      	ldr	r3, [r3, #8]
 800ab72:	4618      	mov	r0, r3
 800ab74:	f001 f806 	bl	800bb84 <xTaskPriorityDisinherit>
 800ab78:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	2200      	movs	r2, #0
 800ab7e:	609a      	str	r2, [r3, #8]
 800ab80:	e043      	b.n	800ac0a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d119      	bne.n	800abbc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	6858      	ldr	r0, [r3, #4]
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab90:	461a      	mov	r2, r3
 800ab92:	68b9      	ldr	r1, [r7, #8]
 800ab94:	f002 f995 	bl	800cec2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	685a      	ldr	r2, [r3, #4]
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aba0:	441a      	add	r2, r3
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	685a      	ldr	r2, [r3, #4]
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	689b      	ldr	r3, [r3, #8]
 800abae:	429a      	cmp	r2, r3
 800abb0:	d32b      	bcc.n	800ac0a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	681a      	ldr	r2, [r3, #0]
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	605a      	str	r2, [r3, #4]
 800abba:	e026      	b.n	800ac0a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	68d8      	ldr	r0, [r3, #12]
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800abc4:	461a      	mov	r2, r3
 800abc6:	68b9      	ldr	r1, [r7, #8]
 800abc8:	f002 f97b 	bl	800cec2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	68da      	ldr	r2, [r3, #12]
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800abd4:	425b      	negs	r3, r3
 800abd6:	441a      	add	r2, r3
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	68da      	ldr	r2, [r3, #12]
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	429a      	cmp	r2, r3
 800abe6:	d207      	bcs.n	800abf8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	689a      	ldr	r2, [r3, #8]
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800abf0:	425b      	negs	r3, r3
 800abf2:	441a      	add	r2, r3
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	2b02      	cmp	r3, #2
 800abfc:	d105      	bne.n	800ac0a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800abfe:	693b      	ldr	r3, [r7, #16]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d002      	beq.n	800ac0a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ac04:	693b      	ldr	r3, [r7, #16]
 800ac06:	3b01      	subs	r3, #1
 800ac08:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ac0a:	693b      	ldr	r3, [r7, #16]
 800ac0c:	1c5a      	adds	r2, r3, #1
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800ac12:	697b      	ldr	r3, [r7, #20]
}
 800ac14:	4618      	mov	r0, r3
 800ac16:	3718      	adds	r7, #24
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	bd80      	pop	{r7, pc}

0800ac1c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b082      	sub	sp, #8
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
 800ac24:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d018      	beq.n	800ac60 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	68da      	ldr	r2, [r3, #12]
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac36:	441a      	add	r2, r3
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	68da      	ldr	r2, [r3, #12]
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	689b      	ldr	r3, [r3, #8]
 800ac44:	429a      	cmp	r2, r3
 800ac46:	d303      	bcc.n	800ac50 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	681a      	ldr	r2, [r3, #0]
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	68d9      	ldr	r1, [r3, #12]
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac58:	461a      	mov	r2, r3
 800ac5a:	6838      	ldr	r0, [r7, #0]
 800ac5c:	f002 f931 	bl	800cec2 <memcpy>
	}
}
 800ac60:	bf00      	nop
 800ac62:	3708      	adds	r7, #8
 800ac64:	46bd      	mov	sp, r7
 800ac66:	bd80      	pop	{r7, pc}

0800ac68 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b084      	sub	sp, #16
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ac70:	f001 fa3c 	bl	800c0ec <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ac7a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ac7c:	e011      	b.n	800aca2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d012      	beq.n	800acac <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	3324      	adds	r3, #36	@ 0x24
 800ac8a:	4618      	mov	r0, r3
 800ac8c:	f000 fd0e 	bl	800b6ac <xTaskRemoveFromEventList>
 800ac90:	4603      	mov	r3, r0
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d001      	beq.n	800ac9a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ac96:	f000 fded 	bl	800b874 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ac9a:	7bfb      	ldrb	r3, [r7, #15]
 800ac9c:	3b01      	subs	r3, #1
 800ac9e:	b2db      	uxtb	r3, r3
 800aca0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800aca2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	dce9      	bgt.n	800ac7e <prvUnlockQueue+0x16>
 800acaa:	e000      	b.n	800acae <prvUnlockQueue+0x46>
					break;
 800acac:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	22ff      	movs	r2, #255	@ 0xff
 800acb2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800acb6:	f001 fa4f 	bl	800c158 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800acba:	f001 fa17 	bl	800c0ec <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800acc4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800acc6:	e011      	b.n	800acec <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	691b      	ldr	r3, [r3, #16]
 800accc:	2b00      	cmp	r3, #0
 800acce:	d012      	beq.n	800acf6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	3310      	adds	r3, #16
 800acd4:	4618      	mov	r0, r3
 800acd6:	f000 fce9 	bl	800b6ac <xTaskRemoveFromEventList>
 800acda:	4603      	mov	r3, r0
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d001      	beq.n	800ace4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ace0:	f000 fdc8 	bl	800b874 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ace4:	7bbb      	ldrb	r3, [r7, #14]
 800ace6:	3b01      	subs	r3, #1
 800ace8:	b2db      	uxtb	r3, r3
 800acea:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800acec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	dce9      	bgt.n	800acc8 <prvUnlockQueue+0x60>
 800acf4:	e000      	b.n	800acf8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800acf6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	22ff      	movs	r2, #255	@ 0xff
 800acfc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800ad00:	f001 fa2a 	bl	800c158 <vPortExitCritical>
}
 800ad04:	bf00      	nop
 800ad06:	3710      	adds	r7, #16
 800ad08:	46bd      	mov	sp, r7
 800ad0a:	bd80      	pop	{r7, pc}

0800ad0c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ad0c:	b580      	push	{r7, lr}
 800ad0e:	b084      	sub	sp, #16
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ad14:	f001 f9ea 	bl	800c0ec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d102      	bne.n	800ad26 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ad20:	2301      	movs	r3, #1
 800ad22:	60fb      	str	r3, [r7, #12]
 800ad24:	e001      	b.n	800ad2a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ad26:	2300      	movs	r3, #0
 800ad28:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ad2a:	f001 fa15 	bl	800c158 <vPortExitCritical>

	return xReturn;
 800ad2e:	68fb      	ldr	r3, [r7, #12]
}
 800ad30:	4618      	mov	r0, r3
 800ad32:	3710      	adds	r7, #16
 800ad34:	46bd      	mov	sp, r7
 800ad36:	bd80      	pop	{r7, pc}

0800ad38 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ad38:	b580      	push	{r7, lr}
 800ad3a:	b084      	sub	sp, #16
 800ad3c:	af00      	add	r7, sp, #0
 800ad3e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ad40:	f001 f9d4 	bl	800c0ec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad4c:	429a      	cmp	r2, r3
 800ad4e:	d102      	bne.n	800ad56 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ad50:	2301      	movs	r3, #1
 800ad52:	60fb      	str	r3, [r7, #12]
 800ad54:	e001      	b.n	800ad5a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ad56:	2300      	movs	r3, #0
 800ad58:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ad5a:	f001 f9fd 	bl	800c158 <vPortExitCritical>

	return xReturn;
 800ad5e:	68fb      	ldr	r3, [r7, #12]
}
 800ad60:	4618      	mov	r0, r3
 800ad62:	3710      	adds	r7, #16
 800ad64:	46bd      	mov	sp, r7
 800ad66:	bd80      	pop	{r7, pc}

0800ad68 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800ad68:	b480      	push	{r7}
 800ad6a:	b085      	sub	sp, #20
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ad70:	2300      	movs	r3, #0
 800ad72:	60fb      	str	r3, [r7, #12]
 800ad74:	e016      	b.n	800ada4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800ad76:	4a10      	ldr	r2, [pc, #64]	@ (800adb8 <vQueueUnregisterQueue+0x50>)
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	00db      	lsls	r3, r3, #3
 800ad7c:	4413      	add	r3, r2
 800ad7e:	685b      	ldr	r3, [r3, #4]
 800ad80:	687a      	ldr	r2, [r7, #4]
 800ad82:	429a      	cmp	r2, r3
 800ad84:	d10b      	bne.n	800ad9e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800ad86:	4a0c      	ldr	r2, [pc, #48]	@ (800adb8 <vQueueUnregisterQueue+0x50>)
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	2100      	movs	r1, #0
 800ad8c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800ad90:	4a09      	ldr	r2, [pc, #36]	@ (800adb8 <vQueueUnregisterQueue+0x50>)
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	00db      	lsls	r3, r3, #3
 800ad96:	4413      	add	r3, r2
 800ad98:	2200      	movs	r2, #0
 800ad9a:	605a      	str	r2, [r3, #4]
				break;
 800ad9c:	e006      	b.n	800adac <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	3301      	adds	r3, #1
 800ada2:	60fb      	str	r3, [r7, #12]
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	2b07      	cmp	r3, #7
 800ada8:	d9e5      	bls.n	800ad76 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800adaa:	bf00      	nop
 800adac:	bf00      	nop
 800adae:	3714      	adds	r7, #20
 800adb0:	46bd      	mov	sp, r7
 800adb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb6:	4770      	bx	lr
 800adb8:	20002680 	.word	0x20002680

0800adbc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800adbc:	b580      	push	{r7, lr}
 800adbe:	b08e      	sub	sp, #56	@ 0x38
 800adc0:	af04      	add	r7, sp, #16
 800adc2:	60f8      	str	r0, [r7, #12]
 800adc4:	60b9      	str	r1, [r7, #8]
 800adc6:	607a      	str	r2, [r7, #4]
 800adc8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800adca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d10d      	bne.n	800adec <xTaskCreateStatic+0x30>
	__asm volatile
 800add0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800add4:	b672      	cpsid	i
 800add6:	f383 8811 	msr	BASEPRI, r3
 800adda:	f3bf 8f6f 	isb	sy
 800adde:	f3bf 8f4f 	dsb	sy
 800ade2:	b662      	cpsie	i
 800ade4:	623b      	str	r3, [r7, #32]
}
 800ade6:	bf00      	nop
 800ade8:	bf00      	nop
 800adea:	e7fd      	b.n	800ade8 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800adec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d10d      	bne.n	800ae0e <xTaskCreateStatic+0x52>
	__asm volatile
 800adf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adf6:	b672      	cpsid	i
 800adf8:	f383 8811 	msr	BASEPRI, r3
 800adfc:	f3bf 8f6f 	isb	sy
 800ae00:	f3bf 8f4f 	dsb	sy
 800ae04:	b662      	cpsie	i
 800ae06:	61fb      	str	r3, [r7, #28]
}
 800ae08:	bf00      	nop
 800ae0a:	bf00      	nop
 800ae0c:	e7fd      	b.n	800ae0a <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ae0e:	23a0      	movs	r3, #160	@ 0xa0
 800ae10:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ae12:	693b      	ldr	r3, [r7, #16]
 800ae14:	2ba0      	cmp	r3, #160	@ 0xa0
 800ae16:	d00d      	beq.n	800ae34 <xTaskCreateStatic+0x78>
	__asm volatile
 800ae18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae1c:	b672      	cpsid	i
 800ae1e:	f383 8811 	msr	BASEPRI, r3
 800ae22:	f3bf 8f6f 	isb	sy
 800ae26:	f3bf 8f4f 	dsb	sy
 800ae2a:	b662      	cpsie	i
 800ae2c:	61bb      	str	r3, [r7, #24]
}
 800ae2e:	bf00      	nop
 800ae30:	bf00      	nop
 800ae32:	e7fd      	b.n	800ae30 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ae34:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ae36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d01e      	beq.n	800ae7a <xTaskCreateStatic+0xbe>
 800ae3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d01b      	beq.n	800ae7a <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ae42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae44:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ae46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae48:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ae4a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ae4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae4e:	2202      	movs	r2, #2
 800ae50:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ae54:	2300      	movs	r3, #0
 800ae56:	9303      	str	r3, [sp, #12]
 800ae58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae5a:	9302      	str	r3, [sp, #8]
 800ae5c:	f107 0314 	add.w	r3, r7, #20
 800ae60:	9301      	str	r3, [sp, #4]
 800ae62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae64:	9300      	str	r3, [sp, #0]
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	687a      	ldr	r2, [r7, #4]
 800ae6a:	68b9      	ldr	r1, [r7, #8]
 800ae6c:	68f8      	ldr	r0, [r7, #12]
 800ae6e:	f000 f851 	bl	800af14 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ae72:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ae74:	f000 f8f0 	bl	800b058 <prvAddNewTaskToReadyList>
 800ae78:	e001      	b.n	800ae7e <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800ae7e:	697b      	ldr	r3, [r7, #20]
	}
 800ae80:	4618      	mov	r0, r3
 800ae82:	3728      	adds	r7, #40	@ 0x28
 800ae84:	46bd      	mov	sp, r7
 800ae86:	bd80      	pop	{r7, pc}

0800ae88 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b08c      	sub	sp, #48	@ 0x30
 800ae8c:	af04      	add	r7, sp, #16
 800ae8e:	60f8      	str	r0, [r7, #12]
 800ae90:	60b9      	str	r1, [r7, #8]
 800ae92:	603b      	str	r3, [r7, #0]
 800ae94:	4613      	mov	r3, r2
 800ae96:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ae98:	88fb      	ldrh	r3, [r7, #6]
 800ae9a:	009b      	lsls	r3, r3, #2
 800ae9c:	4618      	mov	r0, r3
 800ae9e:	f001 fa53 	bl	800c348 <pvPortMalloc>
 800aea2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800aea4:	697b      	ldr	r3, [r7, #20]
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d00e      	beq.n	800aec8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800aeaa:	20a0      	movs	r0, #160	@ 0xa0
 800aeac:	f001 fa4c 	bl	800c348 <pvPortMalloc>
 800aeb0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800aeb2:	69fb      	ldr	r3, [r7, #28]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d003      	beq.n	800aec0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800aeb8:	69fb      	ldr	r3, [r7, #28]
 800aeba:	697a      	ldr	r2, [r7, #20]
 800aebc:	631a      	str	r2, [r3, #48]	@ 0x30
 800aebe:	e005      	b.n	800aecc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800aec0:	6978      	ldr	r0, [r7, #20]
 800aec2:	f001 fb0f 	bl	800c4e4 <vPortFree>
 800aec6:	e001      	b.n	800aecc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800aec8:	2300      	movs	r3, #0
 800aeca:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800aecc:	69fb      	ldr	r3, [r7, #28]
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d017      	beq.n	800af02 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800aed2:	69fb      	ldr	r3, [r7, #28]
 800aed4:	2200      	movs	r2, #0
 800aed6:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800aeda:	88fa      	ldrh	r2, [r7, #6]
 800aedc:	2300      	movs	r3, #0
 800aede:	9303      	str	r3, [sp, #12]
 800aee0:	69fb      	ldr	r3, [r7, #28]
 800aee2:	9302      	str	r3, [sp, #8]
 800aee4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aee6:	9301      	str	r3, [sp, #4]
 800aee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aeea:	9300      	str	r3, [sp, #0]
 800aeec:	683b      	ldr	r3, [r7, #0]
 800aeee:	68b9      	ldr	r1, [r7, #8]
 800aef0:	68f8      	ldr	r0, [r7, #12]
 800aef2:	f000 f80f 	bl	800af14 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800aef6:	69f8      	ldr	r0, [r7, #28]
 800aef8:	f000 f8ae 	bl	800b058 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800aefc:	2301      	movs	r3, #1
 800aefe:	61bb      	str	r3, [r7, #24]
 800af00:	e002      	b.n	800af08 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800af02:	f04f 33ff 	mov.w	r3, #4294967295
 800af06:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800af08:	69bb      	ldr	r3, [r7, #24]
	}
 800af0a:	4618      	mov	r0, r3
 800af0c:	3720      	adds	r7, #32
 800af0e:	46bd      	mov	sp, r7
 800af10:	bd80      	pop	{r7, pc}
	...

0800af14 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800af14:	b580      	push	{r7, lr}
 800af16:	b088      	sub	sp, #32
 800af18:	af00      	add	r7, sp, #0
 800af1a:	60f8      	str	r0, [r7, #12]
 800af1c:	60b9      	str	r1, [r7, #8]
 800af1e:	607a      	str	r2, [r7, #4]
 800af20:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800af22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af24:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800af26:	6879      	ldr	r1, [r7, #4]
 800af28:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800af2c:	440b      	add	r3, r1
 800af2e:	009b      	lsls	r3, r3, #2
 800af30:	4413      	add	r3, r2
 800af32:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800af34:	69bb      	ldr	r3, [r7, #24]
 800af36:	f023 0307 	bic.w	r3, r3, #7
 800af3a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800af3c:	69bb      	ldr	r3, [r7, #24]
 800af3e:	f003 0307 	and.w	r3, r3, #7
 800af42:	2b00      	cmp	r3, #0
 800af44:	d00d      	beq.n	800af62 <prvInitialiseNewTask+0x4e>
	__asm volatile
 800af46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af4a:	b672      	cpsid	i
 800af4c:	f383 8811 	msr	BASEPRI, r3
 800af50:	f3bf 8f6f 	isb	sy
 800af54:	f3bf 8f4f 	dsb	sy
 800af58:	b662      	cpsie	i
 800af5a:	617b      	str	r3, [r7, #20]
}
 800af5c:	bf00      	nop
 800af5e:	bf00      	nop
 800af60:	e7fd      	b.n	800af5e <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800af62:	68bb      	ldr	r3, [r7, #8]
 800af64:	2b00      	cmp	r3, #0
 800af66:	d01f      	beq.n	800afa8 <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800af68:	2300      	movs	r3, #0
 800af6a:	61fb      	str	r3, [r7, #28]
 800af6c:	e012      	b.n	800af94 <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800af6e:	68ba      	ldr	r2, [r7, #8]
 800af70:	69fb      	ldr	r3, [r7, #28]
 800af72:	4413      	add	r3, r2
 800af74:	7819      	ldrb	r1, [r3, #0]
 800af76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af78:	69fb      	ldr	r3, [r7, #28]
 800af7a:	4413      	add	r3, r2
 800af7c:	3334      	adds	r3, #52	@ 0x34
 800af7e:	460a      	mov	r2, r1
 800af80:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800af82:	68ba      	ldr	r2, [r7, #8]
 800af84:	69fb      	ldr	r3, [r7, #28]
 800af86:	4413      	add	r3, r2
 800af88:	781b      	ldrb	r3, [r3, #0]
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d006      	beq.n	800af9c <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800af8e:	69fb      	ldr	r3, [r7, #28]
 800af90:	3301      	adds	r3, #1
 800af92:	61fb      	str	r3, [r7, #28]
 800af94:	69fb      	ldr	r3, [r7, #28]
 800af96:	2b0f      	cmp	r3, #15
 800af98:	d9e9      	bls.n	800af6e <prvInitialiseNewTask+0x5a>
 800af9a:	e000      	b.n	800af9e <prvInitialiseNewTask+0x8a>
			{
				break;
 800af9c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800af9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afa0:	2200      	movs	r2, #0
 800afa2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800afa6:	e003      	b.n	800afb0 <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800afa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afaa:	2200      	movs	r2, #0
 800afac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800afb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afb2:	2b06      	cmp	r3, #6
 800afb4:	d901      	bls.n	800afba <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800afb6:	2306      	movs	r3, #6
 800afb8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800afba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afbc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800afbe:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800afc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afc2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800afc4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800afc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afc8:	2200      	movs	r2, #0
 800afca:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800afcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afce:	3304      	adds	r3, #4
 800afd0:	4618      	mov	r0, r3
 800afd2:	f7fe fec3 	bl	8009d5c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800afd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afd8:	3318      	adds	r3, #24
 800afda:	4618      	mov	r0, r3
 800afdc:	f7fe febe 	bl	8009d5c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800afe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afe2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800afe4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800afe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afe8:	f1c3 0207 	rsb	r2, r3, #7
 800afec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afee:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800aff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aff2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aff4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800aff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aff8:	2200      	movs	r2, #0
 800affa:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800affe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b000:	2200      	movs	r2, #0
 800b002:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b008:	334c      	adds	r3, #76	@ 0x4c
 800b00a:	224c      	movs	r2, #76	@ 0x4c
 800b00c:	2100      	movs	r1, #0
 800b00e:	4618      	mov	r0, r3
 800b010:	f001 fe6e 	bl	800ccf0 <memset>
 800b014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b016:	4a0d      	ldr	r2, [pc, #52]	@ (800b04c <prvInitialiseNewTask+0x138>)
 800b018:	651a      	str	r2, [r3, #80]	@ 0x50
 800b01a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b01c:	4a0c      	ldr	r2, [pc, #48]	@ (800b050 <prvInitialiseNewTask+0x13c>)
 800b01e:	655a      	str	r2, [r3, #84]	@ 0x54
 800b020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b022:	4a0c      	ldr	r2, [pc, #48]	@ (800b054 <prvInitialiseNewTask+0x140>)
 800b024:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b026:	683a      	ldr	r2, [r7, #0]
 800b028:	68f9      	ldr	r1, [r7, #12]
 800b02a:	69b8      	ldr	r0, [r7, #24]
 800b02c:	f000 ff50 	bl	800bed0 <pxPortInitialiseStack>
 800b030:	4602      	mov	r2, r0
 800b032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b034:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d002      	beq.n	800b042 <prvInitialiseNewTask+0x12e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b03c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b03e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b040:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b042:	bf00      	nop
 800b044:	3720      	adds	r7, #32
 800b046:	46bd      	mov	sp, r7
 800b048:	bd80      	pop	{r7, pc}
 800b04a:	bf00      	nop
 800b04c:	20006414 	.word	0x20006414
 800b050:	2000647c 	.word	0x2000647c
 800b054:	200064e4 	.word	0x200064e4

0800b058 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b058:	b580      	push	{r7, lr}
 800b05a:	b082      	sub	sp, #8
 800b05c:	af00      	add	r7, sp, #0
 800b05e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b060:	f001 f844 	bl	800c0ec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b064:	4b2a      	ldr	r3, [pc, #168]	@ (800b110 <prvAddNewTaskToReadyList+0xb8>)
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	3301      	adds	r3, #1
 800b06a:	4a29      	ldr	r2, [pc, #164]	@ (800b110 <prvAddNewTaskToReadyList+0xb8>)
 800b06c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b06e:	4b29      	ldr	r3, [pc, #164]	@ (800b114 <prvAddNewTaskToReadyList+0xbc>)
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d109      	bne.n	800b08a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b076:	4a27      	ldr	r2, [pc, #156]	@ (800b114 <prvAddNewTaskToReadyList+0xbc>)
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b07c:	4b24      	ldr	r3, [pc, #144]	@ (800b110 <prvAddNewTaskToReadyList+0xb8>)
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	2b01      	cmp	r3, #1
 800b082:	d110      	bne.n	800b0a6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b084:	f000 fc1a 	bl	800b8bc <prvInitialiseTaskLists>
 800b088:	e00d      	b.n	800b0a6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b08a:	4b23      	ldr	r3, [pc, #140]	@ (800b118 <prvAddNewTaskToReadyList+0xc0>)
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d109      	bne.n	800b0a6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b092:	4b20      	ldr	r3, [pc, #128]	@ (800b114 <prvAddNewTaskToReadyList+0xbc>)
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b09c:	429a      	cmp	r2, r3
 800b09e:	d802      	bhi.n	800b0a6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b0a0:	4a1c      	ldr	r2, [pc, #112]	@ (800b114 <prvAddNewTaskToReadyList+0xbc>)
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b0a6:	4b1d      	ldr	r3, [pc, #116]	@ (800b11c <prvAddNewTaskToReadyList+0xc4>)
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	3301      	adds	r3, #1
 800b0ac:	4a1b      	ldr	r2, [pc, #108]	@ (800b11c <prvAddNewTaskToReadyList+0xc4>)
 800b0ae:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0b4:	2201      	movs	r2, #1
 800b0b6:	409a      	lsls	r2, r3
 800b0b8:	4b19      	ldr	r3, [pc, #100]	@ (800b120 <prvAddNewTaskToReadyList+0xc8>)
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	4313      	orrs	r3, r2
 800b0be:	4a18      	ldr	r2, [pc, #96]	@ (800b120 <prvAddNewTaskToReadyList+0xc8>)
 800b0c0:	6013      	str	r3, [r2, #0]
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0c6:	4613      	mov	r3, r2
 800b0c8:	009b      	lsls	r3, r3, #2
 800b0ca:	4413      	add	r3, r2
 800b0cc:	009b      	lsls	r3, r3, #2
 800b0ce:	4a15      	ldr	r2, [pc, #84]	@ (800b124 <prvAddNewTaskToReadyList+0xcc>)
 800b0d0:	441a      	add	r2, r3
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	3304      	adds	r3, #4
 800b0d6:	4619      	mov	r1, r3
 800b0d8:	4610      	mov	r0, r2
 800b0da:	f7fe fe4c 	bl	8009d76 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b0de:	f001 f83b 	bl	800c158 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b0e2:	4b0d      	ldr	r3, [pc, #52]	@ (800b118 <prvAddNewTaskToReadyList+0xc0>)
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d00e      	beq.n	800b108 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b0ea:	4b0a      	ldr	r3, [pc, #40]	@ (800b114 <prvAddNewTaskToReadyList+0xbc>)
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0f4:	429a      	cmp	r2, r3
 800b0f6:	d207      	bcs.n	800b108 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b0f8:	4b0b      	ldr	r3, [pc, #44]	@ (800b128 <prvAddNewTaskToReadyList+0xd0>)
 800b0fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b0fe:	601a      	str	r2, [r3, #0]
 800b100:	f3bf 8f4f 	dsb	sy
 800b104:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b108:	bf00      	nop
 800b10a:	3708      	adds	r7, #8
 800b10c:	46bd      	mov	sp, r7
 800b10e:	bd80      	pop	{r7, pc}
 800b110:	200027c0 	.word	0x200027c0
 800b114:	200026c0 	.word	0x200026c0
 800b118:	200027cc 	.word	0x200027cc
 800b11c:	200027dc 	.word	0x200027dc
 800b120:	200027c8 	.word	0x200027c8
 800b124:	200026c4 	.word	0x200026c4
 800b128:	e000ed04 	.word	0xe000ed04

0800b12c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b12c:	b580      	push	{r7, lr}
 800b12e:	b084      	sub	sp, #16
 800b130:	af00      	add	r7, sp, #0
 800b132:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b134:	2300      	movs	r3, #0
 800b136:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d01a      	beq.n	800b174 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b13e:	4b15      	ldr	r3, [pc, #84]	@ (800b194 <vTaskDelay+0x68>)
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d00d      	beq.n	800b162 <vTaskDelay+0x36>
	__asm volatile
 800b146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b14a:	b672      	cpsid	i
 800b14c:	f383 8811 	msr	BASEPRI, r3
 800b150:	f3bf 8f6f 	isb	sy
 800b154:	f3bf 8f4f 	dsb	sy
 800b158:	b662      	cpsie	i
 800b15a:	60bb      	str	r3, [r7, #8]
}
 800b15c:	bf00      	nop
 800b15e:	bf00      	nop
 800b160:	e7fd      	b.n	800b15e <vTaskDelay+0x32>
			vTaskSuspendAll();
 800b162:	f000 f889 	bl	800b278 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b166:	2100      	movs	r1, #0
 800b168:	6878      	ldr	r0, [r7, #4]
 800b16a:	f000 fe4b 	bl	800be04 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b16e:	f000 f891 	bl	800b294 <xTaskResumeAll>
 800b172:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d107      	bne.n	800b18a <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 800b17a:	4b07      	ldr	r3, [pc, #28]	@ (800b198 <vTaskDelay+0x6c>)
 800b17c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b180:	601a      	str	r2, [r3, #0]
 800b182:	f3bf 8f4f 	dsb	sy
 800b186:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b18a:	bf00      	nop
 800b18c:	3710      	adds	r7, #16
 800b18e:	46bd      	mov	sp, r7
 800b190:	bd80      	pop	{r7, pc}
 800b192:	bf00      	nop
 800b194:	200027e8 	.word	0x200027e8
 800b198:	e000ed04 	.word	0xe000ed04

0800b19c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b19c:	b580      	push	{r7, lr}
 800b19e:	b08a      	sub	sp, #40	@ 0x28
 800b1a0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b1a2:	2300      	movs	r3, #0
 800b1a4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b1aa:	463a      	mov	r2, r7
 800b1ac:	1d39      	adds	r1, r7, #4
 800b1ae:	f107 0308 	add.w	r3, r7, #8
 800b1b2:	4618      	mov	r0, r3
 800b1b4:	f7f5 ff48 	bl	8001048 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b1b8:	6839      	ldr	r1, [r7, #0]
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	68ba      	ldr	r2, [r7, #8]
 800b1be:	9202      	str	r2, [sp, #8]
 800b1c0:	9301      	str	r3, [sp, #4]
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	9300      	str	r3, [sp, #0]
 800b1c6:	2300      	movs	r3, #0
 800b1c8:	460a      	mov	r2, r1
 800b1ca:	4923      	ldr	r1, [pc, #140]	@ (800b258 <vTaskStartScheduler+0xbc>)
 800b1cc:	4823      	ldr	r0, [pc, #140]	@ (800b25c <vTaskStartScheduler+0xc0>)
 800b1ce:	f7ff fdf5 	bl	800adbc <xTaskCreateStatic>
 800b1d2:	4603      	mov	r3, r0
 800b1d4:	4a22      	ldr	r2, [pc, #136]	@ (800b260 <vTaskStartScheduler+0xc4>)
 800b1d6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b1d8:	4b21      	ldr	r3, [pc, #132]	@ (800b260 <vTaskStartScheduler+0xc4>)
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d002      	beq.n	800b1e6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b1e0:	2301      	movs	r3, #1
 800b1e2:	617b      	str	r3, [r7, #20]
 800b1e4:	e001      	b.n	800b1ea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b1e6:	2300      	movs	r3, #0
 800b1e8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b1ea:	697b      	ldr	r3, [r7, #20]
 800b1ec:	2b01      	cmp	r3, #1
 800b1ee:	d11d      	bne.n	800b22c <vTaskStartScheduler+0x90>
	__asm volatile
 800b1f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1f4:	b672      	cpsid	i
 800b1f6:	f383 8811 	msr	BASEPRI, r3
 800b1fa:	f3bf 8f6f 	isb	sy
 800b1fe:	f3bf 8f4f 	dsb	sy
 800b202:	b662      	cpsie	i
 800b204:	613b      	str	r3, [r7, #16]
}
 800b206:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b208:	4b16      	ldr	r3, [pc, #88]	@ (800b264 <vTaskStartScheduler+0xc8>)
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	334c      	adds	r3, #76	@ 0x4c
 800b20e:	4a16      	ldr	r2, [pc, #88]	@ (800b268 <vTaskStartScheduler+0xcc>)
 800b210:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b212:	4b16      	ldr	r3, [pc, #88]	@ (800b26c <vTaskStartScheduler+0xd0>)
 800b214:	f04f 32ff 	mov.w	r2, #4294967295
 800b218:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b21a:	4b15      	ldr	r3, [pc, #84]	@ (800b270 <vTaskStartScheduler+0xd4>)
 800b21c:	2201      	movs	r2, #1
 800b21e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b220:	4b14      	ldr	r3, [pc, #80]	@ (800b274 <vTaskStartScheduler+0xd8>)
 800b222:	2200      	movs	r2, #0
 800b224:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b226:	f000 fee3 	bl	800bff0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b22a:	e011      	b.n	800b250 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b22c:	697b      	ldr	r3, [r7, #20]
 800b22e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b232:	d10d      	bne.n	800b250 <vTaskStartScheduler+0xb4>
	__asm volatile
 800b234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b238:	b672      	cpsid	i
 800b23a:	f383 8811 	msr	BASEPRI, r3
 800b23e:	f3bf 8f6f 	isb	sy
 800b242:	f3bf 8f4f 	dsb	sy
 800b246:	b662      	cpsie	i
 800b248:	60fb      	str	r3, [r7, #12]
}
 800b24a:	bf00      	nop
 800b24c:	bf00      	nop
 800b24e:	e7fd      	b.n	800b24c <vTaskStartScheduler+0xb0>
}
 800b250:	bf00      	nop
 800b252:	3718      	adds	r7, #24
 800b254:	46bd      	mov	sp, r7
 800b256:	bd80      	pop	{r7, pc}
 800b258:	0800e0c0 	.word	0x0800e0c0
 800b25c:	0800b88d 	.word	0x0800b88d
 800b260:	200027e4 	.word	0x200027e4
 800b264:	200026c0 	.word	0x200026c0
 800b268:	2000001c 	.word	0x2000001c
 800b26c:	200027e0 	.word	0x200027e0
 800b270:	200027cc 	.word	0x200027cc
 800b274:	200027c4 	.word	0x200027c4

0800b278 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b278:	b480      	push	{r7}
 800b27a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800b27c:	4b04      	ldr	r3, [pc, #16]	@ (800b290 <vTaskSuspendAll+0x18>)
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	3301      	adds	r3, #1
 800b282:	4a03      	ldr	r2, [pc, #12]	@ (800b290 <vTaskSuspendAll+0x18>)
 800b284:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800b286:	bf00      	nop
 800b288:	46bd      	mov	sp, r7
 800b28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b28e:	4770      	bx	lr
 800b290:	200027e8 	.word	0x200027e8

0800b294 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b294:	b580      	push	{r7, lr}
 800b296:	b084      	sub	sp, #16
 800b298:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b29a:	2300      	movs	r3, #0
 800b29c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b29e:	2300      	movs	r3, #0
 800b2a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b2a2:	4b43      	ldr	r3, [pc, #268]	@ (800b3b0 <xTaskResumeAll+0x11c>)
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d10d      	bne.n	800b2c6 <xTaskResumeAll+0x32>
	__asm volatile
 800b2aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2ae:	b672      	cpsid	i
 800b2b0:	f383 8811 	msr	BASEPRI, r3
 800b2b4:	f3bf 8f6f 	isb	sy
 800b2b8:	f3bf 8f4f 	dsb	sy
 800b2bc:	b662      	cpsie	i
 800b2be:	603b      	str	r3, [r7, #0]
}
 800b2c0:	bf00      	nop
 800b2c2:	bf00      	nop
 800b2c4:	e7fd      	b.n	800b2c2 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b2c6:	f000 ff11 	bl	800c0ec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b2ca:	4b39      	ldr	r3, [pc, #228]	@ (800b3b0 <xTaskResumeAll+0x11c>)
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	3b01      	subs	r3, #1
 800b2d0:	4a37      	ldr	r2, [pc, #220]	@ (800b3b0 <xTaskResumeAll+0x11c>)
 800b2d2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b2d4:	4b36      	ldr	r3, [pc, #216]	@ (800b3b0 <xTaskResumeAll+0x11c>)
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d161      	bne.n	800b3a0 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b2dc:	4b35      	ldr	r3, [pc, #212]	@ (800b3b4 <xTaskResumeAll+0x120>)
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d05d      	beq.n	800b3a0 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b2e4:	e02e      	b.n	800b344 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b2e6:	4b34      	ldr	r3, [pc, #208]	@ (800b3b8 <xTaskResumeAll+0x124>)
 800b2e8:	68db      	ldr	r3, [r3, #12]
 800b2ea:	68db      	ldr	r3, [r3, #12]
 800b2ec:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	3318      	adds	r3, #24
 800b2f2:	4618      	mov	r0, r3
 800b2f4:	f7fe fd9c 	bl	8009e30 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	3304      	adds	r3, #4
 800b2fc:	4618      	mov	r0, r3
 800b2fe:	f7fe fd97 	bl	8009e30 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b306:	2201      	movs	r2, #1
 800b308:	409a      	lsls	r2, r3
 800b30a:	4b2c      	ldr	r3, [pc, #176]	@ (800b3bc <xTaskResumeAll+0x128>)
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	4313      	orrs	r3, r2
 800b310:	4a2a      	ldr	r2, [pc, #168]	@ (800b3bc <xTaskResumeAll+0x128>)
 800b312:	6013      	str	r3, [r2, #0]
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b318:	4613      	mov	r3, r2
 800b31a:	009b      	lsls	r3, r3, #2
 800b31c:	4413      	add	r3, r2
 800b31e:	009b      	lsls	r3, r3, #2
 800b320:	4a27      	ldr	r2, [pc, #156]	@ (800b3c0 <xTaskResumeAll+0x12c>)
 800b322:	441a      	add	r2, r3
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	3304      	adds	r3, #4
 800b328:	4619      	mov	r1, r3
 800b32a:	4610      	mov	r0, r2
 800b32c:	f7fe fd23 	bl	8009d76 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b334:	4b23      	ldr	r3, [pc, #140]	@ (800b3c4 <xTaskResumeAll+0x130>)
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b33a:	429a      	cmp	r2, r3
 800b33c:	d302      	bcc.n	800b344 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800b33e:	4b22      	ldr	r3, [pc, #136]	@ (800b3c8 <xTaskResumeAll+0x134>)
 800b340:	2201      	movs	r2, #1
 800b342:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b344:	4b1c      	ldr	r3, [pc, #112]	@ (800b3b8 <xTaskResumeAll+0x124>)
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d1cc      	bne.n	800b2e6 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d001      	beq.n	800b356 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b352:	f000 fb59 	bl	800ba08 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800b356:	4b1d      	ldr	r3, [pc, #116]	@ (800b3cc <xTaskResumeAll+0x138>)
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d010      	beq.n	800b384 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b362:	f000 f859 	bl	800b418 <xTaskIncrementTick>
 800b366:	4603      	mov	r3, r0
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d002      	beq.n	800b372 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800b36c:	4b16      	ldr	r3, [pc, #88]	@ (800b3c8 <xTaskResumeAll+0x134>)
 800b36e:	2201      	movs	r2, #1
 800b370:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	3b01      	subs	r3, #1
 800b376:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d1f1      	bne.n	800b362 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800b37e:	4b13      	ldr	r3, [pc, #76]	@ (800b3cc <xTaskResumeAll+0x138>)
 800b380:	2200      	movs	r2, #0
 800b382:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b384:	4b10      	ldr	r3, [pc, #64]	@ (800b3c8 <xTaskResumeAll+0x134>)
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d009      	beq.n	800b3a0 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b38c:	2301      	movs	r3, #1
 800b38e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b390:	4b0f      	ldr	r3, [pc, #60]	@ (800b3d0 <xTaskResumeAll+0x13c>)
 800b392:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b396:	601a      	str	r2, [r3, #0]
 800b398:	f3bf 8f4f 	dsb	sy
 800b39c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b3a0:	f000 feda 	bl	800c158 <vPortExitCritical>

	return xAlreadyYielded;
 800b3a4:	68bb      	ldr	r3, [r7, #8]
}
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	3710      	adds	r7, #16
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	bd80      	pop	{r7, pc}
 800b3ae:	bf00      	nop
 800b3b0:	200027e8 	.word	0x200027e8
 800b3b4:	200027c0 	.word	0x200027c0
 800b3b8:	20002780 	.word	0x20002780
 800b3bc:	200027c8 	.word	0x200027c8
 800b3c0:	200026c4 	.word	0x200026c4
 800b3c4:	200026c0 	.word	0x200026c0
 800b3c8:	200027d4 	.word	0x200027d4
 800b3cc:	200027d0 	.word	0x200027d0
 800b3d0:	e000ed04 	.word	0xe000ed04

0800b3d4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b3d4:	b480      	push	{r7}
 800b3d6:	b083      	sub	sp, #12
 800b3d8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b3da:	4b05      	ldr	r3, [pc, #20]	@ (800b3f0 <xTaskGetTickCount+0x1c>)
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b3e0:	687b      	ldr	r3, [r7, #4]
}
 800b3e2:	4618      	mov	r0, r3
 800b3e4:	370c      	adds	r7, #12
 800b3e6:	46bd      	mov	sp, r7
 800b3e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ec:	4770      	bx	lr
 800b3ee:	bf00      	nop
 800b3f0:	200027c4 	.word	0x200027c4

0800b3f4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b082      	sub	sp, #8
 800b3f8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b3fa:	f000 ff5f 	bl	800c2bc <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800b3fe:	2300      	movs	r3, #0
 800b400:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800b402:	4b04      	ldr	r3, [pc, #16]	@ (800b414 <xTaskGetTickCountFromISR+0x20>)
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b408:	683b      	ldr	r3, [r7, #0]
}
 800b40a:	4618      	mov	r0, r3
 800b40c:	3708      	adds	r7, #8
 800b40e:	46bd      	mov	sp, r7
 800b410:	bd80      	pop	{r7, pc}
 800b412:	bf00      	nop
 800b414:	200027c4 	.word	0x200027c4

0800b418 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b418:	b580      	push	{r7, lr}
 800b41a:	b086      	sub	sp, #24
 800b41c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b41e:	2300      	movs	r3, #0
 800b420:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b422:	4b50      	ldr	r3, [pc, #320]	@ (800b564 <xTaskIncrementTick+0x14c>)
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	2b00      	cmp	r3, #0
 800b428:	f040 808b 	bne.w	800b542 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b42c:	4b4e      	ldr	r3, [pc, #312]	@ (800b568 <xTaskIncrementTick+0x150>)
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	3301      	adds	r3, #1
 800b432:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b434:	4a4c      	ldr	r2, [pc, #304]	@ (800b568 <xTaskIncrementTick+0x150>)
 800b436:	693b      	ldr	r3, [r7, #16]
 800b438:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b43a:	693b      	ldr	r3, [r7, #16]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d123      	bne.n	800b488 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 800b440:	4b4a      	ldr	r3, [pc, #296]	@ (800b56c <xTaskIncrementTick+0x154>)
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	2b00      	cmp	r3, #0
 800b448:	d00d      	beq.n	800b466 <xTaskIncrementTick+0x4e>
	__asm volatile
 800b44a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b44e:	b672      	cpsid	i
 800b450:	f383 8811 	msr	BASEPRI, r3
 800b454:	f3bf 8f6f 	isb	sy
 800b458:	f3bf 8f4f 	dsb	sy
 800b45c:	b662      	cpsie	i
 800b45e:	603b      	str	r3, [r7, #0]
}
 800b460:	bf00      	nop
 800b462:	bf00      	nop
 800b464:	e7fd      	b.n	800b462 <xTaskIncrementTick+0x4a>
 800b466:	4b41      	ldr	r3, [pc, #260]	@ (800b56c <xTaskIncrementTick+0x154>)
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	60fb      	str	r3, [r7, #12]
 800b46c:	4b40      	ldr	r3, [pc, #256]	@ (800b570 <xTaskIncrementTick+0x158>)
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	4a3e      	ldr	r2, [pc, #248]	@ (800b56c <xTaskIncrementTick+0x154>)
 800b472:	6013      	str	r3, [r2, #0]
 800b474:	4a3e      	ldr	r2, [pc, #248]	@ (800b570 <xTaskIncrementTick+0x158>)
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	6013      	str	r3, [r2, #0]
 800b47a:	4b3e      	ldr	r3, [pc, #248]	@ (800b574 <xTaskIncrementTick+0x15c>)
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	3301      	adds	r3, #1
 800b480:	4a3c      	ldr	r2, [pc, #240]	@ (800b574 <xTaskIncrementTick+0x15c>)
 800b482:	6013      	str	r3, [r2, #0]
 800b484:	f000 fac0 	bl	800ba08 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b488:	4b3b      	ldr	r3, [pc, #236]	@ (800b578 <xTaskIncrementTick+0x160>)
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	693a      	ldr	r2, [r7, #16]
 800b48e:	429a      	cmp	r2, r3
 800b490:	d348      	bcc.n	800b524 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b492:	4b36      	ldr	r3, [pc, #216]	@ (800b56c <xTaskIncrementTick+0x154>)
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d104      	bne.n	800b4a6 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b49c:	4b36      	ldr	r3, [pc, #216]	@ (800b578 <xTaskIncrementTick+0x160>)
 800b49e:	f04f 32ff 	mov.w	r2, #4294967295
 800b4a2:	601a      	str	r2, [r3, #0]
					break;
 800b4a4:	e03e      	b.n	800b524 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b4a6:	4b31      	ldr	r3, [pc, #196]	@ (800b56c <xTaskIncrementTick+0x154>)
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	68db      	ldr	r3, [r3, #12]
 800b4ac:	68db      	ldr	r3, [r3, #12]
 800b4ae:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b4b0:	68bb      	ldr	r3, [r7, #8]
 800b4b2:	685b      	ldr	r3, [r3, #4]
 800b4b4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b4b6:	693a      	ldr	r2, [r7, #16]
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	429a      	cmp	r2, r3
 800b4bc:	d203      	bcs.n	800b4c6 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b4be:	4a2e      	ldr	r2, [pc, #184]	@ (800b578 <xTaskIncrementTick+0x160>)
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b4c4:	e02e      	b.n	800b524 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b4c6:	68bb      	ldr	r3, [r7, #8]
 800b4c8:	3304      	adds	r3, #4
 800b4ca:	4618      	mov	r0, r3
 800b4cc:	f7fe fcb0 	bl	8009e30 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b4d0:	68bb      	ldr	r3, [r7, #8]
 800b4d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d004      	beq.n	800b4e2 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b4d8:	68bb      	ldr	r3, [r7, #8]
 800b4da:	3318      	adds	r3, #24
 800b4dc:	4618      	mov	r0, r3
 800b4de:	f7fe fca7 	bl	8009e30 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b4e2:	68bb      	ldr	r3, [r7, #8]
 800b4e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4e6:	2201      	movs	r2, #1
 800b4e8:	409a      	lsls	r2, r3
 800b4ea:	4b24      	ldr	r3, [pc, #144]	@ (800b57c <xTaskIncrementTick+0x164>)
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	4313      	orrs	r3, r2
 800b4f0:	4a22      	ldr	r2, [pc, #136]	@ (800b57c <xTaskIncrementTick+0x164>)
 800b4f2:	6013      	str	r3, [r2, #0]
 800b4f4:	68bb      	ldr	r3, [r7, #8]
 800b4f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b4f8:	4613      	mov	r3, r2
 800b4fa:	009b      	lsls	r3, r3, #2
 800b4fc:	4413      	add	r3, r2
 800b4fe:	009b      	lsls	r3, r3, #2
 800b500:	4a1f      	ldr	r2, [pc, #124]	@ (800b580 <xTaskIncrementTick+0x168>)
 800b502:	441a      	add	r2, r3
 800b504:	68bb      	ldr	r3, [r7, #8]
 800b506:	3304      	adds	r3, #4
 800b508:	4619      	mov	r1, r3
 800b50a:	4610      	mov	r0, r2
 800b50c:	f7fe fc33 	bl	8009d76 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b510:	68bb      	ldr	r3, [r7, #8]
 800b512:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b514:	4b1b      	ldr	r3, [pc, #108]	@ (800b584 <xTaskIncrementTick+0x16c>)
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b51a:	429a      	cmp	r2, r3
 800b51c:	d3b9      	bcc.n	800b492 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 800b51e:	2301      	movs	r3, #1
 800b520:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b522:	e7b6      	b.n	800b492 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b524:	4b17      	ldr	r3, [pc, #92]	@ (800b584 <xTaskIncrementTick+0x16c>)
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b52a:	4915      	ldr	r1, [pc, #84]	@ (800b580 <xTaskIncrementTick+0x168>)
 800b52c:	4613      	mov	r3, r2
 800b52e:	009b      	lsls	r3, r3, #2
 800b530:	4413      	add	r3, r2
 800b532:	009b      	lsls	r3, r3, #2
 800b534:	440b      	add	r3, r1
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	2b01      	cmp	r3, #1
 800b53a:	d907      	bls.n	800b54c <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800b53c:	2301      	movs	r3, #1
 800b53e:	617b      	str	r3, [r7, #20]
 800b540:	e004      	b.n	800b54c <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800b542:	4b11      	ldr	r3, [pc, #68]	@ (800b588 <xTaskIncrementTick+0x170>)
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	3301      	adds	r3, #1
 800b548:	4a0f      	ldr	r2, [pc, #60]	@ (800b588 <xTaskIncrementTick+0x170>)
 800b54a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800b54c:	4b0f      	ldr	r3, [pc, #60]	@ (800b58c <xTaskIncrementTick+0x174>)
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	2b00      	cmp	r3, #0
 800b552:	d001      	beq.n	800b558 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800b554:	2301      	movs	r3, #1
 800b556:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800b558:	697b      	ldr	r3, [r7, #20]
}
 800b55a:	4618      	mov	r0, r3
 800b55c:	3718      	adds	r7, #24
 800b55e:	46bd      	mov	sp, r7
 800b560:	bd80      	pop	{r7, pc}
 800b562:	bf00      	nop
 800b564:	200027e8 	.word	0x200027e8
 800b568:	200027c4 	.word	0x200027c4
 800b56c:	20002778 	.word	0x20002778
 800b570:	2000277c 	.word	0x2000277c
 800b574:	200027d8 	.word	0x200027d8
 800b578:	200027e0 	.word	0x200027e0
 800b57c:	200027c8 	.word	0x200027c8
 800b580:	200026c4 	.word	0x200026c4
 800b584:	200026c0 	.word	0x200026c0
 800b588:	200027d0 	.word	0x200027d0
 800b58c:	200027d4 	.word	0x200027d4

0800b590 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b590:	b480      	push	{r7}
 800b592:	b087      	sub	sp, #28
 800b594:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b596:	4b2b      	ldr	r3, [pc, #172]	@ (800b644 <vTaskSwitchContext+0xb4>)
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d003      	beq.n	800b5a6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b59e:	4b2a      	ldr	r3, [pc, #168]	@ (800b648 <vTaskSwitchContext+0xb8>)
 800b5a0:	2201      	movs	r2, #1
 800b5a2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b5a4:	e047      	b.n	800b636 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800b5a6:	4b28      	ldr	r3, [pc, #160]	@ (800b648 <vTaskSwitchContext+0xb8>)
 800b5a8:	2200      	movs	r2, #0
 800b5aa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b5ac:	4b27      	ldr	r3, [pc, #156]	@ (800b64c <vTaskSwitchContext+0xbc>)
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	fab3 f383 	clz	r3, r3
 800b5b8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b5ba:	7afb      	ldrb	r3, [r7, #11]
 800b5bc:	f1c3 031f 	rsb	r3, r3, #31
 800b5c0:	617b      	str	r3, [r7, #20]
 800b5c2:	4923      	ldr	r1, [pc, #140]	@ (800b650 <vTaskSwitchContext+0xc0>)
 800b5c4:	697a      	ldr	r2, [r7, #20]
 800b5c6:	4613      	mov	r3, r2
 800b5c8:	009b      	lsls	r3, r3, #2
 800b5ca:	4413      	add	r3, r2
 800b5cc:	009b      	lsls	r3, r3, #2
 800b5ce:	440b      	add	r3, r1
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d10d      	bne.n	800b5f2 <vTaskSwitchContext+0x62>
	__asm volatile
 800b5d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5da:	b672      	cpsid	i
 800b5dc:	f383 8811 	msr	BASEPRI, r3
 800b5e0:	f3bf 8f6f 	isb	sy
 800b5e4:	f3bf 8f4f 	dsb	sy
 800b5e8:	b662      	cpsie	i
 800b5ea:	607b      	str	r3, [r7, #4]
}
 800b5ec:	bf00      	nop
 800b5ee:	bf00      	nop
 800b5f0:	e7fd      	b.n	800b5ee <vTaskSwitchContext+0x5e>
 800b5f2:	697a      	ldr	r2, [r7, #20]
 800b5f4:	4613      	mov	r3, r2
 800b5f6:	009b      	lsls	r3, r3, #2
 800b5f8:	4413      	add	r3, r2
 800b5fa:	009b      	lsls	r3, r3, #2
 800b5fc:	4a14      	ldr	r2, [pc, #80]	@ (800b650 <vTaskSwitchContext+0xc0>)
 800b5fe:	4413      	add	r3, r2
 800b600:	613b      	str	r3, [r7, #16]
 800b602:	693b      	ldr	r3, [r7, #16]
 800b604:	685b      	ldr	r3, [r3, #4]
 800b606:	685a      	ldr	r2, [r3, #4]
 800b608:	693b      	ldr	r3, [r7, #16]
 800b60a:	605a      	str	r2, [r3, #4]
 800b60c:	693b      	ldr	r3, [r7, #16]
 800b60e:	685a      	ldr	r2, [r3, #4]
 800b610:	693b      	ldr	r3, [r7, #16]
 800b612:	3308      	adds	r3, #8
 800b614:	429a      	cmp	r2, r3
 800b616:	d104      	bne.n	800b622 <vTaskSwitchContext+0x92>
 800b618:	693b      	ldr	r3, [r7, #16]
 800b61a:	685b      	ldr	r3, [r3, #4]
 800b61c:	685a      	ldr	r2, [r3, #4]
 800b61e:	693b      	ldr	r3, [r7, #16]
 800b620:	605a      	str	r2, [r3, #4]
 800b622:	693b      	ldr	r3, [r7, #16]
 800b624:	685b      	ldr	r3, [r3, #4]
 800b626:	68db      	ldr	r3, [r3, #12]
 800b628:	4a0a      	ldr	r2, [pc, #40]	@ (800b654 <vTaskSwitchContext+0xc4>)
 800b62a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b62c:	4b09      	ldr	r3, [pc, #36]	@ (800b654 <vTaskSwitchContext+0xc4>)
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	334c      	adds	r3, #76	@ 0x4c
 800b632:	4a09      	ldr	r2, [pc, #36]	@ (800b658 <vTaskSwitchContext+0xc8>)
 800b634:	6013      	str	r3, [r2, #0]
}
 800b636:	bf00      	nop
 800b638:	371c      	adds	r7, #28
 800b63a:	46bd      	mov	sp, r7
 800b63c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b640:	4770      	bx	lr
 800b642:	bf00      	nop
 800b644:	200027e8 	.word	0x200027e8
 800b648:	200027d4 	.word	0x200027d4
 800b64c:	200027c8 	.word	0x200027c8
 800b650:	200026c4 	.word	0x200026c4
 800b654:	200026c0 	.word	0x200026c0
 800b658:	2000001c 	.word	0x2000001c

0800b65c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b084      	sub	sp, #16
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
 800b664:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d10d      	bne.n	800b688 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 800b66c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b670:	b672      	cpsid	i
 800b672:	f383 8811 	msr	BASEPRI, r3
 800b676:	f3bf 8f6f 	isb	sy
 800b67a:	f3bf 8f4f 	dsb	sy
 800b67e:	b662      	cpsie	i
 800b680:	60fb      	str	r3, [r7, #12]
}
 800b682:	bf00      	nop
 800b684:	bf00      	nop
 800b686:	e7fd      	b.n	800b684 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b688:	4b07      	ldr	r3, [pc, #28]	@ (800b6a8 <vTaskPlaceOnEventList+0x4c>)
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	3318      	adds	r3, #24
 800b68e:	4619      	mov	r1, r3
 800b690:	6878      	ldr	r0, [r7, #4]
 800b692:	f7fe fb94 	bl	8009dbe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b696:	2101      	movs	r1, #1
 800b698:	6838      	ldr	r0, [r7, #0]
 800b69a:	f000 fbb3 	bl	800be04 <prvAddCurrentTaskToDelayedList>
}
 800b69e:	bf00      	nop
 800b6a0:	3710      	adds	r7, #16
 800b6a2:	46bd      	mov	sp, r7
 800b6a4:	bd80      	pop	{r7, pc}
 800b6a6:	bf00      	nop
 800b6a8:	200026c0 	.word	0x200026c0

0800b6ac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	b086      	sub	sp, #24
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	68db      	ldr	r3, [r3, #12]
 800b6b8:	68db      	ldr	r3, [r3, #12]
 800b6ba:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b6bc:	693b      	ldr	r3, [r7, #16]
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d10d      	bne.n	800b6de <xTaskRemoveFromEventList+0x32>
	__asm volatile
 800b6c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6c6:	b672      	cpsid	i
 800b6c8:	f383 8811 	msr	BASEPRI, r3
 800b6cc:	f3bf 8f6f 	isb	sy
 800b6d0:	f3bf 8f4f 	dsb	sy
 800b6d4:	b662      	cpsie	i
 800b6d6:	60fb      	str	r3, [r7, #12]
}
 800b6d8:	bf00      	nop
 800b6da:	bf00      	nop
 800b6dc:	e7fd      	b.n	800b6da <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b6de:	693b      	ldr	r3, [r7, #16]
 800b6e0:	3318      	adds	r3, #24
 800b6e2:	4618      	mov	r0, r3
 800b6e4:	f7fe fba4 	bl	8009e30 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b6e8:	4b1d      	ldr	r3, [pc, #116]	@ (800b760 <xTaskRemoveFromEventList+0xb4>)
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d11c      	bne.n	800b72a <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b6f0:	693b      	ldr	r3, [r7, #16]
 800b6f2:	3304      	adds	r3, #4
 800b6f4:	4618      	mov	r0, r3
 800b6f6:	f7fe fb9b 	bl	8009e30 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b6fa:	693b      	ldr	r3, [r7, #16]
 800b6fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6fe:	2201      	movs	r2, #1
 800b700:	409a      	lsls	r2, r3
 800b702:	4b18      	ldr	r3, [pc, #96]	@ (800b764 <xTaskRemoveFromEventList+0xb8>)
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	4313      	orrs	r3, r2
 800b708:	4a16      	ldr	r2, [pc, #88]	@ (800b764 <xTaskRemoveFromEventList+0xb8>)
 800b70a:	6013      	str	r3, [r2, #0]
 800b70c:	693b      	ldr	r3, [r7, #16]
 800b70e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b710:	4613      	mov	r3, r2
 800b712:	009b      	lsls	r3, r3, #2
 800b714:	4413      	add	r3, r2
 800b716:	009b      	lsls	r3, r3, #2
 800b718:	4a13      	ldr	r2, [pc, #76]	@ (800b768 <xTaskRemoveFromEventList+0xbc>)
 800b71a:	441a      	add	r2, r3
 800b71c:	693b      	ldr	r3, [r7, #16]
 800b71e:	3304      	adds	r3, #4
 800b720:	4619      	mov	r1, r3
 800b722:	4610      	mov	r0, r2
 800b724:	f7fe fb27 	bl	8009d76 <vListInsertEnd>
 800b728:	e005      	b.n	800b736 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b72a:	693b      	ldr	r3, [r7, #16]
 800b72c:	3318      	adds	r3, #24
 800b72e:	4619      	mov	r1, r3
 800b730:	480e      	ldr	r0, [pc, #56]	@ (800b76c <xTaskRemoveFromEventList+0xc0>)
 800b732:	f7fe fb20 	bl	8009d76 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b736:	693b      	ldr	r3, [r7, #16]
 800b738:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b73a:	4b0d      	ldr	r3, [pc, #52]	@ (800b770 <xTaskRemoveFromEventList+0xc4>)
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b740:	429a      	cmp	r2, r3
 800b742:	d905      	bls.n	800b750 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b744:	2301      	movs	r3, #1
 800b746:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b748:	4b0a      	ldr	r3, [pc, #40]	@ (800b774 <xTaskRemoveFromEventList+0xc8>)
 800b74a:	2201      	movs	r2, #1
 800b74c:	601a      	str	r2, [r3, #0]
 800b74e:	e001      	b.n	800b754 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800b750:	2300      	movs	r3, #0
 800b752:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b754:	697b      	ldr	r3, [r7, #20]
}
 800b756:	4618      	mov	r0, r3
 800b758:	3718      	adds	r7, #24
 800b75a:	46bd      	mov	sp, r7
 800b75c:	bd80      	pop	{r7, pc}
 800b75e:	bf00      	nop
 800b760:	200027e8 	.word	0x200027e8
 800b764:	200027c8 	.word	0x200027c8
 800b768:	200026c4 	.word	0x200026c4
 800b76c:	20002780 	.word	0x20002780
 800b770:	200026c0 	.word	0x200026c0
 800b774:	200027d4 	.word	0x200027d4

0800b778 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b778:	b480      	push	{r7}
 800b77a:	b083      	sub	sp, #12
 800b77c:	af00      	add	r7, sp, #0
 800b77e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b780:	4b06      	ldr	r3, [pc, #24]	@ (800b79c <vTaskInternalSetTimeOutState+0x24>)
 800b782:	681a      	ldr	r2, [r3, #0]
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b788:	4b05      	ldr	r3, [pc, #20]	@ (800b7a0 <vTaskInternalSetTimeOutState+0x28>)
 800b78a:	681a      	ldr	r2, [r3, #0]
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	605a      	str	r2, [r3, #4]
}
 800b790:	bf00      	nop
 800b792:	370c      	adds	r7, #12
 800b794:	46bd      	mov	sp, r7
 800b796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b79a:	4770      	bx	lr
 800b79c:	200027d8 	.word	0x200027d8
 800b7a0:	200027c4 	.word	0x200027c4

0800b7a4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b7a4:	b580      	push	{r7, lr}
 800b7a6:	b088      	sub	sp, #32
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	6078      	str	r0, [r7, #4]
 800b7ac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d10d      	bne.n	800b7d0 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 800b7b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7b8:	b672      	cpsid	i
 800b7ba:	f383 8811 	msr	BASEPRI, r3
 800b7be:	f3bf 8f6f 	isb	sy
 800b7c2:	f3bf 8f4f 	dsb	sy
 800b7c6:	b662      	cpsie	i
 800b7c8:	613b      	str	r3, [r7, #16]
}
 800b7ca:	bf00      	nop
 800b7cc:	bf00      	nop
 800b7ce:	e7fd      	b.n	800b7cc <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800b7d0:	683b      	ldr	r3, [r7, #0]
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d10d      	bne.n	800b7f2 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 800b7d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7da:	b672      	cpsid	i
 800b7dc:	f383 8811 	msr	BASEPRI, r3
 800b7e0:	f3bf 8f6f 	isb	sy
 800b7e4:	f3bf 8f4f 	dsb	sy
 800b7e8:	b662      	cpsie	i
 800b7ea:	60fb      	str	r3, [r7, #12]
}
 800b7ec:	bf00      	nop
 800b7ee:	bf00      	nop
 800b7f0:	e7fd      	b.n	800b7ee <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 800b7f2:	f000 fc7b 	bl	800c0ec <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b7f6:	4b1d      	ldr	r3, [pc, #116]	@ (800b86c <xTaskCheckForTimeOut+0xc8>)
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	685b      	ldr	r3, [r3, #4]
 800b800:	69ba      	ldr	r2, [r7, #24]
 800b802:	1ad3      	subs	r3, r2, r3
 800b804:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b806:	683b      	ldr	r3, [r7, #0]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b80e:	d102      	bne.n	800b816 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b810:	2300      	movs	r3, #0
 800b812:	61fb      	str	r3, [r7, #28]
 800b814:	e023      	b.n	800b85e <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	681a      	ldr	r2, [r3, #0]
 800b81a:	4b15      	ldr	r3, [pc, #84]	@ (800b870 <xTaskCheckForTimeOut+0xcc>)
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	429a      	cmp	r2, r3
 800b820:	d007      	beq.n	800b832 <xTaskCheckForTimeOut+0x8e>
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	685b      	ldr	r3, [r3, #4]
 800b826:	69ba      	ldr	r2, [r7, #24]
 800b828:	429a      	cmp	r2, r3
 800b82a:	d302      	bcc.n	800b832 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b82c:	2301      	movs	r3, #1
 800b82e:	61fb      	str	r3, [r7, #28]
 800b830:	e015      	b.n	800b85e <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b832:	683b      	ldr	r3, [r7, #0]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	697a      	ldr	r2, [r7, #20]
 800b838:	429a      	cmp	r2, r3
 800b83a:	d20b      	bcs.n	800b854 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b83c:	683b      	ldr	r3, [r7, #0]
 800b83e:	681a      	ldr	r2, [r3, #0]
 800b840:	697b      	ldr	r3, [r7, #20]
 800b842:	1ad2      	subs	r2, r2, r3
 800b844:	683b      	ldr	r3, [r7, #0]
 800b846:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b848:	6878      	ldr	r0, [r7, #4]
 800b84a:	f7ff ff95 	bl	800b778 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b84e:	2300      	movs	r3, #0
 800b850:	61fb      	str	r3, [r7, #28]
 800b852:	e004      	b.n	800b85e <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 800b854:	683b      	ldr	r3, [r7, #0]
 800b856:	2200      	movs	r2, #0
 800b858:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b85a:	2301      	movs	r3, #1
 800b85c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b85e:	f000 fc7b 	bl	800c158 <vPortExitCritical>

	return xReturn;
 800b862:	69fb      	ldr	r3, [r7, #28]
}
 800b864:	4618      	mov	r0, r3
 800b866:	3720      	adds	r7, #32
 800b868:	46bd      	mov	sp, r7
 800b86a:	bd80      	pop	{r7, pc}
 800b86c:	200027c4 	.word	0x200027c4
 800b870:	200027d8 	.word	0x200027d8

0800b874 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b874:	b480      	push	{r7}
 800b876:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b878:	4b03      	ldr	r3, [pc, #12]	@ (800b888 <vTaskMissedYield+0x14>)
 800b87a:	2201      	movs	r2, #1
 800b87c:	601a      	str	r2, [r3, #0]
}
 800b87e:	bf00      	nop
 800b880:	46bd      	mov	sp, r7
 800b882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b886:	4770      	bx	lr
 800b888:	200027d4 	.word	0x200027d4

0800b88c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b88c:	b580      	push	{r7, lr}
 800b88e:	b082      	sub	sp, #8
 800b890:	af00      	add	r7, sp, #0
 800b892:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b894:	f000 f852 	bl	800b93c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b898:	4b06      	ldr	r3, [pc, #24]	@ (800b8b4 <prvIdleTask+0x28>)
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	2b01      	cmp	r3, #1
 800b89e:	d9f9      	bls.n	800b894 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b8a0:	4b05      	ldr	r3, [pc, #20]	@ (800b8b8 <prvIdleTask+0x2c>)
 800b8a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b8a6:	601a      	str	r2, [r3, #0]
 800b8a8:	f3bf 8f4f 	dsb	sy
 800b8ac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b8b0:	e7f0      	b.n	800b894 <prvIdleTask+0x8>
 800b8b2:	bf00      	nop
 800b8b4:	200026c4 	.word	0x200026c4
 800b8b8:	e000ed04 	.word	0xe000ed04

0800b8bc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b8bc:	b580      	push	{r7, lr}
 800b8be:	b082      	sub	sp, #8
 800b8c0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b8c2:	2300      	movs	r3, #0
 800b8c4:	607b      	str	r3, [r7, #4]
 800b8c6:	e00c      	b.n	800b8e2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b8c8:	687a      	ldr	r2, [r7, #4]
 800b8ca:	4613      	mov	r3, r2
 800b8cc:	009b      	lsls	r3, r3, #2
 800b8ce:	4413      	add	r3, r2
 800b8d0:	009b      	lsls	r3, r3, #2
 800b8d2:	4a12      	ldr	r2, [pc, #72]	@ (800b91c <prvInitialiseTaskLists+0x60>)
 800b8d4:	4413      	add	r3, r2
 800b8d6:	4618      	mov	r0, r3
 800b8d8:	f7fe fa20 	bl	8009d1c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	3301      	adds	r3, #1
 800b8e0:	607b      	str	r3, [r7, #4]
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	2b06      	cmp	r3, #6
 800b8e6:	d9ef      	bls.n	800b8c8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b8e8:	480d      	ldr	r0, [pc, #52]	@ (800b920 <prvInitialiseTaskLists+0x64>)
 800b8ea:	f7fe fa17 	bl	8009d1c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b8ee:	480d      	ldr	r0, [pc, #52]	@ (800b924 <prvInitialiseTaskLists+0x68>)
 800b8f0:	f7fe fa14 	bl	8009d1c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b8f4:	480c      	ldr	r0, [pc, #48]	@ (800b928 <prvInitialiseTaskLists+0x6c>)
 800b8f6:	f7fe fa11 	bl	8009d1c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b8fa:	480c      	ldr	r0, [pc, #48]	@ (800b92c <prvInitialiseTaskLists+0x70>)
 800b8fc:	f7fe fa0e 	bl	8009d1c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b900:	480b      	ldr	r0, [pc, #44]	@ (800b930 <prvInitialiseTaskLists+0x74>)
 800b902:	f7fe fa0b 	bl	8009d1c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b906:	4b0b      	ldr	r3, [pc, #44]	@ (800b934 <prvInitialiseTaskLists+0x78>)
 800b908:	4a05      	ldr	r2, [pc, #20]	@ (800b920 <prvInitialiseTaskLists+0x64>)
 800b90a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b90c:	4b0a      	ldr	r3, [pc, #40]	@ (800b938 <prvInitialiseTaskLists+0x7c>)
 800b90e:	4a05      	ldr	r2, [pc, #20]	@ (800b924 <prvInitialiseTaskLists+0x68>)
 800b910:	601a      	str	r2, [r3, #0]
}
 800b912:	bf00      	nop
 800b914:	3708      	adds	r7, #8
 800b916:	46bd      	mov	sp, r7
 800b918:	bd80      	pop	{r7, pc}
 800b91a:	bf00      	nop
 800b91c:	200026c4 	.word	0x200026c4
 800b920:	20002750 	.word	0x20002750
 800b924:	20002764 	.word	0x20002764
 800b928:	20002780 	.word	0x20002780
 800b92c:	20002794 	.word	0x20002794
 800b930:	200027ac 	.word	0x200027ac
 800b934:	20002778 	.word	0x20002778
 800b938:	2000277c 	.word	0x2000277c

0800b93c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b93c:	b580      	push	{r7, lr}
 800b93e:	b082      	sub	sp, #8
 800b940:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b942:	e019      	b.n	800b978 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b944:	f000 fbd2 	bl	800c0ec <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b948:	4b10      	ldr	r3, [pc, #64]	@ (800b98c <prvCheckTasksWaitingTermination+0x50>)
 800b94a:	68db      	ldr	r3, [r3, #12]
 800b94c:	68db      	ldr	r3, [r3, #12]
 800b94e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	3304      	adds	r3, #4
 800b954:	4618      	mov	r0, r3
 800b956:	f7fe fa6b 	bl	8009e30 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b95a:	4b0d      	ldr	r3, [pc, #52]	@ (800b990 <prvCheckTasksWaitingTermination+0x54>)
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	3b01      	subs	r3, #1
 800b960:	4a0b      	ldr	r2, [pc, #44]	@ (800b990 <prvCheckTasksWaitingTermination+0x54>)
 800b962:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b964:	4b0b      	ldr	r3, [pc, #44]	@ (800b994 <prvCheckTasksWaitingTermination+0x58>)
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	3b01      	subs	r3, #1
 800b96a:	4a0a      	ldr	r2, [pc, #40]	@ (800b994 <prvCheckTasksWaitingTermination+0x58>)
 800b96c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b96e:	f000 fbf3 	bl	800c158 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b972:	6878      	ldr	r0, [r7, #4]
 800b974:	f000 f810 	bl	800b998 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b978:	4b06      	ldr	r3, [pc, #24]	@ (800b994 <prvCheckTasksWaitingTermination+0x58>)
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d1e1      	bne.n	800b944 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b980:	bf00      	nop
 800b982:	bf00      	nop
 800b984:	3708      	adds	r7, #8
 800b986:	46bd      	mov	sp, r7
 800b988:	bd80      	pop	{r7, pc}
 800b98a:	bf00      	nop
 800b98c:	20002794 	.word	0x20002794
 800b990:	200027c0 	.word	0x200027c0
 800b994:	200027a8 	.word	0x200027a8

0800b998 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b998:	b580      	push	{r7, lr}
 800b99a:	b084      	sub	sp, #16
 800b99c:	af00      	add	r7, sp, #0
 800b99e:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	334c      	adds	r3, #76	@ 0x4c
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	f001 f9bb 	bl	800cd20 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d108      	bne.n	800b9c6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	f000 fd93 	bl	800c4e4 <vPortFree>
				vPortFree( pxTCB );
 800b9be:	6878      	ldr	r0, [r7, #4]
 800b9c0:	f000 fd90 	bl	800c4e4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b9c4:	e01b      	b.n	800b9fe <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800b9cc:	2b01      	cmp	r3, #1
 800b9ce:	d103      	bne.n	800b9d8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b9d0:	6878      	ldr	r0, [r7, #4]
 800b9d2:	f000 fd87 	bl	800c4e4 <vPortFree>
	}
 800b9d6:	e012      	b.n	800b9fe <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800b9de:	2b02      	cmp	r3, #2
 800b9e0:	d00d      	beq.n	800b9fe <prvDeleteTCB+0x66>
	__asm volatile
 800b9e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9e6:	b672      	cpsid	i
 800b9e8:	f383 8811 	msr	BASEPRI, r3
 800b9ec:	f3bf 8f6f 	isb	sy
 800b9f0:	f3bf 8f4f 	dsb	sy
 800b9f4:	b662      	cpsie	i
 800b9f6:	60fb      	str	r3, [r7, #12]
}
 800b9f8:	bf00      	nop
 800b9fa:	bf00      	nop
 800b9fc:	e7fd      	b.n	800b9fa <prvDeleteTCB+0x62>
	}
 800b9fe:	bf00      	nop
 800ba00:	3710      	adds	r7, #16
 800ba02:	46bd      	mov	sp, r7
 800ba04:	bd80      	pop	{r7, pc}
	...

0800ba08 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ba08:	b480      	push	{r7}
 800ba0a:	b083      	sub	sp, #12
 800ba0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ba0e:	4b0c      	ldr	r3, [pc, #48]	@ (800ba40 <prvResetNextTaskUnblockTime+0x38>)
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d104      	bne.n	800ba22 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ba18:	4b0a      	ldr	r3, [pc, #40]	@ (800ba44 <prvResetNextTaskUnblockTime+0x3c>)
 800ba1a:	f04f 32ff 	mov.w	r2, #4294967295
 800ba1e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ba20:	e008      	b.n	800ba34 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba22:	4b07      	ldr	r3, [pc, #28]	@ (800ba40 <prvResetNextTaskUnblockTime+0x38>)
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	68db      	ldr	r3, [r3, #12]
 800ba28:	68db      	ldr	r3, [r3, #12]
 800ba2a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	685b      	ldr	r3, [r3, #4]
 800ba30:	4a04      	ldr	r2, [pc, #16]	@ (800ba44 <prvResetNextTaskUnblockTime+0x3c>)
 800ba32:	6013      	str	r3, [r2, #0]
}
 800ba34:	bf00      	nop
 800ba36:	370c      	adds	r7, #12
 800ba38:	46bd      	mov	sp, r7
 800ba3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba3e:	4770      	bx	lr
 800ba40:	20002778 	.word	0x20002778
 800ba44:	200027e0 	.word	0x200027e0

0800ba48 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ba48:	b480      	push	{r7}
 800ba4a:	b083      	sub	sp, #12
 800ba4c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ba4e:	4b0b      	ldr	r3, [pc, #44]	@ (800ba7c <xTaskGetSchedulerState+0x34>)
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d102      	bne.n	800ba5c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ba56:	2301      	movs	r3, #1
 800ba58:	607b      	str	r3, [r7, #4]
 800ba5a:	e008      	b.n	800ba6e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ba5c:	4b08      	ldr	r3, [pc, #32]	@ (800ba80 <xTaskGetSchedulerState+0x38>)
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d102      	bne.n	800ba6a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ba64:	2302      	movs	r3, #2
 800ba66:	607b      	str	r3, [r7, #4]
 800ba68:	e001      	b.n	800ba6e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ba6a:	2300      	movs	r3, #0
 800ba6c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ba6e:	687b      	ldr	r3, [r7, #4]
	}
 800ba70:	4618      	mov	r0, r3
 800ba72:	370c      	adds	r7, #12
 800ba74:	46bd      	mov	sp, r7
 800ba76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7a:	4770      	bx	lr
 800ba7c:	200027cc 	.word	0x200027cc
 800ba80:	200027e8 	.word	0x200027e8

0800ba84 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800ba84:	b580      	push	{r7, lr}
 800ba86:	b084      	sub	sp, #16
 800ba88:	af00      	add	r7, sp, #0
 800ba8a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800ba90:	2300      	movs	r3, #0
 800ba92:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d069      	beq.n	800bb6e <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ba9a:	68bb      	ldr	r3, [r7, #8]
 800ba9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba9e:	4b36      	ldr	r3, [pc, #216]	@ (800bb78 <xTaskPriorityInherit+0xf4>)
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800baa4:	429a      	cmp	r2, r3
 800baa6:	d259      	bcs.n	800bb5c <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800baa8:	68bb      	ldr	r3, [r7, #8]
 800baaa:	699b      	ldr	r3, [r3, #24]
 800baac:	2b00      	cmp	r3, #0
 800baae:	db06      	blt.n	800babe <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bab0:	4b31      	ldr	r3, [pc, #196]	@ (800bb78 <xTaskPriorityInherit+0xf4>)
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bab6:	f1c3 0207 	rsb	r2, r3, #7
 800baba:	68bb      	ldr	r3, [r7, #8]
 800babc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800babe:	68bb      	ldr	r3, [r7, #8]
 800bac0:	6959      	ldr	r1, [r3, #20]
 800bac2:	68bb      	ldr	r3, [r7, #8]
 800bac4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bac6:	4613      	mov	r3, r2
 800bac8:	009b      	lsls	r3, r3, #2
 800baca:	4413      	add	r3, r2
 800bacc:	009b      	lsls	r3, r3, #2
 800bace:	4a2b      	ldr	r2, [pc, #172]	@ (800bb7c <xTaskPriorityInherit+0xf8>)
 800bad0:	4413      	add	r3, r2
 800bad2:	4299      	cmp	r1, r3
 800bad4:	d13a      	bne.n	800bb4c <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bad6:	68bb      	ldr	r3, [r7, #8]
 800bad8:	3304      	adds	r3, #4
 800bada:	4618      	mov	r0, r3
 800badc:	f7fe f9a8 	bl	8009e30 <uxListRemove>
 800bae0:	4603      	mov	r3, r0
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d115      	bne.n	800bb12 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800bae6:	68bb      	ldr	r3, [r7, #8]
 800bae8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800baea:	4924      	ldr	r1, [pc, #144]	@ (800bb7c <xTaskPriorityInherit+0xf8>)
 800baec:	4613      	mov	r3, r2
 800baee:	009b      	lsls	r3, r3, #2
 800baf0:	4413      	add	r3, r2
 800baf2:	009b      	lsls	r3, r3, #2
 800baf4:	440b      	add	r3, r1
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d10a      	bne.n	800bb12 <xTaskPriorityInherit+0x8e>
 800bafc:	68bb      	ldr	r3, [r7, #8]
 800bafe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb00:	2201      	movs	r2, #1
 800bb02:	fa02 f303 	lsl.w	r3, r2, r3
 800bb06:	43da      	mvns	r2, r3
 800bb08:	4b1d      	ldr	r3, [pc, #116]	@ (800bb80 <xTaskPriorityInherit+0xfc>)
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	4013      	ands	r3, r2
 800bb0e:	4a1c      	ldr	r2, [pc, #112]	@ (800bb80 <xTaskPriorityInherit+0xfc>)
 800bb10:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bb12:	4b19      	ldr	r3, [pc, #100]	@ (800bb78 <xTaskPriorityInherit+0xf4>)
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb18:	68bb      	ldr	r3, [r7, #8]
 800bb1a:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800bb1c:	68bb      	ldr	r3, [r7, #8]
 800bb1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb20:	2201      	movs	r2, #1
 800bb22:	409a      	lsls	r2, r3
 800bb24:	4b16      	ldr	r3, [pc, #88]	@ (800bb80 <xTaskPriorityInherit+0xfc>)
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	4313      	orrs	r3, r2
 800bb2a:	4a15      	ldr	r2, [pc, #84]	@ (800bb80 <xTaskPriorityInherit+0xfc>)
 800bb2c:	6013      	str	r3, [r2, #0]
 800bb2e:	68bb      	ldr	r3, [r7, #8]
 800bb30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb32:	4613      	mov	r3, r2
 800bb34:	009b      	lsls	r3, r3, #2
 800bb36:	4413      	add	r3, r2
 800bb38:	009b      	lsls	r3, r3, #2
 800bb3a:	4a10      	ldr	r2, [pc, #64]	@ (800bb7c <xTaskPriorityInherit+0xf8>)
 800bb3c:	441a      	add	r2, r3
 800bb3e:	68bb      	ldr	r3, [r7, #8]
 800bb40:	3304      	adds	r3, #4
 800bb42:	4619      	mov	r1, r3
 800bb44:	4610      	mov	r0, r2
 800bb46:	f7fe f916 	bl	8009d76 <vListInsertEnd>
 800bb4a:	e004      	b.n	800bb56 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bb4c:	4b0a      	ldr	r3, [pc, #40]	@ (800bb78 <xTaskPriorityInherit+0xf4>)
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb52:	68bb      	ldr	r3, [r7, #8]
 800bb54:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800bb56:	2301      	movs	r3, #1
 800bb58:	60fb      	str	r3, [r7, #12]
 800bb5a:	e008      	b.n	800bb6e <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800bb5c:	68bb      	ldr	r3, [r7, #8]
 800bb5e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bb60:	4b05      	ldr	r3, [pc, #20]	@ (800bb78 <xTaskPriorityInherit+0xf4>)
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb66:	429a      	cmp	r2, r3
 800bb68:	d201      	bcs.n	800bb6e <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800bb6a:	2301      	movs	r3, #1
 800bb6c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bb6e:	68fb      	ldr	r3, [r7, #12]
	}
 800bb70:	4618      	mov	r0, r3
 800bb72:	3710      	adds	r7, #16
 800bb74:	46bd      	mov	sp, r7
 800bb76:	bd80      	pop	{r7, pc}
 800bb78:	200026c0 	.word	0x200026c0
 800bb7c:	200026c4 	.word	0x200026c4
 800bb80:	200027c8 	.word	0x200027c8

0800bb84 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800bb84:	b580      	push	{r7, lr}
 800bb86:	b086      	sub	sp, #24
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800bb90:	2300      	movs	r3, #0
 800bb92:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d074      	beq.n	800bc84 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800bb9a:	4b3d      	ldr	r3, [pc, #244]	@ (800bc90 <xTaskPriorityDisinherit+0x10c>)
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	693a      	ldr	r2, [r7, #16]
 800bba0:	429a      	cmp	r2, r3
 800bba2:	d00d      	beq.n	800bbc0 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 800bba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bba8:	b672      	cpsid	i
 800bbaa:	f383 8811 	msr	BASEPRI, r3
 800bbae:	f3bf 8f6f 	isb	sy
 800bbb2:	f3bf 8f4f 	dsb	sy
 800bbb6:	b662      	cpsie	i
 800bbb8:	60fb      	str	r3, [r7, #12]
}
 800bbba:	bf00      	nop
 800bbbc:	bf00      	nop
 800bbbe:	e7fd      	b.n	800bbbc <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800bbc0:	693b      	ldr	r3, [r7, #16]
 800bbc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d10d      	bne.n	800bbe4 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 800bbc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbcc:	b672      	cpsid	i
 800bbce:	f383 8811 	msr	BASEPRI, r3
 800bbd2:	f3bf 8f6f 	isb	sy
 800bbd6:	f3bf 8f4f 	dsb	sy
 800bbda:	b662      	cpsie	i
 800bbdc:	60bb      	str	r3, [r7, #8]
}
 800bbde:	bf00      	nop
 800bbe0:	bf00      	nop
 800bbe2:	e7fd      	b.n	800bbe0 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 800bbe4:	693b      	ldr	r3, [r7, #16]
 800bbe6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bbe8:	1e5a      	subs	r2, r3, #1
 800bbea:	693b      	ldr	r3, [r7, #16]
 800bbec:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bbee:	693b      	ldr	r3, [r7, #16]
 800bbf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bbf2:	693b      	ldr	r3, [r7, #16]
 800bbf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bbf6:	429a      	cmp	r2, r3
 800bbf8:	d044      	beq.n	800bc84 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800bbfa:	693b      	ldr	r3, [r7, #16]
 800bbfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d140      	bne.n	800bc84 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bc02:	693b      	ldr	r3, [r7, #16]
 800bc04:	3304      	adds	r3, #4
 800bc06:	4618      	mov	r0, r3
 800bc08:	f7fe f912 	bl	8009e30 <uxListRemove>
 800bc0c:	4603      	mov	r3, r0
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d115      	bne.n	800bc3e <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800bc12:	693b      	ldr	r3, [r7, #16]
 800bc14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bc16:	491f      	ldr	r1, [pc, #124]	@ (800bc94 <xTaskPriorityDisinherit+0x110>)
 800bc18:	4613      	mov	r3, r2
 800bc1a:	009b      	lsls	r3, r3, #2
 800bc1c:	4413      	add	r3, r2
 800bc1e:	009b      	lsls	r3, r3, #2
 800bc20:	440b      	add	r3, r1
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d10a      	bne.n	800bc3e <xTaskPriorityDisinherit+0xba>
 800bc28:	693b      	ldr	r3, [r7, #16]
 800bc2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc2c:	2201      	movs	r2, #1
 800bc2e:	fa02 f303 	lsl.w	r3, r2, r3
 800bc32:	43da      	mvns	r2, r3
 800bc34:	4b18      	ldr	r3, [pc, #96]	@ (800bc98 <xTaskPriorityDisinherit+0x114>)
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	4013      	ands	r3, r2
 800bc3a:	4a17      	ldr	r2, [pc, #92]	@ (800bc98 <xTaskPriorityDisinherit+0x114>)
 800bc3c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bc3e:	693b      	ldr	r3, [r7, #16]
 800bc40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bc42:	693b      	ldr	r3, [r7, #16]
 800bc44:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bc46:	693b      	ldr	r3, [r7, #16]
 800bc48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc4a:	f1c3 0207 	rsb	r2, r3, #7
 800bc4e:	693b      	ldr	r3, [r7, #16]
 800bc50:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800bc52:	693b      	ldr	r3, [r7, #16]
 800bc54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc56:	2201      	movs	r2, #1
 800bc58:	409a      	lsls	r2, r3
 800bc5a:	4b0f      	ldr	r3, [pc, #60]	@ (800bc98 <xTaskPriorityDisinherit+0x114>)
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	4313      	orrs	r3, r2
 800bc60:	4a0d      	ldr	r2, [pc, #52]	@ (800bc98 <xTaskPriorityDisinherit+0x114>)
 800bc62:	6013      	str	r3, [r2, #0]
 800bc64:	693b      	ldr	r3, [r7, #16]
 800bc66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bc68:	4613      	mov	r3, r2
 800bc6a:	009b      	lsls	r3, r3, #2
 800bc6c:	4413      	add	r3, r2
 800bc6e:	009b      	lsls	r3, r3, #2
 800bc70:	4a08      	ldr	r2, [pc, #32]	@ (800bc94 <xTaskPriorityDisinherit+0x110>)
 800bc72:	441a      	add	r2, r3
 800bc74:	693b      	ldr	r3, [r7, #16]
 800bc76:	3304      	adds	r3, #4
 800bc78:	4619      	mov	r1, r3
 800bc7a:	4610      	mov	r0, r2
 800bc7c:	f7fe f87b 	bl	8009d76 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800bc80:	2301      	movs	r3, #1
 800bc82:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bc84:	697b      	ldr	r3, [r7, #20]
	}
 800bc86:	4618      	mov	r0, r3
 800bc88:	3718      	adds	r7, #24
 800bc8a:	46bd      	mov	sp, r7
 800bc8c:	bd80      	pop	{r7, pc}
 800bc8e:	bf00      	nop
 800bc90:	200026c0 	.word	0x200026c0
 800bc94:	200026c4 	.word	0x200026c4
 800bc98:	200027c8 	.word	0x200027c8

0800bc9c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800bc9c:	b580      	push	{r7, lr}
 800bc9e:	b088      	sub	sp, #32
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	6078      	str	r0, [r7, #4]
 800bca4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800bcaa:	2301      	movs	r3, #1
 800bcac:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	f000 8089 	beq.w	800bdc8 <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800bcb6:	69bb      	ldr	r3, [r7, #24]
 800bcb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d10d      	bne.n	800bcda <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 800bcbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcc2:	b672      	cpsid	i
 800bcc4:	f383 8811 	msr	BASEPRI, r3
 800bcc8:	f3bf 8f6f 	isb	sy
 800bccc:	f3bf 8f4f 	dsb	sy
 800bcd0:	b662      	cpsie	i
 800bcd2:	60fb      	str	r3, [r7, #12]
}
 800bcd4:	bf00      	nop
 800bcd6:	bf00      	nop
 800bcd8:	e7fd      	b.n	800bcd6 <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800bcda:	69bb      	ldr	r3, [r7, #24]
 800bcdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bcde:	683a      	ldr	r2, [r7, #0]
 800bce0:	429a      	cmp	r2, r3
 800bce2:	d902      	bls.n	800bcea <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800bce4:	683b      	ldr	r3, [r7, #0]
 800bce6:	61fb      	str	r3, [r7, #28]
 800bce8:	e002      	b.n	800bcf0 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800bcea:	69bb      	ldr	r3, [r7, #24]
 800bcec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bcee:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800bcf0:	69bb      	ldr	r3, [r7, #24]
 800bcf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcf4:	69fa      	ldr	r2, [r7, #28]
 800bcf6:	429a      	cmp	r2, r3
 800bcf8:	d066      	beq.n	800bdc8 <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800bcfa:	69bb      	ldr	r3, [r7, #24]
 800bcfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bcfe:	697a      	ldr	r2, [r7, #20]
 800bd00:	429a      	cmp	r2, r3
 800bd02:	d161      	bne.n	800bdc8 <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800bd04:	4b32      	ldr	r3, [pc, #200]	@ (800bdd0 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	69ba      	ldr	r2, [r7, #24]
 800bd0a:	429a      	cmp	r2, r3
 800bd0c:	d10d      	bne.n	800bd2a <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 800bd0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd12:	b672      	cpsid	i
 800bd14:	f383 8811 	msr	BASEPRI, r3
 800bd18:	f3bf 8f6f 	isb	sy
 800bd1c:	f3bf 8f4f 	dsb	sy
 800bd20:	b662      	cpsie	i
 800bd22:	60bb      	str	r3, [r7, #8]
}
 800bd24:	bf00      	nop
 800bd26:	bf00      	nop
 800bd28:	e7fd      	b.n	800bd26 <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800bd2a:	69bb      	ldr	r3, [r7, #24]
 800bd2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd2e:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800bd30:	69bb      	ldr	r3, [r7, #24]
 800bd32:	69fa      	ldr	r2, [r7, #28]
 800bd34:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800bd36:	69bb      	ldr	r3, [r7, #24]
 800bd38:	699b      	ldr	r3, [r3, #24]
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	db04      	blt.n	800bd48 <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bd3e:	69fb      	ldr	r3, [r7, #28]
 800bd40:	f1c3 0207 	rsb	r2, r3, #7
 800bd44:	69bb      	ldr	r3, [r7, #24]
 800bd46:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800bd48:	69bb      	ldr	r3, [r7, #24]
 800bd4a:	6959      	ldr	r1, [r3, #20]
 800bd4c:	693a      	ldr	r2, [r7, #16]
 800bd4e:	4613      	mov	r3, r2
 800bd50:	009b      	lsls	r3, r3, #2
 800bd52:	4413      	add	r3, r2
 800bd54:	009b      	lsls	r3, r3, #2
 800bd56:	4a1f      	ldr	r2, [pc, #124]	@ (800bdd4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800bd58:	4413      	add	r3, r2
 800bd5a:	4299      	cmp	r1, r3
 800bd5c:	d134      	bne.n	800bdc8 <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bd5e:	69bb      	ldr	r3, [r7, #24]
 800bd60:	3304      	adds	r3, #4
 800bd62:	4618      	mov	r0, r3
 800bd64:	f7fe f864 	bl	8009e30 <uxListRemove>
 800bd68:	4603      	mov	r3, r0
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d115      	bne.n	800bd9a <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800bd6e:	69bb      	ldr	r3, [r7, #24]
 800bd70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd72:	4918      	ldr	r1, [pc, #96]	@ (800bdd4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800bd74:	4613      	mov	r3, r2
 800bd76:	009b      	lsls	r3, r3, #2
 800bd78:	4413      	add	r3, r2
 800bd7a:	009b      	lsls	r3, r3, #2
 800bd7c:	440b      	add	r3, r1
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d10a      	bne.n	800bd9a <vTaskPriorityDisinheritAfterTimeout+0xfe>
 800bd84:	69bb      	ldr	r3, [r7, #24]
 800bd86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd88:	2201      	movs	r2, #1
 800bd8a:	fa02 f303 	lsl.w	r3, r2, r3
 800bd8e:	43da      	mvns	r2, r3
 800bd90:	4b11      	ldr	r3, [pc, #68]	@ (800bdd8 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	4013      	ands	r3, r2
 800bd96:	4a10      	ldr	r2, [pc, #64]	@ (800bdd8 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800bd98:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800bd9a:	69bb      	ldr	r3, [r7, #24]
 800bd9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd9e:	2201      	movs	r2, #1
 800bda0:	409a      	lsls	r2, r3
 800bda2:	4b0d      	ldr	r3, [pc, #52]	@ (800bdd8 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	4313      	orrs	r3, r2
 800bda8:	4a0b      	ldr	r2, [pc, #44]	@ (800bdd8 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800bdaa:	6013      	str	r3, [r2, #0]
 800bdac:	69bb      	ldr	r3, [r7, #24]
 800bdae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bdb0:	4613      	mov	r3, r2
 800bdb2:	009b      	lsls	r3, r3, #2
 800bdb4:	4413      	add	r3, r2
 800bdb6:	009b      	lsls	r3, r3, #2
 800bdb8:	4a06      	ldr	r2, [pc, #24]	@ (800bdd4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800bdba:	441a      	add	r2, r3
 800bdbc:	69bb      	ldr	r3, [r7, #24]
 800bdbe:	3304      	adds	r3, #4
 800bdc0:	4619      	mov	r1, r3
 800bdc2:	4610      	mov	r0, r2
 800bdc4:	f7fd ffd7 	bl	8009d76 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bdc8:	bf00      	nop
 800bdca:	3720      	adds	r7, #32
 800bdcc:	46bd      	mov	sp, r7
 800bdce:	bd80      	pop	{r7, pc}
 800bdd0:	200026c0 	.word	0x200026c0
 800bdd4:	200026c4 	.word	0x200026c4
 800bdd8:	200027c8 	.word	0x200027c8

0800bddc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800bddc:	b480      	push	{r7}
 800bdde:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800bde0:	4b07      	ldr	r3, [pc, #28]	@ (800be00 <pvTaskIncrementMutexHeldCount+0x24>)
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d004      	beq.n	800bdf2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800bde8:	4b05      	ldr	r3, [pc, #20]	@ (800be00 <pvTaskIncrementMutexHeldCount+0x24>)
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800bdee:	3201      	adds	r2, #1
 800bdf0:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800bdf2:	4b03      	ldr	r3, [pc, #12]	@ (800be00 <pvTaskIncrementMutexHeldCount+0x24>)
 800bdf4:	681b      	ldr	r3, [r3, #0]
	}
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	46bd      	mov	sp, r7
 800bdfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdfe:	4770      	bx	lr
 800be00:	200026c0 	.word	0x200026c0

0800be04 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800be04:	b580      	push	{r7, lr}
 800be06:	b084      	sub	sp, #16
 800be08:	af00      	add	r7, sp, #0
 800be0a:	6078      	str	r0, [r7, #4]
 800be0c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800be0e:	4b29      	ldr	r3, [pc, #164]	@ (800beb4 <prvAddCurrentTaskToDelayedList+0xb0>)
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800be14:	4b28      	ldr	r3, [pc, #160]	@ (800beb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	3304      	adds	r3, #4
 800be1a:	4618      	mov	r0, r3
 800be1c:	f7fe f808 	bl	8009e30 <uxListRemove>
 800be20:	4603      	mov	r3, r0
 800be22:	2b00      	cmp	r3, #0
 800be24:	d10b      	bne.n	800be3e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800be26:	4b24      	ldr	r3, [pc, #144]	@ (800beb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be2c:	2201      	movs	r2, #1
 800be2e:	fa02 f303 	lsl.w	r3, r2, r3
 800be32:	43da      	mvns	r2, r3
 800be34:	4b21      	ldr	r3, [pc, #132]	@ (800bebc <prvAddCurrentTaskToDelayedList+0xb8>)
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	4013      	ands	r3, r2
 800be3a:	4a20      	ldr	r2, [pc, #128]	@ (800bebc <prvAddCurrentTaskToDelayedList+0xb8>)
 800be3c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be44:	d10a      	bne.n	800be5c <prvAddCurrentTaskToDelayedList+0x58>
 800be46:	683b      	ldr	r3, [r7, #0]
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d007      	beq.n	800be5c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800be4c:	4b1a      	ldr	r3, [pc, #104]	@ (800beb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	3304      	adds	r3, #4
 800be52:	4619      	mov	r1, r3
 800be54:	481a      	ldr	r0, [pc, #104]	@ (800bec0 <prvAddCurrentTaskToDelayedList+0xbc>)
 800be56:	f7fd ff8e 	bl	8009d76 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800be5a:	e026      	b.n	800beaa <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800be5c:	68fa      	ldr	r2, [r7, #12]
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	4413      	add	r3, r2
 800be62:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800be64:	4b14      	ldr	r3, [pc, #80]	@ (800beb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	68ba      	ldr	r2, [r7, #8]
 800be6a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800be6c:	68ba      	ldr	r2, [r7, #8]
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	429a      	cmp	r2, r3
 800be72:	d209      	bcs.n	800be88 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800be74:	4b13      	ldr	r3, [pc, #76]	@ (800bec4 <prvAddCurrentTaskToDelayedList+0xc0>)
 800be76:	681a      	ldr	r2, [r3, #0]
 800be78:	4b0f      	ldr	r3, [pc, #60]	@ (800beb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	3304      	adds	r3, #4
 800be7e:	4619      	mov	r1, r3
 800be80:	4610      	mov	r0, r2
 800be82:	f7fd ff9c 	bl	8009dbe <vListInsert>
}
 800be86:	e010      	b.n	800beaa <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800be88:	4b0f      	ldr	r3, [pc, #60]	@ (800bec8 <prvAddCurrentTaskToDelayedList+0xc4>)
 800be8a:	681a      	ldr	r2, [r3, #0]
 800be8c:	4b0a      	ldr	r3, [pc, #40]	@ (800beb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	3304      	adds	r3, #4
 800be92:	4619      	mov	r1, r3
 800be94:	4610      	mov	r0, r2
 800be96:	f7fd ff92 	bl	8009dbe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800be9a:	4b0c      	ldr	r3, [pc, #48]	@ (800becc <prvAddCurrentTaskToDelayedList+0xc8>)
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	68ba      	ldr	r2, [r7, #8]
 800bea0:	429a      	cmp	r2, r3
 800bea2:	d202      	bcs.n	800beaa <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800bea4:	4a09      	ldr	r2, [pc, #36]	@ (800becc <prvAddCurrentTaskToDelayedList+0xc8>)
 800bea6:	68bb      	ldr	r3, [r7, #8]
 800bea8:	6013      	str	r3, [r2, #0]
}
 800beaa:	bf00      	nop
 800beac:	3710      	adds	r7, #16
 800beae:	46bd      	mov	sp, r7
 800beb0:	bd80      	pop	{r7, pc}
 800beb2:	bf00      	nop
 800beb4:	200027c4 	.word	0x200027c4
 800beb8:	200026c0 	.word	0x200026c0
 800bebc:	200027c8 	.word	0x200027c8
 800bec0:	200027ac 	.word	0x200027ac
 800bec4:	2000277c 	.word	0x2000277c
 800bec8:	20002778 	.word	0x20002778
 800becc:	200027e0 	.word	0x200027e0

0800bed0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bed0:	b480      	push	{r7}
 800bed2:	b085      	sub	sp, #20
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	60f8      	str	r0, [r7, #12]
 800bed8:	60b9      	str	r1, [r7, #8]
 800beda:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	3b04      	subs	r3, #4
 800bee0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800bee8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	3b04      	subs	r3, #4
 800beee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bef0:	68bb      	ldr	r3, [r7, #8]
 800bef2:	f023 0201 	bic.w	r2, r3, #1
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	3b04      	subs	r3, #4
 800befe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bf00:	4a0c      	ldr	r2, [pc, #48]	@ (800bf34 <pxPortInitialiseStack+0x64>)
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	3b14      	subs	r3, #20
 800bf0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bf0c:	687a      	ldr	r2, [r7, #4]
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	3b04      	subs	r3, #4
 800bf16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	f06f 0202 	mvn.w	r2, #2
 800bf1e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	3b20      	subs	r3, #32
 800bf24:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bf26:	68fb      	ldr	r3, [r7, #12]
}
 800bf28:	4618      	mov	r0, r3
 800bf2a:	3714      	adds	r7, #20
 800bf2c:	46bd      	mov	sp, r7
 800bf2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf32:	4770      	bx	lr
 800bf34:	0800bf39 	.word	0x0800bf39

0800bf38 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bf38:	b480      	push	{r7}
 800bf3a:	b085      	sub	sp, #20
 800bf3c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bf3e:	2300      	movs	r3, #0
 800bf40:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bf42:	4b15      	ldr	r3, [pc, #84]	@ (800bf98 <prvTaskExitError+0x60>)
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf4a:	d00d      	beq.n	800bf68 <prvTaskExitError+0x30>
	__asm volatile
 800bf4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf50:	b672      	cpsid	i
 800bf52:	f383 8811 	msr	BASEPRI, r3
 800bf56:	f3bf 8f6f 	isb	sy
 800bf5a:	f3bf 8f4f 	dsb	sy
 800bf5e:	b662      	cpsie	i
 800bf60:	60fb      	str	r3, [r7, #12]
}
 800bf62:	bf00      	nop
 800bf64:	bf00      	nop
 800bf66:	e7fd      	b.n	800bf64 <prvTaskExitError+0x2c>
	__asm volatile
 800bf68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf6c:	b672      	cpsid	i
 800bf6e:	f383 8811 	msr	BASEPRI, r3
 800bf72:	f3bf 8f6f 	isb	sy
 800bf76:	f3bf 8f4f 	dsb	sy
 800bf7a:	b662      	cpsie	i
 800bf7c:	60bb      	str	r3, [r7, #8]
}
 800bf7e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bf80:	bf00      	nop
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d0fc      	beq.n	800bf82 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bf88:	bf00      	nop
 800bf8a:	bf00      	nop
 800bf8c:	3714      	adds	r7, #20
 800bf8e:	46bd      	mov	sp, r7
 800bf90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf94:	4770      	bx	lr
 800bf96:	bf00      	nop
 800bf98:	2000000c 	.word	0x2000000c
 800bf9c:	00000000 	.word	0x00000000

0800bfa0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bfa0:	4b07      	ldr	r3, [pc, #28]	@ (800bfc0 <pxCurrentTCBConst2>)
 800bfa2:	6819      	ldr	r1, [r3, #0]
 800bfa4:	6808      	ldr	r0, [r1, #0]
 800bfa6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfaa:	f380 8809 	msr	PSP, r0
 800bfae:	f3bf 8f6f 	isb	sy
 800bfb2:	f04f 0000 	mov.w	r0, #0
 800bfb6:	f380 8811 	msr	BASEPRI, r0
 800bfba:	4770      	bx	lr
 800bfbc:	f3af 8000 	nop.w

0800bfc0 <pxCurrentTCBConst2>:
 800bfc0:	200026c0 	.word	0x200026c0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bfc4:	bf00      	nop
 800bfc6:	bf00      	nop

0800bfc8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bfc8:	4808      	ldr	r0, [pc, #32]	@ (800bfec <prvPortStartFirstTask+0x24>)
 800bfca:	6800      	ldr	r0, [r0, #0]
 800bfcc:	6800      	ldr	r0, [r0, #0]
 800bfce:	f380 8808 	msr	MSP, r0
 800bfd2:	f04f 0000 	mov.w	r0, #0
 800bfd6:	f380 8814 	msr	CONTROL, r0
 800bfda:	b662      	cpsie	i
 800bfdc:	b661      	cpsie	f
 800bfde:	f3bf 8f4f 	dsb	sy
 800bfe2:	f3bf 8f6f 	isb	sy
 800bfe6:	df00      	svc	0
 800bfe8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bfea:	bf00      	nop
 800bfec:	e000ed08 	.word	0xe000ed08

0800bff0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bff0:	b580      	push	{r7, lr}
 800bff2:	b084      	sub	sp, #16
 800bff4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bff6:	4b37      	ldr	r3, [pc, #220]	@ (800c0d4 <xPortStartScheduler+0xe4>)
 800bff8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	781b      	ldrb	r3, [r3, #0]
 800bffe:	b2db      	uxtb	r3, r3
 800c000:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	22ff      	movs	r2, #255	@ 0xff
 800c006:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	781b      	ldrb	r3, [r3, #0]
 800c00c:	b2db      	uxtb	r3, r3
 800c00e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c010:	78fb      	ldrb	r3, [r7, #3]
 800c012:	b2db      	uxtb	r3, r3
 800c014:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c018:	b2da      	uxtb	r2, r3
 800c01a:	4b2f      	ldr	r3, [pc, #188]	@ (800c0d8 <xPortStartScheduler+0xe8>)
 800c01c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c01e:	4b2f      	ldr	r3, [pc, #188]	@ (800c0dc <xPortStartScheduler+0xec>)
 800c020:	2207      	movs	r2, #7
 800c022:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c024:	e009      	b.n	800c03a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800c026:	4b2d      	ldr	r3, [pc, #180]	@ (800c0dc <xPortStartScheduler+0xec>)
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	3b01      	subs	r3, #1
 800c02c:	4a2b      	ldr	r2, [pc, #172]	@ (800c0dc <xPortStartScheduler+0xec>)
 800c02e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c030:	78fb      	ldrb	r3, [r7, #3]
 800c032:	b2db      	uxtb	r3, r3
 800c034:	005b      	lsls	r3, r3, #1
 800c036:	b2db      	uxtb	r3, r3
 800c038:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c03a:	78fb      	ldrb	r3, [r7, #3]
 800c03c:	b2db      	uxtb	r3, r3
 800c03e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c042:	2b80      	cmp	r3, #128	@ 0x80
 800c044:	d0ef      	beq.n	800c026 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c046:	4b25      	ldr	r3, [pc, #148]	@ (800c0dc <xPortStartScheduler+0xec>)
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	f1c3 0307 	rsb	r3, r3, #7
 800c04e:	2b04      	cmp	r3, #4
 800c050:	d00d      	beq.n	800c06e <xPortStartScheduler+0x7e>
	__asm volatile
 800c052:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c056:	b672      	cpsid	i
 800c058:	f383 8811 	msr	BASEPRI, r3
 800c05c:	f3bf 8f6f 	isb	sy
 800c060:	f3bf 8f4f 	dsb	sy
 800c064:	b662      	cpsie	i
 800c066:	60bb      	str	r3, [r7, #8]
}
 800c068:	bf00      	nop
 800c06a:	bf00      	nop
 800c06c:	e7fd      	b.n	800c06a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c06e:	4b1b      	ldr	r3, [pc, #108]	@ (800c0dc <xPortStartScheduler+0xec>)
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	021b      	lsls	r3, r3, #8
 800c074:	4a19      	ldr	r2, [pc, #100]	@ (800c0dc <xPortStartScheduler+0xec>)
 800c076:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c078:	4b18      	ldr	r3, [pc, #96]	@ (800c0dc <xPortStartScheduler+0xec>)
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c080:	4a16      	ldr	r2, [pc, #88]	@ (800c0dc <xPortStartScheduler+0xec>)
 800c082:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	b2da      	uxtb	r2, r3
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c08c:	4b14      	ldr	r3, [pc, #80]	@ (800c0e0 <xPortStartScheduler+0xf0>)
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	4a13      	ldr	r2, [pc, #76]	@ (800c0e0 <xPortStartScheduler+0xf0>)
 800c092:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c096:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c098:	4b11      	ldr	r3, [pc, #68]	@ (800c0e0 <xPortStartScheduler+0xf0>)
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	4a10      	ldr	r2, [pc, #64]	@ (800c0e0 <xPortStartScheduler+0xf0>)
 800c09e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c0a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c0a4:	f000 f8dc 	bl	800c260 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c0a8:	4b0e      	ldr	r3, [pc, #56]	@ (800c0e4 <xPortStartScheduler+0xf4>)
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c0ae:	f000 f8fb 	bl	800c2a8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c0b2:	4b0d      	ldr	r3, [pc, #52]	@ (800c0e8 <xPortStartScheduler+0xf8>)
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	4a0c      	ldr	r2, [pc, #48]	@ (800c0e8 <xPortStartScheduler+0xf8>)
 800c0b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c0bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c0be:	f7ff ff83 	bl	800bfc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c0c2:	f7ff fa65 	bl	800b590 <vTaskSwitchContext>
	prvTaskExitError();
 800c0c6:	f7ff ff37 	bl	800bf38 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c0ca:	2300      	movs	r3, #0
}
 800c0cc:	4618      	mov	r0, r3
 800c0ce:	3710      	adds	r7, #16
 800c0d0:	46bd      	mov	sp, r7
 800c0d2:	bd80      	pop	{r7, pc}
 800c0d4:	e000e400 	.word	0xe000e400
 800c0d8:	200027ec 	.word	0x200027ec
 800c0dc:	200027f0 	.word	0x200027f0
 800c0e0:	e000ed20 	.word	0xe000ed20
 800c0e4:	2000000c 	.word	0x2000000c
 800c0e8:	e000ef34 	.word	0xe000ef34

0800c0ec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c0ec:	b480      	push	{r7}
 800c0ee:	b083      	sub	sp, #12
 800c0f0:	af00      	add	r7, sp, #0
	__asm volatile
 800c0f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0f6:	b672      	cpsid	i
 800c0f8:	f383 8811 	msr	BASEPRI, r3
 800c0fc:	f3bf 8f6f 	isb	sy
 800c100:	f3bf 8f4f 	dsb	sy
 800c104:	b662      	cpsie	i
 800c106:	607b      	str	r3, [r7, #4]
}
 800c108:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c10a:	4b11      	ldr	r3, [pc, #68]	@ (800c150 <vPortEnterCritical+0x64>)
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	3301      	adds	r3, #1
 800c110:	4a0f      	ldr	r2, [pc, #60]	@ (800c150 <vPortEnterCritical+0x64>)
 800c112:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c114:	4b0e      	ldr	r3, [pc, #56]	@ (800c150 <vPortEnterCritical+0x64>)
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	2b01      	cmp	r3, #1
 800c11a:	d112      	bne.n	800c142 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c11c:	4b0d      	ldr	r3, [pc, #52]	@ (800c154 <vPortEnterCritical+0x68>)
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	b2db      	uxtb	r3, r3
 800c122:	2b00      	cmp	r3, #0
 800c124:	d00d      	beq.n	800c142 <vPortEnterCritical+0x56>
	__asm volatile
 800c126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c12a:	b672      	cpsid	i
 800c12c:	f383 8811 	msr	BASEPRI, r3
 800c130:	f3bf 8f6f 	isb	sy
 800c134:	f3bf 8f4f 	dsb	sy
 800c138:	b662      	cpsie	i
 800c13a:	603b      	str	r3, [r7, #0]
}
 800c13c:	bf00      	nop
 800c13e:	bf00      	nop
 800c140:	e7fd      	b.n	800c13e <vPortEnterCritical+0x52>
	}
}
 800c142:	bf00      	nop
 800c144:	370c      	adds	r7, #12
 800c146:	46bd      	mov	sp, r7
 800c148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c14c:	4770      	bx	lr
 800c14e:	bf00      	nop
 800c150:	2000000c 	.word	0x2000000c
 800c154:	e000ed04 	.word	0xe000ed04

0800c158 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c158:	b480      	push	{r7}
 800c15a:	b083      	sub	sp, #12
 800c15c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c15e:	4b13      	ldr	r3, [pc, #76]	@ (800c1ac <vPortExitCritical+0x54>)
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	2b00      	cmp	r3, #0
 800c164:	d10d      	bne.n	800c182 <vPortExitCritical+0x2a>
	__asm volatile
 800c166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c16a:	b672      	cpsid	i
 800c16c:	f383 8811 	msr	BASEPRI, r3
 800c170:	f3bf 8f6f 	isb	sy
 800c174:	f3bf 8f4f 	dsb	sy
 800c178:	b662      	cpsie	i
 800c17a:	607b      	str	r3, [r7, #4]
}
 800c17c:	bf00      	nop
 800c17e:	bf00      	nop
 800c180:	e7fd      	b.n	800c17e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800c182:	4b0a      	ldr	r3, [pc, #40]	@ (800c1ac <vPortExitCritical+0x54>)
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	3b01      	subs	r3, #1
 800c188:	4a08      	ldr	r2, [pc, #32]	@ (800c1ac <vPortExitCritical+0x54>)
 800c18a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c18c:	4b07      	ldr	r3, [pc, #28]	@ (800c1ac <vPortExitCritical+0x54>)
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	2b00      	cmp	r3, #0
 800c192:	d105      	bne.n	800c1a0 <vPortExitCritical+0x48>
 800c194:	2300      	movs	r3, #0
 800c196:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c198:	683b      	ldr	r3, [r7, #0]
 800c19a:	f383 8811 	msr	BASEPRI, r3
}
 800c19e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c1a0:	bf00      	nop
 800c1a2:	370c      	adds	r7, #12
 800c1a4:	46bd      	mov	sp, r7
 800c1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1aa:	4770      	bx	lr
 800c1ac:	2000000c 	.word	0x2000000c

0800c1b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c1b0:	f3ef 8009 	mrs	r0, PSP
 800c1b4:	f3bf 8f6f 	isb	sy
 800c1b8:	4b15      	ldr	r3, [pc, #84]	@ (800c210 <pxCurrentTCBConst>)
 800c1ba:	681a      	ldr	r2, [r3, #0]
 800c1bc:	f01e 0f10 	tst.w	lr, #16
 800c1c0:	bf08      	it	eq
 800c1c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c1c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1ca:	6010      	str	r0, [r2, #0]
 800c1cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c1d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c1d4:	b672      	cpsid	i
 800c1d6:	f380 8811 	msr	BASEPRI, r0
 800c1da:	f3bf 8f4f 	dsb	sy
 800c1de:	f3bf 8f6f 	isb	sy
 800c1e2:	b662      	cpsie	i
 800c1e4:	f7ff f9d4 	bl	800b590 <vTaskSwitchContext>
 800c1e8:	f04f 0000 	mov.w	r0, #0
 800c1ec:	f380 8811 	msr	BASEPRI, r0
 800c1f0:	bc09      	pop	{r0, r3}
 800c1f2:	6819      	ldr	r1, [r3, #0]
 800c1f4:	6808      	ldr	r0, [r1, #0]
 800c1f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1fa:	f01e 0f10 	tst.w	lr, #16
 800c1fe:	bf08      	it	eq
 800c200:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c204:	f380 8809 	msr	PSP, r0
 800c208:	f3bf 8f6f 	isb	sy
 800c20c:	4770      	bx	lr
 800c20e:	bf00      	nop

0800c210 <pxCurrentTCBConst>:
 800c210:	200026c0 	.word	0x200026c0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c214:	bf00      	nop
 800c216:	bf00      	nop

0800c218 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c218:	b580      	push	{r7, lr}
 800c21a:	b082      	sub	sp, #8
 800c21c:	af00      	add	r7, sp, #0
	__asm volatile
 800c21e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c222:	b672      	cpsid	i
 800c224:	f383 8811 	msr	BASEPRI, r3
 800c228:	f3bf 8f6f 	isb	sy
 800c22c:	f3bf 8f4f 	dsb	sy
 800c230:	b662      	cpsie	i
 800c232:	607b      	str	r3, [r7, #4]
}
 800c234:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c236:	f7ff f8ef 	bl	800b418 <xTaskIncrementTick>
 800c23a:	4603      	mov	r3, r0
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d003      	beq.n	800c248 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c240:	4b06      	ldr	r3, [pc, #24]	@ (800c25c <SysTick_Handler+0x44>)
 800c242:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c246:	601a      	str	r2, [r3, #0]
 800c248:	2300      	movs	r3, #0
 800c24a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c24c:	683b      	ldr	r3, [r7, #0]
 800c24e:	f383 8811 	msr	BASEPRI, r3
}
 800c252:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c254:	bf00      	nop
 800c256:	3708      	adds	r7, #8
 800c258:	46bd      	mov	sp, r7
 800c25a:	bd80      	pop	{r7, pc}
 800c25c:	e000ed04 	.word	0xe000ed04

0800c260 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c260:	b480      	push	{r7}
 800c262:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c264:	4b0b      	ldr	r3, [pc, #44]	@ (800c294 <vPortSetupTimerInterrupt+0x34>)
 800c266:	2200      	movs	r2, #0
 800c268:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c26a:	4b0b      	ldr	r3, [pc, #44]	@ (800c298 <vPortSetupTimerInterrupt+0x38>)
 800c26c:	2200      	movs	r2, #0
 800c26e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c270:	4b0a      	ldr	r3, [pc, #40]	@ (800c29c <vPortSetupTimerInterrupt+0x3c>)
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	4a0a      	ldr	r2, [pc, #40]	@ (800c2a0 <vPortSetupTimerInterrupt+0x40>)
 800c276:	fba2 2303 	umull	r2, r3, r2, r3
 800c27a:	099b      	lsrs	r3, r3, #6
 800c27c:	4a09      	ldr	r2, [pc, #36]	@ (800c2a4 <vPortSetupTimerInterrupt+0x44>)
 800c27e:	3b01      	subs	r3, #1
 800c280:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c282:	4b04      	ldr	r3, [pc, #16]	@ (800c294 <vPortSetupTimerInterrupt+0x34>)
 800c284:	2207      	movs	r2, #7
 800c286:	601a      	str	r2, [r3, #0]
}
 800c288:	bf00      	nop
 800c28a:	46bd      	mov	sp, r7
 800c28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c290:	4770      	bx	lr
 800c292:	bf00      	nop
 800c294:	e000e010 	.word	0xe000e010
 800c298:	e000e018 	.word	0xe000e018
 800c29c:	20000000 	.word	0x20000000
 800c2a0:	10624dd3 	.word	0x10624dd3
 800c2a4:	e000e014 	.word	0xe000e014

0800c2a8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c2a8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c2b8 <vPortEnableVFP+0x10>
 800c2ac:	6801      	ldr	r1, [r0, #0]
 800c2ae:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c2b2:	6001      	str	r1, [r0, #0]
 800c2b4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c2b6:	bf00      	nop
 800c2b8:	e000ed88 	.word	0xe000ed88

0800c2bc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c2bc:	b480      	push	{r7}
 800c2be:	b085      	sub	sp, #20
 800c2c0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c2c2:	f3ef 8305 	mrs	r3, IPSR
 800c2c6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	2b0f      	cmp	r3, #15
 800c2cc:	d917      	bls.n	800c2fe <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c2ce:	4a1a      	ldr	r2, [pc, #104]	@ (800c338 <vPortValidateInterruptPriority+0x7c>)
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	4413      	add	r3, r2
 800c2d4:	781b      	ldrb	r3, [r3, #0]
 800c2d6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c2d8:	4b18      	ldr	r3, [pc, #96]	@ (800c33c <vPortValidateInterruptPriority+0x80>)
 800c2da:	781b      	ldrb	r3, [r3, #0]
 800c2dc:	7afa      	ldrb	r2, [r7, #11]
 800c2de:	429a      	cmp	r2, r3
 800c2e0:	d20d      	bcs.n	800c2fe <vPortValidateInterruptPriority+0x42>
	__asm volatile
 800c2e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2e6:	b672      	cpsid	i
 800c2e8:	f383 8811 	msr	BASEPRI, r3
 800c2ec:	f3bf 8f6f 	isb	sy
 800c2f0:	f3bf 8f4f 	dsb	sy
 800c2f4:	b662      	cpsie	i
 800c2f6:	607b      	str	r3, [r7, #4]
}
 800c2f8:	bf00      	nop
 800c2fa:	bf00      	nop
 800c2fc:	e7fd      	b.n	800c2fa <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c2fe:	4b10      	ldr	r3, [pc, #64]	@ (800c340 <vPortValidateInterruptPriority+0x84>)
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c306:	4b0f      	ldr	r3, [pc, #60]	@ (800c344 <vPortValidateInterruptPriority+0x88>)
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	429a      	cmp	r2, r3
 800c30c:	d90d      	bls.n	800c32a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800c30e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c312:	b672      	cpsid	i
 800c314:	f383 8811 	msr	BASEPRI, r3
 800c318:	f3bf 8f6f 	isb	sy
 800c31c:	f3bf 8f4f 	dsb	sy
 800c320:	b662      	cpsie	i
 800c322:	603b      	str	r3, [r7, #0]
}
 800c324:	bf00      	nop
 800c326:	bf00      	nop
 800c328:	e7fd      	b.n	800c326 <vPortValidateInterruptPriority+0x6a>
	}
 800c32a:	bf00      	nop
 800c32c:	3714      	adds	r7, #20
 800c32e:	46bd      	mov	sp, r7
 800c330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c334:	4770      	bx	lr
 800c336:	bf00      	nop
 800c338:	e000e3f0 	.word	0xe000e3f0
 800c33c:	200027ec 	.word	0x200027ec
 800c340:	e000ed0c 	.word	0xe000ed0c
 800c344:	200027f0 	.word	0x200027f0

0800c348 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c348:	b580      	push	{r7, lr}
 800c34a:	b08a      	sub	sp, #40	@ 0x28
 800c34c:	af00      	add	r7, sp, #0
 800c34e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c350:	2300      	movs	r3, #0
 800c352:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c354:	f7fe ff90 	bl	800b278 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c358:	4b5d      	ldr	r3, [pc, #372]	@ (800c4d0 <pvPortMalloc+0x188>)
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d101      	bne.n	800c364 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c360:	f000 f920 	bl	800c5a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c364:	4b5b      	ldr	r3, [pc, #364]	@ (800c4d4 <pvPortMalloc+0x18c>)
 800c366:	681a      	ldr	r2, [r3, #0]
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	4013      	ands	r3, r2
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	f040 8094 	bne.w	800c49a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	2b00      	cmp	r3, #0
 800c376:	d020      	beq.n	800c3ba <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 800c378:	2208      	movs	r2, #8
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	4413      	add	r3, r2
 800c37e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	f003 0307 	and.w	r3, r3, #7
 800c386:	2b00      	cmp	r3, #0
 800c388:	d017      	beq.n	800c3ba <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	f023 0307 	bic.w	r3, r3, #7
 800c390:	3308      	adds	r3, #8
 800c392:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	f003 0307 	and.w	r3, r3, #7
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d00d      	beq.n	800c3ba <pvPortMalloc+0x72>
	__asm volatile
 800c39e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3a2:	b672      	cpsid	i
 800c3a4:	f383 8811 	msr	BASEPRI, r3
 800c3a8:	f3bf 8f6f 	isb	sy
 800c3ac:	f3bf 8f4f 	dsb	sy
 800c3b0:	b662      	cpsie	i
 800c3b2:	617b      	str	r3, [r7, #20]
}
 800c3b4:	bf00      	nop
 800c3b6:	bf00      	nop
 800c3b8:	e7fd      	b.n	800c3b6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d06c      	beq.n	800c49a <pvPortMalloc+0x152>
 800c3c0:	4b45      	ldr	r3, [pc, #276]	@ (800c4d8 <pvPortMalloc+0x190>)
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	687a      	ldr	r2, [r7, #4]
 800c3c6:	429a      	cmp	r2, r3
 800c3c8:	d867      	bhi.n	800c49a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c3ca:	4b44      	ldr	r3, [pc, #272]	@ (800c4dc <pvPortMalloc+0x194>)
 800c3cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c3ce:	4b43      	ldr	r3, [pc, #268]	@ (800c4dc <pvPortMalloc+0x194>)
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c3d4:	e004      	b.n	800c3e0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800c3d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c3da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c3e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3e2:	685b      	ldr	r3, [r3, #4]
 800c3e4:	687a      	ldr	r2, [r7, #4]
 800c3e6:	429a      	cmp	r2, r3
 800c3e8:	d903      	bls.n	800c3f2 <pvPortMalloc+0xaa>
 800c3ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d1f1      	bne.n	800c3d6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c3f2:	4b37      	ldr	r3, [pc, #220]	@ (800c4d0 <pvPortMalloc+0x188>)
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c3f8:	429a      	cmp	r2, r3
 800c3fa:	d04e      	beq.n	800c49a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c3fc:	6a3b      	ldr	r3, [r7, #32]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	2208      	movs	r2, #8
 800c402:	4413      	add	r3, r2
 800c404:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c408:	681a      	ldr	r2, [r3, #0]
 800c40a:	6a3b      	ldr	r3, [r7, #32]
 800c40c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c40e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c410:	685a      	ldr	r2, [r3, #4]
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	1ad2      	subs	r2, r2, r3
 800c416:	2308      	movs	r3, #8
 800c418:	005b      	lsls	r3, r3, #1
 800c41a:	429a      	cmp	r2, r3
 800c41c:	d922      	bls.n	800c464 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c41e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	4413      	add	r3, r2
 800c424:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c426:	69bb      	ldr	r3, [r7, #24]
 800c428:	f003 0307 	and.w	r3, r3, #7
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d00d      	beq.n	800c44c <pvPortMalloc+0x104>
	__asm volatile
 800c430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c434:	b672      	cpsid	i
 800c436:	f383 8811 	msr	BASEPRI, r3
 800c43a:	f3bf 8f6f 	isb	sy
 800c43e:	f3bf 8f4f 	dsb	sy
 800c442:	b662      	cpsie	i
 800c444:	613b      	str	r3, [r7, #16]
}
 800c446:	bf00      	nop
 800c448:	bf00      	nop
 800c44a:	e7fd      	b.n	800c448 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c44c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c44e:	685a      	ldr	r2, [r3, #4]
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	1ad2      	subs	r2, r2, r3
 800c454:	69bb      	ldr	r3, [r7, #24]
 800c456:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c45a:	687a      	ldr	r2, [r7, #4]
 800c45c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c45e:	69b8      	ldr	r0, [r7, #24]
 800c460:	f000 f902 	bl	800c668 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c464:	4b1c      	ldr	r3, [pc, #112]	@ (800c4d8 <pvPortMalloc+0x190>)
 800c466:	681a      	ldr	r2, [r3, #0]
 800c468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c46a:	685b      	ldr	r3, [r3, #4]
 800c46c:	1ad3      	subs	r3, r2, r3
 800c46e:	4a1a      	ldr	r2, [pc, #104]	@ (800c4d8 <pvPortMalloc+0x190>)
 800c470:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c472:	4b19      	ldr	r3, [pc, #100]	@ (800c4d8 <pvPortMalloc+0x190>)
 800c474:	681a      	ldr	r2, [r3, #0]
 800c476:	4b1a      	ldr	r3, [pc, #104]	@ (800c4e0 <pvPortMalloc+0x198>)
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	429a      	cmp	r2, r3
 800c47c:	d203      	bcs.n	800c486 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c47e:	4b16      	ldr	r3, [pc, #88]	@ (800c4d8 <pvPortMalloc+0x190>)
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	4a17      	ldr	r2, [pc, #92]	@ (800c4e0 <pvPortMalloc+0x198>)
 800c484:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c488:	685a      	ldr	r2, [r3, #4]
 800c48a:	4b12      	ldr	r3, [pc, #72]	@ (800c4d4 <pvPortMalloc+0x18c>)
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	431a      	orrs	r2, r3
 800c490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c492:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c496:	2200      	movs	r2, #0
 800c498:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c49a:	f7fe fefb 	bl	800b294 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c49e:	69fb      	ldr	r3, [r7, #28]
 800c4a0:	f003 0307 	and.w	r3, r3, #7
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d00d      	beq.n	800c4c4 <pvPortMalloc+0x17c>
	__asm volatile
 800c4a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4ac:	b672      	cpsid	i
 800c4ae:	f383 8811 	msr	BASEPRI, r3
 800c4b2:	f3bf 8f6f 	isb	sy
 800c4b6:	f3bf 8f4f 	dsb	sy
 800c4ba:	b662      	cpsie	i
 800c4bc:	60fb      	str	r3, [r7, #12]
}
 800c4be:	bf00      	nop
 800c4c0:	bf00      	nop
 800c4c2:	e7fd      	b.n	800c4c0 <pvPortMalloc+0x178>
	return pvReturn;
 800c4c4:	69fb      	ldr	r3, [r7, #28]
}
 800c4c6:	4618      	mov	r0, r3
 800c4c8:	3728      	adds	r7, #40	@ 0x28
 800c4ca:	46bd      	mov	sp, r7
 800c4cc:	bd80      	pop	{r7, pc}
 800c4ce:	bf00      	nop
 800c4d0:	200063fc 	.word	0x200063fc
 800c4d4:	20006408 	.word	0x20006408
 800c4d8:	20006400 	.word	0x20006400
 800c4dc:	200063f4 	.word	0x200063f4
 800c4e0:	20006404 	.word	0x20006404

0800c4e4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c4e4:	b580      	push	{r7, lr}
 800c4e6:	b086      	sub	sp, #24
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d04e      	beq.n	800c594 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c4f6:	2308      	movs	r3, #8
 800c4f8:	425b      	negs	r3, r3
 800c4fa:	697a      	ldr	r2, [r7, #20]
 800c4fc:	4413      	add	r3, r2
 800c4fe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c500:	697b      	ldr	r3, [r7, #20]
 800c502:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c504:	693b      	ldr	r3, [r7, #16]
 800c506:	685a      	ldr	r2, [r3, #4]
 800c508:	4b24      	ldr	r3, [pc, #144]	@ (800c59c <vPortFree+0xb8>)
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	4013      	ands	r3, r2
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d10d      	bne.n	800c52e <vPortFree+0x4a>
	__asm volatile
 800c512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c516:	b672      	cpsid	i
 800c518:	f383 8811 	msr	BASEPRI, r3
 800c51c:	f3bf 8f6f 	isb	sy
 800c520:	f3bf 8f4f 	dsb	sy
 800c524:	b662      	cpsie	i
 800c526:	60fb      	str	r3, [r7, #12]
}
 800c528:	bf00      	nop
 800c52a:	bf00      	nop
 800c52c:	e7fd      	b.n	800c52a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c52e:	693b      	ldr	r3, [r7, #16]
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	2b00      	cmp	r3, #0
 800c534:	d00d      	beq.n	800c552 <vPortFree+0x6e>
	__asm volatile
 800c536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c53a:	b672      	cpsid	i
 800c53c:	f383 8811 	msr	BASEPRI, r3
 800c540:	f3bf 8f6f 	isb	sy
 800c544:	f3bf 8f4f 	dsb	sy
 800c548:	b662      	cpsie	i
 800c54a:	60bb      	str	r3, [r7, #8]
}
 800c54c:	bf00      	nop
 800c54e:	bf00      	nop
 800c550:	e7fd      	b.n	800c54e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c552:	693b      	ldr	r3, [r7, #16]
 800c554:	685a      	ldr	r2, [r3, #4]
 800c556:	4b11      	ldr	r3, [pc, #68]	@ (800c59c <vPortFree+0xb8>)
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	4013      	ands	r3, r2
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d019      	beq.n	800c594 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c560:	693b      	ldr	r3, [r7, #16]
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	2b00      	cmp	r3, #0
 800c566:	d115      	bne.n	800c594 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c568:	693b      	ldr	r3, [r7, #16]
 800c56a:	685a      	ldr	r2, [r3, #4]
 800c56c:	4b0b      	ldr	r3, [pc, #44]	@ (800c59c <vPortFree+0xb8>)
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	43db      	mvns	r3, r3
 800c572:	401a      	ands	r2, r3
 800c574:	693b      	ldr	r3, [r7, #16]
 800c576:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c578:	f7fe fe7e 	bl	800b278 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c57c:	693b      	ldr	r3, [r7, #16]
 800c57e:	685a      	ldr	r2, [r3, #4]
 800c580:	4b07      	ldr	r3, [pc, #28]	@ (800c5a0 <vPortFree+0xbc>)
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	4413      	add	r3, r2
 800c586:	4a06      	ldr	r2, [pc, #24]	@ (800c5a0 <vPortFree+0xbc>)
 800c588:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c58a:	6938      	ldr	r0, [r7, #16]
 800c58c:	f000 f86c 	bl	800c668 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800c590:	f7fe fe80 	bl	800b294 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c594:	bf00      	nop
 800c596:	3718      	adds	r7, #24
 800c598:	46bd      	mov	sp, r7
 800c59a:	bd80      	pop	{r7, pc}
 800c59c:	20006408 	.word	0x20006408
 800c5a0:	20006400 	.word	0x20006400

0800c5a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c5a4:	b480      	push	{r7}
 800c5a6:	b085      	sub	sp, #20
 800c5a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c5aa:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800c5ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c5b0:	4b27      	ldr	r3, [pc, #156]	@ (800c650 <prvHeapInit+0xac>)
 800c5b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	f003 0307 	and.w	r3, r3, #7
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d00c      	beq.n	800c5d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c5be:	68fb      	ldr	r3, [r7, #12]
 800c5c0:	3307      	adds	r3, #7
 800c5c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	f023 0307 	bic.w	r3, r3, #7
 800c5ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c5cc:	68ba      	ldr	r2, [r7, #8]
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	1ad3      	subs	r3, r2, r3
 800c5d2:	4a1f      	ldr	r2, [pc, #124]	@ (800c650 <prvHeapInit+0xac>)
 800c5d4:	4413      	add	r3, r2
 800c5d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c5dc:	4a1d      	ldr	r2, [pc, #116]	@ (800c654 <prvHeapInit+0xb0>)
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c5e2:	4b1c      	ldr	r3, [pc, #112]	@ (800c654 <prvHeapInit+0xb0>)
 800c5e4:	2200      	movs	r2, #0
 800c5e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	68ba      	ldr	r2, [r7, #8]
 800c5ec:	4413      	add	r3, r2
 800c5ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c5f0:	2208      	movs	r2, #8
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	1a9b      	subs	r3, r3, r2
 800c5f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	f023 0307 	bic.w	r3, r3, #7
 800c5fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	4a15      	ldr	r2, [pc, #84]	@ (800c658 <prvHeapInit+0xb4>)
 800c604:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c606:	4b14      	ldr	r3, [pc, #80]	@ (800c658 <prvHeapInit+0xb4>)
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	2200      	movs	r2, #0
 800c60c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c60e:	4b12      	ldr	r3, [pc, #72]	@ (800c658 <prvHeapInit+0xb4>)
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	2200      	movs	r2, #0
 800c614:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c61a:	683b      	ldr	r3, [r7, #0]
 800c61c:	68fa      	ldr	r2, [r7, #12]
 800c61e:	1ad2      	subs	r2, r2, r3
 800c620:	683b      	ldr	r3, [r7, #0]
 800c622:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c624:	4b0c      	ldr	r3, [pc, #48]	@ (800c658 <prvHeapInit+0xb4>)
 800c626:	681a      	ldr	r2, [r3, #0]
 800c628:	683b      	ldr	r3, [r7, #0]
 800c62a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c62c:	683b      	ldr	r3, [r7, #0]
 800c62e:	685b      	ldr	r3, [r3, #4]
 800c630:	4a0a      	ldr	r2, [pc, #40]	@ (800c65c <prvHeapInit+0xb8>)
 800c632:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c634:	683b      	ldr	r3, [r7, #0]
 800c636:	685b      	ldr	r3, [r3, #4]
 800c638:	4a09      	ldr	r2, [pc, #36]	@ (800c660 <prvHeapInit+0xbc>)
 800c63a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c63c:	4b09      	ldr	r3, [pc, #36]	@ (800c664 <prvHeapInit+0xc0>)
 800c63e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c642:	601a      	str	r2, [r3, #0]
}
 800c644:	bf00      	nop
 800c646:	3714      	adds	r7, #20
 800c648:	46bd      	mov	sp, r7
 800c64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c64e:	4770      	bx	lr
 800c650:	200027f4 	.word	0x200027f4
 800c654:	200063f4 	.word	0x200063f4
 800c658:	200063fc 	.word	0x200063fc
 800c65c:	20006404 	.word	0x20006404
 800c660:	20006400 	.word	0x20006400
 800c664:	20006408 	.word	0x20006408

0800c668 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c668:	b480      	push	{r7}
 800c66a:	b085      	sub	sp, #20
 800c66c:	af00      	add	r7, sp, #0
 800c66e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c670:	4b28      	ldr	r3, [pc, #160]	@ (800c714 <prvInsertBlockIntoFreeList+0xac>)
 800c672:	60fb      	str	r3, [r7, #12]
 800c674:	e002      	b.n	800c67c <prvInsertBlockIntoFreeList+0x14>
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	60fb      	str	r3, [r7, #12]
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	687a      	ldr	r2, [r7, #4]
 800c682:	429a      	cmp	r2, r3
 800c684:	d8f7      	bhi.n	800c676 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	685b      	ldr	r3, [r3, #4]
 800c68e:	68ba      	ldr	r2, [r7, #8]
 800c690:	4413      	add	r3, r2
 800c692:	687a      	ldr	r2, [r7, #4]
 800c694:	429a      	cmp	r2, r3
 800c696:	d108      	bne.n	800c6aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	685a      	ldr	r2, [r3, #4]
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	685b      	ldr	r3, [r3, #4]
 800c6a0:	441a      	add	r2, r3
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	685b      	ldr	r3, [r3, #4]
 800c6b2:	68ba      	ldr	r2, [r7, #8]
 800c6b4:	441a      	add	r2, r3
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	429a      	cmp	r2, r3
 800c6bc:	d118      	bne.n	800c6f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	681a      	ldr	r2, [r3, #0]
 800c6c2:	4b15      	ldr	r3, [pc, #84]	@ (800c718 <prvInsertBlockIntoFreeList+0xb0>)
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	429a      	cmp	r2, r3
 800c6c8:	d00d      	beq.n	800c6e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	685a      	ldr	r2, [r3, #4]
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	685b      	ldr	r3, [r3, #4]
 800c6d4:	441a      	add	r2, r3
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	681a      	ldr	r2, [r3, #0]
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	601a      	str	r2, [r3, #0]
 800c6e4:	e008      	b.n	800c6f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c6e6:	4b0c      	ldr	r3, [pc, #48]	@ (800c718 <prvInsertBlockIntoFreeList+0xb0>)
 800c6e8:	681a      	ldr	r2, [r3, #0]
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	601a      	str	r2, [r3, #0]
 800c6ee:	e003      	b.n	800c6f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	681a      	ldr	r2, [r3, #0]
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c6f8:	68fa      	ldr	r2, [r7, #12]
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	429a      	cmp	r2, r3
 800c6fe:	d002      	beq.n	800c706 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	687a      	ldr	r2, [r7, #4]
 800c704:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c706:	bf00      	nop
 800c708:	3714      	adds	r7, #20
 800c70a:	46bd      	mov	sp, r7
 800c70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c710:	4770      	bx	lr
 800c712:	bf00      	nop
 800c714:	200063f4 	.word	0x200063f4
 800c718:	200063fc 	.word	0x200063fc

0800c71c <malloc>:
 800c71c:	4b02      	ldr	r3, [pc, #8]	@ (800c728 <malloc+0xc>)
 800c71e:	4601      	mov	r1, r0
 800c720:	6818      	ldr	r0, [r3, #0]
 800c722:	f000 b82d 	b.w	800c780 <_malloc_r>
 800c726:	bf00      	nop
 800c728:	2000001c 	.word	0x2000001c

0800c72c <free>:
 800c72c:	4b02      	ldr	r3, [pc, #8]	@ (800c738 <free+0xc>)
 800c72e:	4601      	mov	r1, r0
 800c730:	6818      	ldr	r0, [r3, #0]
 800c732:	f000 bbd5 	b.w	800cee0 <_free_r>
 800c736:	bf00      	nop
 800c738:	2000001c 	.word	0x2000001c

0800c73c <sbrk_aligned>:
 800c73c:	b570      	push	{r4, r5, r6, lr}
 800c73e:	4e0f      	ldr	r6, [pc, #60]	@ (800c77c <sbrk_aligned+0x40>)
 800c740:	460c      	mov	r4, r1
 800c742:	6831      	ldr	r1, [r6, #0]
 800c744:	4605      	mov	r5, r0
 800c746:	b911      	cbnz	r1, 800c74e <sbrk_aligned+0x12>
 800c748:	f000 fb6c 	bl	800ce24 <_sbrk_r>
 800c74c:	6030      	str	r0, [r6, #0]
 800c74e:	4621      	mov	r1, r4
 800c750:	4628      	mov	r0, r5
 800c752:	f000 fb67 	bl	800ce24 <_sbrk_r>
 800c756:	1c43      	adds	r3, r0, #1
 800c758:	d103      	bne.n	800c762 <sbrk_aligned+0x26>
 800c75a:	f04f 34ff 	mov.w	r4, #4294967295
 800c75e:	4620      	mov	r0, r4
 800c760:	bd70      	pop	{r4, r5, r6, pc}
 800c762:	1cc4      	adds	r4, r0, #3
 800c764:	f024 0403 	bic.w	r4, r4, #3
 800c768:	42a0      	cmp	r0, r4
 800c76a:	d0f8      	beq.n	800c75e <sbrk_aligned+0x22>
 800c76c:	1a21      	subs	r1, r4, r0
 800c76e:	4628      	mov	r0, r5
 800c770:	f000 fb58 	bl	800ce24 <_sbrk_r>
 800c774:	3001      	adds	r0, #1
 800c776:	d1f2      	bne.n	800c75e <sbrk_aligned+0x22>
 800c778:	e7ef      	b.n	800c75a <sbrk_aligned+0x1e>
 800c77a:	bf00      	nop
 800c77c:	2000640c 	.word	0x2000640c

0800c780 <_malloc_r>:
 800c780:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c784:	1ccd      	adds	r5, r1, #3
 800c786:	f025 0503 	bic.w	r5, r5, #3
 800c78a:	3508      	adds	r5, #8
 800c78c:	2d0c      	cmp	r5, #12
 800c78e:	bf38      	it	cc
 800c790:	250c      	movcc	r5, #12
 800c792:	2d00      	cmp	r5, #0
 800c794:	4606      	mov	r6, r0
 800c796:	db01      	blt.n	800c79c <_malloc_r+0x1c>
 800c798:	42a9      	cmp	r1, r5
 800c79a:	d904      	bls.n	800c7a6 <_malloc_r+0x26>
 800c79c:	230c      	movs	r3, #12
 800c79e:	6033      	str	r3, [r6, #0]
 800c7a0:	2000      	movs	r0, #0
 800c7a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c7a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c87c <_malloc_r+0xfc>
 800c7aa:	f000 f869 	bl	800c880 <__malloc_lock>
 800c7ae:	f8d8 3000 	ldr.w	r3, [r8]
 800c7b2:	461c      	mov	r4, r3
 800c7b4:	bb44      	cbnz	r4, 800c808 <_malloc_r+0x88>
 800c7b6:	4629      	mov	r1, r5
 800c7b8:	4630      	mov	r0, r6
 800c7ba:	f7ff ffbf 	bl	800c73c <sbrk_aligned>
 800c7be:	1c43      	adds	r3, r0, #1
 800c7c0:	4604      	mov	r4, r0
 800c7c2:	d158      	bne.n	800c876 <_malloc_r+0xf6>
 800c7c4:	f8d8 4000 	ldr.w	r4, [r8]
 800c7c8:	4627      	mov	r7, r4
 800c7ca:	2f00      	cmp	r7, #0
 800c7cc:	d143      	bne.n	800c856 <_malloc_r+0xd6>
 800c7ce:	2c00      	cmp	r4, #0
 800c7d0:	d04b      	beq.n	800c86a <_malloc_r+0xea>
 800c7d2:	6823      	ldr	r3, [r4, #0]
 800c7d4:	4639      	mov	r1, r7
 800c7d6:	4630      	mov	r0, r6
 800c7d8:	eb04 0903 	add.w	r9, r4, r3
 800c7dc:	f000 fb22 	bl	800ce24 <_sbrk_r>
 800c7e0:	4581      	cmp	r9, r0
 800c7e2:	d142      	bne.n	800c86a <_malloc_r+0xea>
 800c7e4:	6821      	ldr	r1, [r4, #0]
 800c7e6:	1a6d      	subs	r5, r5, r1
 800c7e8:	4629      	mov	r1, r5
 800c7ea:	4630      	mov	r0, r6
 800c7ec:	f7ff ffa6 	bl	800c73c <sbrk_aligned>
 800c7f0:	3001      	adds	r0, #1
 800c7f2:	d03a      	beq.n	800c86a <_malloc_r+0xea>
 800c7f4:	6823      	ldr	r3, [r4, #0]
 800c7f6:	442b      	add	r3, r5
 800c7f8:	6023      	str	r3, [r4, #0]
 800c7fa:	f8d8 3000 	ldr.w	r3, [r8]
 800c7fe:	685a      	ldr	r2, [r3, #4]
 800c800:	bb62      	cbnz	r2, 800c85c <_malloc_r+0xdc>
 800c802:	f8c8 7000 	str.w	r7, [r8]
 800c806:	e00f      	b.n	800c828 <_malloc_r+0xa8>
 800c808:	6822      	ldr	r2, [r4, #0]
 800c80a:	1b52      	subs	r2, r2, r5
 800c80c:	d420      	bmi.n	800c850 <_malloc_r+0xd0>
 800c80e:	2a0b      	cmp	r2, #11
 800c810:	d917      	bls.n	800c842 <_malloc_r+0xc2>
 800c812:	1961      	adds	r1, r4, r5
 800c814:	42a3      	cmp	r3, r4
 800c816:	6025      	str	r5, [r4, #0]
 800c818:	bf18      	it	ne
 800c81a:	6059      	strne	r1, [r3, #4]
 800c81c:	6863      	ldr	r3, [r4, #4]
 800c81e:	bf08      	it	eq
 800c820:	f8c8 1000 	streq.w	r1, [r8]
 800c824:	5162      	str	r2, [r4, r5]
 800c826:	604b      	str	r3, [r1, #4]
 800c828:	4630      	mov	r0, r6
 800c82a:	f000 f82f 	bl	800c88c <__malloc_unlock>
 800c82e:	f104 000b 	add.w	r0, r4, #11
 800c832:	1d23      	adds	r3, r4, #4
 800c834:	f020 0007 	bic.w	r0, r0, #7
 800c838:	1ac2      	subs	r2, r0, r3
 800c83a:	bf1c      	itt	ne
 800c83c:	1a1b      	subne	r3, r3, r0
 800c83e:	50a3      	strne	r3, [r4, r2]
 800c840:	e7af      	b.n	800c7a2 <_malloc_r+0x22>
 800c842:	6862      	ldr	r2, [r4, #4]
 800c844:	42a3      	cmp	r3, r4
 800c846:	bf0c      	ite	eq
 800c848:	f8c8 2000 	streq.w	r2, [r8]
 800c84c:	605a      	strne	r2, [r3, #4]
 800c84e:	e7eb      	b.n	800c828 <_malloc_r+0xa8>
 800c850:	4623      	mov	r3, r4
 800c852:	6864      	ldr	r4, [r4, #4]
 800c854:	e7ae      	b.n	800c7b4 <_malloc_r+0x34>
 800c856:	463c      	mov	r4, r7
 800c858:	687f      	ldr	r7, [r7, #4]
 800c85a:	e7b6      	b.n	800c7ca <_malloc_r+0x4a>
 800c85c:	461a      	mov	r2, r3
 800c85e:	685b      	ldr	r3, [r3, #4]
 800c860:	42a3      	cmp	r3, r4
 800c862:	d1fb      	bne.n	800c85c <_malloc_r+0xdc>
 800c864:	2300      	movs	r3, #0
 800c866:	6053      	str	r3, [r2, #4]
 800c868:	e7de      	b.n	800c828 <_malloc_r+0xa8>
 800c86a:	230c      	movs	r3, #12
 800c86c:	6033      	str	r3, [r6, #0]
 800c86e:	4630      	mov	r0, r6
 800c870:	f000 f80c 	bl	800c88c <__malloc_unlock>
 800c874:	e794      	b.n	800c7a0 <_malloc_r+0x20>
 800c876:	6005      	str	r5, [r0, #0]
 800c878:	e7d6      	b.n	800c828 <_malloc_r+0xa8>
 800c87a:	bf00      	nop
 800c87c:	20006410 	.word	0x20006410

0800c880 <__malloc_lock>:
 800c880:	4801      	ldr	r0, [pc, #4]	@ (800c888 <__malloc_lock+0x8>)
 800c882:	f000 bb1c 	b.w	800cebe <__retarget_lock_acquire_recursive>
 800c886:	bf00      	nop
 800c888:	20006554 	.word	0x20006554

0800c88c <__malloc_unlock>:
 800c88c:	4801      	ldr	r0, [pc, #4]	@ (800c894 <__malloc_unlock+0x8>)
 800c88e:	f000 bb17 	b.w	800cec0 <__retarget_lock_release_recursive>
 800c892:	bf00      	nop
 800c894:	20006554 	.word	0x20006554

0800c898 <std>:
 800c898:	2300      	movs	r3, #0
 800c89a:	b510      	push	{r4, lr}
 800c89c:	4604      	mov	r4, r0
 800c89e:	e9c0 3300 	strd	r3, r3, [r0]
 800c8a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c8a6:	6083      	str	r3, [r0, #8]
 800c8a8:	8181      	strh	r1, [r0, #12]
 800c8aa:	6643      	str	r3, [r0, #100]	@ 0x64
 800c8ac:	81c2      	strh	r2, [r0, #14]
 800c8ae:	6183      	str	r3, [r0, #24]
 800c8b0:	4619      	mov	r1, r3
 800c8b2:	2208      	movs	r2, #8
 800c8b4:	305c      	adds	r0, #92	@ 0x5c
 800c8b6:	f000 fa1b 	bl	800ccf0 <memset>
 800c8ba:	4b0d      	ldr	r3, [pc, #52]	@ (800c8f0 <std+0x58>)
 800c8bc:	6263      	str	r3, [r4, #36]	@ 0x24
 800c8be:	4b0d      	ldr	r3, [pc, #52]	@ (800c8f4 <std+0x5c>)
 800c8c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c8c2:	4b0d      	ldr	r3, [pc, #52]	@ (800c8f8 <std+0x60>)
 800c8c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c8c6:	4b0d      	ldr	r3, [pc, #52]	@ (800c8fc <std+0x64>)
 800c8c8:	6323      	str	r3, [r4, #48]	@ 0x30
 800c8ca:	4b0d      	ldr	r3, [pc, #52]	@ (800c900 <std+0x68>)
 800c8cc:	6224      	str	r4, [r4, #32]
 800c8ce:	429c      	cmp	r4, r3
 800c8d0:	d006      	beq.n	800c8e0 <std+0x48>
 800c8d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c8d6:	4294      	cmp	r4, r2
 800c8d8:	d002      	beq.n	800c8e0 <std+0x48>
 800c8da:	33d0      	adds	r3, #208	@ 0xd0
 800c8dc:	429c      	cmp	r4, r3
 800c8de:	d105      	bne.n	800c8ec <std+0x54>
 800c8e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c8e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c8e8:	f000 bae8 	b.w	800cebc <__retarget_lock_init_recursive>
 800c8ec:	bd10      	pop	{r4, pc}
 800c8ee:	bf00      	nop
 800c8f0:	0800cb41 	.word	0x0800cb41
 800c8f4:	0800cb63 	.word	0x0800cb63
 800c8f8:	0800cb9b 	.word	0x0800cb9b
 800c8fc:	0800cbbf 	.word	0x0800cbbf
 800c900:	20006414 	.word	0x20006414

0800c904 <stdio_exit_handler>:
 800c904:	4a02      	ldr	r2, [pc, #8]	@ (800c910 <stdio_exit_handler+0xc>)
 800c906:	4903      	ldr	r1, [pc, #12]	@ (800c914 <stdio_exit_handler+0x10>)
 800c908:	4803      	ldr	r0, [pc, #12]	@ (800c918 <stdio_exit_handler+0x14>)
 800c90a:	f000 b869 	b.w	800c9e0 <_fwalk_sglue>
 800c90e:	bf00      	nop
 800c910:	20000010 	.word	0x20000010
 800c914:	0800d8c9 	.word	0x0800d8c9
 800c918:	20000020 	.word	0x20000020

0800c91c <cleanup_stdio>:
 800c91c:	6841      	ldr	r1, [r0, #4]
 800c91e:	4b0c      	ldr	r3, [pc, #48]	@ (800c950 <cleanup_stdio+0x34>)
 800c920:	4299      	cmp	r1, r3
 800c922:	b510      	push	{r4, lr}
 800c924:	4604      	mov	r4, r0
 800c926:	d001      	beq.n	800c92c <cleanup_stdio+0x10>
 800c928:	f000 ffce 	bl	800d8c8 <_fflush_r>
 800c92c:	68a1      	ldr	r1, [r4, #8]
 800c92e:	4b09      	ldr	r3, [pc, #36]	@ (800c954 <cleanup_stdio+0x38>)
 800c930:	4299      	cmp	r1, r3
 800c932:	d002      	beq.n	800c93a <cleanup_stdio+0x1e>
 800c934:	4620      	mov	r0, r4
 800c936:	f000 ffc7 	bl	800d8c8 <_fflush_r>
 800c93a:	68e1      	ldr	r1, [r4, #12]
 800c93c:	4b06      	ldr	r3, [pc, #24]	@ (800c958 <cleanup_stdio+0x3c>)
 800c93e:	4299      	cmp	r1, r3
 800c940:	d004      	beq.n	800c94c <cleanup_stdio+0x30>
 800c942:	4620      	mov	r0, r4
 800c944:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c948:	f000 bfbe 	b.w	800d8c8 <_fflush_r>
 800c94c:	bd10      	pop	{r4, pc}
 800c94e:	bf00      	nop
 800c950:	20006414 	.word	0x20006414
 800c954:	2000647c 	.word	0x2000647c
 800c958:	200064e4 	.word	0x200064e4

0800c95c <global_stdio_init.part.0>:
 800c95c:	b510      	push	{r4, lr}
 800c95e:	4b0b      	ldr	r3, [pc, #44]	@ (800c98c <global_stdio_init.part.0+0x30>)
 800c960:	4c0b      	ldr	r4, [pc, #44]	@ (800c990 <global_stdio_init.part.0+0x34>)
 800c962:	4a0c      	ldr	r2, [pc, #48]	@ (800c994 <global_stdio_init.part.0+0x38>)
 800c964:	601a      	str	r2, [r3, #0]
 800c966:	4620      	mov	r0, r4
 800c968:	2200      	movs	r2, #0
 800c96a:	2104      	movs	r1, #4
 800c96c:	f7ff ff94 	bl	800c898 <std>
 800c970:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c974:	2201      	movs	r2, #1
 800c976:	2109      	movs	r1, #9
 800c978:	f7ff ff8e 	bl	800c898 <std>
 800c97c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c980:	2202      	movs	r2, #2
 800c982:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c986:	2112      	movs	r1, #18
 800c988:	f7ff bf86 	b.w	800c898 <std>
 800c98c:	2000654c 	.word	0x2000654c
 800c990:	20006414 	.word	0x20006414
 800c994:	0800c905 	.word	0x0800c905

0800c998 <__sfp_lock_acquire>:
 800c998:	4801      	ldr	r0, [pc, #4]	@ (800c9a0 <__sfp_lock_acquire+0x8>)
 800c99a:	f000 ba90 	b.w	800cebe <__retarget_lock_acquire_recursive>
 800c99e:	bf00      	nop
 800c9a0:	20006555 	.word	0x20006555

0800c9a4 <__sfp_lock_release>:
 800c9a4:	4801      	ldr	r0, [pc, #4]	@ (800c9ac <__sfp_lock_release+0x8>)
 800c9a6:	f000 ba8b 	b.w	800cec0 <__retarget_lock_release_recursive>
 800c9aa:	bf00      	nop
 800c9ac:	20006555 	.word	0x20006555

0800c9b0 <__sinit>:
 800c9b0:	b510      	push	{r4, lr}
 800c9b2:	4604      	mov	r4, r0
 800c9b4:	f7ff fff0 	bl	800c998 <__sfp_lock_acquire>
 800c9b8:	6a23      	ldr	r3, [r4, #32]
 800c9ba:	b11b      	cbz	r3, 800c9c4 <__sinit+0x14>
 800c9bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c9c0:	f7ff bff0 	b.w	800c9a4 <__sfp_lock_release>
 800c9c4:	4b04      	ldr	r3, [pc, #16]	@ (800c9d8 <__sinit+0x28>)
 800c9c6:	6223      	str	r3, [r4, #32]
 800c9c8:	4b04      	ldr	r3, [pc, #16]	@ (800c9dc <__sinit+0x2c>)
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d1f5      	bne.n	800c9bc <__sinit+0xc>
 800c9d0:	f7ff ffc4 	bl	800c95c <global_stdio_init.part.0>
 800c9d4:	e7f2      	b.n	800c9bc <__sinit+0xc>
 800c9d6:	bf00      	nop
 800c9d8:	0800c91d 	.word	0x0800c91d
 800c9dc:	2000654c 	.word	0x2000654c

0800c9e0 <_fwalk_sglue>:
 800c9e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c9e4:	4607      	mov	r7, r0
 800c9e6:	4688      	mov	r8, r1
 800c9e8:	4614      	mov	r4, r2
 800c9ea:	2600      	movs	r6, #0
 800c9ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c9f0:	f1b9 0901 	subs.w	r9, r9, #1
 800c9f4:	d505      	bpl.n	800ca02 <_fwalk_sglue+0x22>
 800c9f6:	6824      	ldr	r4, [r4, #0]
 800c9f8:	2c00      	cmp	r4, #0
 800c9fa:	d1f7      	bne.n	800c9ec <_fwalk_sglue+0xc>
 800c9fc:	4630      	mov	r0, r6
 800c9fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca02:	89ab      	ldrh	r3, [r5, #12]
 800ca04:	2b01      	cmp	r3, #1
 800ca06:	d907      	bls.n	800ca18 <_fwalk_sglue+0x38>
 800ca08:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ca0c:	3301      	adds	r3, #1
 800ca0e:	d003      	beq.n	800ca18 <_fwalk_sglue+0x38>
 800ca10:	4629      	mov	r1, r5
 800ca12:	4638      	mov	r0, r7
 800ca14:	47c0      	blx	r8
 800ca16:	4306      	orrs	r6, r0
 800ca18:	3568      	adds	r5, #104	@ 0x68
 800ca1a:	e7e9      	b.n	800c9f0 <_fwalk_sglue+0x10>

0800ca1c <iprintf>:
 800ca1c:	b40f      	push	{r0, r1, r2, r3}
 800ca1e:	b507      	push	{r0, r1, r2, lr}
 800ca20:	4906      	ldr	r1, [pc, #24]	@ (800ca3c <iprintf+0x20>)
 800ca22:	ab04      	add	r3, sp, #16
 800ca24:	6808      	ldr	r0, [r1, #0]
 800ca26:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca2a:	6881      	ldr	r1, [r0, #8]
 800ca2c:	9301      	str	r3, [sp, #4]
 800ca2e:	f000 fc23 	bl	800d278 <_vfiprintf_r>
 800ca32:	b003      	add	sp, #12
 800ca34:	f85d eb04 	ldr.w	lr, [sp], #4
 800ca38:	b004      	add	sp, #16
 800ca3a:	4770      	bx	lr
 800ca3c:	2000001c 	.word	0x2000001c

0800ca40 <_puts_r>:
 800ca40:	6a03      	ldr	r3, [r0, #32]
 800ca42:	b570      	push	{r4, r5, r6, lr}
 800ca44:	6884      	ldr	r4, [r0, #8]
 800ca46:	4605      	mov	r5, r0
 800ca48:	460e      	mov	r6, r1
 800ca4a:	b90b      	cbnz	r3, 800ca50 <_puts_r+0x10>
 800ca4c:	f7ff ffb0 	bl	800c9b0 <__sinit>
 800ca50:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ca52:	07db      	lsls	r3, r3, #31
 800ca54:	d405      	bmi.n	800ca62 <_puts_r+0x22>
 800ca56:	89a3      	ldrh	r3, [r4, #12]
 800ca58:	0598      	lsls	r0, r3, #22
 800ca5a:	d402      	bmi.n	800ca62 <_puts_r+0x22>
 800ca5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ca5e:	f000 fa2e 	bl	800cebe <__retarget_lock_acquire_recursive>
 800ca62:	89a3      	ldrh	r3, [r4, #12]
 800ca64:	0719      	lsls	r1, r3, #28
 800ca66:	d502      	bpl.n	800ca6e <_puts_r+0x2e>
 800ca68:	6923      	ldr	r3, [r4, #16]
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d135      	bne.n	800cada <_puts_r+0x9a>
 800ca6e:	4621      	mov	r1, r4
 800ca70:	4628      	mov	r0, r5
 800ca72:	f000 f8e7 	bl	800cc44 <__swsetup_r>
 800ca76:	b380      	cbz	r0, 800cada <_puts_r+0x9a>
 800ca78:	f04f 35ff 	mov.w	r5, #4294967295
 800ca7c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ca7e:	07da      	lsls	r2, r3, #31
 800ca80:	d405      	bmi.n	800ca8e <_puts_r+0x4e>
 800ca82:	89a3      	ldrh	r3, [r4, #12]
 800ca84:	059b      	lsls	r3, r3, #22
 800ca86:	d402      	bmi.n	800ca8e <_puts_r+0x4e>
 800ca88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ca8a:	f000 fa19 	bl	800cec0 <__retarget_lock_release_recursive>
 800ca8e:	4628      	mov	r0, r5
 800ca90:	bd70      	pop	{r4, r5, r6, pc}
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	da04      	bge.n	800caa0 <_puts_r+0x60>
 800ca96:	69a2      	ldr	r2, [r4, #24]
 800ca98:	429a      	cmp	r2, r3
 800ca9a:	dc17      	bgt.n	800cacc <_puts_r+0x8c>
 800ca9c:	290a      	cmp	r1, #10
 800ca9e:	d015      	beq.n	800cacc <_puts_r+0x8c>
 800caa0:	6823      	ldr	r3, [r4, #0]
 800caa2:	1c5a      	adds	r2, r3, #1
 800caa4:	6022      	str	r2, [r4, #0]
 800caa6:	7019      	strb	r1, [r3, #0]
 800caa8:	68a3      	ldr	r3, [r4, #8]
 800caaa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800caae:	3b01      	subs	r3, #1
 800cab0:	60a3      	str	r3, [r4, #8]
 800cab2:	2900      	cmp	r1, #0
 800cab4:	d1ed      	bne.n	800ca92 <_puts_r+0x52>
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	da11      	bge.n	800cade <_puts_r+0x9e>
 800caba:	4622      	mov	r2, r4
 800cabc:	210a      	movs	r1, #10
 800cabe:	4628      	mov	r0, r5
 800cac0:	f000 f881 	bl	800cbc6 <__swbuf_r>
 800cac4:	3001      	adds	r0, #1
 800cac6:	d0d7      	beq.n	800ca78 <_puts_r+0x38>
 800cac8:	250a      	movs	r5, #10
 800caca:	e7d7      	b.n	800ca7c <_puts_r+0x3c>
 800cacc:	4622      	mov	r2, r4
 800cace:	4628      	mov	r0, r5
 800cad0:	f000 f879 	bl	800cbc6 <__swbuf_r>
 800cad4:	3001      	adds	r0, #1
 800cad6:	d1e7      	bne.n	800caa8 <_puts_r+0x68>
 800cad8:	e7ce      	b.n	800ca78 <_puts_r+0x38>
 800cada:	3e01      	subs	r6, #1
 800cadc:	e7e4      	b.n	800caa8 <_puts_r+0x68>
 800cade:	6823      	ldr	r3, [r4, #0]
 800cae0:	1c5a      	adds	r2, r3, #1
 800cae2:	6022      	str	r2, [r4, #0]
 800cae4:	220a      	movs	r2, #10
 800cae6:	701a      	strb	r2, [r3, #0]
 800cae8:	e7ee      	b.n	800cac8 <_puts_r+0x88>
	...

0800caec <puts>:
 800caec:	4b02      	ldr	r3, [pc, #8]	@ (800caf8 <puts+0xc>)
 800caee:	4601      	mov	r1, r0
 800caf0:	6818      	ldr	r0, [r3, #0]
 800caf2:	f7ff bfa5 	b.w	800ca40 <_puts_r>
 800caf6:	bf00      	nop
 800caf8:	2000001c 	.word	0x2000001c

0800cafc <siprintf>:
 800cafc:	b40e      	push	{r1, r2, r3}
 800cafe:	b510      	push	{r4, lr}
 800cb00:	b09d      	sub	sp, #116	@ 0x74
 800cb02:	ab1f      	add	r3, sp, #124	@ 0x7c
 800cb04:	9002      	str	r0, [sp, #8]
 800cb06:	9006      	str	r0, [sp, #24]
 800cb08:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800cb0c:	480a      	ldr	r0, [pc, #40]	@ (800cb38 <siprintf+0x3c>)
 800cb0e:	9107      	str	r1, [sp, #28]
 800cb10:	9104      	str	r1, [sp, #16]
 800cb12:	490a      	ldr	r1, [pc, #40]	@ (800cb3c <siprintf+0x40>)
 800cb14:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb18:	9105      	str	r1, [sp, #20]
 800cb1a:	2400      	movs	r4, #0
 800cb1c:	a902      	add	r1, sp, #8
 800cb1e:	6800      	ldr	r0, [r0, #0]
 800cb20:	9301      	str	r3, [sp, #4]
 800cb22:	941b      	str	r4, [sp, #108]	@ 0x6c
 800cb24:	f000 fa82 	bl	800d02c <_svfiprintf_r>
 800cb28:	9b02      	ldr	r3, [sp, #8]
 800cb2a:	701c      	strb	r4, [r3, #0]
 800cb2c:	b01d      	add	sp, #116	@ 0x74
 800cb2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb32:	b003      	add	sp, #12
 800cb34:	4770      	bx	lr
 800cb36:	bf00      	nop
 800cb38:	2000001c 	.word	0x2000001c
 800cb3c:	ffff0208 	.word	0xffff0208

0800cb40 <__sread>:
 800cb40:	b510      	push	{r4, lr}
 800cb42:	460c      	mov	r4, r1
 800cb44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb48:	f000 f95a 	bl	800ce00 <_read_r>
 800cb4c:	2800      	cmp	r0, #0
 800cb4e:	bfab      	itete	ge
 800cb50:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800cb52:	89a3      	ldrhlt	r3, [r4, #12]
 800cb54:	181b      	addge	r3, r3, r0
 800cb56:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800cb5a:	bfac      	ite	ge
 800cb5c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800cb5e:	81a3      	strhlt	r3, [r4, #12]
 800cb60:	bd10      	pop	{r4, pc}

0800cb62 <__swrite>:
 800cb62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb66:	461f      	mov	r7, r3
 800cb68:	898b      	ldrh	r3, [r1, #12]
 800cb6a:	05db      	lsls	r3, r3, #23
 800cb6c:	4605      	mov	r5, r0
 800cb6e:	460c      	mov	r4, r1
 800cb70:	4616      	mov	r6, r2
 800cb72:	d505      	bpl.n	800cb80 <__swrite+0x1e>
 800cb74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb78:	2302      	movs	r3, #2
 800cb7a:	2200      	movs	r2, #0
 800cb7c:	f000 f92e 	bl	800cddc <_lseek_r>
 800cb80:	89a3      	ldrh	r3, [r4, #12]
 800cb82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cb86:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cb8a:	81a3      	strh	r3, [r4, #12]
 800cb8c:	4632      	mov	r2, r6
 800cb8e:	463b      	mov	r3, r7
 800cb90:	4628      	mov	r0, r5
 800cb92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cb96:	f000 b955 	b.w	800ce44 <_write_r>

0800cb9a <__sseek>:
 800cb9a:	b510      	push	{r4, lr}
 800cb9c:	460c      	mov	r4, r1
 800cb9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cba2:	f000 f91b 	bl	800cddc <_lseek_r>
 800cba6:	1c43      	adds	r3, r0, #1
 800cba8:	89a3      	ldrh	r3, [r4, #12]
 800cbaa:	bf15      	itete	ne
 800cbac:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cbae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cbb2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cbb6:	81a3      	strheq	r3, [r4, #12]
 800cbb8:	bf18      	it	ne
 800cbba:	81a3      	strhne	r3, [r4, #12]
 800cbbc:	bd10      	pop	{r4, pc}

0800cbbe <__sclose>:
 800cbbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cbc2:	f000 b89d 	b.w	800cd00 <_close_r>

0800cbc6 <__swbuf_r>:
 800cbc6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbc8:	460e      	mov	r6, r1
 800cbca:	4614      	mov	r4, r2
 800cbcc:	4605      	mov	r5, r0
 800cbce:	b118      	cbz	r0, 800cbd8 <__swbuf_r+0x12>
 800cbd0:	6a03      	ldr	r3, [r0, #32]
 800cbd2:	b90b      	cbnz	r3, 800cbd8 <__swbuf_r+0x12>
 800cbd4:	f7ff feec 	bl	800c9b0 <__sinit>
 800cbd8:	69a3      	ldr	r3, [r4, #24]
 800cbda:	60a3      	str	r3, [r4, #8]
 800cbdc:	89a3      	ldrh	r3, [r4, #12]
 800cbde:	071a      	lsls	r2, r3, #28
 800cbe0:	d501      	bpl.n	800cbe6 <__swbuf_r+0x20>
 800cbe2:	6923      	ldr	r3, [r4, #16]
 800cbe4:	b943      	cbnz	r3, 800cbf8 <__swbuf_r+0x32>
 800cbe6:	4621      	mov	r1, r4
 800cbe8:	4628      	mov	r0, r5
 800cbea:	f000 f82b 	bl	800cc44 <__swsetup_r>
 800cbee:	b118      	cbz	r0, 800cbf8 <__swbuf_r+0x32>
 800cbf0:	f04f 37ff 	mov.w	r7, #4294967295
 800cbf4:	4638      	mov	r0, r7
 800cbf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cbf8:	6823      	ldr	r3, [r4, #0]
 800cbfa:	6922      	ldr	r2, [r4, #16]
 800cbfc:	1a98      	subs	r0, r3, r2
 800cbfe:	6963      	ldr	r3, [r4, #20]
 800cc00:	b2f6      	uxtb	r6, r6
 800cc02:	4283      	cmp	r3, r0
 800cc04:	4637      	mov	r7, r6
 800cc06:	dc05      	bgt.n	800cc14 <__swbuf_r+0x4e>
 800cc08:	4621      	mov	r1, r4
 800cc0a:	4628      	mov	r0, r5
 800cc0c:	f000 fe5c 	bl	800d8c8 <_fflush_r>
 800cc10:	2800      	cmp	r0, #0
 800cc12:	d1ed      	bne.n	800cbf0 <__swbuf_r+0x2a>
 800cc14:	68a3      	ldr	r3, [r4, #8]
 800cc16:	3b01      	subs	r3, #1
 800cc18:	60a3      	str	r3, [r4, #8]
 800cc1a:	6823      	ldr	r3, [r4, #0]
 800cc1c:	1c5a      	adds	r2, r3, #1
 800cc1e:	6022      	str	r2, [r4, #0]
 800cc20:	701e      	strb	r6, [r3, #0]
 800cc22:	6962      	ldr	r2, [r4, #20]
 800cc24:	1c43      	adds	r3, r0, #1
 800cc26:	429a      	cmp	r2, r3
 800cc28:	d004      	beq.n	800cc34 <__swbuf_r+0x6e>
 800cc2a:	89a3      	ldrh	r3, [r4, #12]
 800cc2c:	07db      	lsls	r3, r3, #31
 800cc2e:	d5e1      	bpl.n	800cbf4 <__swbuf_r+0x2e>
 800cc30:	2e0a      	cmp	r6, #10
 800cc32:	d1df      	bne.n	800cbf4 <__swbuf_r+0x2e>
 800cc34:	4621      	mov	r1, r4
 800cc36:	4628      	mov	r0, r5
 800cc38:	f000 fe46 	bl	800d8c8 <_fflush_r>
 800cc3c:	2800      	cmp	r0, #0
 800cc3e:	d0d9      	beq.n	800cbf4 <__swbuf_r+0x2e>
 800cc40:	e7d6      	b.n	800cbf0 <__swbuf_r+0x2a>
	...

0800cc44 <__swsetup_r>:
 800cc44:	b538      	push	{r3, r4, r5, lr}
 800cc46:	4b29      	ldr	r3, [pc, #164]	@ (800ccec <__swsetup_r+0xa8>)
 800cc48:	4605      	mov	r5, r0
 800cc4a:	6818      	ldr	r0, [r3, #0]
 800cc4c:	460c      	mov	r4, r1
 800cc4e:	b118      	cbz	r0, 800cc58 <__swsetup_r+0x14>
 800cc50:	6a03      	ldr	r3, [r0, #32]
 800cc52:	b90b      	cbnz	r3, 800cc58 <__swsetup_r+0x14>
 800cc54:	f7ff feac 	bl	800c9b0 <__sinit>
 800cc58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc5c:	0719      	lsls	r1, r3, #28
 800cc5e:	d422      	bmi.n	800cca6 <__swsetup_r+0x62>
 800cc60:	06da      	lsls	r2, r3, #27
 800cc62:	d407      	bmi.n	800cc74 <__swsetup_r+0x30>
 800cc64:	2209      	movs	r2, #9
 800cc66:	602a      	str	r2, [r5, #0]
 800cc68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cc6c:	81a3      	strh	r3, [r4, #12]
 800cc6e:	f04f 30ff 	mov.w	r0, #4294967295
 800cc72:	e033      	b.n	800ccdc <__swsetup_r+0x98>
 800cc74:	0758      	lsls	r0, r3, #29
 800cc76:	d512      	bpl.n	800cc9e <__swsetup_r+0x5a>
 800cc78:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cc7a:	b141      	cbz	r1, 800cc8e <__swsetup_r+0x4a>
 800cc7c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cc80:	4299      	cmp	r1, r3
 800cc82:	d002      	beq.n	800cc8a <__swsetup_r+0x46>
 800cc84:	4628      	mov	r0, r5
 800cc86:	f000 f92b 	bl	800cee0 <_free_r>
 800cc8a:	2300      	movs	r3, #0
 800cc8c:	6363      	str	r3, [r4, #52]	@ 0x34
 800cc8e:	89a3      	ldrh	r3, [r4, #12]
 800cc90:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cc94:	81a3      	strh	r3, [r4, #12]
 800cc96:	2300      	movs	r3, #0
 800cc98:	6063      	str	r3, [r4, #4]
 800cc9a:	6923      	ldr	r3, [r4, #16]
 800cc9c:	6023      	str	r3, [r4, #0]
 800cc9e:	89a3      	ldrh	r3, [r4, #12]
 800cca0:	f043 0308 	orr.w	r3, r3, #8
 800cca4:	81a3      	strh	r3, [r4, #12]
 800cca6:	6923      	ldr	r3, [r4, #16]
 800cca8:	b94b      	cbnz	r3, 800ccbe <__swsetup_r+0x7a>
 800ccaa:	89a3      	ldrh	r3, [r4, #12]
 800ccac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ccb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ccb4:	d003      	beq.n	800ccbe <__swsetup_r+0x7a>
 800ccb6:	4621      	mov	r1, r4
 800ccb8:	4628      	mov	r0, r5
 800ccba:	f000 fe53 	bl	800d964 <__smakebuf_r>
 800ccbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ccc2:	f013 0201 	ands.w	r2, r3, #1
 800ccc6:	d00a      	beq.n	800ccde <__swsetup_r+0x9a>
 800ccc8:	2200      	movs	r2, #0
 800ccca:	60a2      	str	r2, [r4, #8]
 800cccc:	6962      	ldr	r2, [r4, #20]
 800ccce:	4252      	negs	r2, r2
 800ccd0:	61a2      	str	r2, [r4, #24]
 800ccd2:	6922      	ldr	r2, [r4, #16]
 800ccd4:	b942      	cbnz	r2, 800cce8 <__swsetup_r+0xa4>
 800ccd6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ccda:	d1c5      	bne.n	800cc68 <__swsetup_r+0x24>
 800ccdc:	bd38      	pop	{r3, r4, r5, pc}
 800ccde:	0799      	lsls	r1, r3, #30
 800cce0:	bf58      	it	pl
 800cce2:	6962      	ldrpl	r2, [r4, #20]
 800cce4:	60a2      	str	r2, [r4, #8]
 800cce6:	e7f4      	b.n	800ccd2 <__swsetup_r+0x8e>
 800cce8:	2000      	movs	r0, #0
 800ccea:	e7f7      	b.n	800ccdc <__swsetup_r+0x98>
 800ccec:	2000001c 	.word	0x2000001c

0800ccf0 <memset>:
 800ccf0:	4402      	add	r2, r0
 800ccf2:	4603      	mov	r3, r0
 800ccf4:	4293      	cmp	r3, r2
 800ccf6:	d100      	bne.n	800ccfa <memset+0xa>
 800ccf8:	4770      	bx	lr
 800ccfa:	f803 1b01 	strb.w	r1, [r3], #1
 800ccfe:	e7f9      	b.n	800ccf4 <memset+0x4>

0800cd00 <_close_r>:
 800cd00:	b538      	push	{r3, r4, r5, lr}
 800cd02:	4d06      	ldr	r5, [pc, #24]	@ (800cd1c <_close_r+0x1c>)
 800cd04:	2300      	movs	r3, #0
 800cd06:	4604      	mov	r4, r0
 800cd08:	4608      	mov	r0, r1
 800cd0a:	602b      	str	r3, [r5, #0]
 800cd0c:	f7f4 fe17 	bl	800193e <_close>
 800cd10:	1c43      	adds	r3, r0, #1
 800cd12:	d102      	bne.n	800cd1a <_close_r+0x1a>
 800cd14:	682b      	ldr	r3, [r5, #0]
 800cd16:	b103      	cbz	r3, 800cd1a <_close_r+0x1a>
 800cd18:	6023      	str	r3, [r4, #0]
 800cd1a:	bd38      	pop	{r3, r4, r5, pc}
 800cd1c:	20006550 	.word	0x20006550

0800cd20 <_reclaim_reent>:
 800cd20:	4b2d      	ldr	r3, [pc, #180]	@ (800cdd8 <_reclaim_reent+0xb8>)
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	4283      	cmp	r3, r0
 800cd26:	b570      	push	{r4, r5, r6, lr}
 800cd28:	4604      	mov	r4, r0
 800cd2a:	d053      	beq.n	800cdd4 <_reclaim_reent+0xb4>
 800cd2c:	69c3      	ldr	r3, [r0, #28]
 800cd2e:	b31b      	cbz	r3, 800cd78 <_reclaim_reent+0x58>
 800cd30:	68db      	ldr	r3, [r3, #12]
 800cd32:	b163      	cbz	r3, 800cd4e <_reclaim_reent+0x2e>
 800cd34:	2500      	movs	r5, #0
 800cd36:	69e3      	ldr	r3, [r4, #28]
 800cd38:	68db      	ldr	r3, [r3, #12]
 800cd3a:	5959      	ldr	r1, [r3, r5]
 800cd3c:	b9b1      	cbnz	r1, 800cd6c <_reclaim_reent+0x4c>
 800cd3e:	3504      	adds	r5, #4
 800cd40:	2d80      	cmp	r5, #128	@ 0x80
 800cd42:	d1f8      	bne.n	800cd36 <_reclaim_reent+0x16>
 800cd44:	69e3      	ldr	r3, [r4, #28]
 800cd46:	4620      	mov	r0, r4
 800cd48:	68d9      	ldr	r1, [r3, #12]
 800cd4a:	f000 f8c9 	bl	800cee0 <_free_r>
 800cd4e:	69e3      	ldr	r3, [r4, #28]
 800cd50:	6819      	ldr	r1, [r3, #0]
 800cd52:	b111      	cbz	r1, 800cd5a <_reclaim_reent+0x3a>
 800cd54:	4620      	mov	r0, r4
 800cd56:	f000 f8c3 	bl	800cee0 <_free_r>
 800cd5a:	69e3      	ldr	r3, [r4, #28]
 800cd5c:	689d      	ldr	r5, [r3, #8]
 800cd5e:	b15d      	cbz	r5, 800cd78 <_reclaim_reent+0x58>
 800cd60:	4629      	mov	r1, r5
 800cd62:	4620      	mov	r0, r4
 800cd64:	682d      	ldr	r5, [r5, #0]
 800cd66:	f000 f8bb 	bl	800cee0 <_free_r>
 800cd6a:	e7f8      	b.n	800cd5e <_reclaim_reent+0x3e>
 800cd6c:	680e      	ldr	r6, [r1, #0]
 800cd6e:	4620      	mov	r0, r4
 800cd70:	f000 f8b6 	bl	800cee0 <_free_r>
 800cd74:	4631      	mov	r1, r6
 800cd76:	e7e1      	b.n	800cd3c <_reclaim_reent+0x1c>
 800cd78:	6961      	ldr	r1, [r4, #20]
 800cd7a:	b111      	cbz	r1, 800cd82 <_reclaim_reent+0x62>
 800cd7c:	4620      	mov	r0, r4
 800cd7e:	f000 f8af 	bl	800cee0 <_free_r>
 800cd82:	69e1      	ldr	r1, [r4, #28]
 800cd84:	b111      	cbz	r1, 800cd8c <_reclaim_reent+0x6c>
 800cd86:	4620      	mov	r0, r4
 800cd88:	f000 f8aa 	bl	800cee0 <_free_r>
 800cd8c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800cd8e:	b111      	cbz	r1, 800cd96 <_reclaim_reent+0x76>
 800cd90:	4620      	mov	r0, r4
 800cd92:	f000 f8a5 	bl	800cee0 <_free_r>
 800cd96:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cd98:	b111      	cbz	r1, 800cda0 <_reclaim_reent+0x80>
 800cd9a:	4620      	mov	r0, r4
 800cd9c:	f000 f8a0 	bl	800cee0 <_free_r>
 800cda0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800cda2:	b111      	cbz	r1, 800cdaa <_reclaim_reent+0x8a>
 800cda4:	4620      	mov	r0, r4
 800cda6:	f000 f89b 	bl	800cee0 <_free_r>
 800cdaa:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800cdac:	b111      	cbz	r1, 800cdb4 <_reclaim_reent+0x94>
 800cdae:	4620      	mov	r0, r4
 800cdb0:	f000 f896 	bl	800cee0 <_free_r>
 800cdb4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800cdb6:	b111      	cbz	r1, 800cdbe <_reclaim_reent+0x9e>
 800cdb8:	4620      	mov	r0, r4
 800cdba:	f000 f891 	bl	800cee0 <_free_r>
 800cdbe:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800cdc0:	b111      	cbz	r1, 800cdc8 <_reclaim_reent+0xa8>
 800cdc2:	4620      	mov	r0, r4
 800cdc4:	f000 f88c 	bl	800cee0 <_free_r>
 800cdc8:	6a23      	ldr	r3, [r4, #32]
 800cdca:	b11b      	cbz	r3, 800cdd4 <_reclaim_reent+0xb4>
 800cdcc:	4620      	mov	r0, r4
 800cdce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800cdd2:	4718      	bx	r3
 800cdd4:	bd70      	pop	{r4, r5, r6, pc}
 800cdd6:	bf00      	nop
 800cdd8:	2000001c 	.word	0x2000001c

0800cddc <_lseek_r>:
 800cddc:	b538      	push	{r3, r4, r5, lr}
 800cdde:	4d07      	ldr	r5, [pc, #28]	@ (800cdfc <_lseek_r+0x20>)
 800cde0:	4604      	mov	r4, r0
 800cde2:	4608      	mov	r0, r1
 800cde4:	4611      	mov	r1, r2
 800cde6:	2200      	movs	r2, #0
 800cde8:	602a      	str	r2, [r5, #0]
 800cdea:	461a      	mov	r2, r3
 800cdec:	f7f4 fdce 	bl	800198c <_lseek>
 800cdf0:	1c43      	adds	r3, r0, #1
 800cdf2:	d102      	bne.n	800cdfa <_lseek_r+0x1e>
 800cdf4:	682b      	ldr	r3, [r5, #0]
 800cdf6:	b103      	cbz	r3, 800cdfa <_lseek_r+0x1e>
 800cdf8:	6023      	str	r3, [r4, #0]
 800cdfa:	bd38      	pop	{r3, r4, r5, pc}
 800cdfc:	20006550 	.word	0x20006550

0800ce00 <_read_r>:
 800ce00:	b538      	push	{r3, r4, r5, lr}
 800ce02:	4d07      	ldr	r5, [pc, #28]	@ (800ce20 <_read_r+0x20>)
 800ce04:	4604      	mov	r4, r0
 800ce06:	4608      	mov	r0, r1
 800ce08:	4611      	mov	r1, r2
 800ce0a:	2200      	movs	r2, #0
 800ce0c:	602a      	str	r2, [r5, #0]
 800ce0e:	461a      	mov	r2, r3
 800ce10:	f7f4 fd5c 	bl	80018cc <_read>
 800ce14:	1c43      	adds	r3, r0, #1
 800ce16:	d102      	bne.n	800ce1e <_read_r+0x1e>
 800ce18:	682b      	ldr	r3, [r5, #0]
 800ce1a:	b103      	cbz	r3, 800ce1e <_read_r+0x1e>
 800ce1c:	6023      	str	r3, [r4, #0]
 800ce1e:	bd38      	pop	{r3, r4, r5, pc}
 800ce20:	20006550 	.word	0x20006550

0800ce24 <_sbrk_r>:
 800ce24:	b538      	push	{r3, r4, r5, lr}
 800ce26:	4d06      	ldr	r5, [pc, #24]	@ (800ce40 <_sbrk_r+0x1c>)
 800ce28:	2300      	movs	r3, #0
 800ce2a:	4604      	mov	r4, r0
 800ce2c:	4608      	mov	r0, r1
 800ce2e:	602b      	str	r3, [r5, #0]
 800ce30:	f7f4 fdba 	bl	80019a8 <_sbrk>
 800ce34:	1c43      	adds	r3, r0, #1
 800ce36:	d102      	bne.n	800ce3e <_sbrk_r+0x1a>
 800ce38:	682b      	ldr	r3, [r5, #0]
 800ce3a:	b103      	cbz	r3, 800ce3e <_sbrk_r+0x1a>
 800ce3c:	6023      	str	r3, [r4, #0]
 800ce3e:	bd38      	pop	{r3, r4, r5, pc}
 800ce40:	20006550 	.word	0x20006550

0800ce44 <_write_r>:
 800ce44:	b538      	push	{r3, r4, r5, lr}
 800ce46:	4d07      	ldr	r5, [pc, #28]	@ (800ce64 <_write_r+0x20>)
 800ce48:	4604      	mov	r4, r0
 800ce4a:	4608      	mov	r0, r1
 800ce4c:	4611      	mov	r1, r2
 800ce4e:	2200      	movs	r2, #0
 800ce50:	602a      	str	r2, [r5, #0]
 800ce52:	461a      	mov	r2, r3
 800ce54:	f7f4 fd57 	bl	8001906 <_write>
 800ce58:	1c43      	adds	r3, r0, #1
 800ce5a:	d102      	bne.n	800ce62 <_write_r+0x1e>
 800ce5c:	682b      	ldr	r3, [r5, #0]
 800ce5e:	b103      	cbz	r3, 800ce62 <_write_r+0x1e>
 800ce60:	6023      	str	r3, [r4, #0]
 800ce62:	bd38      	pop	{r3, r4, r5, pc}
 800ce64:	20006550 	.word	0x20006550

0800ce68 <__errno>:
 800ce68:	4b01      	ldr	r3, [pc, #4]	@ (800ce70 <__errno+0x8>)
 800ce6a:	6818      	ldr	r0, [r3, #0]
 800ce6c:	4770      	bx	lr
 800ce6e:	bf00      	nop
 800ce70:	2000001c 	.word	0x2000001c

0800ce74 <__libc_init_array>:
 800ce74:	b570      	push	{r4, r5, r6, lr}
 800ce76:	4d0d      	ldr	r5, [pc, #52]	@ (800ceac <__libc_init_array+0x38>)
 800ce78:	4c0d      	ldr	r4, [pc, #52]	@ (800ceb0 <__libc_init_array+0x3c>)
 800ce7a:	1b64      	subs	r4, r4, r5
 800ce7c:	10a4      	asrs	r4, r4, #2
 800ce7e:	2600      	movs	r6, #0
 800ce80:	42a6      	cmp	r6, r4
 800ce82:	d109      	bne.n	800ce98 <__libc_init_array+0x24>
 800ce84:	4d0b      	ldr	r5, [pc, #44]	@ (800ceb4 <__libc_init_array+0x40>)
 800ce86:	4c0c      	ldr	r4, [pc, #48]	@ (800ceb8 <__libc_init_array+0x44>)
 800ce88:	f000 fe1a 	bl	800dac0 <_init>
 800ce8c:	1b64      	subs	r4, r4, r5
 800ce8e:	10a4      	asrs	r4, r4, #2
 800ce90:	2600      	movs	r6, #0
 800ce92:	42a6      	cmp	r6, r4
 800ce94:	d105      	bne.n	800cea2 <__libc_init_array+0x2e>
 800ce96:	bd70      	pop	{r4, r5, r6, pc}
 800ce98:	f855 3b04 	ldr.w	r3, [r5], #4
 800ce9c:	4798      	blx	r3
 800ce9e:	3601      	adds	r6, #1
 800cea0:	e7ee      	b.n	800ce80 <__libc_init_array+0xc>
 800cea2:	f855 3b04 	ldr.w	r3, [r5], #4
 800cea6:	4798      	blx	r3
 800cea8:	3601      	adds	r6, #1
 800ceaa:	e7f2      	b.n	800ce92 <__libc_init_array+0x1e>
 800ceac:	0800e1b8 	.word	0x0800e1b8
 800ceb0:	0800e1b8 	.word	0x0800e1b8
 800ceb4:	0800e1b8 	.word	0x0800e1b8
 800ceb8:	0800e1bc 	.word	0x0800e1bc

0800cebc <__retarget_lock_init_recursive>:
 800cebc:	4770      	bx	lr

0800cebe <__retarget_lock_acquire_recursive>:
 800cebe:	4770      	bx	lr

0800cec0 <__retarget_lock_release_recursive>:
 800cec0:	4770      	bx	lr

0800cec2 <memcpy>:
 800cec2:	440a      	add	r2, r1
 800cec4:	4291      	cmp	r1, r2
 800cec6:	f100 33ff 	add.w	r3, r0, #4294967295
 800ceca:	d100      	bne.n	800cece <memcpy+0xc>
 800cecc:	4770      	bx	lr
 800cece:	b510      	push	{r4, lr}
 800ced0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ced4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ced8:	4291      	cmp	r1, r2
 800ceda:	d1f9      	bne.n	800ced0 <memcpy+0xe>
 800cedc:	bd10      	pop	{r4, pc}
	...

0800cee0 <_free_r>:
 800cee0:	b538      	push	{r3, r4, r5, lr}
 800cee2:	4605      	mov	r5, r0
 800cee4:	2900      	cmp	r1, #0
 800cee6:	d041      	beq.n	800cf6c <_free_r+0x8c>
 800cee8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ceec:	1f0c      	subs	r4, r1, #4
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	bfb8      	it	lt
 800cef2:	18e4      	addlt	r4, r4, r3
 800cef4:	f7ff fcc4 	bl	800c880 <__malloc_lock>
 800cef8:	4a1d      	ldr	r2, [pc, #116]	@ (800cf70 <_free_r+0x90>)
 800cefa:	6813      	ldr	r3, [r2, #0]
 800cefc:	b933      	cbnz	r3, 800cf0c <_free_r+0x2c>
 800cefe:	6063      	str	r3, [r4, #4]
 800cf00:	6014      	str	r4, [r2, #0]
 800cf02:	4628      	mov	r0, r5
 800cf04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cf08:	f7ff bcc0 	b.w	800c88c <__malloc_unlock>
 800cf0c:	42a3      	cmp	r3, r4
 800cf0e:	d908      	bls.n	800cf22 <_free_r+0x42>
 800cf10:	6820      	ldr	r0, [r4, #0]
 800cf12:	1821      	adds	r1, r4, r0
 800cf14:	428b      	cmp	r3, r1
 800cf16:	bf01      	itttt	eq
 800cf18:	6819      	ldreq	r1, [r3, #0]
 800cf1a:	685b      	ldreq	r3, [r3, #4]
 800cf1c:	1809      	addeq	r1, r1, r0
 800cf1e:	6021      	streq	r1, [r4, #0]
 800cf20:	e7ed      	b.n	800cefe <_free_r+0x1e>
 800cf22:	461a      	mov	r2, r3
 800cf24:	685b      	ldr	r3, [r3, #4]
 800cf26:	b10b      	cbz	r3, 800cf2c <_free_r+0x4c>
 800cf28:	42a3      	cmp	r3, r4
 800cf2a:	d9fa      	bls.n	800cf22 <_free_r+0x42>
 800cf2c:	6811      	ldr	r1, [r2, #0]
 800cf2e:	1850      	adds	r0, r2, r1
 800cf30:	42a0      	cmp	r0, r4
 800cf32:	d10b      	bne.n	800cf4c <_free_r+0x6c>
 800cf34:	6820      	ldr	r0, [r4, #0]
 800cf36:	4401      	add	r1, r0
 800cf38:	1850      	adds	r0, r2, r1
 800cf3a:	4283      	cmp	r3, r0
 800cf3c:	6011      	str	r1, [r2, #0]
 800cf3e:	d1e0      	bne.n	800cf02 <_free_r+0x22>
 800cf40:	6818      	ldr	r0, [r3, #0]
 800cf42:	685b      	ldr	r3, [r3, #4]
 800cf44:	6053      	str	r3, [r2, #4]
 800cf46:	4408      	add	r0, r1
 800cf48:	6010      	str	r0, [r2, #0]
 800cf4a:	e7da      	b.n	800cf02 <_free_r+0x22>
 800cf4c:	d902      	bls.n	800cf54 <_free_r+0x74>
 800cf4e:	230c      	movs	r3, #12
 800cf50:	602b      	str	r3, [r5, #0]
 800cf52:	e7d6      	b.n	800cf02 <_free_r+0x22>
 800cf54:	6820      	ldr	r0, [r4, #0]
 800cf56:	1821      	adds	r1, r4, r0
 800cf58:	428b      	cmp	r3, r1
 800cf5a:	bf04      	itt	eq
 800cf5c:	6819      	ldreq	r1, [r3, #0]
 800cf5e:	685b      	ldreq	r3, [r3, #4]
 800cf60:	6063      	str	r3, [r4, #4]
 800cf62:	bf04      	itt	eq
 800cf64:	1809      	addeq	r1, r1, r0
 800cf66:	6021      	streq	r1, [r4, #0]
 800cf68:	6054      	str	r4, [r2, #4]
 800cf6a:	e7ca      	b.n	800cf02 <_free_r+0x22>
 800cf6c:	bd38      	pop	{r3, r4, r5, pc}
 800cf6e:	bf00      	nop
 800cf70:	20006410 	.word	0x20006410

0800cf74 <__ssputs_r>:
 800cf74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf78:	688e      	ldr	r6, [r1, #8]
 800cf7a:	461f      	mov	r7, r3
 800cf7c:	42be      	cmp	r6, r7
 800cf7e:	680b      	ldr	r3, [r1, #0]
 800cf80:	4682      	mov	sl, r0
 800cf82:	460c      	mov	r4, r1
 800cf84:	4690      	mov	r8, r2
 800cf86:	d82d      	bhi.n	800cfe4 <__ssputs_r+0x70>
 800cf88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cf8c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cf90:	d026      	beq.n	800cfe0 <__ssputs_r+0x6c>
 800cf92:	6965      	ldr	r5, [r4, #20]
 800cf94:	6909      	ldr	r1, [r1, #16]
 800cf96:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cf9a:	eba3 0901 	sub.w	r9, r3, r1
 800cf9e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cfa2:	1c7b      	adds	r3, r7, #1
 800cfa4:	444b      	add	r3, r9
 800cfa6:	106d      	asrs	r5, r5, #1
 800cfa8:	429d      	cmp	r5, r3
 800cfaa:	bf38      	it	cc
 800cfac:	461d      	movcc	r5, r3
 800cfae:	0553      	lsls	r3, r2, #21
 800cfb0:	d527      	bpl.n	800d002 <__ssputs_r+0x8e>
 800cfb2:	4629      	mov	r1, r5
 800cfb4:	f7ff fbe4 	bl	800c780 <_malloc_r>
 800cfb8:	4606      	mov	r6, r0
 800cfba:	b360      	cbz	r0, 800d016 <__ssputs_r+0xa2>
 800cfbc:	6921      	ldr	r1, [r4, #16]
 800cfbe:	464a      	mov	r2, r9
 800cfc0:	f7ff ff7f 	bl	800cec2 <memcpy>
 800cfc4:	89a3      	ldrh	r3, [r4, #12]
 800cfc6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cfca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cfce:	81a3      	strh	r3, [r4, #12]
 800cfd0:	6126      	str	r6, [r4, #16]
 800cfd2:	6165      	str	r5, [r4, #20]
 800cfd4:	444e      	add	r6, r9
 800cfd6:	eba5 0509 	sub.w	r5, r5, r9
 800cfda:	6026      	str	r6, [r4, #0]
 800cfdc:	60a5      	str	r5, [r4, #8]
 800cfde:	463e      	mov	r6, r7
 800cfe0:	42be      	cmp	r6, r7
 800cfe2:	d900      	bls.n	800cfe6 <__ssputs_r+0x72>
 800cfe4:	463e      	mov	r6, r7
 800cfe6:	6820      	ldr	r0, [r4, #0]
 800cfe8:	4632      	mov	r2, r6
 800cfea:	4641      	mov	r1, r8
 800cfec:	f000 fcf6 	bl	800d9dc <memmove>
 800cff0:	68a3      	ldr	r3, [r4, #8]
 800cff2:	1b9b      	subs	r3, r3, r6
 800cff4:	60a3      	str	r3, [r4, #8]
 800cff6:	6823      	ldr	r3, [r4, #0]
 800cff8:	4433      	add	r3, r6
 800cffa:	6023      	str	r3, [r4, #0]
 800cffc:	2000      	movs	r0, #0
 800cffe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d002:	462a      	mov	r2, r5
 800d004:	f000 fd26 	bl	800da54 <_realloc_r>
 800d008:	4606      	mov	r6, r0
 800d00a:	2800      	cmp	r0, #0
 800d00c:	d1e0      	bne.n	800cfd0 <__ssputs_r+0x5c>
 800d00e:	6921      	ldr	r1, [r4, #16]
 800d010:	4650      	mov	r0, sl
 800d012:	f7ff ff65 	bl	800cee0 <_free_r>
 800d016:	230c      	movs	r3, #12
 800d018:	f8ca 3000 	str.w	r3, [sl]
 800d01c:	89a3      	ldrh	r3, [r4, #12]
 800d01e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d022:	81a3      	strh	r3, [r4, #12]
 800d024:	f04f 30ff 	mov.w	r0, #4294967295
 800d028:	e7e9      	b.n	800cffe <__ssputs_r+0x8a>
	...

0800d02c <_svfiprintf_r>:
 800d02c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d030:	4698      	mov	r8, r3
 800d032:	898b      	ldrh	r3, [r1, #12]
 800d034:	061b      	lsls	r3, r3, #24
 800d036:	b09d      	sub	sp, #116	@ 0x74
 800d038:	4607      	mov	r7, r0
 800d03a:	460d      	mov	r5, r1
 800d03c:	4614      	mov	r4, r2
 800d03e:	d510      	bpl.n	800d062 <_svfiprintf_r+0x36>
 800d040:	690b      	ldr	r3, [r1, #16]
 800d042:	b973      	cbnz	r3, 800d062 <_svfiprintf_r+0x36>
 800d044:	2140      	movs	r1, #64	@ 0x40
 800d046:	f7ff fb9b 	bl	800c780 <_malloc_r>
 800d04a:	6028      	str	r0, [r5, #0]
 800d04c:	6128      	str	r0, [r5, #16]
 800d04e:	b930      	cbnz	r0, 800d05e <_svfiprintf_r+0x32>
 800d050:	230c      	movs	r3, #12
 800d052:	603b      	str	r3, [r7, #0]
 800d054:	f04f 30ff 	mov.w	r0, #4294967295
 800d058:	b01d      	add	sp, #116	@ 0x74
 800d05a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d05e:	2340      	movs	r3, #64	@ 0x40
 800d060:	616b      	str	r3, [r5, #20]
 800d062:	2300      	movs	r3, #0
 800d064:	9309      	str	r3, [sp, #36]	@ 0x24
 800d066:	2320      	movs	r3, #32
 800d068:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d06c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d070:	2330      	movs	r3, #48	@ 0x30
 800d072:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d210 <_svfiprintf_r+0x1e4>
 800d076:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d07a:	f04f 0901 	mov.w	r9, #1
 800d07e:	4623      	mov	r3, r4
 800d080:	469a      	mov	sl, r3
 800d082:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d086:	b10a      	cbz	r2, 800d08c <_svfiprintf_r+0x60>
 800d088:	2a25      	cmp	r2, #37	@ 0x25
 800d08a:	d1f9      	bne.n	800d080 <_svfiprintf_r+0x54>
 800d08c:	ebba 0b04 	subs.w	fp, sl, r4
 800d090:	d00b      	beq.n	800d0aa <_svfiprintf_r+0x7e>
 800d092:	465b      	mov	r3, fp
 800d094:	4622      	mov	r2, r4
 800d096:	4629      	mov	r1, r5
 800d098:	4638      	mov	r0, r7
 800d09a:	f7ff ff6b 	bl	800cf74 <__ssputs_r>
 800d09e:	3001      	adds	r0, #1
 800d0a0:	f000 80a7 	beq.w	800d1f2 <_svfiprintf_r+0x1c6>
 800d0a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d0a6:	445a      	add	r2, fp
 800d0a8:	9209      	str	r2, [sp, #36]	@ 0x24
 800d0aa:	f89a 3000 	ldrb.w	r3, [sl]
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	f000 809f 	beq.w	800d1f2 <_svfiprintf_r+0x1c6>
 800d0b4:	2300      	movs	r3, #0
 800d0b6:	f04f 32ff 	mov.w	r2, #4294967295
 800d0ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d0be:	f10a 0a01 	add.w	sl, sl, #1
 800d0c2:	9304      	str	r3, [sp, #16]
 800d0c4:	9307      	str	r3, [sp, #28]
 800d0c6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d0ca:	931a      	str	r3, [sp, #104]	@ 0x68
 800d0cc:	4654      	mov	r4, sl
 800d0ce:	2205      	movs	r2, #5
 800d0d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0d4:	484e      	ldr	r0, [pc, #312]	@ (800d210 <_svfiprintf_r+0x1e4>)
 800d0d6:	f7f3 f8b3 	bl	8000240 <memchr>
 800d0da:	9a04      	ldr	r2, [sp, #16]
 800d0dc:	b9d8      	cbnz	r0, 800d116 <_svfiprintf_r+0xea>
 800d0de:	06d0      	lsls	r0, r2, #27
 800d0e0:	bf44      	itt	mi
 800d0e2:	2320      	movmi	r3, #32
 800d0e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d0e8:	0711      	lsls	r1, r2, #28
 800d0ea:	bf44      	itt	mi
 800d0ec:	232b      	movmi	r3, #43	@ 0x2b
 800d0ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d0f2:	f89a 3000 	ldrb.w	r3, [sl]
 800d0f6:	2b2a      	cmp	r3, #42	@ 0x2a
 800d0f8:	d015      	beq.n	800d126 <_svfiprintf_r+0xfa>
 800d0fa:	9a07      	ldr	r2, [sp, #28]
 800d0fc:	4654      	mov	r4, sl
 800d0fe:	2000      	movs	r0, #0
 800d100:	f04f 0c0a 	mov.w	ip, #10
 800d104:	4621      	mov	r1, r4
 800d106:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d10a:	3b30      	subs	r3, #48	@ 0x30
 800d10c:	2b09      	cmp	r3, #9
 800d10e:	d94b      	bls.n	800d1a8 <_svfiprintf_r+0x17c>
 800d110:	b1b0      	cbz	r0, 800d140 <_svfiprintf_r+0x114>
 800d112:	9207      	str	r2, [sp, #28]
 800d114:	e014      	b.n	800d140 <_svfiprintf_r+0x114>
 800d116:	eba0 0308 	sub.w	r3, r0, r8
 800d11a:	fa09 f303 	lsl.w	r3, r9, r3
 800d11e:	4313      	orrs	r3, r2
 800d120:	9304      	str	r3, [sp, #16]
 800d122:	46a2      	mov	sl, r4
 800d124:	e7d2      	b.n	800d0cc <_svfiprintf_r+0xa0>
 800d126:	9b03      	ldr	r3, [sp, #12]
 800d128:	1d19      	adds	r1, r3, #4
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	9103      	str	r1, [sp, #12]
 800d12e:	2b00      	cmp	r3, #0
 800d130:	bfbb      	ittet	lt
 800d132:	425b      	neglt	r3, r3
 800d134:	f042 0202 	orrlt.w	r2, r2, #2
 800d138:	9307      	strge	r3, [sp, #28]
 800d13a:	9307      	strlt	r3, [sp, #28]
 800d13c:	bfb8      	it	lt
 800d13e:	9204      	strlt	r2, [sp, #16]
 800d140:	7823      	ldrb	r3, [r4, #0]
 800d142:	2b2e      	cmp	r3, #46	@ 0x2e
 800d144:	d10a      	bne.n	800d15c <_svfiprintf_r+0x130>
 800d146:	7863      	ldrb	r3, [r4, #1]
 800d148:	2b2a      	cmp	r3, #42	@ 0x2a
 800d14a:	d132      	bne.n	800d1b2 <_svfiprintf_r+0x186>
 800d14c:	9b03      	ldr	r3, [sp, #12]
 800d14e:	1d1a      	adds	r2, r3, #4
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	9203      	str	r2, [sp, #12]
 800d154:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d158:	3402      	adds	r4, #2
 800d15a:	9305      	str	r3, [sp, #20]
 800d15c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d220 <_svfiprintf_r+0x1f4>
 800d160:	7821      	ldrb	r1, [r4, #0]
 800d162:	2203      	movs	r2, #3
 800d164:	4650      	mov	r0, sl
 800d166:	f7f3 f86b 	bl	8000240 <memchr>
 800d16a:	b138      	cbz	r0, 800d17c <_svfiprintf_r+0x150>
 800d16c:	9b04      	ldr	r3, [sp, #16]
 800d16e:	eba0 000a 	sub.w	r0, r0, sl
 800d172:	2240      	movs	r2, #64	@ 0x40
 800d174:	4082      	lsls	r2, r0
 800d176:	4313      	orrs	r3, r2
 800d178:	3401      	adds	r4, #1
 800d17a:	9304      	str	r3, [sp, #16]
 800d17c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d180:	4824      	ldr	r0, [pc, #144]	@ (800d214 <_svfiprintf_r+0x1e8>)
 800d182:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d186:	2206      	movs	r2, #6
 800d188:	f7f3 f85a 	bl	8000240 <memchr>
 800d18c:	2800      	cmp	r0, #0
 800d18e:	d036      	beq.n	800d1fe <_svfiprintf_r+0x1d2>
 800d190:	4b21      	ldr	r3, [pc, #132]	@ (800d218 <_svfiprintf_r+0x1ec>)
 800d192:	bb1b      	cbnz	r3, 800d1dc <_svfiprintf_r+0x1b0>
 800d194:	9b03      	ldr	r3, [sp, #12]
 800d196:	3307      	adds	r3, #7
 800d198:	f023 0307 	bic.w	r3, r3, #7
 800d19c:	3308      	adds	r3, #8
 800d19e:	9303      	str	r3, [sp, #12]
 800d1a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1a2:	4433      	add	r3, r6
 800d1a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d1a6:	e76a      	b.n	800d07e <_svfiprintf_r+0x52>
 800d1a8:	fb0c 3202 	mla	r2, ip, r2, r3
 800d1ac:	460c      	mov	r4, r1
 800d1ae:	2001      	movs	r0, #1
 800d1b0:	e7a8      	b.n	800d104 <_svfiprintf_r+0xd8>
 800d1b2:	2300      	movs	r3, #0
 800d1b4:	3401      	adds	r4, #1
 800d1b6:	9305      	str	r3, [sp, #20]
 800d1b8:	4619      	mov	r1, r3
 800d1ba:	f04f 0c0a 	mov.w	ip, #10
 800d1be:	4620      	mov	r0, r4
 800d1c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d1c4:	3a30      	subs	r2, #48	@ 0x30
 800d1c6:	2a09      	cmp	r2, #9
 800d1c8:	d903      	bls.n	800d1d2 <_svfiprintf_r+0x1a6>
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d0c6      	beq.n	800d15c <_svfiprintf_r+0x130>
 800d1ce:	9105      	str	r1, [sp, #20]
 800d1d0:	e7c4      	b.n	800d15c <_svfiprintf_r+0x130>
 800d1d2:	fb0c 2101 	mla	r1, ip, r1, r2
 800d1d6:	4604      	mov	r4, r0
 800d1d8:	2301      	movs	r3, #1
 800d1da:	e7f0      	b.n	800d1be <_svfiprintf_r+0x192>
 800d1dc:	ab03      	add	r3, sp, #12
 800d1de:	9300      	str	r3, [sp, #0]
 800d1e0:	462a      	mov	r2, r5
 800d1e2:	4b0e      	ldr	r3, [pc, #56]	@ (800d21c <_svfiprintf_r+0x1f0>)
 800d1e4:	a904      	add	r1, sp, #16
 800d1e6:	4638      	mov	r0, r7
 800d1e8:	f3af 8000 	nop.w
 800d1ec:	1c42      	adds	r2, r0, #1
 800d1ee:	4606      	mov	r6, r0
 800d1f0:	d1d6      	bne.n	800d1a0 <_svfiprintf_r+0x174>
 800d1f2:	89ab      	ldrh	r3, [r5, #12]
 800d1f4:	065b      	lsls	r3, r3, #25
 800d1f6:	f53f af2d 	bmi.w	800d054 <_svfiprintf_r+0x28>
 800d1fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d1fc:	e72c      	b.n	800d058 <_svfiprintf_r+0x2c>
 800d1fe:	ab03      	add	r3, sp, #12
 800d200:	9300      	str	r3, [sp, #0]
 800d202:	462a      	mov	r2, r5
 800d204:	4b05      	ldr	r3, [pc, #20]	@ (800d21c <_svfiprintf_r+0x1f0>)
 800d206:	a904      	add	r1, sp, #16
 800d208:	4638      	mov	r0, r7
 800d20a:	f000 f9bb 	bl	800d584 <_printf_i>
 800d20e:	e7ed      	b.n	800d1ec <_svfiprintf_r+0x1c0>
 800d210:	0800e17c 	.word	0x0800e17c
 800d214:	0800e186 	.word	0x0800e186
 800d218:	00000000 	.word	0x00000000
 800d21c:	0800cf75 	.word	0x0800cf75
 800d220:	0800e182 	.word	0x0800e182

0800d224 <__sfputc_r>:
 800d224:	6893      	ldr	r3, [r2, #8]
 800d226:	3b01      	subs	r3, #1
 800d228:	2b00      	cmp	r3, #0
 800d22a:	b410      	push	{r4}
 800d22c:	6093      	str	r3, [r2, #8]
 800d22e:	da08      	bge.n	800d242 <__sfputc_r+0x1e>
 800d230:	6994      	ldr	r4, [r2, #24]
 800d232:	42a3      	cmp	r3, r4
 800d234:	db01      	blt.n	800d23a <__sfputc_r+0x16>
 800d236:	290a      	cmp	r1, #10
 800d238:	d103      	bne.n	800d242 <__sfputc_r+0x1e>
 800d23a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d23e:	f7ff bcc2 	b.w	800cbc6 <__swbuf_r>
 800d242:	6813      	ldr	r3, [r2, #0]
 800d244:	1c58      	adds	r0, r3, #1
 800d246:	6010      	str	r0, [r2, #0]
 800d248:	7019      	strb	r1, [r3, #0]
 800d24a:	4608      	mov	r0, r1
 800d24c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d250:	4770      	bx	lr

0800d252 <__sfputs_r>:
 800d252:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d254:	4606      	mov	r6, r0
 800d256:	460f      	mov	r7, r1
 800d258:	4614      	mov	r4, r2
 800d25a:	18d5      	adds	r5, r2, r3
 800d25c:	42ac      	cmp	r4, r5
 800d25e:	d101      	bne.n	800d264 <__sfputs_r+0x12>
 800d260:	2000      	movs	r0, #0
 800d262:	e007      	b.n	800d274 <__sfputs_r+0x22>
 800d264:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d268:	463a      	mov	r2, r7
 800d26a:	4630      	mov	r0, r6
 800d26c:	f7ff ffda 	bl	800d224 <__sfputc_r>
 800d270:	1c43      	adds	r3, r0, #1
 800d272:	d1f3      	bne.n	800d25c <__sfputs_r+0xa>
 800d274:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d278 <_vfiprintf_r>:
 800d278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d27c:	460d      	mov	r5, r1
 800d27e:	b09d      	sub	sp, #116	@ 0x74
 800d280:	4614      	mov	r4, r2
 800d282:	4698      	mov	r8, r3
 800d284:	4606      	mov	r6, r0
 800d286:	b118      	cbz	r0, 800d290 <_vfiprintf_r+0x18>
 800d288:	6a03      	ldr	r3, [r0, #32]
 800d28a:	b90b      	cbnz	r3, 800d290 <_vfiprintf_r+0x18>
 800d28c:	f7ff fb90 	bl	800c9b0 <__sinit>
 800d290:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d292:	07d9      	lsls	r1, r3, #31
 800d294:	d405      	bmi.n	800d2a2 <_vfiprintf_r+0x2a>
 800d296:	89ab      	ldrh	r3, [r5, #12]
 800d298:	059a      	lsls	r2, r3, #22
 800d29a:	d402      	bmi.n	800d2a2 <_vfiprintf_r+0x2a>
 800d29c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d29e:	f7ff fe0e 	bl	800cebe <__retarget_lock_acquire_recursive>
 800d2a2:	89ab      	ldrh	r3, [r5, #12]
 800d2a4:	071b      	lsls	r3, r3, #28
 800d2a6:	d501      	bpl.n	800d2ac <_vfiprintf_r+0x34>
 800d2a8:	692b      	ldr	r3, [r5, #16]
 800d2aa:	b99b      	cbnz	r3, 800d2d4 <_vfiprintf_r+0x5c>
 800d2ac:	4629      	mov	r1, r5
 800d2ae:	4630      	mov	r0, r6
 800d2b0:	f7ff fcc8 	bl	800cc44 <__swsetup_r>
 800d2b4:	b170      	cbz	r0, 800d2d4 <_vfiprintf_r+0x5c>
 800d2b6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d2b8:	07dc      	lsls	r4, r3, #31
 800d2ba:	d504      	bpl.n	800d2c6 <_vfiprintf_r+0x4e>
 800d2bc:	f04f 30ff 	mov.w	r0, #4294967295
 800d2c0:	b01d      	add	sp, #116	@ 0x74
 800d2c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2c6:	89ab      	ldrh	r3, [r5, #12]
 800d2c8:	0598      	lsls	r0, r3, #22
 800d2ca:	d4f7      	bmi.n	800d2bc <_vfiprintf_r+0x44>
 800d2cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d2ce:	f7ff fdf7 	bl	800cec0 <__retarget_lock_release_recursive>
 800d2d2:	e7f3      	b.n	800d2bc <_vfiprintf_r+0x44>
 800d2d4:	2300      	movs	r3, #0
 800d2d6:	9309      	str	r3, [sp, #36]	@ 0x24
 800d2d8:	2320      	movs	r3, #32
 800d2da:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d2de:	f8cd 800c 	str.w	r8, [sp, #12]
 800d2e2:	2330      	movs	r3, #48	@ 0x30
 800d2e4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d494 <_vfiprintf_r+0x21c>
 800d2e8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d2ec:	f04f 0901 	mov.w	r9, #1
 800d2f0:	4623      	mov	r3, r4
 800d2f2:	469a      	mov	sl, r3
 800d2f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d2f8:	b10a      	cbz	r2, 800d2fe <_vfiprintf_r+0x86>
 800d2fa:	2a25      	cmp	r2, #37	@ 0x25
 800d2fc:	d1f9      	bne.n	800d2f2 <_vfiprintf_r+0x7a>
 800d2fe:	ebba 0b04 	subs.w	fp, sl, r4
 800d302:	d00b      	beq.n	800d31c <_vfiprintf_r+0xa4>
 800d304:	465b      	mov	r3, fp
 800d306:	4622      	mov	r2, r4
 800d308:	4629      	mov	r1, r5
 800d30a:	4630      	mov	r0, r6
 800d30c:	f7ff ffa1 	bl	800d252 <__sfputs_r>
 800d310:	3001      	adds	r0, #1
 800d312:	f000 80a7 	beq.w	800d464 <_vfiprintf_r+0x1ec>
 800d316:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d318:	445a      	add	r2, fp
 800d31a:	9209      	str	r2, [sp, #36]	@ 0x24
 800d31c:	f89a 3000 	ldrb.w	r3, [sl]
 800d320:	2b00      	cmp	r3, #0
 800d322:	f000 809f 	beq.w	800d464 <_vfiprintf_r+0x1ec>
 800d326:	2300      	movs	r3, #0
 800d328:	f04f 32ff 	mov.w	r2, #4294967295
 800d32c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d330:	f10a 0a01 	add.w	sl, sl, #1
 800d334:	9304      	str	r3, [sp, #16]
 800d336:	9307      	str	r3, [sp, #28]
 800d338:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d33c:	931a      	str	r3, [sp, #104]	@ 0x68
 800d33e:	4654      	mov	r4, sl
 800d340:	2205      	movs	r2, #5
 800d342:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d346:	4853      	ldr	r0, [pc, #332]	@ (800d494 <_vfiprintf_r+0x21c>)
 800d348:	f7f2 ff7a 	bl	8000240 <memchr>
 800d34c:	9a04      	ldr	r2, [sp, #16]
 800d34e:	b9d8      	cbnz	r0, 800d388 <_vfiprintf_r+0x110>
 800d350:	06d1      	lsls	r1, r2, #27
 800d352:	bf44      	itt	mi
 800d354:	2320      	movmi	r3, #32
 800d356:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d35a:	0713      	lsls	r3, r2, #28
 800d35c:	bf44      	itt	mi
 800d35e:	232b      	movmi	r3, #43	@ 0x2b
 800d360:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d364:	f89a 3000 	ldrb.w	r3, [sl]
 800d368:	2b2a      	cmp	r3, #42	@ 0x2a
 800d36a:	d015      	beq.n	800d398 <_vfiprintf_r+0x120>
 800d36c:	9a07      	ldr	r2, [sp, #28]
 800d36e:	4654      	mov	r4, sl
 800d370:	2000      	movs	r0, #0
 800d372:	f04f 0c0a 	mov.w	ip, #10
 800d376:	4621      	mov	r1, r4
 800d378:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d37c:	3b30      	subs	r3, #48	@ 0x30
 800d37e:	2b09      	cmp	r3, #9
 800d380:	d94b      	bls.n	800d41a <_vfiprintf_r+0x1a2>
 800d382:	b1b0      	cbz	r0, 800d3b2 <_vfiprintf_r+0x13a>
 800d384:	9207      	str	r2, [sp, #28]
 800d386:	e014      	b.n	800d3b2 <_vfiprintf_r+0x13a>
 800d388:	eba0 0308 	sub.w	r3, r0, r8
 800d38c:	fa09 f303 	lsl.w	r3, r9, r3
 800d390:	4313      	orrs	r3, r2
 800d392:	9304      	str	r3, [sp, #16]
 800d394:	46a2      	mov	sl, r4
 800d396:	e7d2      	b.n	800d33e <_vfiprintf_r+0xc6>
 800d398:	9b03      	ldr	r3, [sp, #12]
 800d39a:	1d19      	adds	r1, r3, #4
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	9103      	str	r1, [sp, #12]
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	bfbb      	ittet	lt
 800d3a4:	425b      	neglt	r3, r3
 800d3a6:	f042 0202 	orrlt.w	r2, r2, #2
 800d3aa:	9307      	strge	r3, [sp, #28]
 800d3ac:	9307      	strlt	r3, [sp, #28]
 800d3ae:	bfb8      	it	lt
 800d3b0:	9204      	strlt	r2, [sp, #16]
 800d3b2:	7823      	ldrb	r3, [r4, #0]
 800d3b4:	2b2e      	cmp	r3, #46	@ 0x2e
 800d3b6:	d10a      	bne.n	800d3ce <_vfiprintf_r+0x156>
 800d3b8:	7863      	ldrb	r3, [r4, #1]
 800d3ba:	2b2a      	cmp	r3, #42	@ 0x2a
 800d3bc:	d132      	bne.n	800d424 <_vfiprintf_r+0x1ac>
 800d3be:	9b03      	ldr	r3, [sp, #12]
 800d3c0:	1d1a      	adds	r2, r3, #4
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	9203      	str	r2, [sp, #12]
 800d3c6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d3ca:	3402      	adds	r4, #2
 800d3cc:	9305      	str	r3, [sp, #20]
 800d3ce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d4a4 <_vfiprintf_r+0x22c>
 800d3d2:	7821      	ldrb	r1, [r4, #0]
 800d3d4:	2203      	movs	r2, #3
 800d3d6:	4650      	mov	r0, sl
 800d3d8:	f7f2 ff32 	bl	8000240 <memchr>
 800d3dc:	b138      	cbz	r0, 800d3ee <_vfiprintf_r+0x176>
 800d3de:	9b04      	ldr	r3, [sp, #16]
 800d3e0:	eba0 000a 	sub.w	r0, r0, sl
 800d3e4:	2240      	movs	r2, #64	@ 0x40
 800d3e6:	4082      	lsls	r2, r0
 800d3e8:	4313      	orrs	r3, r2
 800d3ea:	3401      	adds	r4, #1
 800d3ec:	9304      	str	r3, [sp, #16]
 800d3ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d3f2:	4829      	ldr	r0, [pc, #164]	@ (800d498 <_vfiprintf_r+0x220>)
 800d3f4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d3f8:	2206      	movs	r2, #6
 800d3fa:	f7f2 ff21 	bl	8000240 <memchr>
 800d3fe:	2800      	cmp	r0, #0
 800d400:	d03f      	beq.n	800d482 <_vfiprintf_r+0x20a>
 800d402:	4b26      	ldr	r3, [pc, #152]	@ (800d49c <_vfiprintf_r+0x224>)
 800d404:	bb1b      	cbnz	r3, 800d44e <_vfiprintf_r+0x1d6>
 800d406:	9b03      	ldr	r3, [sp, #12]
 800d408:	3307      	adds	r3, #7
 800d40a:	f023 0307 	bic.w	r3, r3, #7
 800d40e:	3308      	adds	r3, #8
 800d410:	9303      	str	r3, [sp, #12]
 800d412:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d414:	443b      	add	r3, r7
 800d416:	9309      	str	r3, [sp, #36]	@ 0x24
 800d418:	e76a      	b.n	800d2f0 <_vfiprintf_r+0x78>
 800d41a:	fb0c 3202 	mla	r2, ip, r2, r3
 800d41e:	460c      	mov	r4, r1
 800d420:	2001      	movs	r0, #1
 800d422:	e7a8      	b.n	800d376 <_vfiprintf_r+0xfe>
 800d424:	2300      	movs	r3, #0
 800d426:	3401      	adds	r4, #1
 800d428:	9305      	str	r3, [sp, #20]
 800d42a:	4619      	mov	r1, r3
 800d42c:	f04f 0c0a 	mov.w	ip, #10
 800d430:	4620      	mov	r0, r4
 800d432:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d436:	3a30      	subs	r2, #48	@ 0x30
 800d438:	2a09      	cmp	r2, #9
 800d43a:	d903      	bls.n	800d444 <_vfiprintf_r+0x1cc>
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d0c6      	beq.n	800d3ce <_vfiprintf_r+0x156>
 800d440:	9105      	str	r1, [sp, #20]
 800d442:	e7c4      	b.n	800d3ce <_vfiprintf_r+0x156>
 800d444:	fb0c 2101 	mla	r1, ip, r1, r2
 800d448:	4604      	mov	r4, r0
 800d44a:	2301      	movs	r3, #1
 800d44c:	e7f0      	b.n	800d430 <_vfiprintf_r+0x1b8>
 800d44e:	ab03      	add	r3, sp, #12
 800d450:	9300      	str	r3, [sp, #0]
 800d452:	462a      	mov	r2, r5
 800d454:	4b12      	ldr	r3, [pc, #72]	@ (800d4a0 <_vfiprintf_r+0x228>)
 800d456:	a904      	add	r1, sp, #16
 800d458:	4630      	mov	r0, r6
 800d45a:	f3af 8000 	nop.w
 800d45e:	4607      	mov	r7, r0
 800d460:	1c78      	adds	r0, r7, #1
 800d462:	d1d6      	bne.n	800d412 <_vfiprintf_r+0x19a>
 800d464:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d466:	07d9      	lsls	r1, r3, #31
 800d468:	d405      	bmi.n	800d476 <_vfiprintf_r+0x1fe>
 800d46a:	89ab      	ldrh	r3, [r5, #12]
 800d46c:	059a      	lsls	r2, r3, #22
 800d46e:	d402      	bmi.n	800d476 <_vfiprintf_r+0x1fe>
 800d470:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d472:	f7ff fd25 	bl	800cec0 <__retarget_lock_release_recursive>
 800d476:	89ab      	ldrh	r3, [r5, #12]
 800d478:	065b      	lsls	r3, r3, #25
 800d47a:	f53f af1f 	bmi.w	800d2bc <_vfiprintf_r+0x44>
 800d47e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d480:	e71e      	b.n	800d2c0 <_vfiprintf_r+0x48>
 800d482:	ab03      	add	r3, sp, #12
 800d484:	9300      	str	r3, [sp, #0]
 800d486:	462a      	mov	r2, r5
 800d488:	4b05      	ldr	r3, [pc, #20]	@ (800d4a0 <_vfiprintf_r+0x228>)
 800d48a:	a904      	add	r1, sp, #16
 800d48c:	4630      	mov	r0, r6
 800d48e:	f000 f879 	bl	800d584 <_printf_i>
 800d492:	e7e4      	b.n	800d45e <_vfiprintf_r+0x1e6>
 800d494:	0800e17c 	.word	0x0800e17c
 800d498:	0800e186 	.word	0x0800e186
 800d49c:	00000000 	.word	0x00000000
 800d4a0:	0800d253 	.word	0x0800d253
 800d4a4:	0800e182 	.word	0x0800e182

0800d4a8 <_printf_common>:
 800d4a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d4ac:	4616      	mov	r6, r2
 800d4ae:	4698      	mov	r8, r3
 800d4b0:	688a      	ldr	r2, [r1, #8]
 800d4b2:	690b      	ldr	r3, [r1, #16]
 800d4b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d4b8:	4293      	cmp	r3, r2
 800d4ba:	bfb8      	it	lt
 800d4bc:	4613      	movlt	r3, r2
 800d4be:	6033      	str	r3, [r6, #0]
 800d4c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d4c4:	4607      	mov	r7, r0
 800d4c6:	460c      	mov	r4, r1
 800d4c8:	b10a      	cbz	r2, 800d4ce <_printf_common+0x26>
 800d4ca:	3301      	adds	r3, #1
 800d4cc:	6033      	str	r3, [r6, #0]
 800d4ce:	6823      	ldr	r3, [r4, #0]
 800d4d0:	0699      	lsls	r1, r3, #26
 800d4d2:	bf42      	ittt	mi
 800d4d4:	6833      	ldrmi	r3, [r6, #0]
 800d4d6:	3302      	addmi	r3, #2
 800d4d8:	6033      	strmi	r3, [r6, #0]
 800d4da:	6825      	ldr	r5, [r4, #0]
 800d4dc:	f015 0506 	ands.w	r5, r5, #6
 800d4e0:	d106      	bne.n	800d4f0 <_printf_common+0x48>
 800d4e2:	f104 0a19 	add.w	sl, r4, #25
 800d4e6:	68e3      	ldr	r3, [r4, #12]
 800d4e8:	6832      	ldr	r2, [r6, #0]
 800d4ea:	1a9b      	subs	r3, r3, r2
 800d4ec:	42ab      	cmp	r3, r5
 800d4ee:	dc26      	bgt.n	800d53e <_printf_common+0x96>
 800d4f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d4f4:	6822      	ldr	r2, [r4, #0]
 800d4f6:	3b00      	subs	r3, #0
 800d4f8:	bf18      	it	ne
 800d4fa:	2301      	movne	r3, #1
 800d4fc:	0692      	lsls	r2, r2, #26
 800d4fe:	d42b      	bmi.n	800d558 <_printf_common+0xb0>
 800d500:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d504:	4641      	mov	r1, r8
 800d506:	4638      	mov	r0, r7
 800d508:	47c8      	blx	r9
 800d50a:	3001      	adds	r0, #1
 800d50c:	d01e      	beq.n	800d54c <_printf_common+0xa4>
 800d50e:	6823      	ldr	r3, [r4, #0]
 800d510:	6922      	ldr	r2, [r4, #16]
 800d512:	f003 0306 	and.w	r3, r3, #6
 800d516:	2b04      	cmp	r3, #4
 800d518:	bf02      	ittt	eq
 800d51a:	68e5      	ldreq	r5, [r4, #12]
 800d51c:	6833      	ldreq	r3, [r6, #0]
 800d51e:	1aed      	subeq	r5, r5, r3
 800d520:	68a3      	ldr	r3, [r4, #8]
 800d522:	bf0c      	ite	eq
 800d524:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d528:	2500      	movne	r5, #0
 800d52a:	4293      	cmp	r3, r2
 800d52c:	bfc4      	itt	gt
 800d52e:	1a9b      	subgt	r3, r3, r2
 800d530:	18ed      	addgt	r5, r5, r3
 800d532:	2600      	movs	r6, #0
 800d534:	341a      	adds	r4, #26
 800d536:	42b5      	cmp	r5, r6
 800d538:	d11a      	bne.n	800d570 <_printf_common+0xc8>
 800d53a:	2000      	movs	r0, #0
 800d53c:	e008      	b.n	800d550 <_printf_common+0xa8>
 800d53e:	2301      	movs	r3, #1
 800d540:	4652      	mov	r2, sl
 800d542:	4641      	mov	r1, r8
 800d544:	4638      	mov	r0, r7
 800d546:	47c8      	blx	r9
 800d548:	3001      	adds	r0, #1
 800d54a:	d103      	bne.n	800d554 <_printf_common+0xac>
 800d54c:	f04f 30ff 	mov.w	r0, #4294967295
 800d550:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d554:	3501      	adds	r5, #1
 800d556:	e7c6      	b.n	800d4e6 <_printf_common+0x3e>
 800d558:	18e1      	adds	r1, r4, r3
 800d55a:	1c5a      	adds	r2, r3, #1
 800d55c:	2030      	movs	r0, #48	@ 0x30
 800d55e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d562:	4422      	add	r2, r4
 800d564:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d568:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d56c:	3302      	adds	r3, #2
 800d56e:	e7c7      	b.n	800d500 <_printf_common+0x58>
 800d570:	2301      	movs	r3, #1
 800d572:	4622      	mov	r2, r4
 800d574:	4641      	mov	r1, r8
 800d576:	4638      	mov	r0, r7
 800d578:	47c8      	blx	r9
 800d57a:	3001      	adds	r0, #1
 800d57c:	d0e6      	beq.n	800d54c <_printf_common+0xa4>
 800d57e:	3601      	adds	r6, #1
 800d580:	e7d9      	b.n	800d536 <_printf_common+0x8e>
	...

0800d584 <_printf_i>:
 800d584:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d588:	7e0f      	ldrb	r7, [r1, #24]
 800d58a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d58c:	2f78      	cmp	r7, #120	@ 0x78
 800d58e:	4691      	mov	r9, r2
 800d590:	4680      	mov	r8, r0
 800d592:	460c      	mov	r4, r1
 800d594:	469a      	mov	sl, r3
 800d596:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d59a:	d807      	bhi.n	800d5ac <_printf_i+0x28>
 800d59c:	2f62      	cmp	r7, #98	@ 0x62
 800d59e:	d80a      	bhi.n	800d5b6 <_printf_i+0x32>
 800d5a0:	2f00      	cmp	r7, #0
 800d5a2:	f000 80d1 	beq.w	800d748 <_printf_i+0x1c4>
 800d5a6:	2f58      	cmp	r7, #88	@ 0x58
 800d5a8:	f000 80b8 	beq.w	800d71c <_printf_i+0x198>
 800d5ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d5b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d5b4:	e03a      	b.n	800d62c <_printf_i+0xa8>
 800d5b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d5ba:	2b15      	cmp	r3, #21
 800d5bc:	d8f6      	bhi.n	800d5ac <_printf_i+0x28>
 800d5be:	a101      	add	r1, pc, #4	@ (adr r1, 800d5c4 <_printf_i+0x40>)
 800d5c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d5c4:	0800d61d 	.word	0x0800d61d
 800d5c8:	0800d631 	.word	0x0800d631
 800d5cc:	0800d5ad 	.word	0x0800d5ad
 800d5d0:	0800d5ad 	.word	0x0800d5ad
 800d5d4:	0800d5ad 	.word	0x0800d5ad
 800d5d8:	0800d5ad 	.word	0x0800d5ad
 800d5dc:	0800d631 	.word	0x0800d631
 800d5e0:	0800d5ad 	.word	0x0800d5ad
 800d5e4:	0800d5ad 	.word	0x0800d5ad
 800d5e8:	0800d5ad 	.word	0x0800d5ad
 800d5ec:	0800d5ad 	.word	0x0800d5ad
 800d5f0:	0800d72f 	.word	0x0800d72f
 800d5f4:	0800d65b 	.word	0x0800d65b
 800d5f8:	0800d6e9 	.word	0x0800d6e9
 800d5fc:	0800d5ad 	.word	0x0800d5ad
 800d600:	0800d5ad 	.word	0x0800d5ad
 800d604:	0800d751 	.word	0x0800d751
 800d608:	0800d5ad 	.word	0x0800d5ad
 800d60c:	0800d65b 	.word	0x0800d65b
 800d610:	0800d5ad 	.word	0x0800d5ad
 800d614:	0800d5ad 	.word	0x0800d5ad
 800d618:	0800d6f1 	.word	0x0800d6f1
 800d61c:	6833      	ldr	r3, [r6, #0]
 800d61e:	1d1a      	adds	r2, r3, #4
 800d620:	681b      	ldr	r3, [r3, #0]
 800d622:	6032      	str	r2, [r6, #0]
 800d624:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d628:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d62c:	2301      	movs	r3, #1
 800d62e:	e09c      	b.n	800d76a <_printf_i+0x1e6>
 800d630:	6833      	ldr	r3, [r6, #0]
 800d632:	6820      	ldr	r0, [r4, #0]
 800d634:	1d19      	adds	r1, r3, #4
 800d636:	6031      	str	r1, [r6, #0]
 800d638:	0606      	lsls	r6, r0, #24
 800d63a:	d501      	bpl.n	800d640 <_printf_i+0xbc>
 800d63c:	681d      	ldr	r5, [r3, #0]
 800d63e:	e003      	b.n	800d648 <_printf_i+0xc4>
 800d640:	0645      	lsls	r5, r0, #25
 800d642:	d5fb      	bpl.n	800d63c <_printf_i+0xb8>
 800d644:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d648:	2d00      	cmp	r5, #0
 800d64a:	da03      	bge.n	800d654 <_printf_i+0xd0>
 800d64c:	232d      	movs	r3, #45	@ 0x2d
 800d64e:	426d      	negs	r5, r5
 800d650:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d654:	4858      	ldr	r0, [pc, #352]	@ (800d7b8 <_printf_i+0x234>)
 800d656:	230a      	movs	r3, #10
 800d658:	e011      	b.n	800d67e <_printf_i+0xfa>
 800d65a:	6821      	ldr	r1, [r4, #0]
 800d65c:	6833      	ldr	r3, [r6, #0]
 800d65e:	0608      	lsls	r0, r1, #24
 800d660:	f853 5b04 	ldr.w	r5, [r3], #4
 800d664:	d402      	bmi.n	800d66c <_printf_i+0xe8>
 800d666:	0649      	lsls	r1, r1, #25
 800d668:	bf48      	it	mi
 800d66a:	b2ad      	uxthmi	r5, r5
 800d66c:	2f6f      	cmp	r7, #111	@ 0x6f
 800d66e:	4852      	ldr	r0, [pc, #328]	@ (800d7b8 <_printf_i+0x234>)
 800d670:	6033      	str	r3, [r6, #0]
 800d672:	bf14      	ite	ne
 800d674:	230a      	movne	r3, #10
 800d676:	2308      	moveq	r3, #8
 800d678:	2100      	movs	r1, #0
 800d67a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d67e:	6866      	ldr	r6, [r4, #4]
 800d680:	60a6      	str	r6, [r4, #8]
 800d682:	2e00      	cmp	r6, #0
 800d684:	db05      	blt.n	800d692 <_printf_i+0x10e>
 800d686:	6821      	ldr	r1, [r4, #0]
 800d688:	432e      	orrs	r6, r5
 800d68a:	f021 0104 	bic.w	r1, r1, #4
 800d68e:	6021      	str	r1, [r4, #0]
 800d690:	d04b      	beq.n	800d72a <_printf_i+0x1a6>
 800d692:	4616      	mov	r6, r2
 800d694:	fbb5 f1f3 	udiv	r1, r5, r3
 800d698:	fb03 5711 	mls	r7, r3, r1, r5
 800d69c:	5dc7      	ldrb	r7, [r0, r7]
 800d69e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d6a2:	462f      	mov	r7, r5
 800d6a4:	42bb      	cmp	r3, r7
 800d6a6:	460d      	mov	r5, r1
 800d6a8:	d9f4      	bls.n	800d694 <_printf_i+0x110>
 800d6aa:	2b08      	cmp	r3, #8
 800d6ac:	d10b      	bne.n	800d6c6 <_printf_i+0x142>
 800d6ae:	6823      	ldr	r3, [r4, #0]
 800d6b0:	07df      	lsls	r7, r3, #31
 800d6b2:	d508      	bpl.n	800d6c6 <_printf_i+0x142>
 800d6b4:	6923      	ldr	r3, [r4, #16]
 800d6b6:	6861      	ldr	r1, [r4, #4]
 800d6b8:	4299      	cmp	r1, r3
 800d6ba:	bfde      	ittt	le
 800d6bc:	2330      	movle	r3, #48	@ 0x30
 800d6be:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d6c2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d6c6:	1b92      	subs	r2, r2, r6
 800d6c8:	6122      	str	r2, [r4, #16]
 800d6ca:	f8cd a000 	str.w	sl, [sp]
 800d6ce:	464b      	mov	r3, r9
 800d6d0:	aa03      	add	r2, sp, #12
 800d6d2:	4621      	mov	r1, r4
 800d6d4:	4640      	mov	r0, r8
 800d6d6:	f7ff fee7 	bl	800d4a8 <_printf_common>
 800d6da:	3001      	adds	r0, #1
 800d6dc:	d14a      	bne.n	800d774 <_printf_i+0x1f0>
 800d6de:	f04f 30ff 	mov.w	r0, #4294967295
 800d6e2:	b004      	add	sp, #16
 800d6e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d6e8:	6823      	ldr	r3, [r4, #0]
 800d6ea:	f043 0320 	orr.w	r3, r3, #32
 800d6ee:	6023      	str	r3, [r4, #0]
 800d6f0:	4832      	ldr	r0, [pc, #200]	@ (800d7bc <_printf_i+0x238>)
 800d6f2:	2778      	movs	r7, #120	@ 0x78
 800d6f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d6f8:	6823      	ldr	r3, [r4, #0]
 800d6fa:	6831      	ldr	r1, [r6, #0]
 800d6fc:	061f      	lsls	r7, r3, #24
 800d6fe:	f851 5b04 	ldr.w	r5, [r1], #4
 800d702:	d402      	bmi.n	800d70a <_printf_i+0x186>
 800d704:	065f      	lsls	r7, r3, #25
 800d706:	bf48      	it	mi
 800d708:	b2ad      	uxthmi	r5, r5
 800d70a:	6031      	str	r1, [r6, #0]
 800d70c:	07d9      	lsls	r1, r3, #31
 800d70e:	bf44      	itt	mi
 800d710:	f043 0320 	orrmi.w	r3, r3, #32
 800d714:	6023      	strmi	r3, [r4, #0]
 800d716:	b11d      	cbz	r5, 800d720 <_printf_i+0x19c>
 800d718:	2310      	movs	r3, #16
 800d71a:	e7ad      	b.n	800d678 <_printf_i+0xf4>
 800d71c:	4826      	ldr	r0, [pc, #152]	@ (800d7b8 <_printf_i+0x234>)
 800d71e:	e7e9      	b.n	800d6f4 <_printf_i+0x170>
 800d720:	6823      	ldr	r3, [r4, #0]
 800d722:	f023 0320 	bic.w	r3, r3, #32
 800d726:	6023      	str	r3, [r4, #0]
 800d728:	e7f6      	b.n	800d718 <_printf_i+0x194>
 800d72a:	4616      	mov	r6, r2
 800d72c:	e7bd      	b.n	800d6aa <_printf_i+0x126>
 800d72e:	6833      	ldr	r3, [r6, #0]
 800d730:	6825      	ldr	r5, [r4, #0]
 800d732:	6961      	ldr	r1, [r4, #20]
 800d734:	1d18      	adds	r0, r3, #4
 800d736:	6030      	str	r0, [r6, #0]
 800d738:	062e      	lsls	r6, r5, #24
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	d501      	bpl.n	800d742 <_printf_i+0x1be>
 800d73e:	6019      	str	r1, [r3, #0]
 800d740:	e002      	b.n	800d748 <_printf_i+0x1c4>
 800d742:	0668      	lsls	r0, r5, #25
 800d744:	d5fb      	bpl.n	800d73e <_printf_i+0x1ba>
 800d746:	8019      	strh	r1, [r3, #0]
 800d748:	2300      	movs	r3, #0
 800d74a:	6123      	str	r3, [r4, #16]
 800d74c:	4616      	mov	r6, r2
 800d74e:	e7bc      	b.n	800d6ca <_printf_i+0x146>
 800d750:	6833      	ldr	r3, [r6, #0]
 800d752:	1d1a      	adds	r2, r3, #4
 800d754:	6032      	str	r2, [r6, #0]
 800d756:	681e      	ldr	r6, [r3, #0]
 800d758:	6862      	ldr	r2, [r4, #4]
 800d75a:	2100      	movs	r1, #0
 800d75c:	4630      	mov	r0, r6
 800d75e:	f7f2 fd6f 	bl	8000240 <memchr>
 800d762:	b108      	cbz	r0, 800d768 <_printf_i+0x1e4>
 800d764:	1b80      	subs	r0, r0, r6
 800d766:	6060      	str	r0, [r4, #4]
 800d768:	6863      	ldr	r3, [r4, #4]
 800d76a:	6123      	str	r3, [r4, #16]
 800d76c:	2300      	movs	r3, #0
 800d76e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d772:	e7aa      	b.n	800d6ca <_printf_i+0x146>
 800d774:	6923      	ldr	r3, [r4, #16]
 800d776:	4632      	mov	r2, r6
 800d778:	4649      	mov	r1, r9
 800d77a:	4640      	mov	r0, r8
 800d77c:	47d0      	blx	sl
 800d77e:	3001      	adds	r0, #1
 800d780:	d0ad      	beq.n	800d6de <_printf_i+0x15a>
 800d782:	6823      	ldr	r3, [r4, #0]
 800d784:	079b      	lsls	r3, r3, #30
 800d786:	d413      	bmi.n	800d7b0 <_printf_i+0x22c>
 800d788:	68e0      	ldr	r0, [r4, #12]
 800d78a:	9b03      	ldr	r3, [sp, #12]
 800d78c:	4298      	cmp	r0, r3
 800d78e:	bfb8      	it	lt
 800d790:	4618      	movlt	r0, r3
 800d792:	e7a6      	b.n	800d6e2 <_printf_i+0x15e>
 800d794:	2301      	movs	r3, #1
 800d796:	4632      	mov	r2, r6
 800d798:	4649      	mov	r1, r9
 800d79a:	4640      	mov	r0, r8
 800d79c:	47d0      	blx	sl
 800d79e:	3001      	adds	r0, #1
 800d7a0:	d09d      	beq.n	800d6de <_printf_i+0x15a>
 800d7a2:	3501      	adds	r5, #1
 800d7a4:	68e3      	ldr	r3, [r4, #12]
 800d7a6:	9903      	ldr	r1, [sp, #12]
 800d7a8:	1a5b      	subs	r3, r3, r1
 800d7aa:	42ab      	cmp	r3, r5
 800d7ac:	dcf2      	bgt.n	800d794 <_printf_i+0x210>
 800d7ae:	e7eb      	b.n	800d788 <_printf_i+0x204>
 800d7b0:	2500      	movs	r5, #0
 800d7b2:	f104 0619 	add.w	r6, r4, #25
 800d7b6:	e7f5      	b.n	800d7a4 <_printf_i+0x220>
 800d7b8:	0800e18d 	.word	0x0800e18d
 800d7bc:	0800e19e 	.word	0x0800e19e

0800d7c0 <__sflush_r>:
 800d7c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d7c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7c8:	0716      	lsls	r6, r2, #28
 800d7ca:	4605      	mov	r5, r0
 800d7cc:	460c      	mov	r4, r1
 800d7ce:	d454      	bmi.n	800d87a <__sflush_r+0xba>
 800d7d0:	684b      	ldr	r3, [r1, #4]
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	dc02      	bgt.n	800d7dc <__sflush_r+0x1c>
 800d7d6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	dd48      	ble.n	800d86e <__sflush_r+0xae>
 800d7dc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d7de:	2e00      	cmp	r6, #0
 800d7e0:	d045      	beq.n	800d86e <__sflush_r+0xae>
 800d7e2:	2300      	movs	r3, #0
 800d7e4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d7e8:	682f      	ldr	r7, [r5, #0]
 800d7ea:	6a21      	ldr	r1, [r4, #32]
 800d7ec:	602b      	str	r3, [r5, #0]
 800d7ee:	d030      	beq.n	800d852 <__sflush_r+0x92>
 800d7f0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d7f2:	89a3      	ldrh	r3, [r4, #12]
 800d7f4:	0759      	lsls	r1, r3, #29
 800d7f6:	d505      	bpl.n	800d804 <__sflush_r+0x44>
 800d7f8:	6863      	ldr	r3, [r4, #4]
 800d7fa:	1ad2      	subs	r2, r2, r3
 800d7fc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d7fe:	b10b      	cbz	r3, 800d804 <__sflush_r+0x44>
 800d800:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d802:	1ad2      	subs	r2, r2, r3
 800d804:	2300      	movs	r3, #0
 800d806:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d808:	6a21      	ldr	r1, [r4, #32]
 800d80a:	4628      	mov	r0, r5
 800d80c:	47b0      	blx	r6
 800d80e:	1c43      	adds	r3, r0, #1
 800d810:	89a3      	ldrh	r3, [r4, #12]
 800d812:	d106      	bne.n	800d822 <__sflush_r+0x62>
 800d814:	6829      	ldr	r1, [r5, #0]
 800d816:	291d      	cmp	r1, #29
 800d818:	d82b      	bhi.n	800d872 <__sflush_r+0xb2>
 800d81a:	4a2a      	ldr	r2, [pc, #168]	@ (800d8c4 <__sflush_r+0x104>)
 800d81c:	40ca      	lsrs	r2, r1
 800d81e:	07d6      	lsls	r6, r2, #31
 800d820:	d527      	bpl.n	800d872 <__sflush_r+0xb2>
 800d822:	2200      	movs	r2, #0
 800d824:	6062      	str	r2, [r4, #4]
 800d826:	04d9      	lsls	r1, r3, #19
 800d828:	6922      	ldr	r2, [r4, #16]
 800d82a:	6022      	str	r2, [r4, #0]
 800d82c:	d504      	bpl.n	800d838 <__sflush_r+0x78>
 800d82e:	1c42      	adds	r2, r0, #1
 800d830:	d101      	bne.n	800d836 <__sflush_r+0x76>
 800d832:	682b      	ldr	r3, [r5, #0]
 800d834:	b903      	cbnz	r3, 800d838 <__sflush_r+0x78>
 800d836:	6560      	str	r0, [r4, #84]	@ 0x54
 800d838:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d83a:	602f      	str	r7, [r5, #0]
 800d83c:	b1b9      	cbz	r1, 800d86e <__sflush_r+0xae>
 800d83e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d842:	4299      	cmp	r1, r3
 800d844:	d002      	beq.n	800d84c <__sflush_r+0x8c>
 800d846:	4628      	mov	r0, r5
 800d848:	f7ff fb4a 	bl	800cee0 <_free_r>
 800d84c:	2300      	movs	r3, #0
 800d84e:	6363      	str	r3, [r4, #52]	@ 0x34
 800d850:	e00d      	b.n	800d86e <__sflush_r+0xae>
 800d852:	2301      	movs	r3, #1
 800d854:	4628      	mov	r0, r5
 800d856:	47b0      	blx	r6
 800d858:	4602      	mov	r2, r0
 800d85a:	1c50      	adds	r0, r2, #1
 800d85c:	d1c9      	bne.n	800d7f2 <__sflush_r+0x32>
 800d85e:	682b      	ldr	r3, [r5, #0]
 800d860:	2b00      	cmp	r3, #0
 800d862:	d0c6      	beq.n	800d7f2 <__sflush_r+0x32>
 800d864:	2b1d      	cmp	r3, #29
 800d866:	d001      	beq.n	800d86c <__sflush_r+0xac>
 800d868:	2b16      	cmp	r3, #22
 800d86a:	d11e      	bne.n	800d8aa <__sflush_r+0xea>
 800d86c:	602f      	str	r7, [r5, #0]
 800d86e:	2000      	movs	r0, #0
 800d870:	e022      	b.n	800d8b8 <__sflush_r+0xf8>
 800d872:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d876:	b21b      	sxth	r3, r3
 800d878:	e01b      	b.n	800d8b2 <__sflush_r+0xf2>
 800d87a:	690f      	ldr	r7, [r1, #16]
 800d87c:	2f00      	cmp	r7, #0
 800d87e:	d0f6      	beq.n	800d86e <__sflush_r+0xae>
 800d880:	0793      	lsls	r3, r2, #30
 800d882:	680e      	ldr	r6, [r1, #0]
 800d884:	bf08      	it	eq
 800d886:	694b      	ldreq	r3, [r1, #20]
 800d888:	600f      	str	r7, [r1, #0]
 800d88a:	bf18      	it	ne
 800d88c:	2300      	movne	r3, #0
 800d88e:	eba6 0807 	sub.w	r8, r6, r7
 800d892:	608b      	str	r3, [r1, #8]
 800d894:	f1b8 0f00 	cmp.w	r8, #0
 800d898:	dde9      	ble.n	800d86e <__sflush_r+0xae>
 800d89a:	6a21      	ldr	r1, [r4, #32]
 800d89c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d89e:	4643      	mov	r3, r8
 800d8a0:	463a      	mov	r2, r7
 800d8a2:	4628      	mov	r0, r5
 800d8a4:	47b0      	blx	r6
 800d8a6:	2800      	cmp	r0, #0
 800d8a8:	dc08      	bgt.n	800d8bc <__sflush_r+0xfc>
 800d8aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d8b2:	81a3      	strh	r3, [r4, #12]
 800d8b4:	f04f 30ff 	mov.w	r0, #4294967295
 800d8b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d8bc:	4407      	add	r7, r0
 800d8be:	eba8 0800 	sub.w	r8, r8, r0
 800d8c2:	e7e7      	b.n	800d894 <__sflush_r+0xd4>
 800d8c4:	20400001 	.word	0x20400001

0800d8c8 <_fflush_r>:
 800d8c8:	b538      	push	{r3, r4, r5, lr}
 800d8ca:	690b      	ldr	r3, [r1, #16]
 800d8cc:	4605      	mov	r5, r0
 800d8ce:	460c      	mov	r4, r1
 800d8d0:	b913      	cbnz	r3, 800d8d8 <_fflush_r+0x10>
 800d8d2:	2500      	movs	r5, #0
 800d8d4:	4628      	mov	r0, r5
 800d8d6:	bd38      	pop	{r3, r4, r5, pc}
 800d8d8:	b118      	cbz	r0, 800d8e2 <_fflush_r+0x1a>
 800d8da:	6a03      	ldr	r3, [r0, #32]
 800d8dc:	b90b      	cbnz	r3, 800d8e2 <_fflush_r+0x1a>
 800d8de:	f7ff f867 	bl	800c9b0 <__sinit>
 800d8e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d0f3      	beq.n	800d8d2 <_fflush_r+0xa>
 800d8ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d8ec:	07d0      	lsls	r0, r2, #31
 800d8ee:	d404      	bmi.n	800d8fa <_fflush_r+0x32>
 800d8f0:	0599      	lsls	r1, r3, #22
 800d8f2:	d402      	bmi.n	800d8fa <_fflush_r+0x32>
 800d8f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d8f6:	f7ff fae2 	bl	800cebe <__retarget_lock_acquire_recursive>
 800d8fa:	4628      	mov	r0, r5
 800d8fc:	4621      	mov	r1, r4
 800d8fe:	f7ff ff5f 	bl	800d7c0 <__sflush_r>
 800d902:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d904:	07da      	lsls	r2, r3, #31
 800d906:	4605      	mov	r5, r0
 800d908:	d4e4      	bmi.n	800d8d4 <_fflush_r+0xc>
 800d90a:	89a3      	ldrh	r3, [r4, #12]
 800d90c:	059b      	lsls	r3, r3, #22
 800d90e:	d4e1      	bmi.n	800d8d4 <_fflush_r+0xc>
 800d910:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d912:	f7ff fad5 	bl	800cec0 <__retarget_lock_release_recursive>
 800d916:	e7dd      	b.n	800d8d4 <_fflush_r+0xc>

0800d918 <__swhatbuf_r>:
 800d918:	b570      	push	{r4, r5, r6, lr}
 800d91a:	460c      	mov	r4, r1
 800d91c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d920:	2900      	cmp	r1, #0
 800d922:	b096      	sub	sp, #88	@ 0x58
 800d924:	4615      	mov	r5, r2
 800d926:	461e      	mov	r6, r3
 800d928:	da0d      	bge.n	800d946 <__swhatbuf_r+0x2e>
 800d92a:	89a3      	ldrh	r3, [r4, #12]
 800d92c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d930:	f04f 0100 	mov.w	r1, #0
 800d934:	bf14      	ite	ne
 800d936:	2340      	movne	r3, #64	@ 0x40
 800d938:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d93c:	2000      	movs	r0, #0
 800d93e:	6031      	str	r1, [r6, #0]
 800d940:	602b      	str	r3, [r5, #0]
 800d942:	b016      	add	sp, #88	@ 0x58
 800d944:	bd70      	pop	{r4, r5, r6, pc}
 800d946:	466a      	mov	r2, sp
 800d948:	f000 f862 	bl	800da10 <_fstat_r>
 800d94c:	2800      	cmp	r0, #0
 800d94e:	dbec      	blt.n	800d92a <__swhatbuf_r+0x12>
 800d950:	9901      	ldr	r1, [sp, #4]
 800d952:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d956:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d95a:	4259      	negs	r1, r3
 800d95c:	4159      	adcs	r1, r3
 800d95e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d962:	e7eb      	b.n	800d93c <__swhatbuf_r+0x24>

0800d964 <__smakebuf_r>:
 800d964:	898b      	ldrh	r3, [r1, #12]
 800d966:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d968:	079d      	lsls	r5, r3, #30
 800d96a:	4606      	mov	r6, r0
 800d96c:	460c      	mov	r4, r1
 800d96e:	d507      	bpl.n	800d980 <__smakebuf_r+0x1c>
 800d970:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d974:	6023      	str	r3, [r4, #0]
 800d976:	6123      	str	r3, [r4, #16]
 800d978:	2301      	movs	r3, #1
 800d97a:	6163      	str	r3, [r4, #20]
 800d97c:	b003      	add	sp, #12
 800d97e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d980:	ab01      	add	r3, sp, #4
 800d982:	466a      	mov	r2, sp
 800d984:	f7ff ffc8 	bl	800d918 <__swhatbuf_r>
 800d988:	9f00      	ldr	r7, [sp, #0]
 800d98a:	4605      	mov	r5, r0
 800d98c:	4639      	mov	r1, r7
 800d98e:	4630      	mov	r0, r6
 800d990:	f7fe fef6 	bl	800c780 <_malloc_r>
 800d994:	b948      	cbnz	r0, 800d9aa <__smakebuf_r+0x46>
 800d996:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d99a:	059a      	lsls	r2, r3, #22
 800d99c:	d4ee      	bmi.n	800d97c <__smakebuf_r+0x18>
 800d99e:	f023 0303 	bic.w	r3, r3, #3
 800d9a2:	f043 0302 	orr.w	r3, r3, #2
 800d9a6:	81a3      	strh	r3, [r4, #12]
 800d9a8:	e7e2      	b.n	800d970 <__smakebuf_r+0xc>
 800d9aa:	89a3      	ldrh	r3, [r4, #12]
 800d9ac:	6020      	str	r0, [r4, #0]
 800d9ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d9b2:	81a3      	strh	r3, [r4, #12]
 800d9b4:	9b01      	ldr	r3, [sp, #4]
 800d9b6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d9ba:	b15b      	cbz	r3, 800d9d4 <__smakebuf_r+0x70>
 800d9bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d9c0:	4630      	mov	r0, r6
 800d9c2:	f000 f837 	bl	800da34 <_isatty_r>
 800d9c6:	b128      	cbz	r0, 800d9d4 <__smakebuf_r+0x70>
 800d9c8:	89a3      	ldrh	r3, [r4, #12]
 800d9ca:	f023 0303 	bic.w	r3, r3, #3
 800d9ce:	f043 0301 	orr.w	r3, r3, #1
 800d9d2:	81a3      	strh	r3, [r4, #12]
 800d9d4:	89a3      	ldrh	r3, [r4, #12]
 800d9d6:	431d      	orrs	r5, r3
 800d9d8:	81a5      	strh	r5, [r4, #12]
 800d9da:	e7cf      	b.n	800d97c <__smakebuf_r+0x18>

0800d9dc <memmove>:
 800d9dc:	4288      	cmp	r0, r1
 800d9de:	b510      	push	{r4, lr}
 800d9e0:	eb01 0402 	add.w	r4, r1, r2
 800d9e4:	d902      	bls.n	800d9ec <memmove+0x10>
 800d9e6:	4284      	cmp	r4, r0
 800d9e8:	4623      	mov	r3, r4
 800d9ea:	d807      	bhi.n	800d9fc <memmove+0x20>
 800d9ec:	1e43      	subs	r3, r0, #1
 800d9ee:	42a1      	cmp	r1, r4
 800d9f0:	d008      	beq.n	800da04 <memmove+0x28>
 800d9f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d9f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d9fa:	e7f8      	b.n	800d9ee <memmove+0x12>
 800d9fc:	4402      	add	r2, r0
 800d9fe:	4601      	mov	r1, r0
 800da00:	428a      	cmp	r2, r1
 800da02:	d100      	bne.n	800da06 <memmove+0x2a>
 800da04:	bd10      	pop	{r4, pc}
 800da06:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800da0a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800da0e:	e7f7      	b.n	800da00 <memmove+0x24>

0800da10 <_fstat_r>:
 800da10:	b538      	push	{r3, r4, r5, lr}
 800da12:	4d07      	ldr	r5, [pc, #28]	@ (800da30 <_fstat_r+0x20>)
 800da14:	2300      	movs	r3, #0
 800da16:	4604      	mov	r4, r0
 800da18:	4608      	mov	r0, r1
 800da1a:	4611      	mov	r1, r2
 800da1c:	602b      	str	r3, [r5, #0]
 800da1e:	f7f3 ff9a 	bl	8001956 <_fstat>
 800da22:	1c43      	adds	r3, r0, #1
 800da24:	d102      	bne.n	800da2c <_fstat_r+0x1c>
 800da26:	682b      	ldr	r3, [r5, #0]
 800da28:	b103      	cbz	r3, 800da2c <_fstat_r+0x1c>
 800da2a:	6023      	str	r3, [r4, #0]
 800da2c:	bd38      	pop	{r3, r4, r5, pc}
 800da2e:	bf00      	nop
 800da30:	20006550 	.word	0x20006550

0800da34 <_isatty_r>:
 800da34:	b538      	push	{r3, r4, r5, lr}
 800da36:	4d06      	ldr	r5, [pc, #24]	@ (800da50 <_isatty_r+0x1c>)
 800da38:	2300      	movs	r3, #0
 800da3a:	4604      	mov	r4, r0
 800da3c:	4608      	mov	r0, r1
 800da3e:	602b      	str	r3, [r5, #0]
 800da40:	f7f3 ff99 	bl	8001976 <_isatty>
 800da44:	1c43      	adds	r3, r0, #1
 800da46:	d102      	bne.n	800da4e <_isatty_r+0x1a>
 800da48:	682b      	ldr	r3, [r5, #0]
 800da4a:	b103      	cbz	r3, 800da4e <_isatty_r+0x1a>
 800da4c:	6023      	str	r3, [r4, #0]
 800da4e:	bd38      	pop	{r3, r4, r5, pc}
 800da50:	20006550 	.word	0x20006550

0800da54 <_realloc_r>:
 800da54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da58:	4607      	mov	r7, r0
 800da5a:	4614      	mov	r4, r2
 800da5c:	460d      	mov	r5, r1
 800da5e:	b921      	cbnz	r1, 800da6a <_realloc_r+0x16>
 800da60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800da64:	4611      	mov	r1, r2
 800da66:	f7fe be8b 	b.w	800c780 <_malloc_r>
 800da6a:	b92a      	cbnz	r2, 800da78 <_realloc_r+0x24>
 800da6c:	f7ff fa38 	bl	800cee0 <_free_r>
 800da70:	4625      	mov	r5, r4
 800da72:	4628      	mov	r0, r5
 800da74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da78:	f000 f81a 	bl	800dab0 <_malloc_usable_size_r>
 800da7c:	4284      	cmp	r4, r0
 800da7e:	4606      	mov	r6, r0
 800da80:	d802      	bhi.n	800da88 <_realloc_r+0x34>
 800da82:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800da86:	d8f4      	bhi.n	800da72 <_realloc_r+0x1e>
 800da88:	4621      	mov	r1, r4
 800da8a:	4638      	mov	r0, r7
 800da8c:	f7fe fe78 	bl	800c780 <_malloc_r>
 800da90:	4680      	mov	r8, r0
 800da92:	b908      	cbnz	r0, 800da98 <_realloc_r+0x44>
 800da94:	4645      	mov	r5, r8
 800da96:	e7ec      	b.n	800da72 <_realloc_r+0x1e>
 800da98:	42b4      	cmp	r4, r6
 800da9a:	4622      	mov	r2, r4
 800da9c:	4629      	mov	r1, r5
 800da9e:	bf28      	it	cs
 800daa0:	4632      	movcs	r2, r6
 800daa2:	f7ff fa0e 	bl	800cec2 <memcpy>
 800daa6:	4629      	mov	r1, r5
 800daa8:	4638      	mov	r0, r7
 800daaa:	f7ff fa19 	bl	800cee0 <_free_r>
 800daae:	e7f1      	b.n	800da94 <_realloc_r+0x40>

0800dab0 <_malloc_usable_size_r>:
 800dab0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dab4:	1f18      	subs	r0, r3, #4
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	bfbc      	itt	lt
 800daba:	580b      	ldrlt	r3, [r1, r0]
 800dabc:	18c0      	addlt	r0, r0, r3
 800dabe:	4770      	bx	lr

0800dac0 <_init>:
 800dac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dac2:	bf00      	nop
 800dac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dac6:	bc08      	pop	{r3}
 800dac8:	469e      	mov	lr, r3
 800daca:	4770      	bx	lr

0800dacc <_fini>:
 800dacc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dace:	bf00      	nop
 800dad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dad2:	bc08      	pop	{r3}
 800dad4:	469e      	mov	lr, r3
 800dad6:	4770      	bx	lr
