%TF.GenerationSoftware,KiCad,Pcbnew,8.0.8*%
%TF.CreationDate,2025-02-20T21:51:01-07:00*%
%TF.ProjectId,my actual macropad,6d792061-6374-4756-916c-206d6163726f,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 8.0.8) date 2025-02-20 21:51:01*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,SMDPad,CuDef*%
%ADD10RoundRect,0.152400X1.063600X0.609600X-1.063600X0.609600X-1.063600X-0.609600X1.063600X-0.609600X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11C,1.524000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12RoundRect,0.152400X-1.063600X-0.609600X1.063600X-0.609600X1.063600X0.609600X-1.063600X0.609600X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13C,2.200000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14R,2.000000X2.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15C,2.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16C,3.200000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17R,1.600000X0.850000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18R,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19O,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD20C,0.600000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD21C,0.200000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,U1,1,GPIO26/ADC0/A0*%
%TO.N,Net-(D1-DIN)*%
X123620000Y-71736250D03*
D11*
X124455000Y-71736250D03*
D10*
%TO.P,U1,2,GPIO27/ADC1/A1*%
%TO.N,Net-(U1-GPIO27{slash}ADC1{slash}A1)*%
X123620000Y-74276250D03*
D11*
X124455000Y-74276250D03*
D10*
%TO.P,U1,3,GPIO28/ADC2/A2*%
%TO.N,Net-(U1-GPIO28{slash}ADC2{slash}A2)*%
X123620000Y-76816250D03*
D11*
X124455000Y-76816250D03*
D10*
%TO.P,U1,4,GPIO29/ADC3/A3*%
%TO.N,Net-(U1-GPIO29{slash}ADC3{slash}A3)*%
X123620000Y-79356250D03*
D11*
X124455000Y-79356250D03*
D10*
%TO.P,U1,5,GPIO6/SDA*%
%TO.N,Net-(U1-GPIO6{slash}SDA)*%
X123620000Y-81896250D03*
D11*
X124455000Y-81896250D03*
D10*
%TO.P,U1,6,GPIO7/SCL*%
%TO.N,Net-(U1-GPIO7{slash}SCL)*%
X123620000Y-84436250D03*
D11*
X124455000Y-84436250D03*
D10*
%TO.P,U1,7,GPIO0/TX*%
%TO.N,Net-(U1-GPIO0{slash}TX)*%
X123620000Y-86976250D03*
D11*
X124455000Y-86976250D03*
%TO.P,U1,8,GPIO1/RX*%
%TO.N,Net-(D10-K)*%
X139695000Y-86976250D03*
D12*
X140530000Y-86976250D03*
D11*
%TO.P,U1,9,GPIO2/SCK*%
%TO.N,Net-(D7-K)*%
X139695000Y-84436250D03*
D12*
X140530000Y-84436250D03*
D11*
%TO.P,U1,10,GPIO4/MISO*%
%TO.N,Net-(D5-K)*%
X139695000Y-81896250D03*
D12*
X140530000Y-81896250D03*
D11*
%TO.P,U1,11,GPIO3/MOSI*%
%TO.N,unconnected-(U1-GPIO3{slash}MOSI-Pad11)*%
X139695000Y-79356250D03*
D12*
X140530000Y-79356250D03*
D11*
%TO.P,U1,12,3V3*%
%TO.N,unconnected-(U1-3V3-Pad12)*%
X139695000Y-76816250D03*
D12*
X140530000Y-76816250D03*
D11*
%TO.P,U1,13,GND*%
%TO.N,GND*%
X139695000Y-74276250D03*
D12*
X140530000Y-74276250D03*
D11*
%TO.P,U1,14,VBUS*%
%TO.N,+5V*%
X139695000Y-71736250D03*
D12*
X140530000Y-71736250D03*
%TD*%
D13*
%TO.P,SW9,1,1*%
%TO.N,Net-(U1-GPIO27{slash}ADC1{slash}A1)*%
X152558750Y-135413750D03*
%TO.P,SW9,2,2*%
%TO.N,Net-(D12-A)*%
X146208750Y-137953750D03*
%TD*%
%TO.P,SW8,1,1*%
%TO.N,Net-(U1-GPIO28{slash}ADC2{slash}A2)*%
X133508750Y-135413750D03*
%TO.P,SW8,2,2*%
%TO.N,Net-(D11-A)*%
X127158750Y-137953750D03*
%TD*%
%TO.P,SW7,1,1*%
%TO.N,Net-(U1-GPIO29{slash}ADC3{slash}A3)*%
X114458750Y-135413750D03*
%TO.P,SW7,2,2*%
%TO.N,Net-(D10-A)*%
X108108750Y-137953750D03*
%TD*%
%TO.P,SW6,1,1*%
%TO.N,Net-(U1-GPIO27{slash}ADC1{slash}A1)*%
X152558750Y-116363750D03*
%TO.P,SW6,2,2*%
%TO.N,Net-(D7-A)*%
X146208750Y-118903750D03*
%TD*%
%TO.P,SW5,1,1*%
%TO.N,Net-(U1-GPIO28{slash}ADC2{slash}A2)*%
X133508750Y-116363750D03*
%TO.P,SW5,2,2*%
%TO.N,Net-(D8-A)*%
X127158750Y-118903750D03*
%TD*%
%TO.P,SW4,1,1*%
%TO.N,Net-(U1-GPIO27{slash}ADC1{slash}A1)*%
X152558750Y-97313750D03*
%TO.P,SW4,2,2*%
%TO.N,Net-(D5-A)*%
X146208750Y-99853750D03*
%TD*%
%TO.P,SW3,1,1*%
%TO.N,Net-(U1-GPIO28{slash}ADC2{slash}A2)*%
X133508750Y-97313750D03*
%TO.P,SW3,2,2*%
%TO.N,Net-(D6-A)*%
X127158750Y-99853750D03*
%TD*%
%TO.P,SW2,1,1*%
%TO.N,Net-(U1-GPIO29{slash}ADC3{slash}A3)*%
X114458750Y-116363750D03*
%TO.P,SW2,2,2*%
%TO.N,Net-(D9-A)*%
X108108750Y-118903750D03*
%TD*%
D14*
%TO.P,SW1,A,A*%
%TO.N,Net-(U1-GPIO7{slash}SCL)*%
X104668750Y-99893750D03*
D15*
%TO.P,SW1,B,B*%
%TO.N,Net-(U1-GPIO6{slash}SDA)*%
X104668750Y-104893750D03*
%TO.P,SW1,C,C*%
%TO.N,GND*%
X104668750Y-102393750D03*
D16*
%TO.P,SW1,MP*%
%TO.N,N/C*%
X112168750Y-96793750D03*
X112168750Y-107993750D03*
D15*
%TO.P,SW1,S1,S1*%
%TO.N,Net-(U1-GPIO0{slash}TX)*%
X119168750Y-104893750D03*
%TO.P,SW1,S2,S2*%
%TO.N,GND*%
X119168750Y-99893750D03*
%TD*%
D17*
%TO.P,D1,1,DOUT*%
%TO.N,Net-(D1-DOUT)*%
X95000000Y-101500000D03*
%TO.P,D1,2,VSS*%
%TO.N,GND*%
X95000000Y-103250000D03*
%TO.P,D1,3,DIN*%
%TO.N,Net-(D1-DIN)*%
X98500000Y-103250000D03*
%TO.P,D1,4,VDD*%
%TO.N,+5V*%
X98500000Y-101500000D03*
%TD*%
%TO.P,D2,4,VDD*%
%TO.N,+5V*%
X168100000Y-101600000D03*
%TO.P,D2,3,DIN*%
%TO.N,Net-(D1-DOUT)*%
X168100000Y-103350000D03*
%TO.P,D2,2,VSS*%
%TO.N,GND*%
X164600000Y-103350000D03*
%TO.P,D2,1,DOUT*%
%TO.N,Net-(D2-DOUT)*%
X164600000Y-101600000D03*
%TD*%
%TO.P,D4,1,DOUT*%
%TO.N,unconnected-(D4-DOUT-Pad1)*%
X164500000Y-151300000D03*
%TO.P,D4,2,VSS*%
%TO.N,GND*%
X164500000Y-153050000D03*
%TO.P,D4,3,DIN*%
%TO.N,Net-(D3-DOUT)*%
X168000000Y-153050000D03*
%TO.P,D4,4,VDD*%
%TO.N,+5V*%
X168000000Y-151300000D03*
%TD*%
D18*
%TO.P,D11,1,K*%
%TO.N,Net-(D10-K)*%
X140493750Y-144303750D03*
D19*
%TO.P,D11,2,A*%
%TO.N,Net-(D11-A)*%
X140493750Y-136683750D03*
%TD*%
D18*
%TO.P,D9,1,K*%
%TO.N,Net-(D7-K)*%
X121443750Y-125253750D03*
D19*
%TO.P,D9,2,A*%
%TO.N,Net-(D9-A)*%
X121443750Y-117633750D03*
%TD*%
%TO.P,D6,2,A*%
%TO.N,Net-(D6-A)*%
X140493750Y-98583750D03*
D18*
%TO.P,D6,1,K*%
%TO.N,Net-(D5-K)*%
X140493750Y-106203750D03*
%TD*%
%TO.P,D7,1,K*%
%TO.N,Net-(D7-K)*%
X159543750Y-125253750D03*
D19*
%TO.P,D7,2,A*%
%TO.N,Net-(D7-A)*%
X159543750Y-117633750D03*
%TD*%
D18*
%TO.P,D5,1,K*%
%TO.N,Net-(D5-K)*%
X159543750Y-106203750D03*
D19*
%TO.P,D5,2,A*%
%TO.N,Net-(D5-A)*%
X159543750Y-98583750D03*
%TD*%
D18*
%TO.P,D12,1,K*%
%TO.N,Net-(D10-K)*%
X159543750Y-144303750D03*
D19*
%TO.P,D12,2,A*%
%TO.N,Net-(D12-A)*%
X159543750Y-136683750D03*
%TD*%
D18*
%TO.P,D8,1,K*%
%TO.N,Net-(D7-K)*%
X140493750Y-125253750D03*
D19*
%TO.P,D8,2,A*%
%TO.N,Net-(D8-A)*%
X140493750Y-117633750D03*
%TD*%
D17*
%TO.P,D3,1,DOUT*%
%TO.N,Net-(D3-DOUT)*%
X95000000Y-151325000D03*
%TO.P,D3,2,VSS*%
%TO.N,GND*%
X95000000Y-153075000D03*
%TO.P,D3,3,DIN*%
%TO.N,Net-(D2-DOUT)*%
X98500000Y-153075000D03*
%TO.P,D3,4,VDD*%
%TO.N,+5V*%
X98500000Y-151325000D03*
%TD*%
D18*
%TO.P,D10,1,K*%
%TO.N,Net-(D10-K)*%
X121443750Y-144303750D03*
D19*
%TO.P,D10,2,A*%
%TO.N,Net-(D10-A)*%
X121443750Y-136683750D03*
%TD*%
D20*
%TO.N,Net-(D5-K)*%
X153900000Y-104300000D03*
%TO.N,Net-(U1-GPIO6{slash}SDA)*%
X100500000Y-90700000D03*
%TO.N,Net-(U1-GPIO29{slash}ADC3{slash}A3)*%
X119500000Y-86200000D03*
X117100000Y-93400000D03*
%TO.N,GND*%
X121900000Y-90100000D03*
%TO.N,+5V*%
X102400000Y-95100000D03*
%TO.N,Net-(D1-DIN)*%
X106100000Y-93800000D03*
%TO.N,GND*%
X96100000Y-104500000D03*
%TO.N,+5V*%
X167500000Y-98200000D03*
%TO.N,GND*%
X165900000Y-96200000D03*
%TD*%
D21*
%TO.N,Net-(D5-K)*%
X140596250Y-106203750D02*
X140493750Y-106203750D01*
X142143750Y-104743750D02*
X142100000Y-104700000D01*
X153456250Y-104743750D02*
X142143750Y-104743750D01*
X153900000Y-104300000D02*
X153456250Y-104743750D01*
X142100000Y-104700000D02*
X140596250Y-106203750D01*
%TO.N,Net-(U1-GPIO6{slash}SDA)*%
X123620000Y-81896250D02*
X124455000Y-81896250D01*
X122104000Y-83412250D02*
X123620000Y-81896250D01*
X122104000Y-84444529D02*
X122104000Y-83412250D01*
X115848529Y-90700000D02*
X122104000Y-84444529D01*
X100500000Y-90700000D02*
X115848529Y-90700000D01*
%TO.N,Net-(U1-GPIO29{slash}ADC3{slash}A3)*%
X119500000Y-86200000D02*
X119500000Y-83233620D01*
X123377370Y-79356250D02*
X124455000Y-79356250D01*
X114458750Y-116363750D02*
X114458750Y-96041250D01*
X114458750Y-96041250D02*
X117100000Y-93400000D01*
X119500000Y-83233620D02*
X123377370Y-79356250D01*
%TO.N,GND*%
X123871250Y-90100000D02*
X139695000Y-74276250D01*
X121900000Y-90100000D02*
X123871250Y-90100000D01*
%TO.N,+5V*%
X98500000Y-101500000D02*
X98500000Y-99000000D01*
X98500000Y-99000000D02*
X102400000Y-95100000D01*
%TO.N,Net-(D1-DIN)*%
X106100000Y-95650000D02*
X106100000Y-93800000D01*
X98500000Y-103250000D02*
X106100000Y-95650000D01*
%TO.N,GND*%
X96100000Y-104500000D02*
X96100000Y-104350000D01*
X96100000Y-151975000D02*
X96100000Y-104500000D01*
%TO.N,+5V*%
X168100000Y-98800000D02*
X167500000Y-98200000D01*
X168100000Y-101600000D02*
X168100000Y-98800000D01*
%TO.N,GND*%
X165900000Y-102125000D02*
X165900000Y-96200000D01*
X164675000Y-103350000D02*
X165900000Y-102125000D01*
X164600000Y-103350000D02*
X164675000Y-103350000D01*
%TO.N,Net-(D2-DOUT)*%
X159025000Y-153075000D02*
X98500000Y-153075000D01*
X163400000Y-148700000D02*
X159025000Y-153075000D01*
X163400000Y-102800000D02*
X163400000Y-148700000D01*
X164600000Y-101600000D02*
X163400000Y-102800000D01*
%TO.N,Net-(D1-DOUT)*%
X163100000Y-92100000D02*
X169200000Y-98200000D01*
X169200000Y-98200000D02*
X169200000Y-102250000D01*
X104400000Y-92100000D02*
X163100000Y-92100000D01*
X95000000Y-101500000D02*
X104400000Y-92100000D01*
X169200000Y-102250000D02*
X168100000Y-103350000D01*
%TO.N,+5V*%
X97400000Y-102600000D02*
X98500000Y-101500000D01*
X97400000Y-150225000D02*
X97400000Y-102600000D01*
X98500000Y-151325000D02*
X97400000Y-150225000D01*
%TO.N,GND*%
X96100000Y-104350000D02*
X95000000Y-103250000D01*
X95000000Y-153075000D02*
X96100000Y-151975000D01*
%TO.N,+5V*%
X167000000Y-150300000D02*
X167000000Y-102700000D01*
X168000000Y-151300000D02*
X167000000Y-150300000D01*
X167000000Y-102700000D02*
X168100000Y-101600000D01*
%TO.N,Net-(D3-DOUT)*%
X92375000Y-151325000D02*
X95000000Y-151325000D01*
X92700000Y-153800000D02*
X91900000Y-153000000D01*
X91900000Y-153000000D02*
X91900000Y-151800000D01*
X167250000Y-153800000D02*
X92700000Y-153800000D01*
X91900000Y-151800000D02*
X92375000Y-151325000D01*
X168000000Y-153050000D02*
X167250000Y-153800000D01*
%TO.N,GND*%
X165400000Y-153400000D02*
X165050000Y-153050000D01*
X165050000Y-153050000D02*
X164500000Y-153050000D01*
X165600000Y-153200000D02*
X165400000Y-153400000D01*
X165600000Y-104350000D02*
X165600000Y-153200000D01*
X164600000Y-103350000D02*
X165600000Y-104350000D01*
%TO.N,Net-(D10-K)*%
X140493750Y-144303750D02*
X159543750Y-144303750D01*
X121443750Y-144303750D02*
X140493750Y-144303750D01*
%TO.N,Net-(D10-A)*%
X120173750Y-137953750D02*
X121443750Y-136683750D01*
X108108750Y-137953750D02*
X120173750Y-137953750D01*
%TO.N,Net-(D11-A)*%
X139223750Y-137953750D02*
X140493750Y-136683750D01*
X127158750Y-137953750D02*
X139223750Y-137953750D01*
%TO.N,Net-(D12-A)*%
X158273750Y-137953750D02*
X159543750Y-136683750D01*
X146208750Y-137953750D02*
X158273750Y-137953750D01*
%TO.N,Net-(D7-K)*%
X140493750Y-125253750D02*
X159543750Y-125253750D01*
X121443750Y-125253750D02*
X140493750Y-125253750D01*
%TO.N,Net-(D5-K)*%
X140493750Y-106203750D02*
X159543750Y-106203750D01*
%TO.N,Net-(D5-A)*%
X146208750Y-99853750D02*
X158273750Y-99853750D01*
X158273750Y-99853750D02*
X159543750Y-98583750D01*
%TO.N,Net-(D6-A)*%
X139223750Y-99853750D02*
X140493750Y-98583750D01*
X127158750Y-99853750D02*
X139223750Y-99853750D01*
%TO.N,Net-(D7-A)*%
X158273750Y-118903750D02*
X159543750Y-117633750D01*
X146208750Y-118903750D02*
X158273750Y-118903750D01*
%TO.N,Net-(D8-A)*%
X127158750Y-118903750D02*
X139223750Y-118903750D01*
X139223750Y-118903750D02*
X140493750Y-117633750D01*
%TO.N,Net-(D9-A)*%
X120173750Y-118903750D02*
X121443750Y-117633750D01*
X108108750Y-118903750D02*
X120173750Y-118903750D01*
%TO.N,Net-(D1-DIN)*%
X124455000Y-71736250D02*
X123377370Y-71736250D01*
%TO.N,Net-(U1-GPIO27{slash}ADC1{slash}A1)*%
X124455000Y-74276250D02*
X123377370Y-74276250D01*
%TD*%
M02*
