Code generation of nested loops for DSP processors with heterogeneous registers and structural pipelining