{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749304915984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749304915984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 07 21:01:55 2025 " "Processing started: Sat Jun 07 21:01:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749304915984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749304915984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map doan1 -c doan1 --generate_functional_sim_netlist " "Command: quartus_map doan1 -c doan1 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749304915984 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1749304916194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749304916228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749304916228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.v 1 1 " "Found 1 design units, including 1 entities, in source file rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.v" "" { Text "D:/HDL/doan1/RF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749304916230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749304916230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "D:/HDL/doan1/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749304916230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749304916230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/HDL/doan1/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749304916230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749304916230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "D:/HDL/doan1/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749304916230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749304916230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "D:/HDL/doan1/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749304916235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749304916235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/HDL/doan1/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749304916235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749304916235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_debug " "Found entity 1: datapath_debug" {  } { { "datapath_debug.v" "" { Text "D:/HDL/doan1/datapath_debug.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749304916238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749304916238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_datapath_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_datapath_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_datapath_debug " "Found entity 1: tb_datapath_debug" {  } { { "tb_datapath_debug.v" "" { Text "D:/HDL/doan1/tb_datapath_debug.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749304916238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749304916238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluOP datapath.v(75) " "Verilog HDL Implicit Net warning at datapath.v(75): created implicit net for \"aluOP\"" {  } { { "datapath.v" "" { Text "D:/HDL/doan1/datapath.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749304916238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcBranch datapath.v(95) " "Verilog HDL Implicit Net warning at datapath.v(95): created implicit net for \"pcBranch\"" {  } { { "datapath.v" "" { Text "D:/HDL/doan1/datapath.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749304916238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluOP datapath_debug.v(88) " "Verilog HDL Implicit Net warning at datapath_debug.v(88): created implicit net for \"aluOP\"" {  } { { "datapath_debug.v" "" { Text "D:/HDL/doan1/datapath_debug.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749304916238 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath_debug " "Elaborating entity \"datapath_debug\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1749304916261 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 datapath_debug.v(38) " "Verilog HDL assignment warning at datapath_debug.v(38): truncated value with size 32 to match size of target (6)" {  } { { "datapath_debug.v" "" { Text "D:/HDL/doan1/datapath_debug.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749304916263 "|datapath_debug"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "srcA datapath_debug.v(6) " "Output port \"srcA\" at datapath_debug.v(6) has no driver" {  } { { "datapath_debug.v" "" { Text "D:/HDL/doan1/datapath_debug.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1749304916265 "|datapath_debug"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:r_pc " "Elaborating entity \"register\" for hierarchy \"register:r_pc\"" {  } { { "datapath_debug.v" "r_pc" { Text "D:/HDL/doan1/datapath_debug.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749304916275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:instr_rom " "Elaborating entity \"rom\" for hierarchy \"rom:instr_rom\"" {  } { { "datapath_debug.v" "instr_rom" { Text "D:/HDL/doan1/datapath_debug.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749304916277 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 63 rom.v(10) " "Verilog HDL warning at rom.v(10): number of words (5) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "rom.v" "" { Text "D:/HDL/doan1/rom.v" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1749304916289 "|datapath_debug|rom:instr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 rom.v(7) " "Net \"rom.data_a\" at rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "D:/HDL/doan1/rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749304916305 "|datapath_debug|rom:instr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 rom.v(7) " "Net \"rom.waddr_a\" at rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "D:/HDL/doan1/rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749304916305 "|datapath_debug|rom:instr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 rom.v(7) " "Net \"rom.we_a\" at rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "D:/HDL/doan1/rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749304916305 "|datapath_debug|rom:instr_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:rf " "Elaborating entity \"RF\" for hierarchy \"RF:rf\"" {  } { { "datapath_debug.v" "rf" { Text "D:/HDL/doan1/datapath_debug.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749304916309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:data_ram " "Elaborating entity \"ram\" for hierarchy \"ram:data_ram\"" {  } { { "datapath_debug.v" "data_ram" { Text "D:/HDL/doan1/datapath_debug.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749304916314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "datapath_debug.v" "alu1" { Text "D:/HDL/doan1/datapath_debug.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749304916318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_unit\"" {  } { { "datapath_debug.v" "control_unit" { Text "D:/HDL/doan1/datapath_debug.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749304916324 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(24) " "Verilog HDL Case Statement warning at control_unit.v(24): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 24 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1749304916326 "|datapath_debug|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(42) " "Verilog HDL Case Statement warning at control_unit.v(42): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 42 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1749304916326 "|datapath_debug|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(32) " "Verilog HDL Case Statement warning at control_unit.v(32): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 32 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1749304916326 "|datapath_debug|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regDst control_unit.v(15) " "Verilog HDL Always Construct warning at control_unit.v(15): inferring latch(es) for variable \"regDst\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1749304916326 "|datapath_debug|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regWrite control_unit.v(15) " "Verilog HDL Always Construct warning at control_unit.v(15): inferring latch(es) for variable \"regWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1749304916326 "|datapath_debug|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch control_unit.v(15) " "Verilog HDL Always Construct warning at control_unit.v(15): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1749304916326 "|datapath_debug|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "condZero control_unit.v(15) " "Verilog HDL Always Construct warning at control_unit.v(15): inferring latch(es) for variable \"condZero\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1749304916326 "|datapath_debug|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluSrc control_unit.v(15) " "Verilog HDL Always Construct warning at control_unit.v(15): inferring latch(es) for variable \"aluSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1749304916326 "|datapath_debug|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memWrite control_unit.v(15) " "Verilog HDL Always Construct warning at control_unit.v(15): inferring latch(es) for variable \"memWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1749304916326 "|datapath_debug|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memToReg control_unit.v(15) " "Verilog HDL Always Construct warning at control_unit.v(15): inferring latch(es) for variable \"memToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1749304916326 "|datapath_debug|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pcSrc control_unit.v(15) " "Verilog HDL Always Construct warning at control_unit.v(15): inferring latch(es) for variable \"pcSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1749304916326 "|datapath_debug|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_Code control_unit.v(15) " "Verilog HDL Always Construct warning at control_unit.v(15): inferring latch(es) for variable \"ALU_Code\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1749304916326 "|datapath_debug|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Code\[0\] control_unit.v(15) " "Inferred latch for \"ALU_Code\[0\]\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749304916330 "|datapath_debug|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Code\[1\] control_unit.v(15) " "Inferred latch for \"ALU_Code\[1\]\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749304916330 "|datapath_debug|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Code\[2\] control_unit.v(15) " "Inferred latch for \"ALU_Code\[2\]\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749304916330 "|datapath_debug|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Code\[3\] control_unit.v(15) " "Inferred latch for \"ALU_Code\[3\]\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749304916330 "|datapath_debug|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcSrc\[0\] control_unit.v(15) " "Inferred latch for \"pcSrc\[0\]\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749304916330 "|datapath_debug|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcSrc\[1\] control_unit.v(15) " "Inferred latch for \"pcSrc\[1\]\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749304916330 "|datapath_debug|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToReg\[0\] control_unit.v(15) " "Inferred latch for \"memToReg\[0\]\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749304916330 "|datapath_debug|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToReg\[1\] control_unit.v(15) " "Inferred latch for \"memToReg\[1\]\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749304916334 "|datapath_debug|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrite control_unit.v(15) " "Inferred latch for \"memWrite\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749304916334 "|datapath_debug|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrc control_unit.v(15) " "Inferred latch for \"aluSrc\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749304916334 "|datapath_debug|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "condZero control_unit.v(15) " "Inferred latch for \"condZero\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749304916334 "|datapath_debug|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch control_unit.v(15) " "Inferred latch for \"branch\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749304916334 "|datapath_debug|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regWrite control_unit.v(15) " "Inferred latch for \"regWrite\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749304916334 "|datapath_debug|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst\[0\] control_unit.v(15) " "Inferred latch for \"regDst\[0\]\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749304916334 "|datapath_debug|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst\[1\] control_unit.v(15) " "Inferred latch for \"regDst\[1\]\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749304916334 "|datapath_debug|control_unit:control_unit"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RF:rf\|rf " "RAM logic \"RF:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "RF.v" "rf" { Text "D:/HDL/doan1/RF.v" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1749304916379 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1749304916379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749304916447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 07 21:01:56 2025 " "Processing ended: Sat Jun 07 21:01:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749304916447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749304916447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749304916447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749304916447 ""}
