#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x139805730 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x139805170 .scope module, "tb_addsub" "tb_addsub" 3 4;
 .timescale -9 -12;
P_0x139804f40 .param/l "n" 0 3 7, +C4<00000000000000000000000000000100>;
v0x13981d990_0 .var "a", 3 0;
v0x13981da20_0 .var "b", 3 0;
v0x13981dab0_0 .net "cout", 0 0, L_0x13981eea0;  1 drivers
v0x13981db80_0 .var "expected", 4 0;
v0x13981dc10_0 .var "sub", 0 0;
v0x13981dce0_0 .net "sum", 3 0, L_0x13981e980;  1 drivers
v0x13981dd90_0 .var "temp", 4 0;
S_0x13980abd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 35, 3 35 0, S_0x139805170;
 .timescale -9 -12;
v0x1398059a0_0 .var/2s "i", 31 0;
S_0x13981a630 .scope module, "dut" "adder_subtractor" 3 15, 4 5 0, S_0x139805170;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
P_0x13981a800 .param/l "n" 0 4 6, +C4<00000000000000000000000000000100>;
L_0x13981eba0 .functor BUFZ 1, v0x13981dc10_0, C4<0>, C4<0>, C4<0>;
L_0x13981ec90 .functor NOT 4, v0x13981da20_0, C4<0000>, C4<0000>, C4<0000>;
v0x13981d290_0 .net *"_ivl_33", 0 0, L_0x13981eba0;  1 drivers
v0x13981d330_0 .net *"_ivl_34", 3 0, L_0x13981ec90;  1 drivers
v0x13981d3d0_0 .net "a", 3 0, v0x13981d990_0;  1 drivers
v0x13981d470_0 .net "b", 3 0, v0x13981da20_0;  1 drivers
v0x13981d520_0 .net "b_sub", 3 0, L_0x13981ed40;  1 drivers
v0x13981d610_0 .net "c", 4 0, L_0x13981ea90;  1 drivers
v0x13981d6c0_0 .net "cout", 0 0, L_0x13981eea0;  alias, 1 drivers
v0x13981d760_0 .net "sub", 0 0, v0x13981dc10_0;  1 drivers
v0x13981d800_0 .net "sum", 3 0, L_0x13981e980;  alias, 1 drivers
L_0x13981de20 .part v0x13981d990_0, 0, 1;
L_0x13981df20 .part L_0x13981ed40, 0, 1;
L_0x13981dfe0 .part L_0x13981ea90, 0, 1;
L_0x13981e0e0 .part v0x13981d990_0, 1, 1;
L_0x13981e1a0 .part L_0x13981ed40, 1, 1;
L_0x13981e2b0 .part L_0x13981ea90, 1, 1;
L_0x13981e390 .part v0x13981d990_0, 2, 1;
L_0x13981e4b0 .part L_0x13981ed40, 2, 1;
L_0x13981e550 .part L_0x13981ea90, 2, 1;
L_0x13981e640 .part v0x13981d990_0, 3, 1;
L_0x13981e6e0 .part L_0x13981ed40, 3, 1;
L_0x13981e860 .part L_0x13981ea90, 3, 1;
L_0x13981e980 .concat8 [ 1 1 1 1], v0x13981b2a0_0, v0x13981bce0_0, v0x13981c730_0, v0x13981d170_0;
LS_0x13981ea90_0_0 .concat8 [ 1 1 1 1], L_0x13981eba0, v0x13981b080_0, v0x13981bac0_0, v0x13981c510_0;
LS_0x13981ea90_0_4 .concat8 [ 1 0 0 0], v0x13981cf50_0;
L_0x13981ea90 .concat8 [ 4 1 0 0], LS_0x13981ea90_0_0, LS_0x13981ea90_0_4;
L_0x13981ed40 .functor MUXZ 4, v0x13981da20_0, L_0x13981ec90, v0x13981dc10_0, C4<>;
L_0x13981eea0 .part L_0x13981ea90, 4, 1;
S_0x13981a930 .scope generate, "fa_loop[0]" "fa_loop[0]" 4 22, 4 22 0, S_0x13981a630;
 .timescale -9 -12;
P_0x13981ab00 .param/l "i" 1 4 22, +C4<00>;
S_0x13981aba0 .scope module, "fa" "full_adder" 4 23, 5 4 0, S_0x13981a930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
v0x13981ae80_0 .net "a", 0 0, L_0x13981de20;  1 drivers
v0x13981af30_0 .net "b", 0 0, L_0x13981df20;  1 drivers
v0x13981afd0_0 .net "cin", 0 0, L_0x13981dfe0;  1 drivers
v0x13981b080_0 .var "cout", 0 0;
v0x13981b120_0 .var "g", 0 0;
v0x13981b200_0 .var "p", 0 0;
v0x13981b2a0_0 .var "sum", 0 0;
E_0x13981ae10 .event anyedge, v0x13981ae80_0, v0x13981af30_0, v0x13981afd0_0;
S_0x13981b3c0 .scope generate, "fa_loop[1]" "fa_loop[1]" 4 22, 4 22 0, S_0x13981a630;
 .timescale -9 -12;
P_0x13981b580 .param/l "i" 1 4 22, +C4<01>;
S_0x13981b600 .scope module, "fa" "full_adder" 4 23, 5 4 0, S_0x13981b3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
v0x13981b8d0_0 .net "a", 0 0, L_0x13981e0e0;  1 drivers
v0x13981b970_0 .net "b", 0 0, L_0x13981e1a0;  1 drivers
v0x13981ba10_0 .net "cin", 0 0, L_0x13981e2b0;  1 drivers
v0x13981bac0_0 .var "cout", 0 0;
v0x13981bb60_0 .var "g", 0 0;
v0x13981bc40_0 .var "p", 0 0;
v0x13981bce0_0 .var "sum", 0 0;
E_0x13981b870 .event anyedge, v0x13981b8d0_0, v0x13981b970_0, v0x13981ba10_0;
S_0x13981be00 .scope generate, "fa_loop[2]" "fa_loop[2]" 4 22, 4 22 0, S_0x13981a630;
 .timescale -9 -12;
P_0x13981bfe0 .param/l "i" 1 4 22, +C4<010>;
S_0x13981c060 .scope module, "fa" "full_adder" 4 23, 5 4 0, S_0x13981be00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
v0x13981c310_0 .net "a", 0 0, L_0x13981e390;  1 drivers
v0x13981c3c0_0 .net "b", 0 0, L_0x13981e4b0;  1 drivers
v0x13981c460_0 .net "cin", 0 0, L_0x13981e550;  1 drivers
v0x13981c510_0 .var "cout", 0 0;
v0x13981c5b0_0 .var "g", 0 0;
v0x13981c690_0 .var "p", 0 0;
v0x13981c730_0 .var "sum", 0 0;
E_0x13981c2a0 .event anyedge, v0x13981c310_0, v0x13981c3c0_0, v0x13981c460_0;
S_0x13981c850 .scope generate, "fa_loop[3]" "fa_loop[3]" 4 22, 4 22 0, S_0x13981a630;
 .timescale -9 -12;
P_0x13981ca10 .param/l "i" 1 4 22, +C4<011>;
S_0x13981caa0 .scope module, "fa" "full_adder" 4 23, 5 4 0, S_0x13981c850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
v0x13981cd50_0 .net "a", 0 0, L_0x13981e640;  1 drivers
v0x13981ce00_0 .net "b", 0 0, L_0x13981e6e0;  1 drivers
v0x13981cea0_0 .net "cin", 0 0, L_0x13981e860;  1 drivers
v0x13981cf50_0 .var "cout", 0 0;
v0x13981cff0_0 .var "g", 0 0;
v0x13981d0d0_0 .var "p", 0 0;
v0x13981d170_0 .var "sum", 0 0;
E_0x13981cce0 .event anyedge, v0x13981cd50_0, v0x13981ce00_0, v0x13981cea0_0;
    .scope S_0x13981aba0;
T_0 ;
Ewait_0 .event/or E_0x13981ae10, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x13981ae80_0;
    %load/vec4 v0x13981af30_0;
    %xor;
    %store/vec4 v0x13981b200_0, 0, 1;
    %load/vec4 v0x13981ae80_0;
    %load/vec4 v0x13981af30_0;
    %and;
    %store/vec4 v0x13981b120_0, 0, 1;
    %load/vec4 v0x13981b200_0;
    %load/vec4 v0x13981afd0_0;
    %xor;
    %store/vec4 v0x13981b2a0_0, 0, 1;
    %load/vec4 v0x13981b120_0;
    %load/vec4 v0x13981b200_0;
    %load/vec4 v0x13981afd0_0;
    %and;
    %or;
    %store/vec4 v0x13981b080_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x13981b600;
T_1 ;
Ewait_1 .event/or E_0x13981b870, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x13981b8d0_0;
    %load/vec4 v0x13981b970_0;
    %xor;
    %store/vec4 v0x13981bc40_0, 0, 1;
    %load/vec4 v0x13981b8d0_0;
    %load/vec4 v0x13981b970_0;
    %and;
    %store/vec4 v0x13981bb60_0, 0, 1;
    %load/vec4 v0x13981bc40_0;
    %load/vec4 v0x13981ba10_0;
    %xor;
    %store/vec4 v0x13981bce0_0, 0, 1;
    %load/vec4 v0x13981bb60_0;
    %load/vec4 v0x13981bc40_0;
    %load/vec4 v0x13981ba10_0;
    %and;
    %or;
    %store/vec4 v0x13981bac0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x13981c060;
T_2 ;
Ewait_2 .event/or E_0x13981c2a0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x13981c310_0;
    %load/vec4 v0x13981c3c0_0;
    %xor;
    %store/vec4 v0x13981c690_0, 0, 1;
    %load/vec4 v0x13981c310_0;
    %load/vec4 v0x13981c3c0_0;
    %and;
    %store/vec4 v0x13981c5b0_0, 0, 1;
    %load/vec4 v0x13981c690_0;
    %load/vec4 v0x13981c460_0;
    %xor;
    %store/vec4 v0x13981c730_0, 0, 1;
    %load/vec4 v0x13981c5b0_0;
    %load/vec4 v0x13981c690_0;
    %load/vec4 v0x13981c460_0;
    %and;
    %or;
    %store/vec4 v0x13981c510_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x13981caa0;
T_3 ;
Ewait_3 .event/or E_0x13981cce0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x13981cd50_0;
    %load/vec4 v0x13981ce00_0;
    %xor;
    %store/vec4 v0x13981d0d0_0, 0, 1;
    %load/vec4 v0x13981cd50_0;
    %load/vec4 v0x13981ce00_0;
    %and;
    %store/vec4 v0x13981cff0_0, 0, 1;
    %load/vec4 v0x13981d0d0_0;
    %load/vec4 v0x13981cea0_0;
    %xor;
    %store/vec4 v0x13981d170_0, 0, 1;
    %load/vec4 v0x13981cff0_0;
    %load/vec4 v0x13981d0d0_0;
    %load/vec4 v0x13981cea0_0;
    %and;
    %or;
    %store/vec4 v0x13981cf50_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x139805170;
T_4 ;
    %vpi_call/w 3 21 "$dumpfile", "wave_sub.vcd" {0 0 0};
    %vpi_call/w 3 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x139805170 {0 0 0};
    %vpi_call/w 3 24 "$display", "=========START SIMULATION============" {0 0 0};
    %vpi_call/w 3 25 "$display", "======== INITIALIZING INPUT ======== " {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x13981db80_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13981d990_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13981da20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13981dc10_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x13981dd90_0, 0, 5;
    %delay 10000, 0;
    %vpi_call/w 3 33 "$monitor", "a=0x%0h(%2d) | b=0x%0h(%2d) | sub=%b -> {cout,sum}=0x%2h(%2d)", v0x13981d990_0, v0x13981d990_0, v0x13981da20_0, v0x13981da20_0, v0x13981dc10_0, v0x13981dd90_0, v0x13981dd90_0 {0 0 0};
    %fork t_1, S_0x13980abd0;
    %jmp t_0;
    .scope S_0x13980abd0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1398059a0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x1398059a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %delay 10000, 0;
    %vpi_func 3 37 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %pad/u 4;
    %store/vec4 v0x13981d990_0, 0, 4;
    %vpi_func 3 38 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %pad/u 4;
    %store/vec4 v0x13981da20_0, 0, 4;
    %vpi_func 3 39 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000001 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x13981dc10_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x13981dab0_0;
    %load/vec4 v0x13981dce0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13981dd90_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x13981d990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13981dc10_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x13981da20_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x13981da20_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %add;
    %load/vec4 v0x13981dc10_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x13981db80_0, 0, 5;
    %load/vec4 v0x13981dab0_0;
    %load/vec4 v0x13981dce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13981db80_0;
    %cmp/e;
    %jmp/0xz  T_4.4, 6;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x13981dab0_0;
    %load/vec4 v0x13981dce0_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 49 "$error", "Mismatch: a=%0d b=%0d sub=%0b -> DUT {cout,sum}=%0d expected=%0d", v0x13981d990_0, v0x13981da20_0, v0x13981dc10_0, S<0,vec4,u5>, v0x13981db80_0 {1 0 0};
T_4.5 ;
    %load/vec4 v0x13981dce0_0;
    %load/vec4 v0x13981db80_0;
    %parti/s 4, 0, 2;
    %cmp/e;
    %jmp/0xz  T_4.6, 6;
    %jmp T_4.7;
T_4.6 ;
    %vpi_call/w 3 51 "$error", "Sum mismatch only" {0 0 0};
T_4.7 ;
    %load/vec4 v0x13981dab0_0;
    %load/vec4 v0x13981db80_0;
    %parti/s 1, 4, 4;
    %cmp/e;
    %jmp/0xz  T_4.8, 6;
    %jmp T_4.9;
T_4.8 ;
    %vpi_call/w 3 52 "$error", "Carry/borrow flag mismatch" {0 0 0};
T_4.9 ;
    %load/vec4 v0x1398059a0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x1398059a0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_0x139805170;
t_0 %join;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "tb/adder_sub_tb.sv";
    "src/adder_subtractor.sv";
    "src/full_adder.sv";
