
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Feb  2 15:01:12 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/dharsh06/ags/vivado_ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dharsh06/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_cnn_accel_0_0

Command: synth_design -top design_1_wrapper -part xczu3eg-sfvc784-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8613
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2373.547 ; gain = 122.688 ; free physical = 14021 ; free virtual = 17854
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dwidth_converter_0_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.runs/synth_1/.Xil/Vivado-8547-dharsh06/realtime/design_1_axi_dwidth_converter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dwidth_converter_0_0' (0#1) [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.runs/synth_1/.Xil/Vivado-8547-dharsh06/realtime/design_1_axi_dwidth_converter_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_axi_dwidth_converter_0_0' is unconnected for instance 'axi_dwidth_converter_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:180]
WARNING: [Synth 8-7023] instance 'axi_dwidth_converter_0' of module 'design_1_axi_dwidth_converter_0_0' has 36 connections declared, but only 35 given [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:180]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.runs/synth_1/.Xil/Vivado-8547-dharsh06/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (0#1) [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.runs/synth_1/.Xil/Vivado-8547-dharsh06/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_1_4' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.runs/synth_1/.Xil/Vivado-8547-dharsh06/realtime/design_1_axi_smc_1_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_1_4' (0#1) [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.runs/synth_1/.Xil/Vivado-8547-dharsh06/realtime/design_1_axi_smc_1_4_stub.v:6]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'design_1_axi_smc_1_4' is unconnected for instance 'axi_smc_1' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:304]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'design_1_axi_smc_1_4' is unconnected for instance 'axi_smc_1' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:304]
WARNING: [Synth 8-7023] instance 'axi_smc_1' of module 'design_1_axi_smc_1_4' has 60 connections declared, but only 58 given [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:304]
INFO: [Synth 8-6157] synthesizing module 'design_1_cnn_accel_0_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.runs/synth_1/.Xil/Vivado-8547-dharsh06/realtime/design_1_cnn_accel_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cnn_accel_0_0' (0#1) [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.runs/synth_1/.Xil/Vivado-8547-dharsh06/realtime/design_1_cnn_accel_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWADDR' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWBURST' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWCACHE' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWID' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWLEN' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWLOCK' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWPROT' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWQOS' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWREGION' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWSIZE' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWVALID' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_BREADY' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WDATA' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WID' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WLAST' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WSTRB' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WVALID' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_ARREGION' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWADDR' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWBURST' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWCACHE' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWID' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWLEN' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWLOCK' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWPROT' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWQOS' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWREGION' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWSIZE' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWVALID' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_BREADY' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_WDATA' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_WID' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_WLAST' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_WSTRB' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_WVALID' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_ARADDR' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_ARBURST' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_ARCACHE' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_ARID' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_ARLEN' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_ARLOCK' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_ARPROT' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_ARQOS' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_ARREGION' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_ARSIZE' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_ARVALID' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_AWREGION' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_RREADY' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_WID' of module 'design_1_cnn_accel_0_0' is unconnected for instance 'cnn_accel_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7023] instance 'cnn_accel_0' of module 'design_1_cnn_accel_0_0' has 140 connections declared, but only 90 given [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:363]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_96M_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.runs/synth_1/.Xil/Vivado-8547-dharsh06/realtime/design_1_rst_ps8_0_96M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_96M_0' (0#1) [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.runs/synth_1/.Xil/Vivado-8547-dharsh06/realtime/design_1_rst_ps8_0_96M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_96M_0' is unconnected for instance 'rst_ps8_0_96M' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:454]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_96M_0' is unconnected for instance 'rst_ps8_0_96M' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:454]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_96M_0' is unconnected for instance 'rst_ps8_0_96M' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:454]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_96M_0' is unconnected for instance 'rst_ps8_0_96M' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:454]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_96M' of module 'design_1_rst_ps8_0_96M_0' has 10 connections declared, but only 6 given [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:454]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.runs/synth_1/.Xil/Vivado-8547-dharsh06/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.runs/synth_1/.Xil/Vivado-8547-dharsh06/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:461]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:461]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 82 connections declared, but only 80 given [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:461]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2452.516 ; gain = 201.656 ; free physical = 13927 ; free virtual = 17762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2452.516 ; gain = 201.656 ; free physical = 13927 ; free virtual = 17762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2452.516 ; gain = 201.656 ; free physical = 13927 ; free virtual = 17762
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2452.516 ; gain = 0.000 ; free physical = 13926 ; free virtual = 17761
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/ip/design_1_cnn_accel_0_0/design_1_cnn_accel_0_0/design_1_cnn_accel_0_0_in_context.xdc] for cell 'design_1_i/cnn_accel_0'
Finished Parsing XDC File [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/ip/design_1_cnn_accel_0_0/design_1_cnn_accel_0_0/design_1_cnn_accel_0_0_in_context.xdc] for cell 'design_1_i/cnn_accel_0'
Parsing XDC File [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_96M'
Finished Parsing XDC File [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_96M'
Parsing XDC File [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_dwidth_converter_0_0/design_1_axi_dwidth_converter_0_0/design_1_axi_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_dwidth_converter_0'
Finished Parsing XDC File [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_dwidth_converter_0_0/design_1_axi_dwidth_converter_0_0/design_1_axi_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_dwidth_converter_0'
Parsing XDC File [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_4/design_1_axi_smc_1_4/design_1_axi_smc_1_4_in_context.xdc] for cell 'design_1_i/axi_smc_1'
Finished Parsing XDC File [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_4/design_1_axi_smc_1_4/design_1_axi_smc_1_4_in_context.xdc] for cell 'design_1_i/axi_smc_1'
Parsing XDC File [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.535 ; gain = 0.000 ; free physical = 13951 ; free virtual = 17785
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2492.535 ; gain = 0.000 ; free physical = 13951 ; free virtual = 17785
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2492.535 ; gain = 241.676 ; free physical = 13981 ; free virtual = 17815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfvc784-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2500.539 ; gain = 249.680 ; free physical = 13981 ; free virtual = 17815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/cnn_accel_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_96M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dwidth_converter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2500.539 ; gain = 249.680 ; free physical = 13981 ; free virtual = 17815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2500.539 ; gain = 249.680 ; free physical = 13980 ; free virtual = 17816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2500.539 ; gain = 249.680 ; free physical = 13987 ; free virtual = 17827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3142.176 ; gain = 891.316 ; free physical = 13486 ; free virtual = 17326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3142.176 ; gain = 891.316 ; free physical = 13486 ; free virtual = 17326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3153.191 ; gain = 902.332 ; free physical = 13470 ; free virtual = 17310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3315.004 ; gain = 1064.145 ; free physical = 13329 ; free virtual = 17169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3315.004 ; gain = 1064.145 ; free physical = 13329 ; free virtual = 17169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3315.004 ; gain = 1064.145 ; free physical = 13329 ; free virtual = 17169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3315.004 ; gain = 1064.145 ; free physical = 13329 ; free virtual = 17169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3315.004 ; gain = 1064.145 ; free physical = 13329 ; free virtual = 17169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3315.004 ; gain = 1064.145 ; free physical = 13329 ; free virtual = 17169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |design_1_axi_dwidth_converter_0_0 |         1|
|2     |design_1_axi_smc_0                |         1|
|3     |design_1_axi_smc_1_4              |         1|
|4     |design_1_cnn_accel_0_0            |         1|
|5     |design_1_rst_ps8_0_96M_0          |         1|
|6     |design_1_zynq_ultra_ps_e_0_0      |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_axi_dwidth_converter_0 |     1|
|2     |design_1_axi_smc                |     1|
|3     |design_1_axi_smc_1              |     1|
|4     |design_1_cnn_accel_0            |     1|
|5     |design_1_rst_ps8_0_96M          |     1|
|6     |design_1_zynq_ultra_ps_e_0      |     1|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3315.004 ; gain = 1064.145 ; free physical = 13329 ; free virtual = 17169
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3315.004 ; gain = 1024.125 ; free physical = 13330 ; free virtual = 17170
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3315.004 ; gain = 1064.145 ; free physical = 13330 ; free virtual = 17170
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3315.004 ; gain = 0.000 ; free physical = 13408 ; free virtual = 17248
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3315.004 ; gain = 0.000 ; free physical = 13495 ; free virtual = 17335
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 214eb4e9
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3315.004 ; gain = 1882.238 ; free physical = 13495 ; free virtual = 17335
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2682.371; main = 2448.098; forked = 269.276
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4230.742; main = 3315.008; forked = 915.734
INFO: [Common 17-1381] The checkpoint '/home/dharsh06/ags/cnn_accel_vivado/cnn_accel_vivado.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb  2 15:01:43 2026...
