

================================================================
== Vivado HLS Report for 'compute'
================================================================
* Date:           Thu Oct 25 00:31:37 2018

* Version:        2018.2_AR71275_op (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        digitrec_kernel
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.721|        1.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  16357|  282834|  16357|  282834|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name| min |   max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |- diff    |    1|     226|         2|          1|          1|   0 ~ 225  |    yes   |
        |- Loop 2  |    1|    1800|         1|          1|          1|  1 ~ 1800  |    yes   |
        |- dis_L   |  147|  264600|         3|          3|          1| 49 ~ 88200 |    yes   |
        +----------+-----+--------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 1, States = { 5 }
  Pipeline-2 : II = 3, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (tmp_31) | (!tmp_31 & !tmp_1) | (!tmp_31 & tmp_1 & !tmp_2) | (!tmp_31 & tmp_1 & tmp_2 & !tmp_3) | (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & !tmp_4) | (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & !tmp_5) | (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5 & !tmp_6) | (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5 & tmp_6 & !tmp_7)
	2  / (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5 & tmp_6 & tmp_7)
4 --> 
	5  / true
5 --> 
	6  / (exitcond2)
	5  / (!exitcond2)
6 --> 
	7  / true
7 --> 
	10  / (exitcond_flatten)
	8  / (!exitcond_flatten)
8 --> 
	9  / true
9 --> 
	7  / true
10 --> 
	11  / true
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%local_num_elements_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %local_num_elements)"   --->   Operation 12 'read' 'local_num_elements_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%knn_mat_7_2_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_7_2_read)"   --->   Operation 13 'read' 'knn_mat_7_2_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%knn_mat_7_1_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_7_1_read)"   --->   Operation 14 'read' 'knn_mat_7_1_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%knn_mat_7_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_7_0_read)"   --->   Operation 15 'read' 'knn_mat_7_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%knn_mat_6_2_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_6_2_read)"   --->   Operation 16 'read' 'knn_mat_6_2_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%knn_mat_6_1_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_6_1_read)"   --->   Operation 17 'read' 'knn_mat_6_1_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%knn_mat_6_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_6_0_read)"   --->   Operation 18 'read' 'knn_mat_6_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%knn_mat_5_3_read31 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_5_3_read)"   --->   Operation 19 'read' 'knn_mat_5_3_read31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%knn_mat_5_2_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_5_2_read)"   --->   Operation 20 'read' 'knn_mat_5_2_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%knn_mat_5_1_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_5_1_read)"   --->   Operation 21 'read' 'knn_mat_5_1_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%knn_mat_5_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_5_0_read)"   --->   Operation 22 'read' 'knn_mat_5_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%knn_mat_4_3_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_4_3_read)"   --->   Operation 23 'read' 'knn_mat_4_3_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%knn_mat_4_2_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_4_2_read)"   --->   Operation 24 'read' 'knn_mat_4_2_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%knn_mat_4_1_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_4_1_read)"   --->   Operation 25 'read' 'knn_mat_4_1_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%knn_mat_4_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_4_0_read)"   --->   Operation 26 'read' 'knn_mat_4_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%knn_mat_3_3_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_3_3_read)"   --->   Operation 27 'read' 'knn_mat_3_3_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%knn_mat_3_2_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_3_2_read)"   --->   Operation 28 'read' 'knn_mat_3_2_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%knn_mat_3_1_read21 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_3_1_read)"   --->   Operation 29 'read' 'knn_mat_3_1_read21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%knn_mat_3_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_3_0_read)"   --->   Operation 30 'read' 'knn_mat_3_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%knn_mat_2_3_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_2_3_read)"   --->   Operation 31 'read' 'knn_mat_2_3_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%knn_mat_2_2_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_2_2_read)"   --->   Operation 32 'read' 'knn_mat_2_2_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%knn_mat_2_1_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_2_1_read)"   --->   Operation 33 'read' 'knn_mat_2_1_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%knn_mat_2_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_2_0_read)"   --->   Operation 34 'read' 'knn_mat_2_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%knn_mat_1_3_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_1_3_read)"   --->   Operation 35 'read' 'knn_mat_1_3_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%knn_mat_1_2_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_1_2_read)"   --->   Operation 36 'read' 'knn_mat_1_2_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%knn_mat_1_1_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_1_1_read)"   --->   Operation 37 'read' 'knn_mat_1_1_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%knn_mat_1_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_1_0_read)"   --->   Operation 38 'read' 'knn_mat_1_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%knn_mat_0_3_read11 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_0_3_read)"   --->   Operation 39 'read' 'knn_mat_0_3_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%knn_mat_0_2_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_0_2_read)"   --->   Operation 40 'read' 'knn_mat_0_2_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%knn_mat_0_1_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_0_1_read)"   --->   Operation 41 'read' 'knn_mat_0_1_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%knn_mat_0_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_0_0_read)"   --->   Operation 42 'read' 'knn_mat_0_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%test_image_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %test_image)"   --->   Operation 43 'read' 'test_image_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%local_num_elements_cast1 = zext i11 %local_num_elements_read to i32"   --->   Operation 44 'zext' 'local_num_elements_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%local_num_elements_cast1_cast = zext i11 %local_num_elements_read to i12"   --->   Operation 45 'zext' 'local_num_elements_cast1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%local_temp_0 = alloca [225 x i64], align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:70]   --->   Operation 46 'alloca' 'local_temp_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%local_temp_1 = alloca [225 x i64], align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:70]   --->   Operation 47 'alloca' 'local_temp_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%local_temp_2 = alloca [225 x i64], align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:70]   --->   Operation 48 'alloca' 'local_temp_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%local_temp_3 = alloca [225 x i64], align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:70]   --->   Operation 49 'alloca' 'local_temp_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%local_temp_4 = alloca [225 x i64], align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:70]   --->   Operation 50 'alloca' 'local_temp_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%local_temp_5 = alloca [225 x i64], align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:70]   --->   Operation 51 'alloca' 'local_temp_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%local_temp_6 = alloca [225 x i64], align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:70]   --->   Operation 52 'alloca' 'local_temp_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%local_temp_7 = alloca [225 x i64], align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:70]   --->   Operation 53 'alloca' 'local_temp_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%dis_0 = alloca [225 x i64], align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:82]   --->   Operation 54 'alloca' 'dis_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%dis_1 = alloca [225 x i64], align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:82]   --->   Operation 55 'alloca' 'dis_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%dis_2 = alloca [225 x i64], align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:82]   --->   Operation 56 'alloca' 'dis_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%dis_3 = alloca [225 x i64], align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:82]   --->   Operation 57 'alloca' 'dis_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%dis_4 = alloca [225 x i64], align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:82]   --->   Operation 58 'alloca' 'dis_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%dis_5 = alloca [225 x i64], align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:82]   --->   Operation 59 'alloca' 'dis_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%dis_6 = alloca [225 x i64], align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:82]   --->   Operation 60 'alloca' 'dis_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%dis_7 = alloca [225 x i64], align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:82]   --->   Operation 61 'alloca' 'dis_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_1 : Operation 62 [1/1] (0.73ns)   --->   "%tmp = add i12 %local_num_elements_cast1_cast, 7"   --->   Operation 62 'add' 'tmp' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_29 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %tmp, i32 3, i32 11)"   --->   Operation 63 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_30 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_29, i3 0)"   --->   Operation 64 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_cast4 = zext i12 %tmp_30 to i32"   --->   Operation 65 'zext' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.60ns)   --->   "br label %1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.46>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%x1 = phi i32 [ 0, %0 ], [ %x1_1_7, %branch7 ]" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 67 'phi' 'x1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 225, i64 0)"   --->   Operation 68 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str18)"   --->   Operation 69 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.85ns)   --->   "%tmp_31 = icmp eq i32 %x1, %p_cast4" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 70 'icmp' 'tmp_31' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %tmp_31, label %2, label %branch56" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%newIndex = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %x1, i32 3, i32 31)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 72 'partselect' 'newIndex' <Predicate = (!tmp_31)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%newIndex5 = zext i29 %newIndex to i64" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 73 'zext' 'newIndex5' <Predicate = (!tmp_31)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%train_images_0_addr = getelementptr [225 x i64]* %train_images_0, i64 0, i64 %newIndex5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 74 'getelementptr' 'train_images_0_addr' <Predicate = (!tmp_31)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (1.15ns)   --->   "%train_images_0_load = load i64* %train_images_0_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 75 'load' 'train_images_0_load' <Predicate = (!tmp_31)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp_1)   --->   "%x1_1_s = or i32 %x1, 1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 76 'or' 'x1_1_s' <Predicate = (!tmp_31)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.85ns) (out node of the LUT)   --->   "%tmp_1 = icmp slt i32 %x1_1_s, %local_num_elements_cast1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 77 'icmp' 'tmp_1' <Predicate = (!tmp_31)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%train_images_1_addr = getelementptr [225 x i64]* %train_images_1, i64 0, i64 %newIndex5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 78 'getelementptr' 'train_images_1_addr' <Predicate = (!tmp_31 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (1.15ns)   --->   "%train_images_1_load = load i64* %train_images_1_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 79 'load' 'train_images_1_load' <Predicate = (!tmp_31 & tmp_1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_2)   --->   "%x1_1_1 = or i32 %x1, 2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 80 'or' 'x1_1_1' <Predicate = (!tmp_31 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.85ns) (out node of the LUT)   --->   "%tmp_2 = icmp slt i32 %x1_1_1, %local_num_elements_cast1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 81 'icmp' 'tmp_2' <Predicate = (!tmp_31 & tmp_1)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%train_images_2_addr = getelementptr [225 x i64]* %train_images_2, i64 0, i64 %newIndex5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 82 'getelementptr' 'train_images_2_addr' <Predicate = (!tmp_31 & tmp_1 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (1.15ns)   --->   "%train_images_2_load = load i64* %train_images_2_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 83 'load' 'train_images_2_load' <Predicate = (!tmp_31 & tmp_1 & tmp_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp_3)   --->   "%x1_1_2 = or i32 %x1, 3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 84 'or' 'x1_1_2' <Predicate = (!tmp_31 & tmp_1 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.85ns) (out node of the LUT)   --->   "%tmp_3 = icmp slt i32 %x1_1_2, %local_num_elements_cast1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 85 'icmp' 'tmp_3' <Predicate = (!tmp_31 & tmp_1 & tmp_2)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%train_images_3_addr = getelementptr [225 x i64]* %train_images_3, i64 0, i64 %newIndex5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 86 'getelementptr' 'train_images_3_addr' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3)> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (1.15ns)   --->   "%train_images_3_load = load i64* %train_images_3_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 87 'load' 'train_images_3_load' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp_4)   --->   "%x1_1_3 = or i32 %x1, 4" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 88 'or' 'x1_1_3' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.85ns) (out node of the LUT)   --->   "%tmp_4 = icmp slt i32 %x1_1_3, %local_num_elements_cast1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 89 'icmp' 'tmp_4' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%train_images_4_addr = getelementptr [225 x i64]* %train_images_4, i64 0, i64 %newIndex5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 90 'getelementptr' 'train_images_4_addr' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4)> <Delay = 0.00>
ST_2 : Operation 91 [2/2] (1.15ns)   --->   "%train_images_4_load = load i64* %train_images_4_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 91 'load' 'train_images_4_load' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_5)   --->   "%x1_1_4 = or i32 %x1, 5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 92 'or' 'x1_1_4' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.85ns) (out node of the LUT)   --->   "%tmp_5 = icmp slt i32 %x1_1_4, %local_num_elements_cast1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 93 'icmp' 'tmp_5' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%train_images_5_addr = getelementptr [225 x i64]* %train_images_5, i64 0, i64 %newIndex5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 94 'getelementptr' 'train_images_5_addr' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 95 [2/2] (1.15ns)   --->   "%train_images_5_load = load i64* %train_images_5_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 95 'load' 'train_images_5_load' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%x1_1_5 = or i32 %x1, 6" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 96 'or' 'x1_1_5' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.85ns) (out node of the LUT)   --->   "%tmp_6 = icmp slt i32 %x1_1_5, %local_num_elements_cast1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 97 'icmp' 'tmp_6' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%train_images_6_addr = getelementptr [225 x i64]* %train_images_6, i64 0, i64 %newIndex5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 98 'getelementptr' 'train_images_6_addr' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5 & tmp_6)> <Delay = 0.00>
ST_2 : Operation 99 [2/2] (1.15ns)   --->   "%train_images_6_load = load i64* %train_images_6_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 99 'load' 'train_images_6_load' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5 & tmp_6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%x1_1_6 = or i32 %x1, 7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 100 'or' 'x1_1_6' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5 & tmp_6)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.85ns) (out node of the LUT)   --->   "%tmp_7 = icmp slt i32 %x1_1_6, %local_num_elements_cast1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 101 'icmp' 'tmp_7' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5 & tmp_6)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%train_images_7_addr = getelementptr [225 x i64]* %train_images_7, i64 0, i64 %newIndex5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 102 'getelementptr' 'train_images_7_addr' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5 & tmp_6 & tmp_7)> <Delay = 0.00>
ST_2 : Operation 103 [2/2] (1.15ns)   --->   "%train_images_7_load = load i64* %train_images_7_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 103 'load' 'train_images_7_load' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5 & tmp_6 & tmp_7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_2 : Operation 104 [1/1] (0.88ns)   --->   "%x1_1_7 = add nsw i32 %x1, 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 104 'add' 'x1_1_7' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5 & tmp_6 & tmp_7)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.60>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str4) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 105 'specloopname' <Predicate = (!tmp_31)> <Delay = 0.00>
ST_3 : Operation 106 [1/2] (1.15ns)   --->   "%train_images_0_load = load i64* %train_images_0_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 106 'load' 'train_images_0_load' <Predicate = (!tmp_31)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_3 : Operation 107 [1/1] (0.28ns)   --->   "%tmp_15 = xor i64 %train_images_0_load, %test_image_read" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77]   --->   Operation 107 'xor' 'tmp_15' <Predicate = (!tmp_31)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%local_temp_0_addr = getelementptr [225 x i64]* %local_temp_0, i64 0, i64 %newIndex5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77]   --->   Operation 108 'getelementptr' 'local_temp_0_addr' <Predicate = (!tmp_31)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.15ns)   --->   "store i64 %tmp_15, i64* %local_temp_0_addr, align 16" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77]   --->   Operation 109 'store' <Predicate = (!tmp_31)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %branch49, label %2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 110 'br' <Predicate = (!tmp_31)> <Delay = 0.00>
ST_3 : Operation 111 [1/2] (1.15ns)   --->   "%train_images_1_load = load i64* %train_images_1_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 111 'load' 'train_images_1_load' <Predicate = (!tmp_31 & tmp_1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_3 : Operation 112 [1/1] (0.28ns)   --->   "%tmp_15_1 = xor i64 %train_images_1_load, %test_image_read" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77]   --->   Operation 112 'xor' 'tmp_15_1' <Predicate = (!tmp_31 & tmp_1)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%local_temp_1_addr = getelementptr [225 x i64]* %local_temp_1, i64 0, i64 %newIndex5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77]   --->   Operation 113 'getelementptr' 'local_temp_1_addr' <Predicate = (!tmp_31 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.15ns)   --->   "store i64 %tmp_15_1, i64* %local_temp_1_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77]   --->   Operation 114 'store' <Predicate = (!tmp_31 & tmp_1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %branch42, label %2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 115 'br' <Predicate = (!tmp_31 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 116 [1/2] (1.15ns)   --->   "%train_images_2_load = load i64* %train_images_2_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 116 'load' 'train_images_2_load' <Predicate = (!tmp_31 & tmp_1 & tmp_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_3 : Operation 117 [1/1] (0.28ns)   --->   "%tmp_15_2 = xor i64 %train_images_2_load, %test_image_read" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77]   --->   Operation 117 'xor' 'tmp_15_2' <Predicate = (!tmp_31 & tmp_1 & tmp_2)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%local_temp_2_addr = getelementptr [225 x i64]* %local_temp_2, i64 0, i64 %newIndex5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77]   --->   Operation 118 'getelementptr' 'local_temp_2_addr' <Predicate = (!tmp_31 & tmp_1 & tmp_2)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.15ns)   --->   "store i64 %tmp_15_2, i64* %local_temp_2_addr, align 16" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77]   --->   Operation 119 'store' <Predicate = (!tmp_31 & tmp_1 & tmp_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %branch35, label %2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 120 'br' <Predicate = (!tmp_31 & tmp_1 & tmp_2)> <Delay = 0.00>
ST_3 : Operation 121 [1/2] (1.15ns)   --->   "%train_images_3_load = load i64* %train_images_3_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 121 'load' 'train_images_3_load' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_3 : Operation 122 [1/1] (0.28ns)   --->   "%tmp_15_3 = xor i64 %train_images_3_load, %test_image_read" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77]   --->   Operation 122 'xor' 'tmp_15_3' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%local_temp_3_addr = getelementptr [225 x i64]* %local_temp_3, i64 0, i64 %newIndex5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77]   --->   Operation 123 'getelementptr' 'local_temp_3_addr' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (1.15ns)   --->   "store i64 %tmp_15_3, i64* %local_temp_3_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77]   --->   Operation 124 'store' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %branch28, label %2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 125 'br' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3)> <Delay = 0.00>
ST_3 : Operation 126 [1/2] (1.15ns)   --->   "%train_images_4_load = load i64* %train_images_4_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 126 'load' 'train_images_4_load' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_3 : Operation 127 [1/1] (0.28ns)   --->   "%tmp_15_4 = xor i64 %train_images_4_load, %test_image_read" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77]   --->   Operation 127 'xor' 'tmp_15_4' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%local_temp_4_addr = getelementptr [225 x i64]* %local_temp_4, i64 0, i64 %newIndex5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77]   --->   Operation 128 'getelementptr' 'local_temp_4_addr' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.15ns)   --->   "store i64 %tmp_15_4, i64* %local_temp_4_addr, align 16" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77]   --->   Operation 129 'store' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %branch21, label %2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 130 'br' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4)> <Delay = 0.00>
ST_3 : Operation 131 [1/2] (1.15ns)   --->   "%train_images_5_load = load i64* %train_images_5_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 131 'load' 'train_images_5_load' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_3 : Operation 132 [1/1] (0.28ns)   --->   "%tmp_15_5 = xor i64 %train_images_5_load, %test_image_read" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77]   --->   Operation 132 'xor' 'tmp_15_5' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%local_temp_5_addr = getelementptr [225 x i64]* %local_temp_5, i64 0, i64 %newIndex5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77]   --->   Operation 133 'getelementptr' 'local_temp_5_addr' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (1.15ns)   --->   "store i64 %tmp_15_5, i64* %local_temp_5_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77]   --->   Operation 134 'store' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %branch14, label %2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 135 'br' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5)> <Delay = 0.00>
ST_3 : Operation 136 [1/2] (1.15ns)   --->   "%train_images_6_load = load i64* %train_images_6_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 136 'load' 'train_images_6_load' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5 & tmp_6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_3 : Operation 137 [1/1] (0.28ns)   --->   "%tmp_15_6 = xor i64 %train_images_6_load, %test_image_read" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77]   --->   Operation 137 'xor' 'tmp_15_6' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5 & tmp_6)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%local_temp_6_addr = getelementptr [225 x i64]* %local_temp_6, i64 0, i64 %newIndex5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77]   --->   Operation 138 'getelementptr' 'local_temp_6_addr' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5 & tmp_6)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (1.15ns)   --->   "store i64 %tmp_15_6, i64* %local_temp_6_addr, align 16" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77]   --->   Operation 139 'store' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5 & tmp_6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %branch7, label %2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 140 'br' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5 & tmp_6)> <Delay = 0.00>
ST_3 : Operation 141 [1/2] (1.15ns)   --->   "%train_images_7_load = load i64* %train_images_7_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 141 'load' 'train_images_7_load' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5 & tmp_6 & tmp_7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_3 : Operation 142 [1/1] (0.28ns)   --->   "%tmp_15_7 = xor i64 %train_images_7_load, %test_image_read" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77]   --->   Operation 142 'xor' 'tmp_15_7' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5 & tmp_6 & tmp_7)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%local_temp_7_addr = getelementptr [225 x i64]* %local_temp_7, i64 0, i64 %newIndex5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77]   --->   Operation 143 'getelementptr' 'local_temp_7_addr' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5 & tmp_6 & tmp_7)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (1.15ns)   --->   "store i64 %tmp_15_7, i64* %local_temp_7_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77]   --->   Operation 144 'store' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5 & tmp_6 & tmp_7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "br label %1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 145 'br' <Predicate = (!tmp_31 & tmp_1 & tmp_2 & tmp_3 & tmp_4 & tmp_5 & tmp_6 & tmp_7)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.60>
ST_4 : Operation 146 [1/1] (0.60ns)   --->   "br label %3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:85]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.60>

State 5 <SV = 4> <Delay = 1.15>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%i = phi i11 [ 0, %2 ], [ %i_3, %5 ]"   --->   Operation 147 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str19)"   --->   Operation 148 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1800, i64 0)"   --->   Operation 149 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.61ns)   --->   "%exitcond2 = icmp eq i11 %i, %local_num_elements_read" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:85]   --->   Operation 150 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.73ns)   --->   "%i_3 = add i11 %i, 1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:85]   --->   Operation 151 'add' 'i_3' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %4" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:85]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i11 %i to i3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:85]   --->   Operation 153 'trunc' 'tmp_32' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%newIndex6 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %i, i32 3, i32 10)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:85]   --->   Operation 154 'partselect' 'newIndex6' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%newIndex7 = zext i8 %newIndex6 to i64" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:85]   --->   Operation 155 'zext' 'newIndex7' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%dis_0_addr = getelementptr [225 x i64]* %dis_0, i64 0, i64 %newIndex7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87]   --->   Operation 156 'getelementptr' 'dis_0_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%dis_1_addr = getelementptr [225 x i64]* %dis_1, i64 0, i64 %newIndex7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87]   --->   Operation 157 'getelementptr' 'dis_1_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%dis_2_addr = getelementptr [225 x i64]* %dis_2, i64 0, i64 %newIndex7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87]   --->   Operation 158 'getelementptr' 'dis_2_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%dis_3_addr = getelementptr [225 x i64]* %dis_3, i64 0, i64 %newIndex7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87]   --->   Operation 159 'getelementptr' 'dis_3_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%dis_4_addr = getelementptr [225 x i64]* %dis_4, i64 0, i64 %newIndex7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87]   --->   Operation 160 'getelementptr' 'dis_4_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%dis_5_addr = getelementptr [225 x i64]* %dis_5, i64 0, i64 %newIndex7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87]   --->   Operation 161 'getelementptr' 'dis_5_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%dis_6_addr = getelementptr [225 x i64]* %dis_6, i64 0, i64 %newIndex7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87]   --->   Operation 162 'getelementptr' 'dis_6_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%dis_7_addr = getelementptr [225 x i64]* %dis_7, i64 0, i64 %newIndex7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87]   --->   Operation 163 'getelementptr' 'dis_7_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.63ns)   --->   "switch i3 %tmp_32, label %branch79 [
    i3 0, label %branch72
    i3 1, label %branch73
    i3 2, label %branch74
    i3 3, label %branch75
    i3 -4, label %branch76
    i3 -3, label %branch77
    i3 -2, label %branch78
  ]" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87]   --->   Operation 164 'switch' <Predicate = (!exitcond2)> <Delay = 0.63>
ST_5 : Operation 165 [1/1] (1.15ns)   --->   "store i64 0, i64* %dis_6_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87]   --->   Operation 165 'store' <Predicate = (!exitcond2 & tmp_32 == 6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "br label %5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87]   --->   Operation 166 'br' <Predicate = (!exitcond2 & tmp_32 == 6)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (1.15ns)   --->   "store i64 0, i64* %dis_5_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87]   --->   Operation 167 'store' <Predicate = (!exitcond2 & tmp_32 == 5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "br label %5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87]   --->   Operation 168 'br' <Predicate = (!exitcond2 & tmp_32 == 5)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (1.15ns)   --->   "store i64 0, i64* %dis_4_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87]   --->   Operation 169 'store' <Predicate = (!exitcond2 & tmp_32 == 4)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "br label %5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87]   --->   Operation 170 'br' <Predicate = (!exitcond2 & tmp_32 == 4)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (1.15ns)   --->   "store i64 0, i64* %dis_3_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87]   --->   Operation 171 'store' <Predicate = (!exitcond2 & tmp_32 == 3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "br label %5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87]   --->   Operation 172 'br' <Predicate = (!exitcond2 & tmp_32 == 3)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (1.15ns)   --->   "store i64 0, i64* %dis_2_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87]   --->   Operation 173 'store' <Predicate = (!exitcond2 & tmp_32 == 2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "br label %5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87]   --->   Operation 174 'br' <Predicate = (!exitcond2 & tmp_32 == 2)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (1.15ns)   --->   "store i64 0, i64* %dis_1_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87]   --->   Operation 175 'store' <Predicate = (!exitcond2 & tmp_32 == 1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "br label %5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87]   --->   Operation 176 'br' <Predicate = (!exitcond2 & tmp_32 == 1)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (1.15ns)   --->   "store i64 0, i64* %dis_0_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87]   --->   Operation 177 'store' <Predicate = (!exitcond2 & tmp_32 == 0)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "br label %5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87]   --->   Operation 178 'br' <Predicate = (!exitcond2 & tmp_32 == 0)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (1.15ns)   --->   "store i64 0, i64* %dis_7_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87]   --->   Operation 179 'store' <Predicate = (!exitcond2 & tmp_32 == 7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "br label %5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87]   --->   Operation 180 'br' <Predicate = (!exitcond2 & tmp_32 == 7)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "br label %3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:85]   --->   Operation 181 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.53>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%cast3 = zext i11 %local_num_elements_read to i17"   --->   Operation 182 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (2.53ns)   --->   "%bound = mul i17 %cast3, 49"   --->   Operation 183 'mul' 'bound' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 184 [1/1] (0.60ns)   --->   "br label %6" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:91]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.60>

State 7 <SV = 6> <Delay = 2.07>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i17 [ 0, %.preheader.preheader ], [ %indvar_flatten_next, %7 ]"   --->   Operation 185 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%i1 = phi i6 [ 0, %.preheader.preheader ], [ %tmp_8_cast_mid2_v, %7 ]" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 186 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%x2 = phi i11 [ 0, %.preheader.preheader ], [ %x2_1, %7 ]"   --->   Operation 187 'phi' 'x2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93]   --->   Operation 188 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.68ns)   --->   "%exitcond_flatten = icmp eq i17 %indvar_flatten, %bound"   --->   Operation 189 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (0.79ns)   --->   "%indvar_flatten_next = add i17 %indvar_flatten, 1"   --->   Operation 190 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %8, label %.preheader"   --->   Operation 191 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.61ns)   --->   "%exitcond = icmp ne i11 %x2, %local_num_elements_read" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 192 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (0.30ns)   --->   "%x2_mid2 = select i1 %exitcond, i11 %x2, i11 0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 193 'select' 'x2_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 194 [1/1] (0.70ns)   --->   "%i_s = add i6 1, %i1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:91]   --->   Operation 194 'add' 'i_s' <Predicate = (!exitcond_flatten)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.29ns)   --->   "%tmp_8_cast_mid2_v = select i1 %exitcond, i6 %i1, i6 %i_s" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 195 'select' 'tmp_8_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i11 %x2_mid2 to i3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 196 'trunc' 'tmp_33' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%newIndex8 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %x2_mid2, i32 3, i32 10)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 197 'partselect' 'newIndex8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%newIndex9 = zext i8 %newIndex8 to i64" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 198 'zext' 'newIndex9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%dis_0_addr_1 = getelementptr [225 x i64]* %dis_0, i64 0, i64 %newIndex9" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 199 'getelementptr' 'dis_0_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%dis_1_addr_1 = getelementptr [225 x i64]* %dis_1, i64 0, i64 %newIndex9" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 200 'getelementptr' 'dis_1_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%dis_2_addr_1 = getelementptr [225 x i64]* %dis_2, i64 0, i64 %newIndex9" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 201 'getelementptr' 'dis_2_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%dis_3_addr_1 = getelementptr [225 x i64]* %dis_3, i64 0, i64 %newIndex9" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 202 'getelementptr' 'dis_3_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%dis_4_addr_1 = getelementptr [225 x i64]* %dis_4, i64 0, i64 %newIndex9" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 203 'getelementptr' 'dis_4_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%dis_5_addr_1 = getelementptr [225 x i64]* %dis_5, i64 0, i64 %newIndex9" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 204 'getelementptr' 'dis_5_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%dis_6_addr_1 = getelementptr [225 x i64]* %dis_6, i64 0, i64 %newIndex9" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 205 'getelementptr' 'dis_6_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%dis_7_addr_1 = getelementptr [225 x i64]* %dis_7, i64 0, i64 %newIndex9" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 206 'getelementptr' 'dis_7_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 207 [2/2] (1.15ns)   --->   "%dis_0_load = load i64* %dis_0_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 207 'load' 'dis_0_load' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_7 : Operation 208 [2/2] (1.15ns)   --->   "%dis_1_load = load i64* %dis_1_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 208 'load' 'dis_1_load' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_7 : Operation 209 [2/2] (1.15ns)   --->   "%dis_2_load = load i64* %dis_2_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 209 'load' 'dis_2_load' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_7 : Operation 210 [2/2] (1.15ns)   --->   "%dis_3_load = load i64* %dis_3_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 210 'load' 'dis_3_load' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_7 : Operation 211 [2/2] (1.15ns)   --->   "%dis_4_load = load i64* %dis_4_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 211 'load' 'dis_4_load' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_7 : Operation 212 [2/2] (1.15ns)   --->   "%dis_5_load = load i64* %dis_5_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 212 'load' 'dis_5_load' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_7 : Operation 213 [2/2] (1.15ns)   --->   "%dis_6_load = load i64* %dis_6_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 213 'load' 'dis_6_load' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_7 : Operation 214 [2/2] (1.15ns)   --->   "%dis_7_load = load i64* %dis_7_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 214 'load' 'dis_7_load' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%local_temp_0_addr_1 = getelementptr [225 x i64]* %local_temp_0, i64 0, i64 %newIndex9" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 215 'getelementptr' 'local_temp_0_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 216 [2/2] (1.15ns)   --->   "%local_temp_0_load = load i64* %local_temp_0_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 216 'load' 'local_temp_0_load' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%local_temp_1_addr_1 = getelementptr [225 x i64]* %local_temp_1, i64 0, i64 %newIndex9" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 217 'getelementptr' 'local_temp_1_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 218 [2/2] (1.15ns)   --->   "%local_temp_1_load = load i64* %local_temp_1_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 218 'load' 'local_temp_1_load' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%local_temp_2_addr_1 = getelementptr [225 x i64]* %local_temp_2, i64 0, i64 %newIndex9" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 219 'getelementptr' 'local_temp_2_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 220 [2/2] (1.15ns)   --->   "%local_temp_2_load = load i64* %local_temp_2_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 220 'load' 'local_temp_2_load' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%local_temp_3_addr_1 = getelementptr [225 x i64]* %local_temp_3, i64 0, i64 %newIndex9" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 221 'getelementptr' 'local_temp_3_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 222 [2/2] (1.15ns)   --->   "%local_temp_3_load = load i64* %local_temp_3_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 222 'load' 'local_temp_3_load' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%local_temp_4_addr_1 = getelementptr [225 x i64]* %local_temp_4, i64 0, i64 %newIndex9" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 223 'getelementptr' 'local_temp_4_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 224 [2/2] (1.15ns)   --->   "%local_temp_4_load = load i64* %local_temp_4_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 224 'load' 'local_temp_4_load' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%local_temp_5_addr_1 = getelementptr [225 x i64]* %local_temp_5, i64 0, i64 %newIndex9" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 225 'getelementptr' 'local_temp_5_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 226 [2/2] (1.15ns)   --->   "%local_temp_5_load = load i64* %local_temp_5_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 226 'load' 'local_temp_5_load' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%local_temp_6_addr_1 = getelementptr [225 x i64]* %local_temp_6, i64 0, i64 %newIndex9" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 227 'getelementptr' 'local_temp_6_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 228 [2/2] (1.15ns)   --->   "%local_temp_6_load = load i64* %local_temp_6_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 228 'load' 'local_temp_6_load' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%local_temp_7_addr_1 = getelementptr [225 x i64]* %local_temp_7, i64 0, i64 %newIndex9" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 229 'getelementptr' 'local_temp_7_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 230 [2/2] (1.15ns)   --->   "%local_temp_7_load = load i64* %local_temp_7_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 230 'load' 'local_temp_7_load' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>

State 8 <SV = 7> <Delay = 2.72>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93]   --->   Operation 231 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @dis_L_str)"   --->   Operation 232 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93]   --->   Operation 233 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_8_cast_mid2 = zext i6 %tmp_8_cast_mid2_v to i49" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 234 'zext' 'tmp_8_cast_mid2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_9_mid2 = shl i49 1, %tmp_8_cast_mid2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 235 'shl' 'tmp_9_mid2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%arrayNo = zext i3 %tmp_33 to i32" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 236 'zext' 'arrayNo' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 237 [1/2] (1.15ns)   --->   "%dis_0_load = load i64* %dis_0_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 237 'load' 'dis_0_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_8 : Operation 238 [1/2] (1.15ns)   --->   "%dis_1_load = load i64* %dis_1_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 238 'load' 'dis_1_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_8 : Operation 239 [1/2] (1.15ns)   --->   "%dis_2_load = load i64* %dis_2_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 239 'load' 'dis_2_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_8 : Operation 240 [1/2] (1.15ns)   --->   "%dis_3_load = load i64* %dis_3_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 240 'load' 'dis_3_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_8 : Operation 241 [1/2] (1.15ns)   --->   "%dis_4_load = load i64* %dis_4_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 241 'load' 'dis_4_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_8 : Operation 242 [1/2] (1.15ns)   --->   "%dis_5_load = load i64* %dis_5_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 242 'load' 'dis_5_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_8 : Operation 243 [1/2] (1.15ns)   --->   "%dis_6_load = load i64* %dis_6_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 243 'load' 'dis_6_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_8 : Operation 244 [1/2] (1.15ns)   --->   "%dis_7_load = load i64* %dis_7_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 244 'load' 'dis_7_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_8 : Operation 245 [1/1] (0.41ns)   --->   "%tmp_s = call i64 @_ssdm_op_Mux.ap_auto.8i64.i32(i64 %dis_0_load, i64 %dis_1_load, i64 %dis_2_load, i64 %dis_3_load, i64 %dis_4_load, i64 %dis_5_load, i64 %dis_6_load, i64 %dis_7_load, i32 %arrayNo)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 245 'mux' 'tmp_s' <Predicate = true> <Delay = 0.41> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 246 [1/2] (1.15ns)   --->   "%local_temp_0_load = load i64* %local_temp_0_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 246 'load' 'local_temp_0_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_8 : Operation 247 [1/2] (1.15ns)   --->   "%local_temp_1_load = load i64* %local_temp_1_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 247 'load' 'local_temp_1_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_8 : Operation 248 [1/2] (1.15ns)   --->   "%local_temp_2_load = load i64* %local_temp_2_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 248 'load' 'local_temp_2_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_8 : Operation 249 [1/2] (1.15ns)   --->   "%local_temp_3_load = load i64* %local_temp_3_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 249 'load' 'local_temp_3_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_8 : Operation 250 [1/2] (1.15ns)   --->   "%local_temp_4_load = load i64* %local_temp_4_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 250 'load' 'local_temp_4_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_8 : Operation 251 [1/2] (1.15ns)   --->   "%local_temp_5_load = load i64* %local_temp_5_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 251 'load' 'local_temp_5_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_8 : Operation 252 [1/2] (1.15ns)   --->   "%local_temp_6_load = load i64* %local_temp_6_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 252 'load' 'local_temp_6_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_8 : Operation 253 [1/2] (1.15ns)   --->   "%local_temp_7_load = load i64* %local_temp_7_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 253 'load' 'local_temp_7_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_8 : Operation 254 [1/1] (0.41ns)   --->   "%tmp_26 = call i64 @_ssdm_op_Mux.ap_auto.8i64.i32(i64 %local_temp_0_load, i64 %local_temp_1_load, i64 %local_temp_2_load, i64 %local_temp_3_load, i64 %local_temp_4_load, i64 %local_temp_5_load, i64 %local_temp_6_load, i64 %local_temp_7_load, i32 %arrayNo)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 254 'mux' 'tmp_26' <Predicate = true> <Delay = 0.41> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_34 = trunc i64 %tmp_26 to i49" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 255 'trunc' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_11 = and i49 %tmp_34, %tmp_9_mid2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 256 'and' 'tmp_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_12 = lshr i49 %tmp_11, %tmp_8_cast_mid2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 257 'lshr' 'tmp_12' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_12_cast = zext i49 %tmp_12 to i64" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 258 'zext' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (1.14ns) (out node of the LUT)   --->   "%tmp_13 = add i64 %tmp_12_cast, %tmp_s" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 259 'add' 'tmp_13' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 260 [1/1] (0.63ns)   --->   "switch i3 %tmp_33, label %branch71 [
    i3 0, label %branch64
    i3 1, label %branch65
    i3 2, label %branch66
    i3 3, label %branch67
    i3 -4, label %branch68
    i3 -3, label %branch69
    i3 -2, label %branch70
  ]" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 260 'switch' <Predicate = true> <Delay = 0.63>

State 9 <SV = 8> <Delay = 1.15>
ST_9 : Operation 261 [1/1] (1.15ns)   --->   "store i64 %tmp_13, i64* %dis_6_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 261 'store' <Predicate = (!exitcond_flatten & tmp_33 == 6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_9 : Operation 262 [1/1] (0.00ns)   --->   "br label %7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 262 'br' <Predicate = (!exitcond_flatten & tmp_33 == 6)> <Delay = 0.00>
ST_9 : Operation 263 [1/1] (1.15ns)   --->   "store i64 %tmp_13, i64* %dis_5_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 263 'store' <Predicate = (!exitcond_flatten & tmp_33 == 5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "br label %7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 264 'br' <Predicate = (!exitcond_flatten & tmp_33 == 5)> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (1.15ns)   --->   "store i64 %tmp_13, i64* %dis_4_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 265 'store' <Predicate = (!exitcond_flatten & tmp_33 == 4)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "br label %7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 266 'br' <Predicate = (!exitcond_flatten & tmp_33 == 4)> <Delay = 0.00>
ST_9 : Operation 267 [1/1] (1.15ns)   --->   "store i64 %tmp_13, i64* %dis_3_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 267 'store' <Predicate = (!exitcond_flatten & tmp_33 == 3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "br label %7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 268 'br' <Predicate = (!exitcond_flatten & tmp_33 == 3)> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (1.15ns)   --->   "store i64 %tmp_13, i64* %dis_2_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 269 'store' <Predicate = (!exitcond_flatten & tmp_33 == 2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "br label %7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 270 'br' <Predicate = (!exitcond_flatten & tmp_33 == 2)> <Delay = 0.00>
ST_9 : Operation 271 [1/1] (1.15ns)   --->   "store i64 %tmp_13, i64* %dis_1_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 271 'store' <Predicate = (!exitcond_flatten & tmp_33 == 1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_9 : Operation 272 [1/1] (0.00ns)   --->   "br label %7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 272 'br' <Predicate = (!exitcond_flatten & tmp_33 == 1)> <Delay = 0.00>
ST_9 : Operation 273 [1/1] (1.15ns)   --->   "store i64 %tmp_13, i64* %dis_0_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 273 'store' <Predicate = (!exitcond_flatten & tmp_33 == 0)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "br label %7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 274 'br' <Predicate = (!exitcond_flatten & tmp_33 == 0)> <Delay = 0.00>
ST_9 : Operation 275 [1/1] (1.15ns)   --->   "store i64 %tmp_13, i64* %dis_7_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 275 'store' <Predicate = (!exitcond_flatten & tmp_33 == 7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_9 : Operation 276 [1/1] (0.00ns)   --->   "br label %7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97]   --->   Operation 276 'br' <Predicate = (!exitcond_flatten & tmp_33 == 7)> <Delay = 0.00>
ST_9 : Operation 277 [1/1] (0.73ns)   --->   "%x2_1 = add i11 %x2_mid2, 1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 277 'add' 'x2_1' <Predicate = (!exitcond_flatten)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "br label %6" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94]   --->   Operation 278 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 0.60>
ST_10 : Operation 279 [2/2] (0.60ns)   --->   "%update_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @update([225 x i64]* %dis_0, [225 x i64]* %dis_1, [225 x i64]* %dis_2, [225 x i64]* %dis_3, [225 x i64]* %dis_4, [225 x i64]* %dis_5, [225 x i64]* %dis_6, [225 x i64]* %dis_7, i8 %knn_mat_0_0_read_2, i8 %knn_mat_0_1_read_2, i8 %knn_mat_0_2_read_2, i8 %knn_mat_0_3_read11, i8 %knn_mat_1_0_read_2, i8 %knn_mat_1_1_read_2, i8 %knn_mat_1_2_read_2, i8 %knn_mat_1_3_read_2, i8 %knn_mat_2_0_read_2, i8 %knn_mat_2_1_read_2, i8 %knn_mat_2_2_read_2, i8 %knn_mat_2_3_read_2, i8 %knn_mat_3_0_read_2, i8 %knn_mat_3_1_read21, i8 %knn_mat_3_2_read_2, i8 %knn_mat_3_3_read_2, i8 %knn_mat_4_0_read_2, i8 %knn_mat_4_1_read_2, i8 %knn_mat_4_2_read_2, i8 %knn_mat_4_3_read_2, i8 %knn_mat_5_0_read_2, i8 %knn_mat_5_1_read_2, i8 %knn_mat_5_2_read_2, i8 %knn_mat_5_3_read31, i8 %knn_mat_6_0_read_2, i8 %knn_mat_6_1_read_2, i8 %knn_mat_6_2_read_2, i8 %knn_mat_7_0_read_2, i8 %knn_mat_7_1_read_2, i8 %knn_mat_7_2_read_2)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:102]   --->   Operation 279 'call' 'update_ret' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 280 [1/2] (0.00ns)   --->   "%update_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @update([225 x i64]* %dis_0, [225 x i64]* %dis_1, [225 x i64]* %dis_2, [225 x i64]* %dis_3, [225 x i64]* %dis_4, [225 x i64]* %dis_5, [225 x i64]* %dis_6, [225 x i64]* %dis_7, i8 %knn_mat_0_0_read_2, i8 %knn_mat_0_1_read_2, i8 %knn_mat_0_2_read_2, i8 %knn_mat_0_3_read11, i8 %knn_mat_1_0_read_2, i8 %knn_mat_1_1_read_2, i8 %knn_mat_1_2_read_2, i8 %knn_mat_1_3_read_2, i8 %knn_mat_2_0_read_2, i8 %knn_mat_2_1_read_2, i8 %knn_mat_2_2_read_2, i8 %knn_mat_2_3_read_2, i8 %knn_mat_3_0_read_2, i8 %knn_mat_3_1_read21, i8 %knn_mat_3_2_read_2, i8 %knn_mat_3_3_read_2, i8 %knn_mat_4_0_read_2, i8 %knn_mat_4_1_read_2, i8 %knn_mat_4_2_read_2, i8 %knn_mat_4_3_read_2, i8 %knn_mat_5_0_read_2, i8 %knn_mat_5_1_read_2, i8 %knn_mat_5_2_read_2, i8 %knn_mat_5_3_read31, i8 %knn_mat_6_0_read_2, i8 %knn_mat_6_1_read_2, i8 %knn_mat_6_2_read_2, i8 %knn_mat_7_0_read_2, i8 %knn_mat_7_1_read_2, i8 %knn_mat_7_2_read_2)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:102]   --->   Operation 280 'call' 'update_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "ret { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %update_ret" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:104]   --->   Operation 281 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.735ns
The critical path consists of the following:
	wire read on port 'local_num_elements' [41]  (0 ns)
	'add' operation ('tmp') [91]  (0.735 ns)

 <State 2>: 1.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_31', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73) [100]  (0.859 ns)
	blocking operation 0.602 ns on control path)

 <State 3>: 2.6ns
The critical path consists of the following:
	'load' operation ('train_images_0_load', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73) on array 'train_images_0' [107]  (1.16 ns)
	'xor' operation ('tmp_15', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77) [108]  (0.289 ns)
	'store' operation (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77) of variable 'tmp_15', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:77 on array 'local_temp[0]', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:70 [110]  (1.16 ns)

 <State 4>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:85) [179]  (0.603 ns)

 <State 5>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:85) [179]  (0 ns)
	'getelementptr' operation ('dis_4_addr', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87) [193]  (0 ns)
	'store' operation (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:87) of constant 0 on array 'dis[4]', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:82 [205]  (1.16 ns)

 <State 6>: 2.53ns
The critical path consists of the following:
	'mul' operation ('bound') [226]  (2.53 ns)

 <State 7>: 2.08ns
The critical path consists of the following:
	'phi' operation ('x2') with incoming values : ('x2', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94) [231]  (0 ns)
	'icmp' operation ('exitcond', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94) [239]  (0.617 ns)
	'select' operation ('x2_mid2', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94) [240]  (0.301 ns)
	'getelementptr' operation ('local_temp_3_addr_1', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94) [273]  (0 ns)
	'load' operation ('local_temp_3_load', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94) on array 'local_temp[3]', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:70 [274]  (1.16 ns)

 <State 8>: 2.72ns
The critical path consists of the following:
	'load' operation ('dis_0_load', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97) on array 'dis[0]', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:82 [258]  (1.16 ns)
	'mux' operation ('tmp_s', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97) [266]  (0.416 ns)
	'add' operation ('tmp_13', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97) [288]  (1.15 ns)

 <State 9>: 1.16ns
The critical path consists of the following:
	'store' operation (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97) of variable 'tmp_13', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97 on array 'dis[6]', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:82 [291]  (1.16 ns)

 <State 10>: 0.603ns
The critical path consists of the following:
	'call' operation ('update_ret', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:102) to 'update' [318]  (0.603 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
