$date
	Wed Jan 21 22:46:51 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_axi_master $end
$var wire 1 ! wvalid $end
$var wire 4 " wstrb [3:0] $end
$var wire 32 # wdata [31:0] $end
$var wire 1 $ txn_error $end
$var wire 1 % txn_done $end
$var wire 1 & rready $end
$var wire 1 ' bready $end
$var wire 1 ( awvalid $end
$var wire 4 ) awaddr [3:0] $end
$var wire 1 * arvalid $end
$var wire 4 + araddr [3:0] $end
$var reg 1 , INT_AXI_TXN $end
$var reg 1 - aclk $end
$var reg 1 . aresetn $end
$var reg 1 / arready $end
$var reg 1 0 awready $end
$var reg 2 1 bresp [1:0] $end
$var reg 1 2 bvalid $end
$var reg 32 3 rdata [31:0] $end
$var reg 2 4 rresp [1:0] $end
$var reg 1 5 rvalid $end
$var reg 4 6 tgt_addr [3:0] $end
$var reg 32 7 tgt_data [31:0] $end
$var reg 1 8 wready $end
$scope module uut $end
$var wire 1 , INT_AXI_TXN $end
$var wire 1 - aclk $end
$var wire 1 . aresetn $end
$var wire 1 / arready $end
$var wire 1 0 awready $end
$var wire 2 9 bresp [1:0] $end
$var wire 1 2 bvalid $end
$var wire 32 : rdata [31:0] $end
$var wire 2 ; rresp [1:0] $end
$var wire 1 5 rvalid $end
$var wire 4 < tgt_addr [3:0] $end
$var wire 32 = tgt_data [31:0] $end
$var wire 1 8 wready $end
$var parameter 2 > IDLE $end
$var parameter 2 ? SEND_ADDR $end
$var parameter 2 @ SEND_DATA $end
$var parameter 2 A WAIT_RESP $end
$var reg 4 B araddr [3:0] $end
$var reg 1 * arvalid $end
$var reg 4 C awaddr [3:0] $end
$var reg 1 ( awvalid $end
$var reg 1 ' bready $end
$var reg 2 D current_state [1:0] $end
$var reg 2 E next_state [1:0] $end
$var reg 1 & rready $end
$var reg 1 % txn_done $end
$var reg 1 $ txn_error $end
$var reg 32 F wdata [31:0] $end
$var reg 4 G wstrb [3:0] $end
$var reg 1 ! wvalid $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 A
b10 @
b1 ?
b0 >
$end
#0
$dumpvars
bx G
b0 F
b0 E
b0 D
b0 C
bx B
bx =
bx <
bx ;
bx :
b0 9
08
bx 7
bx 6
x5
bx 4
bx 3
02
b0 1
00
x/
0.
0-
0,
bx +
x*
b0 )
0(
0'
x&
0%
0$
b0 #
bx "
0!
$end
#5000
1-
#10000
0-
#15000
1-
#20000
0-
1.
#25000
b1111 "
b1111 G
1-
#30000
0-
#35000
1-
#40000
b1 E
0-
1,
b11111111111111111111111111111111 7
b11111111111111111111111111111111 =
b101 6
b101 <
#45000
1(
b11111111111111111111111111111111 #
b11111111111111111111111111111111 F
b101 )
b101 C
b1 D
1-
#50000
0-
0,
#55000
b10 E
10
1-
#60000
0-
#65000
1!
0(
b10 D
00
1-
#70000
0-
#75000
b11 E
18
1-
#80000
0-
#85000
b0 E
1'
0!
b11 D
12
08
1-
#90000
0-
#95000
b0 D
1%
0'
02
1-
#100000
0-
#105000
0%
1-
#110000
0-
#115000
1-
#120000
0-
#125000
1-
#130000
0-
#135000
1-
#140000
0-
#145000
1-
#150000
0-
