

================================================================
== Vitis HLS Report for 'forwardPropagation_64_8_s'
================================================================
* Date:           Sat Apr 12 12:18:30 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.438 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1060|     1060|  10.600 us|  10.600 us|  1060|  1060|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%C_0 = alloca i64 1" [../layer.h:64->../layer.h:141]   --->   Operation 16 'alloca' 'C_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%net_0 = alloca i64 1" [../layer.h:143]   --->   Operation 17 'alloca' 'net_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_0 = alloca i64 1" [../activations.h:20->../layer.h:157]   --->   Operation 18 'alloca' 'output_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i25 %C_0, i64 0, i64 0"   --->   Operation 19 'getelementptr' 'C_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%C_0_addr_1 = getelementptr i25 %C_0, i64 0, i64 1"   --->   Operation 20 'getelementptr' 'C_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %C_0_addr"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %C_0_addr_1"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%net_0_addr = getelementptr i25 %net_0, i64 0, i64 0"   --->   Operation 23 'getelementptr' 'net_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%net_0_addr_1 = getelementptr i25 %net_0, i64 0, i64 1"   --->   Operation 24 'getelementptr' 'net_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %net_0_addr"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %net_0_addr_1"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%C_0_addr_2 = getelementptr i25 %C_0, i64 0, i64 2"   --->   Operation 27 'getelementptr' 'C_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%C_0_addr_3 = getelementptr i25 %C_0, i64 0, i64 3"   --->   Operation 28 'getelementptr' 'C_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %C_0_addr_2"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 30 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %C_0_addr_3"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%net_0_addr_2 = getelementptr i25 %net_0, i64 0, i64 2"   --->   Operation 31 'getelementptr' 'net_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%net_0_addr_3 = getelementptr i25 %net_0, i64 0, i64 3"   --->   Operation 32 'getelementptr' 'net_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %net_0_addr_2"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 34 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %net_0_addr_3"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%C_0_addr_4 = getelementptr i25 %C_0, i64 0, i64 4"   --->   Operation 35 'getelementptr' 'C_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%C_0_addr_5 = getelementptr i25 %C_0, i64 0, i64 5"   --->   Operation 36 'getelementptr' 'C_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %C_0_addr_4"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 38 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %C_0_addr_5"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%net_0_addr_4 = getelementptr i25 %net_0, i64 0, i64 4"   --->   Operation 39 'getelementptr' 'net_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%net_0_addr_5 = getelementptr i25 %net_0, i64 0, i64 5"   --->   Operation 40 'getelementptr' 'net_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %net_0_addr_4"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 42 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %net_0_addr_5"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%C_0_addr_6 = getelementptr i25 %C_0, i64 0, i64 6"   --->   Operation 43 'getelementptr' 'C_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%C_0_addr_7 = getelementptr i25 %C_0, i64 0, i64 7"   --->   Operation 44 'getelementptr' 'C_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %C_0_addr_6"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 46 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %C_0_addr_7"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%net_0_addr_6 = getelementptr i25 %net_0, i64 0, i64 6"   --->   Operation 47 'getelementptr' 'net_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%net_0_addr_7 = getelementptr i25 %net_0, i64 0, i64 7"   --->   Operation 48 'getelementptr' 'net_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %net_0_addr_6"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 50 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %net_0_addr_7"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 0.79>
ST_5 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln0 = call void @forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3, i25 %weights_0, i25 %weights_1, i25 %weights_2, i25 %weights_3, i25 %weights_4, i25 %weights_5, i25 %weights_6, i25 %weights_7, i25 %weights_8, i25 %weights_9, i25 %weights_10, i25 %weights_11, i25 %weights_12, i25 %weights_13, i25 %weights_14, i25 %weights_15, i25 %weights_16, i25 %weights_17, i25 %weights_18, i25 %weights_19, i25 %weights_20, i25 %weights_21, i25 %weights_22, i25 %weights_23, i25 %weights_24, i25 %weights_25, i25 %weights_26, i25 %weights_27, i25 %weights_28, i25 %weights_29, i25 %weights_30, i25 %weights_31, i25 %weights_32, i25 %weights_33, i25 %weights_34, i25 %weights_35, i25 %weights_36, i25 %weights_37, i25 %weights_38, i25 %weights_39, i25 %weights_40, i25 %weights_41, i25 %weights_42, i25 %weights_43, i25 %weights_44, i25 %weights_45, i25 %weights_46, i25 %weights_47, i25 %weights_48, i25 %weights_49, i25 %weights_50, i25 %weights_51, i25 %weights_52, i25 %weights_53, i25 %weights_54, i25 %weights_55, i25 %weights_56, i25 %weights_57, i25 %weights_58, i25 %weights_59, i25 %weights_60, i25 %weights_61, i25 %weights_62, i25 %weights_63, i22 %input_0, i25 %C_0"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i24 %output_0, i64 0, i64 0"   --->   Operation 52 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%output_0_addr_1 = getelementptr i24 %output_0, i64 0, i64 1"   --->   Operation 53 'getelementptr' 'output_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.79ns)   --->   "%store_ln0 = store i24 0, i3 %output_0_addr"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_5 : Operation 55 [1/1] (0.79ns)   --->   "%store_ln0 = store i24 0, i3 %output_0_addr_1"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 1.91>
ST_6 : Operation 56 [1/2] (1.91ns)   --->   "%call_ln0 = call void @forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3, i25 %weights_0, i25 %weights_1, i25 %weights_2, i25 %weights_3, i25 %weights_4, i25 %weights_5, i25 %weights_6, i25 %weights_7, i25 %weights_8, i25 %weights_9, i25 %weights_10, i25 %weights_11, i25 %weights_12, i25 %weights_13, i25 %weights_14, i25 %weights_15, i25 %weights_16, i25 %weights_17, i25 %weights_18, i25 %weights_19, i25 %weights_20, i25 %weights_21, i25 %weights_22, i25 %weights_23, i25 %weights_24, i25 %weights_25, i25 %weights_26, i25 %weights_27, i25 %weights_28, i25 %weights_29, i25 %weights_30, i25 %weights_31, i25 %weights_32, i25 %weights_33, i25 %weights_34, i25 %weights_35, i25 %weights_36, i25 %weights_37, i25 %weights_38, i25 %weights_39, i25 %weights_40, i25 %weights_41, i25 %weights_42, i25 %weights_43, i25 %weights_44, i25 %weights_45, i25 %weights_46, i25 %weights_47, i25 %weights_48, i25 %weights_49, i25 %weights_50, i25 %weights_51, i25 %weights_52, i25 %weights_53, i25 %weights_54, i25 %weights_55, i25 %weights_56, i25 %weights_57, i25 %weights_58, i25 %weights_59, i25 %weights_60, i25 %weights_61, i25 %weights_62, i25 %weights_63, i22 %input_0, i25 %C_0"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%output_0_addr_2 = getelementptr i24 %output_0, i64 0, i64 2"   --->   Operation 57 'getelementptr' 'output_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%output_0_addr_3 = getelementptr i24 %output_0, i64 0, i64 3"   --->   Operation 58 'getelementptr' 'output_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.79ns)   --->   "%store_ln0 = store i24 0, i3 %output_0_addr_2"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_6 : Operation 60 [1/1] (0.79ns)   --->   "%store_ln0 = store i24 0, i3 %output_0_addr_3"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 0.79>
ST_7 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln0 = call void @forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1, i25 %biases, i25 %C_0, i25 %net_0"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%output_0_addr_4 = getelementptr i24 %output_0, i64 0, i64 4"   --->   Operation 62 'getelementptr' 'output_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%output_0_addr_5 = getelementptr i24 %output_0, i64 0, i64 5"   --->   Operation 63 'getelementptr' 'output_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.79ns)   --->   "%store_ln0 = store i24 0, i3 %output_0_addr_4"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_7 : Operation 65 [1/1] (0.79ns)   --->   "%store_ln0 = store i24 0, i3 %output_0_addr_5"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 1.84>
ST_8 : Operation 66 [1/2] (1.84ns)   --->   "%call_ln0 = call void @forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1, i25 %biases, i25 %C_0, i25 %net_0"   --->   Operation 66 'call' 'call_ln0' <Predicate = true> <Delay = 1.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%output_0_addr_6 = getelementptr i24 %output_0, i64 0, i64 6"   --->   Operation 67 'getelementptr' 'output_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%output_0_addr_7 = getelementptr i24 %output_0, i64 0, i64 7"   --->   Operation 68 'getelementptr' 'output_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.79ns)   --->   "%store_ln0 = store i24 0, i3 %output_0_addr_6"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_8 : Operation 70 [1/1] (0.79ns)   --->   "%store_ln0 = store i24 0, i3 %output_0_addr_7"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 71 [2/2] (0.00ns)   --->   "%call_ln0 = call void @forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1, i25 %net_0, i24 %output_0"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.84>
ST_10 : Operation 72 [1/2] (1.84ns)   --->   "%call_ln0 = call void @forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1, i25 %net_0, i24 %output_0"   --->   Operation 72 'call' 'call_ln0' <Predicate = true> <Delay = 1.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.79>
ST_11 : Operation 73 [2/2] (0.79ns)   --->   "%output_0_load = load i3 %output_0_addr" [../layer.h:157]   --->   Operation 73 'load' 'output_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_11 : Operation 74 [2/2] (0.79ns)   --->   "%output_0_load_1 = load i3 %output_0_addr_1" [../layer.h:157]   --->   Operation 74 'load' 'output_0_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>

State 12 <SV = 11> <Delay = 1.58>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%agg_result_0_addr = getelementptr i24 %agg_result_0, i64 0, i64 0"   --->   Operation 75 'getelementptr' 'agg_result_0_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%agg_result_0_addr_14 = getelementptr i24 %agg_result_0, i64 0, i64 1"   --->   Operation 76 'getelementptr' 'agg_result_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/2] (0.79ns)   --->   "%output_0_load = load i3 %output_0_addr" [../layer.h:157]   --->   Operation 77 'load' 'output_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_12 : Operation 78 [1/2] (0.79ns)   --->   "%output_0_load_1 = load i3 %output_0_addr_1" [../layer.h:157]   --->   Operation 78 'load' 'output_0_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_12 : Operation 79 [2/2] (0.79ns)   --->   "%output_0_load_2 = load i3 %output_0_addr_2" [../layer.h:157]   --->   Operation 79 'load' 'output_0_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_12 : Operation 80 [2/2] (0.79ns)   --->   "%output_0_load_3 = load i3 %output_0_addr_3" [../layer.h:157]   --->   Operation 80 'load' 'output_0_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_12 : Operation 81 [1/1] (0.79ns)   --->   "%store_ln157 = store i24 %output_0_load, i3 %agg_result_0_addr" [../layer.h:157]   --->   Operation 81 'store' 'store_ln157' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_12 : Operation 82 [1/1] (0.79ns)   --->   "%store_ln157 = store i24 %output_0_load_1, i3 %agg_result_0_addr_14" [../layer.h:157]   --->   Operation 82 'store' 'store_ln157' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>

State 13 <SV = 12> <Delay = 1.58>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%agg_result_0_addr_12 = getelementptr i24 %agg_result_0, i64 0, i64 2"   --->   Operation 83 'getelementptr' 'agg_result_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%agg_result_0_addr_15 = getelementptr i24 %agg_result_0, i64 0, i64 3"   --->   Operation 84 'getelementptr' 'agg_result_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/2] (0.79ns)   --->   "%output_0_load_2 = load i3 %output_0_addr_2" [../layer.h:157]   --->   Operation 85 'load' 'output_0_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_13 : Operation 86 [1/2] (0.79ns)   --->   "%output_0_load_3 = load i3 %output_0_addr_3" [../layer.h:157]   --->   Operation 86 'load' 'output_0_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_13 : Operation 87 [2/2] (0.79ns)   --->   "%output_0_load_4 = load i3 %output_0_addr_4" [../layer.h:157]   --->   Operation 87 'load' 'output_0_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_13 : Operation 88 [2/2] (0.79ns)   --->   "%output_0_load_5 = load i3 %output_0_addr_5" [../layer.h:157]   --->   Operation 88 'load' 'output_0_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_13 : Operation 89 [1/1] (0.79ns)   --->   "%store_ln157 = store i24 %output_0_load_2, i3 %agg_result_0_addr_12" [../layer.h:157]   --->   Operation 89 'store' 'store_ln157' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_13 : Operation 90 [1/1] (0.79ns)   --->   "%store_ln157 = store i24 %output_0_load_3, i3 %agg_result_0_addr_15" [../layer.h:157]   --->   Operation 90 'store' 'store_ln157' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>

State 14 <SV = 13> <Delay = 1.58>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%agg_result_0_addr_11 = getelementptr i24 %agg_result_0, i64 0, i64 4"   --->   Operation 91 'getelementptr' 'agg_result_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%agg_result_0_addr_16 = getelementptr i24 %agg_result_0, i64 0, i64 5"   --->   Operation 92 'getelementptr' 'agg_result_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/2] (0.79ns)   --->   "%output_0_load_4 = load i3 %output_0_addr_4" [../layer.h:157]   --->   Operation 93 'load' 'output_0_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_14 : Operation 94 [1/2] (0.79ns)   --->   "%output_0_load_5 = load i3 %output_0_addr_5" [../layer.h:157]   --->   Operation 94 'load' 'output_0_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_14 : Operation 95 [2/2] (0.79ns)   --->   "%output_0_load_6 = load i3 %output_0_addr_6" [../layer.h:157]   --->   Operation 95 'load' 'output_0_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_14 : Operation 96 [2/2] (0.79ns)   --->   "%output_0_load_7 = load i3 %output_0_addr_7" [../layer.h:157]   --->   Operation 96 'load' 'output_0_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_14 : Operation 97 [1/1] (0.79ns)   --->   "%store_ln157 = store i24 %output_0_load_4, i3 %agg_result_0_addr_11" [../layer.h:157]   --->   Operation 97 'store' 'store_ln157' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_14 : Operation 98 [1/1] (0.79ns)   --->   "%store_ln157 = store i24 %output_0_load_5, i3 %agg_result_0_addr_16" [../layer.h:157]   --->   Operation 98 'store' 'store_ln157' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>

State 15 <SV = 14> <Delay = 1.58>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%agg_result_0_addr_13 = getelementptr i24 %agg_result_0, i64 0, i64 6"   --->   Operation 99 'getelementptr' 'agg_result_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%agg_result_0_addr_17 = getelementptr i24 %agg_result_0, i64 0, i64 7"   --->   Operation 100 'getelementptr' 'agg_result_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 101 [1/2] (0.79ns)   --->   "%output_0_load_6 = load i3 %output_0_addr_6" [../layer.h:157]   --->   Operation 101 'load' 'output_0_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_15 : Operation 102 [1/2] (0.79ns)   --->   "%output_0_load_7 = load i3 %output_0_addr_7" [../layer.h:157]   --->   Operation 102 'load' 'output_0_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_15 : Operation 103 [1/1] (0.79ns)   --->   "%store_ln157 = store i24 %output_0_load_6, i3 %agg_result_0_addr_13" [../layer.h:157]   --->   Operation 103 'store' 'store_ln157' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_15 : Operation 104 [1/1] (0.79ns)   --->   "%store_ln157 = store i24 %output_0_load_7, i3 %agg_result_0_addr_17" [../layer.h:157]   --->   Operation 104 'store' 'store_ln157' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln170 = ret" [../layer.h:170]   --->   Operation 105 'ret' 'ret_ln170' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 0.790ns
The critical path consists of the following:
	'alloca' operation 25 bit ('C[0]', ../layer.h:64->../layer.h:141) [68]  (0.000 ns)
	'getelementptr' operation 3 bit ('C_0_addr') [71]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:64->../layer.h:141 [79]  (0.790 ns)

 <State 2>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('C_0_addr_2') [73]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:64->../layer.h:141 [81]  (0.790 ns)

 <State 3>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('C_0_addr_4') [75]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:64->../layer.h:141 [83]  (0.790 ns)

 <State 4>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('C_0_addr_6') [77]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:64->../layer.h:141 [85]  (0.790 ns)

 <State 5>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('output_0_addr') [105]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'output[0]', ../activations.h:20->../layer.h:157 [113]  (0.790 ns)

 <State 6>: 1.912ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' [87]  (1.912 ns)

 <State 7>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('output_0_addr_4') [109]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'output[0]', ../activations.h:20->../layer.h:157 [117]  (0.790 ns)

 <State 8>: 1.846ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1' [104]  (1.846 ns)

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 1.846ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1' [121]  (1.846 ns)

 <State 11>: 0.790ns
The critical path consists of the following:
	'load' operation 24 bit ('output_0_load', ../layer.h:157) on array 'output[0]', ../activations.h:20->../layer.h:157 [130]  (0.790 ns)

 <State 12>: 1.580ns
The critical path consists of the following:
	'load' operation 24 bit ('output_0_load', ../layer.h:157) on array 'output[0]', ../activations.h:20->../layer.h:157 [130]  (0.790 ns)
	'store' operation 0 bit ('store_ln157', ../layer.h:157) of variable 'output_0_load', ../layer.h:157 on array 'agg_result_0' [138]  (0.790 ns)

 <State 13>: 1.580ns
The critical path consists of the following:
	'load' operation 24 bit ('output_0_load_2', ../layer.h:157) on array 'output[0]', ../activations.h:20->../layer.h:157 [132]  (0.790 ns)
	'store' operation 0 bit ('store_ln157', ../layer.h:157) of variable 'output_0_load_2', ../layer.h:157 on array 'agg_result_0' [140]  (0.790 ns)

 <State 14>: 1.580ns
The critical path consists of the following:
	'load' operation 24 bit ('output_0_load_4', ../layer.h:157) on array 'output[0]', ../activations.h:20->../layer.h:157 [134]  (0.790 ns)
	'store' operation 0 bit ('store_ln157', ../layer.h:157) of variable 'output_0_load_4', ../layer.h:157 on array 'agg_result_0' [142]  (0.790 ns)

 <State 15>: 1.580ns
The critical path consists of the following:
	'load' operation 24 bit ('output_0_load_6', ../layer.h:157) on array 'output[0]', ../activations.h:20->../layer.h:157 [136]  (0.790 ns)
	'store' operation 0 bit ('store_ln157', ../layer.h:157) of variable 'output_0_load_6', ../layer.h:157 on array 'agg_result_0' [144]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
