#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sat Nov 19 09:27:54 2022
# Process ID: 1556
# Current directory: C:/Users/BerkehanPC/Desktop/usb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15972 C:\Users\BerkehanPC\Desktop\usb\7SEG.xpr
# Log file: C:/Users/BerkehanPC/Desktop/usb/vivado.log
# Journal file: C:/Users/BerkehanPC/Desktop/usb\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/BerkehanPC/Desktop/usb/7SEG.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/TranTran.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/anode.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/switchTran.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/divider.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/segSeven.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/constrs_1/new/const.xdc'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/BerkehanPC/Desktop/usb/7SEG.cache/ip'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/BerkehanPC/Desktop/usb/7seg.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.3/data/ip'.
file mkdir C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new
close [ open C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/asd.vhd w ]
add_files C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/asd.vhd
remove_files  -fileset constrs_1 C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/constrs_1/new/const.xdc
file delete -force C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/constrs_1/new/const.xdc
file mkdir C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/constrs_1
file mkdir C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/constrs_1/new
close [ open C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/constrs_1/new/const.xdc w ]
add_files -fileset constrs_1 C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/constrs_1/new/const.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files  C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/asd.vhd
file delete -force C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/asd.vhd
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/anode.vhd" into library xil_defaultlib [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/anode.vhd:1]
[Sat Nov 19 09:55:26 2022] Launched synth_1...
Run output will be captured here: C:/Users/BerkehanPC/Desktop/usb/7SEG.runs/synth_1/runme.log
launch_runs impl_1
[Sat Nov 19 09:56:21 2022] Launched impl_1...
Run output will be captured here: C:/Users/BerkehanPC/Desktop/usb/7SEG.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sat Nov 19 09:57:43 2022] Launched impl_1...
Run output will be captured here: C:/Users/BerkehanPC/Desktop/usb/7SEG.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: segSeven
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:05 ; elapsed = 00:31:01 . Memory (MB): peak = 963.500 ; gain = 753.813
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'segSeven' [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/segSeven.vhd:12]
INFO: [Synth 8-3491] module 'divider' declared at 'C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/divider.vhd:5' bound to instance 'divid' of component 'divider' [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/segSeven.vhd:43]
INFO: [Synth 8-638] synthesizing module 'divider' [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/divider.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'divider' (1#1) [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/divider.vhd:9]
INFO: [Synth 8-3491] module 'switchTran' declared at 'C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/switchTran.vhd:5' bound to instance 'translate' of component 'switchTran' [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/segSeven.vhd:45]
INFO: [Synth 8-638] synthesizing module 'switchTran' [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/switchTran.vhd:13]
WARNING: [Synth 8-614] signal 'digi0' is read in the process but is not in the sensitivity list [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/switchTran.vhd:27]
WARNING: [Synth 8-614] signal 'digi1' is read in the process but is not in the sensitivity list [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/switchTran.vhd:27]
WARNING: [Synth 8-614] signal 'digi2' is read in the process but is not in the sensitivity list [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/switchTran.vhd:27]
WARNING: [Synth 8-614] signal 'digi3' is read in the process but is not in the sensitivity list [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/switchTran.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'switchTran' (2#1) [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/switchTran.vhd:13]
INFO: [Synth 8-3491] module 'anode' declared at 'C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/anode.vhd:5' bound to instance 'anod' of component 'anode' [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/segSeven.vhd:51]
INFO: [Synth 8-638] synthesizing module 'anode' [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/anode.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'anode' (3#1) [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/anode.vhd:9]
INFO: [Synth 8-3491] module 'TranTran' declared at 'C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/TranTran.vhd:4' bound to instance 'trant' of component 'TranTran' [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/segSeven.vhd:53]
INFO: [Synth 8-638] synthesizing module 'TranTran' [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/TranTran.vhd:8]
INFO: [Synth 8-256] done synthesizing module 'TranTran' (4#1) [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/TranTran.vhd:8]
INFO: [Synth 8-226] default block is never used [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/segSeven.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'segSeven' (5#1) [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/segSeven.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:05 ; elapsed = 00:31:02 . Memory (MB): peak = 978.629 ; gain = 768.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:05 ; elapsed = 00:31:02 . Memory (MB): peak = 978.629 ; gain = 768.941
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/constrs_1/new/const.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/constrs_1/new/const.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/constrs_1/new/const.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/constrs_1/new/const.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/constrs_1/new/const.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/constrs_1/new/const.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/constrs_1/new/const.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/constrs_1/new/const.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:16 ; elapsed = 00:31:09 . Memory (MB): peak = 1290.637 ; gain = 1080.949
19 Infos, 7 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1290.637 ; gain = 385.824
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 391 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'segSeven' is not ideal for floorplanning, since the cellview 'segSeven' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/constrs_1/new/const.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/constrs_1/new/const.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/constrs_1/new/const.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/constrs_1/new/const.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/constrs_1/new/const.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/constrs_1/new/const.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/constrs_1/new/const.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/constrs_1/new/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 19 10:08:27 2022] Launched synth_1...
Run output will be captured here: C:/Users/BerkehanPC/Desktop/usb/7SEG.runs/synth_1/runme.log
[Sat Nov 19 10:08:27 2022] Launched impl_1...
Run output will be captured here: C:/Users/BerkehanPC/Desktop/usb/7SEG.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5A3D9A
set_property PROGRAM.FILE {C:/Users/BerkehanPC/Desktop/usb/7SEG.runs/impl_1/segSeven.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/BerkehanPC/Desktop/usb/7SEG.runs/impl_1/segSeven.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183B5A3D9A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B5A3D9A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5A3D9A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 19 10:13:14 2022] Launched synth_1...
Run output will be captured here: C:/Users/BerkehanPC/Desktop/usb/7SEG.runs/synth_1/runme.log
[Sat Nov 19 10:13:14 2022] Launched impl_1...
Run output will be captured here: C:/Users/BerkehanPC/Desktop/usb/7SEG.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 19 10:14:48 2022] Launched impl_1...
Run output will be captured here: C:/Users/BerkehanPC/Desktop/usb/7SEG.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 19 10:17:47 2022] Launched synth_1...
Run output will be captured here: C:/Users/BerkehanPC/Desktop/usb/7SEG.runs/synth_1/runme.log
[Sat Nov 19 10:17:47 2022] Launched impl_1...
Run output will be captured here: C:/Users/BerkehanPC/Desktop/usb/7SEG.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/BerkehanPC/Desktop/usb/7SEG.runs/impl_1/segSeven.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 19 10:23:31 2022] Launched synth_1...
Run output will be captured here: C:/Users/BerkehanPC/Desktop/usb/7SEG.runs/synth_1/runme.log
[Sat Nov 19 10:23:31 2022] Launched impl_1...
Run output will be captured here: C:/Users/BerkehanPC/Desktop/usb/7SEG.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 19 10:24:16 2022] Launched synth_1...
Run output will be captured here: C:/Users/BerkehanPC/Desktop/usb/7SEG.runs/synth_1/runme.log
[Sat Nov 19 10:24:16 2022] Launched impl_1...
Run output will be captured here: C:/Users/BerkehanPC/Desktop/usb/7SEG.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/TranTran.vhd" into library xil_defaultlib [C:/Users/BerkehanPC/Desktop/usb/7SEG.srcs/sources_1/new/TranTran.vhd:1]
[Sat Nov 19 10:24:33 2022] Launched synth_1...
Run output will be captured here: C:/Users/BerkehanPC/Desktop/usb/7SEG.runs/synth_1/runme.log
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 19 10:25:51 2022...
