Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 01:22:39 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                     Path #1                                                                                    |                 WorstPath from Dst                |
+---------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
| Requirement               |                                   3.125 |                                                                                                                                                                          3.125 |                                             3.125 |
| Path Delay                |                                   5.785 |                                                                                                                                                                         15.790 |                                             5.942 |
| Logic Delay               | 0.786(14%)                              | 3.637(24%)                                                                                                                                                                     | 1.129(20%)                                        |
| Net Delay                 | 4.999(86%)                              | 12.153(76%)                                                                                                                                                                    | 4.813(80%)                                        |
| Clock Skew                |                                  -0.179 |                                                                                                                                                                          0.094 |                                            -0.246 |
| Slack                     |                                  -2.848 |                                                                                                                                                                        -12.579 |                                            -3.072 |
| Timing Exception          |                                         |                                                                                                                                                                                |                                                   |
| Bounding Box Size         | 7% x 4%                                 | 10% x 2%                                                                                                                                                                       | 6% x 1%                                           |
| Clock Region Distance     | (0, 0)                                  | (0, 0)                                                                                                                                                                         | (0, 0)                                            |
| Cumulative Fanout         |                                      34 |                                                                                                                                                                            253 |                                                57 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                              0 |                                                 0 |
| Fixed Route               |                                       0 |                                                                                                                                                                              0 |                                                 0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                              0 |                                                 0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                              0 |                                                 0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                   | Safely Timed                                      |
| Logic Levels              |                                       6 |                                                                                                                                                                             33 |                                                 8 |
| Routes                    |                                       7 |                                                                                                                                                                             34 |                                                 8 |
| Logical Path              | FDSE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT2 LUT6 LUT6 LUT3 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                            | clk                                               |
| End Point Clock           | clk                                     | clk                                                                                                                                                                            | clk                                               |
| DSP Block                 | None                                    | None                                                                                                                                                                           | None                                              |
| BRAM                      | None                                    | None                                                                                                                                                                           | None                                              |
| IO Crossings              |                                       0 |                                                                                                                                                                              0 |                                                 0 |
| SLR Crossings             |                                       0 |                                                                                                                                                                              0 |                                                 0 |
| PBlocks                   |                                       0 |                                                                                                                                                                              0 |                                                 0 |
| High Fanout               |                                       9 |                                                                                                                                                                             16 |                                                12 |
| Dont Touch                |                                       0 |                                                                                                                                                                              0 |                                                 0 |
| Mark Debug                |                                       0 |                                                                                                                                                                              0 |                                                 0 |
| Start Point Pin Primitive | FDSE/C                                  | FDRE/C                                                                                                                                                                         | FDRE/C                                            |
| End Point Pin Primitive   | FDRE/D                                  | FDRE/D                                                                                                                                                                         | FDRE/D                                            |
| Start Point Pin           | sr_2_15.pt_1[0]/C                       | pt_ret_488/C                                                                                                                                                                   | roi_ret_768/C                                     |
| End Point Pin             | pt_ret_488/D                            | roi_ret_768/D                                                                                                                                                                  | sr_2_15.roi[3]/D                                  |
+---------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                       Path #2                                                                                       |              WorstPath from Dst              |
+---------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| Requirement               |                                   3.125 |                                                                                                                                                                               3.125 |                                        3.125 |
| Path Delay                |                                   5.785 |                                                                                                                                                                              15.703 |                                        4.863 |
| Logic Delay               | 0.786(14%)                              | 3.565(23%)                                                                                                                                                                          | 0.792(17%)                                   |
| Net Delay                 | 4.999(86%)                              | 12.138(77%)                                                                                                                                                                         | 4.071(83%)                                   |
| Clock Skew                |                                  -0.179 |                                                                                                                                                                               0.009 |                                       -0.281 |
| Slack                     |                                  -2.848 |                                                                                                                                                                             -12.578 |                                       -2.027 |
| Timing Exception          |                                         |                                                                                                                                                                                     |                                              |
| Bounding Box Size         | 7% x 4%                                 | 9% x 2%                                                                                                                                                                             | 9% x 1%                                      |
| Clock Region Distance     | (0, 0)                                  | (0, 0)                                                                                                                                                                              | (1, 0)                                       |
| Cumulative Fanout         |                                      34 |                                                                                                                                                                                 269 |                                           40 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| Fixed Route               |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                        | Safely Timed                                 |
| Logic Levels              |                                       6 |                                                                                                                                                                                  34 |                                            7 |
| Routes                    |                                       7 |                                                                                                                                                                                  34 |                                            7 |
| Logical Path              | FDSE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT2 LUT6 LUT6 LUT3 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT3 LUT5 LUT5 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                                 | clk                                          |
| End Point Clock           | clk                                     | clk                                                                                                                                                                                 | clk                                          |
| DSP Block                 | None                                    | None                                                                                                                                                                                | None                                         |
| BRAM                      | None                                    | None                                                                                                                                                                                | None                                         |
| IO Crossings              |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| SLR Crossings             |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| PBlocks                   |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| High Fanout               |                                       9 |                                                                                                                                                                                  17 |                                           14 |
| Dont Touch                |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| Mark Debug                |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| Start Point Pin Primitive | FDSE/C                                  | FDRE/C                                                                                                                                                                              | FDRE/C                                       |
| End Point Pin Primitive   | FDRE/D                                  | FDRE/D                                                                                                                                                                              | FDRE/D                                       |
| Start Point Pin           | sr_2_15.pt_1[0]/C                       | pt_ret_488/C                                                                                                                                                                        | roi_ret_867/C                                |
| End Point Pin             | pt_ret_488/D                            | roi_ret_867/D                                                                                                                                                                       | sr_2_15.pt[2]/D                              |
+---------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
|      Characteristics      |          WorstPath to Src          |                                                                                       Path #3                                                                                       |              WorstPath from Dst              |
+---------------------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| Requirement               |                              3.125 |                                                                                                                                                                               3.125 |                                        3.125 |
| Path Delay                |                              3.941 |                                                                                                                                                                              15.674 |                                        5.372 |
| Logic Delay               | 0.638(17%)                         | 4.274(28%)                                                                                                                                                                          | 0.769(15%)                                   |
| Net Delay                 | 3.303(83%)                         | 11.400(72%)                                                                                                                                                                         | 4.603(85%)                                   |
| Clock Skew                |                             -0.177 |                                                                                                                                                                              -0.017 |                                       -0.112 |
| Slack                     |                             -1.002 |                                                                                                                                                                             -12.575 |                                       -2.367 |
| Timing Exception          |                                    |                                                                                                                                                                                     |                                              |
| Bounding Box Size         | 7% x 4%                            | 9% x 2%                                                                                                                                                                             | 6% x 1%                                      |
| Clock Region Distance     | (0, 0)                             | (0, 0)                                                                                                                                                                              | (0, 0)                                       |
| Cumulative Fanout         |                                 31 |                                                                                                                                                                                 249 |                                           39 |
| Fixed Loc                 |                                  0 |                                                                                                                                                                                   0 |                                            0 |
| Fixed Route               |                                  0 |                                                                                                                                                                                   0 |                                            0 |
| Hold Fix Detour           |                                  0 |                                                                                                                                                                                   0 |                                            0 |
| Combined LUT Pairs        |                                  0 |                                                                                                                                                                                   0 |                                            0 |
| Clock Relationship        | Safely Timed                       | Safely Timed                                                                                                                                                                        | Safely Timed                                 |
| Logic Levels              |                                  5 |                                                                                                                                                                                  34 |                                            7 |
| Routes                    |                                  6 |                                                                                                                                                                                  34 |                                            7 |
| Logical Path              | FDSE LUT4 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 FDRE | FDRE LUT4 LUT6 LUT3 LUT6 LUT3 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                                | clk                                                                                                                                                                                 | clk                                          |
| End Point Clock           | clk                                | clk                                                                                                                                                                                 | clk                                          |
| DSP Block                 | None                               | None                                                                                                                                                                                | None                                         |
| BRAM                      | None                               | None                                                                                                                                                                                | None                                         |
| IO Crossings              |                                  0 |                                                                                                                                                                                   0 |                                            0 |
| SLR Crossings             |                                  0 |                                                                                                                                                                                   0 |                                            0 |
| PBlocks                   |                                  0 |                                                                                                                                                                                   0 |                                            0 |
| High Fanout               |                                  9 |                                                                                                                                                                                  16 |                                           12 |
| Dont Touch                |                                  0 |                                                                                                                                                                                   0 |                                            0 |
| Mark Debug                |                                  0 |                                                                                                                                                                                   0 |                                            0 |
| Start Point Pin Primitive | FDSE/C                             | FDRE/C                                                                                                                                                                              | FDRE/C                                       |
| End Point Pin Primitive   | FDRE/D                             | FDRE/D                                                                                                                                                                              | FDRE/D                                       |
| Start Point Pin           | sr_2_15.pt_1[0]/C                  | pt_ret_940/C                                                                                                                                                                        | roi_ret_729/C                                |
| End Point Pin             | pt_ret_940/D                       | roi_ret_729/D                                                                                                                                                                       | sr_2_15.sector[3]/D                          |
+---------------------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |          WorstPath to Src          |                                                                                      Path #4                                                                                     |         WorstPath from Dst         |
+---------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |                              3.125 |                                                                                                                                                                            3.125 |                              3.125 |
| Path Delay                |                              3.941 |                                                                                                                                                                           15.627 |                              0.565 |
| Logic Delay               | 0.638(17%)                         | 4.073(27%)                                                                                                                                                                       | 0.488(87%)                         |
| Net Delay                 | 3.303(83%)                         | 11.554(73%)                                                                                                                                                                      | 0.077(13%)                         |
| Clock Skew                |                             -0.177 |                                                                                                                                                                            0.019 |                             -0.198 |
| Slack                     |                             -1.002 |                                                                                                                                                                          -12.567 |                              2.354 |
| Timing Exception          |                                    |                                                                                                                                                                                  |                                    |
| Bounding Box Size         | 7% x 4%                            | 8% x 3%                                                                                                                                                                          | 0% x 0%                            |
| Clock Region Distance     | (0, 0)                             | (0, 0)                                                                                                                                                                           | (0, 0)                             |
| Cumulative Fanout         |                                 31 |                                                                                                                                                                              225 |                                  1 |
| Fixed Loc                 |                                  0 |                                                                                                                                                                                0 |                                  0 |
| Fixed Route               |                                  0 |                                                                                                                                                                                0 |                                  0 |
| Hold Fix Detour           |                                  0 |                                                                                                                                                                                0 |                                  0 |
| Combined LUT Pairs        |                                  0 |                                                                                                                                                                                0 |                                  0 |
| Clock Relationship        | Safely Timed                       | Safely Timed                                                                                                                                                                     | Safely Timed                       |
| Logic Levels              |                                  5 |                                                                                                                                                                               33 |                                  0 |
| Routes                    |                                  6 |                                                                                                                                                                               34 |                                  0 |
| Logical Path              | FDSE LUT4 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                        |
| Start Point Clock         | clk                                | clk                                                                                                                                                                              | clk                                |
| End Point Clock           | clk                                | clk                                                                                                                                                                              | clk                                |
| DSP Block                 | None                               | None                                                                                                                                                                             | None                               |
| BRAM                      | None                               | None                                                                                                                                                                             | None                               |
| IO Crossings              |                                  0 |                                                                                                                                                                                0 |                                  0 |
| SLR Crossings             |                                  0 |                                                                                                                                                                                0 |                                  0 |
| PBlocks                   |                                  0 |                                                                                                                                                                                0 |                                  0 |
| High Fanout               |                                  9 |                                                                                                                                                                               16 |                                  1 |
| Dont Touch                |                                  0 |                                                                                                                                                                                0 |                                  0 |
| Mark Debug                |                                  0 |                                                                                                                                                                                0 |                                  0 |
| Start Point Pin Primitive | FDSE/C                             | FDRE/C                                                                                                                                                                           | SRL16E/CLK                         |
| End Point Pin Primitive   | FDRE/D                             | SRL16E/D                                                                                                                                                                         | FDRE/D                             |
| Start Point Pin           | sr_2_15.pt_1[0]/C                  | pt_ret_940/C                                                                                                                                                                     | sr_3_12.roi_1_3_sr_3_6.roi_1_1/CLK |
| End Point Pin             | pt_ret_940/D                       | sr_3_12.roi_1_3_sr_3_6.roi_1_1/D                                                                                                                                                 | sr_3_12.roi_1_3_DOUT[0]/D          |
+---------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                       Path #5                                                                                       |         WorstPath from Dst         |
+---------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |                                   3.125 |                                                                                                                                                                               3.125 |                              3.125 |
| Path Delay                |                                   5.785 |                                                                                                                                                                              15.769 |                              3.280 |
| Logic Delay               | 0.786(14%)                              | 3.823(25%)                                                                                                                                                                          | 0.714(22%)                         |
| Net Delay                 | 4.999(86%)                              | 11.946(75%)                                                                                                                                                                         | 2.566(78%)                         |
| Clock Skew                |                                  -0.179 |                                                                                                                                                                               0.089 |                             -0.237 |
| Slack                     |                                  -2.848 |                                                                                                                                                                             -12.563 |                             -0.401 |
| Timing Exception          |                                         |                                                                                                                                                                                     |                                    |
| Bounding Box Size         | 7% x 4%                                 | 10% x 2%                                                                                                                                                                            | 7% x 1%                            |
| Clock Region Distance     | (0, 0)                                  | (0, 0)                                                                                                                                                                              | (0, 0)                             |
| Cumulative Fanout         |                                      34 |                                                                                                                                                                                 260 |                                 29 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                                   0 |                                  0 |
| Fixed Route               |                                       0 |                                                                                                                                                                                   0 |                                  0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                                   0 |                                  0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                                   0 |                                  0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                        | Safely Timed                       |
| Logic Levels              |                                       6 |                                                                                                                                                                                  34 |                                  5 |
| Routes                    |                                       7 |                                                                                                                                                                                  35 |                                  5 |
| Logical Path              | FDSE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT2 LUT6 LUT6 LUT3 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT4 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                                 | clk                                |
| End Point Clock           | clk                                     | clk                                                                                                                                                                                 | clk                                |
| DSP Block                 | None                                    | None                                                                                                                                                                                | None                               |
| BRAM                      | None                                    | None                                                                                                                                                                                | None                               |
| IO Crossings              |                                       0 |                                                                                                                                                                                   0 |                                  0 |
| SLR Crossings             |                                       0 |                                                                                                                                                                                   0 |                                  0 |
| PBlocks                   |                                       0 |                                                                                                                                                                                   0 |                                  0 |
| High Fanout               |                                       9 |                                                                                                                                                                                  16 |                                 16 |
| Dont Touch                |                                       0 |                                                                                                                                                                                   0 |                                  0 |
| Mark Debug                |                                       0 |                                                                                                                                                                                   0 |                                  0 |
| Start Point Pin Primitive | FDSE/C                                  | FDRE/C                                                                                                                                                                              | FDRE/C                             |
| End Point Pin Primitive   | FDRE/D                                  | FDRE/D                                                                                                                                                                              | FDRE/D                             |
| Start Point Pin           | sr_2_15.pt_1[0]/C                       | pt_ret_488/C                                                                                                                                                                        | pt_ret_646/C                       |
| End Point Pin             | pt_ret_488/D                            | pt_ret_646/D                                                                                                                                                                        | sr_2_15.sector[3]/D                |
+---------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                          Path #6                                                                                         |              WorstPath from Dst              |
+---------------------------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| Requirement               |                                   3.125 |                                                                                                                                                                                    3.125 |                                        3.125 |
| Path Delay                |                                   5.785 |                                                                                                                                                                                   15.637 |                                        5.223 |
| Logic Delay               | 0.786(14%)                              | 3.957(26%)                                                                                                                                                                               | 1.115(22%)                                   |
| Net Delay                 | 4.999(86%)                              | 11.680(74%)                                                                                                                                                                              | 4.108(78%)                                   |
| Clock Skew                |                                  -0.179 |                                                                                                                                                                                   -0.042 |                                       -0.077 |
| Slack                     |                                  -2.848 |                                                                                                                                                                                  -12.563 |                                       -2.183 |
| Timing Exception          |                                         |                                                                                                                                                                                          |                                              |
| Bounding Box Size         | 7% x 4%                                 | 10% x 2%                                                                                                                                                                                 | 10% x 0%                                     |
| Clock Region Distance     | (0, 0)                                  | (0, 0)                                                                                                                                                                                   | (0, 0)                                       |
| Cumulative Fanout         |                                      34 |                                                                                                                                                                                      278 |                                           37 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| Fixed Route               |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                             | Safely Timed                                 |
| Logic Levels              |                                       6 |                                                                                                                                                                                       35 |                                            7 |
| Routes                    |                                       7 |                                                                                                                                                                                       35 |                                            7 |
| Logical Path              | FDSE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT4 FDRE |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                                      | clk                                          |
| End Point Clock           | clk                                     | clk                                                                                                                                                                                      | clk                                          |
| DSP Block                 | None                                    | None                                                                                                                                                                                     | None                                         |
| BRAM                      | None                                    | None                                                                                                                                                                                     | None                                         |
| IO Crossings              |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| SLR Crossings             |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| PBlocks                   |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| High Fanout               |                                       9 |                                                                                                                                                                                       16 |                                           14 |
| Dont Touch                |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| Mark Debug                |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| Start Point Pin Primitive | FDSE/C                                  | FDRE/C                                                                                                                                                                                   | FDRE/C                                       |
| End Point Pin Primitive   | FDRE/D                                  | FDRE/D                                                                                                                                                                                   | FDRE/D                                       |
| Start Point Pin           | sr_2_15.pt_1[0]/C                       | pt_ret_488/C                                                                                                                                                                             | roi_ret_648/C                                |
| End Point Pin             | pt_ret_488/D                            | roi_ret_648/D                                                                                                                                                                            | sr_2_15.roi[4]/D                             |
+---------------------------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                       Path #7                                                                                       |              WorstPath from Dst              |
+---------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| Requirement               |                                   3.125 |                                                                                                                                                                               3.125 |                                        3.125 |
| Path Delay                |                                   5.785 |                                                                                                                                                                              15.647 |                                        5.169 |
| Logic Delay               | 0.786(14%)                              | 3.531(23%)                                                                                                                                                                          | 0.840(17%)                                   |
| Net Delay                 | 4.999(86%)                              | 12.116(77%)                                                                                                                                                                         | 4.329(83%)                                   |
| Clock Skew                |                                  -0.179 |                                                                                                                                                                              -0.027 |                                       -0.103 |
| Slack                     |                                  -2.848 |                                                                                                                                                                             -12.558 |                                       -2.155 |
| Timing Exception          |                                         |                                                                                                                                                                                     |                                              |
| Bounding Box Size         | 7% x 4%                                 | 9% x 2%                                                                                                                                                                             | 6% x 1%                                      |
| Clock Region Distance     | (0, 0)                                  | (0, 0)                                                                                                                                                                              | (0, 0)                                       |
| Cumulative Fanout         |                                      34 |                                                                                                                                                                                 266 |                                           39 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| Fixed Route               |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                        | Safely Timed                                 |
| Logic Levels              |                                       6 |                                                                                                                                                                                  34 |                                            7 |
| Routes                    |                                       7 |                                                                                                                                                                                  34 |                                            7 |
| Logical Path              | FDSE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT2 LUT6 LUT6 LUT3 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 FDRE | FDRE LUT4 LUT6 LUT3 LUT6 LUT3 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                                 | clk                                          |
| End Point Clock           | clk                                     | clk                                                                                                                                                                                 | clk                                          |
| DSP Block                 | None                                    | None                                                                                                                                                                                | None                                         |
| BRAM                      | None                                    | None                                                                                                                                                                                | None                                         |
| IO Crossings              |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| SLR Crossings             |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| PBlocks                   |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| High Fanout               |                                       9 |                                                                                                                                                                                  17 |                                           12 |
| Dont Touch                |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| Mark Debug                |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| Start Point Pin Primitive | FDSE/C                                  | FDRE/C                                                                                                                                                                              | FDRE/C                                       |
| End Point Pin Primitive   | FDRE/D                                  | FDRE/D                                                                                                                                                                              | FDRE/D                                       |
| Start Point Pin           | sr_2_15.pt_1[0]/C                       | pt_ret_488/C                                                                                                                                                                        | roi_ret_929/C                                |
| End Point Pin             | pt_ret_488/D                            | roi_ret_929/D                                                                                                                                                                       | sr_2_15.sector[3]/D                          |
+---------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                       Path #8                                                                                       |              WorstPath from Dst              |
+---------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| Requirement               |                                   3.125 |                                                                                                                                                                               3.125 |                                        3.125 |
| Path Delay                |                                   5.785 |                                                                                                                                                                              15.693 |                                        5.045 |
| Logic Delay               | 0.786(14%)                              | 3.426(22%)                                                                                                                                                                          | 1.066(22%)                                   |
| Net Delay                 | 4.999(86%)                              | 12.267(78%)                                                                                                                                                                         | 3.979(78%)                                   |
| Clock Skew                |                                  -0.179 |                                                                                                                                                                               0.020 |                                       -0.158 |
| Slack                     |                                  -2.848 |                                                                                                                                                                             -12.557 |                                       -2.086 |
| Timing Exception          |                                         |                                                                                                                                                                                     |                                              |
| Bounding Box Size         | 7% x 4%                                 | 10% x 2%                                                                                                                                                                            | 9% x 1%                                      |
| Clock Region Distance     | (0, 0)                                  | (0, 0)                                                                                                                                                                              | (0, 0)                                       |
| Cumulative Fanout         |                                      34 |                                                                                                                                                                                 270 |                                           36 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| Fixed Route               |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                        | Safely Timed                                 |
| Logic Levels              |                                       6 |                                                                                                                                                                                  34 |                                            7 |
| Routes                    |                                       7 |                                                                                                                                                                                  34 |                                            7 |
| Logical Path              | FDSE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT2 LUT6 LUT6 LUT3 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 FDSE |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                                 | clk                                          |
| End Point Clock           | clk                                     | clk                                                                                                                                                                                 | clk                                          |
| DSP Block                 | None                                    | None                                                                                                                                                                                | None                                         |
| BRAM                      | None                                    | None                                                                                                                                                                                | None                                         |
| IO Crossings              |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| SLR Crossings             |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| PBlocks                   |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| High Fanout               |                                       9 |                                                                                                                                                                                  17 |                                           11 |
| Dont Touch                |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| Mark Debug                |                                       0 |                                                                                                                                                                                   0 |                                            0 |
| Start Point Pin Primitive | FDSE/C                                  | FDRE/C                                                                                                                                                                              | FDRE/C                                       |
| End Point Pin Primitive   | FDRE/D                                  | FDRE/D                                                                                                                                                                              | FDSE/D                                       |
| Start Point Pin           | sr_2_15.pt_1[0]/C                       | pt_ret_488/C                                                                                                                                                                        | roi_ret_901/C                                |
| End Point Pin             | pt_ret_488/D                            | roi_ret_901/D                                                                                                                                                                       | sr_2_15.pt_1[0]/D                            |
+---------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                          Path #9                                                                                         |              WorstPath from Dst              |
+---------------------------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| Requirement               |                                   3.125 |                                                                                                                                                                                    3.125 |                                        3.125 |
| Path Delay                |                                   5.785 |                                                                                                                                                                                   15.627 |                                        6.185 |
| Logic Delay               | 0.786(14%)                              | 3.989(26%)                                                                                                                                                                               | 1.065(18%)                                   |
| Net Delay                 | 4.999(86%)                              | 11.638(74%)                                                                                                                                                                              | 5.120(82%)                                   |
| Clock Skew                |                                  -0.179 |                                                                                                                                                                                   -0.041 |                                       -0.084 |
| Slack                     |                                  -2.848 |                                                                                                                                                                                  -12.552 |                                       -3.152 |
| Timing Exception          |                                         |                                                                                                                                                                                          |                                              |
| Bounding Box Size         | 7% x 4%                                 | 10% x 2%                                                                                                                                                                                 | 10% x 0%                                     |
| Clock Region Distance     | (0, 0)                                  | (0, 0)                                                                                                                                                                                   | (0, 0)                                       |
| Cumulative Fanout         |                                      34 |                                                                                                                                                                                      278 |                                           38 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| Fixed Route               |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                             | Safely Timed                                 |
| Logic Levels              |                                       6 |                                                                                                                                                                                       35 |                                            7 |
| Routes                    |                                       7 |                                                                                                                                                                                       35 |                                            7 |
| Logical Path              | FDSE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT4 FDRE |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                                      | clk                                          |
| End Point Clock           | clk                                     | clk                                                                                                                                                                                      | clk                                          |
| DSP Block                 | None                                    | None                                                                                                                                                                                     | None                                         |
| BRAM                      | None                                    | None                                                                                                                                                                                     | None                                         |
| IO Crossings              |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| SLR Crossings             |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| PBlocks                   |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| High Fanout               |                                       9 |                                                                                                                                                                                       16 |                                           14 |
| Dont Touch                |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| Mark Debug                |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| Start Point Pin Primitive | FDSE/C                                  | FDRE/C                                                                                                                                                                                   | FDRE/C                                       |
| End Point Pin Primitive   | FDRE/D                                  | FDRE/D                                                                                                                                                                                   | FDRE/D                                       |
| Start Point Pin           | sr_2_15.pt_1[0]/C                       | pt_ret_488/C                                                                                                                                                                             | roi_ret_565/C                                |
| End Point Pin             | pt_ret_488/D                            | roi_ret_565/D                                                                                                                                                                            | sr_2_15.roi[4]/D                             |
+---------------------------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                          Path #10                                                                                          |         WorstPath from Dst         |
+---------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |                                   3.125 |                                                                                                                                                                                      3.125 |                              3.125 |
| Path Delay                |                                   5.785 |                                                                                                                                                                                     15.681 |                              0.549 |
| Logic Delay               | 0.786(14%)                              | 3.782(25%)                                                                                                                                                                                 | 0.486(89%)                         |
| Net Delay                 | 4.999(86%)                              | 11.899(75%)                                                                                                                                                                                | 0.063(11%)                         |
| Clock Skew                |                                  -0.179 |                                                                                                                                                                                      0.089 |                             -0.291 |
| Slack                     |                                  -2.848 |                                                                                                                                                                                    -12.550 |                              2.277 |
| Timing Exception          |                                         |                                                                                                                                                                                            |                                    |
| Bounding Box Size         | 7% x 4%                                 | 10% x 2%                                                                                                                                                                                   | 0% x 0%                            |
| Clock Region Distance     | (0, 0)                                  | (0, 0)                                                                                                                                                                                     | (0, 0)                             |
| Cumulative Fanout         |                                      34 |                                                                                                                                                                                        252 |                                  1 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                                          0 |                                  0 |
| Fixed Route               |                                       0 |                                                                                                                                                                                          0 |                                  0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                                          0 |                                  0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                                          0 |                                  0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                               | Safely Timed                       |
| Logic Levels              |                                       6 |                                                                                                                                                                                         35 |                                  0 |
| Routes                    |                                       7 |                                                                                                                                                                                         36 |                                  0 |
| Logical Path              | FDSE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 SRL16E | SRL16E FDRE                        |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                                        | clk                                |
| End Point Clock           | clk                                     | clk                                                                                                                                                                                        | clk                                |
| DSP Block                 | None                                    | None                                                                                                                                                                                       | None                               |
| BRAM                      | None                                    | None                                                                                                                                                                                       | None                               |
| IO Crossings              |                                       0 |                                                                                                                                                                                          0 |                                  0 |
| SLR Crossings             |                                       0 |                                                                                                                                                                                          0 |                                  0 |
| PBlocks                   |                                       0 |                                                                                                                                                                                          0 |                                  0 |
| High Fanout               |                                       9 |                                                                                                                                                                                         16 |                                  1 |
| Dont Touch                |                                       0 |                                                                                                                                                                                          0 |                                  0 |
| Mark Debug                |                                       0 |                                                                                                                                                                                          0 |                                  0 |
| Start Point Pin Primitive | FDSE/C                                  | FDRE/C                                                                                                                                                                                     | SRL16E/CLK                         |
| End Point Pin Primitive   | FDRE/D                                  | SRL16E/D                                                                                                                                                                                   | FDRE/D                             |
| Start Point Pin           | sr_2_15.pt_1[0]/C                       | pt_ret_488/C                                                                                                                                                                               | sr_3_12.roi_1_1_sr_3_6.roi_1_1/CLK |
| End Point Pin             | pt_ret_488/D                            | sr_3_12.roi_1_1_sr_3_6.roi_1_1/D                                                                                                                                                           | sr_3_12.roi_1_1_DOUT[0]/D          |
+---------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+
| End Point Clock | Requirement |  0  | 1 |  2 |  3 |  4 |  5  |  6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 |  34 | 35 | 36 |
+-----------------+-------------+-----+---+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+
| clk             | 3.125ns     | 165 | 2 | 36 | 34 | 59 | 123 | 93 | 54 | 20 | 11 |  1 |  3 | 13 | 11 |  4 |  2 |  4 | 10 |  1 |  9 |  5 |  4 | 10 |  3 |  9 |  7 |  3 |  3 | 10 |  6 | 20 | 44 | 53 | 102 | 54 | 12 |
+-----------------+-------------+-----+---+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+--------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                         Module                         | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+--------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                                wrapper | 0.57 |           3.42 |           11839 | 0(0.0%) | 75(1.1%) | 318(4.9%) | 742(11.3%) | 1403(21.4%) | 4017(61.3%) |        156 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D003_IORET-freq320retfan16_rev_1 | 0.84 |           4.66 |            7826 | 0(0.0%) | 75(1.2%) | 318(4.9%) | 657(10.2%) | 1403(21.7%) | 4017(62.1%) |        156 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                  shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3584 | 0(0.0%) |  0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+--------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       115% | (CLEM_X60Y385,CLEM_X64Y392)   | wrapper(100%) |            0% |       5.40402 | 99%          | 0%         |   8% |   0% | NA   | 0%   | NA  |    0% |  0% |
| East      |                3 |       118% | (CLEM_X60Y384,CLEM_X64Y391)   | wrapper(100%) |            0% |       5.47545 | 100%         | 0%         |   7% |   0% | NA   | 0%   | NA  |    0% |  0% |
| South     |                4 |       101% | (CLEM_X58Y376,CLEM_X66Y391)   | wrapper(100%) |            0% |       5.24459 | 96%          | 0%         |  13% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      |                2 |       123% | (CLEL_R_X62Y380,CLEM_X64Y383) | wrapper(100%) |            0% |       5.46094 | 100%         | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                3 |           0.130% | (CLEM_X56Y384,CLEM_X67Y391)   | wrapper(100%) |            0% |       5.00955 | 91%          | 0%         |  11% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Global |                3 |           0.067% | (CLEM_X60Y380,CLEM_X63Y391)   | wrapper(100%) |            0% |       5.46875 | 100%         | 0%         |  10% |   0% | NA   | 0%   | NA  |    0% |  0% |
| East      | Global |                4 |           0.190% | (CLEM_X56Y364,CLEM_X63Y395)   | wrapper(100%) |            0% |       5.23544 | 96%          | 0%         |  14% |   0% | NA   | 0%   | 0%  |    0% |  1% |
| West      | Global |                4 |           0.095% | (CLEM_X56Y371,CLEM_X63Y386)   | wrapper(100%) |            0% |        5.3608 | 99%          | 0%         |  12% |   0% | NA   | 0%   | 0%  |    0% |  1% |
| North     | Long   |                2 |           0.012% | (CLEL_R_X62Y388,CLEM_X65Y391) | wrapper(100%) |            0% |        5.4625 | 98%          | 0%         |   1% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Long   |                2 |           0.012% | (CLEM_X58Y380,CLEM_X61Y383)   | wrapper(100%) |            0% |       5.42708 | 100%         | 0%         |  14% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Long   |                1 |           0.008% | (CLEM_X60Y384,CLEM_X60Y388)   | wrapper(100%) |            0% |          5.55 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                1 |           0.005% | (CLEM_X63Y376,CLEM_X63Y377)   | wrapper(100%) |            0% |          5.75 | 100%         | 0%         |  15% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                5 |           0.249% | (CLEM_X50Y368,CLEM_X65Y399)   | wrapper(100%) |            0% |       3.71535 | 68%          | 0%         |  14% |   0% | 0%   | 0%   | 0%  |    0% |  1% |
| South     | Short  |                4 |           0.174% | (CLEM_X56Y364,CLEM_X63Y395)   | wrapper(100%) |            0% |       5.23544 | 96%          | 0%         |  14% |   0% | NA   | 0%   | 0%  |    0% |  1% |
| East      | Short  |                5 |           0.315% | (CLEM_X51Y363,CLEM_X66Y394)   | wrapper(100%) |            0% |       4.18937 | 76%          | 0%         |  15% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.223% | (CLEM_X51Y364,CLEM_X66Y395)   | wrapper(100%) |            0% |       4.18478 | 76%          | 0%         |  16% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| East      |                0 |        94% | (CLEL_R_X55Y391,CLEL_R_X55Y391) | wrapper(100%) |            0% |         5.875 | 100%         | NA         |  43% |   0% | NA   | NA   | NA  |    0% |  NA |
| East      |                0 |        94% | (CLEM_X60Y388,CLEM_X60Y388)     | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        90% | (CLEM_X60Y387,CLEM_X60Y387)     | wrapper(100%) |            0% |           5.5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X63Y370 | 379             | 548          | 52%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y386 | 379             | 532          | 52%                  | wrapper(100%) | Y                   |
| CLEM_X59Y386   | 359             | 532          | 51%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y369 | 379             | 549          | 51%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y385 | 379             | 533          | 51%                  | wrapper(100%) | Y                   |
| CLEM_X59Y389   | 359             | 529          | 51%                  | wrapper(100%) | Y                   |
| CLEM_X59Y390   | 359             | 527          | 51%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y388 | 379             | 530          | 51%                  | wrapper(100%) | Y                   |
| CLEM_X59Y385   | 359             | 533          | 50%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y387 | 379             | 531          | 50%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X57Y391   | 350             | 526          | 43%                  | wrapper(100%) | Y                   |
| CLEM_X56Y391   | 346             | 526          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y391 | 352             | 526          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X57Y392   | 350             | 525          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X56Y392   | 346             | 525          | 41%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y378 | 365             | 540          | 41%                  | wrapper(100%) | Y                   |
| CLEM_X56Y390   | 346             | 527          | 40%                  | wrapper(100%) | Y                   |
| CLEM_X59Y378   | 359             | 540          | 40%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y382 | 356             | 536          | 40%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y390 | 352             | 527          | 40%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


