{
  "module_name": "regs-mixer.h",
  "hash_id": "4f1591e0329261fa1c1d0587ce8ceb0563d70329ef1a524b6880f24fd75ce696",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/exynos/regs-mixer.h",
  "human_readable_source": " \n \n#ifndef SAMSUNG_REGS_MIXER_H\n#define SAMSUNG_REGS_MIXER_H\n\n \n#define MXR_STATUS\t\t\t0x0000\n#define MXR_CFG\t\t\t\t0x0004\n#define MXR_INT_EN\t\t\t0x0008\n#define MXR_INT_STATUS\t\t\t0x000C\n#define MXR_LAYER_CFG\t\t\t0x0010\n#define MXR_VIDEO_CFG\t\t\t0x0014\n#define MXR_GRAPHIC0_CFG\t\t0x0020\n#define MXR_GRAPHIC0_BASE\t\t0x0024\n#define MXR_GRAPHIC0_SPAN\t\t0x0028\n#define MXR_GRAPHIC0_SXY\t\t0x002C\n#define MXR_GRAPHIC0_WH\t\t\t0x0030\n#define MXR_GRAPHIC0_DXY\t\t0x0034\n#define MXR_GRAPHIC0_BLANK\t\t0x0038\n#define MXR_GRAPHIC1_CFG\t\t0x0040\n#define MXR_GRAPHIC1_BASE\t\t0x0044\n#define MXR_GRAPHIC1_SPAN\t\t0x0048\n#define MXR_GRAPHIC1_SXY\t\t0x004C\n#define MXR_GRAPHIC1_WH\t\t\t0x0050\n#define MXR_GRAPHIC1_DXY\t\t0x0054\n#define MXR_GRAPHIC1_BLANK\t\t0x0058\n#define MXR_BG_CFG\t\t\t0x0060\n#define MXR_BG_COLOR0\t\t\t0x0064\n#define MXR_BG_COLOR1\t\t\t0x0068\n#define MXR_BG_COLOR2\t\t\t0x006C\n#define MXR_CM_COEFF_Y\t\t\t0x0080\n#define MXR_CM_COEFF_CB\t\t\t0x0084\n#define MXR_CM_COEFF_CR\t\t\t0x0088\n#define MXR_MO\t\t\t\t0x0304\n#define MXR_RESOLUTION\t\t\t0x0310\n\n#define MXR_CFG_S\t\t\t0x2004\n#define MXR_GRAPHIC0_BASE_S\t\t0x2024\n#define MXR_GRAPHIC1_BASE_S\t\t0x2044\n\n \n#define MXR_GRAPHIC_CFG(i)\t\t(0x0020 + (i) * 0x20)\n#define MXR_GRAPHIC_BASE(i)\t\t(0x0024 + (i) * 0x20)\n#define MXR_GRAPHIC_SPAN(i)\t\t(0x0028 + (i) * 0x20)\n#define MXR_GRAPHIC_SXY(i)\t\t(0x002C + (i) * 0x20)\n#define MXR_GRAPHIC_WH(i)\t\t(0x0030 + (i) * 0x20)\n#define MXR_GRAPHIC_DXY(i)\t\t(0x0034 + (i) * 0x20)\n#define MXR_GRAPHIC_BLANK(i)\t\t(0x0038 + (i) * 0x20)\n#define MXR_GRAPHIC_BASE_S(i)\t\t(0x2024 + (i) * 0x20)\n\n \n\n \n#define MXR_MASK(high_bit, low_bit) \\\n\t(((2 << ((high_bit) - (low_bit))) - 1) << (low_bit))\n\n#define MXR_MASK_VAL(val, high_bit, low_bit) \\\n\t(((val) << (low_bit)) & MXR_MASK(high_bit, low_bit))\n\n \n#define MXR_STATUS_SOFT_RESET\t\t(1 << 8)\n#define MXR_STATUS_16_BURST\t\t(1 << 7)\n#define MXR_STATUS_BURST_MASK\t\t(1 << 7)\n#define MXR_STATUS_BIG_ENDIAN\t\t(1 << 3)\n#define MXR_STATUS_ENDIAN_MASK\t\t(1 << 3)\n#define MXR_STATUS_SYNC_ENABLE\t\t(1 << 2)\n#define MXR_STATUS_REG_IDLE\t\t(1 << 1)\n#define MXR_STATUS_REG_RUN\t\t(1 << 0)\n\n \n#define MXR_CFG_LAYER_UPDATE\t\t(1 << 31)\n#define MXR_CFG_LAYER_UPDATE_COUNT_MASK (3 << 29)\n#define MXR_CFG_QUANT_RANGE_FULL\t(0 << 9)\n#define MXR_CFG_QUANT_RANGE_LIMITED\t(1 << 9)\n#define MXR_CFG_RGB601\t\t\t(0 << 10)\n#define MXR_CFG_RGB709\t\t\t(1 << 10)\n\n#define MXR_CFG_RGB_FMT_MASK\t\t0x600\n#define MXR_CFG_OUT_YUV444\t\t(0 << 8)\n#define MXR_CFG_OUT_RGB888\t\t(1 << 8)\n#define MXR_CFG_OUT_MASK\t\t(1 << 8)\n#define MXR_CFG_DST_SDO\t\t\t(0 << 7)\n#define MXR_CFG_DST_HDMI\t\t(1 << 7)\n#define MXR_CFG_DST_MASK\t\t(1 << 7)\n#define MXR_CFG_SCAN_HD_720\t\t(0 << 6)\n#define MXR_CFG_SCAN_HD_1080\t\t(1 << 6)\n#define MXR_CFG_GRP1_ENABLE\t\t(1 << 5)\n#define MXR_CFG_GRP0_ENABLE\t\t(1 << 4)\n#define MXR_CFG_VP_ENABLE\t\t(1 << 3)\n#define MXR_CFG_SCAN_INTERLACE\t\t(0 << 2)\n#define MXR_CFG_SCAN_PROGRESSIVE\t(1 << 2)\n#define MXR_CFG_SCAN_NTSC\t\t(0 << 1)\n#define MXR_CFG_SCAN_PAL\t\t(1 << 1)\n#define MXR_CFG_SCAN_SD\t\t\t(0 << 0)\n#define MXR_CFG_SCAN_HD\t\t\t(1 << 0)\n#define MXR_CFG_SCAN_MASK\t\t0x47\n\n \n#define MXR_VID_CFG_BLEND_EN\t\t(1 << 16)\n\n \n#define MXR_GRP_CFG_COLOR_KEY_DISABLE\t(1 << 21)\n#define MXR_GRP_CFG_BLEND_PRE_MUL\t(1 << 20)\n#define MXR_GRP_CFG_WIN_BLEND_EN\t(1 << 17)\n#define MXR_GRP_CFG_PIXEL_BLEND_EN\t(1 << 16)\n#define MXR_GRP_CFG_MISC_MASK\t\t((3 << 16) | (3 << 20) | 0xff)\n#define MXR_GRP_CFG_FORMAT_VAL(x)\tMXR_MASK_VAL(x, 11, 8)\n#define MXR_GRP_CFG_FORMAT_MASK\t\tMXR_GRP_CFG_FORMAT_VAL(~0)\n#define MXR_GRP_CFG_ALPHA_VAL(x)\tMXR_MASK_VAL(x, 7, 0)\n\n \n#define MXR_GRP_WH_H_SCALE(x)\t\tMXR_MASK_VAL(x, 28, 28)\n#define MXR_GRP_WH_V_SCALE(x)\t\tMXR_MASK_VAL(x, 12, 12)\n#define MXR_GRP_WH_WIDTH(x)\t\tMXR_MASK_VAL(x, 26, 16)\n#define MXR_GRP_WH_HEIGHT(x)\t\tMXR_MASK_VAL(x, 10, 0)\n\n \n#define MXR_MXR_RES_HEIGHT(x)\t\tMXR_MASK_VAL(x, 26, 16)\n#define MXR_MXR_RES_WIDTH(x)\t\tMXR_MASK_VAL(x, 10, 0)\n\n \n#define MXR_GRP_SXY_SX(x)\t\tMXR_MASK_VAL(x, 26, 16)\n#define MXR_GRP_SXY_SY(x)\t\tMXR_MASK_VAL(x, 10, 0)\n\n \n#define MXR_GRP_DXY_DX(x)\t\tMXR_MASK_VAL(x, 26, 16)\n#define MXR_GRP_DXY_DY(x)\t\tMXR_MASK_VAL(x, 10, 0)\n\n \n#define MXR_INT_EN_VSYNC\t\t(1 << 11)\n#define MXR_INT_EN_ALL\t\t\t(0x0f << 8)\n\n \n#define MXR_INT_CLEAR_VSYNC\t\t(1 << 11)\n#define MXR_INT_STATUS_VSYNC\t\t(1 << 0)\n\n \n#define MXR_LAYER_CFG_GRP1_VAL(x)\tMXR_MASK_VAL(x, 11, 8)\n#define MXR_LAYER_CFG_GRP1_MASK\t\tMXR_LAYER_CFG_GRP1_VAL(~0)\n#define MXR_LAYER_CFG_GRP0_VAL(x)\tMXR_MASK_VAL(x, 7, 4)\n#define MXR_LAYER_CFG_GRP0_MASK\t\tMXR_LAYER_CFG_GRP0_VAL(~0)\n#define MXR_LAYER_CFG_VP_VAL(x)\t\tMXR_MASK_VAL(x, 3, 0)\n#define MXR_LAYER_CFG_VP_MASK\t\tMXR_LAYER_CFG_VP_VAL(~0)\n\n \n#define MXR_CM_COEFF_RGB_FULL\t\t(1 << 30)\n\n#endif  \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}