/**
 *
 * @file GPIO_RegisterDefines_CellID.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 25 jun. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 25 jun. 2020     vyldram    1.0         initial Version@endverbatim
 */
#ifndef XDRIVER_MCU_DRIVER_HEADER_GPIO_GPIO_PERIPHERAL_GPIO_REGISTER_GPIO_REGISTERDEFINES_GPIO_REGISTERDEFINES_CELLID_H_
#define XDRIVER_MCU_DRIVER_HEADER_GPIO_GPIO_PERIPHERAL_GPIO_REGISTER_GPIO_REGISTERDEFINES_GPIO_REGISTERDEFINES_CELLID_H_

/******************************************************************************************
************************************ 33 GPIOCellID0 *********************************************
******************************************************************************************/
/*----------*/
#define GPIO_GPIOPCellID0_R_CID0_MASK     ((uint32_t)0x000000FFu)
#define GPIO_GPIOPCellID0_R_CID0_BIT      (0u)
#define GPIO_GPIOPCellID0_R_CID0_DEFAULT  ((uint32_t)0x0000000Du)

#define GPIO_GPIOPCellID0_CID0_MASK       ((uint32_t)0x000000FFu)
#define GPIO_GPIOPCellID0_CID0_DEFAULT    ((uint32_t)0x0000000Du)
/*----------*/

/******************************************************************************************
************************************ 34 GPIOCellID1 *********************************************
******************************************************************************************/
/*----------*/
#define GPIO_GPIOPCellID1_R_CID1_MASK     ((uint32_t)0x000000FFu)
#define GPIO_GPIOPCellID1_R_CID1_BIT      (0u)
#define GPIO_GPIOPCellID1_R_CID1_DEFAULT  ((uint32_t)0x000000F0u)

#define GPIO_GPIOPCellID1_CID1_MASK       ((uint32_t)0x000000FFu)
#define GPIO_GPIOPCellID1_CID1_DEFAULT    ((uint32_t)0x000000F0u)
/*----------*/

/******************************************************************************************
************************************ 35 GPIOCellID2 *********************************************
******************************************************************************************/
/*----------*/
#define GPIO_GPIOPCellID2_R_CID2_MASK     ((uint32_t)0x000000FFu)
#define GPIO_GPIOPCellID2_R_CID2_BIT      (0u)
#define GPIO_GPIOPCellID2_R_CID2_DEFAULT  ((uint32_t)0x00000005u)

#define GPIO_GPIOPCellID2_CID2_MASK       ((uint32_t)0x000000FFu)
#define GPIO_GPIOPCellID2_CID2_DEFAULT    ((uint32_t)0x00000005u)
/*----------*/

/******************************************************************************************
************************************ 36 GPIOCellID3 *********************************************
******************************************************************************************/
/*----------*/
#define GPIO_GPIOPCellID3_R_CID3_MASK     ((uint32_t)0x000000FFu)
#define GPIO_GPIOPCellID3_R_CID3_BIT      (0u)
#define GPIO_GPIOPCellID3_R_CID3_DEFAULT  ((uint32_t)0x000000B1u)

#define GPIO_GPIOPCellID3_CID3_MASK       ((uint32_t)0x000000FFu)
#define GPIO_GPIOPCellID3_CID3_DEFAULT    ((uint32_t)0x000000B1u)
/*----------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_GPIO_GPIO_PERIPHERAL_GPIO_REGISTER_GPIO_REGISTERDEFINES_GPIO_REGISTERDEFINES_CELLID_H_ */
