{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 12:09:07 2022 " "Info: Processing started: Tue Jun 14 12:09:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CalculatorProject -c CalculatorProject " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CalculatorProject -c CalculatorProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "numTemp2\[0\] " "Warning: Node \"numTemp2\[0\]\" is a latch" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberOutput\[0\] " "Warning: Node \"Calculator:calc\|numberOutput\[0\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberOutput\[1\] " "Warning: Node \"Calculator:calc\|numberOutput\[1\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberOutput\[3\] " "Warning: Node \"Calculator:calc\|numberOutput\[3\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberOutput\[2\] " "Warning: Node \"Calculator:calc\|numberOutput\[2\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberInput2\[0\] " "Warning: Node \"Calculator:calc\|numberInput2\[0\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberInput1\[0\] " "Warning: Node \"Calculator:calc\|numberInput1\[0\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberInput2\[1\] " "Warning: Node \"Calculator:calc\|numberInput2\[1\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberOutput\[7\] " "Warning: Node \"Calculator:calc\|numberOutput\[7\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "numTemp1\[2\] " "Warning: Node \"numTemp1\[2\]\" is a latch" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "numTemp2\[1\] " "Warning: Node \"numTemp2\[1\]\" is a latch" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "numTemp1\[1\] " "Warning: Node \"numTemp1\[1\]\" is a latch" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "numTemp1\[3\] " "Warning: Node \"numTemp1\[3\]\" is a latch" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "numTemp2\[3\] " "Warning: Node \"numTemp2\[3\]\" is a latch" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "numTemp2\[2\] " "Warning: Node \"numTemp2\[2\]\" is a latch" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "optTemp1 " "Warning: Node \"optTemp1\" is a latch" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "numTemp1\[0\] " "Warning: Node \"numTemp1\[0\]\" is a latch" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberOutput\[6\] " "Warning: Node \"Calculator:calc\|numberOutput\[6\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberOutput\[4\] " "Warning: Node \"Calculator:calc\|numberOutput\[4\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberOutput\[5\] " "Warning: Node \"Calculator:calc\|numberOutput\[5\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberInput1\[3\] " "Warning: Node \"Calculator:calc\|numberInput1\[3\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberInput2\[3\] " "Warning: Node \"Calculator:calc\|numberInput2\[3\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberInput1\[2\] " "Warning: Node \"Calculator:calc\|numberInput1\[2\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberInput2\[2\] " "Warning: Node \"Calculator:calc\|numberInput2\[2\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberInput1\[1\] " "Warning: Node \"Calculator:calc\|numberInput1\[1\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 5 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "num2\[0\] " "Info: Assuming node \"num2\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "num1\[2\] " "Info: Assuming node \"num1\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "num2\[1\] " "Info: Assuming node \"num2\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "num1\[1\] " "Info: Assuming node \"num1\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "num1\[3\] " "Info: Assuming node \"num1\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "num2\[3\] " "Info: Assuming node \"num2\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "num2\[2\] " "Info: Assuming node \"num2\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opt1 " "Info: Assuming node \"opt1\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "num1\[0\] " "Info: Assuming node \"num1\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opt2 " "Info: Assuming node \"opt2\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "numTemp1\[0\] " "Info: Detected ripple clock \"numTemp1\[0\]\" as buffer" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 19 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "numTemp1\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "optTemp1 " "Info: Detected ripple clock \"optTemp1\" as buffer" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "optTemp1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "numTemp2\[2\] " "Info: Detected ripple clock \"numTemp2\[2\]\" as buffer" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 20 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "numTemp2\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "numTemp2\[3\] " "Info: Detected ripple clock \"numTemp2\[3\]\" as buffer" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 20 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "numTemp2\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "numTemp1\[3\] " "Info: Detected ripple clock \"numTemp1\[3\]\" as buffer" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 19 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "numTemp1\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "numTemp1\[1\] " "Info: Detected ripple clock \"numTemp1\[1\]\" as buffer" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 19 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "numTemp1\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "numTemp2\[1\] " "Info: Detected ripple clock \"numTemp2\[1\]\" as buffer" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 20 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "numTemp2\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "numTemp1\[2\] " "Info: Detected ripple clock \"numTemp1\[2\]\" as buffer" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 19 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "numTemp1\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "numTemp2\[0\] " "Info: Detected ripple clock \"numTemp2\[0\]\" as buffer" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 20 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "numTemp2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~24 " "Info: Detected gated clock \"process_0~24\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~21 " "Info: Detected gated clock \"process_0~21\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Calculator:calc\|process_0~0 " "Info: Detected gated clock \"Calculator:calc\|process_0~0\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Calculator:calc\|process_0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~15 " "Info: Detected gated clock \"process_0~15\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~16 " "Info: Detected gated clock \"process_0~16\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~2 " "Info: Detected gated clock \"process_0~2\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter\[1\] register LedOut1\[0\]~reg0 84.03 MHz 11.9 ns Internal " "Info: Clock \"clk\" has Internal fmax of 84.03 MHz between source register \"counter\[1\]\" and destination register \"LedOut1\[0\]~reg0\" (period= 11.9 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.900 ns + Longest register register " "Info: + Longest register to register delay is 7.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[1\] 1 REG LC5_C13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_C13; Fanout = 4; REG Node = 'counter\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[1] } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns Equal0~1 2 COMB LC1_C13 14 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC1_C13; Fanout = 14; COMB Node = 'Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { counter[1] Equal0~1 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(1.200 ns) 7.900 ns LedOut1\[0\]~reg0 3 REG LC1_C16 1 " "Info: 3: + IC(3.500 ns) + CELL(1.200 ns) = 7.900 ns; Loc. = LC1_C16; Fanout = 1; REG Node = 'LedOut1\[0\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { Equal0~1 LedOut1[0]~reg0 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 49.37 % ) " "Info: Total cell delay = 3.900 ns ( 49.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 50.63 % ) " "Info: Total interconnect delay = 4.000 ns ( 50.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { counter[1] Equal0~1 LedOut1[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.900 ns" { counter[1] {} Equal0~1 {} LedOut1[0]~reg0 {} } { 0.000ns 0.500ns 3.500ns } { 0.000ns 2.700ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 17 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns LedOut1\[0\]~reg0 2 REG LC1_C16 1 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_C16; Fanout = 1; REG Node = 'LedOut1\[0\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk LedOut1[0]~reg0 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk LedOut1[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} LedOut1[0]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 17 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns counter\[1\] 2 REG LC5_C13 4 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC5_C13; Fanout = 4; REG Node = 'counter\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk counter[1] } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk counter[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} counter[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk LedOut1[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} LedOut1[0]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk counter[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} counter[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { counter[1] Equal0~1 LedOut1[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.900 ns" { counter[1] {} Equal0~1 {} LedOut1[0]~reg0 {} } { 0.000ns 0.500ns 3.500ns } { 0.000ns 2.700ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk LedOut1[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} LedOut1[0]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk counter[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} counter[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "opt1 register Calculator:calc\|numberInput2\[2\] register Calculator:calc\|numberOutput\[7\] 26.53 MHz 37.7 ns Internal " "Info: Clock \"opt1\" has Internal fmax of 26.53 MHz between source register \"Calculator:calc\|numberInput2\[2\]\" and destination register \"Calculator:calc\|numberOutput\[7\]\" (period= 37.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "31.000 ns + Longest register register " "Info: + Longest register to register delay is 31.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Calculator:calc\|numberInput2\[2\] 1 REG LC6_B9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_B9; Fanout = 5; REG Node = 'Calculator:calc\|numberInput2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Calculator:calc|numberInput2[2] } "NODE_NAME" } } { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.700 ns) 5.900 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|cs1a\[1\]~3 2 COMB LC2_B12 8 " "Info: 2: + IC(3.200 ns) + CELL(2.700 ns) = 5.900 ns; Loc. = LC2_B12; Fanout = 8; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|cs1a\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { Calculator:calc|numberInput2[2] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|cs1a[1]~3 } "NODE_NAME" } } { "db/mult_af01.tdf" "" { Text "C:/altera/90/quartus/CalculatorProject/db/mult_af01.tdf" 38 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 11.700 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|le4a\[3\] 3 COMB LC5_B13 2 " "Info: 3: + IC(3.100 ns) + CELL(2.700 ns) = 11.700 ns; Loc. = LC5_B13; Fanout = 2; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|le4a\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|cs1a[1]~3 Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|le4a[3] } "NODE_NAME" } } { "db/mult_af01.tdf" "" { Text "C:/altera/90/quartus/CalculatorProject/db/mult_af01.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 17.200 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] 4 COMB LC6_B14 2 " "Info: 4: + IC(2.800 ns) + CELL(2.700 ns) = 17.200 ns; Loc. = LC6_B14; Fanout = 2; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|le4a[3] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.400 ns) 21.400 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT 5 COMB LC6_B15 2 " "Info: 5: + IC(2.800 ns) + CELL(1.400 ns) = 21.400 ns; Loc. = LC6_B15; Fanout = 2; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 21.700 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT 6 COMB LC7_B15 1 " "Info: 6: + IC(0.000 ns) + CELL(0.300 ns) = 21.700 ns; Loc. = LC7_B15; Fanout = 1; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 22.900 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|unreg_res_node\[7\] 7 COMB LC8_B15 1 " "Info: 7: + IC(0.000 ns) + CELL(1.200 ns) = 22.900 ns; Loc. = LC8_B15; Fanout = 1; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|unreg_res_node\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[7] } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/addcore.tdf" 98 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 28.100 ns Calculator:calc\|numberOutput~46 8 COMB LC1_B16 1 " "Info: 8: + IC(2.800 ns) + CELL(2.400 ns) = 28.100 ns; Loc. = LC1_B16; Fanout = 1; COMB Node = 'Calculator:calc\|numberOutput~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[7] Calculator:calc|numberOutput~46 } "NODE_NAME" } } { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 31.000 ns Calculator:calc\|numberOutput\[7\] 9 REG LC2_B16 10 " "Info: 9: + IC(0.500 ns) + CELL(2.400 ns) = 31.000 ns; Loc. = LC2_B16; Fanout = 10; REG Node = 'Calculator:calc\|numberOutput\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Calculator:calc|numberOutput~46 Calculator:calc|numberOutput[7] } "NODE_NAME" } } { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.800 ns ( 50.97 % ) " "Info: Total cell delay = 15.800 ns ( 50.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.200 ns ( 49.03 % ) " "Info: Total interconnect delay = 15.200 ns ( 49.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "31.000 ns" { Calculator:calc|numberInput2[2] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|cs1a[1]~3 Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|le4a[3] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[7] Calculator:calc|numberOutput~46 Calculator:calc|numberOutput[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "31.000 ns" { Calculator:calc|numberInput2[2] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|cs1a[1]~3 {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|le4a[3] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[7] {} Calculator:calc|numberOutput~46 {} Calculator:calc|numberOutput[7] {} } { 0.000ns 3.200ns 3.100ns 2.800ns 2.800ns 0.000ns 0.000ns 2.800ns 0.500ns } { 0.000ns 2.700ns 2.700ns 2.700ns 1.400ns 0.300ns 1.200ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.800 ns - Smallest " "Info: - Smallest clock skew is -0.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opt1 destination 24.900 ns + Shortest register " "Info: + Shortest clock path from clock \"opt1\" to destination register is 24.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opt1 1 CLK PIN_210 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_210; Fanout = 21; CLK Node = 'opt1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { opt1 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.600 ns) + CELL(2.400 ns) 11.900 ns Calculator:calc\|process_0~0 2 COMB LC1_G41 51 " "Info: 2: + IC(6.600 ns) + CELL(2.400 ns) = 11.900 ns; Loc. = LC1_G41; Fanout = 51; COMB Node = 'Calculator:calc\|process_0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { opt1 Calculator:calc|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.300 ns) + CELL(2.700 ns) 24.900 ns Calculator:calc\|numberOutput\[7\] 3 REG LC2_B16 10 " "Info: 3: + IC(10.300 ns) + CELL(2.700 ns) = 24.900 ns; Loc. = LC2_B16; Fanout = 10; REG Node = 'Calculator:calc\|numberOutput\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { Calculator:calc|process_0~0 Calculator:calc|numberOutput[7] } "NODE_NAME" } } { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 32.13 % ) " "Info: Total cell delay = 8.000 ns ( 32.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.900 ns ( 67.87 % ) " "Info: Total interconnect delay = 16.900 ns ( 67.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "24.900 ns" { opt1 Calculator:calc|process_0~0 Calculator:calc|numberOutput[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "24.900 ns" { opt1 {} opt1~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberOutput[7] {} } { 0.000ns 0.000ns 6.600ns 10.300ns } { 0.000ns 2.900ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opt1 source 25.700 ns - Longest register " "Info: - Longest clock path from clock \"opt1\" to source register is 25.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opt1 1 CLK PIN_210 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_210; Fanout = 21; CLK Node = 'opt1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { opt1 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.600 ns) + CELL(2.400 ns) 11.900 ns Calculator:calc\|process_0~0 2 COMB LC1_G41 51 " "Info: 2: + IC(6.600 ns) + CELL(2.400 ns) = 11.900 ns; Loc. = LC1_G41; Fanout = 51; COMB Node = 'Calculator:calc\|process_0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { opt1 Calculator:calc|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(11.100 ns) + CELL(2.700 ns) 25.700 ns Calculator:calc\|numberInput2\[2\] 3 REG LC6_B9 5 " "Info: 3: + IC(11.100 ns) + CELL(2.700 ns) = 25.700 ns; Loc. = LC6_B9; Fanout = 5; REG Node = 'Calculator:calc\|numberInput2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.800 ns" { Calculator:calc|process_0~0 Calculator:calc|numberInput2[2] } "NODE_NAME" } } { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 31.13 % ) " "Info: Total cell delay = 8.000 ns ( 31.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.700 ns ( 68.87 % ) " "Info: Total interconnect delay = 17.700 ns ( 68.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "25.700 ns" { opt1 Calculator:calc|process_0~0 Calculator:calc|numberInput2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "25.700 ns" { opt1 {} opt1~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberInput2[2] {} } { 0.000ns 0.000ns 6.600ns 11.100ns } { 0.000ns 2.900ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "24.900 ns" { opt1 Calculator:calc|process_0~0 Calculator:calc|numberOutput[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "24.900 ns" { opt1 {} opt1~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberOutput[7] {} } { 0.000ns 0.000ns 6.600ns 10.300ns } { 0.000ns 2.900ns 2.400ns 2.700ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "25.700 ns" { opt1 Calculator:calc|process_0~0 Calculator:calc|numberInput2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "25.700 ns" { opt1 {} opt1~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberInput2[2] {} } { 0.000ns 0.000ns 6.600ns 11.100ns } { 0.000ns 2.900ns 2.400ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "31.000 ns" { Calculator:calc|numberInput2[2] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|cs1a[1]~3 Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|le4a[3] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[7] Calculator:calc|numberOutput~46 Calculator:calc|numberOutput[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "31.000 ns" { Calculator:calc|numberInput2[2] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|cs1a[1]~3 {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|le4a[3] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[7] {} Calculator:calc|numberOutput~46 {} Calculator:calc|numberOutput[7] {} } { 0.000ns 3.200ns 3.100ns 2.800ns 2.800ns 0.000ns 0.000ns 2.800ns 0.500ns } { 0.000ns 2.700ns 2.700ns 2.700ns 1.400ns 0.300ns 1.200ns 2.400ns 2.400ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "24.900 ns" { opt1 Calculator:calc|process_0~0 Calculator:calc|numberOutput[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "24.900 ns" { opt1 {} opt1~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberOutput[7] {} } { 0.000ns 0.000ns 6.600ns 10.300ns } { 0.000ns 2.900ns 2.400ns 2.700ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "25.700 ns" { opt1 Calculator:calc|process_0~0 Calculator:calc|numberInput2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "25.700 ns" { opt1 {} opt1~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberInput2[2] {} } { 0.000ns 0.000ns 6.600ns 11.100ns } { 0.000ns 2.900ns 2.400ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "opt2 register Calculator:calc\|numberInput2\[2\] register Calculator:calc\|numberOutput\[7\] 26.53 MHz 37.7 ns Internal " "Info: Clock \"opt2\" has Internal fmax of 26.53 MHz between source register \"Calculator:calc\|numberInput2\[2\]\" and destination register \"Calculator:calc\|numberOutput\[7\]\" (period= 37.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "31.000 ns + Longest register register " "Info: + Longest register to register delay is 31.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Calculator:calc\|numberInput2\[2\] 1 REG LC6_B9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_B9; Fanout = 5; REG Node = 'Calculator:calc\|numberInput2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Calculator:calc|numberInput2[2] } "NODE_NAME" } } { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.700 ns) 5.900 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|cs1a\[1\]~3 2 COMB LC2_B12 8 " "Info: 2: + IC(3.200 ns) + CELL(2.700 ns) = 5.900 ns; Loc. = LC2_B12; Fanout = 8; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|cs1a\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { Calculator:calc|numberInput2[2] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|cs1a[1]~3 } "NODE_NAME" } } { "db/mult_af01.tdf" "" { Text "C:/altera/90/quartus/CalculatorProject/db/mult_af01.tdf" 38 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 11.700 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|le4a\[3\] 3 COMB LC5_B13 2 " "Info: 3: + IC(3.100 ns) + CELL(2.700 ns) = 11.700 ns; Loc. = LC5_B13; Fanout = 2; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|le4a\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|cs1a[1]~3 Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|le4a[3] } "NODE_NAME" } } { "db/mult_af01.tdf" "" { Text "C:/altera/90/quartus/CalculatorProject/db/mult_af01.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 17.200 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] 4 COMB LC6_B14 2 " "Info: 4: + IC(2.800 ns) + CELL(2.700 ns) = 17.200 ns; Loc. = LC6_B14; Fanout = 2; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|le4a[3] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.400 ns) 21.400 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT 5 COMB LC6_B15 2 " "Info: 5: + IC(2.800 ns) + CELL(1.400 ns) = 21.400 ns; Loc. = LC6_B15; Fanout = 2; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 21.700 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT 6 COMB LC7_B15 1 " "Info: 6: + IC(0.000 ns) + CELL(0.300 ns) = 21.700 ns; Loc. = LC7_B15; Fanout = 1; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 22.900 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|unreg_res_node\[7\] 7 COMB LC8_B15 1 " "Info: 7: + IC(0.000 ns) + CELL(1.200 ns) = 22.900 ns; Loc. = LC8_B15; Fanout = 1; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|unreg_res_node\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[7] } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/addcore.tdf" 98 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 28.100 ns Calculator:calc\|numberOutput~46 8 COMB LC1_B16 1 " "Info: 8: + IC(2.800 ns) + CELL(2.400 ns) = 28.100 ns; Loc. = LC1_B16; Fanout = 1; COMB Node = 'Calculator:calc\|numberOutput~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[7] Calculator:calc|numberOutput~46 } "NODE_NAME" } } { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 31.000 ns Calculator:calc\|numberOutput\[7\] 9 REG LC2_B16 10 " "Info: 9: + IC(0.500 ns) + CELL(2.400 ns) = 31.000 ns; Loc. = LC2_B16; Fanout = 10; REG Node = 'Calculator:calc\|numberOutput\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Calculator:calc|numberOutput~46 Calculator:calc|numberOutput[7] } "NODE_NAME" } } { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.800 ns ( 50.97 % ) " "Info: Total cell delay = 15.800 ns ( 50.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.200 ns ( 49.03 % ) " "Info: Total interconnect delay = 15.200 ns ( 49.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "31.000 ns" { Calculator:calc|numberInput2[2] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|cs1a[1]~3 Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|le4a[3] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[7] Calculator:calc|numberOutput~46 Calculator:calc|numberOutput[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "31.000 ns" { Calculator:calc|numberInput2[2] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|cs1a[1]~3 {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|le4a[3] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[7] {} Calculator:calc|numberOutput~46 {} Calculator:calc|numberOutput[7] {} } { 0.000ns 3.200ns 3.100ns 2.800ns 2.800ns 0.000ns 0.000ns 2.800ns 0.500ns } { 0.000ns 2.700ns 2.700ns 2.700ns 1.400ns 0.300ns 1.200ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.800 ns - Smallest " "Info: - Smallest clock skew is -0.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opt2 destination 25.200 ns + Shortest register " "Info: + Shortest clock path from clock \"opt2\" to destination register is 25.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opt2 1 CLK PIN_90 11 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_90; Fanout = 11; CLK Node = 'opt2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { opt2 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.600 ns) + CELL(2.700 ns) 12.200 ns Calculator:calc\|process_0~0 2 COMB LC1_G41 51 " "Info: 2: + IC(6.600 ns) + CELL(2.700 ns) = 12.200 ns; Loc. = LC1_G41; Fanout = 51; COMB Node = 'Calculator:calc\|process_0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { opt2 Calculator:calc|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.300 ns) + CELL(2.700 ns) 25.200 ns Calculator:calc\|numberOutput\[7\] 3 REG LC2_B16 10 " "Info: 3: + IC(10.300 ns) + CELL(2.700 ns) = 25.200 ns; Loc. = LC2_B16; Fanout = 10; REG Node = 'Calculator:calc\|numberOutput\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { Calculator:calc|process_0~0 Calculator:calc|numberOutput[7] } "NODE_NAME" } } { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.300 ns ( 32.94 % ) " "Info: Total cell delay = 8.300 ns ( 32.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.900 ns ( 67.06 % ) " "Info: Total interconnect delay = 16.900 ns ( 67.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "25.200 ns" { opt2 Calculator:calc|process_0~0 Calculator:calc|numberOutput[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "25.200 ns" { opt2 {} opt2~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberOutput[7] {} } { 0.000ns 0.000ns 6.600ns 10.300ns } { 0.000ns 2.900ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opt2 source 26.000 ns - Longest register " "Info: - Longest clock path from clock \"opt2\" to source register is 26.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opt2 1 CLK PIN_90 11 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_90; Fanout = 11; CLK Node = 'opt2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { opt2 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.600 ns) + CELL(2.700 ns) 12.200 ns Calculator:calc\|process_0~0 2 COMB LC1_G41 51 " "Info: 2: + IC(6.600 ns) + CELL(2.700 ns) = 12.200 ns; Loc. = LC1_G41; Fanout = 51; COMB Node = 'Calculator:calc\|process_0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { opt2 Calculator:calc|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(11.100 ns) + CELL(2.700 ns) 26.000 ns Calculator:calc\|numberInput2\[2\] 3 REG LC6_B9 5 " "Info: 3: + IC(11.100 ns) + CELL(2.700 ns) = 26.000 ns; Loc. = LC6_B9; Fanout = 5; REG Node = 'Calculator:calc\|numberInput2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.800 ns" { Calculator:calc|process_0~0 Calculator:calc|numberInput2[2] } "NODE_NAME" } } { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.300 ns ( 31.92 % ) " "Info: Total cell delay = 8.300 ns ( 31.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.700 ns ( 68.08 % ) " "Info: Total interconnect delay = 17.700 ns ( 68.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { opt2 Calculator:calc|process_0~0 Calculator:calc|numberInput2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { opt2 {} opt2~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberInput2[2] {} } { 0.000ns 0.000ns 6.600ns 11.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "25.200 ns" { opt2 Calculator:calc|process_0~0 Calculator:calc|numberOutput[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "25.200 ns" { opt2 {} opt2~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberOutput[7] {} } { 0.000ns 0.000ns 6.600ns 10.300ns } { 0.000ns 2.900ns 2.700ns 2.700ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { opt2 Calculator:calc|process_0~0 Calculator:calc|numberInput2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { opt2 {} opt2~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberInput2[2] {} } { 0.000ns 0.000ns 6.600ns 11.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "31.000 ns" { Calculator:calc|numberInput2[2] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|cs1a[1]~3 Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|le4a[3] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[7] Calculator:calc|numberOutput~46 Calculator:calc|numberOutput[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "31.000 ns" { Calculator:calc|numberInput2[2] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|cs1a[1]~3 {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|le4a[3] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[7] {} Calculator:calc|numberOutput~46 {} Calculator:calc|numberOutput[7] {} } { 0.000ns 3.200ns 3.100ns 2.800ns 2.800ns 0.000ns 0.000ns 2.800ns 0.500ns } { 0.000ns 2.700ns 2.700ns 2.700ns 1.400ns 0.300ns 1.200ns 2.400ns 2.400ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "25.200 ns" { opt2 Calculator:calc|process_0~0 Calculator:calc|numberOutput[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "25.200 ns" { opt2 {} opt2~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberOutput[7] {} } { 0.000ns 0.000ns 6.600ns 10.300ns } { 0.000ns 2.900ns 2.700ns 2.700ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { opt2 Calculator:calc|process_0~0 Calculator:calc|numberInput2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { opt2 {} opt2~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberInput2[2] {} } { 0.000ns 0.000ns 6.600ns 11.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LedOut1\[5\]~reg0 opt1 clk 75.700 ns register " "Info: tsu for register \"LedOut1\[5\]~reg0\" (data pin = \"opt1\", clock pin = \"clk\") is 75.700 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "80.100 ns + Longest pin register " "Info: + Longest pin to register delay is 80.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opt1 1 CLK PIN_210 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_210; Fanout = 21; CLK Node = 'opt1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { opt1 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(2.400 ns) 12.300 ns Calculator:calc\|digitOutput1\[2\]~64 2 COMB LC5_B8 17 " "Info: 2: + IC(7.000 ns) + CELL(2.400 ns) = 12.300 ns; Loc. = LC5_B8; Fanout = 17; COMB Node = 'Calculator:calc\|digitOutput1\[2\]~64'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { opt1 Calculator:calc|digitOutput1[2]~64 } "NODE_NAME" } } { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.100 ns) + CELL(2.700 ns) 24.100 ns Calculator:calc\|Display:display1\|Equal0~38 3 COMB LC6_H46 1 " "Info: 3: + IC(9.100 ns) + CELL(2.700 ns) = 24.100 ns; Loc. = LC6_H46; Fanout = 1; COMB Node = 'Calculator:calc\|Display:display1\|Equal0~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.800 ns" { Calculator:calc|digitOutput1[2]~64 Calculator:calc|Display:display1|Equal0~38 } "NODE_NAME" } } { "Display.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Display.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.000 ns) 28.900 ns Calculator:calc\|Display:display1\|Equal0~109 4 COMB LC1_H50 1 " "Info: 4: + IC(2.800 ns) + CELL(2.000 ns) = 28.900 ns; Loc. = LC1_H50; Fanout = 1; COMB Node = 'Calculator:calc\|Display:display1\|Equal0~109'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { Calculator:calc|Display:display1|Equal0~38 Calculator:calc|Display:display1|Equal0~109 } "NODE_NAME" } } { "Display.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Display.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 30.900 ns Calculator:calc\|Display:display1\|Equal0~69 5 COMB LC2_H50 1 " "Info: 5: + IC(0.000 ns) + CELL(2.000 ns) = 30.900 ns; Loc. = LC2_H50; Fanout = 1; COMB Node = 'Calculator:calc\|Display:display1\|Equal0~69'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { Calculator:calc|Display:display1|Equal0~109 Calculator:calc|Display:display1|Equal0~69 } "NODE_NAME" } } { "Display.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Display.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 36.300 ns Calculator:calc\|Display:display1\|Equal0~5 6 COMB LC7_H47 1 " "Info: 6: + IC(2.700 ns) + CELL(2.700 ns) = 36.300 ns; Loc. = LC7_H47; Fanout = 1; COMB Node = 'Calculator:calc\|Display:display1\|Equal0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Calculator:calc|Display:display1|Equal0~69 Calculator:calc|Display:display1|Equal0~5 } "NODE_NAME" } } { "Display.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Display.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.200 ns) + CELL(2.400 ns) 45.900 ns Calculator:calc\|Display:display1\|Equal0~12 7 COMB LC7_C18 5 " "Info: 7: + IC(7.200 ns) + CELL(2.400 ns) = 45.900 ns; Loc. = LC7_C18; Fanout = 5; COMB Node = 'Calculator:calc\|Display:display1\|Equal0~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { Calculator:calc|Display:display1|Equal0~5 Calculator:calc|Display:display1|Equal0~12 } "NODE_NAME" } } { "Display.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Display.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 48.800 ns Calculator:calc\|Display:display1\|Equal0~13 8 COMB LC1_C18 2 " "Info: 8: + IC(0.500 ns) + CELL(2.400 ns) = 48.800 ns; Loc. = LC1_C18; Fanout = 2; COMB Node = 'Calculator:calc\|Display:display1\|Equal0~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Calculator:calc|Display:display1|Equal0~12 Calculator:calc|Display:display1|Equal0~13 } "NODE_NAME" } } { "Display.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Display.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 54.300 ns Calculator:calc\|Display:display1\|Equal4~0 9 COMB LC1_C14 3 " "Info: 9: + IC(2.800 ns) + CELL(2.700 ns) = 54.300 ns; Loc. = LC1_C14; Fanout = 3; COMB Node = 'Calculator:calc\|Display:display1\|Equal4~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Calculator:calc|Display:display1|Equal0~13 Calculator:calc|Display:display1|Equal4~0 } "NODE_NAME" } } { "Display.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Display.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(2.700 ns) 59.600 ns Calculator:calc\|Display:display1\|WideNor0~2 10 COMB LC4_C16 1 " "Info: 10: + IC(2.600 ns) + CELL(2.700 ns) = 59.600 ns; Loc. = LC4_C16; Fanout = 1; COMB Node = 'Calculator:calc\|Display:display1\|WideNor0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { Calculator:calc|Display:display1|Equal4~0 Calculator:calc|Display:display1|WideNor0~2 } "NODE_NAME" } } { "Display.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Display.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 65.000 ns Calculator:calc\|Display:display1\|WideNor0~3 11 COMB LC3_C14 4 " "Info: 11: + IC(2.700 ns) + CELL(2.700 ns) = 65.000 ns; Loc. = LC3_C14; Fanout = 4; COMB Node = 'Calculator:calc\|Display:display1\|WideNor0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Calculator:calc|Display:display1|WideNor0~2 Calculator:calc|Display:display1|WideNor0~3 } "NODE_NAME" } } { "Display.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Display.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 70.400 ns Calculator:calc\|Display:display1\|WideOr3~0 12 COMB LC1_C17 3 " "Info: 12: + IC(3.000 ns) + CELL(2.400 ns) = 70.400 ns; Loc. = LC1_C17; Fanout = 3; COMB Node = 'Calculator:calc\|Display:display1\|WideOr3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Calculator:calc|Display:display1|WideNor0~3 Calculator:calc|Display:display1|WideOr3~0 } "NODE_NAME" } } { "Display.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Display.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(2.700 ns) 75.700 ns Calculator:calc\|Display:display1\|WideOr1 13 COMB LC7_C16 1 " "Info: 13: + IC(2.600 ns) + CELL(2.700 ns) = 75.700 ns; Loc. = LC7_C16; Fanout = 1; COMB Node = 'Calculator:calc\|Display:display1\|WideOr1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { Calculator:calc|Display:display1|WideOr3~0 Calculator:calc|Display:display1|WideOr1 } "NODE_NAME" } } { "Display.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Display.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.700 ns) 80.100 ns LedOut1\[5\]~reg0 14 REG LC5_C15 1 " "Info: 14: + IC(2.700 ns) + CELL(1.700 ns) = 80.100 ns; Loc. = LC5_C15; Fanout = 1; REG Node = 'LedOut1\[5\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { Calculator:calc|Display:display1|WideOr1 LedOut1[5]~reg0 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "34.400 ns ( 42.95 % ) " "Info: Total cell delay = 34.400 ns ( 42.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "45.700 ns ( 57.05 % ) " "Info: Total interconnect delay = 45.700 ns ( 57.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "80.100 ns" { opt1 Calculator:calc|digitOutput1[2]~64 Calculator:calc|Display:display1|Equal0~38 Calculator:calc|Display:display1|Equal0~109 Calculator:calc|Display:display1|Equal0~69 Calculator:calc|Display:display1|Equal0~5 Calculator:calc|Display:display1|Equal0~12 Calculator:calc|Display:display1|Equal0~13 Calculator:calc|Display:display1|Equal4~0 Calculator:calc|Display:display1|WideNor0~2 Calculator:calc|Display:display1|WideNor0~3 Calculator:calc|Display:display1|WideOr3~0 Calculator:calc|Display:display1|WideOr1 LedOut1[5]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "80.100 ns" { opt1 {} opt1~out {} Calculator:calc|digitOutput1[2]~64 {} Calculator:calc|Display:display1|Equal0~38 {} Calculator:calc|Display:display1|Equal0~109 {} Calculator:calc|Display:display1|Equal0~69 {} Calculator:calc|Display:display1|Equal0~5 {} Calculator:calc|Display:display1|Equal0~12 {} Calculator:calc|Display:display1|Equal0~13 {} Calculator:calc|Display:display1|Equal4~0 {} Calculator:calc|Display:display1|WideNor0~2 {} Calculator:calc|Display:display1|WideNor0~3 {} Calculator:calc|Display:display1|WideOr3~0 {} Calculator:calc|Display:display1|WideOr1 {} LedOut1[5]~reg0 {} } { 0.000ns 0.000ns 7.000ns 9.100ns 2.800ns 0.000ns 2.700ns 7.200ns 0.500ns 2.800ns 2.600ns 2.700ns 3.000ns 2.600ns 2.700ns } { 0.000ns 2.900ns 2.400ns 2.700ns 2.000ns 2.000ns 2.700ns 2.400ns 2.400ns 2.700ns 2.700ns 2.700ns 2.400ns 2.700ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 17 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns LedOut1\[5\]~reg0 2 REG LC5_C15 1 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC5_C15; Fanout = 1; REG Node = 'LedOut1\[5\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk LedOut1[5]~reg0 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk LedOut1[5]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} LedOut1[5]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "80.100 ns" { opt1 Calculator:calc|digitOutput1[2]~64 Calculator:calc|Display:display1|Equal0~38 Calculator:calc|Display:display1|Equal0~109 Calculator:calc|Display:display1|Equal0~69 Calculator:calc|Display:display1|Equal0~5 Calculator:calc|Display:display1|Equal0~12 Calculator:calc|Display:display1|Equal0~13 Calculator:calc|Display:display1|Equal4~0 Calculator:calc|Display:display1|WideNor0~2 Calculator:calc|Display:display1|WideNor0~3 Calculator:calc|Display:display1|WideOr3~0 Calculator:calc|Display:display1|WideOr1 LedOut1[5]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "80.100 ns" { opt1 {} opt1~out {} Calculator:calc|digitOutput1[2]~64 {} Calculator:calc|Display:display1|Equal0~38 {} Calculator:calc|Display:display1|Equal0~109 {} Calculator:calc|Display:display1|Equal0~69 {} Calculator:calc|Display:display1|Equal0~5 {} Calculator:calc|Display:display1|Equal0~12 {} Calculator:calc|Display:display1|Equal0~13 {} Calculator:calc|Display:display1|Equal4~0 {} Calculator:calc|Display:display1|WideNor0~2 {} Calculator:calc|Display:display1|WideNor0~3 {} Calculator:calc|Display:display1|WideOr3~0 {} Calculator:calc|Display:display1|WideOr1 {} LedOut1[5]~reg0 {} } { 0.000ns 0.000ns 7.000ns 9.100ns 2.800ns 0.000ns 2.700ns 7.200ns 0.500ns 2.800ns 2.600ns 2.700ns 3.000ns 2.600ns 2.700ns } { 0.000ns 2.900ns 2.400ns 2.700ns 2.000ns 2.000ns 2.700ns 2.400ns 2.400ns 2.700ns 2.700ns 2.700ns 2.400ns 2.700ns 1.700ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk LedOut1[5]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} LedOut1[5]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk LedOut2\[4\] LedOut2\[4\]~reg0 16.900 ns register " "Info: tco from clock \"clk\" to destination pin \"LedOut2\[4\]\" through register \"LedOut2\[4\]~reg0\" is 16.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 17 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns LedOut2\[4\]~reg0 2 REG LC6_C12 1 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC6_C12; Fanout = 1; REG Node = 'LedOut2\[4\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk LedOut2[4]~reg0 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk LedOut2[4]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} LedOut2[4]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.500 ns + Longest register pin " "Info: + Longest register to pin delay is 8.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LedOut2\[4\]~reg0 1 REG LC6_C12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_C12; Fanout = 1; REG Node = 'LedOut2\[4\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LedOut2[4]~reg0 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(5.000 ns) 8.500 ns LedOut2\[4\] 2 PIN PIN_23 0 " "Info: 2: + IC(3.500 ns) + CELL(5.000 ns) = 8.500 ns; Loc. = PIN_23; Fanout = 0; PIN Node = 'LedOut2\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { LedOut2[4]~reg0 LedOut2[4] } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 58.82 % ) " "Info: Total cell delay = 5.000 ns ( 58.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.500 ns ( 41.18 % ) " "Info: Total interconnect delay = 3.500 ns ( 41.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { LedOut2[4]~reg0 LedOut2[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { LedOut2[4]~reg0 {} LedOut2[4] {} } { 0.000ns 3.500ns } { 0.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk LedOut2[4]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} LedOut2[4]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { LedOut2[4]~reg0 LedOut2[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { LedOut2[4]~reg0 {} LedOut2[4] {} } { 0.000ns 3.500ns } { 0.000ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "optTemp1 opt1 num2\[3\] 19.200 ns register " "Info: th for register \"optTemp1\" (data pin = \"opt1\", clock pin = \"num2\[3\]\") is 19.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "num2\[3\] destination 31.700 ns + Longest register " "Info: + Longest clock path from clock \"num2\[3\]\" to destination register is 31.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns num2\[3\] 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'num2\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { num2[3] } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.600 ns) + CELL(2.000 ns) 17.900 ns process_0~24 2 COMB LC1_B9 1 " "Info: 2: + IC(5.600 ns) + CELL(2.000 ns) = 17.900 ns; Loc. = LC1_B9; Fanout = 1; COMB Node = 'process_0~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { num2[3] process_0~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 19.900 ns process_0~16 3 COMB LC2_B9 1 " "Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 19.900 ns; Loc. = LC2_B9; Fanout = 1; COMB Node = 'process_0~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { process_0~24 process_0~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 25.700 ns process_0~2 4 COMB LC1_B24 26 " "Info: 4: + IC(3.100 ns) + CELL(2.700 ns) = 25.700 ns; Loc. = LC1_B24; Fanout = 26; COMB Node = 'process_0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { process_0~16 process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(2.700 ns) 31.700 ns optTemp1 5 REG LC7_B9 1 " "Info: 5: + IC(3.300 ns) + CELL(2.700 ns) = 31.700 ns; Loc. = LC7_B9; Fanout = 1; REG Node = 'optTemp1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { process_0~2 optTemp1 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.700 ns ( 62.15 % ) " "Info: Total cell delay = 19.700 ns ( 62.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.000 ns ( 37.85 % ) " "Info: Total interconnect delay = 12.000 ns ( 37.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "31.700 ns" { num2[3] process_0~24 process_0~16 process_0~2 optTemp1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "31.700 ns" { num2[3] {} num2[3]~out {} process_0~24 {} process_0~16 {} process_0~2 {} optTemp1 {} } { 0.000ns 0.000ns 5.600ns 0.000ns 3.100ns 3.300ns } { 0.000ns 10.300ns 2.000ns 2.000ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.500 ns - Shortest pin register " "Info: - Shortest pin to register delay is 12.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opt1 1 CLK PIN_210 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_210; Fanout = 21; CLK Node = 'opt1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { opt1 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.200 ns) + CELL(2.400 ns) 12.500 ns optTemp1 2 REG LC7_B9 1 " "Info: 2: + IC(7.200 ns) + CELL(2.400 ns) = 12.500 ns; Loc. = LC7_B9; Fanout = 1; REG Node = 'optTemp1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { opt1 optTemp1 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.300 ns ( 42.40 % ) " "Info: Total cell delay = 5.300 ns ( 42.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 57.60 % ) " "Info: Total interconnect delay = 7.200 ns ( 57.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.500 ns" { opt1 optTemp1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.500 ns" { opt1 {} opt1~out {} optTemp1 {} } { 0.000ns 0.000ns 7.200ns } { 0.000ns 2.900ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "31.700 ns" { num2[3] process_0~24 process_0~16 process_0~2 optTemp1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "31.700 ns" { num2[3] {} num2[3]~out {} process_0~24 {} process_0~16 {} process_0~2 {} optTemp1 {} } { 0.000ns 0.000ns 5.600ns 0.000ns 3.100ns 3.300ns } { 0.000ns 10.300ns 2.000ns 2.000ns 2.700ns 2.700ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.500 ns" { opt1 optTemp1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.500 ns" { opt1 {} opt1~out {} optTemp1 {} } { 0.000ns 0.000ns 7.200ns } { 0.000ns 2.900ns 2.400ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 28 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 12:09:08 2022 " "Info: Processing ended: Tue Jun 14 12:09:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
