#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec 22 23:04:18 2018
# Process ID: 23388
# Current directory: F:/REP/CO2018/PCI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent232 F:\REP\CO2018\PCI\PCI.xpr
# Log file: F:/REP/CO2018/PCI/vivado.log
# Journal file: F:/REP/CO2018/PCI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/REP/CO2018/PCI/PCI.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 896.426 ; gain = 153.008
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 923.707 ; gain = 12.063
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 943.371 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top tb_arbiter_FCFS [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arbiter_FCFS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arbiter_FCFS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_arbiter_FCFS_behav xil_defaultlib.tb_arbiter_FCFS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-29] arbiter_FCFS expects 5 arguments [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:1402]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arbiter_FCFS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arbiter_FCFS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_arbiter_FCFS_behav xil_defaultlib.tb_arbiter_FCFS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.tb_arbiter_FCFS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arbiter_FCFS_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim/xsim.dir/tb_arbiter_FCFS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim/xsim.dir/tb_arbiter_FCFS_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Dec 22 23:17:55 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 22 23:17:55 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 945.320 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arbiter_FCFS_behav -key {Behavioral:sim_1:Functional:tb_arbiter_FCFS} -tclbatch {tb_arbiter_FCFS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arbiter_FCFS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 REQ = xxxxxxxx  FRAME = 1  GNT = xxxxxxxx  RST = 0 EN=z
                   5 REQ = xxxxxxxx  FRAME = 1  GNT = 11111111  RST = 0 EN=z
                  12 REQ = xxxxxxxx  FRAME = 1  GNT = 11111111  RST = 1 EN=z
                  13 REQ = 11111101  FRAME = 1  GNT = 11111111  RST = 1 EN=z
                  20 REQ = 11111101  FRAME = 1  GNT = 11111101  RST = 1 EN=z
                  23 REQ = 11110101  FRAME = 1  GNT = 11111101  RST = 1 EN=z
                  25 REQ = 11110101  FRAME = 0  GNT = 11111101  RST = 1 EN=z
                  33 REQ = 10010111  FRAME = 0  GNT = 11111101  RST = 1 EN=z
                  43 REQ = 10010110  FRAME = 1  GNT = 11111101  RST = 1 EN=z
                  50 REQ = 10010110  FRAME = 0  GNT = 11111101  RST = 1 EN=z
                  53 REQ = 10011110  FRAME = 0  GNT = 11111101  RST = 1 EN=z
                  63 REQ = 10111010  FRAME = 1  GNT = 11111101  RST = 1 EN=z
                  70 REQ = 10111010  FRAME = 1  GNT = 10111111  RST = 1 EN=z
                  73 REQ = 11111010  FRAME = 1  GNT = 10111111  RST = 1 EN=z
                  75 REQ = 11111010  FRAME = 0  GNT = 10111111  RST = 1 EN=z
                  83 REQ = 11111011  FRAME = 0  GNT = 10111111  RST = 1 EN=z
                  93 REQ = 11111111  FRAME = 0  GNT = 10111111  RST = 1 EN=z
                 100 REQ = 11111111  FRAME = 1  GNT = 11111111  RST = 1 EN=z
                 125 REQ = 11111111  FRAME = 0  GNT = 11111111  RST = 1 EN=z
                 150 REQ = 11111111  FRAME = 1  GNT = 11111111  RST = 1 EN=z
                 175 REQ = 11111111  FRAME = 0  GNT = 11111111  RST = 1 EN=z
                 200 REQ = 11111111  FRAME = 1  GNT = 11111111  RST = 1 EN=z
                 225 REQ = 11111111  FRAME = 0  GNT = 11111111  RST = 1 EN=z
                 250 REQ = 11111111  FRAME = 1  GNT = 11111111  RST = 1 EN=z
                 275 REQ = 11111111  FRAME = 0  GNT = 11111111  RST = 1 EN=z
                 300 REQ = 11111111  FRAME = 1  GNT = 11111111  RST = 1 EN=z
                 325 REQ = 11111111  FRAME = 0  GNT = 11111111  RST = 1 EN=z
                 350 REQ = 11111111  FRAME = 1  GNT = 11111111  RST = 1 EN=z
                 375 REQ = 11111111  FRAME = 0  GNT = 11111111  RST = 1 EN=z
                 400 REQ = 11111111  FRAME = 1  GNT = 11111111  RST = 1 EN=z
                 425 REQ = 11111111  FRAME = 0  GNT = 11111111  RST = 1 EN=z
                 450 REQ = 11111111  FRAME = 1  GNT = 11111111  RST = 1 EN=z
                 475 REQ = 11111111  FRAME = 0  GNT = 11111111  RST = 1 EN=z
                 500 REQ = 11111111  FRAME = 1  GNT = 11111111  RST = 1 EN=z
                 525 REQ = 11111111  FRAME = 0  GNT = 11111111  RST = 1 EN=z
                 550 REQ = 11111111  FRAME = 1  GNT = 11111111  RST = 1 EN=z
                 575 REQ = 11111111  FRAME = 0  GNT = 11111111  RST = 1 EN=z
                 600 REQ = 11111111  FRAME = 1  GNT = 11111111  RST = 1 EN=z
                 625 REQ = 11111111  FRAME = 0  GNT = 11111111  RST = 1 EN=z
                 650 REQ = 11111111  FRAME = 1  GNT = 11111111  RST = 1 EN=z
                 675 REQ = 11111111  FRAME = 0  GNT = 11111111  RST = 1 EN=z
                 700 REQ = 11111111  FRAME = 1  GNT = 11111111  RST = 1 EN=z
                 725 REQ = 11111111  FRAME = 0  GNT = 11111111  RST = 1 EN=z
                 750 REQ = 11111111  FRAME = 1  GNT = 11111111  RST = 1 EN=z
                 775 REQ = 11111111  FRAME = 0  GNT = 11111111  RST = 1 EN=z
                 800 REQ = 11111111  FRAME = 1  GNT = 11111111  RST = 1 EN=z
                 825 REQ = 11111111  FRAME = 0  GNT = 11111111  RST = 1 EN=z
                 850 REQ = 11111111  FRAME = 1  GNT = 11111111  RST = 1 EN=z
                 875 REQ = 11111111  FRAME = 0  GNT = 11111111  RST = 1 EN=z
                 900 REQ = 11111111  FRAME = 1  GNT = 11111111  RST = 1 EN=z
                 925 REQ = 11111111  FRAME = 0  GNT = 11111111  RST = 1 EN=z
                 950 REQ = 11111111  FRAME = 1  GNT = 11111111  RST = 1 EN=z
                 975 REQ = 11111111  FRAME = 0  GNT = 11111111  RST = 1 EN=z
                1000 REQ = 11111111  FRAME = 1  GNT = 11111111  RST = 1 EN=z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arbiter_FCFS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 954.418 ; gain = 9.098
set_property top PCI_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:687]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:688]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:689]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:690]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:691]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:692]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:693]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:694]
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 8 into MEGA_MIND is out of bounds [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:694]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 8 into MEGA_MIND is out of bounds [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:695]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 8 into MEGA_MIND is out of bounds [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:695]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 8 into MEGA_MIND is out of bounds [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:695]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 8 into MEGA_MIND is out of bounds [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:695]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 978.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 978.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_sim simulation_7
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 978.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 978.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 978.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ON_OFF [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:1152]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PCI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PCI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2458] undeclared symbol Output0, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:42]
INFO: [VRFC 10-2458] undeclared symbol Output1, assumed default net type wire [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:43]
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-311] analyzing module tb_arbiter_FCFS
INFO: [VRFC 10-311] analyzing module PCI_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PCI_tb_behav xil_defaultlib.PCI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ON_OFF [F:/REP/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v:1152]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PCI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/REP/CO2018/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PCI_tb_behav -key {Behavioral:sim_1:Functional:PCI_tb} -tclbatch {PCI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source PCI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PCI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
