

================================================================
== Vitis HLS Report for 'softmax_error_propagation_10u_128u_Pipeline_input'
================================================================
* Date:           Thu Oct 20 03:40:32 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        softmax_10_bp
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      150|      150|  1.500 us|  1.500 us|  150|  150|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- input   |      148|      148|        22|          1|          1|   128|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.27>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input = alloca i32 1"   --->   Operation 25 'alloca' 'input' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i320 %weights"   --->   Operation 26 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %softmax_input_error_stream16, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%output_error_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_error_load_9"   --->   Operation 28 'read' 'output_error_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%output_error_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_error_load_8"   --->   Operation 29 'read' 'output_error_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_error_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_error_load_7"   --->   Operation 30 'read' 'output_error_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%output_error_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_error_load_6"   --->   Operation 31 'read' 'output_error_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%output_error_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_error_load_5"   --->   Operation 32 'read' 'output_error_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%output_error_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_error_load_4"   --->   Operation 33 'read' 'output_error_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%output_error_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_error_load_3"   --->   Operation 34 'read' 'output_error_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%output_error_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_error_load_2"   --->   Operation 35 'read' 'output_error_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%output_error_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_error_load_1"   --->   Operation 36 'read' 'output_error_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%output_error_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_error_load"   --->   Operation 37 'read' 'output_error_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %input"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc18"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%input_1 = load i8 %input" [softmax_10_bp/src/softmax_10_bp.cpp:39]   --->   Operation 40 'load' 'input_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.84ns)   --->   "%icmp_ln39 = icmp_eq  i8 %input_1, i8 128" [softmax_10_bp/src/softmax_10_bp.cpp:39]   --->   Operation 41 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.76ns)   --->   "%add_ln39 = add i8 %input_1, i8 1" [softmax_10_bp/src/softmax_10_bp.cpp:39]   --->   Operation 43 'add' 'add_ln39' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc18.split, void %for.end23.exitStub" [softmax_10_bp/src/softmax_10_bp.cpp:39]   --->   Operation 44 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i8 %input_1" [softmax_10_bp/src/softmax_10_bp.cpp:39]   --->   Operation 45 'zext' 'zext_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i320 %weights, i64 0, i64 %zext_ln39" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 46 'getelementptr' 'weights_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%weights_load = load i7 %weights_addr" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 47 'load' 'weights_load' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 320> <Depth = 128> <RAM>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln39 = store i8 %add_ln39, i8 %input" [softmax_10_bp/src/softmax_10_bp.cpp:39]   --->   Operation 48 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 49 [1/2] (1.23ns)   --->   "%weights_load = load i7 %weights_addr" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 49 'load' 'weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 320> <Depth = 128> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i320 %weights_load" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 50 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %weights_load, i32 32, i32 63" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 51 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %weights_load, i32 64, i32 95" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 52 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %weights_load, i32 96, i32 127" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 53 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %weights_load, i32 128, i32 159" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 54 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %weights_load, i32 160, i32 191" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 55 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %weights_load, i32 192, i32 223" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 56 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %weights_load, i32 224, i32 255" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 57 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %weights_load, i32 256, i32 287" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 58 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %weights_load, i32 288, i32 319" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 59 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln45 = bitcast i32 %trunc_ln45" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 60 'bitcast' 'bitcast_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [3/3] (7.01ns)   --->   "%sum = fmul i32 %output_error_load_read, i32 %bitcast_ln45" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 61 'fmul' 'sum' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln45_1 = bitcast i32 %tmp_s" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 62 'bitcast' 'bitcast_ln45_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [3/3] (7.01ns)   --->   "%mul_1 = fmul i32 %output_error_load_1_read, i32 %bitcast_ln45_1" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 63 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln45_2 = bitcast i32 %tmp_1" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 64 'bitcast' 'bitcast_ln45_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [3/3] (7.01ns)   --->   "%mul_2 = fmul i32 %output_error_load_2_read, i32 %bitcast_ln45_2" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 65 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln45_3 = bitcast i32 %tmp_2" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 66 'bitcast' 'bitcast_ln45_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [3/3] (7.01ns)   --->   "%mul_3 = fmul i32 %output_error_load_3_read, i32 %bitcast_ln45_3" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 67 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln45_4 = bitcast i32 %tmp_3" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 68 'bitcast' 'bitcast_ln45_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [3/3] (7.01ns)   --->   "%mul_4 = fmul i32 %output_error_load_4_read, i32 %bitcast_ln45_4" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 69 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln45_5 = bitcast i32 %tmp_4" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 70 'bitcast' 'bitcast_ln45_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [3/3] (7.01ns)   --->   "%mul_5 = fmul i32 %output_error_load_5_read, i32 %bitcast_ln45_5" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 71 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln45_6 = bitcast i32 %tmp_5" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 72 'bitcast' 'bitcast_ln45_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [3/3] (7.01ns)   --->   "%mul_6 = fmul i32 %output_error_load_6_read, i32 %bitcast_ln45_6" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 73 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln45_7 = bitcast i32 %tmp_6" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 74 'bitcast' 'bitcast_ln45_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [3/3] (7.01ns)   --->   "%mul_7 = fmul i32 %output_error_load_7_read, i32 %bitcast_ln45_7" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 75 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln45_8 = bitcast i32 %tmp_7" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 76 'bitcast' 'bitcast_ln45_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [3/3] (7.01ns)   --->   "%mul_8 = fmul i32 %output_error_load_8_read, i32 %bitcast_ln45_8" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 77 'fmul' 'mul_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln45_9 = bitcast i32 %tmp_8" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 78 'bitcast' 'bitcast_ln45_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [3/3] (7.01ns)   --->   "%mul_9 = fmul i32 %output_error_load_9_read, i32 %bitcast_ln45_9" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 79 'fmul' 'mul_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 80 [2/3] (7.01ns)   --->   "%sum = fmul i32 %output_error_load_read, i32 %bitcast_ln45" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 80 'fmul' 'sum' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %output_error_load_1_read, i32 %bitcast_ln45_1" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 81 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %output_error_load_2_read, i32 %bitcast_ln45_2" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 82 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %output_error_load_3_read, i32 %bitcast_ln45_3" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 83 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %output_error_load_4_read, i32 %bitcast_ln45_4" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 84 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [2/3] (7.01ns)   --->   "%mul_5 = fmul i32 %output_error_load_5_read, i32 %bitcast_ln45_5" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 85 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [2/3] (7.01ns)   --->   "%mul_6 = fmul i32 %output_error_load_6_read, i32 %bitcast_ln45_6" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 86 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [2/3] (7.01ns)   --->   "%mul_7 = fmul i32 %output_error_load_7_read, i32 %bitcast_ln45_7" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 87 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [2/3] (7.01ns)   --->   "%mul_8 = fmul i32 %output_error_load_8_read, i32 %bitcast_ln45_8" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 88 'fmul' 'mul_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [2/3] (7.01ns)   --->   "%mul_9 = fmul i32 %output_error_load_9_read, i32 %bitcast_ln45_9" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 89 'fmul' 'mul_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 90 [1/3] (7.01ns)   --->   "%sum = fmul i32 %output_error_load_read, i32 %bitcast_ln45" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 90 'fmul' 'sum' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %output_error_load_1_read, i32 %bitcast_ln45_1" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 91 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %output_error_load_2_read, i32 %bitcast_ln45_2" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 92 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %output_error_load_3_read, i32 %bitcast_ln45_3" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 93 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %output_error_load_4_read, i32 %bitcast_ln45_4" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 94 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/3] (7.01ns)   --->   "%mul_5 = fmul i32 %output_error_load_5_read, i32 %bitcast_ln45_5" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 95 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/3] (7.01ns)   --->   "%mul_6 = fmul i32 %output_error_load_6_read, i32 %bitcast_ln45_6" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 96 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/3] (7.01ns)   --->   "%mul_7 = fmul i32 %output_error_load_7_read, i32 %bitcast_ln45_7" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 97 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/3] (7.01ns)   --->   "%mul_8 = fmul i32 %output_error_load_8_read, i32 %bitcast_ln45_8" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 98 'fmul' 'mul_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/3] (7.01ns)   --->   "%mul_9 = fmul i32 %output_error_load_9_read, i32 %bitcast_ln45_9" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 99 'fmul' 'mul_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 100 [4/4] (6.43ns)   --->   "%tmp2 = fadd i32 %sum, i32 %mul_1" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 100 'fadd' 'tmp2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [4/4] (6.43ns)   --->   "%tmp4 = fadd i32 %mul_3, i32 %mul_4" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 101 'fadd' 'tmp4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [4/4] (6.43ns)   --->   "%tmp6 = fadd i32 %mul_5, i32 %mul_6" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 102 'fadd' 'tmp6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [4/4] (6.43ns)   --->   "%tmp8 = fadd i32 %mul_8, i32 %mul_9" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 103 'fadd' 'tmp8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 104 [3/4] (6.43ns)   --->   "%tmp2 = fadd i32 %sum, i32 %mul_1" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 104 'fadd' 'tmp2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [3/4] (6.43ns)   --->   "%tmp4 = fadd i32 %mul_3, i32 %mul_4" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 105 'fadd' 'tmp4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [3/4] (6.43ns)   --->   "%tmp6 = fadd i32 %mul_5, i32 %mul_6" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 106 'fadd' 'tmp6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [3/4] (6.43ns)   --->   "%tmp8 = fadd i32 %mul_8, i32 %mul_9" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 107 'fadd' 'tmp8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 108 [2/4] (6.43ns)   --->   "%tmp2 = fadd i32 %sum, i32 %mul_1" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 108 'fadd' 'tmp2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [2/4] (6.43ns)   --->   "%tmp4 = fadd i32 %mul_3, i32 %mul_4" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 109 'fadd' 'tmp4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [2/4] (6.43ns)   --->   "%tmp6 = fadd i32 %mul_5, i32 %mul_6" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 110 'fadd' 'tmp6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [2/4] (6.43ns)   --->   "%tmp8 = fadd i32 %mul_8, i32 %mul_9" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 111 'fadd' 'tmp8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 112 [1/4] (6.43ns)   --->   "%tmp2 = fadd i32 %sum, i32 %mul_1" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 112 'fadd' 'tmp2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/4] (6.43ns)   --->   "%tmp4 = fadd i32 %mul_3, i32 %mul_4" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 113 'fadd' 'tmp4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/4] (6.43ns)   --->   "%tmp6 = fadd i32 %mul_5, i32 %mul_6" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 114 'fadd' 'tmp6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/4] (6.43ns)   --->   "%tmp8 = fadd i32 %mul_8, i32 %mul_9" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 115 'fadd' 'tmp8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 116 [4/4] (6.43ns)   --->   "%tmp3 = fadd i32 %tmp4, i32 %mul_2" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 116 'fadd' 'tmp3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [4/4] (6.43ns)   --->   "%tmp7 = fadd i32 %tmp8, i32 %mul_7" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 117 'fadd' 'tmp7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 118 [3/4] (6.43ns)   --->   "%tmp3 = fadd i32 %tmp4, i32 %mul_2" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 118 'fadd' 'tmp3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [3/4] (6.43ns)   --->   "%tmp7 = fadd i32 %tmp8, i32 %mul_7" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 119 'fadd' 'tmp7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 120 [2/4] (6.43ns)   --->   "%tmp3 = fadd i32 %tmp4, i32 %mul_2" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 120 'fadd' 'tmp3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [2/4] (6.43ns)   --->   "%tmp7 = fadd i32 %tmp8, i32 %mul_7" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 121 'fadd' 'tmp7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 122 [1/4] (6.43ns)   --->   "%tmp3 = fadd i32 %tmp4, i32 %mul_2" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 122 'fadd' 'tmp3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/4] (6.43ns)   --->   "%tmp7 = fadd i32 %tmp8, i32 %mul_7" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 123 'fadd' 'tmp7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 124 [4/4] (6.43ns)   --->   "%tmp1 = fadd i32 %tmp3, i32 %tmp2" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 124 'fadd' 'tmp1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [4/4] (6.43ns)   --->   "%tmp5 = fadd i32 %tmp7, i32 %tmp6" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 125 'fadd' 'tmp5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 126 [3/4] (6.43ns)   --->   "%tmp1 = fadd i32 %tmp3, i32 %tmp2" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 126 'fadd' 'tmp1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [3/4] (6.43ns)   --->   "%tmp5 = fadd i32 %tmp7, i32 %tmp6" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 127 'fadd' 'tmp5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 128 [2/4] (6.43ns)   --->   "%tmp1 = fadd i32 %tmp3, i32 %tmp2" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 128 'fadd' 'tmp1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [2/4] (6.43ns)   --->   "%tmp5 = fadd i32 %tmp7, i32 %tmp6" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 129 'fadd' 'tmp5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 130 [1/4] (6.43ns)   --->   "%tmp1 = fadd i32 %tmp3, i32 %tmp2" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 130 'fadd' 'tmp1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 131 [1/4] (6.43ns)   --->   "%tmp5 = fadd i32 %tmp7, i32 %tmp6" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 131 'fadd' 'tmp5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 132 [4/4] (6.43ns)   --->   "%sum_1 = fadd i32 %tmp5, i32 %tmp1" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 132 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 133 [3/4] (6.43ns)   --->   "%sum_1 = fadd i32 %tmp5, i32 %tmp1" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 133 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 134 [2/4] (6.43ns)   --->   "%sum_1 = fadd i32 %tmp5, i32 %tmp1" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 134 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 135 [1/4] (6.43ns)   --->   "%sum_1 = fadd i32 %tmp5, i32 %tmp1" [softmax_10_bp/src/softmax_10_bp.cpp:45]   --->   Operation 135 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 141 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 1.83>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17" [softmax_10_bp/src/softmax_10_bp.cpp:41]   --->   Operation 136 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [softmax_10_bp/src/softmax_10_bp.cpp:42]   --->   Operation 137 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %sum_1" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 138 'bitcast' 'bitcast_ln174' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %softmax_input_error_stream16, i32 %bitcast_ln174" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 139 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc18" [softmax_10_bp/src/softmax_10_bp.cpp:39]   --->   Operation 140 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.28ns
The critical path consists of the following:
	'alloca' operation ('input') [13]  (0 ns)
	'load' operation ('input', softmax_10_bp/src/softmax_10_bp.cpp:39) on local variable 'input' [29]  (0 ns)
	'getelementptr' operation ('weights_addr', softmax_10_bp/src/softmax_10_bp.cpp:45) [38]  (0 ns)
	'load' operation ('weights_load', softmax_10_bp/src/softmax_10_bp.cpp:45) on array 'weights' [39]  (1.24 ns)
	blocking operation 0.039 ns on control path)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('weights_load', softmax_10_bp/src/softmax_10_bp.cpp:45) on array 'weights' [39]  (1.24 ns)

 <State 3>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('sum', softmax_10_bp/src/softmax_10_bp.cpp:45) [42]  (7.02 ns)

 <State 4>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('sum', softmax_10_bp/src/softmax_10_bp.cpp:45) [42]  (7.02 ns)

 <State 5>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('sum', softmax_10_bp/src/softmax_10_bp.cpp:45) [42]  (7.02 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', softmax_10_bp/src/softmax_10_bp.cpp:45) [70]  (6.44 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', softmax_10_bp/src/softmax_10_bp.cpp:45) [70]  (6.44 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', softmax_10_bp/src/softmax_10_bp.cpp:45) [70]  (6.44 ns)

 <State 9>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', softmax_10_bp/src/softmax_10_bp.cpp:45) [70]  (6.44 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp3', softmax_10_bp/src/softmax_10_bp.cpp:45) [72]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp3', softmax_10_bp/src/softmax_10_bp.cpp:45) [72]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp3', softmax_10_bp/src/softmax_10_bp.cpp:45) [72]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp3', softmax_10_bp/src/softmax_10_bp.cpp:45) [72]  (6.44 ns)

 <State 14>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp1', softmax_10_bp/src/softmax_10_bp.cpp:45) [73]  (6.44 ns)

 <State 15>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp1', softmax_10_bp/src/softmax_10_bp.cpp:45) [73]  (6.44 ns)

 <State 16>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp1', softmax_10_bp/src/softmax_10_bp.cpp:45) [73]  (6.44 ns)

 <State 17>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp1', softmax_10_bp/src/softmax_10_bp.cpp:45) [73]  (6.44 ns)

 <State 18>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', softmax_10_bp/src/softmax_10_bp.cpp:45) [78]  (6.44 ns)

 <State 19>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', softmax_10_bp/src/softmax_10_bp.cpp:45) [78]  (6.44 ns)

 <State 20>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', softmax_10_bp/src/softmax_10_bp.cpp:45) [78]  (6.44 ns)

 <State 21>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', softmax_10_bp/src/softmax_10_bp.cpp:45) [78]  (6.44 ns)

 <State 22>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'softmax_input_error_stream16' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [80]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
