---
sort: 2
---
# TSMC 28 åç«¯å¸¸è§é—®é¢˜

**Author:** Yujiang Guan 	**Created Date:** 2022-06-29

|Version|Author|Modified|Contents|
| ---------| ---------| ------------| ----------------------------|
|1.0|YJ-Guan|2022-06-29|First Version|
|1.1|YJ-Guan|2023-06-06|Markdown Version, Uploaded|

â€

### 1. **Metal Optionä¸º1p10_5X2Y2R**

45nmï¼Œç‰¹å¾å°ºå¯¸

1P10M, 1 poly 10 metal

X Y Z U éƒ½æŒ‡çš„æ˜¯åšåº¦ï¼Œæ¯”å¦‚è¯´Xæ˜¯2å€M1åšåº¦ï¼ŒYæ˜¯4å€M1åšåº¦

6X1Y1Z1U æŒ‡çš„æ˜¯M2-M7æ˜¯Xçš„åšåº¦ï¼ŒM8æ˜¯Yçš„åšåº¦ï¼ŒM9æ˜¯Zçš„åšåº¦ï¼ŒM10æ˜¯Uçš„åšåº¦

ğŸ”´**Warningï¼šè°ƒç”¨çš„æ–‡ä»¶ä¸€å®šè¦æ³¨æ„Metal Optionæ˜¯å¦æ­£ç¡®ï¼ŒåŒ…æ‹¬DRC LVSæ–‡ä»¶ä¸­çš„Metal Optioné€‰é¡¹**

â€

### 2. **HVH/VHV â†’ Routing Tracksæ–¹å‘**

è¿™é‡Œæˆ‘ä»¬ä½¿ç”¨HVHçš„ç‰ˆæœ¬ï¼Œåœ¨APRæ–‡ä»¶å¤¹çš„ techFileä¸­æœ‰ç”Ÿæˆå¥½çš„ç‰ˆæœ¬ï¼Œ

`Path@VLSI-04:`

â€‹`/workspace/home/guanyj/SSCNN/APR/techFile/tsmcn28_10lm5X2Y2RUTRDL.tlef`â€‹

##### 2.1 **.tlef fileç”¨äºå®šä¹‰Site/Trackï¼ŒInnovus DRC Check, Innovusæ€ä¹ˆè¯»å…¥.tlef?**

tlefå³tech lef

ğŸ”´**Warningï¼š**åœ¨Innovusä¸­æ³¨æ„ **tlefè¦å…ˆäºå…¶ä»–lefè¯»å–ï¼Œ**å¦åˆ™ä¼šæŠ¥é”™

/workspace/technology/tsmc28/28HPC+RF/APR_Tech/Cadence/tn28clpr002e1_1_9_1a/PRTF_EDI_28nm_Cad_V19_1a/PR_tech

â€

##### 2.2 **éœ€è¦è‡ªå·±ç”Ÿæˆ.tlef? â€‹**

å¯å‚è€ƒï¼š[**https://blog.csdn.net/graymount/article/details/120806691**](https://blog.csdn.net/graymount/article/details/120806691)

æ³¨æ„è®¾ç½®**7 Track**ï¼ŒåŒæ—¶Std Cellé‡Œå†™åˆ°**â€‹ Poly Pinch=140**ï¼Œå‚è€ƒ/workspace/home/guanyj/SSCNN/APR/techFile/readme

å·²ç»ç”Ÿæˆå¥½çš„åœ¨è¿™é‡Œ

â€‹`Path@VLSI-04:`

`/workspace/home/guanyj/SSCNN/APR/techFile/tsmcn28_10lm5X2Y2RUTRDL.tlef â€‹`â€‹

å¦‚æœéœ€è¦ï¼ˆæˆ–è€…æƒ³ä½“éªŒï¼‰è‡ªå·±ç”Ÿæˆ.tlefçš„æµç¨‹ï¼Œå¯å‚è€ƒå¦‚ä¸‹æŒ‡ä»¤(`Path@VLSI-04:`â€‹)ï¼š

 `/workspace/technology/tsmc28/28HPC+RF/APR_Tech/Cadence/tn28clpr002e1_1_9_1a/PRTF_EDI_28nm_Cad_V19_1a/GenPRTF.tcl â€‹`â€‹

â€‹`tclsh GenPRTF.tcl -InputPRTF PR_tech/Cadence/LefHeader/HVH/tsmcn28_10lm5X2Y2RUTRDL.tlef -CellHeight 7 -VRP 0.14`â€‹

â€

### 3. **DRC  Manualè·¯å¾„**

â€‹â€‹`Path@VLSI-04:/materials/technology/tsmc28/28HPC+RF/DRM_and_Sealring/tn28cldr002_2_1/TN28CLDR002_2_1.pdf`â€‹

â€

### 4. **SRAMæ–¹å‘å¿…é¡»å’ŒStdæ–¹å‘ä¿æŒä¸€è‡´ï¼ŒR0å³ä¸ºç‰ˆå›¾ä¸­çš„æ–¹å‘**

ä¸‹å›¾æ¥è‡ªï¼š

> /workspace/technology/tsmc28/TSMC_28_IP/SRAM_Macros/tsn28hpcpl2spsrammacros_180a/tsn28hpcpl2spsrammacros_180a_doc/sram/Documentation/documents/tsn28hpcpl2spsrammacros_180a/DB_TSN28HPCPL2SPSRAMMACROS_180A.pdf

æ³¨æ„Innovusä¸­R0çš„æ–¹å‘å³ä¸Virtuosoç‰ˆå›¾ä¸­æ–¹å‘ä¸€è‡´

ğŸ”´**Warningï¼šæ‰€æœ‰SRAMå¿…é¡»åœ¨Innovusä¸­ä»¥R0æ–¹å‘æ‘†æ”¾**

â€‹![image](assets/image-20230606153011-kxd9h9e.png)â€‹

â€

### 5. **RCWORST_T**

â€‹![image](assets/image-20230606153038-p8t3zry.png)

â€‹

### 6. **CTS Non Default Rule**

â€‹![image](assets/image-20230606153157-tknswen.png "Smart Non-Default Routing for Clock Power Reduction")â€‹

â€‹![image](assets/image-20230606153217-yz2kytx.png "STD_Cell/Release_note")

â€

### 7. **WELLTAPæ‘†æ”¾è·ç¦»**

â€‹![image](assets/image-20230606153246-y4tes1p.png)â€‹

â€‹![image](assets/image-20230606153259-1u8sqhl.png)

æ ¹æ®std cell app noteï¼Œ7T cell height = 0.7ï¼Œ DRC Ruleä¸­LUP.6=33

è®¡ç®—å¾—åˆ°S=32.992umï¼Œ2S=65.985ï¼ŒM2 Route Pitch = 0.1(in .tlef file)ï¼Œ**æ‰€ä»¥WELLTAPæœ€å°é—´éš”å–60um**

ğŸ”´**Warningï¼šä¸ºæ»¡è¶³DRCè¦æ±‚ï¼ŒWELLTAPæœ€å°é—´éš”å–60umï¼ˆé‡‡ç”¨æ£‹ç›˜æ³•æ‘†æ”¾WELLTAPï¼‰**

â€

### 8. **Sealing Ring**

æ ¹æ®DRC Manualä¸­ï¼ŒSection 4.5.65ï¼Œå››è¾¹éœ€è¦ç•™å‡º24umç»™SealRingï¼Œé€‰ç”¨MRç‰ˆæœ¬GDSï¼ŒCORNERåº”åˆšå¥½å¡åœ¨REFå±‚è¾¹ç¼˜ï¼ˆçº¢è‰²è™šçº¿ï¼‰

/materials/technology/tsmc28/28HPC+RF/DRM_and_Sealring/tn28cldr002_2_1/N28_TSMC_SRDMB_Mr_1P10M_002_20160711_SR_BKM.gds

Virtuosoä¸­ä¸ºCSR1DMY

â€‹![image](assets/image-20230606153406-rukmniw.png)  
  
â€‹![image](assets/image-20230606153418-5tjn6ff.png "Seal Ring æ‘†æ”¾è§„åˆ™ï¼Œå‡ºè‡ªDRC PDF")

#### 8.1 **SealRingçš„è¾¹æ€ä¹ˆåŠ ï¼Ÿ**

USCRNå’ŒUCSRN_NOVIAæ€ä¹ˆåŠ ï¼ŸUCSRN_NOVIAæœ‰VIAé‚£ä¸€ä¾§è¦å¯¹é½USCRNé˜µåˆ—ï¼Œä¸ºäº†é¿å…Viaé‡å çš„DRCï¼›USCRN_NOVIAå³ä½¿å®Œå…¨å’ŒCorneré‡å ä¹Ÿå¯ä»¥ï¼Œå‰ææ˜¯åˆ«ç”¨æœ‰Viaçš„é‚£ä¸€è¾¹å¯¹ç€Cornerï¼ŒprBoundryå±‚å’ŒSEALRING dr2å±‚è¦å¯¹é½

â€‹![image](assets/image-20230606153510-8xsnula.png)

â€

â€‹â€‹

### 9. **Stripeåˆ°Followpinä¹‹é—´çš„Viaéœ€è¦æ‰‹åŠ¨æ›¿æ¢**

/materials/technology/tsmc28/TSMC_28_IP/STD_CELL/tcbn28hpcplusbwp7t30p140_190a/tcbn28hpcplusbwp7t30p140_190a_rln/digital/Documentation/release_note/GL_TCBN28HPCPLUSBWP7T30P140_190A.pdf

â€‹![](assets/image-20230606153534-w5ysmox.png)â€‹

/workspace/home/guanyj/SSCNN/APR/script/change_via.tcl

V12çš„é€šå­”éœ€è¦ä¸ºBorderlessç±»å‹çš„ï¼Œå¦‚ä¸‹å›¾æ‰€ç¤º

â€‹![](assets/image-20230606153534-1r4cgvl.png)â€‹

å…·ä½“æ–¹æ³•å¯ä»¥ä½¿ç”¨GUIä¸­çš„ Edit-Wire-Add Via ç”Ÿæˆä¸€ä¸ªéœ€è¦æ›¿æ¢çš„é€šå­”ï¼Œæ”¾ç½®ä»¥ååˆ é™¤æ‰ï¼Œä¼šä¿å­˜ä¸€ä¸ªVIAGENå¼€å¤´çš„ä¸´æ—¶é€šå­”ç±»å‹ï¼Œç„¶åè¿›è¡Œæ›¿æ¢

æ›´æ¨èä½¿ç”¨ç±»ä¼¼çš„æŒ‡ä»¤

```tcl
uiSetTool addVia
setViaEdit -cut_layer VIA1

setViaEdit -x_size 0.05
setViaEdit -y_size 0.05
setViaEdit -cols 36
setViaEdit -y_space 0
setViaEdit -x_space 0.08
setViaEdit -x_botenc 0.2
setViaEdit -y_botenc 0.025
setViaEdit -x_topenc 0.2
setViaEdit -y_topenc 0
```

ç”Ÿæˆä¸€ä¸ªé€šå­”ç±»å‹ï¼Œä¹‹åå¯¹é€šå­”è¿›è¡Œæ›¿æ¢

```tcl
editSelect -wires_only 0 -shape FOLLOWPIN

editChangeVia -from VIAGEN12_4 -to EDI_V12_36x1 -selected
```

â€

### 10. **æ³¨æ„T28çš„SRAMè‡ªèº«ä¸å¸¦Power Ringï¼Œéœ€è¦ç»™ä»–æ‰“ç”µæº**

å¯ä»¥ç›´æ¥ç”¨GUI-Add Ringï¼ŒæŠŠoffsetè°ƒæˆè´Ÿçš„ï¼Œåœ¨Set Custom Ringä¸­è°ƒæ•´éœ€è¦çš„è¾¹æ•°ï¼Œå»¶ä¼¸åˆ°Power Ringä¸Š

â€‹â€‹![image](assets/image-20230606164942-x6qiri2.png)â€‹â€‹

* 2022.6.2      Meeting

  â€

  1. ESD Latchup LUP IOçš„DRCå¯ä»¥Waive
  2. DRCéœ€è¦æ£€æŸ¥DRC ANT assumuble rulesï¼Œæäº¤æ—¶éœ€è¦åŒæ—¶æäº¤DRC clearçš„log

â€

### 11. æ€ä¹ˆåŠ Dummy

#### 11.1 **ä½¿ç”¨è„šæœ¬åŠ Dummyï¼ˆæ¨èä½¿ç”¨ï¼‰**

ä¿®æ”¹è„šæœ¬ä¸­çš„gdsè·¯å¾„å’ŒTop Cellåï¼Œè„šæœ¬è·¯å¾„å¦‚ä¸‹ï¼š

â€‹`Path@VLSI-04:/workspace/home/guanyj/iPDK_CRN28HPC+ULL_v1.8_2p2a_20190531/Calibre/dummy_util/Dummy_OD_PO_Calibre_28nm_HP_19b/Dummy_OD_PO_CalibreYE_28nm_HP.19b`â€‹

calibre -drc -hier -turbo Dummy_OD_PO_Calibre_28nm_HP.19b

calibre -drc -hier -turbo  Dummy_Metal_Via_Calibre_28nm.20a

Merge GDSï¼š

a.åœ¨cshç»ˆç«¯æ•²å…¥ calibredrv -shell

b.è¾“å…¥layout filemerge -in DODPO.gds -in DM.gds -in /workspace/home/guanyj/SSCNN/layout/Top_SR.gds -out Top_SR_Dummy.gds -createtop Top_SR_Dummy

â€

#### 11.2 ç”¨TSMC UtilityåŠ Dummy (ä¸å»ºè®®ç”¨ï¼Œä¼šå‡ºé”™)

â€‹![image](assets/image-20230606153807-l2bwmlo.png)â€‹

ç‚¹ä¸€ä¸‹Fileå¯ä»¥æ¿€æ´»TSMC PDK Toolsï¼Œé€‰Insertion Utilityåï¼Œåˆ°/iPDK_CRN28HPC+ULL_v1.8_2p2a_20190531/skill/Dummy_insertion_utility/Calibre/Dummy_Metal_Via_Calibre_28nm_V20a/Dummy_Metal_Via_Calibre_28nm.20aä¸­æ ¹æ®1P10M5X2Y2Ræ‰“å¼€éœ€è¦dummyçš„å±‚ï¼ˆæ¯æ¬¡å¯åŠ¨Utilityé€‰é¡¹éƒ½ä¼šé‡ç½®ï¼ç°åœ¨æ¯æ¬¡åˆ·æ–°éƒ½é…ç½®å¥½äº†æ˜¯1P10Mï¼‰

â€

â€

### 12. Calibre DRCæ£€æŸ¥å‡ºç°CIC(EFP.M2.S1) in FA1D0BWP7T30P140UHVT

æ‰‹åŠ¨è¿çº¿ï¼Œé‡‡ç”¨å¦‚ä¸‹æ–¹æ¡ˆä¿®å¤

â€‹![image](assets/image-20230606153905-p54cfzw.png)â€‹

â€

### 13. LVSæ—¶æŠ¥XgCGorçš„æ‰¾ä¸åˆ°

å¯ä»¥ç›´æ¥å»cdlé‡ŒæŠŠå¯¹åº”çš„ç»™æ³¨é‡Šæ‰ï¼Œè¿™äº›æ¨¡å—éƒ½æ˜¯ç©ºçš„

â€

### 14. LVSè¦æ³¨æ„éœ€è¦æ‰‹åŠ¨åŠ ç”µæºçš„Pin Textï¼Œå¦‚VDD1,VDDPST,VDD2ç­‰

â€

### 15. DRCæ—¶ï¼Œå¦‚æœæ˜¯Cellçº§è®¾è®¡ï¼Œéœ€è¦å…³æ‰ä»¥ä¸‹Optionï¼Œæ•´ç‰‡è®¾è®¡åˆ™éœ€è¦æ‰“å¼€

//#DEFINE FULL_CHIP                       // Turn on for chip level design

//#DEFINE WITH_SEALRING                   // Turn on if Seal-Ring is already added in chip layout

DRCæ–‡ä»¶å‚è€ƒï¼š/workspace/home/guanyj/TSMC28_Rules/DRCï¼Œ

ğŸ”´**Warningï¼šæ³¨æ„æµç‰‡æ—¶ï¼Œcalibre.drc, ANT, WIRE_BONDéƒ½éœ€è¦è·‘**

â€

* SPICEæ¨¡å‹çš„æ–‡æ¡£åœ¨ï¼š

/materials/technology/tsmc28/28HPC+RF/PDK/TSMC_iPDK/tn28crsp029w1_1_8_2p2a/iPDK_CRN28HPC+ULL_v1.8_2p2a_20190531_all/PDK_doc/TSMC_DOC_WM/model/1d8
