{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725636721557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725636721557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  6 12:32:01 2024 " "Processing started: Fri Sep  6 12:32:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725636721557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636721557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sram_CIC -c Sram_CIC " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sram_CIC -c Sram_CIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636721557 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725636721816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725636721816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gaspar/documents/github/proyecto_final_dome/camara/programador/programador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gaspar/documents/github/proyecto_final_dome/camara/programador/programador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programador-rtl " "Found design unit 1: programador-rtl" {  } { { "../../Camara/programador/programador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/programador.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727014 ""} { "Info" "ISGN_ENTITY_NAME" "1 programador " "Found entity 1: programador" {  } { { "../../Camara/programador/programador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/programador.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636727014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gaspar/documents/github/proyecto_final_dome/camara/programador/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gaspar/documents/github/proyecto_final_dome/camara/programador/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-rtl " "Found design unit 1: controlador-rtl" {  } { { "../../Camara/programador/controlador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/controlador.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727016 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "../../Camara/programador/controlador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/controlador.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636727016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gaspar/documents/github/proyecto_final_dome/camara/programador/programador_controlador_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/gaspar/documents/github/proyecto_final_dome/camara/programador/programador_controlador_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Programador_controlador_block " "Found entity 1: Programador_controlador_block" {  } { { "../../Camara/programador/Programador_controlador_block.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/Programador_controlador_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636727017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-behav " "Found design unit 1: sram-behav" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727019 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636727019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "capture_input_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file capture_input_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Capture_Input_Controller-arch " "Found design unit 1: Capture_Input_Controller-arch" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Capture_Input_Controller.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727020 ""} { "Info" "ISGN_ENTITY_NAME" "1 Capture_Input_Controller " "Found entity 1: Capture_Input_Controller" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Capture_Input_Controller.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636727020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-arch " "Found design unit 1: divisor-arch" {  } { { "divisor.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/divisor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727021 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/divisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636727021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_sram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_sram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIC_SRAM_controller-rtl " "Found design unit 1: CIC_SRAM_controller-rtl" {  } { { "CIC_SRAM_controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727023 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIC_SRAM_controller " "Found entity 1: CIC_SRAM_controller" {  } { { "CIC_SRAM_controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636727023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "todo_junto_optimizado.bdf 1 1 " "Found 1 design units, including 1 entities, in source file todo_junto_optimizado.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 todo_junto_optimizado " "Found entity 1: todo_junto_optimizado" {  } { { "todo_junto_optimizado.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_optimizado.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636727024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_cic_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_cic_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sram_CIC_3-rtl " "Found design unit 1: Sram_CIC_3-rtl" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727025 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sram_CIC_3 " "Found entity 1: Sram_CIC_3" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636727025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "UART_TX.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/UART_TX.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727027 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/UART_TX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636727027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "todo_junto_uart.bdf 1 1 " "Found 1 design units, including 1 entities, in source file todo_junto_uart.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 todo_junto_UART " "Found entity 1: todo_junto_UART" {  } { { "todo_junto_UART.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636727028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_sram_controller_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_sram_controller_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIC_SRAM_controller_UART-rtl " "Found design unit 1: CIC_SRAM_controller_UART-rtl" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727029 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIC_SRAM_controller_UART " "Found entity 1: CIC_SRAM_controller_UART" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636727029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_cic_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_cic_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_CIC_completo-rtl " "Found design unit 1: sram_CIC_completo-rtl" {  } { { "sram_cic_completo.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram_cic_completo.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727031 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram_CIC_completo " "Found entity 1: sram_CIC_completo" {  } { { "sram_cic_completo.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram_cic_completo.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636727031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_sram_controller_uart_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_sram_controller_uart_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIC_SRAM_controller_UART_mod-rtl " "Found design unit 1: CIC_SRAM_controller_UART_mod-rtl" {  } { { "CIC_SRAM_controller_UART_mod.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART_mod.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727032 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIC_SRAM_controller_UART_mod " "Found entity 1: CIC_SRAM_controller_UART_mod" {  } { { "CIC_SRAM_controller_UART_mod.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART_mod.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636727032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "todo_junto_uart_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file todo_junto_uart_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 todo_junto_UART_2 " "Found entity 1: todo_junto_UART_2" {  } { { "todo_junto_UART_2.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636727033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_intermed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_intermed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_intermed-arch " "Found design unit 1: buffer_intermed-arch" {  } { { "buffer_intermed.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/buffer_intermed.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727035 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_intermed " "Found entity 1: buffer_intermed" {  } { { "buffer_intermed.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/buffer_intermed.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636727035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gaspar/documents/github/proyecto_final_dome/pruebas/sram_cic_v2/captura_pixeles.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gaspar/documents/github/proyecto_final_dome/pruebas/sram_cic_v2/captura_pixeles.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 captura_pixeles-arch " "Found design unit 1: captura_pixeles-arch" {  } { { "../sram_cic_v2/captura_pixeles.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/captura_pixeles.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727036 ""} { "Info" "ISGN_ENTITY_NAME" "1 captura_pixeles " "Found entity 1: captura_pixeles" {  } { { "../sram_cic_v2/captura_pixeles.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/captura_pixeles.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725636727036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636727036 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "todo_junto_UART " "Elaborating entity \"todo_junto_UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725636727066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Programador_controlador_block Programador_controlador_block:inst5 " "Elaborating entity \"Programador_controlador_block\" for hierarchy \"Programador_controlador_block:inst5\"" {  } { { "todo_junto_UART.bdf" "inst5" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 432 880 1040 560 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725636727072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador Programador_controlador_block:inst5\|controlador:inst " "Elaborating entity \"controlador\" for hierarchy \"Programador_controlador_block:inst5\|controlador:inst\"" {  } { { "../../Camara/programador/Programador_controlador_block.bdf" "inst" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/Programador_controlador_block.bdf" { { 96 272 432 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725636727076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programador Programador_controlador_block:inst5\|programador:inst1 " "Elaborating entity \"programador\" for hierarchy \"Programador_controlador_block:inst5\|programador:inst1\"" {  } { { "../../Camara/programador/Programador_controlador_block.bdf" "inst1" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/Programador_controlador_block.bdf" { { 112 528 704 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725636727085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst2 " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst2\"" {  } { { "todo_junto_UART.bdf" "inst2" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 432 632 784 512 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725636727091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:inst3 " "Elaborating entity \"sram\" for hierarchy \"sram:inst3\"" {  } { { "todo_junto_UART.bdf" "inst3" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 104 1056 1320 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725636727095 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_RAM_STATE sram.vhd(35) " "Verilog HDL or VHDL warning at sram.vhd(35): object \"S_RAM_STATE\" assigned a value but never read" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725636727095 "|todo_junto_UART|sram:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_READ sram.vhd(38) " "Verilog HDL or VHDL warning at sram.vhd(38): object \"S_READ\" assigned a value but never read" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725636727095 "|todo_junto_UART|sram:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET_N sram.vhd(45) " "VHDL Process Statement warning at sram.vhd(45): signal \"RESET_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725636727095 "|todo_junto_UART|sram:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_CE_N sram.vhd(43) " "VHDL Process Statement warning at sram.vhd(43): inferring latch(es) for signal or variable \"SRAM_CE_N\", which holds its previous value in one or more paths through the process" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1725636727096 "|todo_junto_UART|sram:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_CE_N sram.vhd(43) " "Inferred latch for \"SRAM_CE_N\" at sram.vhd(43)" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636727097 "|todo_junto_UART|sram:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC_SRAM_controller_UART CIC_SRAM_controller_UART:inst " "Elaborating entity \"CIC_SRAM_controller_UART\" for hierarchy \"CIC_SRAM_controller_UART:inst\"" {  } { { "todo_junto_UART.bdf" "inst" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 72 704 952 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725636727102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:inst6 " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:inst6\"" {  } { { "todo_junto_UART.bdf" "inst6" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 624 928 1152 736 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725636727113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sram_CIC_3 Sram_CIC_3:inst1 " "Elaborating entity \"Sram_CIC_3\" for hierarchy \"Sram_CIC_3:inst1\"" {  } { { "todo_junto_UART.bdf" "inst1" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 168 400 608 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725636727118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "captura_pixeles captura_pixeles:inst4 " "Elaborating entity \"captura_pixeles\" for hierarchy \"captura_pixeles:inst4\"" {  } { { "todo_junto_UART.bdf" "inst4" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 248 128 352 424 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725636727127 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[15\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[15\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[14\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[14\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[13\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[13\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[12\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[12\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[11\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[11\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[10\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[10\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[9\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[9\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[8\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[8\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[7\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[7\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[6\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[6\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[5\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[5\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[4\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[4\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[3\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[3\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[2\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[2\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[1\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[1\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[0\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[0\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[15\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[15\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[14\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[14\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[13\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[13\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[12\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[12\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[11\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[11\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[10\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[10\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[9\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[9\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[8\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[8\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[7\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[7\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[6\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[6\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[5\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[5\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[4\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[4\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[3\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[3\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[2\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[2\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[1\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[1\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[0\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[0\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|reset_o " "Converted tri-state buffer \"Sram_CIC_3:inst1\|reset_o\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|r_w_O " "Converted tri-state buffer \"Sram_CIC_3:inst1\|r_w_O\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[16\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[16\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[17\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[17\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[18\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[18\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[19\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[19\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[12\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[12\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[11\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[11\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[10\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[10\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[9\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[9\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[8\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[8\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[7\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[7\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[6\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[6\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[5\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[5\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[4\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[4\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[3\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[3\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[2\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[2\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[1\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[1\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[0\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[0\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[13\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[13\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[14\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[14\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[15\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[15\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725636727244 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1725636727244 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram.vhd" 22 -1 0 } } { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram.vhd" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1725636727486 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1725636727486 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Reset_camara VCC " "Pin \"Reset_camara\" is stuck at VCC" {  } { { "todo_junto_UART.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 520 1128 1304 536 "Reset_camara" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636727562 "|todo_junto_UART|Reset_camara"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE GND " "Pin \"SRAM_CE\" is stuck at GND" {  } { { "todo_junto_UART.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 176 1392 1568 192 "SRAM_CE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725636727562 "|todo_junto_UART|SRAM_CE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1725636727562 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725636727611 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725636727967 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725636727967 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pix_data\[7\] " "No output dependent on input pin \"Pix_data\[7\]\"" {  } { { "todo_junto_UART.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 336 -96 72 352 "Pix_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725636728009 "|todo_junto_UART|Pix_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pix_data\[6\] " "No output dependent on input pin \"Pix_data\[6\]\"" {  } { { "todo_junto_UART.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 336 -96 72 352 "Pix_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725636728009 "|todo_junto_UART|Pix_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pix_data\[5\] " "No output dependent on input pin \"Pix_data\[5\]\"" {  } { { "todo_junto_UART.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 336 -96 72 352 "Pix_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725636728009 "|todo_junto_UART|Pix_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pix_data\[4\] " "No output dependent on input pin \"Pix_data\[4\]\"" {  } { { "todo_junto_UART.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 336 -96 72 352 "Pix_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725636728009 "|todo_junto_UART|Pix_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pix_data\[3\] " "No output dependent on input pin \"Pix_data\[3\]\"" {  } { { "todo_junto_UART.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 336 -96 72 352 "Pix_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725636728009 "|todo_junto_UART|Pix_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pix_data\[2\] " "No output dependent on input pin \"Pix_data\[2\]\"" {  } { { "todo_junto_UART.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 336 -96 72 352 "Pix_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725636728009 "|todo_junto_UART|Pix_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pix_data\[1\] " "No output dependent on input pin \"Pix_data\[1\]\"" {  } { { "todo_junto_UART.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 336 -96 72 352 "Pix_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725636728009 "|todo_junto_UART|Pix_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pix_data\[0\] " "No output dependent on input pin \"Pix_data\[0\]\"" {  } { { "todo_junto_UART.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 336 -96 72 352 "Pix_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725636728009 "|todo_junto_UART|Pix_data[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1725636728009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "562 " "Implemented 562 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725636728009 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725636728009 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1725636728009 ""} { "Info" "ICUT_CUT_TM_LCELLS" "469 " "Implemented 469 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725636728009 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725636728009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725636728025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  6 12:32:08 2024 " "Processing ended: Fri Sep  6 12:32:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725636728025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725636728025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725636728025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725636728025 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1725636729007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725636729007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  6 12:32:08 2024 " "Processing started: Fri Sep  6 12:32:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725636729007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1725636729007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Sram_CIC -c Sram_CIC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Sram_CIC -c Sram_CIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1725636729007 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1725636729092 ""}
{ "Info" "0" "" "Project  = Sram_CIC" {  } {  } 0 0 "Project  = Sram_CIC" 0 0 "Fitter" 0 0 1725636729092 ""}
{ "Info" "0" "" "Revision = Sram_CIC" {  } {  } 0 0 "Revision = Sram_CIC" 0 0 "Fitter" 0 0 1725636729092 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1725636729129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1725636729129 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Sram_CIC EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Sram_CIC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1725636729135 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1725636729167 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1725636729167 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1725636729378 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1725636729382 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725636729456 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725636729456 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725636729456 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725636729456 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725636729456 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725636729456 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725636729456 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725636729456 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725636729456 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1725636729456 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 1159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725636729458 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 1161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725636729458 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725636729458 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 1165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725636729458 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 1167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725636729458 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1725636729458 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1725636729459 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 93 " "No exact pin location assignment(s) for 4 pins of 93 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1725636729881 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sram_CIC.sdc " "Synopsys Design Constraints File file not found: 'Sram_CIC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1725636730071 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1725636730071 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1725636730077 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1725636730077 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1725636730077 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Clk_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1725636730108 ""}  } { { "todo_junto_UART.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 56 136 304 72 "Clk_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 1148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1725636730108 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor:inst2\|clk_int  " "Automatically promoted node divisor:inst2\|clk_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1725636730108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor:inst2\|clk_int~0 " "Destination node divisor:inst2\|clk_int~0" {  } { { "divisor.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/divisor.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725636730108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clk_camara~output " "Destination node Clk_camara~output" {  } { { "todo_junto_UART.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 456 1128 1304 472 "Clk_camara" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 1063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725636730108 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1725636730108 ""}  } { { "divisor.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/divisor.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1725636730108 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CIC_SRAM_controller_UART:inst\|clk_25  " "Automatically promoted node CIC_SRAM_controller_UART:inst\|clk_25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1725636730108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CIC_SRAM_controller_UART:inst\|clk_25~0 " "Destination node CIC_SRAM_controller_UART:inst\|clk_25~0" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 1033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725636730108 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1725636730108 ""}  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1725636730108 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Programador_controlador_block:inst5\|controlador:inst\|clk_int  " "Automatically promoted node Programador_controlador_block:inst5\|controlador:inst\|clk_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1725636730108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Programador_controlador_block:inst5\|controlador:inst\|clk_int~0 " "Destination node Programador_controlador_block:inst5\|controlador:inst\|clk_int~0" {  } { { "../../Camara/programador/controlador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/controlador.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725636730108 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1725636730108 ""}  } { { "../../Camara/programador/controlador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/controlador.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1725636730108 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Programador_controlador_block:inst5\|controlador:inst\|clk_int_2  " "Automatically promoted node Programador_controlador_block:inst5\|controlador:inst\|clk_int_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1725636730108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Programador_controlador_block:inst5\|controlador:inst\|clk_int_2~0 " "Destination node Programador_controlador_block:inst5\|controlador:inst\|clk_int_2~0" {  } { { "../../Camara/programador/controlador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/controlador.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725636730108 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1725636730108 ""}  } { { "../../Camara/programador/controlador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/controlador.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 0 { 0 ""} 0 569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1725636730108 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1725636730287 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1725636730288 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1725636730288 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1725636730289 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1725636730290 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1725636730292 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1725636730292 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1725636730292 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1725636730318 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1725636730319 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1725636730319 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 0 4 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1725636730328 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1725636730328 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1725636730328 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725636730329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 17 46 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 17 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725636730329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 25 48 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 25 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725636730329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 17 54 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 17 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725636730329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725636730329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 54 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725636730329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 27 45 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 27 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725636730329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725636730329 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1725636730329 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1725636730329 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725636730410 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1725636730413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1725636731519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725636731648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1725636731673 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1725636736485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725636736485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1725636736678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X69_Y0 X80_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X69_Y0 to location X80_Y11" {  } { { "loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X69_Y0 to location X80_Y11"} { { 12 { 0 ""} 69 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1725636738708 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1725636738708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1725636739528 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1725636739528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725636739530 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1725636739612 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1725636739622 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1725636739776 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1725636739776 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1725636739907 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725636740197 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/output_files/Sram_CIC.fit.smsg " "Generated suppressed messages file C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/output_files/Sram_CIC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1725636740479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6319 " "Peak virtual memory: 6319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725636740681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  6 12:32:20 2024 " "Processing ended: Fri Sep  6 12:32:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725636740681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725636740681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725636740681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1725636740681 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1725636741513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725636741514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  6 12:32:21 2024 " "Processing started: Fri Sep  6 12:32:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725636741514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1725636741514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Sram_CIC -c Sram_CIC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Sram_CIC -c Sram_CIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1725636741514 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1725636741727 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1725636743233 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1725636743285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725636743440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  6 12:32:23 2024 " "Processing ended: Fri Sep  6 12:32:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725636743440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725636743440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725636743440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1725636743440 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1725636744022 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1725636744417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725636744417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  6 12:32:24 2024 " "Processing started: Fri Sep  6 12:32:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725636744417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1725636744417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Sram_CIC -c Sram_CIC " "Command: quartus_sta Sram_CIC -c Sram_CIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1725636744417 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1725636744507 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1725636744604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1725636744604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636744635 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636744635 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sram_CIC.sdc " "Synopsys Design Constraints File file not found: 'Sram_CIC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1725636744913 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636744913 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk_50 Clk_50 " "create_clock -period 1.000 -name Clk_50 Clk_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1725636744915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pix_clk Pix_clk " "create_clock -period 1.000 -name Pix_clk Pix_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1725636744915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CIC_SRAM_controller_UART:inst\|clk_25 CIC_SRAM_controller_UART:inst\|clk_25 " "create_clock -period 1.000 -name CIC_SRAM_controller_UART:inst\|clk_25 CIC_SRAM_controller_UART:inst\|clk_25" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1725636744915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:inst2\|clk_int divisor:inst2\|clk_int " "create_clock -period 1.000 -name divisor:inst2\|clk_int divisor:inst2\|clk_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1725636744915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Programador_controlador_block:inst5\|controlador:inst\|clk_int_2 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2 " "create_clock -period 1.000 -name Programador_controlador_block:inst5\|controlador:inst\|clk_int_2 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1725636744915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Programador_controlador_block:inst5\|controlador:inst\|clk_int Programador_controlador_block:inst5\|controlador:inst\|clk_int " "create_clock -period 1.000 -name Programador_controlador_block:inst5\|controlador:inst\|clk_int Programador_controlador_block:inst5\|controlador:inst\|clk_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1725636744915 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725636744915 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1725636744918 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725636744918 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1725636744919 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1725636744925 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1725636744948 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1725636744948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.847 " "Worst-case setup slack is -3.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.847            -309.641 Clk_50  " "   -3.847            -309.641 Clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.387             -92.005 CIC_SRAM_controller_UART:inst\|clk_25  " "   -3.387             -92.005 CIC_SRAM_controller_UART:inst\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.084             -59.098 divisor:inst2\|clk_int  " "   -3.084             -59.098 divisor:inst2\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.281             -40.749 Pix_clk  " "   -2.281             -40.749 Pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.210             -34.404 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2  " "   -2.210             -34.404 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.979             -20.741 Programador_controlador_block:inst5\|controlador:inst\|clk_int  " "   -1.979             -20.741 Programador_controlador_block:inst5\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636744950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 CIC_SRAM_controller_UART:inst\|clk_25  " "    0.385               0.000 CIC_SRAM_controller_UART:inst\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 Clk_50  " "    0.401               0.000 Clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int  " "    0.402               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 divisor:inst2\|clk_int  " "    0.402               0.000 divisor:inst2\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2  " "    0.403               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 Pix_clk  " "    0.479               0.000 Pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636744954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.571 " "Worst-case recovery slack is -1.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.571            -131.162 Clk_50  " "   -1.571            -131.162 Clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.568             -24.969 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2  " "   -1.568             -24.969 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.422             -35.011 Pix_clk  " "   -1.422             -35.011 Pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.524              -6.072 Programador_controlador_block:inst5\|controlador:inst\|clk_int  " "   -0.524              -6.072 Programador_controlador_block:inst5\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636744956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.720 " "Worst-case removal slack is 0.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.720               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int  " "    0.720               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.050               0.000 Clk_50  " "    1.050               0.000 Clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.410               0.000 Pix_clk  " "    1.410               0.000 Pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.705               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2  " "    1.705               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636744958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -234.300 Clk_50  " "   -3.000            -234.300 Clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.545 Pix_clk  " "   -3.000             -50.545 Pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -51.400 divisor:inst2\|clk_int  " "   -1.285             -51.400 divisor:inst2\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -42.405 CIC_SRAM_controller_UART:inst\|clk_25  " "   -1.285             -42.405 CIC_SRAM_controller_UART:inst\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -30.840 Programador_controlador_block:inst5\|controlador:inst\|clk_int  " "   -1.285             -30.840 Programador_controlador_block:inst5\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -25.700 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2  " "   -1.285             -25.700 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636744960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636744960 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 30 synchronizer chains. " "Report Metastability: Found 30 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725636745054 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725636745054 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1725636745058 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1725636745072 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1725636745230 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725636745262 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1725636745270 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1725636745270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.454 " "Worst-case setup slack is -3.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.454            -267.150 Clk_50  " "   -3.454            -267.150 Clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.014             -81.221 CIC_SRAM_controller_UART:inst\|clk_25  " "   -3.014             -81.221 CIC_SRAM_controller_UART:inst\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.736             -50.126 divisor:inst2\|clk_int  " "   -2.736             -50.126 divisor:inst2\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.961             -33.365 Pix_clk  " "   -1.961             -33.365 Pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.946             -29.914 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2  " "   -1.946             -29.914 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.743             -17.337 Programador_controlador_block:inst5\|controlador:inst\|clk_int  " "   -1.743             -17.337 Programador_controlador_block:inst5\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636745274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 CIC_SRAM_controller_UART:inst\|clk_25  " "    0.338               0.000 CIC_SRAM_controller_UART:inst\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 Clk_50  " "    0.353               0.000 Clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 divisor:inst2\|clk_int  " "    0.353               0.000 divisor:inst2\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int  " "    0.354               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2  " "    0.354               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 Pix_clk  " "    0.432               0.000 Pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636745280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.328 " "Worst-case recovery slack is -1.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.328             -20.925 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2  " "   -1.328             -20.925 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.297            -104.710 Clk_50  " "   -1.297            -104.710 Clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.200             -29.138 Pix_clk  " "   -1.200             -29.138 Pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.359              -3.717 Programador_controlador_block:inst5\|controlador:inst\|clk_int  " "   -0.359              -3.717 Programador_controlador_block:inst5\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636745284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.645 " "Worst-case removal slack is 0.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.645               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int  " "    0.645               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.945               0.000 Clk_50  " "    0.945               0.000 Clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.306               0.000 Pix_clk  " "    1.306               0.000 Pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.564               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2  " "    1.564               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636745287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -234.300 Clk_50  " "   -3.000            -234.300 Clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.545 Pix_clk  " "   -3.000             -50.545 Pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -51.400 divisor:inst2\|clk_int  " "   -1.285             -51.400 divisor:inst2\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -42.405 CIC_SRAM_controller_UART:inst\|clk_25  " "   -1.285             -42.405 CIC_SRAM_controller_UART:inst\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -30.840 Programador_controlador_block:inst5\|controlador:inst\|clk_int  " "   -1.285             -30.840 Programador_controlador_block:inst5\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -25.700 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2  " "   -1.285             -25.700 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636745291 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 30 synchronizer chains. " "Report Metastability: Found 30 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725636745422 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725636745422 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1725636745429 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725636745478 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1725636745480 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1725636745480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.336 " "Worst-case setup slack is -1.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.336             -88.533 Clk_50  " "   -1.336             -88.533 Clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.198             -29.986 CIC_SRAM_controller_UART:inst\|clk_25  " "   -1.198             -29.986 CIC_SRAM_controller_UART:inst\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.985              -9.351 divisor:inst2\|clk_int  " "   -0.985              -9.351 divisor:inst2\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.588              -5.261 Pix_clk  " "   -0.588              -5.261 Pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.514              -6.227 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2  " "   -0.514              -6.227 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.450              -3.053 Programador_controlador_block:inst5\|controlador:inst\|clk_int  " "   -0.450              -3.053 Programador_controlador_block:inst5\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636745486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.171 " "Worst-case hold slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int  " "    0.171               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 CIC_SRAM_controller_UART:inst\|clk_25  " "    0.174               0.000 CIC_SRAM_controller_UART:inst\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Clk_50  " "    0.181               0.000 Clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2  " "    0.181               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 divisor:inst2\|clk_int  " "    0.181               0.000 divisor:inst2\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 Pix_clk  " "    0.216               0.000 Pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636745494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.289 " "Worst-case recovery slack is -0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.289             -13.426 Clk_50  " "   -0.289             -13.426 Clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.274              -3.163 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2  " "   -0.274              -3.163 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101              -1.010 Pix_clk  " "   -0.101              -1.010 Pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int  " "    0.213               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636745500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.336 " "Worst-case removal slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int  " "    0.336               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 Clk_50  " "    0.428               0.000 Clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 Pix_clk  " "    0.504               0.000 Pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.784               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2  " "    0.784               0.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636745506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -194.331 Clk_50  " "   -3.000            -194.331 Clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.637 Pix_clk  " "   -3.000             -50.637 Pix_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -40.000 divisor:inst2\|clk_int  " "   -1.000             -40.000 divisor:inst2\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -33.000 CIC_SRAM_controller_UART:inst\|clk_25  " "   -1.000             -33.000 CIC_SRAM_controller_UART:inst\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int  " "   -1.000             -24.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -20.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2  " "   -1.000             -20.000 Programador_controlador_block:inst5\|controlador:inst\|clk_int_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725636745511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725636745511 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 30 synchronizer chains. " "Report Metastability: Found 30 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725636745683 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725636745683 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1725636745957 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1725636745958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4974 " "Peak virtual memory: 4974 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725636746047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  6 12:32:26 2024 " "Processing ended: Fri Sep  6 12:32:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725636746047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725636746047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725636746047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1725636746047 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1725636746938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725636746938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  6 12:32:26 2024 " "Processing started: Fri Sep  6 12:32:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725636746938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1725636746938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Sram_CIC -c Sram_CIC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Sram_CIC -c Sram_CIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1725636746938 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1725636747250 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sram_CIC.vo C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/simulation/questa/ simulation " "Generated file Sram_CIC.vo in folder \"C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725636747307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725636747325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  6 12:32:27 2024 " "Processing ended: Fri Sep  6 12:32:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725636747325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725636747325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725636747325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1725636747325 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 84 s " "Quartus Prime Full Compilation was successful. 0 errors, 84 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1725636747937 ""}
