#Build: Synplify Pro (R) P-2019.03M-SP1-1, Build 266R, Dec  6 2019
#install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
#OS: Windows 8 6.2
#Hostname: PHOENIX136DESKY

# Mon May  4 19:04:19 2020

#Implementation: synthesis


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys HDL Compiler, Version comp2019q2p1, Build 265R, Built Dec  6 2019 09:07:42

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys VHDL Compiler, Version comp2019q2p1, Build 273R, Built Dec 16 2019 13:19:32

@N|Running in 64-bit mode
@N:"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\FIFO_CDC_test\FIFO_CDC_test.vhd":17:7:17:19|Top entity is set to FIFO_CDC_test.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD231 :"C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\vhd2008\std1164.vhd":888:16:888:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\FIFO_CDC_test\FIFO_CDC_test.vhd":17:7:17:19|Synthesizing work.fifo_cdc_test.rtl.
@N: CD630 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0.vhd":17:7:17:12|Synthesizing work.osc_c0.rtl.
@N: CD630 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":8:7:8:25|Synthesizing work.osc_c0_osc_c0_0_osc.def_arch.
@N: CD630 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":19:7:19:20|Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
Post processing for work.osc_c0_osc_c0_0_osc.def_arch
Running optimization stage 1 on OSC_C0_OSC_C0_0_OSC .......
@W: CL240 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":16:10:16:19|Signal XTLOSC_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":15:10:15:19|Signal XTLOSC_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":14:10:14:23|Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":13:10:13:23|Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":12:10:12:27|Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.
Post processing for work.osc_c0.rtl
Running optimization stage 1 on OSC_C0 .......
@N: CD630 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\LED_inverter_dimmer.vhd":24:7:24:25|Synthesizing work.led_inverter_dimmer.architecture_led_inverter_dimmer.
Post processing for work.led_inverter_dimmer.architecture_led_inverter_dimmer
Running optimization stage 1 on LED_inverter_dimmer .......
@N: CD630 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_write_test.vhd":24:7:24:21|Synthesizing work.fifo_write_test.architecture_fifo_write_test.
Post processing for work.fifo_write_test.architecture_fifo_write_test
Running optimization stage 1 on fifo_write_test .......
@A: CL282 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_write_test.vhd":40:2:40:3|Feedback mux created for signal W_DAT[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":24:7:24:20|Synthesizing work.fifo_read_test.architecture_fifo_read_test.
@N: CD604 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":60:12:60:25|OTHERS clause is not synthesized.
@W: CG296 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":47:4:47:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":51:13:51:17|Referenced variable bytes is not in sensitivity list.
@W: CG290 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":53:66:53:72|Referenced variable counter is not in sensitivity list.
Post processing for work.fifo_read_test.architecture_fifo_read_test
Running optimization stage 1 on fifo_read_test .......
@W: CL265 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":92:8:92:9|Removing unused bit 1 of buttons_last(1 downto 0). Either assign all bits or reduce the width of the signal.
@A: CL282 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":92:8:92:9|Feedback mux created for signal next_byte[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL111 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":64:2:64:3|All reachable assignments to LEDs(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":64:2:64:3|All reachable assignments to LEDs(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":64:2:64:3|All reachable assignments to LEDs(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":64:2:64:3|All reachable assignments to LEDs(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":64:2:64:3|All reachable assignments to LEDs(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@A: CL282 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":92:8:92:9|Feedback mux created for signal buttons_last[0:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd":26:7:26:14|Synthesizing work.fifo_cdc.architecture_fifo_cdc.
@N: CD604 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd":417:12:417:25|OTHERS clause is not synthesized.
@N: CD604 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd":540:12:540:25|OTHERS clause is not synthesized.
@W: CD638 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd":66:11:66:16|Signal int_on is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd":67:11:67:16|Signal mst_on is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\Gray_Code_Counter.vhd":27:7:27:23|Synthesizing work.gray_code_counter.architecture_gray_code_counter.
Post processing for work.gray_code_counter.architecture_gray_code_counter
Running optimization stage 1 on Gray_Code_Counter .......
@N: CD630 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC_LSRAM.vhd":33:7:33:20|Synthesizing work.fifo_cdc_lsram.architecture_fifo_cdc_lsram.
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd":588:10:588:16|Synthesizing smartfusion2.ram1k18.syn_black_box.
Post processing for smartfusion2.ram1k18.syn_black_box
Post processing for work.fifo_cdc_lsram.architecture_fifo_cdc_lsram
Running optimization stage 1 on FIFO_CDC_LSRAM .......
Post processing for work.fifo_cdc.architecture_fifo_cdc
Running optimization stage 1 on FIFO_CDC .......
@W: CL169 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd":281:8:281:9|Pruning unused register BYTES_sig_3(1 downto 0). Make sure that there are no unused intermediate registers.
@N: CD630 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\FCCC_C0\FCCC_C0.vhd":17:7:17:13|Synthesizing work.fccc_c0.rtl.
@N: CD630 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd":8:7:8:28|Synthesizing work.fccc_c0_fccc_c0_0_fccc.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd":798:10:798:12|Synthesizing smartfusion2.ccc.syn_black_box.
Post processing for smartfusion2.ccc.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd":562:10:562:15|Synthesizing smartfusion2.clkint.syn_black_box.
Post processing for smartfusion2.clkint.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd":576:10:576:12|Synthesizing smartfusion2.gnd.syn_black_box.
Post processing for smartfusion2.gnd.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd":582:10:582:12|Synthesizing smartfusion2.vcc.syn_black_box.
Post processing for smartfusion2.vcc.syn_black_box
Post processing for work.fccc_c0_fccc_c0_0_fccc.def_arch
Running optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC .......
Post processing for work.fccc_c0.rtl
Running optimization stage 1 on FCCC_C0 .......
Post processing for work.fifo_cdc_test.rtl
Running optimization stage 1 on FIFO_CDC_test .......
Running optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC .......
Running optimization stage 2 on FCCC_C0 .......
Running optimization stage 2 on FIFO_CDC_LSRAM .......
Running optimization stage 2 on Gray_Code_Counter .......
Running optimization stage 2 on FIFO_CDC .......
Running optimization stage 2 on fifo_read_test .......
@N: CL201 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":92:8:92:9|Trying to extract state machine for register states.
Extracted state machine for register states
State machine has 4 reachable states with original encodings of:
   0000000000000000000000000000000
   0000000000000000000000000000001
   0000000000000000000000000000010
   0000000000000000000000000000011
@W: CL247 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":29:4:29:10|Input port bit 1 of buttons(1 downto 0) is unused 
Running optimization stage 2 on fifo_write_test .......
Running optimization stage 2 on LED_inverter_dimmer .......
Running optimization stage 2 on OSC_C0_OSC_C0_0_OSC .......
@N: CL159 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":10:10:10:12|Input XTL is unused.
Running optimization stage 2 on OSC_C0 .......
Running optimization stage 2 on FIFO_CDC_test .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 95MB peak: 96MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Mon May  4 19:04:24 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp2019q2p1, Build 265R, Built Dec  6 2019 09:07:42

@N|Running in 64-bit mode
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 86MB peak: 87MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May  4 19:04:24 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\synwork\FIFO_CDC_test_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 18MB peak: 19MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Mon May  4 19:04:24 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp2019q2p1, Build 265R, Built Dec  6 2019 09:07:42

@N|Running in 64-bit mode
Options changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 87MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May  4 19:04:25 2020

###########################################################]
Premap Report

# Mon May  4 19:04:26 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version mapact, Build 2737R, Built Jan 20 2020 09:12:46


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 116MB)

Reading constraint file: E:\Github_Repos\FIFO_CDC\FIFO_CDC\designer\FIFO_CDC_test\synthesis.fdc
@L: E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test_scck.rpt 
Printing clock  summary report in "E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 127MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 127MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 127MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 128MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=21 on top level netlist FIFO_CDC_test 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 161MB peak: 161MB)

@W: MT686 :"e:/github_repos/fifo_cdc/fifo_cdc/designer/fifo_cdc_test/synthesis.fdc":8:0:8:0|No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL0 
@W: MT686 :"e:/github_repos/fifo_cdc/fifo_cdc/designer/fifo_cdc_test/synthesis.fdc":9:0:9:0|No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL1 


Clock Summary
******************

          Start                                         Requested     Requested     Clock                                                          Clock                Clock
Level     Clock                                         Frequency     Period        Type                                                           Group                Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared                                                       default_clkgroup     0    
1 .         FCCC_C0_0/FCCC_C0_0/GL0                     125.0 MHz     8.000         generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup     197  
1 .         FCCC_C0_0/FCCC_C0_0/GL1                     100.0 MHz     10.000        generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup     135  
                                                                                                                                                                             
0 -       System                                        100.0 MHz     10.000        system                                                         system_clkgroup      0    
=============================================================================================================================================================================



Clock Load Summary
***********************

                                              Clock     Source                                                        Clock Pin                    Non-clock Pin     Non-clock Pin                       
Clock                                         Load      Pin                                                           Seq Example                  Seq Example       Comb Example                        
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     0         OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     -                            -                 -                                   
FCCC_C0_0/FCCC_C0_0/GL0                       197       FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)                         fifo_write_test_0.W_EN.C     -                 FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)
FCCC_C0_0/FCCC_C0_0/GL1                       135       FCCC_C0_0.FCCC_C0_0.CCC_INST.GL1(CCC)                         fifo_read_test_0.R_EN.C      -                 FCCC_C0_0.FCCC_C0_0.GL1_INST.I(BUFG)
                                                                                                                                                                                                         
System                                        0         -                                                             -                            -                 -                                   
=========================================================================================================================================================================================================

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 162MB)

Encoding state machine states[0:3] (in view: work.fifo_read_test(architecture_fifo_read_test))
original code -> new code
   0000000000000000000000000000000 -> 00
   0000000000000000000000000000001 -> 01
   0000000000000000000000000000010 -> 10
   0000000000000000000000000000011 -> 11
@N: MO225 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_read_test.vhd":92:8:92:9|There are no possible illegal states for state machine states[0:3] (in view: work.fifo_read_test(architecture_fifo_read_test)); safe FSM implementation is not required.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 162MB)

@W: MF511 |Found issues with constraints. Please check constraint checker report "E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 163MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 81MB peak: 164MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May  4 19:04:27 2020

###########################################################]
Map & Optimize Report

# Mon May  4 19:04:28 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact, Build 2737R, Built Jan 20 2020 09:12:46


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 116MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 127MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 127MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 127MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 127MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 158MB peak: 158MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 161MB peak: 161MB)

@N: MO231 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Found counter in view:work.FIFO_CDC_test(rtl) instance fifo_write_test_0.counter[31:0] 
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":335:8:335:9|Removing sequential instance W_DATA_sig[8] (in view: work.FIFO_CDC(architecture_fifo_cdc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":335:8:335:9|Removing sequential instance W_DATA_sig[9] (in view: work.FIFO_CDC(architecture_fifo_cdc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":335:8:335:9|Removing sequential instance W_DATA_sig[10] (in view: work.FIFO_CDC(architecture_fifo_cdc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":335:8:335:9|Removing sequential instance W_DATA_sig[11] (in view: work.FIFO_CDC(architecture_fifo_cdc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":335:8:335:9|Removing sequential instance W_DATA_sig[12] (in view: work.FIFO_CDC(architecture_fifo_cdc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":335:8:335:9|Removing sequential instance W_DATA_sig[13] (in view: work.FIFO_CDC(architecture_fifo_cdc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":335:8:335:9|Removing sequential instance W_DATA_sig[14] (in view: work.FIFO_CDC(architecture_fifo_cdc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":335:8:335:9|Removing sequential instance W_DATA_sig[15] (in view: work.FIFO_CDC(architecture_fifo_cdc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":335:8:335:9|Removing sequential instance W_DATA_sig[16] (in view: work.FIFO_CDC(architecture_fifo_cdc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":335:8:335:9|Removing sequential instance W_DATA_sig[17] (in view: work.FIFO_CDC(architecture_fifo_cdc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":335:8:335:9|Removing sequential instance W_DATA_sig[18] (in view: work.FIFO_CDC(architecture_fifo_cdc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":335:8:335:9|Removing sequential instance W_DATA_sig[19] (in view: work.FIFO_CDC(architecture_fifo_cdc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":335:8:335:9|Removing sequential instance W_DATA_sig[20] (in view: work.FIFO_CDC(architecture_fifo_cdc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":335:8:335:9|Removing sequential instance W_DATA_sig[21] (in view: work.FIFO_CDC(architecture_fifo_cdc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":335:8:335:9|Removing sequential instance W_DATA_sig[22] (in view: work.FIFO_CDC(architecture_fifo_cdc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":335:8:335:9|Removing sequential instance W_DATA_sig[23] (in view: work.FIFO_CDC(architecture_fifo_cdc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":335:8:335:9|Removing sequential instance W_DATA_sig[24] (in view: work.FIFO_CDC(architecture_fifo_cdc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":335:8:335:9|Removing sequential instance W_DATA_sig[25] (in view: work.FIFO_CDC(architecture_fifo_cdc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":335:8:335:9|Removing sequential instance W_DATA_sig[26] (in view: work.FIFO_CDC(architecture_fifo_cdc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":335:8:335:9|Removing sequential instance W_DATA_sig[27] (in view: work.FIFO_CDC(architecture_fifo_cdc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":335:8:335:9|Removing sequential instance W_DATA_sig[28] (in view: work.FIFO_CDC(architecture_fifo_cdc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":335:8:335:9|Removing sequential instance W_DATA_sig[29] (in view: work.FIFO_CDC(architecture_fifo_cdc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":335:8:335:9|Removing sequential instance W_DATA_sig[30] (in view: work.FIFO_CDC(architecture_fifo_cdc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":335:8:335:9|Removing sequential instance W_DATA_sig[31] (in view: work.FIFO_CDC(architecture_fifo_cdc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MF179 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":421:11:421:36|Found 11 by 11 bit equality operator ('==') p_W_logic_c\.un22_w_adr_gray (in view: work.FIFO_CDC(architecture_fifo_cdc))
@N: MF179 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":421:41:421:66|Found 11 by 11 bit equality operator ('==') p_W_logic_c\.un24_w_adr_gray (in view: work.FIFO_CDC(architecture_fifo_cdc))
@N: MF179 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":427:11:427:41|Found 11 by 11 bit equality operator ('==') p_W_logic_c\.un25_w_adr_gray (in view: work.FIFO_CDC(architecture_fifo_cdc))
@N: MF179 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":508:23:508:48|Found 11 by 11 bit equality operator ('==') p_R_logic_s\.un8_r_adr_gray (in view: work.FIFO_CDC(architecture_fifo_cdc))
@N: MF179 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":508:53:508:83|Found 11 by 11 bit equality operator ('==') p_R_logic_s\.un10_r_adr_gray (in view: work.FIFO_CDC(architecture_fifo_cdc))
@N: MO231 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\gray_code_counter.vhd":50:8:50:9|Found counter in view:work.Gray_Code_Counter_0(architecture_gray_code_counter) instance bin_cntr[10:0] 
@N: MO231 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\gray_code_counter.vhd":50:8:50:9|Found counter in view:work.Gray_Code_Counter_1(architecture_gray_code_counter) instance bin_cntr[10:0] 
Encoding state machine states[0:3] (in view: work.fifo_read_test(architecture_fifo_read_test))
original code -> new code
   0000000000000000000000000000000 -> 00
   0000000000000000000000000000001 -> 01
   0000000000000000000000000000010 -> 10
   0000000000000000000000000000011 -> 11
@N: MO225 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_read_test.vhd":92:8:92:9|There are no possible illegal states for state machine states[0:3] (in view: work.fifo_read_test(architecture_fifo_read_test)); safe FSM implementation is not required.
@N: MO231 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_read_test.vhd":64:2:64:3|Found counter in view:work.fifo_read_test(architecture_fifo_read_test) instance counter[31:0] 
@N: MF179 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_read_test.vhd":72:19:72:39|Found 32 by 32 bit equality operator ('==') un1_fifo_ready (in view: work.fifo_read_test(architecture_fifo_read_test))

Starting factoring (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 163MB peak: 163MB)

@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.W_DAT[8] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.W_DAT[9] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.W_DAT[10] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.W_DAT[11] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.W_DAT[12] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.W_DAT[13] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.W_DAT[14] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.W_DAT[15] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.W_DAT[16] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.W_DAT[17] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.W_DAT[18] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.W_DAT[19] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.W_DAT[20] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.W_DAT[21] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.W_DAT[22] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.W_DAT[23] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.W_DAT[24] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.W_DAT[25] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.W_DAT[26] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.W_DAT[27] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.W_DAT[28] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.W_DAT[29] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.W_DAT[30] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.W_DAT[31] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 165MB peak: 165MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 165MB peak: 166MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 165MB peak: 166MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 168MB peak: 168MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 168MB peak: 168MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 168MB peak: 169MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 168MB peak: 169MB)

@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.counter[31] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.counter[30] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.counter[29] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.counter[28] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.counter[27] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.counter[26] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.counter[25] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.counter[24] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.counter[23] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.counter[22] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.counter[21] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.counter[20] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.counter[19] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.counter[18] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.counter[17] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.counter[16] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.counter[15] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.counter[14] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.counter[13] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.counter[12] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.counter[11] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.counter[10] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.counter[9] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.
@N: BN362 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Removing sequential instance fifo_write_test_0.counter[8] (in view: work.FIFO_CDC_test(rtl)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 169MB peak: 169MB)


Finished technology mapping (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 170MB peak: 170MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		     0.11ns		 265 /       256
@N: FP130 |Promoting Net LOCK_arst on CLKINT  I_90 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 170MB peak: 170MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 170MB peak: 171MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 258 clock pin(s) of sequential element(s)
0 instances converted, 258 sequential instances remain driven by gated/generated clocks

========================================================================== Gated/Generated Clocks ===========================================================================
Clock Tree ID     Driving Element                  Drive Element Type     Fanout     Sample Instance                  Explanation                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FCCC_C0_0.FCCC_C0_0.CCC_INST     CCC                    133        fifo_read_test_0.counter[31]     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0002       FCCC_C0_0.FCCC_C0_0.CCC_INST     CCC                    125        fifo_write_test_0.counter[7]     No gated clock conversion method for cell cell:ACG4.SLE
=============================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 142MB peak: 171MB)

Writing Analyst data base E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\synwork\FIFO_CDC_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 169MB peak: 171MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 170MB peak: 171MB)


Start final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 169MB peak: 171MB)

@W: MT246 :"e:\github_repos\fifo_cdc\fifo_cdc\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.vhd":110:4:110:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns 
@N: MT615 |Found clock FCCC_C0_0/FCCC_C0_0/GL0 with period 8.00ns 
@N: MT615 |Found clock FCCC_C0_0/FCCC_C0_0/GL1 with period 10.00ns 


##### START OF TIMING REPORT #####[
# Timing report written on Mon May  4 19:04:41 2020
#


Top view:               FIFO_CDC_test
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    E:\Github_Repos\FIFO_CDC\FIFO_CDC\designer\FIFO_CDC_test\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.130

                                              Requested     Estimated     Requested     Estimated               Clock                                                          Clock           
Starting Clock                                Frequency     Frequency     Period        Period        Slack     Type                                                           Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_0/FCCC_C0_0/GL0                       125.0 MHz     133.7 MHz     8.000         7.479         0.843     generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup
FCCC_C0_0/FCCC_C0_0/GL1                       100.0 MHz     107.0 MHz     10.000        9.349         0.130     generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup
OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      NA            20.000        NA            NA        declared                                                       default_clkgroup
System                                        100.0 MHz     221.3 MHz     10.000        4.519         5.481     system                                                         system_clkgroup 
===============================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------
Starting                 Ending                   |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------
System                   FCCC_C0_0/FCCC_C0_0/GL0  |  8.000       5.482  |  No paths    -      |  No paths    -      |  No paths    -    
System                   FCCC_C0_0/FCCC_C0_0/GL1  |  10.000      7.892  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_0/FCCC_C0_0/GL0  FCCC_C0_0/FCCC_C0_0/GL0  |  8.000       2.975  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_0/FCCC_C0_0/GL0  FCCC_C0_0/FCCC_C0_0/GL1  |  2.000       0.843  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_0/FCCC_C0_0/GL1  FCCC_C0_0/FCCC_C0_0/GL0  |  2.000       0.130  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_0/FCCC_C0_0/GL1  FCCC_C0_0/FCCC_C0_0/GL1  |  10.000      5.207  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FCCC_C0_0/FCCC_C0_0/GL0
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                         Arrival          
Instance                                    Reference                   Type     Pin     Net                 Time        Slack
                                            Clock                                                                             
------------------------------------------------------------------------------------------------------------------------------
FIFO_CDC_0.p_W_logic_s\.W_adr_gray_1[0]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       W_adr_gray_1[0]     0.087       0.843
FIFO_CDC_0.p_W_logic_s\.W_adr_gray_1[1]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       W_adr_gray_1[1]     0.087       0.843
FIFO_CDC_0.p_W_logic_s\.W_adr_gray_1[2]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       W_adr_gray_1[2]     0.087       0.843
FIFO_CDC_0.p_W_logic_s\.W_adr_gray_1[3]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       W_adr_gray_1[3]     0.087       0.843
FIFO_CDC_0.p_W_logic_s\.W_adr_gray_1[4]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       W_adr_gray_1[4]     0.087       0.843
FIFO_CDC_0.p_W_logic_s\.W_adr_gray_1[5]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       W_adr_gray_1[5]     0.087       0.843
FIFO_CDC_0.p_W_logic_s\.W_adr_gray_1[6]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       W_adr_gray_1[6]     0.087       0.843
FIFO_CDC_0.p_W_logic_s\.W_adr_gray_1[7]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       W_adr_gray_1[7]     0.087       0.843
FIFO_CDC_0.p_W_logic_s\.W_adr_gray_1[8]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       W_adr_gray_1[8]     0.087       0.843
FIFO_CDC_0.p_W_logic_s\.W_adr_gray_1[9]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       W_adr_gray_1[9]     0.087       0.843
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                         Required          
Instance                                   Reference                   Type     Pin     Net                 Time         Slack
                                           Clock                                                                              
------------------------------------------------------------------------------------------------------------------------------
FIFO_CDC_0.p_R_sync\.R_waddr_next_1[0]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       W_adr_gray_1[0]     1.745        0.843
FIFO_CDC_0.p_R_sync\.R_waddr_next_1[1]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       W_adr_gray_1[1]     1.745        0.843
FIFO_CDC_0.p_R_sync\.R_waddr_next_1[2]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       W_adr_gray_1[2]     1.745        0.843
FIFO_CDC_0.p_R_sync\.R_waddr_next_1[3]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       W_adr_gray_1[3]     1.745        0.843
FIFO_CDC_0.p_R_sync\.R_waddr_next_1[4]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       W_adr_gray_1[4]     1.745        0.843
FIFO_CDC_0.p_R_sync\.R_waddr_next_1[5]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       W_adr_gray_1[5]     1.745        0.843
FIFO_CDC_0.p_R_sync\.R_waddr_next_1[6]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       W_adr_gray_1[6]     1.745        0.843
FIFO_CDC_0.p_R_sync\.R_waddr_next_1[7]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       W_adr_gray_1[7]     1.745        0.843
FIFO_CDC_0.p_R_sync\.R_waddr_next_1[8]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       W_adr_gray_1[8]     1.745        0.843
FIFO_CDC_0.p_R_sync\.R_waddr_next_1[9]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       W_adr_gray_1[9]     1.745        0.843
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.745

    - Propagation time:                      0.902
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.843

    Number of logic level(s):                0
    Starting point:                          FIFO_CDC_0.p_W_logic_s\.W_adr_gray_1[0] / Q
    Ending point:                            FIFO_CDC_0.p_R_sync\.R_waddr_next_1[0] / D
    The start point is clocked by            FCCC_C0_0/FCCC_C0_0/GL0 [rising] on pin CLK
    The end   point is clocked by            FCCC_C0_0/FCCC_C0_0/GL1 [rising] on pin CLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                        Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FIFO_CDC_0.p_W_logic_s\.W_adr_gray_1[0]     SLE      Q        Out     0.087     0.087       -         
W_adr_gray_1[0]                             Net      -        -       0.815     -           4         
FIFO_CDC_0.p_R_sync\.R_waddr_next_1[0]      SLE      D        In      -         0.902       -         
======================================================================================================
Total path delay (propagation time + setup) of 1.157 is 0.343(29.6%) logic and 0.815(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FCCC_C0_0/FCCC_C0_0/GL1
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                        Arrival          
Instance                                    Reference                   Type     Pin     Net                                Time        Slack
                                            Clock                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------
fifo_read_test_0.FIFO_ON                    FCCC_C0_0/FCCC_C0_0/GL1     SLE      Q       FIFO_ON                            0.087       0.130
fifo_read_test_0.BYTES[1]                   FCCC_C0_0/FCCC_C0_0/GL1     SLE      Q       fifo_read_test_0_FIFO_BYTES[1]     0.087       0.522
fifo_read_test_0.BYTES[0]                   FCCC_C0_0/FCCC_C0_0/GL1     SLE      Q       fifo_read_test_0_FIFO_BYTES[0]     0.087       0.547
FIFO_CDC_0.p_R_logic_s\.R_adr_gray_1[0]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      Q       R_adr_gray_1[0]                    0.087       0.843
FIFO_CDC_0.p_R_logic_s\.R_adr_gray_1[1]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      Q       R_adr_gray_1[1]                    0.087       0.843
FIFO_CDC_0.p_R_logic_s\.R_adr_gray_1[2]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      Q       R_adr_gray_1[2]                    0.087       0.843
FIFO_CDC_0.p_R_logic_s\.R_adr_gray_1[3]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      Q       R_adr_gray_1[3]                    0.087       0.843
FIFO_CDC_0.p_R_logic_s\.R_adr_gray_1[4]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      Q       R_adr_gray_1[4]                    0.087       0.843
FIFO_CDC_0.p_R_logic_s\.R_adr_gray_1[5]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      Q       R_adr_gray_1[5]                    0.087       0.843
FIFO_CDC_0.p_R_logic_s\.R_adr_gray_1[6]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      Q       R_adr_gray_1[6]                    0.087       0.843
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                                        Required          
Instance                                   Reference                   Type     Pin     Net                                Time         Slack
                                           Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------
FIFO_CDC_0.SLVDOM_ON[1]                    FCCC_C0_0/FCCC_C0_0/GL1     SLE      D       FIFO_ON                            1.745        0.130
FIFO_CDC_0.W_bytes[1]                      FCCC_C0_0/FCCC_C0_0/GL1     SLE      D       fifo_read_test_0_FIFO_BYTES[1]     1.745        0.522
FIFO_CDC_0.W_bytes[0]                      FCCC_C0_0/FCCC_C0_0/GL1     SLE      D       fifo_read_test_0_FIFO_BYTES[0]     1.745        0.547
FIFO_CDC_0.p_W_sync\.W_raddr_next_1[0]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      D       R_adr_gray_1[0]                    1.745        0.843
FIFO_CDC_0.p_W_sync\.W_raddr_next_1[1]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      D       R_adr_gray_1[1]                    1.745        0.843
FIFO_CDC_0.p_W_sync\.W_raddr_next_1[2]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      D       R_adr_gray_1[2]                    1.745        0.843
FIFO_CDC_0.p_W_sync\.W_raddr_next_1[3]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      D       R_adr_gray_1[3]                    1.745        0.843
FIFO_CDC_0.p_W_sync\.W_raddr_next_1[4]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      D       R_adr_gray_1[4]                    1.745        0.843
FIFO_CDC_0.p_W_sync\.W_raddr_next_1[5]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      D       R_adr_gray_1[5]                    1.745        0.843
FIFO_CDC_0.p_W_sync\.W_raddr_next_1[6]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      D       R_adr_gray_1[6]                    1.745        0.843
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.745

    - Propagation time:                      1.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.130

    Number of logic level(s):                0
    Starting point:                          fifo_read_test_0.FIFO_ON / Q
    Ending point:                            FIFO_CDC_0.SLVDOM_ON[1] / D
    The start point is clocked by            FCCC_C0_0/FCCC_C0_0/GL1 [rising] on pin CLK
    The end   point is clocked by            FCCC_C0_0/FCCC_C0_0/GL0 [rising] on pin CLK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
fifo_read_test_0.FIFO_ON     SLE      Q        Out     0.087     0.087       -         
FIFO_ON                      Net      -        -       1.527     -           55        
FIFO_CDC_0.SLVDOM_ON[1]      SLE      D        In      -         1.615       -         
=======================================================================================
Total path delay (propagation time + setup) of 1.870 is 0.343(18.3%) logic and 1.527(81.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                 Arrival          
Instance                         Reference     Type     Pin      Net      Time        Slack
                                 Clock                                                     
-------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST     System        CCC      LOCK     LOCK     0.000       5.481
===========================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                              Required          
Instance                          Reference     Type     Pin     Net                    Time         Slack
                                  Clock                                                                   
----------------------------------------------------------------------------------------------------------
fifo_write_test_0.W_DAT[0]        System        SLE      EN      W_DAT_0_sqmuxa         7.662        5.481
fifo_write_test_0.W_DAT[1]        System        SLE      EN      W_DAT_0_sqmuxa         7.662        5.481
fifo_write_test_0.W_DAT[2]        System        SLE      EN      W_DAT_0_sqmuxa         7.662        5.481
fifo_write_test_0.W_DAT[3]        System        SLE      EN      W_DAT_0_sqmuxa         7.662        5.481
fifo_write_test_0.W_DAT[4]        System        SLE      EN      W_DAT_0_sqmuxa         7.662        5.481
fifo_write_test_0.W_DAT[5]        System        SLE      EN      W_DAT_0_sqmuxa         7.662        5.481
fifo_write_test_0.W_DAT[6]        System        SLE      EN      W_DAT_0_sqmuxa         7.662        5.481
fifo_write_test_0.W_DAT[7]        System        SLE      EN      W_DAT_0_sqmuxa         7.662        5.481
fifo_write_test_0.W_EN            System        SLE      EN      LOCK                   7.662        6.545
fifo_read_test_0.next_byte[0]     System        SLE      EN      next_byte_1_sqmuxa     9.662        7.891
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.662

    - Propagation time:                      2.181
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.481

    Number of logic level(s):                1
    Starting point:                          FCCC_C0_0.FCCC_C0_0.CCC_INST / LOCK
    Ending point:                            fifo_write_test_0.W_DAT[0] / EN
    The start point is clocked by            System [rising]
    The end   point is clocked by            FCCC_C0_0/FCCC_C0_0/GL0 [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST                            CCC      LOCK     Out     0.000     0.000       -         
LOCK                                                    Net      -        -       1.117     -           6         
FIFO_CDC_0.p_W_logic_c\.un25_w_adr_gray_NE_RNINH1B1     CFG3     A        In      -         1.117       -         
FIFO_CDC_0.p_W_logic_c\.un25_w_adr_gray_NE_RNINH1B1     CFG3     Y        Out     0.087     1.204       -         
W_DAT_0_sqmuxa                                          Net      -        -       0.977     -           8         
fifo_write_test_0.W_DAT[0]                              SLE      EN       In      -         2.181       -         
==================================================================================================================
Total path delay (propagation time + setup) of 2.519 is 0.425(16.9%) logic and 2.094(83.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:11s; Memory used current: 170MB peak: 171MB)


Finished timing report (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:11s; Memory used current: 170MB peak: 171MB)

---------------------------------------
Resource Usage Report for FIFO_CDC_test 

Mapping to part: m2s010vf400std
Cell usage:
CCC             1 use
CLKINT          3 uses
RCOSC_25_50MHZ  1 use
CFG1           9 uses
CFG2           48 uses
CFG3           34 uses
CFG4           86 uses

Carry cells:
ARI1            80 uses - used for arithmetic functions


Sequential Cells: 
SLE            256 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 10
I/O primitives: 9
INBUF          1 use
OUTBUF         8 uses


Global Clock Buffers: 3

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 1 of 21 (4%)

Total LUTs:    257

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 36; LUTs = 36;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  256 + 0 + 36 + 0 = 292;
Total number of LUTs after P&R:  257 + 0 + 36 + 0 = 293;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 60MB peak: 171MB)

Process took 0h:00m:13s realtime, 0h:00m:12s cputime
# Mon May  4 19:04:41 2020

###########################################################]
