{"files":[{"patch":"@@ -7604,1 +7604,1 @@\n-instruct signumD_reg(fRegD dst, immD zero, fRegD one, iRegLNoSp tmp, rFlagsReg cr) %{\n+instruct signumD_reg(fRegD dst, immD zero, fRegD one, iRegLNoSp tmp) %{\n@@ -7606,1 +7606,1 @@\n-  effect(TEMP tmp, KILL cr);\n+  effect(TEMP tmp);\n@@ -7609,1 +7609,2 @@\n-    __ signum_fp(as_FloatRegister($dst$$reg), as_FloatRegister($one$$reg), as_Register($tmp$$reg), true \/* is_double *\/);\n+    __ signum_fp(as_FloatRegister($dst$$reg), as_FloatRegister($one$$reg),\n+                 as_Register($tmp$$reg), true \/* is_double *\/);\n@@ -7614,1 +7615,1 @@\n-instruct signumF_reg(fRegF dst, immF zero, fRegF one, iRegLNoSp tmp, rFlagsReg cr) %{\n+instruct signumF_reg(fRegF dst, immF zero, fRegF one, iRegLNoSp tmp) %{\n@@ -7616,1 +7617,1 @@\n-  effect(TEMP tmp, KILL cr);\n+  effect(TEMP tmp);\n@@ -7619,1 +7620,2 @@\n-    __ signum_fp(as_FloatRegister($dst$$reg), as_FloatRegister($one$$reg), as_Register($tmp$$reg), false \/* is_double *\/);\n+    __ signum_fp(as_FloatRegister($dst$$reg), as_FloatRegister($one$$reg),\n+                 as_Register($tmp$$reg), false \/* is_double *\/);\n","filename":"src\/hotspot\/cpu\/riscv\/riscv.ad","additions":8,"deletions":6,"binary":false,"changes":14,"status":"modified"}]}