Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 26 14:18:37 2019
| Host         : cygnus running 64-bit Ubuntu 19.04
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.469        0.000                      0                   75        0.165        0.000                      0                   75        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.469        0.000                      0                   75        0.165        0.000                      0                   75        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 DATA_RECEIVER/BYTE_RX/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.247ns (29.327%)  route 3.005ns (70.673%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.607     5.209    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X50Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDRE (Prop_fdre_C_Q)         0.518     5.727 r  DATA_RECEIVER/BYTE_RX/count_reg[2]/Q
                         net (fo=6, routed)           0.892     6.619    DATA_RECEIVER/BYTE_RX/count_reg_n_0_[2]
    SLICE_X51Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.743 f  DATA_RECEIVER/BYTE_RX/count[8]_i_5/O
                         net (fo=1, routed)           0.806     7.549    DATA_RECEIVER/BYTE_RX/count[8]_i_5_n_0
    SLICE_X51Y118        LUT4 (Prop_lut4_I1_O)        0.154     7.703 f  DATA_RECEIVER/BYTE_RX/count[8]_i_3__0/O
                         net (fo=12, routed)          0.541     8.244    DATA_RECEIVER/BYTE_RX/count[8]_i_3__0_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I1_O)        0.327     8.571 r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state[4]_i_3/O
                         net (fo=1, routed)           0.151     8.722    DATA_RECEIVER/BYTE_RX/FSM_onehot_state[4]_i_3_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I5_O)        0.124     8.846 r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.615     9.461    DATA_RECEIVER/BYTE_RX/FSM_onehot_state[4]_i_1_n_0
    SLICE_X49Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.489    14.911    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X49Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X49Y117        FDRE (Setup_fdre_C_CE)      -0.205    14.930    DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 DATA_RECEIVER/BYTE_RX/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.247ns (29.327%)  route 3.005ns (70.673%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.607     5.209    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X50Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDRE (Prop_fdre_C_Q)         0.518     5.727 r  DATA_RECEIVER/BYTE_RX/count_reg[2]/Q
                         net (fo=6, routed)           0.892     6.619    DATA_RECEIVER/BYTE_RX/count_reg_n_0_[2]
    SLICE_X51Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.743 f  DATA_RECEIVER/BYTE_RX/count[8]_i_5/O
                         net (fo=1, routed)           0.806     7.549    DATA_RECEIVER/BYTE_RX/count[8]_i_5_n_0
    SLICE_X51Y118        LUT4 (Prop_lut4_I1_O)        0.154     7.703 f  DATA_RECEIVER/BYTE_RX/count[8]_i_3__0/O
                         net (fo=12, routed)          0.541     8.244    DATA_RECEIVER/BYTE_RX/count[8]_i_3__0_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I1_O)        0.327     8.571 r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state[4]_i_3/O
                         net (fo=1, routed)           0.151     8.722    DATA_RECEIVER/BYTE_RX/FSM_onehot_state[4]_i_3_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I5_O)        0.124     8.846 r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.615     9.461    DATA_RECEIVER/BYTE_RX/FSM_onehot_state[4]_i_1_n_0
    SLICE_X49Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.489    14.911    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X49Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X49Y117        FDRE (Setup_fdre_C_CE)      -0.205    14.930    DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 DATA_RECEIVER/BYTE_RX/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.247ns (29.327%)  route 3.005ns (70.673%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.607     5.209    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X50Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDRE (Prop_fdre_C_Q)         0.518     5.727 r  DATA_RECEIVER/BYTE_RX/count_reg[2]/Q
                         net (fo=6, routed)           0.892     6.619    DATA_RECEIVER/BYTE_RX/count_reg_n_0_[2]
    SLICE_X51Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.743 f  DATA_RECEIVER/BYTE_RX/count[8]_i_5/O
                         net (fo=1, routed)           0.806     7.549    DATA_RECEIVER/BYTE_RX/count[8]_i_5_n_0
    SLICE_X51Y118        LUT4 (Prop_lut4_I1_O)        0.154     7.703 f  DATA_RECEIVER/BYTE_RX/count[8]_i_3__0/O
                         net (fo=12, routed)          0.541     8.244    DATA_RECEIVER/BYTE_RX/count[8]_i_3__0_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I1_O)        0.327     8.571 r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state[4]_i_3/O
                         net (fo=1, routed)           0.151     8.722    DATA_RECEIVER/BYTE_RX/FSM_onehot_state[4]_i_3_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I5_O)        0.124     8.846 r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.615     9.461    DATA_RECEIVER/BYTE_RX/FSM_onehot_state[4]_i_1_n_0
    SLICE_X49Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.489    14.911    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X49Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X49Y117        FDRE (Setup_fdre_C_CE)      -0.205    14.930    DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 DATA_RECEIVER/BYTE_RX/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.247ns (29.327%)  route 3.005ns (70.673%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.607     5.209    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X50Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDRE (Prop_fdre_C_Q)         0.518     5.727 r  DATA_RECEIVER/BYTE_RX/count_reg[2]/Q
                         net (fo=6, routed)           0.892     6.619    DATA_RECEIVER/BYTE_RX/count_reg_n_0_[2]
    SLICE_X51Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.743 f  DATA_RECEIVER/BYTE_RX/count[8]_i_5/O
                         net (fo=1, routed)           0.806     7.549    DATA_RECEIVER/BYTE_RX/count[8]_i_5_n_0
    SLICE_X51Y118        LUT4 (Prop_lut4_I1_O)        0.154     7.703 f  DATA_RECEIVER/BYTE_RX/count[8]_i_3__0/O
                         net (fo=12, routed)          0.541     8.244    DATA_RECEIVER/BYTE_RX/count[8]_i_3__0_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I1_O)        0.327     8.571 r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state[4]_i_3/O
                         net (fo=1, routed)           0.151     8.722    DATA_RECEIVER/BYTE_RX/FSM_onehot_state[4]_i_3_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I5_O)        0.124     8.846 r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.615     9.461    DATA_RECEIVER/BYTE_RX/FSM_onehot_state[4]_i_1_n_0
    SLICE_X49Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.489    14.911    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X49Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X49Y117        FDRE (Setup_fdre_C_CE)      -0.205    14.930    DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 DATA_RECEIVER/BYTE_RX/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.247ns (29.327%)  route 3.005ns (70.673%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.607     5.209    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X50Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDRE (Prop_fdre_C_Q)         0.518     5.727 r  DATA_RECEIVER/BYTE_RX/count_reg[2]/Q
                         net (fo=6, routed)           0.892     6.619    DATA_RECEIVER/BYTE_RX/count_reg_n_0_[2]
    SLICE_X51Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.743 f  DATA_RECEIVER/BYTE_RX/count[8]_i_5/O
                         net (fo=1, routed)           0.806     7.549    DATA_RECEIVER/BYTE_RX/count[8]_i_5_n_0
    SLICE_X51Y118        LUT4 (Prop_lut4_I1_O)        0.154     7.703 f  DATA_RECEIVER/BYTE_RX/count[8]_i_3__0/O
                         net (fo=12, routed)          0.541     8.244    DATA_RECEIVER/BYTE_RX/count[8]_i_3__0_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I1_O)        0.327     8.571 r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state[4]_i_3/O
                         net (fo=1, routed)           0.151     8.722    DATA_RECEIVER/BYTE_RX/FSM_onehot_state[4]_i_3_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I5_O)        0.124     8.846 r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.615     9.461    DATA_RECEIVER/BYTE_RX/FSM_onehot_state[4]_i_1_n_0
    SLICE_X49Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.489    14.911    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X49Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X49Y117        FDRE (Setup_fdre_C_CE)      -0.205    14.930    DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 DATA_RECEIVER/BYTE_RX/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_RECEIVER/BYTE_RX/index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 1.275ns (30.330%)  route 2.929ns (69.670%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.607     5.209    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X50Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDRE (Prop_fdre_C_Q)         0.518     5.727 r  DATA_RECEIVER/BYTE_RX/count_reg[2]/Q
                         net (fo=6, routed)           0.892     6.619    DATA_RECEIVER/BYTE_RX/count_reg_n_0_[2]
    SLICE_X51Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.743 f  DATA_RECEIVER/BYTE_RX/count[8]_i_5/O
                         net (fo=1, routed)           0.806     7.549    DATA_RECEIVER/BYTE_RX/count[8]_i_5_n_0
    SLICE_X51Y118        LUT4 (Prop_lut4_I1_O)        0.154     7.703 f  DATA_RECEIVER/BYTE_RX/count[8]_i_3__0/O
                         net (fo=12, routed)          0.553     8.256    DATA_RECEIVER/BYTE_RX/count[8]_i_3__0_n_0
    SLICE_X48Y117        LUT5 (Prop_lut5_I2_O)        0.327     8.583 r  DATA_RECEIVER/BYTE_RX/index[2]_i_2__0/O
                         net (fo=3, routed)           0.678     9.261    DATA_RECEIVER/BYTE_RX/index
    SLICE_X48Y117        LUT3 (Prop_lut3_I1_O)        0.152     9.413 r  DATA_RECEIVER/BYTE_RX/index[0]_i_1/O
                         net (fo=1, routed)           0.000     9.413    DATA_RECEIVER/BYTE_RX/index[0]_i_1_n_0
    SLICE_X48Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.489    14.911    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X48Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/index_reg[0]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X48Y117        FDRE (Setup_fdre_C_D)        0.047    15.182    DATA_RECEIVER/BYTE_RX/index_reg[0]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 DATA_RECEIVER/BYTE_RX/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_RECEIVER/BYTE_RX/index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 1.247ns (29.812%)  route 2.936ns (70.188%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.607     5.209    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X50Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDRE (Prop_fdre_C_Q)         0.518     5.727 r  DATA_RECEIVER/BYTE_RX/count_reg[2]/Q
                         net (fo=6, routed)           0.892     6.619    DATA_RECEIVER/BYTE_RX/count_reg_n_0_[2]
    SLICE_X51Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.743 f  DATA_RECEIVER/BYTE_RX/count[8]_i_5/O
                         net (fo=1, routed)           0.806     7.549    DATA_RECEIVER/BYTE_RX/count[8]_i_5_n_0
    SLICE_X51Y118        LUT4 (Prop_lut4_I1_O)        0.154     7.703 f  DATA_RECEIVER/BYTE_RX/count[8]_i_3__0/O
                         net (fo=12, routed)          0.553     8.256    DATA_RECEIVER/BYTE_RX/count[8]_i_3__0_n_0
    SLICE_X48Y117        LUT5 (Prop_lut5_I2_O)        0.327     8.583 r  DATA_RECEIVER/BYTE_RX/index[2]_i_2__0/O
                         net (fo=3, routed)           0.685     9.268    DATA_RECEIVER/BYTE_RX/index
    SLICE_X48Y117        LUT4 (Prop_lut4_I2_O)        0.124     9.392 r  DATA_RECEIVER/BYTE_RX/index[1]_i_1/O
                         net (fo=1, routed)           0.000     9.392    DATA_RECEIVER/BYTE_RX/index[1]_i_1_n_0
    SLICE_X48Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.489    14.911    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X48Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/index_reg[1]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X48Y117        FDRE (Setup_fdre_C_D)        0.029    15.164    DATA_RECEIVER/BYTE_RX/index_reg[1]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 DATA_RECEIVER/BYTE_RX/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_RECEIVER/BYTE_RX/index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.275ns (30.278%)  route 2.936ns (69.722%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.607     5.209    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X50Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDRE (Prop_fdre_C_Q)         0.518     5.727 r  DATA_RECEIVER/BYTE_RX/count_reg[2]/Q
                         net (fo=6, routed)           0.892     6.619    DATA_RECEIVER/BYTE_RX/count_reg_n_0_[2]
    SLICE_X51Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.743 f  DATA_RECEIVER/BYTE_RX/count[8]_i_5/O
                         net (fo=1, routed)           0.806     7.549    DATA_RECEIVER/BYTE_RX/count[8]_i_5_n_0
    SLICE_X51Y118        LUT4 (Prop_lut4_I1_O)        0.154     7.703 f  DATA_RECEIVER/BYTE_RX/count[8]_i_3__0/O
                         net (fo=12, routed)          0.553     8.256    DATA_RECEIVER/BYTE_RX/count[8]_i_3__0_n_0
    SLICE_X48Y117        LUT5 (Prop_lut5_I2_O)        0.327     8.583 r  DATA_RECEIVER/BYTE_RX/index[2]_i_2__0/O
                         net (fo=3, routed)           0.685     9.268    DATA_RECEIVER/BYTE_RX/index
    SLICE_X48Y117        LUT5 (Prop_lut5_I3_O)        0.152     9.420 r  DATA_RECEIVER/BYTE_RX/index[2]_i_1/O
                         net (fo=1, routed)           0.000     9.420    DATA_RECEIVER/BYTE_RX/index[2]_i_1_n_0
    SLICE_X48Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.489    14.911    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X48Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/index_reg[2]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X48Y117        FDRE (Setup_fdre_C_D)        0.075    15.210    DATA_RECEIVER/BYTE_RX/index_reg[2]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 DATA_RECEIVER/BYTE_RX/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_RECEIVER/BYTE_RX/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 1.123ns (28.725%)  route 2.786ns (71.275%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.607     5.209    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X50Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDRE (Prop_fdre_C_Q)         0.518     5.727 f  DATA_RECEIVER/BYTE_RX/count_reg[2]/Q
                         net (fo=6, routed)           0.892     6.619    DATA_RECEIVER/BYTE_RX/count_reg_n_0_[2]
    SLICE_X51Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.743 r  DATA_RECEIVER/BYTE_RX/count[8]_i_5/O
                         net (fo=1, routed)           0.806     7.549    DATA_RECEIVER/BYTE_RX/count[8]_i_5_n_0
    SLICE_X51Y118        LUT4 (Prop_lut4_I1_O)        0.154     7.703 r  DATA_RECEIVER/BYTE_RX/count[8]_i_3__0/O
                         net (fo=12, routed)          0.540     8.243    DATA_RECEIVER/BYTE_RX/count[8]_i_3__0_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I2_O)        0.327     8.570 r  DATA_RECEIVER/BYTE_RX/count[8]_i_1__0/O
                         net (fo=9, routed)           0.549     9.119    DATA_RECEIVER/BYTE_RX/count
    SLICE_X51Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.487    14.909    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X51Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/count_reg[0]/C
                         clock pessimism              0.278    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X51Y117        FDRE (Setup_fdre_C_CE)      -0.205    14.947    DATA_RECEIVER/BYTE_RX/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 DATA_RECEIVER/BYTE_RX/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_RECEIVER/BYTE_RX/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 1.123ns (29.157%)  route 2.729ns (70.843%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.607     5.209    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X50Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDRE (Prop_fdre_C_Q)         0.518     5.727 f  DATA_RECEIVER/BYTE_RX/count_reg[2]/Q
                         net (fo=6, routed)           0.892     6.619    DATA_RECEIVER/BYTE_RX/count_reg_n_0_[2]
    SLICE_X51Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.743 r  DATA_RECEIVER/BYTE_RX/count[8]_i_5/O
                         net (fo=1, routed)           0.806     7.549    DATA_RECEIVER/BYTE_RX/count[8]_i_5_n_0
    SLICE_X51Y118        LUT4 (Prop_lut4_I1_O)        0.154     7.703 r  DATA_RECEIVER/BYTE_RX/count[8]_i_3__0/O
                         net (fo=12, routed)          0.540     8.243    DATA_RECEIVER/BYTE_RX/count[8]_i_3__0_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I2_O)        0.327     8.570 r  DATA_RECEIVER/BYTE_RX/count[8]_i_1__0/O
                         net (fo=9, routed)           0.491     9.061    DATA_RECEIVER/BYTE_RX/count
    SLICE_X51Y118        FDRE                                         r  DATA_RECEIVER/BYTE_RX/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.485    14.907    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X51Y118        FDRE                                         r  DATA_RECEIVER/BYTE_RX/count_reg[5]/C
                         clock pessimism              0.276    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X51Y118        FDRE (Setup_fdre_C_CE)      -0.205    14.943    DATA_RECEIVER/BYTE_RX/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  5.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 SCORE_TRANSMITTER/BYTE_TX/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCORE_TRANSMITTER/BYTE_TX/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.556     1.475    SCORE_TRANSMITTER/BYTE_TX/clk_IBUF_BUFG
    SLICE_X47Y113        FDRE                                         r  SCORE_TRANSMITTER/BYTE_TX/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  SCORE_TRANSMITTER/BYTE_TX/count_reg[5]/Q
                         net (fo=5, routed)           0.120     1.737    SCORE_TRANSMITTER/BYTE_TX/count_reg_n_0_[5]
    SLICE_X46Y113        LUT5 (Prop_lut5_I3_O)        0.048     1.785 r  SCORE_TRANSMITTER/BYTE_TX/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.785    SCORE_TRANSMITTER/BYTE_TX/count[7]_i_1__0_n_0
    SLICE_X46Y113        FDRE                                         r  SCORE_TRANSMITTER/BYTE_TX/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.826     1.991    SCORE_TRANSMITTER/BYTE_TX/clk_IBUF_BUFG
    SLICE_X46Y113        FDRE                                         r  SCORE_TRANSMITTER/BYTE_TX/count_reg[7]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X46Y113        FDRE (Hold_fdre_C_D)         0.131     1.619    SCORE_TRANSMITTER/BYTE_TX/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 SCORE_TRANSMITTER/BYTE_TX/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCORE_TRANSMITTER/BYTE_TX/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.556     1.475    SCORE_TRANSMITTER/BYTE_TX/clk_IBUF_BUFG
    SLICE_X47Y113        FDRE                                         r  SCORE_TRANSMITTER/BYTE_TX/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  SCORE_TRANSMITTER/BYTE_TX/count_reg[5]/Q
                         net (fo=5, routed)           0.120     1.737    SCORE_TRANSMITTER/BYTE_TX/count_reg_n_0_[5]
    SLICE_X46Y113        LUT4 (Prop_lut4_I1_O)        0.045     1.782 r  SCORE_TRANSMITTER/BYTE_TX/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.782    SCORE_TRANSMITTER/BYTE_TX/count[6]_i_1__0_n_0
    SLICE_X46Y113        FDRE                                         r  SCORE_TRANSMITTER/BYTE_TX/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.826     1.991    SCORE_TRANSMITTER/BYTE_TX/clk_IBUF_BUFG
    SLICE_X46Y113        FDRE                                         r  SCORE_TRANSMITTER/BYTE_TX/count_reg[6]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X46Y113        FDRE (Hold_fdre_C_D)         0.120     1.608    SCORE_TRANSMITTER/BYTE_TX/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 SCORE_TRANSMITTER/BYTE_TX/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCORE_TRANSMITTER/BYTE_TX/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.556     1.475    SCORE_TRANSMITTER/BYTE_TX/clk_IBUF_BUFG
    SLICE_X47Y113        FDRE                                         r  SCORE_TRANSMITTER/BYTE_TX/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  SCORE_TRANSMITTER/BYTE_TX/count_reg[5]/Q
                         net (fo=5, routed)           0.124     1.741    SCORE_TRANSMITTER/BYTE_TX/count_reg_n_0_[5]
    SLICE_X46Y113        LUT6 (Prop_lut6_I2_O)        0.045     1.786 r  SCORE_TRANSMITTER/BYTE_TX/count[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.786    SCORE_TRANSMITTER/BYTE_TX/count[8]_i_2__0_n_0
    SLICE_X46Y113        FDRE                                         r  SCORE_TRANSMITTER/BYTE_TX/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.826     1.991    SCORE_TRANSMITTER/BYTE_TX/clk_IBUF_BUFG
    SLICE_X46Y113        FDRE                                         r  SCORE_TRANSMITTER/BYTE_TX/count_reg[8]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X46Y113        FDRE (Hold_fdre_C_D)         0.121     1.609    SCORE_TRANSMITTER/BYTE_TX/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 SCORE_TRANSMITTER/BYTE_TX/temp_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCORE_TRANSMITTER/BYTE_TX/o_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.556     1.475    SCORE_TRANSMITTER/BYTE_TX/clk_IBUF_BUFG
    SLICE_X48Y115        FDRE                                         r  SCORE_TRANSMITTER/BYTE_TX/temp_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y115        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  SCORE_TRANSMITTER/BYTE_TX/temp_byte_reg[7]/Q
                         net (fo=2, routed)           0.097     1.713    SCORE_TRANSMITTER/BYTE_TX/temp_byte_reg_n_0_[7]
    SLICE_X49Y115        LUT5 (Prop_lut5_I2_O)        0.045     1.758 r  SCORE_TRANSMITTER/BYTE_TX/o_tx_i_2/O
                         net (fo=1, routed)           0.000     1.758    SCORE_TRANSMITTER/BYTE_TX/o_tx_i_2_n_0
    SLICE_X49Y115        FDRE                                         r  SCORE_TRANSMITTER/BYTE_TX/o_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.825     1.990    SCORE_TRANSMITTER/BYTE_TX/clk_IBUF_BUFG
    SLICE_X49Y115        FDRE                                         r  SCORE_TRANSMITTER/BYTE_TX/o_tx_reg/C
                         clock pessimism             -0.501     1.488    
    SLICE_X49Y115        FDRE (Hold_fdre_C_D)         0.091     1.579    SCORE_TRANSMITTER/BYTE_TX/o_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_RECEIVER/BYTE_RX/temp_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.659%)  route 0.111ns (37.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.554     1.473    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X49Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[4]/Q
                         net (fo=5, routed)           0.111     1.725    DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg_n_0_[4]
    SLICE_X48Y117        LUT3 (Prop_lut3_I1_O)        0.045     1.770 r  DATA_RECEIVER/BYTE_RX/temp_done_i_1__0/O
                         net (fo=1, routed)           0.000     1.770    DATA_RECEIVER/BYTE_RX/temp_done_i_1__0_n_0
    SLICE_X48Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/temp_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.822     1.988    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X48Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/temp_done_reg/C
                         clock pessimism             -0.501     1.486    
    SLICE_X48Y117        FDRE (Hold_fdre_C_D)         0.092     1.578    DATA_RECEIVER/BYTE_RX/temp_done_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_RECEIVER/BYTE_RX/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.728%)  route 0.188ns (50.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.554     1.473    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X49Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[3]/Q
                         net (fo=12, routed)          0.188     1.802    DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg_n_0_[3]
    SLICE_X50Y118        LUT6 (Prop_lut6_I5_O)        0.045     1.847 r  DATA_RECEIVER/BYTE_RX/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.847    DATA_RECEIVER/BYTE_RX/count[7]_i_1_n_0
    SLICE_X50Y118        FDRE                                         r  DATA_RECEIVER/BYTE_RX/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.820     1.985    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X50Y118        FDRE                                         r  DATA_RECEIVER/BYTE_RX/count_reg[7]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X50Y118        FDRE (Hold_fdre_C_D)         0.121     1.626    DATA_RECEIVER/BYTE_RX/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_RECEIVER/BYTE_RX/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.202%)  route 0.192ns (50.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.554     1.473    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X49Y117        FDRE                                         r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[3]/Q
                         net (fo=12, routed)          0.192     1.806    DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg_n_0_[3]
    SLICE_X50Y118        LUT6 (Prop_lut6_I5_O)        0.045     1.851 r  DATA_RECEIVER/BYTE_RX/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.851    DATA_RECEIVER/BYTE_RX/count[3]_i_1_n_0
    SLICE_X50Y118        FDRE                                         r  DATA_RECEIVER/BYTE_RX/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.820     1.985    DATA_RECEIVER/BYTE_RX/clk_IBUF_BUFG
    SLICE_X50Y118        FDRE                                         r  DATA_RECEIVER/BYTE_RX/count_reg[3]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X50Y118        FDRE (Hold_fdre_C_D)         0.120     1.625    DATA_RECEIVER/BYTE_RX/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 SCORE_TRANSMITTER/BYTE_TX/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCORE_TRANSMITTER/BYTE_TX/index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.556     1.475    SCORE_TRANSMITTER/BYTE_TX/clk_IBUF_BUFG
    SLICE_X46Y115        FDRE                                         r  SCORE_TRANSMITTER/BYTE_TX/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.148     1.623 r  SCORE_TRANSMITTER/BYTE_TX/index_reg[1]/Q
                         net (fo=3, routed)           0.122     1.746    SCORE_TRANSMITTER/BYTE_TX/index_reg_n_0_[1]
    SLICE_X46Y115        LUT6 (Prop_lut6_I1_O)        0.099     1.845 r  SCORE_TRANSMITTER/BYTE_TX/index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.845    SCORE_TRANSMITTER/BYTE_TX/index[2]_i_1_n_0
    SLICE_X46Y115        FDRE                                         r  SCORE_TRANSMITTER/BYTE_TX/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.825     1.990    SCORE_TRANSMITTER/BYTE_TX/clk_IBUF_BUFG
    SLICE_X46Y115        FDRE                                         r  SCORE_TRANSMITTER/BYTE_TX/index_reg[2]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X46Y115        FDRE (Hold_fdre_C_D)         0.121     1.596    SCORE_TRANSMITTER/BYTE_TX/index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 DATA_RECEIVER/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_RECEIVER/temp_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.227ns (63.956%)  route 0.128ns (36.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.555     1.474    DATA_RECEIVER/clk_IBUF_BUFG
    SLICE_X48Y116        FDRE                                         r  DATA_RECEIVER/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDRE (Prop_fdre_C_Q)         0.128     1.602 r  DATA_RECEIVER/FSM_sequential_state_reg[2]/Q
                         net (fo=5, routed)           0.128     1.730    DATA_RECEIVER/BYTE_RX/state__0[2]
    SLICE_X47Y115        LUT6 (Prop_lut6_I4_O)        0.099     1.829 r  DATA_RECEIVER/BYTE_RX/temp_done_i_1__1/O
                         net (fo=1, routed)           0.000     1.829    DATA_RECEIVER/BYTE_RX_n_0
    SLICE_X47Y115        FDRE                                         r  DATA_RECEIVER/temp_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.825     1.990    DATA_RECEIVER/clk_IBUF_BUFG
    SLICE_X47Y115        FDRE                                         r  DATA_RECEIVER/temp_done_reg/C
                         clock pessimism             -0.500     1.489    
    SLICE_X47Y115        FDRE (Hold_fdre_C_D)         0.091     1.580    DATA_RECEIVER/temp_done_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 SCORE_TRANSMITTER/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCORE_TRANSMITTER/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.084%)  route 0.181ns (48.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.555     1.474    SCORE_TRANSMITTER/clk_IBUF_BUFG
    SLICE_X48Y116        FDRE                                         r  SCORE_TRANSMITTER/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  SCORE_TRANSMITTER/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.181     1.796    SCORE_TRANSMITTER/BYTE_TX/state__0[0]
    SLICE_X49Y116        LUT4 (Prop_lut4_I0_O)        0.048     1.844 r  SCORE_TRANSMITTER/BYTE_TX/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.844    SCORE_TRANSMITTER/BYTE_TX_n_4
    SLICE_X49Y116        FDRE                                         r  SCORE_TRANSMITTER/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.824     1.989    SCORE_TRANSMITTER/clk_IBUF_BUFG
    SLICE_X49Y116        FDRE                                         r  SCORE_TRANSMITTER/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X49Y116        FDRE (Hold_fdre_C_D)         0.107     1.594    SCORE_TRANSMITTER/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y117   DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y117   DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y117   DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y117   DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y117   DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y117   DATA_RECEIVER/BYTE_RX/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y117   DATA_RECEIVER/BYTE_RX/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y117   DATA_RECEIVER/BYTE_RX/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y118   DATA_RECEIVER/BYTE_RX/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y117   DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y117   DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y117   DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y117   DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y117   DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y117   DATA_RECEIVER/BYTE_RX/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y117   DATA_RECEIVER/BYTE_RX/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y117   DATA_RECEIVER/BYTE_RX/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y117   DATA_RECEIVER/BYTE_RX/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y117   DATA_RECEIVER/BYTE_RX/index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y118   DATA_RECEIVER/BYTE_RX/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y118   DATA_RECEIVER/BYTE_RX/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y118   DATA_RECEIVER/BYTE_RX/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y118   DATA_RECEIVER/BYTE_RX/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y118   DATA_RECEIVER/BYTE_RX/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y114   SCORE_TRANSMITTER/BYTE_TX/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y114   SCORE_TRANSMITTER/BYTE_TX/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y113   SCORE_TRANSMITTER/BYTE_TX/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y112   SCORE_TRANSMITTER/BYTE_TX/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y112   SCORE_TRANSMITTER/BYTE_TX/count_reg[2]/C



