

================================================================
== Vitis HLS Report for 'kpad_32_64_256_32_64_sha256_wrapper_Pipeline_VITIS_LOOP_120_2'
================================================================
* Date:           Sat Nov  1 16:09:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.00 ns|  5.065 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       10|       10|  90.000 ns|  90.000 ns|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_120_2  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|     263|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     263|     84|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |i_8_fu_86_p2                    |         +|   0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_01001_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln120_fu_80_p2             |      icmp|   0|  0|  13|           4|           5|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  30|          10|           9|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |i_02_fu_50               |   9|          2|    4|          8|
    |k1_fu_46                 |   9|          2|  256|        512|
    |keyStrm_blk_n            |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  267|        534|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_02_fu_50               |    4|   0|    4|          0|
    |k1_fu_46                 |  256|   0|  512|        256|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  263|   0|  519|        256|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+-----------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  kpad<32, 64, 256, 32, 64, sha256_wrapper>_Pipeline_VITIS_LOOP_120_2|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  kpad<32, 64, 256, 32, 64, sha256_wrapper>_Pipeline_VITIS_LOOP_120_2|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  kpad<32, 64, 256, 32, 64, sha256_wrapper>_Pipeline_VITIS_LOOP_120_2|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  kpad<32, 64, 256, 32, 64, sha256_wrapper>_Pipeline_VITIS_LOOP_120_2|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  kpad<32, 64, 256, 32, 64, sha256_wrapper>_Pipeline_VITIS_LOOP_120_2|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  kpad<32, 64, 256, 32, 64, sha256_wrapper>_Pipeline_VITIS_LOOP_120_2|  return value|
|keyStrm_dout     |   in|   32|     ap_fifo|                                                              keyStrm|       pointer|
|keyStrm_empty_n  |   in|    1|     ap_fifo|                                                              keyStrm|       pointer|
|keyStrm_read     |  out|    1|     ap_fifo|                                                              keyStrm|       pointer|
|k1_out           |  out|  512|      ap_vld|                                                               k1_out|       pointer|
|k1_out_ap_vld    |  out|    1|      ap_vld|                                                               k1_out|       pointer|
+-----------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

