

================================================================
== Vivado HLS Report for 'linear_activation_1'
================================================================
* Date:           Tue Apr 10 00:18:52 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mnist_fp32_naive
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  349|  349|  349|  349|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- NewInput  |  329|  329|        15|          5|          1|    64|    yes   |
        |- Result    |   16|   16|         8|          1|          1|    10|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 15
  * Pipeline-1: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 2
  Pipeline-0 : II = 5, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
  Pipeline-1 : II = 1, D = 8, States = { 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	17  / (exitcond5)
	3  / (!exitcond5)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	2  / true
17 --> 
	18  / true
18 --> 
	26  / (exitcond)
	19  / (!exitcond)
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	18  / true
26 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str66, i32 0, i32 0, [1 x i8]* @p_str67, [1 x i8]* @p_str68, [1 x i8]* @p_str69, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str70, [1 x i8]* @p_str71)"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str52, i32 0, i32 0, [1 x i8]* @p_str53, [1 x i8]* @p_str54, [1 x i8]* @p_str55, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str56, [1 x i8]* @p_str57)"
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader7" [mnist_fp32_naive/linear_activation.hpp:24]

 <State 2> : 3.25ns
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%acc_9 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_9_1, %0 ]"
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%acc_8 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_8_1, %0 ]"
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%acc_7 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_7_1, %0 ]"
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%acc_6 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_6_1, %0 ]"
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%acc_5 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_5_1, %0 ]"
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%acc_4 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_4_1, %0 ]"
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%acc_3 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_3_1, %0 ]"
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%acc_2 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_2_1, %0 ]"
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%acc_1 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_1_1, %0 ]"
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%acc_0 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_0_1, %0 ]"
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ii = phi i7 [ 0, %.preheader7.preheader ], [ %ii_2, %0 ]"
ST_2 : Operation 41 [1/1] (1.48ns)   --->   "%exitcond5 = icmp eq i7 %ii, -64" [mnist_fp32_naive/linear_activation.hpp:24]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.87ns)   --->   "%ii_2 = add i7 %ii, 1" [mnist_fp32_naive/linear_activation.hpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader.preheader, label %0" [mnist_fp32_naive/linear_activation.hpp:24]
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_s = zext i7 %ii to i64" [mnist_fp32_naive/linear_activation.hpp:29]
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_addr = getelementptr [64 x i320]* @L2_WEIGHTS, i64 0, i64 %tmp_s" [mnist_fp32_naive/linear_activation.hpp:29]
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_load = load i320* %L2_WEIGHTS_addr, align 8" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

 <State 3> : 3.63ns
ST_3 : Operation 47 [1/1] (3.63ns)   --->   "%tmp_26 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %data_in_V)" [mnist_fp32_naive/linear_activation.hpp:26]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_load = load i320* %L2_WEIGHTS_addr, align 8" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i320 %L2_WEIGHTS_load to i32" [mnist_fp32_naive/linear_activation.hpp:29]
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 32, i32 63)" [mnist_fp32_naive/linear_activation.hpp:29]
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 64, i32 95)" [mnist_fp32_naive/linear_activation.hpp:29]
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 96, i32 127)" [mnist_fp32_naive/linear_activation.hpp:29]
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 128, i32 159)" [mnist_fp32_naive/linear_activation.hpp:29]
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 160, i32 191)" [mnist_fp32_naive/linear_activation.hpp:29]
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 192, i32 223)" [mnist_fp32_naive/linear_activation.hpp:29]
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 224, i32 255)" [mnist_fp32_naive/linear_activation.hpp:29]
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 256, i32 287)" [mnist_fp32_naive/linear_activation.hpp:29]
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 288, i32 319)" [mnist_fp32_naive/linear_activation.hpp:29]

 <State 4> : 5.70ns
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_3 = bitcast i32 %tmp_8 to float" [mnist_fp32_naive/linear_activation.hpp:29]
ST_4 : Operation 60 [4/4] (5.70ns)   --->   "%tmp_4 = fmul float %tmp_26, %tmp_3" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_6 = bitcast i32 %tmp_5 to float" [mnist_fp32_naive/linear_activation.hpp:29]
ST_4 : Operation 62 [4/4] (5.70ns)   --->   "%tmp_13_1 = fmul float %tmp_26, %tmp_6" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 5.70ns
ST_5 : Operation 63 [3/4] (5.70ns)   --->   "%tmp_4 = fmul float %tmp_26, %tmp_3" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [3/4] (5.70ns)   --->   "%tmp_13_1 = fmul float %tmp_26, %tmp_6" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_2 = bitcast i32 %tmp_7 to float" [mnist_fp32_naive/linear_activation.hpp:29]
ST_5 : Operation 66 [4/4] (5.70ns)   --->   "%tmp_13_2 = fmul float %tmp_26, %tmp_2" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_11 = bitcast i32 %tmp_10 to float" [mnist_fp32_naive/linear_activation.hpp:29]
ST_5 : Operation 68 [4/4] (5.70ns)   --->   "%tmp_13_3 = fmul float %tmp_26, %tmp_11" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 5.70ns
ST_6 : Operation 69 [2/4] (5.70ns)   --->   "%tmp_4 = fmul float %tmp_26, %tmp_3" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [2/4] (5.70ns)   --->   "%tmp_13_1 = fmul float %tmp_26, %tmp_6" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [3/4] (5.70ns)   --->   "%tmp_13_2 = fmul float %tmp_26, %tmp_2" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [3/4] (5.70ns)   --->   "%tmp_13_3 = fmul float %tmp_26, %tmp_11" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_13 = bitcast i32 %tmp_12 to float" [mnist_fp32_naive/linear_activation.hpp:29]
ST_6 : Operation 74 [4/4] (5.70ns)   --->   "%tmp_13_4 = fmul float %tmp_26, %tmp_13" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_15 = bitcast i32 %tmp_14 to float" [mnist_fp32_naive/linear_activation.hpp:29]
ST_6 : Operation 76 [4/4] (5.70ns)   --->   "%tmp_13_5 = fmul float %tmp_26, %tmp_15" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 5.70ns
ST_7 : Operation 77 [1/4] (5.70ns)   --->   "%tmp_4 = fmul float %tmp_26, %tmp_3" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/4] (5.70ns)   --->   "%tmp_13_1 = fmul float %tmp_26, %tmp_6" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [2/4] (5.70ns)   --->   "%tmp_13_2 = fmul float %tmp_26, %tmp_2" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [2/4] (5.70ns)   --->   "%tmp_13_3 = fmul float %tmp_26, %tmp_11" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [3/4] (5.70ns)   --->   "%tmp_13_4 = fmul float %tmp_26, %tmp_13" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [3/4] (5.70ns)   --->   "%tmp_13_5 = fmul float %tmp_26, %tmp_15" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_17 = bitcast i32 %tmp_16 to float" [mnist_fp32_naive/linear_activation.hpp:29]
ST_7 : Operation 84 [4/4] (5.70ns)   --->   "%tmp_13_6 = fmul float %tmp_26, %tmp_17" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_19 = bitcast i32 %tmp_18 to float" [mnist_fp32_naive/linear_activation.hpp:29]
ST_7 : Operation 86 [4/4] (5.70ns)   --->   "%tmp_13_7 = fmul float %tmp_26, %tmp_19" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 7.26ns
ST_8 : Operation 87 [5/5] (7.25ns)   --->   "%acc_0_1 = fadd float %acc_0, %tmp_4" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [5/5] (7.25ns)   --->   "%acc_1_1 = fadd float %acc_1, %tmp_13_1" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/4] (5.70ns)   --->   "%tmp_13_2 = fmul float %tmp_26, %tmp_2" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/4] (5.70ns)   --->   "%tmp_13_3 = fmul float %tmp_26, %tmp_11" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [2/4] (5.70ns)   --->   "%tmp_13_4 = fmul float %tmp_26, %tmp_13" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [2/4] (5.70ns)   --->   "%tmp_13_5 = fmul float %tmp_26, %tmp_15" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [3/4] (5.70ns)   --->   "%tmp_13_6 = fmul float %tmp_26, %tmp_17" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [3/4] (5.70ns)   --->   "%tmp_13_7 = fmul float %tmp_26, %tmp_19" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_21 = bitcast i32 %tmp_20 to float" [mnist_fp32_naive/linear_activation.hpp:29]
ST_8 : Operation 96 [4/4] (5.70ns)   --->   "%tmp_13_8 = fmul float %tmp_26, %tmp_21" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_23 = bitcast i32 %tmp_22 to float" [mnist_fp32_naive/linear_activation.hpp:29]
ST_8 : Operation 98 [4/4] (5.70ns)   --->   "%tmp_13_9 = fmul float %tmp_26, %tmp_23" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 7.26ns
ST_9 : Operation 99 [4/5] (7.25ns)   --->   "%acc_0_1 = fadd float %acc_0, %tmp_4" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [4/5] (7.25ns)   --->   "%acc_1_1 = fadd float %acc_1, %tmp_13_1" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [5/5] (7.25ns)   --->   "%acc_2_1 = fadd float %acc_2, %tmp_13_2" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [5/5] (7.25ns)   --->   "%acc_3_1 = fadd float %acc_3, %tmp_13_3" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/4] (5.70ns)   --->   "%tmp_13_4 = fmul float %tmp_26, %tmp_13" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/4] (5.70ns)   --->   "%tmp_13_5 = fmul float %tmp_26, %tmp_15" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [2/4] (5.70ns)   --->   "%tmp_13_6 = fmul float %tmp_26, %tmp_17" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [2/4] (5.70ns)   --->   "%tmp_13_7 = fmul float %tmp_26, %tmp_19" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [3/4] (5.70ns)   --->   "%tmp_13_8 = fmul float %tmp_26, %tmp_21" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [3/4] (5.70ns)   --->   "%tmp_13_9 = fmul float %tmp_26, %tmp_23" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 7.26ns
ST_10 : Operation 109 [3/5] (7.25ns)   --->   "%acc_0_1 = fadd float %acc_0, %tmp_4" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [3/5] (7.25ns)   --->   "%acc_1_1 = fadd float %acc_1, %tmp_13_1" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [4/5] (7.25ns)   --->   "%acc_2_1 = fadd float %acc_2, %tmp_13_2" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [4/5] (7.25ns)   --->   "%acc_3_1 = fadd float %acc_3, %tmp_13_3" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [5/5] (7.25ns)   --->   "%acc_4_1 = fadd float %acc_4, %tmp_13_4" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [5/5] (7.25ns)   --->   "%acc_5_1 = fadd float %acc_5, %tmp_13_5" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/4] (5.70ns)   --->   "%tmp_13_6 = fmul float %tmp_26, %tmp_17" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/4] (5.70ns)   --->   "%tmp_13_7 = fmul float %tmp_26, %tmp_19" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [2/4] (5.70ns)   --->   "%tmp_13_8 = fmul float %tmp_26, %tmp_21" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [2/4] (5.70ns)   --->   "%tmp_13_9 = fmul float %tmp_26, %tmp_23" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 7.26ns
ST_11 : Operation 119 [2/5] (7.25ns)   --->   "%acc_0_1 = fadd float %acc_0, %tmp_4" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [2/5] (7.25ns)   --->   "%acc_1_1 = fadd float %acc_1, %tmp_13_1" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [3/5] (7.25ns)   --->   "%acc_2_1 = fadd float %acc_2, %tmp_13_2" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [3/5] (7.25ns)   --->   "%acc_3_1 = fadd float %acc_3, %tmp_13_3" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [4/5] (7.25ns)   --->   "%acc_4_1 = fadd float %acc_4, %tmp_13_4" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [4/5] (7.25ns)   --->   "%acc_5_1 = fadd float %acc_5, %tmp_13_5" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [5/5] (7.25ns)   --->   "%acc_6_1 = fadd float %acc_6, %tmp_13_6" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [5/5] (7.25ns)   --->   "%acc_7_1 = fadd float %acc_7, %tmp_13_7" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/4] (5.70ns)   --->   "%tmp_13_8 = fmul float %tmp_26, %tmp_21" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/4] (5.70ns)   --->   "%tmp_13_9 = fmul float %tmp_26, %tmp_23" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 7.26ns
ST_12 : Operation 129 [1/5] (7.25ns)   --->   "%acc_0_1 = fadd float %acc_0, %tmp_4" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/5] (7.25ns)   --->   "%acc_1_1 = fadd float %acc_1, %tmp_13_1" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [2/5] (7.25ns)   --->   "%acc_2_1 = fadd float %acc_2, %tmp_13_2" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [2/5] (7.25ns)   --->   "%acc_3_1 = fadd float %acc_3, %tmp_13_3" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [3/5] (7.25ns)   --->   "%acc_4_1 = fadd float %acc_4, %tmp_13_4" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [3/5] (7.25ns)   --->   "%acc_5_1 = fadd float %acc_5, %tmp_13_5" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [4/5] (7.25ns)   --->   "%acc_6_1 = fadd float %acc_6, %tmp_13_6" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [4/5] (7.25ns)   --->   "%acc_7_1 = fadd float %acc_7, %tmp_13_7" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [5/5] (7.25ns)   --->   "%acc_8_1 = fadd float %acc_8, %tmp_13_8" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [5/5] (7.25ns)   --->   "%acc_9_1 = fadd float %acc_9, %tmp_13_9" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 7.26ns
ST_13 : Operation 139 [1/5] (7.25ns)   --->   "%acc_2_1 = fadd float %acc_2, %tmp_13_2" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 140 [1/5] (7.25ns)   --->   "%acc_3_1 = fadd float %acc_3, %tmp_13_3" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [2/5] (7.25ns)   --->   "%acc_4_1 = fadd float %acc_4, %tmp_13_4" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [2/5] (7.25ns)   --->   "%acc_5_1 = fadd float %acc_5, %tmp_13_5" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [3/5] (7.25ns)   --->   "%acc_6_1 = fadd float %acc_6, %tmp_13_6" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [3/5] (7.25ns)   --->   "%acc_7_1 = fadd float %acc_7, %tmp_13_7" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [4/5] (7.25ns)   --->   "%acc_8_1 = fadd float %acc_8, %tmp_13_8" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [4/5] (7.25ns)   --->   "%acc_9_1 = fadd float %acc_9, %tmp_13_9" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 7.26ns
ST_14 : Operation 147 [1/5] (7.25ns)   --->   "%acc_4_1 = fadd float %acc_4, %tmp_13_4" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/5] (7.25ns)   --->   "%acc_5_1 = fadd float %acc_5, %tmp_13_5" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [2/5] (7.25ns)   --->   "%acc_6_1 = fadd float %acc_6, %tmp_13_6" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [2/5] (7.25ns)   --->   "%acc_7_1 = fadd float %acc_7, %tmp_13_7" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 151 [3/5] (7.25ns)   --->   "%acc_8_1 = fadd float %acc_8, %tmp_13_8" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [3/5] (7.25ns)   --->   "%acc_9_1 = fadd float %acc_9, %tmp_13_9" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 7.26ns
ST_15 : Operation 153 [1/5] (7.25ns)   --->   "%acc_6_1 = fadd float %acc_6, %tmp_13_6" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [1/5] (7.25ns)   --->   "%acc_7_1 = fadd float %acc_7, %tmp_13_7" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 155 [2/5] (7.25ns)   --->   "%acc_8_1 = fadd float %acc_8, %tmp_13_8" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 156 [2/5] (7.25ns)   --->   "%acc_9_1 = fadd float %acc_9, %tmp_13_9" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 7.26ns
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str7) nounwind" [mnist_fp32_naive/linear_activation.hpp:24]
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str7)" [mnist_fp32_naive/linear_activation.hpp:24]
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [mnist_fp32_naive/linear_activation.hpp:25]
ST_16 : Operation 161 [1/5] (7.25ns)   --->   "%acc_8_1 = fadd float %acc_8, %tmp_13_8" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 162 [1/5] (7.25ns)   --->   "%acc_9_1 = fadd float %acc_9, %tmp_13_9" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str7, i32 %tmp)" [mnist_fp32_naive/linear_activation.hpp:31]
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "br label %.preheader7" [mnist_fp32_naive/linear_activation.hpp:24]

 <State 17> : 1.77ns
ST_17 : Operation 165 [1/1] (1.76ns)   --->   "br label %.preheader" [mnist_fp32_naive/linear_activation.hpp:33]

 <State 18> : 3.25ns
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "%ires = phi i4 [ %ires_1, %1 ], [ 0, %.preheader.preheader ]"
ST_18 : Operation 167 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %ires, -6" [mnist_fp32_naive/linear_activation.hpp:33]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 168 [1/1] (1.73ns)   --->   "%ires_1 = add i4 %ires, 1" [mnist_fp32_naive/linear_activation.hpp:33]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %2, label %1" [mnist_fp32_naive/linear_activation.hpp:33]
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_9 = zext i4 %ires to i64" [mnist_fp32_naive/linear_activation.hpp:35]
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%L2_BIAS_addr = getelementptr inbounds [10 x float]* @L2_BIAS, i64 0, i64 %tmp_9" [mnist_fp32_naive/linear_activation.hpp:35]
ST_18 : Operation 172 [2/2] (3.25ns)   --->   "%L2_BIAS_load = load float* %L2_BIAS_addr, align 4" [mnist_fp32_naive/linear_activation.hpp:35]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

 <State 19> : 3.25ns
ST_19 : Operation 173 [1/1] (2.63ns)   --->   "%tmp_25 = call float @_ssdm_op_Mux.ap_auto.10float.i4(float %acc_0, float %acc_1, float %acc_2, float %acc_3, float %acc_4, float %acc_5, float %acc_6, float %acc_7, float %acc_8, float %acc_9, i4 %ires)" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 174 [1/2] (3.25ns)   --->   "%L2_BIAS_load = load float* %L2_BIAS_addr, align 4" [mnist_fp32_naive/linear_activation.hpp:35]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

 <State 20> : 7.26ns
ST_20 : Operation 175 [5/5] (7.25ns)   --->   "%tmp_1 = fadd float %tmp_25, %L2_BIAS_load" [mnist_fp32_naive/linear_activation.hpp:35]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 7.26ns
ST_21 : Operation 176 [4/5] (7.25ns)   --->   "%tmp_1 = fadd float %tmp_25, %L2_BIAS_load" [mnist_fp32_naive/linear_activation.hpp:35]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 7.26ns
ST_22 : Operation 177 [3/5] (7.25ns)   --->   "%tmp_1 = fadd float %tmp_25, %L2_BIAS_load" [mnist_fp32_naive/linear_activation.hpp:35]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 7.26ns
ST_23 : Operation 178 [2/5] (7.25ns)   --->   "%tmp_1 = fadd float %tmp_25, %L2_BIAS_load" [mnist_fp32_naive/linear_activation.hpp:35]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 7.26ns
ST_24 : Operation 179 [1/5] (7.25ns)   --->   "%tmp_1 = fadd float %tmp_25, %L2_BIAS_load" [mnist_fp32_naive/linear_activation.hpp:35]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 3.63ns
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [mnist_fp32_naive/linear_activation.hpp:33]
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [mnist_fp32_naive/linear_activation.hpp:33]
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [mnist_fp32_naive/linear_activation.hpp:34]
ST_25 : Operation 184 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %data_out_V, float %tmp_1)" [mnist_fp32_naive/linear_activation.hpp:35]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_24)" [mnist_fp32_naive/linear_activation.hpp:36]
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "br label %.preheader" [mnist_fp32_naive/linear_activation.hpp:33]

 <State 26> : 0.00ns
ST_26 : Operation 187 [1/1] (0.00ns)   --->   "ret void" [mnist_fp32_naive/linear_activation.hpp:37]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('acc[9]') with incoming values : ('acc[9]', mnist_fp32_naive/linear_activation.hpp:29) [9]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', mnist_fp32_naive/linear_activation.hpp:24) [19]  (0 ns)
	'getelementptr' operation ('L2_WEIGHTS_addr', mnist_fp32_naive/linear_activation.hpp:29) [30]  (0 ns)
	'load' operation ('L2_WEIGHTS_load', mnist_fp32_naive/linear_activation.hpp:29) on array 'L2_WEIGHTS' [31]  (3.25 ns)

 <State 3>: 3.63ns
The critical path consists of the following:
	fifo read on port 'data_in_V' (mnist_fp32_naive/linear_activation.hpp:26) [28]  (3.63 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4', mnist_fp32_naive/linear_activation.hpp:29) [34]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4', mnist_fp32_naive/linear_activation.hpp:29) [34]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4', mnist_fp32_naive/linear_activation.hpp:29) [34]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4', mnist_fp32_naive/linear_activation.hpp:29) [34]  (5.7 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc[0]', mnist_fp32_naive/linear_activation.hpp:29) [35]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc[0]', mnist_fp32_naive/linear_activation.hpp:29) [35]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc[0]', mnist_fp32_naive/linear_activation.hpp:29) [35]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc[0]', mnist_fp32_naive/linear_activation.hpp:29) [35]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc[0]', mnist_fp32_naive/linear_activation.hpp:29) [35]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc[2]', mnist_fp32_naive/linear_activation.hpp:29) [43]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc[4]', mnist_fp32_naive/linear_activation.hpp:29) [51]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc[6]', mnist_fp32_naive/linear_activation.hpp:29) [59]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc[8]', mnist_fp32_naive/linear_activation.hpp:29) [67]  (7.26 ns)

 <State 17>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ires') with incoming values : ('ires', mnist_fp32_naive/linear_activation.hpp:33) [77]  (1.77 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'phi' operation ('ires') with incoming values : ('ires', mnist_fp32_naive/linear_activation.hpp:33) [77]  (0 ns)
	'getelementptr' operation ('L2_BIAS_addr', mnist_fp32_naive/linear_activation.hpp:35) [88]  (0 ns)
	'load' operation ('L2_BIAS_load', mnist_fp32_naive/linear_activation.hpp:35) on array 'L2_BIAS' [89]  (3.25 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'load' operation ('L2_BIAS_load', mnist_fp32_naive/linear_activation.hpp:35) on array 'L2_BIAS' [89]  (3.25 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', mnist_fp32_naive/linear_activation.hpp:35) [90]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', mnist_fp32_naive/linear_activation.hpp:35) [90]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', mnist_fp32_naive/linear_activation.hpp:35) [90]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', mnist_fp32_naive/linear_activation.hpp:35) [90]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', mnist_fp32_naive/linear_activation.hpp:35) [90]  (7.26 ns)

 <State 25>: 3.63ns
The critical path consists of the following:
	fifo write on port 'data_out_V' (mnist_fp32_naive/linear_activation.hpp:35) [91]  (3.63 ns)

 <State 26>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
