Analysis & Synthesis report for pulpino_qsys_test
Tue Nov  4 17:48:24 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|rdata_sel_q
 12. State Machine - |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|state_q
 13. State Machine - |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|stall_cs
 14. State Machine - |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i|CS
 15. State Machine - |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|divcurr_state_q
 16. State Machine - |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mult_state_q
 17. State Machine - |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_int_controller:int_controller_i|exc_ctrl_cs
 18. State Machine - |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_controller:controller_i|ctrl_fsm_cs
 19. State Machine - |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|offset_fsm_cs
 20. State Machine - |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|CS
 21. State Machine - |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 22. State Machine - |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 23. State Machine - |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 24. State Machine - |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 25. State Machine - |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 26. Registers Protected by Synthesis
 27. Registers Removed During Synthesis
 28. Removed Registers Triggering Further Register Optimizations
 29. General Register Statistics
 30. Inverted Register Statistics
 31. Registers Packed Into Inferred Megafunctions
 32. Multiplexer Restructuring Statistics (Restructuring Performed)
 33. Source assignments for sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 34. Source assignments for sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 35. Source assignments for sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 36. Source assignments for sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 37. Source assignments for sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 38. Source assignments for sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 39. Source assignments for sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 40. Source assignments for sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 41. Source assignments for sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 42. Source assignments for sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 43. Source assignments for sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 44. Source assignments for sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 45. Source assignments for sys:u0|sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pra2:auto_generated
 46. Source assignments for sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_demux:cmd_demux
 47. Source assignments for sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_demux_001:cmd_demux_001
 48. Source assignments for sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux:rsp_demux
 49. Source assignments for sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux:rsp_demux_001
 50. Source assignments for sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux:rsp_demux_002
 51. Source assignments for sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux:rsp_demux_003
 52. Source assignments for sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux:rsp_demux_004
 53. Source assignments for sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux:rsp_demux_005
 54. Source assignments for sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux:rsp_demux_006
 55. Source assignments for sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux_007:rsp_demux_007
 56. Source assignments for sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux:rsp_demux_008
 57. Source assignments for sys:u0|altera_reset_controller:rst_controller
 58. Source assignments for sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 59. Source assignments for sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 60. Source assignments for sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
 61. Parameter Settings for User Entity Instance: Top-level Entity: |pulpino_qsys_test
 62. Parameter Settings for User Entity Instance: pll:clock_conversion|pll_0002:pll_inst|altera_pll:altera_pll_i
 63. Parameter Settings for User Entity Instance: sys:u0|altera_avalon_jtag_uart:jtag_uart_0
 64. Parameter Settings for User Entity Instance: sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w
 65. Parameter Settings for User Entity Instance: sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo
 66. Parameter Settings for User Entity Instance: sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r
 67. Parameter Settings for User Entity Instance: sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo
 68. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0
 69. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 70. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 71. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 72. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 73. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 74. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 75. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 76. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 77. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 78. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 79. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 80. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 81. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 82. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 83. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 84. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 85. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 86. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo
 87. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
 88. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
 89. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto
 90. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
 91. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller
 92. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 93. Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 94. Parameter Settings for User Entity Instance: sys:u0|sys_onchip_memory2_0:onchip_memory2_0
 95. Parameter Settings for User Entity Instance: sys:u0|sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 96. Parameter Settings for User Entity Instance: sys:u0|core_top:pulpino_0
 97. Parameter Settings for User Entity Instance: sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE
 98. Parameter Settings for User Entity Instance: sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i
 99. Parameter Settings for User Entity Instance: sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i
100. Parameter Settings for User Entity Instance: sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_decoder:decoder_i
101. Parameter Settings for User Entity Instance: sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_controller:controller_i
102. Parameter Settings for User Entity Instance: sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i
103. Parameter Settings for User Entity Instance: sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i
104. Parameter Settings for User Entity Instance: sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i
105. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pulpino_0_avalon_master_instr_translator
106. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
107. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pulpino_0_avalon_master_lsu_translator
108. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:master_0_master_translator
109. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
110. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_out_s1_translator
111. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_in_s1_translator
112. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator
113. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator
114. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_1_s1_translator
115. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator
116. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s2_translator
117. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pulpino_0_avalon_slave_debug_translator
118. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pulpino_0_avalon_master_lsu_agent
119. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:master_0_master_agent
120. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
121. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_out_s1_agent
124. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor
125. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo
126. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_in_s1_agent
127. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor
128. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo
129. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent
130. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_0_s1_agent
133. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
134. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo
135. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_1_s1_agent
136. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo
138. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_extra_s1_agent
139. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_extra_s1_agent|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo
141. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent
142. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor
143. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo
144. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pulpino_0_avalon_slave_debug_agent
145. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pulpino_0_avalon_slave_debug_agent|altera_merlin_burst_uncompressor:uncompressor
146. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo
147. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router:router|sys_mm_interconnect_1_router_default_decode:the_default_decode
148. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_001:router_001|sys_mm_interconnect_1_router_001_default_decode:the_default_decode
149. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_002:router_002|sys_mm_interconnect_1_router_002_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_002:router_003|sys_mm_interconnect_1_router_002_default_decode:the_default_decode
151. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_002:router_004|sys_mm_interconnect_1_router_002_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_002:router_005|sys_mm_interconnect_1_router_002_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_002:router_006|sys_mm_interconnect_1_router_002_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_002:router_007|sys_mm_interconnect_1_router_002_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_002:router_008|sys_mm_interconnect_1_router_002_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_009:router_009|sys_mm_interconnect_1_router_009_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_010:router_010|sys_mm_interconnect_1_router_010_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:pulpino_0_avalon_master_lsu_limiter
159. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:master_0_master_limiter
160. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb
161. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
162. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
163. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
164. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
165. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
166. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter
167. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001
168. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002
169. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003
170. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_004
171. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_005
172. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_006
173. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_007
174. Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_008
175. Parameter Settings for User Entity Instance: sys:u0|altera_reset_controller:rst_controller
176. Parameter Settings for User Entity Instance: sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
177. Parameter Settings for User Entity Instance: sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
178. Parameter Settings for Inferred Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
179. scfifo Parameter Settings by Entity Instance
180. altsyncram Parameter Settings by Entity Instance
181. Port Connectivity Checks: "sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
182. Port Connectivity Checks: "sys:u0|altera_reset_controller:rst_controller"
183. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
184. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
185. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
186. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_010:router_010|sys_mm_interconnect_1_router_010_default_decode:the_default_decode"
187. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_009:router_009|sys_mm_interconnect_1_router_009_default_decode:the_default_decode"
188. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_002:router_002|sys_mm_interconnect_1_router_002_default_decode:the_default_decode"
189. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_001:router_001|sys_mm_interconnect_1_router_001_default_decode:the_default_decode"
190. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router:router|sys_mm_interconnect_1_router_default_decode:the_default_decode"
191. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo"
192. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pulpino_0_avalon_slave_debug_agent"
193. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo"
194. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent"
195. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo"
196. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_extra_s1_agent"
197. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo"
198. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_1_s1_agent"
199. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo"
200. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_0_s1_agent"
201. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
202. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent"
203. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo"
204. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_in_s1_agent"
205. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo"
206. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_out_s1_agent"
207. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
208. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
209. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:master_0_master_agent"
210. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pulpino_0_avalon_slave_debug_translator"
211. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s2_translator"
212. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator"
213. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_1_s1_translator"
214. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator"
215. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator"
216. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_in_s1_translator"
217. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_out_s1_translator"
218. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
219. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:master_0_master_translator"
220. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pulpino_0_avalon_master_lsu_translator"
221. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
222. Port Connectivity Checks: "sys:u0|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pulpino_0_avalon_master_instr_translator"
223. Port Connectivity Checks: "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i"
224. Port Connectivity Checks: "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i"
225. Port Connectivity Checks: "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i"
226. Port Connectivity Checks: "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i"
227. Port Connectivity Checks: "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE"
228. Port Connectivity Checks: "sys:u0|sys_onchip_memory2_0:onchip_memory2_0"
229. Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
230. Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller"
231. Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo"
232. Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
233. Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
234. Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
235. Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
236. Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
237. Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
238. Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
239. Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
240. Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
241. Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
242. Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
243. Port Connectivity Checks: "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic"
244. Port Connectivity Checks: "sys:u0"
245. Post-Synthesis Netlist Statistics for Top Partition
246. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
247. Elapsed Time Per Partition
248. Analysis & Synthesis Messages
249. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Nov  4 17:48:24 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; pulpino_qsys_test                               ;
; Top-level Entity Name           ; pulpino_qsys_test                               ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 4329                                            ;
; Total pins                      ; 97                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 262,656                                         ;
; Total DSP Blocks                ; 1                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; pulpino_qsys_test  ; pulpino_qsys_test  ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                  ; Library     ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; sys/synthesis/sys.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/sys.v                                                                 ; sys         ;
; sys/synthesis/submodules/altera_reset_controller.v                                  ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_reset_controller.v                                  ; sys         ;
; sys/synthesis/submodules/altera_reset_synchronizer.v                                ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_reset_synchronizer.v                                ; sys         ;
; sys/synthesis/submodules/sys_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_irq_mapper.sv                                          ; sys         ;
; sys/synthesis/submodules/sys_mm_interconnect_1.v                                    ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v                                    ; sys         ;
; sys/synthesis/submodules/sys_mm_interconnect_1_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_avalon_st_adapter.v                  ; sys         ;
; sys/synthesis/submodules/sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ; sys         ;
; sys/synthesis/submodules/sys_mm_interconnect_1_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_rsp_mux_001.sv                       ; sys         ;
; sys/synthesis/submodules/altera_merlin_arbitrator.sv                                ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_arbitrator.sv                                ; sys         ;
; sys/synthesis/submodules/sys_mm_interconnect_1_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_rsp_mux.sv                           ; sys         ;
; sys/synthesis/submodules/sys_mm_interconnect_1_rsp_demux_007.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_rsp_demux_007.sv                     ; sys         ;
; sys/synthesis/submodules/sys_mm_interconnect_1_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_rsp_demux.sv                         ; sys         ;
; sys/synthesis/submodules/sys_mm_interconnect_1_cmd_mux_007.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_cmd_mux_007.sv                       ; sys         ;
; sys/synthesis/submodules/sys_mm_interconnect_1_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_cmd_mux.sv                           ; sys         ;
; sys/synthesis/submodules/sys_mm_interconnect_1_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_cmd_demux_001.sv                     ; sys         ;
; sys/synthesis/submodules/sys_mm_interconnect_1_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_cmd_demux.sv                         ; sys         ;
; sys/synthesis/submodules/altera_merlin_traffic_limiter.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_traffic_limiter.sv                           ; sys         ;
; sys/synthesis/submodules/altera_avalon_sc_fifo.v                                    ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_sc_fifo.v                                    ; sys         ;
; sys/synthesis/submodules/altera_avalon_st_pipeline_base.v                           ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_pipeline_base.v                           ; sys         ;
; sys/synthesis/submodules/sys_mm_interconnect_1_router_010.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_010.sv                        ; sys         ;
; sys/synthesis/submodules/sys_mm_interconnect_1_router_009.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_009.sv                        ; sys         ;
; sys/synthesis/submodules/sys_mm_interconnect_1_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_002.sv                        ; sys         ;
; sys/synthesis/submodules/sys_mm_interconnect_1_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_001.sv                        ; sys         ;
; sys/synthesis/submodules/sys_mm_interconnect_1_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router.sv                            ; sys         ;
; sys/synthesis/submodules/altera_merlin_slave_agent.sv                               ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_slave_agent.sv                               ; sys         ;
; sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                        ; sys         ;
; sys/synthesis/submodules/altera_merlin_master_agent.sv                              ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_master_agent.sv                              ; sys         ;
; sys/synthesis/submodules/altera_merlin_slave_translator.sv                          ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_slave_translator.sv                          ; sys         ;
; sys/synthesis/submodules/altera_merlin_master_translator.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_master_translator.sv                         ; sys         ;
; sys/synthesis/submodules/sys_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_0.v                                    ; sys         ;
; sys/synthesis/submodules/sys_timer_0.v                                              ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_timer_0.v                                              ; sys         ;
; sys/synthesis/submodules/adbg_config.sv                                             ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/adbg_config.sv                                             ; sys         ;
; sys/synthesis/submodules/config.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/config.sv                                                  ; sys         ;
; sys/synthesis/submodules/zeroriscy_config.sv                                        ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_config.sv                                        ; sys         ;
; sys/synthesis/submodules/axi_bus.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/axi_bus.sv                                                 ; sys         ;
; sys/synthesis/submodules/cluster_clock_gating.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/cluster_clock_gating.sv                                    ; sys         ;
; sys/synthesis/submodules/zeroriscy_defines.sv                                       ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_defines.sv                                       ; sys         ;
; sys/synthesis/submodules/zeroriscy_alu.sv                                           ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_alu.sv                                           ; sys         ;
; sys/synthesis/submodules/zeroriscy_compressed_decoder.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_compressed_decoder.sv                            ; sys         ;
; sys/synthesis/submodules/zeroriscy_controller.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_controller.sv                                    ; sys         ;
; sys/synthesis/submodules/zeroriscy_core.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_core.sv                                          ; sys         ;
; sys/synthesis/submodules/zeroriscy_cs_registers.sv                                  ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_cs_registers.sv                                  ; sys         ;
; sys/synthesis/submodules/zeroriscy_debug_unit.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_debug_unit.sv                                    ; sys         ;
; sys/synthesis/submodules/zeroriscy_decoder.sv                                       ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_decoder.sv                                       ; sys         ;
; sys/synthesis/submodules/zeroriscy_ex_block.sv                                      ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_ex_block.sv                                      ; sys         ;
; sys/synthesis/submodules/zeroriscy_fetch_fifo.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_fetch_fifo.sv                                    ; sys         ;
; sys/synthesis/submodules/zeroriscy_id_stage.sv                                      ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_id_stage.sv                                      ; sys         ;
; sys/synthesis/submodules/zeroriscy_if_stage.sv                                      ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_if_stage.sv                                      ; sys         ;
; sys/synthesis/submodules/zeroriscy_int_controller.sv                                ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_int_controller.sv                                ; sys         ;
; sys/synthesis/submodules/zeroriscy_load_store_unit.sv                               ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_load_store_unit.sv                               ; sys         ;
; sys/synthesis/submodules/zeroriscy_multdiv_fast.sv                                  ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_multdiv_fast.sv                                  ; sys         ;
; sys/synthesis/submodules/zeroriscy_prefetch_buffer.sv                               ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_prefetch_buffer.sv                               ; sys         ;
; sys/synthesis/submodules/zeroriscy_register_file_ff.sv                              ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_register_file_ff.sv                              ; sys         ;
; sys/synthesis/submodules/core_top.sv                                                ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/core_top.sv                                                ; sys         ;
; sys/synthesis/submodules/sys_pio_out.v                                              ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_pio_out.v                                              ; sys         ;
; sys/synthesis/submodules/sys_pio_in.v                                               ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_pio_in.v                                               ; sys         ;
; sys/synthesis/submodules/sys_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_onchip_memory2_0.v                                     ; sys         ;
; sys/synthesis/submodules/sys_master_0.v                                             ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_master_0.v                                             ; sys         ;
; sys/synthesis/submodules/sys_master_0_p2b_adapter.sv                                ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_master_0_p2b_adapter.sv                                ; sys         ;
; sys/synthesis/submodules/sys_master_0_b2p_adapter.sv                                ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_master_0_b2p_adapter.sv                                ; sys         ;
; sys/synthesis/submodules/altera_avalon_packets_to_master.v                          ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_packets_to_master.v                          ; sys         ;
; sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                        ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                        ; sys         ;
; sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                        ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                        ; sys         ;
; sys/synthesis/submodules/sys_master_0_timing_adt.sv                                 ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_master_0_timing_adt.sv                                 ; sys         ;
; sys/synthesis/submodules/altera_avalon_st_jtag_interface.v                          ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_jtag_interface.v                          ; sys         ;
; sys/synthesis/submodules/altera_jtag_dc_streaming.v                                 ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_dc_streaming.v                                 ; sys         ;
; sys/synthesis/submodules/altera_jtag_sld_node.v                                     ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_sld_node.v                                     ; sys         ;
; sys/synthesis/submodules/altera_jtag_streaming.v                                    ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_streaming.v                                    ; sys         ;
; sys/synthesis/submodules/altera_avalon_st_clock_crosser.v                           ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_clock_crosser.v                           ; sys         ;
; sys/synthesis/submodules/altera_std_synchronizer_nocut.v                            ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_std_synchronizer_nocut.v                            ; sys         ;
; sys/synthesis/submodules/altera_avalon_st_idle_remover.v                            ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_idle_remover.v                            ; sys         ;
; sys/synthesis/submodules/altera_avalon_st_idle_inserter.v                           ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_idle_inserter.v                           ; sys         ;
; sys/synthesis/submodules/altera_avalon_jtag_uart.sv                                 ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_jtag_uart.sv                                 ; sys         ;
; sys/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv                        ; sys         ;
; sys/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv                        ; sys         ;
; sys/synthesis/submodules/sys_GPIO_EXTRA.v                                           ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_GPIO_EXTRA.v                                           ; sys         ;
; sys/synthesis/submodules/sys_GPIO_0.v                                               ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_GPIO_0.v                                               ; sys         ;
; rtl/pulpino_qsys_test.v                                                             ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v                                                             ;             ;
; pll.v                                                                               ; yes             ; User Wizard-Generated File                   ; /home/jvctr/0/POLIno_qsys/quartus_project/pll.v                                                                               ; pll         ;
; pll/pll_0002.v                                                                      ; yes             ; User Verilog HDL File                        ; /home/jvctr/0/POLIno_qsys/quartus_project/pll/pll_0002.v                                                                      ; pll         ;
; altera_pll.v                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/altera_pll.v                                                              ;             ;
; scfifo.tdf                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/scfifo.tdf                                                                ;             ;
; a_regfifo.inc                                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/a_regfifo.inc                                                             ;             ;
; a_dpfifo.inc                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                              ;             ;
; a_i2fifo.inc                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                              ;             ;
; a_fffifo.inc                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/a_fffifo.inc                                                              ;             ;
; a_f2fifo.inc                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                              ;             ;
; aglobal241.inc                                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/aglobal241.inc                                                            ;             ;
; a_fffifo.tdf                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/a_fffifo.tdf                                                              ;             ;
; lpm_counter.inc                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_counter.inc                                                           ;             ;
; lpm_compare.inc                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_compare.inc                                                           ;             ;
; lpm_mux.inc                                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_mux.inc                                                               ;             ;
; lpm_ff.inc                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_ff.inc                                                                ;             ;
; a_fefifo.inc                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/a_fefifo.inc                                                              ;             ;
; lpm_ff.tdf                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_ff.tdf                                                                ;             ;
; lpm_constant.inc                                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_constant.inc                                                          ;             ;
; lpm_mux.tdf                                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                               ;             ;
; muxlut.inc                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/muxlut.inc                                                                ;             ;
; bypassff.inc                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/bypassff.inc                                                              ;             ;
; altshift.inc                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/altshift.inc                                                              ;             ;
; db/mux_tlc.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/jvctr/0/POLIno_qsys/quartus_project/db/mux_tlc.tdf                                                                      ;             ;
; lpm_counter.tdf                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                           ;             ;
; lpm_decode.inc                                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_decode.inc                                                            ;             ;
; lpm_add_sub.inc                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                           ;             ;
; cmpconst.inc                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/cmpconst.inc                                                              ;             ;
; dffeea.inc                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/dffeea.inc                                                                ;             ;
; alt_counter_stratix.inc                                                             ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                   ;             ;
; db/cntr_n3f.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/jvctr/0/POLIno_qsys/quartus_project/db/cntr_n3f.tdf                                                                     ;             ;
; a_fefifo.tdf                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/a_fefifo.tdf                                                              ;             ;
; lpm_compare.tdf                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_compare.tdf                                                           ;             ;
; comptree.inc                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/comptree.inc                                                              ;             ;
; db/cmpr_t7g.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/jvctr/0/POLIno_qsys/quartus_project/db/cmpr_t7g.tdf                                                                     ;             ;
; alt_jtag_atlantic.v                                                                 ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                                       ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                   ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                         ;             ;
; sld_virtual_jtag_basic.v                                                            ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                  ;             ;
; altera_std_synchronizer.v                                                           ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                 ;             ;
; altsyncram.tdf                                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsyncram.tdf                                                            ;             ;
; stratix_ram_block.inc                                                               ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                     ;             ;
; a_rdenreg.inc                                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                             ;             ;
; altrom.inc                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/altrom.inc                                                                ;             ;
; altram.inc                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/altram.inc                                                                ;             ;
; altdpram.inc                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/altdpram.inc                                                              ;             ;
; db/altsyncram_pra2.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/jvctr/0/POLIno_qsys/quartus_project/db/altsyncram_pra2.tdf                                                              ;             ;
; sys_onchip_memory2_0.hex                                                            ; yes             ; Auto-Found Memory Initialization File        ; /home/jvctr/0/POLIno_qsys/quartus_project/sys_onchip_memory2_0.hex                                                            ;             ;
; sld_hub.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_hub.vhd                                                               ; altera_sld  ;
; db/ip/sld1d1a74eb/alt_sld_fab.v                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sld1d1a74eb/alt_sld_fab.v                                                     ; alt_sld_fab ;
; db/ip/sld1d1a74eb/submodules/alt_sld_fab_alt_sld_fab.v                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sld1d1a74eb/submodules/alt_sld_fab_alt_sld_fab.v                              ; alt_sld_fab ;
; db/ip/sld1d1a74eb/submodules/alt_sld_fab_alt_sld_fab_ident.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sld1d1a74eb/submodules/alt_sld_fab_alt_sld_fab_ident.sv                       ; alt_sld_fab ;
; db/ip/sld1d1a74eb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sld1d1a74eb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                    ; alt_sld_fab ;
; db/ip/sld1d1a74eb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                  ; yes             ; Encrypted Auto-Found VHDL File               ; /home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sld1d1a74eb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                  ; alt_sld_fab ;
; db/ip/sld1d1a74eb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sld1d1a74eb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                    ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                          ;             ;
; sld_rom_sr.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                            ;             ;
; db/altsyncram_g0n1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/jvctr/0/POLIno_qsys/quartus_project/db/altsyncram_g0n1.tdf                                                              ;             ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 3575                                                                          ;
;                                             ;                                                                               ;
; Combinational ALUT usage for logic          ; 4835                                                                          ;
;     -- 7 input functions                    ; 161                                                                           ;
;     -- 6 input functions                    ; 1713                                                                          ;
;     -- 5 input functions                    ; 1032                                                                          ;
;     -- 4 input functions                    ; 746                                                                           ;
;     -- <=3 input functions                  ; 1183                                                                          ;
;                                             ;                                                                               ;
; Dedicated logic registers                   ; 4329                                                                          ;
;                                             ;                                                                               ;
; I/O pins                                    ; 97                                                                            ;
; Total MLAB memory bits                      ; 0                                                                             ;
; Total block memory bits                     ; 262656                                                                        ;
;                                             ;                                                                               ;
; Total DSP Blocks                            ; 1                                                                             ;
;                                             ;                                                                               ;
; Total PLLs                                  ; 1                                                                             ;
;     -- PLLs                                 ; 1                                                                             ;
;                                             ;                                                                               ;
; Maximum fan-out node                        ; pll:clock_conversion|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 4027                                                                          ;
; Total fan-out                               ; 40978                                                                         ;
; Average fan-out                             ; 4.32                                                                          ;
+---------------------------------------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                           ; Entity Name                         ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; |pulpino_qsys_test                                                                                                                      ; 4835 (2)            ; 4329 (0)                  ; 262656            ; 1          ; 97   ; 0            ; |pulpino_qsys_test                                                                                                                                                                                                                                                                                                                                            ; pulpino_qsys_test                   ; work         ;
;    |pll:clock_conversion|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|pll:clock_conversion                                                                                                                                                                                                                                                                                                                       ; pll                                 ; pll          ;
;       |pll_0002:pll_inst|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|pll:clock_conversion|pll_0002:pll_inst                                                                                                                                                                                                                                                                                                     ; pll_0002                            ; pll          ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|pll:clock_conversion|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                             ; altera_pll                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 115 (1)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                             ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 114 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input         ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 114 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                         ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 114 (1)             ; 85 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab             ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 113 (0)             ; 79 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric   ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 113 (78)            ; 79 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                        ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                          ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                      ; altera_sld   ;
;    |sys:u0|                                                                                                                             ; 4718 (0)            ; 4244 (0)                  ; 262656            ; 1          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0                                                                                                                                                                                                                                                                                                                                     ; sys                                 ; sys          ;
;       |altera_avalon_jtag_uart:jtag_uart_0|                                                                                             ; 439 (40)            ; 1131 (13)                 ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0                                                                                                                                                                                                                                                                                                 ; altera_avalon_jtag_uart             ; sys          ;
;          |alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|                                                                  ; 34 (34)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                     ; alt_jtag_atlantic                   ; work         ;
;          |altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|                                                            ; 182 (0)             ; 529 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r                                                                                                                                                                                                                               ; altera_avalon_jtag_uart_scfifo_r    ; sys          ;
;             |scfifo:rfifo|                                                                                                              ; 182 (0)             ; 529 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                  ; scfifo                              ; work         ;
;                |a_fffifo:subfifo|                                                                                                       ; 182 (1)             ; 529 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo                                                                                                                                                                                                 ; a_fffifo                            ; work         ;
;                   |a_fefifo:fifo_state|                                                                                                 ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state                                                                                                                                                                             ; a_fefifo                            ; work         ;
;                   |lpm_counter:rd_ptr|                                                                                                  ; 6 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                                                                                                                                                              ; lpm_counter                         ; work         ;
;                      |cntr_n3f:auto_generated|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n3f:auto_generated                                                                                                                                                      ; cntr_n3f                            ; work         ;
;                   |lpm_ff:last_data_node[0]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[10]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[11]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[12]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[13]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[14]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[15]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[16]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[17]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[18]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[19]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[1]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[20]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[21]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[22]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[23]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[24]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[25]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[26]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[27]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[28]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[29]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[2]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[30]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[31]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[32]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[33]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[34]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[35]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[36]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[37]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[38]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[39]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[3]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[40]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[41]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[42]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[43]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[44]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[45]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[46]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[47]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[48]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[49]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[4]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[50]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[51]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[52]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[53]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[54]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[55]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[56]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[57]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[58]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[59]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[5]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[60]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[61]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[62]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[63]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[6]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[7]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[8]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[9]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:output_buffer|                                                                                                ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer                                                                                                                                                                            ; lpm_ff                              ; work         ;
;                   |lpm_mux:last_row_data_out_mux|                                                                                       ; 168 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                                                                                                                                                                   ; lpm_mux                             ; work         ;
;                      |mux_tlc:auto_generated|                                                                                           ; 168 (168)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_tlc:auto_generated                                                                                                                                            ; mux_tlc                             ; work         ;
;          |altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|                                                            ; 183 (0)             ; 529 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w                                                                                                                                                                                                                               ; altera_avalon_jtag_uart_scfifo_w    ; sys          ;
;             |scfifo:wfifo|                                                                                                              ; 183 (0)             ; 529 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                  ; scfifo                              ; work         ;
;                |a_fffifo:subfifo|                                                                                                       ; 183 (1)             ; 529 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo                                                                                                                                                                                                 ; a_fffifo                            ; work         ;
;                   |a_fefifo:fifo_state|                                                                                                 ; 8 (8)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state                                                                                                                                                                             ; a_fefifo                            ; work         ;
;                   |lpm_counter:rd_ptr|                                                                                                  ; 6 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                                                                                                                                                              ; lpm_counter                         ; work         ;
;                      |cntr_n3f:auto_generated|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n3f:auto_generated                                                                                                                                                      ; cntr_n3f                            ; work         ;
;                   |lpm_ff:last_data_node[0]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[10]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[11]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[12]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[13]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[14]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[15]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[16]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[17]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[18]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[19]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[1]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[20]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[21]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[22]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[23]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[24]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[25]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[26]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[27]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[28]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[29]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[2]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[30]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[31]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[32]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[33]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[34]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[35]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[36]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[37]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[38]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[39]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[3]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[40]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[41]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[42]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[43]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[44]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[45]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[46]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[47]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[48]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[49]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[4]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[50]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[51]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[52]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[53]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[54]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[55]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[56]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[57]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[58]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[59]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[5]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[60]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[61]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[62]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[63]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[6]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[7]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[8]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[9]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:output_buffer|                                                                                                ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer                                                                                                                                                                            ; lpm_ff                              ; work         ;
;                   |lpm_mux:last_row_data_out_mux|                                                                                       ; 168 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                                                                                                                                                                   ; lpm_mux                             ; work         ;
;                      |mux_tlc:auto_generated|                                                                                           ; 168 (168)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_tlc:auto_generated                                                                                                                                            ; mux_tlc                             ; work         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                              ; altera_reset_controller             ; sys          ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                               ; altera_reset_synchronizer           ; sys          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                   ; altera_reset_synchronizer           ; sys          ;
;       |core_top:pulpino_0|                                                                                                              ; 2830 (7)            ; 1608 (0)                  ; 0                 ; 1          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0                                                                                                                                                                                                                                                                                                                  ; core_top                            ; sys          ;
;          |zeroriscy_core:RISCV_CORE|                                                                                                    ; 2823 (43)           ; 1608 (1)                  ; 0                 ; 1          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE                                                                                                                                                                                                                                                                                        ; zeroriscy_core                      ; sys          ;
;             |zeroriscy_cs_registers:cs_registers_i|                                                                                     ; 233 (233)           ; 86 (86)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i                                                                                                                                                                                                                                                  ; zeroriscy_cs_registers              ; sys          ;
;             |zeroriscy_debug_unit:debug_unit_i|                                                                                         ; 44 (44)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i                                                                                                                                                                                                                                                      ; zeroriscy_debug_unit                ; sys          ;
;             |zeroriscy_ex_block:ex_block_i|                                                                                             ; 620 (2)             ; 146 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i                                                                                                                                                                                                                                                          ; zeroriscy_ex_block                  ; sys          ;
;                |zeroriscy_alu:alu_i|                                                                                                    ; 287 (287)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_alu:alu_i                                                                                                                                                                                                                                      ; zeroriscy_alu                       ; sys          ;
;                |zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|                                                                          ; 331 (331)           ; 146 (146)                 ; 0                 ; 1          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i                                                                                                                                                                                                            ; zeroriscy_multdiv_fast              ; sys          ;
;             |zeroriscy_id_stage:id_stage_i|                                                                                             ; 1283 (330)          ; 1010 (2)                  ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i                                                                                                                                                                                                                                                          ; zeroriscy_id_stage                  ; sys          ;
;                |zeroriscy_controller:controller_i|                                                                                      ; 65 (65)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_controller:controller_i                                                                                                                                                                                                                        ; zeroriscy_controller                ; sys          ;
;                |zeroriscy_decoder:decoder_i|                                                                                            ; 125 (125)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_decoder:decoder_i                                                                                                                                                                                                                              ; zeroriscy_decoder                   ; sys          ;
;                |zeroriscy_int_controller:int_controller_i|                                                                              ; 3 (3)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_int_controller:int_controller_i                                                                                                                                                                                                                ; zeroriscy_int_controller            ; sys          ;
;                |zeroriscy_register_file:registers_i|                                                                                    ; 760 (760)           ; 992 (992)                 ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i                                                                                                                                                                                                                      ; zeroriscy_register_file             ; sys          ;
;             |zeroriscy_if_stage:if_stage_i|                                                                                             ; 463 (10)            ; 231 (66)                  ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i                                                                                                                                                                                                                                                          ; zeroriscy_if_stage                  ; sys          ;
;                |zeroriscy_compressed_decoder:compressed_decoder_i|                                                                      ; 139 (139)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_compressed_decoder:compressed_decoder_i                                                                                                                                                                                                        ; zeroriscy_compressed_decoder        ; sys          ;
;                |zeroriscy_prefetch_buffer:prefetch_buffer_i|                                                                            ; 314 (103)           ; 165 (35)                  ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i                                                                                                                                                                                                              ; zeroriscy_prefetch_buffer           ; sys          ;
;                   |zeroriscy_fetch_fifo:fifo_i|                                                                                         ; 211 (211)           ; 130 (130)                 ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i                                                                                                                                                                                  ; zeroriscy_fetch_fifo                ; sys          ;
;             |zeroriscy_load_store_unit:load_store_unit_i|                                                                               ; 137 (137)           ; 68 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i                                                                                                                                                                                                                                            ; zeroriscy_load_store_unit           ; sys          ;
;       |sys_GPIO_0:gpio_0|                                                                                                               ; 125 (125)           ; 224 (224)                 ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_GPIO_0:gpio_0                                                                                                                                                                                                                                                                                                                   ; sys_GPIO_0                          ; sys          ;
;       |sys_GPIO_0:gpio_1|                                                                                                               ; 121 (121)           ; 224 (224)                 ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_GPIO_0:gpio_1                                                                                                                                                                                                                                                                                                                   ; sys_GPIO_0                          ; sys          ;
;       |sys_GPIO_EXTRA:gpio_extra|                                                                                                       ; 36 (36)             ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_GPIO_EXTRA:gpio_extra                                                                                                                                                                                                                                                                                                           ; sys_GPIO_EXTRA                      ; sys          ;
;       |sys_master_0:master_0|                                                                                                           ; 544 (0)             ; 454 (0)                   ; 512               ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0                                                                                                                                                                                                                                                                                                               ; sys_master_0                        ; sys          ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 202 (0)             ; 136 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                     ; altera_avalon_packets_to_master     ; sys          ;
;             |packets_to_master:p2m|                                                                                                     ; 202 (202)           ; 136 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                               ; packets_to_master                   ; sys          ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 26 (26)             ; 24 (24)                   ; 512               ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo               ; sys          ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                               ; altsyncram                          ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                ; altsyncram_g0n1                     ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                         ; altera_avalon_st_bytes_to_packets   ; sys          ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 280 (0)             ; 264 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                              ; altera_avalon_st_jtag_interface     ; sys          ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 277 (0)             ; 264 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                            ; altera_jtag_dc_streaming            ; sys          ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 9 (4)               ; 47 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                ; altera_avalon_st_clock_crosser      ; sys          ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 5 (5)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                    ; altera_avalon_st_pipeline_base      ; sys          ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                           ; altera_std_synchronizer_nocut       ; sys          ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                           ; altera_std_synchronizer_nocut       ; sys          ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1 (0)               ; 27 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                     ; altera_jtag_src_crosser             ; sys          ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 1 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                          ; altera_jtag_control_signal_crosser  ; sys          ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                     ; altera_std_synchronizer             ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 267 (261)           ; 187 (168)                 ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                       ; altera_jtag_streaming               ; sys          ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                          ; altera_avalon_st_idle_inserter      ; sys          ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                            ; altera_avalon_st_idle_remover       ; sys          ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                              ; altera_std_synchronizer             ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                     ; altera_std_synchronizer             ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                             ; altera_std_synchronizer             ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                  ; altera_std_synchronizer             ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                       ; altera_std_synchronizer             ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                    ; altera_jtag_sld_node                ; sys          ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                  ; sld_virtual_jtag_basic              ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 24 (24)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                         ; altera_avalon_st_packets_to_bytes   ; sys          ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                        ; altera_reset_controller             ; sys          ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                             ; altera_reset_synchronizer           ; sys          ;
;       |sys_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                             ; sys_mm_interconnect_0               ; sys          ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator      ; sys          ;
;       |sys_mm_interconnect_1:mm_interconnect_1|                                                                                         ; 419 (0)             ; 272 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                             ; sys_mm_interconnect_1               ; sys          ;
;          |altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|                                                                               ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo               ; sys          ;
;          |altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|                                                                               ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo               ; sys          ;
;          |altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|                                                                           ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo               ; sys          ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo               ; sys          ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|                                                                     ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo               ; sys          ;
;          |altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|                                                                               ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo               ; sys          ;
;          |altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|                                                                              ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo               ; sys          ;
;          |altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|                                                            ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo               ; sys          ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo               ; sys          ;
;          |altera_merlin_master_agent:master_0_master_agent|                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                                                                            ; altera_merlin_master_agent          ; sys          ;
;          |altera_merlin_slave_agent:gpio_0_s1_agent|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_0_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent           ; sys          ;
;          |altera_merlin_slave_agent:gpio_1_s1_agent|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_1_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent           ; sys          ;
;          |altera_merlin_slave_agent:gpio_extra_s1_agent|                                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_extra_s1_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent           ; sys          ;
;          |altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                               ; altera_merlin_slave_agent           ; sys          ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s2_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent                                                                                                                                                                                                                                         ; altera_merlin_slave_agent           ; sys          ;
;          |altera_merlin_slave_agent:pio_in_s1_agent|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_in_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent           ; sys          ;
;          |altera_merlin_slave_agent:pio_out_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_out_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent           ; sys          ;
;          |altera_merlin_slave_agent:pulpino_0_avalon_slave_debug_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pulpino_0_avalon_slave_debug_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent           ; sys          ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent           ; sys          ;
;          |altera_merlin_slave_translator:gpio_0_s1_translator|                                                                          ; 5 (5)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator      ; sys          ;
;          |altera_merlin_slave_translator:gpio_1_s1_translator|                                                                          ; 5 (5)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_1_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator      ; sys          ;
;          |altera_merlin_slave_translator:gpio_extra_s1_translator|                                                                      ; 5 (5)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator      ; sys          ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 2 (2)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                     ; altera_merlin_slave_translator      ; sys          ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s2_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s2_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator      ; sys          ;
;          |altera_merlin_slave_translator:pio_in_s1_translator|                                                                          ; 4 (4)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_in_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator      ; sys          ;
;          |altera_merlin_slave_translator:pio_out_s1_translator|                                                                         ; 4 (4)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_out_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator      ; sys          ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 6 (6)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator      ; sys          ;
;          |altera_merlin_traffic_limiter:master_0_master_limiter|                                                                        ; 8 (8)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                                                                                                       ; altera_merlin_traffic_limiter       ; sys          ;
;          |altera_merlin_traffic_limiter:pulpino_0_avalon_master_lsu_limiter|                                                            ; 10 (10)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:pulpino_0_avalon_master_lsu_limiter                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter       ; sys          ;
;          |sys_mm_interconnect_1_cmd_demux:cmd_demux|                                                                                    ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                   ; sys_mm_interconnect_1_cmd_demux     ; sys          ;
;          |sys_mm_interconnect_1_cmd_demux_001:cmd_demux_001|                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                           ; sys_mm_interconnect_1_cmd_demux_001 ; sys          ;
;          |sys_mm_interconnect_1_cmd_mux_007:cmd_mux_007|                                                                                ; 65 (61)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux_007:cmd_mux_007                                                                                                                                                                                                                                               ; sys_mm_interconnect_1_cmd_mux_007   ; sys          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator            ; sys          ;
;          |sys_mm_interconnect_1_router:router|                                                                                          ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router:router                                                                                                                                                                                                                                                         ; sys_mm_interconnect_1_router        ; sys          ;
;          |sys_mm_interconnect_1_rsp_demux_007:rsp_demux_007|                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux_007:rsp_demux_007                                                                                                                                                                                                                                           ; sys_mm_interconnect_1_rsp_demux_007 ; sys          ;
;          |sys_mm_interconnect_1_rsp_mux:rsp_mux|                                                                                        ; 109 (109)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                       ; sys_mm_interconnect_1_rsp_mux       ; sys          ;
;          |sys_mm_interconnect_1_rsp_mux_001:rsp_mux_001|                                                                                ; 77 (77)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                               ; sys_mm_interconnect_1_rsp_mux_001   ; sys          ;
;       |sys_onchip_memory2_0:onchip_memory2_0|                                                                                           ; 1 (1)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                               ; sys_onchip_memory2_0                ; sys          ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                     ; altsyncram                          ; work         ;
;             |altsyncram_pra2:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pra2:auto_generated                                                                                                                                                                                                                                      ; altsyncram_pra2                     ; work         ;
;       |sys_pio_in:pio_in|                                                                                                               ; 58 (58)             ; 106 (106)                 ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_pio_in:pio_in                                                                                                                                                                                                                                                                                                                   ; sys_pio_in                          ; sys          ;
;       |sys_pio_out:pio_out|                                                                                                             ; 39 (39)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_pio_out:pio_out                                                                                                                                                                                                                                                                                                                 ; sys_pio_out                         ; sys          ;
;       |sys_timer_0:timer_0|                                                                                                             ; 100 (100)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_timer_0:timer_0                                                                                                                                                                                                                                                                                                                 ; sys_timer_0                         ; sys          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------+
; Name                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                      ;
+------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------+
; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                     ;
; sys:u0|sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pra2:auto_generated|ALTSYNCRAM       ; AUTO ; True Dual Port   ; 8192         ; 32           ; 8192         ; 32           ; 262144 ; sys_onchip_memory2_0.hex ;
+------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------+


+----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary ;
+-------------------------------+--------------+
; Statistic                     ; Number Used  ;
+-------------------------------+--------------+
; Independent 18x18 plus 36     ; 1            ;
; Total number of DSP blocks    ; 1            ;
;                               ;              ;
; Fixed Point Signed Multiplier ; 1            ;
+-------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                      ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                        ; IP Include File ;
+--------+-----------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_pll                        ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|pll:clock_conversion                                                                                                                                                                                                                                                ; pll.v           ;
; N/A    ; Qsys                              ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0                                                                                                                                                                                                                                                              ; sys.qsys        ;
; Altera ; altera_avalon_pio                 ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_GPIO_0:gpio_0                                                                                                                                                                                                                                            ; sys.qsys        ;
; Altera ; altera_avalon_pio                 ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_GPIO_0:gpio_1                                                                                                                                                                                                                                            ; sys.qsys        ;
; Altera ; altera_avalon_pio                 ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_GPIO_EXTRA:gpio_extra                                                                                                                                                                                                                                    ; sys.qsys        ;
; Altera ; altera_irq_mapper                 ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_irq_mapper:irq_mapper                                                                                                                                                                                                                                    ; sys.qsys        ;
; Altera ; altera_avalon_jtag_uart           ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0                                                                                                                                                                                                                          ; sys.qsys        ;
; Altera ; altera_jtag_avalon_master         ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0                                                                                                                                                                                                                                        ; sys.qsys        ;
; Altera ; altera_avalon_st_bytes_to_packets ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                  ; sys.qsys        ;
; Altera ; channel_adapter                   ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|sys_master_0_b2p_adapter:b2p_adapter                                                                                                                                                                                                   ; sys.qsys        ;
; Altera ; altera_avalon_sc_fifo             ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                             ; sys.qsys        ;
; Altera ; altera_jtag_dc_streaming          ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                       ; sys.qsys        ;
; Altera ; altera_avalon_st_packets_to_bytes ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                  ; sys.qsys        ;
; Altera ; channel_adapter                   ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|sys_master_0_p2b_adapter:p2b_adapter                                                                                                                                                                                                   ; sys.qsys        ;
; Altera ; altera_reset_controller           ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                 ; sys.qsys        ;
; Altera ; timing_adapter                    ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|sys_master_0_timing_adt:timing_adt                                                                                                                                                                                                     ; sys.qsys        ;
; Altera ; altera_avalon_packets_to_master   ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                              ; sys.qsys        ;
; Altera ; altera_mm_interconnect            ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                      ; sys.qsys        ;
; Altera ; altera_merlin_slave_translator    ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                        ; sys.qsys        ;
; Altera ; altera_merlin_master_translator   ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pulpino_0_avalon_master_instr_translator                                                                                                                                             ; sys.qsys        ;
; Altera ; altera_mm_interconnect            ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                      ; sys.qsys        ;
; Altera ; altera_avalon_st_adapter          ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter                                                                                                                                                            ; sys.qsys        ;
; Altera ; error_adapter                     ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; sys.qsys        ;
; Altera ; altera_avalon_st_adapter          ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                        ; sys.qsys        ;
; Altera ; error_adapter                     ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001|sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; sys.qsys        ;
; Altera ; altera_avalon_st_adapter          ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                        ; sys.qsys        ;
; Altera ; error_adapter                     ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002|sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; sys.qsys        ;
; Altera ; altera_avalon_st_adapter          ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                        ; sys.qsys        ;
; Altera ; error_adapter                     ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003|sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; sys.qsys        ;
; Altera ; altera_avalon_st_adapter          ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                        ; sys.qsys        ;
; Altera ; error_adapter                     ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_004|sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; sys.qsys        ;
; Altera ; altera_avalon_st_adapter          ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                        ; sys.qsys        ;
; Altera ; error_adapter                     ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_005|sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; sys.qsys        ;
; Altera ; altera_avalon_st_adapter          ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                        ; sys.qsys        ;
; Altera ; error_adapter                     ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_006|sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; sys.qsys        ;
; Altera ; altera_avalon_st_adapter          ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                        ; sys.qsys        ;
; Altera ; error_adapter                     ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_007|sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; sys.qsys        ;
; Altera ; altera_avalon_st_adapter          ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                        ; sys.qsys        ;
; Altera ; error_adapter                     ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_008|sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; sys.qsys        ;
; Altera ; altera_merlin_demultiplexer       ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                            ; sys.qsys        ;
; Altera ; altera_merlin_demultiplexer       ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_demux_001:cmd_demux_001                                                                                                                                                                    ; sys.qsys        ;
; Altera ; altera_merlin_multiplexer         ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                ; sys.qsys        ;
; Altera ; altera_merlin_multiplexer         ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                            ; sys.qsys        ;
; Altera ; altera_merlin_multiplexer         ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                                                                                            ; sys.qsys        ;
; Altera ; altera_merlin_multiplexer         ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux:cmd_mux_003                                                                                                                                                                            ; sys.qsys        ;
; Altera ; altera_merlin_multiplexer         ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux:cmd_mux_004                                                                                                                                                                            ; sys.qsys        ;
; Altera ; altera_merlin_multiplexer         ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux:cmd_mux_005                                                                                                                                                                            ; sys.qsys        ;
; Altera ; altera_merlin_multiplexer         ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux:cmd_mux_006                                                                                                                                                                            ; sys.qsys        ;
; Altera ; altera_merlin_multiplexer         ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux_007:cmd_mux_007                                                                                                                                                                        ; sys.qsys        ;
; Altera ; altera_merlin_multiplexer         ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux:cmd_mux_008                                                                                                                                                                            ; sys.qsys        ;
; Altera ; altera_merlin_slave_agent         ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_0_s1_agent                                                                                                                                                                            ; sys.qsys        ;
; Altera ; altera_avalon_sc_fifo             ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo                                                                                                                                                                       ; sys.qsys        ;
; Altera ; altera_merlin_slave_translator    ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator                                                                                                                                                                  ; sys.qsys        ;
; Altera ; altera_merlin_slave_agent         ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_1_s1_agent                                                                                                                                                                            ; sys.qsys        ;
; Altera ; altera_avalon_sc_fifo             ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo                                                                                                                                                                       ; sys.qsys        ;
; Altera ; altera_merlin_slave_translator    ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_1_s1_translator                                                                                                                                                                  ; sys.qsys        ;
; Altera ; altera_merlin_slave_agent         ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_extra_s1_agent                                                                                                                                                                        ; sys.qsys        ;
; Altera ; altera_avalon_sc_fifo             ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo                                                                                                                                                                   ; sys.qsys        ;
; Altera ; altera_merlin_slave_translator    ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator                                                                                                                                                              ; sys.qsys        ;
; Altera ; altera_merlin_slave_agent         ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                        ; sys.qsys        ;
; Altera ; altera_avalon_sc_fifo             ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                   ; sys.qsys        ;
; Altera ; altera_merlin_slave_translator    ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                              ; sys.qsys        ;
; Altera ; altera_merlin_master_agent        ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                     ; sys.qsys        ;
; Altera ; altera_merlin_traffic_limiter     ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                                ; sys.qsys        ;
; Altera ; altera_merlin_master_translator   ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:master_0_master_translator                                                                                                                                                           ; sys.qsys        ;
; Altera ; altera_merlin_slave_agent         ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent                                                                                                                                                                  ; sys.qsys        ;
; Altera ; altera_avalon_sc_fifo             ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo                                                                                                                                                             ; sys.qsys        ;
; Altera ; altera_merlin_slave_translator    ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s2_translator                                                                                                                                                        ; sys.qsys        ;
; Altera ; altera_merlin_slave_agent         ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_in_s1_agent                                                                                                                                                                            ; sys.qsys        ;
; Altera ; altera_avalon_sc_fifo             ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo                                                                                                                                                                       ; sys.qsys        ;
; Altera ; altera_merlin_slave_translator    ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_in_s1_translator                                                                                                                                                                  ; sys.qsys        ;
; Altera ; altera_merlin_slave_agent         ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_out_s1_agent                                                                                                                                                                           ; sys.qsys        ;
; Altera ; altera_avalon_sc_fifo             ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo                                                                                                                                                                      ; sys.qsys        ;
; Altera ; altera_merlin_slave_translator    ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_out_s1_translator                                                                                                                                                                 ; sys.qsys        ;
; Altera ; altera_merlin_master_agent        ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pulpino_0_avalon_master_lsu_agent                                                                                                                                                         ; sys.qsys        ;
; Altera ; altera_merlin_traffic_limiter     ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:pulpino_0_avalon_master_lsu_limiter                                                                                                                                                    ; sys.qsys        ;
; Altera ; altera_merlin_master_translator   ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pulpino_0_avalon_master_lsu_translator                                                                                                                                               ; sys.qsys        ;
; Altera ; altera_merlin_slave_agent         ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pulpino_0_avalon_slave_debug_agent                                                                                                                                                         ; sys.qsys        ;
; Altera ; altera_avalon_sc_fifo             ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo                                                                                                                                                    ; sys.qsys        ;
; Altera ; altera_merlin_slave_translator    ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pulpino_0_avalon_slave_debug_translator                                                                                                                                               ; sys.qsys        ;
; Altera ; altera_merlin_router              ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router:router                                                                                                                                                                                  ; sys.qsys        ;
; Altera ; altera_merlin_router              ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_001:router_001                                                                                                                                                                          ; sys.qsys        ;
; Altera ; altera_merlin_router              ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_002:router_002                                                                                                                                                                          ; sys.qsys        ;
; Altera ; altera_merlin_router              ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_002:router_003                                                                                                                                                                          ; sys.qsys        ;
; Altera ; altera_merlin_router              ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_002:router_004                                                                                                                                                                          ; sys.qsys        ;
; Altera ; altera_merlin_router              ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_002:router_005                                                                                                                                                                          ; sys.qsys        ;
; Altera ; altera_merlin_router              ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_002:router_006                                                                                                                                                                          ; sys.qsys        ;
; Altera ; altera_merlin_router              ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_002:router_007                                                                                                                                                                          ; sys.qsys        ;
; Altera ; altera_merlin_router              ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_002:router_008                                                                                                                                                                          ; sys.qsys        ;
; Altera ; altera_merlin_router              ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_009:router_009                                                                                                                                                                          ; sys.qsys        ;
; Altera ; altera_merlin_router              ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_010:router_010                                                                                                                                                                          ; sys.qsys        ;
; Altera ; altera_merlin_demultiplexer       ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                            ; sys.qsys        ;
; Altera ; altera_merlin_demultiplexer       ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                                                        ; sys.qsys        ;
; Altera ; altera_merlin_demultiplexer       ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux:rsp_demux_002                                                                                                                                                                        ; sys.qsys        ;
; Altera ; altera_merlin_demultiplexer       ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux:rsp_demux_003                                                                                                                                                                        ; sys.qsys        ;
; Altera ; altera_merlin_demultiplexer       ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux:rsp_demux_004                                                                                                                                                                        ; sys.qsys        ;
; Altera ; altera_merlin_demultiplexer       ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux:rsp_demux_005                                                                                                                                                                        ; sys.qsys        ;
; Altera ; altera_merlin_demultiplexer       ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux:rsp_demux_006                                                                                                                                                                        ; sys.qsys        ;
; Altera ; altera_merlin_demultiplexer       ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux_007:rsp_demux_007                                                                                                                                                                    ; sys.qsys        ;
; Altera ; altera_merlin_demultiplexer       ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux:rsp_demux_008                                                                                                                                                                        ; sys.qsys        ;
; Altera ; altera_merlin_multiplexer         ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                ; sys.qsys        ;
; Altera ; altera_merlin_multiplexer         ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_mux_001:rsp_mux_001                                                                                                                                                                        ; sys.qsys        ;
; Altera ; altera_merlin_slave_agent         ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                           ; sys.qsys        ;
; Altera ; altera_avalon_sc_fifo             ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                      ; sys.qsys        ;
; Altera ; altera_merlin_slave_translator    ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                 ; sys.qsys        ;
; Altera ; altera_avalon_onchip_memory2      ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                        ; sys.qsys        ;
; Altera ; altera_avalon_pio                 ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_pio_in:pio_in                                                                                                                                                                                                                                            ; sys.qsys        ;
; Altera ; altera_avalon_pio                 ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_pio_out:pio_out                                                                                                                                                                                                                                          ; sys.qsys        ;
; Altera ; altera_reset_controller           ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                       ; sys.qsys        ;
; Altera ; altera_avalon_timer               ; 24.1    ; N/A          ; N/A          ; |pulpino_qsys_test|sys:u0|sys_timer_0:timer_0                                                                                                                                                                                                                                          ; sys.qsys        ;
+--------+-----------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|rdata_sel_q ;
+---------------------+---------------------+--------------------+--------------------+---------------------+--------------------------+
; Name                ; rdata_sel_q.RD_DBGA ; rdata_sel_q.RD_GPR ; rdata_sel_q.RD_CSR ; rdata_sel_q.RD_NONE ; rdata_sel_q.RD_DBGS      ;
+---------------------+---------------------+--------------------+--------------------+---------------------+--------------------------+
; rdata_sel_q.RD_NONE ; 0                   ; 0                  ; 0                  ; 0                   ; 0                        ;
; rdata_sel_q.RD_CSR  ; 0                   ; 0                  ; 1                  ; 1                   ; 0                        ;
; rdata_sel_q.RD_GPR  ; 0                   ; 1                  ; 0                  ; 1                   ; 0                        ;
; rdata_sel_q.RD_DBGA ; 1                   ; 0                  ; 0                  ; 1                   ; 0                        ;
; rdata_sel_q.RD_DBGS ; 0                   ; 0                  ; 0                  ; 1                   ; 1                        ;
+---------------------+---------------------+--------------------+--------------------+---------------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|state_q ;
+----------------+-----------------------------------------------------------------------------------------------------------------+
; Name           ; state_q.SECOND                                                                                                  ;
+----------------+-----------------------------------------------------------------------------------------------------------------+
; state_q.FIRST  ; 0                                                                                                               ;
; state_q.SECOND ; 1                                                                                                               ;
+----------------+-----------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|stall_cs ;
+-------------------+------------------+---------------+----------------------------------------------------------------------------+
; Name              ; stall_cs.RUNNING ; stall_cs.HALT ; stall_cs.HALT_REQ                                                          ;
+-------------------+------------------+---------------+----------------------------------------------------------------------------+
; stall_cs.RUNNING  ; 0                ; 0             ; 0                                                                          ;
; stall_cs.HALT_REQ ; 1                ; 0             ; 1                                                                          ;
; stall_cs.HALT     ; 1                ; 1             ; 0                                                                          ;
+-------------------+------------------+---------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i|CS ;
+--------------------+-------------+--------------------+-----------------+---------+---------------------------------------------------+
; Name               ; CS.WAIT_GNT ; CS.WAIT_RVALID_MIS ; CS.WAIT_GNT_MIS ; CS.IDLE ; CS.WAIT_RVALID                                    ;
+--------------------+-------------+--------------------+-----------------+---------+---------------------------------------------------+
; CS.IDLE            ; 0           ; 0                  ; 0               ; 0       ; 0                                                 ;
; CS.WAIT_GNT_MIS    ; 0           ; 0                  ; 1               ; 1       ; 0                                                 ;
; CS.WAIT_RVALID_MIS ; 0           ; 1                  ; 0               ; 1       ; 0                                                 ;
; CS.WAIT_GNT        ; 1           ; 0                  ; 0               ; 1       ; 0                                                 ;
; CS.WAIT_RVALID     ; 0           ; 0                  ; 0               ; 1       ; 1                                                 ;
+--------------------+-------------+--------------------+-----------------+---------+---------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|divcurr_state_q                                              ;
+--------------------------------+---------------------------+--------------------------------+-------------------------+-------------------------+--------------------------+--------------------------+-------------------------+
; Name                           ; divcurr_state_q.MD_FINISH ; divcurr_state_q.MD_CHANGE_SIGN ; divcurr_state_q.MD_LAST ; divcurr_state_q.MD_COMP ; divcurr_state_q.MD_ABS_B ; divcurr_state_q.MD_ABS_A ; divcurr_state_q.MD_IDLE ;
+--------------------------------+---------------------------+--------------------------------+-------------------------+-------------------------+--------------------------+--------------------------+-------------------------+
; divcurr_state_q.MD_IDLE        ; 0                         ; 0                              ; 0                       ; 0                       ; 0                        ; 0                        ; 0                       ;
; divcurr_state_q.MD_ABS_A       ; 0                         ; 0                              ; 0                       ; 0                       ; 0                        ; 1                        ; 1                       ;
; divcurr_state_q.MD_ABS_B       ; 0                         ; 0                              ; 0                       ; 0                       ; 1                        ; 0                        ; 1                       ;
; divcurr_state_q.MD_COMP        ; 0                         ; 0                              ; 0                       ; 1                       ; 0                        ; 0                        ; 1                       ;
; divcurr_state_q.MD_LAST        ; 0                         ; 0                              ; 1                       ; 0                       ; 0                        ; 0                        ; 1                       ;
; divcurr_state_q.MD_CHANGE_SIGN ; 0                         ; 1                              ; 0                       ; 0                       ; 0                        ; 0                        ; 1                       ;
; divcurr_state_q.MD_FINISH      ; 1                         ; 0                              ; 0                       ; 0                       ; 0                        ; 0                        ; 1                       ;
+--------------------------------+---------------------------+--------------------------------+-------------------------+-------------------------+--------------------------+--------------------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mult_state_q ;
+-------------------+-------------------+-------------------+-------------------+-------------------------------------------------------------------------------------------------+
; Name              ; mult_state_q.AHBH ; mult_state_q.AHBL ; mult_state_q.ALBH ; mult_state_q.ALBL                                                                               ;
+-------------------+-------------------+-------------------+-------------------+-------------------------------------------------------------------------------------------------+
; mult_state_q.ALBL ; 0                 ; 0                 ; 0                 ; 0                                                                                               ;
; mult_state_q.ALBH ; 0                 ; 0                 ; 1                 ; 1                                                                                               ;
; mult_state_q.AHBL ; 0                 ; 1                 ; 0                 ; 1                                                                                               ;
; mult_state_q.AHBH ; 1                 ; 0                 ; 0                 ; 1                                                                                               ;
+-------------------+-------------------+-------------------+-------------------+-------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_int_controller:int_controller_i|exc_ctrl_cs ;
+-------------------------+------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Name                    ; exc_ctrl_cs.IDLE ; exc_ctrl_cs.IRQ_DONE ; exc_ctrl_cs.IRQ_PENDING                                                                                ;
+-------------------------+------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; exc_ctrl_cs.IDLE        ; 0                ; 0                    ; 0                                                                                                      ;
; exc_ctrl_cs.IRQ_PENDING ; 1                ; 0                    ; 1                                                                                                      ;
; exc_ctrl_cs.IRQ_DONE    ; 1                ; 1                    ; 0                                                                                                      ;
+-------------------------+------------------+----------------------+--------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_controller:controller_i|ctrl_fsm_cs                                                                                                                             ;
+------------------------------+----------------------+------------------------------+------------------------+-----------------------+-------------------+--------------------+-------------------------+-------------------+------------------------+----------------------+-------------------+
; Name                         ; ctrl_fsm_cs.DBG_WAIT ; ctrl_fsm_cs.DBG_SIGNAL_SLEEP ; ctrl_fsm_cs.DBG_SIGNAL ; ctrl_fsm_cs.IRQ_TAKEN ; ctrl_fsm_cs.FLUSH ; ctrl_fsm_cs.DECODE ; ctrl_fsm_cs.FIRST_FETCH ; ctrl_fsm_cs.SLEEP ; ctrl_fsm_cs.WAIT_SLEEP ; ctrl_fsm_cs.BOOT_SET ; ctrl_fsm_cs.RESET ;
+------------------------------+----------------------+------------------------------+------------------------+-----------------------+-------------------+--------------------+-------------------------+-------------------+------------------------+----------------------+-------------------+
; ctrl_fsm_cs.RESET            ; 0                    ; 0                            ; 0                      ; 0                     ; 0                 ; 0                  ; 0                       ; 0                 ; 0                      ; 0                    ; 0                 ;
; ctrl_fsm_cs.BOOT_SET         ; 0                    ; 0                            ; 0                      ; 0                     ; 0                 ; 0                  ; 0                       ; 0                 ; 0                      ; 1                    ; 1                 ;
; ctrl_fsm_cs.WAIT_SLEEP       ; 0                    ; 0                            ; 0                      ; 0                     ; 0                 ; 0                  ; 0                       ; 0                 ; 1                      ; 0                    ; 1                 ;
; ctrl_fsm_cs.SLEEP            ; 0                    ; 0                            ; 0                      ; 0                     ; 0                 ; 0                  ; 0                       ; 1                 ; 0                      ; 0                    ; 1                 ;
; ctrl_fsm_cs.FIRST_FETCH      ; 0                    ; 0                            ; 0                      ; 0                     ; 0                 ; 0                  ; 1                       ; 0                 ; 0                      ; 0                    ; 1                 ;
; ctrl_fsm_cs.DECODE           ; 0                    ; 0                            ; 0                      ; 0                     ; 0                 ; 1                  ; 0                       ; 0                 ; 0                      ; 0                    ; 1                 ;
; ctrl_fsm_cs.FLUSH            ; 0                    ; 0                            ; 0                      ; 0                     ; 1                 ; 0                  ; 0                       ; 0                 ; 0                      ; 0                    ; 1                 ;
; ctrl_fsm_cs.IRQ_TAKEN        ; 0                    ; 0                            ; 0                      ; 1                     ; 0                 ; 0                  ; 0                       ; 0                 ; 0                      ; 0                    ; 1                 ;
; ctrl_fsm_cs.DBG_SIGNAL       ; 0                    ; 0                            ; 1                      ; 0                     ; 0                 ; 0                  ; 0                       ; 0                 ; 0                      ; 0                    ; 1                 ;
; ctrl_fsm_cs.DBG_SIGNAL_SLEEP ; 0                    ; 1                            ; 0                      ; 0                     ; 0                 ; 0                  ; 0                       ; 0                 ; 0                      ; 0                    ; 1                 ;
; ctrl_fsm_cs.DBG_WAIT         ; 1                    ; 0                            ; 0                      ; 0                     ; 0                 ; 0                  ; 0                       ; 0                 ; 0                      ; 0                    ; 1                 ;
+------------------------------+----------------------+------------------------------+------------------------+-----------------------+-------------------+--------------------+-------------------------+-------------------+------------------------+----------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|offset_fsm_cs ;
+--------------------+---------------------------------------------------------------------------------------------------------------+
; Name               ; offset_fsm_cs.WAIT                                                                                            ;
+--------------------+---------------------------------------------------------------------------------------------------------------+
; offset_fsm_cs.IDLE ; 0                                                                                                             ;
; offset_fsm_cs.WAIT ; 1                                                                                                             ;
+--------------------+---------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|CS ;
+-----------------+-----------------+----------------+-------------+--------------------------------------------------------------------------------------------------+
; Name            ; CS.WAIT_ABORTED ; CS.WAIT_RVALID ; CS.WAIT_GNT ; CS.IDLE                                                                                          ;
+-----------------+-----------------+----------------+-------------+--------------------------------------------------------------------------------------------------+
; CS.IDLE         ; 0               ; 0              ; 0           ; 0                                                                                                ;
; CS.WAIT_GNT     ; 0               ; 0              ; 1           ; 1                                                                                                ;
; CS.WAIT_RVALID  ; 0               ; 1              ; 0           ; 1                                                                                                ;
; CS.WAIT_ABORTED ; 1               ; 0              ; 0           ; 1                                                                                                ;
+-----------------+-----------------+----------------+-------------+--------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                            ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                    ;
+-------------------------+----------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                       ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                       ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                       ;
+-------------------------+----------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                   ;
+---------------------------+---------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                       ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                       ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                       ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                       ;
+---------------------------+---------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                                                                                         ;
+--------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                                                                                   ;
; state_middle ; 1            ; 0          ; 1                                                                                                                                                                   ;
; state_full   ; 0            ; 1          ; 1                                                                                                                                                                   ;
+--------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                                                                                         ;
+--------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                                                                                   ;
; state_middle ; 1            ; 0          ; 1                                                                                                                                                                   ;
; state_full   ; 0            ; 1          ; 1                                                                                                                                                                   ;
+--------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                               ; yes                                                              ; yes                                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                         ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                           ; yes                                                              ; yes                                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                             ; yes                                                              ; yes                                        ;
; sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                            ; yes                                                              ; yes                                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                            ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 83                                                                                                                                                                                                                                      ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux_007:cmd_mux_007|locked[0,1]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|av_chipselect_pre                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_chipselect_pre                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_1_s1_translator|av_chipselect_pre                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_chipselect_pre                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_in_s1_translator|av_chipselect_pre                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_out_s1_translator|av_chipselect_pre                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|mstatus_q.mpp[0,1]                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_pio_in:pio_in|d1_data_in[14..31]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_pio_in:pio_in|d2_data_in[14..31]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_GPIO_EXTRA:gpio_extra|readdata[8..31]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[3]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[0][90]                                                                        ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[0][89]                                                                        ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[0][88]                                                                        ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[0][87]                                                                        ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[0][87]                                                                                       ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[0][90]                                                                                       ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[0][89]                                                                                       ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[0][88]                                                                                       ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[0][87]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[0][90]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[0][89]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[0][88]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][87]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][90]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][89]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][88]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                          ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][90]                                                                                          ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                          ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                          ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][87]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][90]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][89]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][88]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][87]                                                                                          ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][90]                                                                                          ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][89]                                                                                          ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][88]                                                                                          ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                       ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                       ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                       ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                       ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_readdata_pre[8..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[1][90]                                                                        ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[1][89]                                                                        ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[1][88]                                                                        ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[1][87]                                                                        ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[1][90]                                                                                       ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[1][89]                                                                                       ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[1][88]                                                                                       ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[1][87]                                                                                       ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[1][90]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[1][89]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[1][88]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[1][87]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][90]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][89]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][88]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][87]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][90]                                                                                          ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                          ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                          ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                          ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][90]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][89]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][88]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][87]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][90]                                                                                          ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][89]                                                                                          ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][88]                                                                                          ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][87]                                                                                          ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                       ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                       ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                       ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                       ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|dbg_cause_q[5]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_int_controller:int_controller_i|irq_id_q[3,4]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_pio_in:pio_in|edge_capture[14..31]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                               ; Merged with sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                               ; Merged with sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                               ; Merged with sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                               ; Merged with sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                               ; Merged with sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                               ; Merged with sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                               ; Merged with sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[0]                                                                               ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[1]                                                                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[1]                                                                               ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[1]                                                                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:pulpino_0_avalon_master_lsu_limiter|last_channel[3]                                                                   ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:pulpino_0_avalon_master_lsu_limiter|last_dest_id[3]                                                            ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[1][76]                                                                        ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[1][109]                                                                ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[1][68]                                                                        ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[1][75]                                                                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[1][74]                                                                        ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[1][75]                                                                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][76]                                                                                 ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][109]                                                                         ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][68]                                                                                 ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][90]                                                                          ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][89]                                                                                 ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][90]                                                                          ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][74]                                                                                 ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][90]                                                                          ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][88]                                                                                 ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][90]                                                                          ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][75]                                                                                 ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][90]                                                                          ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[1][76]                                                                                       ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[1][109]                                                                               ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[1][74]                                                                                       ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[1][75]                                                                                ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[1][68]                                                                                       ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[1][75]                                                                                ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[1][76]                                                                                           ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[1][109]                                                                                   ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[1][74]                                                                                           ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[1][75]                                                                                    ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[1][68]                                                                                           ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[1][75]                                                                                    ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                           ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][109]                                                                                   ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][74]                                                                                           ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                    ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][68]                                                                                           ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                    ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][76]                                                                                          ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][109]                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                          ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                   ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][74]                                                                                          ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                   ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][76]                                                                                           ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][109]                                                                                   ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][68]                                                                                           ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][75]                                                                                    ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][74]                                                                                           ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][75]                                                                                    ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][76]                                                                                          ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][109]                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][74]                                                                                          ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][75]                                                                                   ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][68]                                                                                          ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][75]                                                                                   ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                       ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][109]                                                               ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                       ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                       ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                ;
; sys:u0|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                            ; Merged with sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rst1                                                                                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                   ; Merged with sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rst1                                                                                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pulpino_0_avalon_master_lsu_agent|hold_waitrequest                                                                       ; Merged with sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rst1                                                                                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|waitrequest_reset_override                                                                      ; Merged with sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rst1                                                                                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_1_s1_translator|waitrequest_reset_override                                                                      ; Merged with sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rst1                                                                                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|waitrequest_reset_override                                                                  ; Merged with sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rst1                                                                                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                  ; Merged with sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rst1                                                                                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|waitrequest_reset_override                                                            ; Merged with sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rst1                                                                                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_in_s1_translator|waitrequest_reset_override                                                                      ; Merged with sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rst1                                                                                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_out_s1_translator|waitrequest_reset_override                                                                     ; Merged with sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rst1                                                                                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                     ; Merged with sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rst1                                                                                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][74]                                                                                 ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][68]                                                                          ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][75]                                                                                 ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][68]                                                                          ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][88]                                                                                 ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][68]                                                                          ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][89]                                                                                 ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][68]                                                                          ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][90]                                                                                 ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][68]                                                                          ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][76]                                                                                 ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][109]                                                                         ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[0][76]                                                                        ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[0][109]                                                                ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[0][74]                                                                        ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[0][68]                                                                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[0][75]                                                                        ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[0][68]                                                                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                       ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][109]                                                               ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                       ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                       ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][76]                                                                                          ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][109]                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][74]                                                                                          ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][68]                                                                                   ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][75]                                                                                          ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][68]                                                                                   ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][76]                                                                                           ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][109]                                                                                   ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][74]                                                                                           ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][68]                                                                                    ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][75]                                                                                           ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][68]                                                                                    ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][76]                                                                                          ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][109]                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][74]                                                                                          ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                   ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][75]                                                                                          ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                   ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][76]                                                                                           ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][109]                                                                                   ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][74]                                                                                           ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                    ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][75]                                                                                           ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                    ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[0][76]                                                                                           ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[0][109]                                                                                   ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[0][74]                                                                                           ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[0][68]                                                                                    ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[0][75]                                                                                           ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[0][68]                                                                                    ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[0][76]                                                                                       ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[0][109]                                                                               ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[0][74]                                                                                       ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[0][68]                                                                                ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[0][75]                                                                                       ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[0][68]                                                                                ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[24..31]                                                     ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[23]                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pulpino_0_avalon_slave_debug_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]         ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pulpino_0_avalon_slave_debug_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                  ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]           ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_extra_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                        ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_extra_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                            ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                     ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                            ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                     ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                           ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                    ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                            ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                     ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                           ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                    ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]        ; Merged with sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[1][75]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][90]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[1][75]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[1][75]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][75]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][75]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|instr_addr_q[0]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[0][68]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pulpino_0_avalon_slave_debug_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]      ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pulpino_0_avalon_slave_debug_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                    ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][68]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]               ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                             ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[0][68]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_extra_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                     ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_extra_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                   ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[0][68]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                         ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                       ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                         ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                       ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                        ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                      ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][68]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                         ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                       ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][68]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                        ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                      ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]     ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                   ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][0]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[0]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                 ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[1][108]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[0][108]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i|rdata_q[0..7]                                                                                      ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux_007:cmd_mux_007|share_count_zero_flag                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux_007:cmd_mux_007|share_count[0]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                  ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|instr_rdata_id_o[0]                                                                                              ; Merged with sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|instr_rdata_id_o[1]                                                                                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|rdata_sel_q~5                                                                                                ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|rdata_sel_q~6                                                                                                ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i|CS~4                                                                                               ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i|CS~5                                                                                               ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|divcurr_state_q~11                                                 ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|divcurr_state_q~12                                                 ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|divcurr_state_q~13                                                 ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mult_state_q~8                                                     ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mult_state_q~9                                                     ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_controller:controller_i|ctrl_fsm_cs~4                                                                  ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_controller:controller_i|ctrl_fsm_cs~5                                                                  ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_controller:controller_i|ctrl_fsm_cs~6                                                                  ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_controller:controller_i|ctrl_fsm_cs~7                                                                  ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|CS~4                                                                 ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|CS~5                                                                 ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~26                                                                                              ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~27                                                                                              ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~28                                                                                              ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~29                                                                                              ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6 ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7 ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|rdata_sel_q.RD_CSR                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_int_controller:int_controller_i|exc_ctrl_cs.IRQ_DONE                                                   ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                       ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][70]                                                                                          ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][70]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                          ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][70]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[0][70]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[0][70]                                                                                       ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][70]                                                                                 ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                       ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][70]                                                                                          ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][70]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                          ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][70]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[1][70]                                                                                           ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[1][70]                                                                                       ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][70]                                                                                 ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16..31]                                                                                       ; Lost fanout                                                                                                                                                                                             ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|rdata_sel_q.RD_GPR                                                                                           ; Merged with sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|regfile_rreq_q                                                                                        ;
; Total Number of Removed Registers = 415                                                                                                                                                            ;                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_in_s1_translator|av_chipselect_pre                                                                             ; Stuck at GND              ; sys:u0|sys_pio_in:pio_in|edge_capture[14],                                                                                                                                                      ;
;                                                                                                                                                                                                  ; due to stuck port data_in ; sys:u0|sys_pio_in:pio_in|edge_capture[15],                                                                                                                                                      ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_pio_in:pio_in|edge_capture[16],                                                                                                                                                      ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_pio_in:pio_in|edge_capture[17],                                                                                                                                                      ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_pio_in:pio_in|edge_capture[18],                                                                                                                                                      ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_pio_in:pio_in|edge_capture[19],                                                                                                                                                      ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_pio_in:pio_in|edge_capture[20],                                                                                                                                                      ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_pio_in:pio_in|edge_capture[21],                                                                                                                                                      ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_pio_in:pio_in|edge_capture[22],                                                                                                                                                      ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_pio_in:pio_in|edge_capture[23],                                                                                                                                                      ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_pio_in:pio_in|edge_capture[24],                                                                                                                                                      ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_pio_in:pio_in|edge_capture[25],                                                                                                                                                      ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_pio_in:pio_in|edge_capture[26],                                                                                                                                                      ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_pio_in:pio_in|edge_capture[27],                                                                                                                                                      ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_pio_in:pio_in|edge_capture[28],                                                                                                                                                      ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_pio_in:pio_in|edge_capture[29],                                                                                                                                                      ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_pio_in:pio_in|edge_capture[30],                                                                                                                                                      ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_pio_in:pio_in|edge_capture[31]                                                                                                                                                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                         ; Lost Fanouts              ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                       ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                       ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                       ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                       ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                       ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                       ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                       ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                       ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                       ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                       ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                       ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19],                                                                                       ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18],                                                                                       ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17],                                                                                       ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                                                                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][90]                                                                               ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][68],                                                                             ;
;                                                                                                                                                                                                  ; due to stuck port data_in ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                          ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[0][90]                                                                      ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[1][90],                                                                    ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pulpino_0_avalon_slave_debug_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                     ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87],                                                                   ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[0][87]                                                                                     ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[1][87],                                                                                   ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_extra_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[0][87]                                                                                         ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[1][87],                                                                                       ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                    ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][87]                                                                                        ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][87],                                                                                      ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                   ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][87]                                                                                         ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][87],                                                                                       ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                    ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][87]                                                                                         ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][87],                                                                                       ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                    ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                        ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87],                                                                                      ;
;                                                                                                                                                                                                  ;                           ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                   ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][89]                                                                                         ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][89]                                                                                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][88]                                                                                         ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][88]                                                                                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][90]                                                                                         ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][90]                                                                                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][90]                                                                                        ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][90]                                                                                       ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][89]                                                                                        ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][89]                                                                                       ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][88]                                                                                        ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][88]                                                                                       ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                     ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                    ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                     ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                    ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][88]                                                                                         ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][88]                                                                                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                     ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                    ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[1][75]                                                                      ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[0][68]                                                                     ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                        ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                       ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux_007:cmd_mux_007|share_count_zero_flag                                                                               ; Stuck at VCC              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux_007:cmd_mux_007|share_count[0]                                                                                     ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][70]                                                                               ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][70]                                                                              ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[0][70]                                                                                     ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[1][70]                                                                                    ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[0][70]                                                                                         ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[1][70]                                                                                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][70]                                                                                         ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][70]                                                                                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                        ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                       ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][70]                                                                                         ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][70]                                                                                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][70]                                                                                        ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][70]                                                                                       ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                     ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                    ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|rdata_sel_q~5                                                                                              ; Lost Fanouts              ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|rdata_sel_q.RD_CSR                                                                                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[1][75]                                                                                     ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[0][68]                                                                                    ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[1][108]                                                                     ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[0][108]                                                                    ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10] ; Stuck at GND              ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9] ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|instr_addr_q[0]                                                    ; Stuck at GND              ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[0]                                                                                                    ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                     ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                    ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[1][75]                                                                                        ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem[0][68]                                                                                       ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[1][75]                                                                                         ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|mem[0][68]                                                                                        ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                        ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                       ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                         ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                        ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[1][75]                                                                                         ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[0][68]                                                                                        ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_GPIO_EXTRA:gpio_extra|readdata[23]                                                                                                                                                    ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_readdata_pre[23]                                                                      ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_GPIO_EXTRA:gpio_extra|readdata[14]                                                                                                                                                    ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_readdata_pre[14]                                                                      ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_GPIO_EXTRA:gpio_extra|readdata[15]                                                                                                                                                    ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_readdata_pre[15]                                                                      ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_GPIO_EXTRA:gpio_extra|readdata[16]                                                                                                                                                    ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_readdata_pre[16]                                                                      ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_GPIO_EXTRA:gpio_extra|readdata[17]                                                                                                                                                    ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_readdata_pre[17]                                                                      ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_GPIO_EXTRA:gpio_extra|readdata[18]                                                                                                                                                    ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_readdata_pre[18]                                                                      ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_GPIO_EXTRA:gpio_extra|readdata[19]                                                                                                                                                    ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_readdata_pre[19]                                                                      ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_GPIO_EXTRA:gpio_extra|readdata[20]                                                                                                                                                    ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_readdata_pre[20]                                                                      ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_GPIO_EXTRA:gpio_extra|readdata[21]                                                                                                                                                    ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_readdata_pre[21]                                                                      ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_GPIO_EXTRA:gpio_extra|readdata[22]                                                                                                                                                    ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_readdata_pre[22]                                                                      ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_GPIO_EXTRA:gpio_extra|readdata[13]                                                                                                                                                    ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_readdata_pre[13]                                                                      ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_GPIO_EXTRA:gpio_extra|readdata[24]                                                                                                                                                    ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_readdata_pre[24]                                                                      ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_GPIO_EXTRA:gpio_extra|readdata[25]                                                                                                                                                    ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_readdata_pre[25]                                                                      ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_GPIO_EXTRA:gpio_extra|readdata[26]                                                                                                                                                    ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_readdata_pre[26]                                                                      ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_GPIO_EXTRA:gpio_extra|readdata[27]                                                                                                                                                    ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_readdata_pre[27]                                                                      ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_GPIO_EXTRA:gpio_extra|readdata[28]                                                                                                                                                    ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_readdata_pre[28]                                                                      ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_GPIO_EXTRA:gpio_extra|readdata[29]                                                                                                                                                    ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_readdata_pre[29]                                                                      ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_GPIO_EXTRA:gpio_extra|readdata[30]                                                                                                                                                    ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_readdata_pre[30]                                                                      ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_GPIO_EXTRA:gpio_extra|readdata[31]                                                                                                                                                    ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_readdata_pre[31]                                                                      ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[0][90]                                                                                     ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[1][90]                                                                                    ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][90]                                                                                        ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][90]                                                                                       ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][89]                                                                                         ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][89]                                                                                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[0][90]                                                                                         ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][90]                                                                                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[0][88]                                                                                         ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[1][88]                                                                                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[0][89]                                                                                         ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[1][89]                                                                                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[0][90]                                                                                         ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo|mem[1][90]                                                                                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[0][88]                                                                                     ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[1][88]                                                                                    ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[0][89]                                                                                     ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo|mem[1][89]                                                                                    ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                        ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                       ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[0][87]                                                                      ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[1][87]                                                                     ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[0][88]                                                                      ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[1][88]                                                                     ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[0][89]                                                                      ; Lost Fanouts              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|mem[1][89]                                                                     ;
; sys:u0|sys_GPIO_EXTRA:gpio_extra|readdata[8]                                                                                                                                                     ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_readdata_pre[8]                                                                       ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_GPIO_EXTRA:gpio_extra|readdata[9]                                                                                                                                                     ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_readdata_pre[9]                                                                       ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_GPIO_EXTRA:gpio_extra|readdata[10]                                                                                                                                                    ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_readdata_pre[10]                                                                      ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_GPIO_EXTRA:gpio_extra|readdata[11]                                                                                                                                                    ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_readdata_pre[11]                                                                      ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; sys:u0|sys_GPIO_EXTRA:gpio_extra|readdata[12]                                                                                                                                                    ; Stuck at GND              ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|av_readdata_pre[12]                                                                      ;
;                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4329  ;
; Number of registers using Synchronous Clear  ; 114   ;
; Number of registers using Synchronous Load   ; 275   ;
; Number of registers using Asynchronous Clear ; 4087  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3466  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                     ; 15      ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|PCMR_q[0]                                                                                                                                                                                                                             ; 3       ;
; sys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                               ; 1       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                       ; 7       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|PCMR_q[1]                                                                                                                                                                                                                             ; 3       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; 11      ;
; sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                          ; 226     ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                                                            ; 2       ;
; sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                            ; 1       ;
; sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                            ; 4       ;
; sys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                               ; 2       ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                   ; 2       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                ; 3       ;
; sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                           ; 1       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|dbg_cause_q[4]                                                                                                                                                                                                                            ; 1       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|dbg_cause_q[3]                                                                                                                                                                                                                            ; 1       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|dbg_cause_q[2]                                                                                                                                                                                                                            ; 1       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|dbg_cause_q[1]                                                                                                                                                                                                                            ; 1       ;
; sys:u0|sys_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                                                                                                                 ; 2       ;
; sys:u0|sys_timer_0:timer_0|period_l_register[8]                                                                                                                                                                                                                                                                                 ; 2       ;
; sys:u0|sys_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                                  ; 3       ;
; sys:u0|sys_timer_0:timer_0|internal_counter[12]                                                                                                                                                                                                                                                                                 ; 3       ;
; sys:u0|sys_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                                  ; 3       ;
; sys:u0|sys_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                                  ; 3       ;
; sys:u0|sys_timer_0:timer_0|internal_counter[7]                                                                                                                                                                                                                                                                                  ; 3       ;
; sys:u0|sys_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                                  ; 3       ;
; sys:u0|sys_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                                  ; 3       ;
; sys:u0|sys_timer_0:timer_0|period_l_register[7]                                                                                                                                                                                                                                                                                 ; 2       ;
; sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                            ; 1       ;
; sys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                               ; 1       ;
; sys:u0|sys_timer_0:timer_0|period_l_register[1]                                                                                                                                                                                                                                                                                 ; 2       ;
; sys:u0|sys_timer_0:timer_0|period_l_register[9]                                                                                                                                                                                                                                                                                 ; 2       ;
; sys:u0|sys_timer_0:timer_0|period_l_register[2]                                                                                                                                                                                                                                                                                 ; 2       ;
; sys:u0|sys_timer_0:timer_0|period_l_register[12]                                                                                                                                                                                                                                                                                ; 2       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                     ; 3       ;
; sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                           ; 1       ;
; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                                                                   ; 2       ;
; sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                            ; 1       ;
; sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                ; 1       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|dbg_cause_q[0]                                                                                                                                                                                                                            ; 1       ;
; sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                 ; 1       ;
; sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                 ; 1       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                        ; 8       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 45                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                  ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
; Register Name                                                                      ; Megafunction                                                      ; Type ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_out_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_in_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                           ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|PCER_q[9]                                                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|rdata_Q[0][29]                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|mcause_q[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|rdata_Q[2][7]                                                                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]                                                                                                                                                                                                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]                                                                                                                             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                                                         ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|PCCR_q[0][12]                                                                                                                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|mepc_q[7]                                                                                                                                                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29]                                                                                                                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                                                                                                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                                                                                                                                                                                                                                  ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                                                                                                                                                  ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[2]                                                                                                                                                                                                                                                                           ;
; 7:1                ; 25 bits   ; 100 LEs       ; 75 LEs               ; 25 LEs                 ; Yes        ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|mepc_q[24]                                                                                                                                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                                                                                                                                               ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|instr_addr_q[18]                                                                                                                                                                                                           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                                                                             ;
; 11:1               ; 31 bits   ; 217 LEs       ; 124 LEs              ; 93 LEs                 ; Yes        ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[9]                                                                                                                                                                                                             ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]                                                                                                                                                                                                                                                 ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                      ;
; 64:1               ; 8 bits    ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1]                                                                                                                                                                                  ;
; 64:1               ; 8 bits    ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0]                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|PCMR_q[0]                                                                                                                                                                                                                                                      ;
; 4:1                ; 72 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; Yes        ; |pulpino_qsys_test|sys:u0|sys_GPIO_0:gpio_1|data_out[24]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_decoder:decoder_i|mret_insn_o                                                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_alu:alu_i|ShiftRight0                                                                                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_alu:alu_i|ShiftRight0                                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_alu:alu_i|adder_in_a[27]                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_alu:alu_i|ShiftRight0                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_alu:alu_i|ShiftRight0                                                                                                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|alu_operand_b_ex_o[5]                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i|Mux25                                                                                                                                                                                                                                                    ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|out_rdata_o[6]                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|offset_fsm_ns.IDLE                                                                                                                                                                                                                                                     ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_alu:alu_i|ShiftRight0                                                                                                                                                                                                                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|csr_addr[4]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|Mux28                                                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[11]                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[9]                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[14]                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[8]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|Selector197                                                                                                                                                                                                              ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|Mux5                                                                                                                                                                                                                                                                   ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|csr_rdata_o[14]                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|csr_rdata_o[0]                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i|Mux142                                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_decoder:decoder_i|div_int_en                                                                                                                                                                                                                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|Selector41                                                                                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|rdata_sel_q                                                                                                                                                                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|Mux27                                                                                                                                                                                                                                                                  ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|alu_operand_b_ex_o[21]                                                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|alu_operand_b_ex_o[4]                                                                                                                                                                                                                                                  ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_alu:alu_i|ShiftRight0                                                                                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|csr_rdata_o[7]                                                                                                                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i|Mux139                                                                                                                                                                                                                                                   ;
; 32:1               ; 2 bits    ; 42 LEs        ; 8 LEs                ; 34 LEs                 ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|Selector3                                                                                                                                                                                                                                                          ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|Mux33                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|alu_operand_b_ex_o[2]                                                                                                                                                                                                                                                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|alu_operand_b_ex_o[18]                                                                                                                                                                                                                                                 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|Mux0                                                                                                                                                                                                                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router:router|src_channel[0]                                                                                                                                                                                                                                                        ;
; 6:1                ; 22 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|Selector19                                                                                                                                                                                                                                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router:router|src_channel[7]                                                                                                                                                                                                                                                        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i|Mux153                                                                                                                                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|Selector49                                                                                                                                                                                                                                                         ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i|Mux159                                                                                                                                                                                                                                                   ;
; 8:1                ; 32 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_alu:alu_i|adder_in_b[12]                                                                                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                                                                                                                                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|Selector34                                                                                                                                                                                                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|Selector35                                                                                                                                                                                                                 ;
; 10:1               ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|Selector17                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                                                                         ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|Selector27                                                                                                                                                                                                                 ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|Selector28                                                                                                                                                                                                                 ;
; 69:1               ; 15 bits   ; 690 LEs       ; 255 LEs              ; 435 LEs                ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|regfile_wdata_mux[2]                                                                                                                                                                                                                                                   ;
; 71:1               ; 16 bits   ; 752 LEs       ; 288 LEs              ; 464 LEs                ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|regfile_wdata_mux[9]                                                                                                                                                                                                                                                   ;
; 256:1              ; 2 bits    ; 340 LEs       ; 16 LEs               ; 324 LEs                ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_decoder:decoder_i|Selector19                                                                                                                                                                                                                                 ;
; 18:1               ; 4 bits    ; 48 LEs        ; 28 LEs               ; 20 LEs                 ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_controller:controller_i|Selector8                                                                                                                                                                                                                            ;
; 20:1               ; 2 bits    ; 26 LEs        ; 16 LEs               ; 10 LEs                 ; No         ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_controller:controller_i|Selector10                                                                                                                                                                                                                           ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                                                       ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 56 LEs               ; 16 LEs                 ; Yes        ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                           ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                          ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                              ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                              ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pra2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux_007:rsp_demux_007 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for sys:u0|altera_reset_controller:rst_controller      ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |pulpino_qsys_test ;
+----------------+----------------------------------+-------------------------------+
; Parameter Name ; Value                            ; Type                          ;
+----------------+----------------------------------+-------------------------------+
; BOOT_ADDR      ; 00000000000000001000000000000000 ; Unsigned Binary               ;
+----------------+----------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:clock_conversion|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                        ;
+--------------------------------------+------------------------+---------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                      ;
; fractional_vco_multiplier            ; false                  ; String                                      ;
; pll_type                             ; General                ; String                                      ;
; pll_subtype                          ; General                ; String                                      ;
; number_of_clocks                     ; 1                      ; Signed Integer                              ;
; operation_mode                       ; direct                 ; String                                      ;
; deserialization_factor               ; 4                      ; Signed Integer                              ;
; data_rate                            ; 0                      ; Signed Integer                              ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                              ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                      ;
; phase_shift0                         ; 0 ps                   ; String                                      ;
; duty_cycle0                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency1              ; 0 MHz                  ; String                                      ;
; phase_shift1                         ; 0 ps                   ; String                                      ;
; duty_cycle1                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency2              ; 0 MHz                  ; String                                      ;
; phase_shift2                         ; 0 ps                   ; String                                      ;
; duty_cycle2                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency3              ; 0 MHz                  ; String                                      ;
; phase_shift3                         ; 0 ps                   ; String                                      ;
; duty_cycle3                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency4              ; 0 MHz                  ; String                                      ;
; phase_shift4                         ; 0 ps                   ; String                                      ;
; duty_cycle4                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency5              ; 0 MHz                  ; String                                      ;
; phase_shift5                         ; 0 ps                   ; String                                      ;
; duty_cycle5                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency6              ; 0 MHz                  ; String                                      ;
; phase_shift6                         ; 0 ps                   ; String                                      ;
; duty_cycle6                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency7              ; 0 MHz                  ; String                                      ;
; phase_shift7                         ; 0 ps                   ; String                                      ;
; duty_cycle7                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency8              ; 0 MHz                  ; String                                      ;
; phase_shift8                         ; 0 ps                   ; String                                      ;
; duty_cycle8                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency9              ; 0 MHz                  ; String                                      ;
; phase_shift9                         ; 0 ps                   ; String                                      ;
; duty_cycle9                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency10             ; 0 MHz                  ; String                                      ;
; phase_shift10                        ; 0 ps                   ; String                                      ;
; duty_cycle10                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency11             ; 0 MHz                  ; String                                      ;
; phase_shift11                        ; 0 ps                   ; String                                      ;
; duty_cycle11                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency12             ; 0 MHz                  ; String                                      ;
; phase_shift12                        ; 0 ps                   ; String                                      ;
; duty_cycle12                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency13             ; 0 MHz                  ; String                                      ;
; phase_shift13                        ; 0 ps                   ; String                                      ;
; duty_cycle13                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency14             ; 0 MHz                  ; String                                      ;
; phase_shift14                        ; 0 ps                   ; String                                      ;
; duty_cycle14                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency15             ; 0 MHz                  ; String                                      ;
; phase_shift15                        ; 0 ps                   ; String                                      ;
; duty_cycle15                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency16             ; 0 MHz                  ; String                                      ;
; phase_shift16                        ; 0 ps                   ; String                                      ;
; duty_cycle16                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency17             ; 0 MHz                  ; String                                      ;
; phase_shift17                        ; 0 ps                   ; String                                      ;
; duty_cycle17                         ; 50                     ; Signed Integer                              ;
; clock_name_0                         ;                        ; String                                      ;
; clock_name_1                         ;                        ; String                                      ;
; clock_name_2                         ;                        ; String                                      ;
; clock_name_3                         ;                        ; String                                      ;
; clock_name_4                         ;                        ; String                                      ;
; clock_name_5                         ;                        ; String                                      ;
; clock_name_6                         ;                        ; String                                      ;
; clock_name_7                         ;                        ; String                                      ;
; clock_name_8                         ;                        ; String                                      ;
; clock_name_global_0                  ; false                  ; String                                      ;
; clock_name_global_1                  ; false                  ; String                                      ;
; clock_name_global_2                  ; false                  ; String                                      ;
; clock_name_global_3                  ; false                  ; String                                      ;
; clock_name_global_4                  ; false                  ; String                                      ;
; clock_name_global_5                  ; false                  ; String                                      ;
; clock_name_global_6                  ; false                  ; String                                      ;
; clock_name_global_7                  ; false                  ; String                                      ;
; clock_name_global_8                  ; false                  ; String                                      ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                              ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                              ;
; m_cnt_bypass_en                      ; false                  ; String                                      ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                      ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                              ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                              ;
; n_cnt_bypass_en                      ; false                  ; String                                      ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                      ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en0                     ; false                  ; String                                      ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                      ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en1                     ; false                  ; String                                      ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                      ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en2                     ; false                  ; String                                      ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                      ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en3                     ; false                  ; String                                      ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                      ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en4                     ; false                  ; String                                      ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                      ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en5                     ; false                  ; String                                      ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                      ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en6                     ; false                  ; String                                      ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                      ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en7                     ; false                  ; String                                      ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                      ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en8                     ; false                  ; String                                      ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                      ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en9                     ; false                  ; String                                      ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                      ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en10                    ; false                  ; String                                      ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                      ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en11                    ; false                  ; String                                      ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                      ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en12                    ; false                  ; String                                      ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                      ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en13                    ; false                  ; String                                      ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                      ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en14                    ; false                  ; String                                      ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                      ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en15                    ; false                  ; String                                      ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                      ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en16                    ; false                  ; String                                      ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                      ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en17                    ; false                  ; String                                      ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                      ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                              ;
; pll_vco_div                          ; 1                      ; Signed Integer                              ;
; pll_slf_rst                          ; false                  ; String                                      ;
; pll_bw_sel                           ; low                    ; String                                      ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                      ;
; pll_cp_current                       ; 0                      ; Signed Integer                              ;
; pll_bwctrl                           ; 0                      ; Signed Integer                              ;
; pll_fractional_division              ; 1                      ; Signed Integer                              ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                              ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                      ;
; mimic_fbclk_type                     ; gclk                   ; String                                      ;
; pll_fbclk_mux_1                      ; glb                    ; String                                      ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                      ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                      ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                              ;
; refclk1_frequency                    ; 0 MHz                  ; String                                      ;
; pll_clkin_0_src                      ; clk_0                  ; String                                      ;
; pll_clkin_1_src                      ; clk_0                  ; String                                      ;
; pll_clk_loss_sw_en                   ; false                  ; String                                      ;
; pll_auto_clk_sw_en                   ; false                  ; String                                      ;
; pll_manu_clk_sw_en                   ; false                  ; String                                      ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                              ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                      ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                      ;
+--------------------------------------+------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|altera_avalon_jtag_uart:jtag_uart_0 ;
+----------------------------+-------+----------------------------------------------------+
; Parameter Name             ; Value ; Type                                               ;
+----------------------------+-------+----------------------------------------------------+
; legacySignalAllow          ; 0     ; Signed Integer                                     ;
; writeBufferDepth           ; 64    ; Signed Integer                                     ;
; readBufferDepth            ; 64    ; Signed Integer                                     ;
; writeIRQThreshold          ; 8     ; Signed Integer                                     ;
; readIRQThreshold           ; 8     ; Signed Integer                                     ;
; useRegistersForReadBuffer  ; 1     ; Signed Integer                                     ;
; useRegistersForWriteBuffer ; 1     ; Signed Integer                                     ;
; printingMethod             ; 0     ; Signed Integer                                     ;
; FIFO_WIDTH                 ; 8     ; Signed Integer                                     ;
; WR_WIDTHU                  ; 6     ; Signed Integer                                     ;
; RD_WIDTHU                  ; 6     ; Signed Integer                                     ;
; write_le                   ; OFF   ; String                                             ;
; read_le                    ; OFF   ; String                                             ;
; HEX_WRITE_DEPTH_STR        ; 64    ; Signed Integer                                     ;
; HEX_READ_DEPTH_STR         ; 64    ; Signed Integer                                     ;
+----------------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                           ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; FIFO_WIDTH       ; 8     ; Signed Integer                                                                                                                 ;
; WR_WIDTHU        ; 6     ; Signed Integer                                                                                                                 ;
; write_le         ; OFF   ; String                                                                                                                         ;
; writeBufferDepth ; 64    ; Signed Integer                                                                                                                 ;
; printingMethod   ; 0     ; Signed Integer                                                                                                                 ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value     ; Type                                                                                                                             ;
+-------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON        ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF       ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON        ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF       ; IGNORE_CASCADE                                                                                                                   ;
; lpm_width               ; 8         ; Signed Integer                                                                                                                   ;
; LPM_NUMWORDS            ; 64        ; Signed Integer                                                                                                                   ;
; LPM_WIDTHU              ; 6         ; Signed Integer                                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF       ; Untyped                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF       ; Untyped                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF       ; Untyped                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF       ; Untyped                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF       ; Untyped                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0         ; Untyped                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0         ; Untyped                                                                                                                          ;
; ENABLE_ECC              ; FALSE     ; Untyped                                                                                                                          ;
; USE_EAB                 ; OFF       ; Untyped                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5         ; Untyped                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone V ; Untyped                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5         ; Untyped                                                                                                                          ;
; CBXI_PARAMETER          ; NOTHING   ; Untyped                                                                                                                          ;
+-------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; FIFO_WIDTH         ; 8     ; Signed Integer                                                                                                               ;
; RD_WIDTHU          ; 6     ; Signed Integer                                                                                                               ;
; read_le            ; OFF   ; String                                                                                                                       ;
; readBufferDepth    ; 64    ; Signed Integer                                                                                                               ;
; HEX_READ_DEPTH_STR ; 64    ; Signed Integer                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value     ; Type                                                                                                                             ;
+-------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON        ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF       ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON        ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF       ; IGNORE_CASCADE                                                                                                                   ;
; lpm_width               ; 8         ; Signed Integer                                                                                                                   ;
; LPM_NUMWORDS            ; 64        ; Signed Integer                                                                                                                   ;
; LPM_WIDTHU              ; 6         ; Signed Integer                                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF       ; Untyped                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF       ; Untyped                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF       ; Untyped                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF       ; Untyped                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF       ; Untyped                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0         ; Untyped                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0         ; Untyped                                                                                                                          ;
; ENABLE_ECC              ; FALSE     ; Untyped                                                                                                                          ;
; USE_EAB                 ; OFF       ; Untyped                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5         ; Untyped                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone V ; Untyped                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5         ; Untyped                                                                                                                          ;
; CBXI_PARAMETER          ; NOTHING   ; Untyped                                                                                                                          ;
+-------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                   ;
; PLI_PORT       ; 50000 ; Signed Integer                                   ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                              ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                              ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                              ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                              ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                              ;
; USE_PLI              ; 0     ; Signed Integer                                                                                              ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                              ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                      ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                      ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                              ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                              ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                          ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                     ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                     ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                     ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                             ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                             ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                      ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                            ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                             ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                   ;
+---------------------+-------+------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                         ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                         ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                         ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                         ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                         ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                         ;
+---------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                         ;
; ENCODING       ; 0     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                         ;
; ENCODING       ; 0     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                ;
+-----------------------+-------+-------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                      ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                      ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                      ;
; FAST_VER              ; 0     ; Signed Integer                                                                      ;
+-----------------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                      ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                            ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                      ;
+---------------------------+----------+---------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                            ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                            ;
+---------------------------+----------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_onchip_memory2_0:onchip_memory2_0 ;
+----------------+--------------------------+-----------------------------------------------+
; Parameter Name ; Value                    ; Type                                          ;
+----------------+--------------------------+-----------------------------------------------+
; INIT_FILE      ; sys_onchip_memory2_0.hex ; String                                        ;
+----------------+--------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                ;
+------------------------------------+--------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 32                       ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                       ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                     ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                             ;
; WIDTH_B                            ; 32                       ; Signed Integer                                      ;
; WIDTHAD_B                          ; 13                       ; Signed Integer                                      ;
; NUMWORDS_B                         ; 8192                     ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK0                   ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                   ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0                   ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK0                   ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 4                        ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 4                        ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                             ;
; BYTE_SIZE                          ; 8                        ; Signed Integer                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                             ;
; INIT_FILE                          ; sys_onchip_memory2_0.hex ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 8192                     ; Signed Integer                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_pra2          ; Untyped                                             ;
+------------------------------------+--------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|core_top:pulpino_0 ;
+---------------------+-------+------------------------------------------+
; Parameter Name      ; Value ; Type                                     ;
+---------------------+-------+------------------------------------------+
; AXI_ADDR_WIDTH      ; 32    ; Signed Integer                           ;
; AXI_DATA_WIDTH      ; 32    ; Signed Integer                           ;
; AXI_ID_MASTER_WIDTH ; 10    ; Signed Integer                           ;
; AXI_ID_SLAVE_WIDTH  ; 10    ; Signed Integer                           ;
; AXI_USER_WIDTH      ; 0     ; Signed Integer                           ;
; USE_ZERO_RISCY      ; 1     ; Signed Integer                           ;
; RISCY_RV32F         ; 0     ; Signed Integer                           ;
; ZERO_RV32M          ; 1     ; Signed Integer                           ;
; ZERO_RV32E          ; 0     ; Signed Integer                           ;
; DEBUG_SLAVE         ; 0     ; Signed Integer                           ;
+---------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE ;
+---------------------+-------+--------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                               ;
+---------------------+-------+--------------------------------------------------------------------+
; N_EXT_PERF_COUNTERS ; 0     ; Signed Integer                                                     ;
; RV32E               ; 0     ; Signed Integer                                                     ;
; RV32M               ; 1     ; Signed Integer                                                     ;
+---------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; RV32M          ; 1     ; Signed Integer                                                                                        ;
; RV32E          ; 0     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; RV32E          ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_decoder:decoder_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; RV32M          ; 1     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_controller:controller_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; REG_ADDR_WIDTH ; 5     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; RV32M          ; 1     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; N_EXT_CNT      ; 0     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; REG_ADDR_WIDTH ; 5     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pulpino_0_avalon_master_instr_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                 ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pulpino_0_avalon_master_lsu_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE           ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE            ; 1     ; Signed Integer                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:master_0_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                             ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                   ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_out_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_in_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_1_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s2_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pulpino_0_avalon_slave_debug_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pulpino_0_avalon_master_lsu_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                       ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                       ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                       ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                       ;
; ID                        ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                       ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 1     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 1     ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:master_0_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                           ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                           ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                           ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                           ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                           ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                           ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                           ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                           ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                           ;
; ID                        ; 0     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                           ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                           ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                           ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_out_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                     ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_in_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                     ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_1_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_extra_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                        ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_extra_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pulpino_0_avalon_slave_debug_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pulpino_0_avalon_slave_debug_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router:router|sys_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 7     ; Signed Integer                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                    ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_001:router_001|sys_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_002:router_002|sys_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_002:router_003|sys_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_002:router_004|sys_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_002:router_005|sys_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_002:router_006|sys_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_002:router_007|sys_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_002:router_008|sys_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_009:router_009|sys_mm_interconnect_1_router_009_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_010:router_010|sys_mm_interconnect_1_router_010_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:pulpino_0_avalon_master_lsu_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                            ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                            ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                            ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                            ;
; REORDER                   ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:master_0_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                ;
; REORDER                   ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 8      ; Signed Integer                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                ;
+---------------------------+----------+-----------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                      ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                      ;
+---------------------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                           ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                           ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                         ;
; Entity Instance            ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                       ;
;     -- USE_EAB             ; OFF                                                                                                                       ;
; Entity Instance            ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                       ;
;     -- USE_EAB             ; OFF                                                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                         ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Name                                      ; Value                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                            ;
; Entity Instance                           ; sys:u0|sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 32                                                                           ;
;     -- NUMWORDS_A                         ; 8192                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 32                                                                           ;
;     -- NUMWORDS_B                         ; 8192                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ;
; Entity Instance                           ; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 8                                                                            ;
;     -- NUMWORDS_A                         ; 64                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 8                                                                            ;
;     -- NUMWORDS_B                         ; 64                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                    ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                               ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------+
; Port           ; Type  ; Severity ; Details                               ;
+----------------+-------+----------+---------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                          ;
; reset_in1      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                          ;
; reset_in2      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                          ;
; reset_in3      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                          ;
; reset_in4      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                          ;
; reset_in5      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                          ;
; reset_in6      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                          ;
; reset_in7      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                          ;
; reset_in8      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                          ;
; reset_in9      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                          ;
; reset_in10     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                          ;
; reset_in11     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                          ;
; reset_in12     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                          ;
; reset_in13     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                          ;
; reset_in14     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                          ;
; reset_in15     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                          ;
+----------------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                          ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_010:router_010|sys_mm_interconnect_1_router_010_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_009:router_009|sys_mm_interconnect_1_router_009_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_002:router_002|sys_mm_interconnect_1_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_001:router_001|sys_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router:router|sys_mm_interconnect_1_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pulpino_0_avalon_slave_debug_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_extra_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_extra_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_1_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:gpio_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_in_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_out_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:master_0_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                         ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                          ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pulpino_0_avalon_slave_debug_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s2_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_extra_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_1_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_in_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_out_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:master_0_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pulpino_0_avalon_master_lsu_translator" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_chipselect         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pulpino_0_avalon_master_instr_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; lsu_update_addr_o ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i"            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; branch_in_ex_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid_stored_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                    ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; addr_i[0] ; Input ; Info     ; Stuck at GND                                                                                                               ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE" ;
+---------------------+--------+----------+---------------------------------------+
; Port                ; Type   ; Severity ; Details                               ;
+---------------------+--------+----------+---------------------------------------+
; core_id_i           ; Input  ; Info     ; Stuck at GND                          ;
; cluster_id_i        ; Input  ; Info     ; Stuck at GND                          ;
; data_err_i          ; Input  ; Info     ; Stuck at GND                          ;
; irq_ack_o           ; Output ; Info     ; Explicitly unconnected                ;
; irq_id_o            ; Output ; Info     ; Explicitly unconnected                ;
; debug_halted_o      ; Output ; Info     ; Explicitly unconnected                ;
; debug_halt_i        ; Input  ; Info     ; Stuck at GND                          ;
; debug_resume_i      ; Input  ; Info     ; Stuck at GND                          ;
; ext_perf_counters_i ; Input  ; Info     ; Explicitly unconnected                ;
+---------------------+--------+----------+---------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                 ;
+--------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                          ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                     ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                    ;
+----------------+--------+----------+------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                     ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                               ;
+----------------+--------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+---------------------------------------------+
; Port              ; Type   ; Severity ; Details                                     ;
+-------------------+--------+----------+---------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                      ;
+-------------------+--------+----------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                   ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                              ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                     ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                      ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                         ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic"                                                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys:u0"                                                                                                                   ;
+--------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                       ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; pio_out_external_connection_export[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pio_in_external_connection_export[31..14]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; pulpino_0_config_testmode_i                ; Input  ; Info     ; Stuck at GND                                                                        ;
; pulpino_0_config_fetch_enable_i            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; pulpino_0_config_clock_gating_i            ; Input  ; Info     ; Stuck at GND                                                                        ;
; pulpino_0_config_boot_addr_i[31..16]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; pulpino_0_config_boot_addr_i[14..0]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; pulpino_0_config_boot_addr_i[15]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
+--------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 4244                        ;
;     CLR               ; 781                         ;
;     CLR SCLR          ; 3                           ;
;     CLR SLD           ; 9                           ;
;     ENA               ; 111                         ;
;     ENA CLR           ; 2931                        ;
;     ENA CLR SCLR      ; 92                          ;
;     ENA CLR SLD       ; 239                         ;
;     ENA SCLR          ; 12                          ;
;     ENA SLD           ; 26                          ;
;     plain             ; 40                          ;
; arriav_io_obuf        ; 72                          ;
; arriav_lcell_comb     ; 4720                        ;
;     arith             ; 328                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 216                         ;
;         2 data inputs ; 13                          ;
;         4 data inputs ; 32                          ;
;         5 data inputs ; 64                          ;
;     extend            ; 160                         ;
;         7 data inputs ; 160                         ;
;     normal            ; 4232                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 251                         ;
;         3 data inputs ; 617                         ;
;         4 data inputs ; 697                         ;
;         5 data inputs ; 945                         ;
;         6 data inputs ; 1690                        ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 138                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 40                          ;
;                       ;                             ;
; Max LUT depth         ; 16.80                       ;
; Average LUT depth     ; 7.64                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 85                                       ;
;     CLR               ; 7                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 115                                      ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 114                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 25                                       ;
;         3 data inputs ; 21                                       ;
;         4 data inputs ; 17                                       ;
;         5 data inputs ; 23                                       ;
;         6 data inputs ; 23                                       ;
; boundary_port         ; 145                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.53                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:19     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Tue Nov  4 17:47:42 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pulpino_qsys_test -c pulpino_qsys_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "sys.qsys"
Info (12250): 2025.11.04.17:47:48 Progress: Loading quartus_project/sys.qsys
Info (12250): 2025.11.04.17:47:48 Progress: Reading input file
Info (12250): 2025.11.04.17:47:48 Progress: Adding GPIO_0 [altera_avalon_pio 24.1]
Info (12250): 2025.11.04.17:47:48 Progress: Parameterizing module GPIO_0
Info (12250): 2025.11.04.17:47:48 Progress: Adding GPIO_1 [altera_avalon_pio 24.1]
Info (12250): 2025.11.04.17:47:48 Progress: Parameterizing module GPIO_1
Info (12250): 2025.11.04.17:47:48 Progress: Adding GPIO_EXTRA [altera_avalon_pio 24.1]
Info (12250): 2025.11.04.17:47:48 Progress: Parameterizing module GPIO_EXTRA
Info (12250): 2025.11.04.17:47:48 Progress: Adding clk_0 [clock_source 24.1]
Info (12250): 2025.11.04.17:47:48 Progress: Parameterizing module clk_0
Info (12250): 2025.11.04.17:47:48 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 24.1]
Info (12250): 2025.11.04.17:47:48 Progress: Parameterizing module jtag_uart_0
Info (12250): 2025.11.04.17:47:48 Progress: Adding master_0 [altera_jtag_avalon_master 24.1]
Info (12250): 2025.11.04.17:47:48 Progress: Parameterizing module master_0
Info (12250): 2025.11.04.17:47:48 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 24.1]
Info (12250): 2025.11.04.17:47:48 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2025.11.04.17:47:48 Progress: Adding pio_in [altera_avalon_pio 24.1]
Info (12250): 2025.11.04.17:47:48 Progress: Parameterizing module pio_in
Info (12250): 2025.11.04.17:47:48 Progress: Adding pio_out [altera_avalon_pio 24.1]
Info (12250): 2025.11.04.17:47:48 Progress: Parameterizing module pio_out
Info (12250): 2025.11.04.17:47:48 Progress: Adding pulpino_0 [pulpino 1.0]
Info (12250): 2025.11.04.17:47:49 Progress: Parameterizing module pulpino_0
Info (12250): 2025.11.04.17:47:49 Progress: Adding timer_0 [altera_avalon_timer 24.1]
Info (12250): 2025.11.04.17:47:49 Progress: Parameterizing module timer_0
Info (12250): 2025.11.04.17:47:49 Progress: Building connections
Info (12250): 2025.11.04.17:47:49 Progress: Parameterizing connections
Info (12250): 2025.11.04.17:47:49 Progress: Validating
Info (12250): 2025.11.04.17:47:49 Progress: Done reading input file
Info (12250): Sys.GPIO_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Sys.GPIO_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Sys.GPIO_EXTRA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Sys.pio_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Sys: Generating "sys" for QUARTUS_SYNTH
Info (12250): Interconnect is inserted between master pulpino_0.avalon_master_instr and slave onchip_memory2_0.s1 because the master has address signal 32 bit wide, but the slave is 13 bit wide.
Info (12250): Interconnect is inserted between master pulpino_0.avalon_master_instr and slave onchip_memory2_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info (12250): Interconnect is inserted between master pulpino_0.avalon_master_instr and slave onchip_memory2_0.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info (12250): Interconnect is inserted between master pulpino_0.avalon_master_instr and slave onchip_memory2_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info (12250): GPIO_0: Starting RTL generation for module 'sys_GPIO_0'
Info (12250): GPIO_0:   Generation command is [exec /opt/intelFPGA/24.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/24.1/quartus/linux64/perl/lib -I /opt/intelFPGA/24.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/24.1/quartus/sopc_builder/bin -I /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sys_GPIO_0 --dir=/tmp/alt0396_4108361600342175066.dir/0002_GPIO_0_gen/ --quartus_dir=/opt/intelFPGA/24.1/quartus --verilog --config=/tmp/alt0396_4108361600342175066.dir/0002_GPIO_0_gen//sys_GPIO_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): GPIO_0: Done RTL generation for module 'sys_GPIO_0'
Info (12250): GPIO_0: "sys" instantiated altera_avalon_pio "GPIO_0"
Info (12250): GPIO_EXTRA: Starting RTL generation for module 'sys_GPIO_EXTRA'
Info (12250): GPIO_EXTRA:   Generation command is [exec /opt/intelFPGA/24.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/24.1/quartus/linux64/perl/lib -I /opt/intelFPGA/24.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/24.1/quartus/sopc_builder/bin -I /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sys_GPIO_EXTRA --dir=/tmp/alt0396_4108361600342175066.dir/0003_GPIO_EXTRA_gen/ --quartus_dir=/opt/intelFPGA/24.1/quartus --verilog --config=/tmp/alt0396_4108361600342175066.dir/0003_GPIO_EXTRA_gen//sys_GPIO_EXTRA_component_configuration.pl  --do_build_sim=0  ]
Info (12250): GPIO_EXTRA: Done RTL generation for module 'sys_GPIO_EXTRA'
Info (12250): GPIO_EXTRA: "sys" instantiated altera_avalon_pio "GPIO_EXTRA"
Info (12250): Jtag_uart_0: "sys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Master_0: "sys" instantiated altera_jtag_avalon_master "master_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'sys_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec /opt/intelFPGA/24.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/24.1/quartus/linux64/perl/lib -I /opt/intelFPGA/24.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/24.1/quartus/sopc_builder/bin -I /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sys_onchip_memory2_0 --dir=/tmp/alt0396_4108361600342175066.dir/0005_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA/24.1/quartus --verilog --config=/tmp/alt0396_4108361600342175066.dir/0005_onchip_memory2_0_gen//sys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'sys_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "sys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Pio_in: Starting RTL generation for module 'sys_pio_in'
Info (12250): Pio_in:   Generation command is [exec /opt/intelFPGA/24.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/24.1/quartus/linux64/perl/lib -I /opt/intelFPGA/24.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/24.1/quartus/sopc_builder/bin -I /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sys_pio_in --dir=/tmp/alt0396_4108361600342175066.dir/0006_pio_in_gen/ --quartus_dir=/opt/intelFPGA/24.1/quartus --verilog --config=/tmp/alt0396_4108361600342175066.dir/0006_pio_in_gen//sys_pio_in_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_in: Done RTL generation for module 'sys_pio_in'
Info (12250): Pio_in: "sys" instantiated altera_avalon_pio "pio_in"
Info (12250): Pio_out: Starting RTL generation for module 'sys_pio_out'
Info (12250): Pio_out:   Generation command is [exec /opt/intelFPGA/24.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/24.1/quartus/linux64/perl/lib -I /opt/intelFPGA/24.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/24.1/quartus/sopc_builder/bin -I /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sys_pio_out --dir=/tmp/alt0396_4108361600342175066.dir/0007_pio_out_gen/ --quartus_dir=/opt/intelFPGA/24.1/quartus --verilog --config=/tmp/alt0396_4108361600342175066.dir/0007_pio_out_gen//sys_pio_out_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_out: Done RTL generation for module 'sys_pio_out'
Info (12250): Pio_out: "sys" instantiated altera_avalon_pio "pio_out"
Info (12250): Pulpino_0: "sys" instantiated pulpino "pulpino_0"
Info (12250): Timer_0: Starting RTL generation for module 'sys_timer_0'
Info (12250): Timer_0:   Generation command is [exec /mnt/ssd2/file_storage/programas_grandes/intelFPGA/24.1/quartus/linux64//perl/bin/perl -I /mnt/ssd2/file_storage/programas_grandes/intelFPGA/24.1/quartus/linux64//perl/lib -I /opt/intelFPGA/24.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/24.1/quartus/sopc_builder/bin -I /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=sys_timer_0 --dir=/tmp/alt0396_4108361600342175066.dir/0009_timer_0_gen/ --quartus_dir=/opt/intelFPGA/24.1/quartus --verilog --config=/tmp/alt0396_4108361600342175066.dir/0009_timer_0_gen//sys_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_0: Done RTL generation for module 'sys_timer_0'
Info (12250): Timer_0: "sys" instantiated altera_avalon_timer "timer_0"
Info (12250): Mm_interconnect_0: "sys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_1: "sys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Irq_mapper: "sys" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "sys" instantiated altera_reset_controller "rst_controller"
Info (12250): Jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info (12250): Timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info (12250): Fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info (12250): B2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info (12250): P2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info (12250): Transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info (12250): B2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info (12250): P2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info (12250): Pulpino_0_avalon_master_instr_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "pulpino_0_avalon_master_instr_translator"
Info (12250): Onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info (12250): Pulpino_0_avalon_master_lsu_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "pulpino_0_avalon_master_lsu_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info (12250): Router_009: "mm_interconnect_1" instantiated altera_merlin_router "router_009"
Info (12250): Router_010: "mm_interconnect_1" instantiated altera_merlin_router "router_010"
Info (12250): Pulpino_0_avalon_master_lsu_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "pulpino_0_avalon_master_lsu_limiter"
Info (12250): Reusing file /home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_avalon_sc_fifo.v
Info (12250): Reusing file /home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_007: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_007"
Info (12250): Reusing file /home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_007: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info (12250): Rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file /home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Sys: Done "sys" with 42 modules, 90 files
Info (12249): Finished elaborating Platform Designer system entity "sys.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/sys.v
    Info (12023): Found entity 1: sys File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/sys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/sys_irq_mapper.sv
    Info (12023): Found entity 1: sys_irq_mapper File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/sys_mm_interconnect_1.v
    Info (12023): Found entity 1: sys_mm_interconnect_1 File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/sys_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: sys_mm_interconnect_1_avalon_st_adapter File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/sys_mm_interconnect_1_rsp_mux_001.sv
    Info (12023): Found entity 1: sys_mm_interconnect_1_rsp_mux_001 File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file sys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/sys_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: sys_mm_interconnect_1_rsp_mux File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/sys_mm_interconnect_1_rsp_demux_007.sv
    Info (12023): Found entity 1: sys_mm_interconnect_1_rsp_demux_007 File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_rsp_demux_007.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/sys_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: sys_mm_interconnect_1_rsp_demux File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/sys_mm_interconnect_1_cmd_mux_007.sv
    Info (12023): Found entity 1: sys_mm_interconnect_1_cmd_mux_007 File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_cmd_mux_007.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/sys_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: sys_mm_interconnect_1_cmd_mux File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/sys_mm_interconnect_1_cmd_demux_001.sv
    Info (12023): Found entity 1: sys_mm_interconnect_1_cmd_demux_001 File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/sys_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: sys_mm_interconnect_1_cmd_demux File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file sys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file sys/synthesis/submodules/sys_mm_interconnect_1_router_010.sv
    Info (12023): Found entity 1: sys_mm_interconnect_1_router_010_default_decode File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_010.sv Line: 45
    Info (12023): Found entity 2: sys_mm_interconnect_1_router_010 File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_010.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file sys/synthesis/submodules/sys_mm_interconnect_1_router_009.sv
    Info (12023): Found entity 1: sys_mm_interconnect_1_router_009_default_decode File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_009.sv Line: 45
    Info (12023): Found entity 2: sys_mm_interconnect_1_router_009 File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_009.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file sys/synthesis/submodules/sys_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: sys_mm_interconnect_1_router_002_default_decode File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: sys_mm_interconnect_1_router_002 File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file sys/synthesis/submodules/sys_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: sys_mm_interconnect_1_router_001_default_decode File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: sys_mm_interconnect_1_router_001 File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file sys/synthesis/submodules/sys_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: sys_mm_interconnect_1_router_default_decode File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: sys_mm_interconnect_1_router File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/sys_mm_interconnect_0.v
    Info (12023): Found entity 1: sys_mm_interconnect_0 File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/sys_timer_0.v
    Info (12023): Found entity 1: sys_timer_0 File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_timer_0.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file sys/synthesis/submodules/adbg_config.sv
Info (12021): Found 0 design units, including 0 entities, in source file sys/synthesis/submodules/config.sv
Info (12021): Found 0 design units, including 0 entities, in source file sys/synthesis/submodules/zeroriscy_config.sv
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/apb_bus.sv
    Info (12023): Found entity 1: APB_BUS File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/apb_bus.sv Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/axi_bus.sv
    Info (12023): Found entity 1: AXI_BUS File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/axi_bus.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/debug_bus.sv
    Info (12023): Found entity 1: DEBUG_BUS File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/debug_bus.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/cluster_clock_gating.sv
    Info (12023): Found entity 1: cluster_clock_gating File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/cluster_clock_gating.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/cluster_clock_inverter.sv
    Info (12023): Found entity 1: cluster_clock_inverter File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/cluster_clock_inverter.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/cluster_clock_mux2.sv
    Info (12023): Found entity 1: cluster_clock_mux2 File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/cluster_clock_mux2.sv Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file sys/synthesis/submodules/zeroriscy_defines.sv
    Info (12022): Found design unit 1: zeroriscy_defines (SystemVerilog) (sys) File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_defines.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/zeroriscy_alu.sv
    Info (12023): Found entity 1: zeroriscy_alu File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_alu.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/zeroriscy_compressed_decoder.sv
    Info (12023): Found entity 1: zeroriscy_compressed_decoder File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_compressed_decoder.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/zeroriscy_controller.sv
    Info (12023): Found entity 1: zeroriscy_controller File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_controller.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/zeroriscy_core.sv
    Info (12023): Found entity 1: zeroriscy_core File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_core.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/zeroriscy_cs_registers.sv
    Info (12023): Found entity 1: zeroriscy_cs_registers File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_cs_registers.sv Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/zeroriscy_debug_unit.sv
    Info (12023): Found entity 1: zeroriscy_debug_unit File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_debug_unit.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/zeroriscy_decoder.sv
    Info (12023): Found entity 1: zeroriscy_decoder File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_decoder.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/zeroriscy_ex_block.sv
    Info (12023): Found entity 1: zeroriscy_ex_block File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_ex_block.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/zeroriscy_fetch_fifo.sv
    Info (12023): Found entity 1: zeroriscy_fetch_fifo File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_fetch_fifo.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/zeroriscy_id_stage.sv
    Info (12023): Found entity 1: zeroriscy_id_stage File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_id_stage.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/zeroriscy_if_stage.sv
    Info (12023): Found entity 1: zeroriscy_if_stage File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_if_stage.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/zeroriscy_int_controller.sv
    Info (12023): Found entity 1: zeroriscy_int_controller File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_int_controller.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/zeroriscy_load_store_unit.sv
    Info (12023): Found entity 1: zeroriscy_load_store_unit File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_load_store_unit.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/zeroriscy_multdiv_fast.sv
    Info (12023): Found entity 1: zeroriscy_multdiv_fast File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_multdiv_fast.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/zeroriscy_multdiv_slow.sv
    Info (12023): Found entity 1: zeroriscy_multdiv_slow File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_multdiv_slow.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/zeroriscy_prefetch_buffer.sv
    Info (12023): Found entity 1: zeroriscy_prefetch_buffer File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_prefetch_buffer.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/zeroriscy_register_file_ff.sv
    Info (12023): Found entity 1: zeroriscy_register_file File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_register_file_ff.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/core_top.sv
    Info (12023): Found entity 1: core_top File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/core_top.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/sys_pio_out.v
    Info (12023): Found entity 1: sys_pio_out File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_pio_out.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/sys_pio_in.v
    Info (12023): Found entity 1: sys_pio_in File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_pio_in.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/sys_onchip_memory2_0.v
    Info (12023): Found entity 1: sys_onchip_memory2_0 File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/sys_master_0.v
    Info (12023): Found entity 1: sys_master_0 File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_master_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/sys_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: sys_master_0_p2b_adapter File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_master_0_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/sys_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: sys_master_0_b2p_adapter File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_master_0_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file sys/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/sys_master_0_timing_adt.sv
    Info (12023): Found entity 1: sys_master_0_timing_adt File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_master_0_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file sys/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_avalon_jtag_uart.sv
    Info (12023): Found entity 1: altera_avalon_jtag_uart File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_jtag_uart.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv
    Info (12023): Found entity 1: altera_avalon_jtag_uart_log_module File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv
    Info (12023): Found entity 1: altera_avalon_jtag_uart_scfifo_r File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv
    Info (12023): Found entity 1: altera_avalon_jtag_uart_scfifo_w File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv
    Info (12023): Found entity 1: altera_avalon_jtag_uart_sim_scfifo_r File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv
    Info (12023): Found entity 1: altera_avalon_jtag_uart_sim_scfifo_w File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/sys_GPIO_EXTRA.v
    Info (12023): Found entity 1: sys_GPIO_EXTRA File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_GPIO_EXTRA.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sys/synthesis/submodules/sys_GPIO_0.v
    Info (12023): Found entity 1: sys_GPIO_0 File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_GPIO_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tb/tbench.sv
    Info (12023): Found entity 1: tbench File: /home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/tbench.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/pulpino_qsys_test.v
    Info (12023): Found entity 1: pulpino_qsys_test File: /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: /home/jvctr/0/POLIno_qsys/quartus_project/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: /home/jvctr/0/POLIno_qsys/quartus_project/pll/pll_0002.v Line: 2
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/adbg_config.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/adbg_config.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/adbg_config.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_avalon_jtag_uart.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_jtag_uart.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_avalon_jtag_uart.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_avalon_jtag_uart_log_module.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_avalon_jtag_uart_log_module.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_avalon_jtag_uart_scfifo_r.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_avalon_jtag_uart_scfifo_r.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_avalon_jtag_uart_scfifo_w.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_avalon_jtag_uart_scfifo_w.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_avalon_packets_to_master.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_packets_to_master.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_avalon_packets_to_master.v
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_avalon_sc_fifo.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_sc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_avalon_sc_fifo.v
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_avalon_st_bytes_to_packets.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_avalon_st_bytes_to_packets.v
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_avalon_st_clock_crosser.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_avalon_st_clock_crosser.v
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_avalon_st_idle_inserter.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_idle_inserter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_avalon_st_idle_inserter.v
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_avalon_st_idle_remover.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_idle_remover.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_avalon_st_idle_remover.v
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_avalon_st_jtag_interface.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_avalon_st_jtag_interface.v
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_avalon_st_packets_to_bytes.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_avalon_st_packets_to_bytes.v
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_avalon_st_pipeline_base.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_avalon_st_pipeline_base.v
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_avalon_st_pipeline_stage.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_avalon_st_pipeline_stage.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_jtag_dc_streaming.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_dc_streaming.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_jtag_dc_streaming.v
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_jtag_sld_node.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_sld_node.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_jtag_sld_node.v
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_jtag_streaming.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_streaming.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_jtag_streaming.v
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_merlin_arbitrator.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_arbitrator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_merlin_arbitrator.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_merlin_burst_uncompressor.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_merlin_burst_uncompressor.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_merlin_master_agent.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_master_agent.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_merlin_master_agent.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_merlin_master_translator.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_master_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_merlin_master_translator.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_merlin_reorder_memory.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_reorder_memory.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_merlin_reorder_memory.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_merlin_slave_agent.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_slave_agent.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_merlin_slave_agent.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_merlin_slave_translator.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_slave_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_merlin_slave_translator.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_merlin_traffic_limiter.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_merlin_traffic_limiter.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_reset_controller.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_reset_controller.v
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_reset_synchronizer.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_reset_synchronizer.v
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_std_synchronizer_nocut.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_std_synchronizer_nocut.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/altera_std_synchronizer_nocut.v
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/apb_bus.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/apb_bus.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/apb_bus.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/axi_bus.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/axi_bus.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/axi_bus.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/cluster_clock_gating.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/cluster_clock_gating.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/cluster_clock_gating.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/cluster_clock_inverter.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/cluster_clock_inverter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/cluster_clock_inverter.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/cluster_clock_mux2.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/cluster_clock_mux2.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/cluster_clock_mux2.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/config.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/config.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/config.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/core_top.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/core_top.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/core_top.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/debug_bus.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/debug_bus.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/debug_bus.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_GPIO_0.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_GPIO_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_GPIO_0.v
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_GPIO_EXTRA.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_GPIO_EXTRA.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_GPIO_EXTRA.v
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_irq_mapper.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_irq_mapper.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_irq_mapper.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_master_0.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_master_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_master_0.v
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_master_0_b2p_adapter.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_master_0_b2p_adapter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_master_0_b2p_adapter.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_master_0_p2b_adapter.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_master_0_p2b_adapter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_master_0_p2b_adapter.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_master_0_timing_adt.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_master_0_timing_adt.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_master_0_timing_adt.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_mm_interconnect_0.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_0.v
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_mm_interconnect_1.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_1.v
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_mm_interconnect_1_avalon_st_adapter.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_avalon_st_adapter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_1_avalon_st_adapter.v
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_mm_interconnect_1_cmd_demux.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_cmd_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_1_cmd_demux.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_mm_interconnect_1_cmd_demux_001.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_cmd_demux_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_1_cmd_demux_001.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_mm_interconnect_1_cmd_mux.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_cmd_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_1_cmd_mux.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_mm_interconnect_1_cmd_mux_007.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_cmd_mux_007.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_1_cmd_mux_007.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_mm_interconnect_1_router.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_1_router.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_mm_interconnect_1_router_001.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_1_router_001.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_mm_interconnect_1_router_002.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_002.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_1_router_002.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_mm_interconnect_1_router_009.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_009.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_1_router_009.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_mm_interconnect_1_router_010.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_010.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_1_router_010.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_mm_interconnect_1_rsp_demux.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_rsp_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_1_rsp_demux.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_mm_interconnect_1_rsp_demux_007.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_rsp_demux_007.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_1_rsp_demux_007.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_mm_interconnect_1_rsp_mux.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_rsp_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_1_rsp_mux.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_mm_interconnect_1_rsp_mux_001.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_rsp_mux_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_mm_interconnect_1_rsp_mux_001.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_onchip_memory2_0.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_onchip_memory2_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_onchip_memory2_0.v
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_pio_in.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_pio_in.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_pio_in.v
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_pio_out.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_pio_out.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_pio_out.v
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/sys_timer_0.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_timer_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/sys_timer_0.v
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/zeroriscy_alu.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_alu.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/zeroriscy_alu.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/zeroriscy_compressed_decoder.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_compressed_decoder.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/zeroriscy_compressed_decoder.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/zeroriscy_config.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_config.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/zeroriscy_config.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/zeroriscy_controller.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_controller.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/zeroriscy_controller.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/zeroriscy_core.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_core.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/zeroriscy_core.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/zeroriscy_cs_registers.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_cs_registers.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/zeroriscy_cs_registers.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/zeroriscy_debug_unit.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_debug_unit.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/zeroriscy_debug_unit.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/zeroriscy_decoder.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_decoder.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/zeroriscy_decoder.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/zeroriscy_defines.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_defines.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/zeroriscy_defines.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/zeroriscy_ex_block.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_ex_block.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/zeroriscy_ex_block.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/zeroriscy_fetch_fifo.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_fetch_fifo.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/zeroriscy_fetch_fifo.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/zeroriscy_id_stage.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_id_stage.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/zeroriscy_id_stage.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/zeroriscy_if_stage.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_if_stage.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/zeroriscy_if_stage.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/zeroriscy_int_controller.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_int_controller.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/zeroriscy_int_controller.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/zeroriscy_load_store_unit.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_load_store_unit.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/zeroriscy_load_store_unit.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/zeroriscy_multdiv_fast.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_multdiv_fast.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/zeroriscy_multdiv_fast.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/zeroriscy_multdiv_slow.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_multdiv_slow.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/zeroriscy_multdiv_slow.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/zeroriscy_prefetch_buffer.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_prefetch_buffer.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/zeroriscy_prefetch_buffer.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/zeroriscy_register_file_ff.sv" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_register_file_ff.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/submodules/zeroriscy_register_file_ff.sv
Info (15248): File "/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/sys.v" is a duplicate of already analyzed file "/home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/sys.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sys/sys.v
Info (12127): Elaborating entity "pulpino_qsys_test" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:clock_conversion" File: /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v Line: 57
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:clock_conversion|pll_0002:pll_inst" File: /home/jvctr/0/POLIno_qsys/quartus_project/pll.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:clock_conversion|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/jvctr/0/POLIno_qsys/quartus_project/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:clock_conversion|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/jvctr/0/POLIno_qsys/quartus_project/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:clock_conversion|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/jvctr/0/POLIno_qsys/quartus_project/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "sys" for hierarchy "sys:u0" File: /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v Line: 73
Info (12128): Elaborating entity "sys_GPIO_0" for hierarchy "sys:u0|sys_GPIO_0:gpio_0" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/sys.v Line: 122
Info (12128): Elaborating entity "sys_GPIO_EXTRA" for hierarchy "sys:u0|sys_GPIO_EXTRA:gpio_extra" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/sys.v Line: 146
Info (12128): Elaborating entity "altera_avalon_jtag_uart" for hierarchy "sys:u0|altera_avalon_jtag_uart:jtag_uart_0" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/sys.v Line: 175
Info (12128): Elaborating entity "altera_avalon_jtag_uart_scfifo_w" for hierarchy "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_jtag_uart.sv Line: 133
Info (12128): Elaborating entity "scfifo" for hierarchy "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv Line: 97
Info (12130): Elaborated megafunction instantiation "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv Line: 97
Info (12133): Instantiated megafunction "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv Line: 97
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "OFF"
Info (12128): Elaborating entity "a_fffifo" for hierarchy "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo" File: /opt/intelFPGA/24.1/quartus/libraries/megafunctions/scfifo.tdf Line: 279
Info (12131): Elaborated megafunction instantiation "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo", which is child of megafunction instantiation "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo" File: /opt/intelFPGA/24.1/quartus/libraries/megafunctions/scfifo.tdf Line: 279
Info (12128): Elaborating entity "lpm_ff" for hierarchy "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]" File: /opt/intelFPGA/24.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 102
Info (12131): Elaborated megafunction instantiation "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]", which is child of megafunction instantiation "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo" File: /opt/intelFPGA/24.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 102
Info (12128): Elaborating entity "lpm_mux" for hierarchy "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux" File: /opt/intelFPGA/24.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 103
Info (12131): Elaborated megafunction instantiation "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux", which is child of megafunction instantiation "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo" File: /opt/intelFPGA/24.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tlc.tdf
    Info (12023): Found entity 1: mux_tlc File: /home/jvctr/0/POLIno_qsys/quartus_project/db/mux_tlc.tdf Line: 23
Info (12128): Elaborating entity "mux_tlc" for hierarchy "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_tlc:auto_generated" File: /opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "lpm_counter" for hierarchy "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr" File: /opt/intelFPGA/24.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 105
Info (12131): Elaborated megafunction instantiation "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr", which is child of megafunction instantiation "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo" File: /opt/intelFPGA/24.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 105
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n3f.tdf
    Info (12023): Found entity 1: cntr_n3f File: /home/jvctr/0/POLIno_qsys/quartus_project/db/cntr_n3f.tdf Line: 26
Info (12128): Elaborating entity "cntr_n3f" for hierarchy "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n3f:auto_generated" File: /opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "a_fefifo" for hierarchy "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state" File: /opt/intelFPGA/24.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 112
Info (12131): Elaborated megafunction instantiation "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state", which is child of megafunction instantiation "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo" File: /opt/intelFPGA/24.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 112
Info (12128): Elaborating entity "lpm_compare" for hierarchy "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare" File: /opt/intelFPGA/24.1/quartus/libraries/megafunctions/a_fefifo.tdf Line: 77
Info (12131): Elaborated megafunction instantiation "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare", which is child of megafunction instantiation "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo" File: /opt/intelFPGA/24.1/quartus/libraries/megafunctions/a_fefifo.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_t7g.tdf
    Info (12023): Found entity 1: cmpr_t7g File: /home/jvctr/0/POLIno_qsys/quartus_project/db/cmpr_t7g.tdf Line: 23
Info (12128): Elaborating entity "cmpr_t7g" for hierarchy "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_t7g:auto_generated" File: /opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "lpm_compare" for hierarchy "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare" File: /opt/intelFPGA/24.1/quartus/libraries/megafunctions/a_fefifo.tdf Line: 82
Info (12131): Elaborated megafunction instantiation "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare", which is child of megafunction instantiation "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo" File: /opt/intelFPGA/24.1/quartus/libraries/megafunctions/a_fefifo.tdf Line: 82
Info (12128): Elaborating entity "altera_avalon_jtag_uart_scfifo_r" for hierarchy "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_jtag_uart.sv Line: 155
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_jtag_uart.sv Line: 281
Info (12130): Elaborated megafunction instantiation "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_jtag_uart.sv Line: 281
Info (12133): Instantiated megafunction "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic" with the following parameter: File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_jtag_uart.sv Line: 281
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: /opt/intelFPGA/24.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sys_master_0" for hierarchy "sys:u0|sys_master_0:master_0" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/sys.v Line: 193
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_master_0.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "sys_master_0_timing_adt" for hierarchy "sys:u0|sys_master_0:master_0|sys_master_0_timing_adt:timing_adt" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_master_0.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at sys_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_master_0_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_master_0.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "sys:u0|sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_master_0.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_master_0.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_master_0.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "sys_master_0_b2p_adapter" for hierarchy "sys:u0|sys_master_0:master_0|sys_master_0_b2p_adapter:b2p_adapter" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_master_0.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at sys_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_master_0_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at sys_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_master_0_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "sys_master_0_p2b_adapter" for hierarchy "sys:u0|sys_master_0:master_0|sys_master_0_p2b_adapter:p2b_adapter" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_master_0.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_master_0.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "sys_onchip_memory2_0" for hierarchy "sys:u0|sys_onchip_memory2_0:onchip_memory2_0" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/sys.v Line: 214
Info (12128): Elaborating entity "altsyncram" for hierarchy "sys:u0|sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_onchip_memory2_0.v Line: 97
Info (12130): Elaborated megafunction instantiation "sys:u0|sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_onchip_memory2_0.v Line: 97
Info (12133): Instantiated megafunction "sys:u0|sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_onchip_memory2_0.v Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "sys_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pra2.tdf
    Info (12023): Found entity 1: altsyncram_pra2 File: /home/jvctr/0/POLIno_qsys/quartus_project/db/altsyncram_pra2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pra2" for hierarchy "sys:u0|sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pra2:auto_generated" File: /opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (8192) in the design file differs from memory depth (4096) in the Memory Initialization File "/home/jvctr/0/POLIno_qsys/quartus_project/sys_onchip_memory2_0.hex" -- setting initial value for remaining addresses to 0 File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_onchip_memory2_0.v Line: 97
Info (12128): Elaborating entity "sys_pio_in" for hierarchy "sys:u0|sys_pio_in:pio_in" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/sys.v Line: 226
Info (12128): Elaborating entity "sys_pio_out" for hierarchy "sys:u0|sys_pio_out:pio_out" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/sys.v Line: 237
Info (12128): Elaborating entity "core_top" for hierarchy "sys:u0|core_top:pulpino_0" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/sys.v Line: 279
Info (12128): Elaborating entity "zeroriscy_core" for hierarchy "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/core_top.sv Line: 208
Info (12128): Elaborating entity "cluster_clock_gating" for hierarchy "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|cluster_clock_gating:core_clock_gate_i" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_core.sv Line: 275
Info (12128): Elaborating entity "zeroriscy_if_stage" for hierarchy "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_core.sv Line: 333
Info (12128): Elaborating entity "zeroriscy_prefetch_buffer" for hierarchy "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_if_stage.sv Line: 148
Info (12128): Elaborating entity "zeroriscy_fetch_fifo" for hierarchy "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_prefetch_buffer.sv Line: 93
Warning (10036): Verilog HDL or VHDL warning at zeroriscy_fetch_fifo.sv(62): object "aligned_is_compressed_st" assigned a value but never read File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_fetch_fifo.sv Line: 62
Info (12128): Elaborating entity "zeroriscy_compressed_decoder" for hierarchy "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_compressed_decoder:compressed_decoder_i" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_if_stage.sv Line: 233
Info (12128): Elaborating entity "zeroriscy_id_stage" for hierarchy "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_core.sv Line: 459
Warning (10036): Verilog HDL or VHDL warning at zeroriscy_id_stage.sv(188): object "imm_iz_type" assigned a value but never read File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_id_stage.sv Line: 188
Warning (10036): Verilog HDL or VHDL warning at zeroriscy_id_stage.sv(250): object "operand_b_fw_id" assigned a value but never read File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_id_stage.sv Line: 250
Info (12128): Elaborating entity "zeroriscy_register_file" for hierarchy "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_id_stage.sv Line: 433
Info (12128): Elaborating entity "zeroriscy_decoder" for hierarchy "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_decoder:decoder_i" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_id_stage.sv Line: 500
Info (12128): Elaborating entity "zeroriscy_controller" for hierarchy "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_controller:controller_i" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_id_stage.sv Line: 592
Info (12128): Elaborating entity "zeroriscy_int_controller" for hierarchy "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_int_controller:int_controller_i" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_id_stage.sv Line: 621
Info (12128): Elaborating entity "zeroriscy_ex_block" for hierarchy "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_core.sv Line: 495
Info (12128): Elaborating entity "zeroriscy_alu" for hierarchy "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_alu:alu_i" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_ex_block.sv Line: 122
Warning (10230): Verilog HDL assignment warning at zeroriscy_alu.sv(144): truncated value with size 33 to match size of target (32) File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_alu.sv Line: 144
Info (12128): Elaborating entity "zeroriscy_multdiv_fast" for hierarchy "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_ex_block.sv Line: 171
Warning (10230): Verilog HDL assignment warning at zeroriscy_multdiv_fast.sv(145): truncated value with size 32 to match size of target (5) File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_multdiv_fast.sv Line: 145
Warning (10230): Verilog HDL assignment warning at zeroriscy_multdiv_fast.sv(203): truncated value with size 33 to match size of target (32) File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_multdiv_fast.sv Line: 203
Warning (10230): Verilog HDL assignment warning at zeroriscy_multdiv_fast.sv(326): truncated value with size 18 to match size of target (16) File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_multdiv_fast.sv Line: 326
Info (12128): Elaborating entity "zeroriscy_load_store_unit" for hierarchy "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_core.sv Line: 546
Info (12128): Elaborating entity "zeroriscy_cs_registers" for hierarchy "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_core.sv Line: 609
Warning (10036): Verilog HDL or VHDL warning at zeroriscy_cs_registers.sv(123): object "id_valid_q" assigned a value but never read File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_cs_registers.sv Line: 123
Warning (10036): Verilog HDL or VHDL warning at zeroriscy_cs_registers.sv(132): object "pccr_index" assigned a value but never read File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_cs_registers.sv Line: 132
Warning (10036): Verilog HDL or VHDL warning at zeroriscy_cs_registers.sv(133): object "pccr_all_sel" assigned a value but never read File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_cs_registers.sv Line: 133
Info (12128): Elaborating entity "zeroriscy_debug_unit" for hierarchy "sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_core.sv Line: 681
Info (10264): Verilog HDL Case Statement information at zeroriscy_debug_unit.sv(272): all case item expressions in this case statement are onehot File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_debug_unit.sv Line: 272
Info (10264): Verilog HDL Case Statement information at zeroriscy_debug_unit.sv(322): all case item expressions in this case statement are onehot File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/zeroriscy_debug_unit.sv Line: 322
Info (12128): Elaborating entity "sys_timer_0" for hierarchy "sys:u0|sys_timer_0:timer_0" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/sys.v Line: 290
Info (12128): Elaborating entity "sys_mm_interconnect_0" for hierarchy "sys:u0|sys_mm_interconnect_0:mm_interconnect_0" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/sys.v Line: 307
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "sys:u0|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pulpino_0_avalon_master_instr_translator" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_0.v Line: 96
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "sys:u0|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_0.v Line: 160
Info (12128): Elaborating entity "sys_mm_interconnect_1" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/sys.v Line: 382
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pulpino_0_avalon_master_lsu_translator" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 750
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:master_0_master_translator" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 810
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 874
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_out_s1_translator" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 938
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 1066
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 1130
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pulpino_0_avalon_slave_debug_translator" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 1386
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pulpino_0_avalon_master_lsu_agent" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 1467
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:master_0_master_agent" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 1548
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 1632
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 1673
Info (12128): Elaborating entity "sys_mm_interconnect_1_router" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router:router" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 2689
Info (12128): Elaborating entity "sys_mm_interconnect_1_router_default_decode" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router:router|sys_mm_interconnect_1_router_default_decode:the_default_decode" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router.sv Line: 186
Info (12128): Elaborating entity "sys_mm_interconnect_1_router_001" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_001:router_001" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 2705
Info (12128): Elaborating entity "sys_mm_interconnect_1_router_001_default_decode" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_001:router_001|sys_mm_interconnect_1_router_001_default_decode:the_default_decode" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_001.sv Line: 180
Info (12128): Elaborating entity "sys_mm_interconnect_1_router_002" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_002:router_002" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 2721
Info (12128): Elaborating entity "sys_mm_interconnect_1_router_002_default_decode" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_002:router_002|sys_mm_interconnect_1_router_002_default_decode:the_default_decode" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_002.sv Line: 173
Info (12128): Elaborating entity "sys_mm_interconnect_1_router_009" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_009:router_009" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 2833
Info (12128): Elaborating entity "sys_mm_interconnect_1_router_009_default_decode" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_009:router_009|sys_mm_interconnect_1_router_009_default_decode:the_default_decode" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_009.sv Line: 173
Info (12128): Elaborating entity "sys_mm_interconnect_1_router_010" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_010:router_010" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 2849
Info (12128): Elaborating entity "sys_mm_interconnect_1_router_010_default_decode" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router_010:router_010|sys_mm_interconnect_1_router_010_default_decode:the_default_decode" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_010.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:pulpino_0_avalon_master_lsu_limiter" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 2899
Info (12128): Elaborating entity "sys_mm_interconnect_1_cmd_demux" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_demux:cmd_demux" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 3008
Info (12128): Elaborating entity "sys_mm_interconnect_1_cmd_demux_001" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_demux_001:cmd_demux_001" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 3031
Info (12128): Elaborating entity "sys_mm_interconnect_1_cmd_mux" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux:cmd_mux" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 3048
Info (12128): Elaborating entity "sys_mm_interconnect_1_cmd_mux_007" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux_007:cmd_mux_007" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 3173
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_cmd_mux_007.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "sys_mm_interconnect_1_rsp_demux" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux:rsp_demux" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 3207
Info (12128): Elaborating entity "sys_mm_interconnect_1_rsp_demux_007" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux_007:rsp_demux_007" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 3332
Info (12128): Elaborating entity "sys_mm_interconnect_1_rsp_mux" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_mux:rsp_mux" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 3408
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_rsp_mux.sv Line: 406
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "sys_mm_interconnect_1_rsp_mux_001" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_mux_001:rsp_mux_001" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 3431
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "sys_mm_interconnect_1_avalon_st_adapter" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1.v Line: 3460
Info (12128): Elaborating entity "sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0" for hierarchy "sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "sys_irq_mapper" for hierarchy "sys:u0|sys_irq_mapper:irq_mapper" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/sys.v Line: 394
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "sys:u0|altera_reset_controller:rst_controller" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/sys.v Line: 457
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.11.04.17:47:59 Progress: Loading sld1d1a74eb/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1d1a74eb/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sld1d1a74eb/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1d1a74eb/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sld1d1a74eb/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1d1a74eb/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sld1d1a74eb/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1d1a74eb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sld1d1a74eb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld1d1a74eb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sld1d1a74eb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sld1d1a74eb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1d1a74eb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sld1d1a74eb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1 File: /home/jvctr/0/POLIno_qsys/quartus_project/db/altsyncram_g0n1.tdf Line: 28
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 164 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/jvctr/0/POLIno_qsys/quartus_project/output_files/pulpino_qsys_test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8219 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 11 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 8075 logic cells
    Info (21064): Implemented 40 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 623 megabytes
    Info: Processing ended: Tue Nov  4 17:48:25 2025
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:01:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/jvctr/0/POLIno_qsys/quartus_project/output_files/pulpino_qsys_test.map.smsg.


