{"entries":[{"caption":"10  AI Acceleration","key":"sec-ai_acceleration","order":{"number":1,"section":[10,0,0,0,0,0,0]}},{"caption":"Wafer-scale AI Chips","key":"vid-wfscale","order":{"number":1,"section":[10,8,1,1,0,0,0]}},{"caption":"Chiplet partitioning. Source: @vivet2021intact.","key":"fig-chiplet","order":{"number":6,"section":[10,8,1,2,0,0,0]}},{"caption":"10.5.1 Programming Models","key":"sec-programming-models","order":{"number":2,"section":[10,5,1,0,0,0,0]}},{"caption":"Neuromorphic Computing","key":"vid-snn","order":{"number":2,"section":[10,8,2,0,0,0,0]}},{"caption":"Software for AI Hardware - TVM","key":"exr-tvm","order":{"number":1,"section":[10,5,1,0,0,0,0]}},{"caption":"Latency comparison of operations in computing and networking.","key":"tbl-latency-comparison","order":{"number":1,"section":[10,3,1,1,2,0,0]}},{"caption":"10.8.2 Neuromorphic Computing","key":"sec-neuromorphic","order":{"number":3,"section":[10,8,2,0,0,0,0]}},{"caption":"MLPerf Training v3.0 and its uses. Source: Forbes","key":"fig-ml-perf","order":{"number":4,"section":[10,6,0,0,0,0,0]}},{"caption":"Neuromorphic spiking. Source: @eshraghian2023training.","key":"fig-spiking","order":{"number":8,"section":[10,8,2,0,0,0,0]}},{"caption":"Comparison of FPGAs. Source: @gwennap_certus-nx_nodate.","key":"fig-different-fpgas","order":{"number":3,"section":[10,3,2,1,1,0,0]}},{"caption":"10.3 Accelerator Types","key":"sec-aihw","order":{"number":1,"section":[10,3,0,0,0,0,0]}},{"caption":"Flexible device prototype. Source: Jabil Circuit.","key":"fig-flexible-device","order":{"number":9,"section":[10,8,4,0,0,0,0]}},{"caption":"Architecture 2.0","key":"vid-arch","order":{"number":3,"section":[10,9,5,0,0,0,0]}},{"caption":"Comparing quantum computing with classical computing. Source: Devopedia","key":"fig-q-computing","order":{"number":11,"section":[10,8,7,0,0,0,0]}},{"caption":"Comparison of the von Neumann architecture with the neuromorphic architecture. Source: @schuman2022opportunities.","key":"fig-neuromorphic","order":{"number":7,"section":[10,8,2,0,0,0,0]}},{"caption":"Qubits, the building blocks of quantum computing. Source: Microsoft","key":"fig-qubit","order":{"number":10,"section":[10,8,7,0,0,0,0]}},{"caption":"10.11 Resources","key":"sec-ai-acceleration-resource","order":{"number":4,"section":[10,11,0,0,0,0,0]}},{"caption":"Design tradeoffs. Source: @rayis2014.","key":"fig-design-tradeoffs","order":{"number":2,"section":[10,3,0,0,0,0,0]}},{"caption":"Comparison of different hardware accelerators for AI workloads.","key":"tbl-accelerator-comparison","order":{"number":2,"section":[10,3,6,0,0,0,0]}},{"caption":"Wafer-scale vs. GPU. Source: Cerebras.","key":"fig-wafer-scale","order":{"number":5,"section":[10,8,1,1,0,0,0]}},{"caption":"Microprocessor trends. Source: Karl Rupp.","key":"fig-moore-dennard","order":{"number":1,"section":[10,2,2,0,0,0,0]}}],"headings":["overview","background-and-basics","historical-background","the-need-for-acceleration","general-principles","performance-within-power-budgets","managing-silicon-area-and-costs","workload-specific-optimizations","sustainable-hardware-design","sec-aihw","application-specific-integrated-circuits-asics","advantages","maximized-performance-and-efficiency","specialized-on-chip-memory","custom-datatypes-and-operations","high-parallelism","advanced-process-nodes","disadvantages","long-design-timelines","high-non-recurring-engineering-costs","complex-integration-and-programming","field-programmable-gate-arrays-fpgas","advantages-1","flexibility-through-reconfigurable-fabric","customized-parallelism-and-pipelining","low-latency-on-chip-memory","native-support-for-low-precision","disadvantages-1","lower-peak-throughput-than-asics","programming-complexity","reconfiguration-overheads","diminishing-gains-on-advanced-nodes","digital-signal-processors-dsps","advantages-2","optimized-architecture-for-vector-math","low-latency-on-chip-memory-1","power-efficiency","support-for-integer-and-floating-point-math","disadvantages-2","lower-peak-throughput-than-asicsgpus","slower-double-precision-performance","constrained-model-capacity","programming-complexity-1","graphics-processing-units-gpus","advantages-3","high-computational-throughput","mature-software-ecosystem","broad-availability","programmable-architecture","disadvantages-3","less-efficient-than-custom-asics","high-memory-bandwidth-needs","programming-complexity-2","limited-on-chip-memory","fixed-architecture","central-processing-units-cpus","advantages-4","general-programmability","mature-software-ecosystem-1","wide-availability","low-power-for-inference","disadvantages-4","lower-throughput-than-accelerators","not-optimized-for-data-parallelism","higher-memory-latency","power-inefficiency-under-heavy-workloads","comparison","hardware-software-co-design","the-need-for-co-design","increasing-model-size-and-complexity","constraints-of-embedded-deployment","rapid-evolution-of-ai-algorithms","complex-hardware-software-interactions","need-for-specialization","demand-for-higher-efficiency","principles-of-hardware-software-co-design","hardware-aware-software-optimization","algorithm-driven-hardware-specialization","algorithm-hardware-co-exploration","challenges","increased-prototyping-costs","team-and-organizational-hurdles","simulation-and-modeling-complexity","over-specialization-risks","adoption-challenges","software-for-ai-hardware","sec-programming-models","libraries-and-runtimes","optimizing-compilers","simulation-and-modeling","benchmarking-ai-hardware","challenges-and-solutions","portabilitycompatibility-issues","solutions-and-strategies","standardization-initiatives","cross-platform-frameworks","hardware-agnostic-platforms","advanced-compilation-tools","community-and-industry-collaboration","power-consumption-concerns","overcoming-resource-constraints","emerging-technologies","integration-methods","wafer-scale-ai","chiplets-for-ai","sec-neuromorphic","analog-computing","flexible-electronics","memory-technologies","optical-computing","quantum-computing","future-trends","ml-for-hardware-design-automation","ml-based-hardware-simulation-and-verification","ml-for-efficient-hardware-architectures","ml-to-optimize-manufacturing-and-reduce-defects","toward-foundation-models-for-hardware-design","conclusion","sec-ai-acceleration-resource","sec-ai_acceleration"],"options":{"appendix-delim":":","appendix-title":"Appendix","chapter-id":"sec-ai_acceleration","chapters":true,"custom":["labqfloatlabLab","exrfloatexrExercise","vidfloatvidVideo"]}}