_svd: ../svd/stm32f410.svd

_rebase:
  # Make I2C1 the base type
  I2C1: I2C2
  # Make DMA1 the base type
  DMA1: DMA2

_modify:
  I2C4:
    # Rename I2C4 to FMPI2C1 to disambiguate from non-FMP I2C
    name: FMPI2C1

ADC_Common:
  CSR:
    _delete:
      - "*2"
      - "*3"
  CCR:
    _delete:
      - DMA
      - DDS
      - DELAY
  _include:
    - fields/adc/adc_v2_common_single.yaml

ADC1:
  _include:
    - patches/adc/smpx_18.yaml
    - fields/adc/adc_v2.yaml
    - fields/adc/adc_v2/adc_v2_extsel_a.yaml
    - collect/adc/jofr_jdr.yaml

CRC:
  # The SVD calls the RESET field "CR", fix per RM0401
  CR:
    _modify:
      CR:
        name: RESET
  _include:
    - fields/crc/crc_basic.yaml
    - fields/crc/crc_idr_8bit.yaml

DAC:
  CR:
    _delete:
      - DMAUDRIE2
      - DMAEN2
      - MAMP2
      - WAVE2
      - TSEL2
      - TEN2
      - BOFF2
      - EN2
  _include:
    - fields/dac/dac_f410.yaml
    - fields/dac/dac_wavegen.yaml
    - fields/dac/dac_dmaudr.yaml

DMA?:
  _include:
    - patches/dma/dma_v2.yaml
    - fields/dma/dma_v2.yaml
    - collect/dma/st.yaml

EXTI:
  _include:
    - patches/exti/add_fpu_interrupt.yaml
    - fields/exti/common.yaml
    - collect/exti/farray.yaml
  _add:
    _interrupts:
      EXTI19:
        description: EXTI Line 19 interrupt
        value: 62
      EXTI20:
        description: EXTI Line 20 interrupt
        value: 76

FLASH:
  _include:
    - patches/flash/acr/latency_16_states.yaml
    - patches/flash/optcr/nwrp.yaml
    - patches/flash/optkeyr/optkeyr.yaml
    - patches/flash/sr/rderr.yaml
    - fields/flash/acr/common_f2_f4.yaml
    - fields/flash/acr/latency_16_states.yaml
    - fields/flash/cr/common_f2_f4_f7.yaml
    - fields/flash/cr/errie.yaml
    - fields/flash/cr/mer.yaml
    - fields/flash/keyr/common.yaml
    - fields/flash/optcr/common.yaml
    - fields/flash/optcr/sprmod.yaml
    - fields/flash/optcr/wdg.yaml
    - fields/flash/optkeyr/common.yaml
    - fields/flash/sr/common_f2_f4_f7.yaml
    - fields/flash/sr/pgserr.yaml
    - fields/flash/sr/rderr.yaml
    - collect/flash/optcr/nwrp.yaml

FMPI2C?:
  _include:
    - fields/i2c/v2.yaml

GPIO?:
  _include:
    - fields/gpio/v2/common.yaml
    - collect/gpio/v2.yaml

GPIO[A]:
  _include: collect/gpio/gpioa_afr.yaml
GPIO[BH]:
  _include: collect/gpio/v2_derive.yaml

I2C?:
  _include:
    - patches/16bit.yaml
    - patches/i2c/v1_fltr.yaml
    - fields/i2c/v1.yaml
  OAR1:
    _merge:
      ADD: "ADD[07],ADD10"

IWDG:
  _include:
    - patches/16bit.yaml
    - fields/iwdg/iwdg.yaml

PWR:
  _include:
    - patches/pwr/f4.yaml
    - patches/pwr/add_sleep.yaml
    - fields/pwr/pwr_f410_f412_f413_f423.yaml

# Add missing reset/enable bits for SPI 5 (SPI5EN is present)
RCC:
  PLLCFGR:
    _merge:
      - PLLR*
    _modify:
      PLLR*:
        description: PLL division factor for I2S and System clocks
  APB1RSTR:
    _modify:
      UART2RST:
        name: USART2RST
  APB2RSTR:
    _add:
      SPI5RST:
        description: SPI5 reset
        bitOffset: 20
        bitWidth: 1
  APB2LPENR:
    _add:
      SPI5LPEN:
        description: SPI5 clock enable during Sleep mode
        bitOffset: 20
        bitWidth: 1
  DCKCFGR2:
    _modify:
      I2C4SEL:
        name: FMPI2C1SEL
        description: FMPI2C1 kernel clock source selection
  _include:
    - patches/rcc/f4_fmpi2c.yaml
    - patches/rcc/f41x_bdcr_lsemod.yaml
    - patches/rcc/rcc_merge_sw_sws.yaml
    - patches/rcc/rcc_merge_rtcsel.yaml
    - fields/rcc/v2/common.yaml
    - fields/rcc/v2/bdcr_lsemod.yaml
    - fields/rcc/v2/pllcfgr_pllr.yaml
    - fields/rcc/v2/cfgr_mcoen.yaml
    - fields/rcc/v2/dckcfgr_timpre.yaml
    - fields/rcc/v2/dckcfgr_i2ssrc.yaml
    - fields/rcc/v2/dckcfgr2_lptimsel.yaml
    - fields/rcc/v2/dckcfgr2_i2csel.yaml

RNG:
  _include: fields/rng/rng_f4_ced.yaml
  CR:
    _add:
      CED:
        description: Clock error detection
        bitOffset: 5
        bitWidth: 1

RTC:
  _include:
    - patches/rtc/alarm.yaml
    - patches/rtc/rtc_cr.yaml
    - fields/rtc/rtc_common.yaml
    - collect/rtc/alarm.yaml
    - collect/rtc/bkpr.yaml

SPI?:
  _include:
    - patches/16bit.yaml
    - patches/spi/dr8.yaml
    - fields/spi/spi_v1.yaml
  SR:
    _modify:
      # This field has the wrong name in the SVD compared to RM0401
      TIFRFE:
        name: FRE
  _add:
    _interrupts:
      SPI5:
        description: SPI 5 global interrupt
        value: 85

SYSCFG:
  _include:
    - patches/syscfg/f4_common.yaml
    - fields/syscfg/f4/syscfg_f410.yaml
  _add:
    CFGR2:
      description: ADC Common status register
      addressOffset: 0x1C
      access: read-write
      resetValue: 0x00000000
      fields:
        PVDL:
          description: PVD lock
          bitOffset: 2
          bitWidth: 1
        CLL:
          description: core lockup lock
          bitOffset: 0
          bitWidth: 1
  CFGR:
    _modify:
      FMPI2C1_SDA:
        name: FMPI2C4_SDA
      FMPI2C1_SCL:
        name: FMPI2C4_SCL

TIM1:
  _include:
    - patches/tim/icpsc.yaml
    - fields/tim/tim_mms_ts_sms.yaml
    - fields/tim/v1/tim1.yaml
    - collect/tim/ccr.yaml

TIM5:
  _include:
    - patches/tim/icpsc.yaml
    - patches/tim/tim_ch_16bit_l.yaml
    - fields/tim/tim_mms_ts_sms.yaml
    - fields/tim/v1/tim3.yaml
    - collect/tim/ccr.yaml
  _add:
    _interrupts:
      TIM5:
        description: TIM5 global interrupt
        value: 50

TIM6:
  _include:
    - fields/tim/v1/tim6.yaml

TIM9:
  _include:
    - patches/tim/icpsc.yaml
    - patches/tim/tim9_ic1f.yaml
    - fields/tim/v1/tim9.yaml
    - collect/tim/ccr.yaml

TIM11:
  _include:
    - patches/tim/icpsc.yaml
    - fields/tim/v1/tim10.yaml
    - collect/tim/ccr.yaml

USART1:
  _include:
    - fields/usart/v2/usart.yaml

WWDG:
  _include:
    - patches/16bit.yaml
    - fields/wwdg/wwdg.yaml
  _add:
    _interrupts:
      WWDG:
        description: Window watchdog interrupt
        value: 0

# NOTE: Core peripherals (NVIC, MPU, FPU, SCB, etc.) were deleted

_include:
  - patches/adc/adc_common_group_name.yaml
  - patches/tim/group.yaml
  - patches/dbgmcu/dbgmcu.yaml
