NDFramePage.OnPageTitleLoaded("File18:uvm_reg_sequence.svh","uvm_reg_sequence.svh");NDSummary.OnSummaryLoaded("File18:uvm_reg_sequence.svh",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Functions","Function"],["Groups","Group"],["Sections","Section"],["Variables","Variable"]],[[468,0,3,"Register Sequence Classes","Register_Sequence_Classes"],[469,0,0,"uvm_reg_sequence","uvm_reg_sequence"],[470,0,4,"model","uvm_reg_sequence.model"],[471,0,4,"adapter","uvm_reg_sequence.adapter"],[472,0,4,"reg_seqr","uvm_reg_sequence.reg_seqr"],[473,0,1,"new","uvm_reg_sequence.new"],[474,0,1,"do_reg_item","uvm_reg_sequence.do_reg_item"],[475,0,2,"Convenience Write/Read API","uvm_reg_sequence.Convenience_Write/Read_API"],[476,0,0,"uvm_reg_frontdoor","uvm_reg_frontdoor"],[477,0,2,"Variables","uvm_reg_frontdoor.Variables"],[478,0,4,"rw_info","uvm_reg_frontdoor.rw_info"],[479,0,4,"sequencer","uvm_reg_frontdoor.sequencer"],[480,0,2,"Functions","uvm_reg_frontdoor.Functions"],[481,0,1,"new","uvm_reg_frontdoor.new"]]);