/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  reg [3:0] celloutsig_0_25z;
  wire [13:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  reg [4:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = ~(in_data[11] | celloutsig_0_0z[10]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[7] | in_data[50]);
  assign celloutsig_0_2z = ~(in_data[28] | celloutsig_0_1z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[7] | in_data[134]);
  assign celloutsig_1_19z = celloutsig_1_9z ^ celloutsig_1_1z;
  assign celloutsig_0_5z = ~(celloutsig_0_0z[3] ^ celloutsig_0_3z[2]);
  assign celloutsig_0_3z = celloutsig_0_0z / { 1'h1, in_data[83:73] };
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z } / { 1'h1, celloutsig_0_3z[7], celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_0z[3:1], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_11z } / { 1'h1, celloutsig_0_7z[4:0], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_1_15z = { in_data[119:118], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z } === { celloutsig_1_5z[3:1], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_1_10z = { in_data[141:130], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_2z } >= { in_data[118:108], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_1_11z = { celloutsig_1_0z[6:2], celloutsig_1_4z } >= { celloutsig_1_0z[6:3], celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_4z = { in_data[51:49], celloutsig_0_1z } >= { in_data[60:59], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_4z = { in_data[141:129], in_data[191:96], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } >= { in_data[182:150], celloutsig_1_2z, in_data[191:96], celloutsig_1_1z };
  assign celloutsig_1_6z = in_data[183:164] >= { in_data[133:115], celloutsig_1_2z };
  assign celloutsig_0_11z = in_data[80:75] > { celloutsig_0_3z[6:3], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_12z } && celloutsig_0_3z[10:3];
  assign celloutsig_0_20z = { celloutsig_0_3z[8:0], celloutsig_0_14z, celloutsig_0_12z } < { in_data[62:61], celloutsig_0_15z };
  assign celloutsig_1_8z = celloutsig_1_4z & ~(celloutsig_1_7z[1]);
  assign celloutsig_0_10z = celloutsig_0_1z & ~(celloutsig_0_2z);
  assign celloutsig_0_12z = celloutsig_0_2z & ~(celloutsig_0_5z);
  assign celloutsig_0_15z = celloutsig_0_3z[8:0] * celloutsig_0_3z[10:2];
  assign celloutsig_1_9z = { celloutsig_1_5z[3:2], celloutsig_1_7z } != { celloutsig_1_0z[3:2], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_6z = { celloutsig_0_0z[5:0], celloutsig_0_3z } != { celloutsig_0_3z[6], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_18z = ~ { celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_26z = ~ { celloutsig_0_13z[13:1], celloutsig_0_16z };
  assign celloutsig_1_0z = ~ in_data[189:181];
  assign celloutsig_1_5z = ~ { in_data[138:137], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_7z = ~ celloutsig_1_0z[3:1];
  assign celloutsig_0_16z = | { celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_1_3z = | in_data[177:165];
  assign celloutsig_1_2z = ~^ { in_data[112:101], celloutsig_1_1z };
  assign celloutsig_0_7z = celloutsig_0_3z[6:1] ^ { celloutsig_0_0z[9:6], celloutsig_0_4z, celloutsig_0_2z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_0z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[40:29];
  always_latch
    if (clkin_data[64]) celloutsig_1_13z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_13z = { in_data[140], celloutsig_1_5z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_25z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_25z = { celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_5z, celloutsig_0_10z };
  assign { out_data[130:128], out_data[96], out_data[35:32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
