Return-Path: <linux-stm32-bounces@st-md-mailman.stormreply.com>
Delivered-To: lists+linux-stm32@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id WG47IcKvsmlGOwAAu9opvQ
	(envelope-from <linux-stm32-bounces@st-md-mailman.stormreply.com>)
	for <lists+linux-stm32@lfdr.de>; Thu, 12 Mar 2026 13:21:22 +0100
X-Original-To: lists+linux-stm32@lfdr.de
Received: from stm-ict-prod-mailman-01.stormreply.prv (st-md-mailman.stormreply.com [52.209.6.89])
	by mail.lfdr.de (Postfix) with ESMTPS id 1E5C12719C0
	for <lists+linux-stm32@lfdr.de>; Thu, 12 Mar 2026 13:21:22 +0100 (CET)
Received: from ip-172-31-3-47.eu-west-1.compute.internal (localhost [127.0.0.1])
	by stm-ict-prod-mailman-01.stormreply.prv (Postfix) with ESMTP id B21FFC8F28F;
	Thu, 12 Mar 2026 12:21:21 +0000 (UTC)
Received: from OSPPR02CU001.outbound.protection.outlook.com
 (mail-norwayeastazon11013050.outbound.protection.outlook.com [40.107.159.50])
 (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
 (No client certificate requested)
 by stm-ict-prod-mailman-01.stormreply.prv (Postfix) with ESMTPS id B044AC8F28E
 for <linux-stm32@st-md-mailman.stormreply.com>;
 Thu, 12 Mar 2026 12:21:19 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=Uo8/dg49pAClz8hGL9ZwKVg3bzPdI/s5UTpwNM/hXwgu2msdLkL4+SJrq4bF532+bcflOYOWtMA0IkaITFTgGvYPBZVCGySTj/5Ek1A9KHZ4PXyKHQCGz9ChIkbQaE1OrjN6cfXC9oRvz6ksCpGnu1uAxqzfEw8bYXl+rESEpQC39QPnlbb683J+xJZbCgNN6qsYTT2BywBEodbYJHvHefC7Bf9eOW0bELQDdt3a2HkA7iBX7YurwXQqtx/G5GB5BWmElF96oiIMX0jQj96OHe3zFFNMQvtguaZ2vyI5EbYqY86R2kRVElbd/ceRCumd7+z5G9qjZ6yq9rAiSUpjDA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=2Ym/VbL5bsPxyFp+0m8In5qBUiKJEtyuTcJaQUiDrRQ=;
 b=hMLxPMrgCbN9Mzyy4TUeiYVNCgVGpRJxUjp7OMvT3VITT219bTIaLVVHxTBCBML8VmdoqQYtMsyAE/cTqHpzIv4j0c1Aay8krqxF6SCa5XdHf/sQL/Hi4Q1mrQdrrtBi7tAhQ7HWIVyhSgK+6/ELGKyDJ/leQFrbXux33h2XQbDMKq9oUtedhsXZ8p23c5k+EmjdMgKcbWyVkLs2wR8tqWH6Y3k4nX1i6eLZ641+URMqsGsiaOAxC0wPZmhzfXzM+f3QkFX5tfgHtxkd71ASwTaSPp/Aqs/gtyvKjPA0UzTprxCPZ41rnodd+/vVF/23fRUttz+H0gILJjo7UPqS+A==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is
 164.130.1.59) smtp.rcpttodomain=nabladev.com smtp.mailfrom=foss.st.com;
 dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com;
 dkim=none (message not signed); arc=none (0)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com;
 s=selector2;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=2Ym/VbL5bsPxyFp+0m8In5qBUiKJEtyuTcJaQUiDrRQ=;
 b=EKNOgXkyWMPIYQtAlJCCnSdGsk6OZlKzJeDpSM5nSYr2TwLP5HPJ3EipXvP4ZvWXk3rtW3GomDN7bs810UwScCi7mCBnTqPzVDBk8c7iODBd10VRKyQWZXh7Q7viZuHNNGAUJUcQiLHhX80j0mxytTPvqJSUIneSqcY34SD2gb4rfH1mbk+m1yr/Ln/wixL3d60qiji7OOx+7PlJKpIX686dTIzq8V548Av+WN2A4xvSsCxxQkZ/8NeVHHdxDJBV4usrofii0Ili3+p9uOxB3K3ey1NsPmE0A1jRj84TzMbw0zmss7wlQnmgds5uFmib1ot5gAXJZ068G17UsDCNFQ==
Received: from AM9P192CA0012.EURP192.PROD.OUTLOOK.COM (2603:10a6:20b:21d::17)
 by PA4PR10MB5681.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:102:263::10)
 with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9700.12; Thu, 12 Mar
 2026 12:21:11 +0000
Received: from AMS0EPF000001A4.eurprd05.prod.outlook.com
 (2603:10a6:20b:21d:cafe::87) by AM9P192CA0012.outlook.office365.com
 (2603:10a6:20b:21d::17) with Microsoft SMTP Server (version=TLS1_3,
 cipher=TLS_AES_256_GCM_SHA384) id 15.20.9678.27 via Frontend Transport; Thu,
 12 Mar 2026 12:21:11 +0000
X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.59)
 smtp.mailfrom=foss.st.com; dkim=none (message not signed)
 header.d=none;dmarc=fail action=none header.from=foss.st.com;
Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not
 designate 164.130.1.59 as permitted sender) receiver=protection.outlook.com;
 client-ip=164.130.1.59; helo=smtpO365.st.com;
Received: from smtpO365.st.com (164.130.1.59) by
 AMS0EPF000001A4.mail.protection.outlook.com (10.167.16.229) with Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.9678.18 via Frontend Transport; Thu, 12 Mar 2026 12:21:11 +0000
Received: from STKDAG1NODE2.st.com (10.75.128.133) by smtpo365.st.com
 (10.250.44.71) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.29; Thu, 12 Mar
 2026 13:23:41 +0100
Received: from [10.48.86.79] (10.48.86.79) by STKDAG1NODE2.st.com
 (10.75.128.133) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.29; Thu, 12 Mar
 2026 13:21:10 +0100
Message-ID: <975aa10c-c4e2-4dd8-8f80-31fdbf133cf5@foss.st.com>
Date: Thu, 12 Mar 2026 13:21:09 +0100
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
To: Marek Vasut <marex@nabladev.com>, <linux-arm-kernel@lists.infradead.org>
References: <20260121085347.10368-1-marex@nabladev.com>
 <20260121085347.10368-3-marex@nabladev.com>
Content-Language: en-US
From: Alexandre TORGUE <alexandre.torgue@foss.st.com>
In-Reply-To: <20260121085347.10368-3-marex@nabladev.com>
X-Originating-IP: [10.48.86.79]
X-ClientProxiedBy: ENXCAS1NODE2.st.com (10.75.128.138) To STKDAG1NODE2.st.com
 (10.75.128.133)
X-EOPAttributedMessage: 0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: AMS0EPF000001A4:EE_|PA4PR10MB5681:EE_
X-MS-Office365-Filtering-Correlation-Id: 28117fc0-5145-49e3-b5fc-08de8031d902
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam: BCL:0;
 ARA:13230040|36860700016|376014|7416014|1800799024|82310400026|7053199007|22082099003|56012099003|18002099003;
X-Microsoft-Antispam-Message-Info: 3zwfWNYG/AIxjDM7tqlgcPOtvj4ujZZB6BksdoEH3Cki3Odk04ANsNfnDMmJ3hSysIYqh1GAQqzNzuuJeAtvtYQwioYRXhMMr3qoWnXbMT7/IivW0pZ4A2HxpFhMIGIEPUNPOtfEtOd6JPb1KBPSufmY9isb1fkBmK9VoWAKHf7njyP1QOkLwE666dlliZisqUYrDw0FrBDgwRkNJOl7jw+YeANGg4iWT7f5mtiB7+rQRx8kB4/V5AOiZCHgkvFR9csiZ7AIGKp7ZSDdNDvLZFwoilxDrgaiOnrgslzpao2/7B+fy0crqtPbVOvRcg8mgA+uQGrG95AKj3E84/BNp5ywNLBKjENQvJHkDzsETM5QIw2Wnpx6jx12ujZlGizz+pm+MUPMLJJqFrJQLkwJYAybSDJcrNuytDpnEazdV3c7awBxkng0Wt3RM5lnUehgNMRBhh2ZCK+H3hK3d+eA0/hzTcoF/dlaIwavpUhGNFD3f6rx+df5OP8Tut3Y+u4pW9Ewuzc8N5hocZJcchxzw6oY2CyF306njbBk8REHwl36/8ZhmAZSjymaiX1ass5h52lIBvuvDuw+Cn9BoYXiaQyP3ZThsrVhPt2EaRnjWYm7yS2MPkpCHGw49Op2RI2pulK890F5biMi4evIvMvDbS6auMFXfklgBbER+eTCW/xlk62XS7MYGw79ahZL6A4PsXjctfuDrSdXwjOPWH5RMboGyyjsh2OzRTG8X9RsVYSuEWA0DTvwFvdGBAJ7q3djc2yGqsoDFgRcx9htywGDAg==
X-Forefront-Antispam-Report: CIP:164.130.1.59; CTRY:IT; LANG:en; SCL:1; SRV:;
 IPV:CAL; SFV:NSPM; H:smtpO365.st.com; PTR:InfoDomainNonexistent; CAT:NONE;
 SFS:(13230040)(36860700016)(376014)(7416014)(1800799024)(82310400026)(7053199007)(22082099003)(56012099003)(18002099003);
 DIR:OUT; SFP:1101; 
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: RjNw/0YJltuGEIPyC4NZPaKJEQPyqyy8G+jyOzQsJHIKUKdfkNx41Z4wrXk5FxsaY1WZcMIC9k2lpMVQQa5HuWbTBLaQTI9n6mxK2IBqGsJTfkhZejgNSO8udDIxH4BpGOxmRCfW5rW8OoWHVKQj7MZWkglB3Z9UHTGBr0xRsm8xsSEWkWKH1WeXUgLgNvNcVuQ2D3Ob88xhdMOG/9Qx3/MEMW1pYTdbkCGlY6t14PSgH6VCjeN1CAYFDa/6Yam2QooXwppB4WIBs3X1evhsMOI4mPdrDQPjPUKL7SxswHG6KU3JLZ5N6NODKLvJ8pASW/GIaKEFNxcEbl3JzYtyZTiAxuiggowRg/cPQVk5+SEupAzU2DTJYIH6kugdqrY604iCrsnTMCQABLCtTr1i2vo1FD6Kp8PmG1nohmawZF+Vo+0S6Tx4px0qwX4FH2Fs
X-OriginatorOrg: foss.st.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 12 Mar 2026 12:21:11.4969 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: 28117fc0-5145-49e3-b5fc-08de8031d902
X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f; Ip=[164.130.1.59];
 Helo=[smtpO365.st.com]
X-MS-Exchange-CrossTenant-AuthSource: AMS0EPF000001A4.eurprd05.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA4PR10MB5681
Cc: Christoph Niedermaier <cniedermaier@dh-electronics.com>,
 Neil Armstrong <neil.armstrong@linaro.org>, Conor Dooley <conor+dt@kernel.org>,
 Rob Herring <robh@kernel.org>, linux-kernel@vger.kernel.org,
 devicetree@vger.kernel.org, kernel@dh-electronics.com,
 Maxime Coquelin <mcoquelin.stm32@gmail.com>,
 Krzysztof Kozlowski <krzk+dt@kernel.org>,
 Raphael Gallais-Pou <rgallaispou@gmail.com>,
 linux-stm32@st-md-mailman.stormreply.com
Subject: Re: [Linux-stm32] [PATCH 3/3] ARM: dts: stm32: Add DT overlays for
 DH STM32MP13xx/STM32MP15xx DHSOM
X-BeenThere: linux-stm32@st-md-mailman.stormreply.com
X-Mailman-Version: 2.1.15
Precedence: list
List-Id: <linux-stm32.st-md-mailman.stormreply.com>
List-Unsubscribe: <https://st-md-mailman.stormreply.com/mailman/options/linux-stm32>, 
 <mailto:linux-stm32-request@st-md-mailman.stormreply.com?subject=unsubscribe>
List-Archive: <http://st-md-mailman.stormreply.com/pipermail/linux-stm32/>
List-Post: <mailto:linux-stm32@st-md-mailman.stormreply.com>
List-Help: <mailto:linux-stm32-request@st-md-mailman.stormreply.com?subject=help>
List-Subscribe: <https://st-md-mailman.stormreply.com/mailman/listinfo/linux-stm32>, 
 <mailto:linux-stm32-request@st-md-mailman.stormreply.com?subject=subscribe>
Content-Transfer-Encoding: 7bit
Content-Type: text/plain; charset="us-ascii"; Format="flowed"
Errors-To: linux-stm32-bounces@st-md-mailman.stormreply.com
Sender: "Linux-stm32" <linux-stm32-bounces@st-md-mailman.stormreply.com>
X-Spamd-Result: default: False [4.09 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_REJECT(1.00)[signature check failed: fail, {[1] = sig:microsoft.com:reject}];
	HFILTER_HELO_IP_A(1.00)[stm-ict-prod-mailman-01.stormreply.prv];
	R_DKIM_REJECT(1.00)[foss.st.com:s=selector2];
	MAILLIST(-0.20)[mailman];
	R_SPF_ALLOW(-0.20)[+ip4:52.209.6.89];
	DMARC_POLICY_SOFTFAIL(0.10)[foss.st.com : SPF not aligned (relaxed),none];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_TLS_LAST(0.00)[];
	FORGED_RECIPIENTS(0.00)[m:marex@nabladev.com,m:linux-arm-kernel@lists.infradead.org,m:cniedermaier@dh-electronics.com,m:neil.armstrong@linaro.org,m:conor+dt@kernel.org,m:robh@kernel.org,m:linux-kernel@vger.kernel.org,m:devicetree@vger.kernel.org,m:kernel@dh-electronics.com,m:mcoquelin.stm32@gmail.com,m:krzk+dt@kernel.org,m:rgallaispou@gmail.com,m:linux-stm32@st-md-mailman.stormreply.com,m:conor@kernel.org,m:mcoquelinstm32@gmail.com,m:krzk@kernel.org,s:lists@lfdr.de];
	SUSPICIOUS_AUTH_ORIGIN(0.00)[];
	FORGED_SENDER(0.00)[alexandre.torgue@foss.st.com,linux-stm32-bounces@st-md-mailman.stormreply.com];
	RCPT_COUNT_TWELVE(0.00)[13];
	GREYLIST(0.00)[pass,meta];
	MIME_TRACE(0.00)[0:+];
	FORGED_SENDER_MAILLIST(0.00)[];
	FORWARDED(0.00)[linux-stm32@st-md-mailman.stormreply.com];
	DBL_BLOCKED_OPENRESOLVER(0.00)[stm-ict-prod-mailman-01.stormreply.prv:helo,st-md-mailman.stormreply.com:rdns];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	DKIM_TRACE(0.00)[foss.st.com:-];
	PREVIOUSLY_DELIVERED(0.00)[linux-stm32@st-md-mailman.stormreply.com];
	HAS_XOIP(0.00)[];
	FORGED_SENDER_FORWARDING(0.00)[];
	FROM_HAS_DN(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[alexandre.torgue@foss.st.com,linux-stm32-bounces@st-md-mailman.stormreply.com];
	FREEMAIL_CC(0.00)[dh-electronics.com,linaro.org,kernel.org,vger.kernel.org,gmail.com,st-md-mailman.stormreply.com];
	NEURAL_HAM(-0.00)[-0.994];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	TO_DN_SOME(0.00)[];
	MID_RHS_MATCH_FROM(0.00)[];
	ASN(0.00)[asn:16509, ipnet:52.208.0.0/13, country:US];
	TAGGED_RCPT(0.00)[linux-stm32,dt];
	RCVD_COUNT_SEVEN(0.00)[7]
X-Rspamd-Queue-Id: 1E5C12719C0
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

Hi Marek

On 1/21/26 09:53, Marek Vasut wrote:
> The following DTOs are supported on STM32MP15xx DHCOM PDK2:
>   - DH 460-200 SRAM board in header X11
>   - DH 497-200 adapter card with EDT ETM0700G0EDH6 Parallel RGB panel
>   - DH 505-200 adapter card with Chefree CH101OLHLWH-002 LVDS panel
>   - DH 531-100 SPI/I2C board in header X21
>   - DH 531-200 SPI/I2C board in header X22
>   - DH 560-200 7" LCD board in header X12
>   - DH 638-100 mezzanine card with RPi 7" DSI panel attached on top
>   - DH 672-100 expansion card, which contains CAN/FD transceiver and
>                enables PDK2 to use one more CAN/FD interface
> 
> The following DTOs are supported on STM32MP15xx DHCOM DRC02:
>   - Enable configuration where the DHSOM inserted into the DRC02 has
>     RSI 9116 WiFi populated on the SoM and where the microSD slot on
>     the bottom of DRC02 must not be used.
>     This permits a non-default configuration of the SoM and DRC02 board
>     used for custom device setup with on-SoM WiFi.
> 
> The following DTOs are supported on STM32MP15xx DHCOM PicoITX:
>   - DH 548-200 adapter card with Multi-Inno MI0700D4T-6 7" DPI panel
>   - DH 553-100 adapter card with Team Source Display TST043015CMHX 4.3" DPI panel
>   - DH 626-100 adapter card with Chefree CH101OLHLWH-002 LVDS panel
> 
> The following DTOs are supported on STM32MP15xx DHCOR Avenger96:
>   - FDCAN1 on low-speed expansion X6
>   - FDCAN2 on low-speed expansion X6
>   - AT24C04 I2C EEPROM on low-speed expansion X6 I2C1
>   - AT24C04 I2C EEPROM on low-speed expansion X6 I2C2
>   - AT25AA010A SPI EEPROM on low-speed expansion X6 SPI2
>   - 96boards OV5640 mezzanine card with sensor connected to port J3.
>   - DH 644-100 mezzanine card with Orisetech OTM8009A DSI panel
>   - DH 644-100 mezzanine card with RPi 7" DSI panel
> 
> The following DTOs are supported on STM32MP13xx DHCOR DHSBC:
>   - joy-IT RB-TFT3.2-V2 240x320 SPI LCD and XPT2046 resistive touch controller
> 
> Signed-off-by: Marek Vasut <marex@nabladev.com>


Applied on stm32-next.

Thanks
Alex



> ---
> Cc: Alexandre Torgue <alexandre.torgue@foss.st.com>
> Cc: Amelie Delaunay <amelie.delaunay@foss.st.com>
> Cc: Christoph Niedermaier <cniedermaier@dh-electronics.com>
> Cc: Conor Dooley <conor+dt@kernel.org>
> Cc: Krzysztof Kozlowski <krzk+dt@kernel.org>
> Cc: Maxime Coquelin <mcoquelin.stm32@gmail.com>
> Cc: Neil Armstrong <neil.armstrong@linaro.org>
> Cc: Raphael Gallais-Pou <rgallaispou@gmail.com>
> Cc: Rob Herring <robh@kernel.org>
> Cc: devicetree@vger.kernel.org
> Cc: kernel@dh-electronics.com
> Cc: linux-arm-kernel@lists.infradead.org
> Cc: linux-kernel@vger.kernel.org
> Cc: linux-stm32@st-md-mailman.stormreply.com
> ---
>   arch/arm/boot/dts/st/Makefile                 | 127 ++++++++++++++++++
>   ...p13xx-dhcor-dhsbc-overlay-rb-tft32-v2.dtso |  85 ++++++++++++
>   ...avenger96-overlay-644-100-x6-otm8009a.dtso |  61 +++++++++
>   ...avenger96-overlay-644-100-x6-rpi7inch.dtso |  31 +++++
>   ...m32mp15xx-avenger96-overlay-fdcan1-x6.dtso |  10 ++
>   ...m32mp15xx-avenger96-overlay-fdcan2-x6.dtso |  10 ++
>   ...15xx-avenger96-overlay-i2c1-eeprom-x6.dtso |  17 +++
>   ...15xx-avenger96-overlay-i2c2-eeprom-x6.dtso |  17 +++
>   ...m32mp15xx-avenger96-overlay-ov5640-x7.dtso |  89 ++++++++++++
>   ...15xx-avenger96-overlay-spi2-eeprom-x6.dtso |  24 ++++
>   ...32mp15xx-dhcom-drc02-overlay-wifi-rsi.dtso |  10 ++
>   ...x-dhcom-overlay-panel-dpi-ch101olhlwh.dtsi |  75 +++++++++++
>   .../stm32mp15xx-dhcom-overlay-panel-dpi.dtsi  |  74 ++++++++++
>   ...mp15xx-dhcom-pdk2-overlay-460-200-x11.dtso |  27 ++++
>   ...mp15xx-dhcom-pdk2-overlay-497-200-x12.dtso |  24 ++++
>   ...-pdk2-overlay-505-200-x12-ch101olhlwh.dtso |  26 ++++
>   ...mp15xx-dhcom-pdk2-overlay-531-100-x21.dtso |  35 +++++
>   ...mp15xx-dhcom-pdk2-overlay-531-100-x22.dtso |  19 +++
>   ...mp15xx-dhcom-pdk2-overlay-560-200-x12.dtso |  66 +++++++++
>   ...com-pdk2-overlay-638-100-x12-rpi7inch.dtso |  28 ++++
>   ...mp15xx-dhcom-pdk2-overlay-672-100-x18.dtso |  13 ++
>   .../boot/dts/st/stm32mp15xx-dhcom-pdk2.dtsi   |  72 ----------
>   ...icoitx-overlay-548-200-x2-mi0700s4t-6.dtso |  35 +++++
>   ...oitx-overlay-553-100-x2-tst043015cmhx.dtso |  35 +++++
>   ...icoitx-overlay-626-100-x2-ch101olhlwh.dtso |   8 ++
>   .../dts/st/stm32mp15xx-dhcor-avenger96.dtsi   |   6 -
>   ...15xx-dhsom-overlay-panel-dsi-rpi7inch.dtsi |  97 +++++++++++++
>   27 files changed, 1043 insertions(+), 78 deletions(-)
>   create mode 100644 arch/arm/boot/dts/st/stm32mp13xx-dhcor-dhsbc-overlay-rb-tft32-v2.dtso
>   create mode 100644 arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-644-100-x6-otm8009a.dtso
>   create mode 100644 arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-644-100-x6-rpi7inch.dtso
>   create mode 100644 arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-fdcan1-x6.dtso
>   create mode 100644 arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-fdcan2-x6.dtso
>   create mode 100644 arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-i2c1-eeprom-x6.dtso
>   create mode 100644 arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-i2c2-eeprom-x6.dtso
>   create mode 100644 arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-ov5640-x7.dtso
>   create mode 100644 arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-spi2-eeprom-x6.dtso
>   create mode 100644 arch/arm/boot/dts/st/stm32mp15xx-dhcom-drc02-overlay-wifi-rsi.dtso
>   create mode 100644 arch/arm/boot/dts/st/stm32mp15xx-dhcom-overlay-panel-dpi-ch101olhlwh.dtsi
>   create mode 100644 arch/arm/boot/dts/st/stm32mp15xx-dhcom-overlay-panel-dpi.dtsi
>   create mode 100644 arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-460-200-x11.dtso
>   create mode 100644 arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-497-200-x12.dtso
>   create mode 100644 arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-505-200-x12-ch101olhlwh.dtso
>   create mode 100644 arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-531-100-x21.dtso
>   create mode 100644 arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-531-100-x22.dtso
>   create mode 100644 arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-560-200-x12.dtso
>   create mode 100644 arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-638-100-x12-rpi7inch.dtso
>   create mode 100644 arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-672-100-x18.dtso
>   create mode 100644 arch/arm/boot/dts/st/stm32mp15xx-dhcom-picoitx-overlay-548-200-x2-mi0700s4t-6.dtso
>   create mode 100644 arch/arm/boot/dts/st/stm32mp15xx-dhcom-picoitx-overlay-553-100-x2-tst043015cmhx.dtso
>   create mode 100644 arch/arm/boot/dts/st/stm32mp15xx-dhcom-picoitx-overlay-626-100-x2-ch101olhlwh.dtso
>   create mode 100644 arch/arm/boot/dts/st/stm32mp15xx-dhsom-overlay-panel-dsi-rpi7inch.dtsi
> 
> diff --git a/arch/arm/boot/dts/st/Makefile b/arch/arm/boot/dts/st/Makefile
> index e906bf6ba0041..5d29ff125d993 100644
> --- a/arch/arm/boot/dts/st/Makefile
> +++ b/arch/arm/boot/dts/st/Makefile
> @@ -16,6 +16,91 @@ dtb-$(CONFIG_ARCH_STI) += \
>   	stih410-b2260.dtb \
>   	stih418-b2199.dtb \
>   	stih418-b2264.dtb
> +
> +stm32mp13xx-dhcor-dhsbc-overlay-rb-tft32-v2-dtbs := \
> +	stm32mp135f-dhcor-dhsbc.dtb \
> +	stm32mp13xx-dhcor-dhsbc-overlay-rb-tft32-v2.dtbo
> +
> +stm32mp15xx-avenger96-overlay-644-100-x6-otm8009a-dtbs := \
> +	stm32mp157a-avenger96.dtb \
> +	stm32mp15xx-avenger96-overlay-644-100-x6-otm8009a.dtbo
> +
> +stm32mp15xx-avenger96-overlay-644-100-x6-rpi7inch-dtbs := \
> +	stm32mp157a-avenger96.dtb \
> +	stm32mp15xx-avenger96-overlay-644-100-x6-rpi7inch.dtbo
> +
> +stm32mp15xx-avenger96-overlay-fdcan1-x6-dtbs := \
> +	stm32mp157a-avenger96.dtb \
> +	stm32mp15xx-avenger96-overlay-fdcan1-x6.dtbo
> +
> +stm32mp15xx-avenger96-overlay-fdcan2-x6-dtbs := \
> +	stm32mp157a-avenger96.dtb \
> +	stm32mp15xx-avenger96-overlay-fdcan2-x6.dtbo
> +
> +stm32mp15xx-avenger96-overlay-i2c1-eeprom-x6-dtbs := \
> +	stm32mp157a-avenger96.dtb \
> +	stm32mp15xx-avenger96-overlay-i2c1-eeprom-x6.dtbo
> +
> +stm32mp15xx-avenger96-overlay-i2c2-eeprom-x6-dtbs := \
> +	stm32mp157a-avenger96.dtb \
> +	stm32mp15xx-avenger96-overlay-i2c2-eeprom-x6.dtbo
> +
> +stm32mp15xx-avenger96-overlay-ov5640-x7-dtbs := \
> +	stm32mp157a-avenger96.dtb \
> +	stm32mp15xx-avenger96-overlay-ov5640-x7.dtbo
> +
> +stm32mp15xx-avenger96-overlay-spi2-eeprom-x6-dtbs := \
> +	stm32mp157a-avenger96.dtb \
> +	stm32mp15xx-avenger96-overlay-spi2-eeprom-x6.dtbo
> +
> +stm32mp15xx-dhcom-drc02-overlay-wifi-rsi-dtbs := \
> +	stm32mp153c-dhcom-drc02.dtb \
> +	stm32mp15xx-dhcom-drc02-overlay-wifi-rsi.dtbo
> +
> +stm32mp15xx-dhcom-pdk2-overlay-460-200-x11-dtbs := \
> +	stm32mp157c-dhcom-pdk2.dtb \
> +	stm32mp15xx-dhcom-pdk2-overlay-460-200-x11.dtbo \
> +
> +stm32mp15xx-dhcom-pdk2-overlay-497-200-x12-dtbs := \
> +	stm32mp157c-dhcom-pdk2.dtb \
> +	stm32mp15xx-dhcom-pdk2-overlay-497-200-x12.dtbo \
> +
> +stm32mp15xx-dhcom-pdk2-overlay-531-100-x21-dtbs := \
> +	stm32mp157c-dhcom-pdk2.dtb \
> +	stm32mp15xx-dhcom-pdk2-overlay-531-100-x21.dtbo \
> +
> +stm32mp15xx-dhcom-pdk2-overlay-531-100-x22-dtbs := \
> +	stm32mp157c-dhcom-pdk2.dtb \
> +	stm32mp15xx-dhcom-pdk2-overlay-531-100-x22.dtbo \
> +
> +stm32mp15xx-dhcom-pdk2-overlay-505-200-x12-ch101olhlwh-dtbs := \
> +	stm32mp157c-dhcom-pdk2.dtb \
> +	stm32mp15xx-dhcom-pdk2-overlay-505-200-x12-ch101olhlwh.dtbo \
> +
> +stm32mp15xx-dhcom-pdk2-overlay-560-200-x12-dtbs := \
> +	stm32mp157c-dhcom-pdk2.dtb \
> +	stm32mp15xx-dhcom-pdk2-overlay-560-200-x12.dtbo \
> +
> +stm32mp15xx-dhcom-pdk2-overlay-638-100-x12-rpi7inch-dtbs := \
> +	stm32mp157c-dhcom-pdk2.dtb \
> +	stm32mp15xx-dhcom-pdk2-overlay-638-100-x12-rpi7inch.dtbo \
> +
> +stm32mp15xx-dhcom-pdk2-overlay-672-100-x18-dtbs := \
> +	stm32mp157c-dhcom-pdk2.dtb \
> +	stm32mp15xx-dhcom-pdk2-overlay-672-100-x18.dtbo \
> +
> +stm32mp15xx-dhcom-picoitx-overlay-548-200-x2-mi0700s4t-6-dtbs := \
> +	stm32mp157c-dhcom-picoitx.dtb \
> +	stm32mp15xx-dhcom-picoitx-overlay-548-200-x2-mi0700s4t-6.dtbo \
> +
> +stm32mp15xx-dhcom-picoitx-overlay-553-100-x2-tst043015cmhx-dtbs := \
> +	stm32mp157c-dhcom-pdk2.dtb \
> +	stm32mp15xx-dhcom-picoitx-overlay-553-100-x2-tst043015cmhx.dtbo \
> +
> +stm32mp15xx-dhcom-picoitx-overlay-626-100-x2-ch101olhlwh-dtbs := \
> +	stm32mp157c-dhcom-pdk2.dtb \
> +	stm32mp15xx-dhcom-picoitx-overlay-626-100-x2-ch101olhlwh.dtbo \
> +
>   dtb-$(CONFIG_ARCH_STM32) += \
>   	stm32f429-disco.dtb \
>   	stm32f469-disco.dtb \
> @@ -30,6 +115,8 @@ dtb-$(CONFIG_ARCH_STM32) += \
>   	stm32h750i-art-pi.dtb \
>   	stm32mp133c-prihmb.dtb \
>   	stm32mp135f-dhcor-dhsbc.dtb \
> +	stm32mp13xx-dhcor-dhsbc-overlay-rb-tft32-v2.dtb \
> +	stm32mp13xx-dhcor-dhsbc-overlay-rb-tft32-v2.dtbo \
>   	stm32mp135f-dk.dtb \
>   	stm32mp151a-prtt1a.dtb \
>   	stm32mp151a-prtt1c.dtb \
> @@ -39,12 +126,30 @@ dtb-$(CONFIG_ARCH_STM32) += \
>   	stm32mp151c-mect1s.dtb \
>   	stm32mp151c-plyaqm.dtb \
>   	stm32mp153c-dhcom-drc02.dtb \
> +	stm32mp15xx-dhcom-drc02-overlay-wifi-rsi.dtb \
> +	stm32mp15xx-dhcom-drc02-overlay-wifi-rsi.dtbo \
>   	stm32mp153c-dhcor-drc-compact.dtb \
>   	stm32mp153c-lxa-fairytux2-gen1.dtb \
>   	stm32mp153c-lxa-fairytux2-gen2.dtb \
>   	stm32mp153c-lxa-tac-gen3.dtb \
>   	stm32mp153c-mecio1r1.dtb \
>   	stm32mp157a-avenger96.dtb \
> +	stm32mp15xx-avenger96-overlay-644-100-x6-otm8009a.dtb \
> +	stm32mp15xx-avenger96-overlay-644-100-x6-otm8009a.dtbo \
> +	stm32mp15xx-avenger96-overlay-644-100-x6-rpi7inch.dtb \
> +	stm32mp15xx-avenger96-overlay-644-100-x6-rpi7inch.dtbo \
> +	stm32mp15xx-avenger96-overlay-fdcan1-x6.dtb \
> +	stm32mp15xx-avenger96-overlay-fdcan1-x6.dtbo \
> +	stm32mp15xx-avenger96-overlay-fdcan2-x6.dtb \
> +	stm32mp15xx-avenger96-overlay-fdcan2-x6.dtbo \
> +	stm32mp15xx-avenger96-overlay-i2c1-eeprom-x6.dtb \
> +	stm32mp15xx-avenger96-overlay-i2c1-eeprom-x6.dtbo \
> +	stm32mp15xx-avenger96-overlay-i2c2-eeprom-x6.dtb \
> +	stm32mp15xx-avenger96-overlay-i2c2-eeprom-x6.dtbo \
> +	stm32mp15xx-avenger96-overlay-ov5640-x7.dtb \
> +	stm32mp15xx-avenger96-overlay-ov5640-x7.dtbo \
> +	stm32mp15xx-avenger96-overlay-spi2-eeprom-x6.dtb \
> +	stm32mp15xx-avenger96-overlay-spi2-eeprom-x6.dtbo \
>   	stm32mp157a-dhcor-avenger96.dtb \
>   	stm32mp157a-dk1.dtb \
>   	stm32mp157a-dk1-scmi.dtb \
> @@ -56,7 +161,29 @@ dtb-$(CONFIG_ARCH_STM32) += \
>   	stm32mp157a-icore-stm32mp1-edimm2.2.dtb \
>   	stm32mp157a-stinger96.dtb \
>   	stm32mp157c-dhcom-pdk2.dtb \
> +	stm32mp15xx-dhcom-pdk2-overlay-460-200-x11.dtb \
> +	stm32mp15xx-dhcom-pdk2-overlay-460-200-x11.dtbo \
> +	stm32mp15xx-dhcom-pdk2-overlay-497-200-x12.dtb \
> +	stm32mp15xx-dhcom-pdk2-overlay-497-200-x12.dtbo \
> +	stm32mp15xx-dhcom-pdk2-overlay-531-100-x21.dtb \
> +	stm32mp15xx-dhcom-pdk2-overlay-531-100-x21.dtbo \
> +	stm32mp15xx-dhcom-pdk2-overlay-531-100-x22.dtb \
> +	stm32mp15xx-dhcom-pdk2-overlay-531-100-x22.dtbo \
> +	stm32mp15xx-dhcom-pdk2-overlay-505-200-x12-ch101olhlwh.dtb \
> +	stm32mp15xx-dhcom-pdk2-overlay-505-200-x12-ch101olhlwh.dtbo \
> +	stm32mp15xx-dhcom-pdk2-overlay-560-200-x12.dtb \
> +	stm32mp15xx-dhcom-pdk2-overlay-560-200-x12.dtbo \
> +	stm32mp15xx-dhcom-pdk2-overlay-638-100-x12-rpi7inch.dtb \
> +	stm32mp15xx-dhcom-pdk2-overlay-638-100-x12-rpi7inch.dtbo \
> +	stm32mp15xx-dhcom-pdk2-overlay-672-100-x18.dtb \
> +	stm32mp15xx-dhcom-pdk2-overlay-672-100-x18.dtbo \
>   	stm32mp157c-dhcom-picoitx.dtb \
> +	stm32mp15xx-dhcom-picoitx-overlay-548-200-x2-mi0700s4t-6.dtb \
> +	stm32mp15xx-dhcom-picoitx-overlay-548-200-x2-mi0700s4t-6.dtbo \
> +	stm32mp15xx-dhcom-picoitx-overlay-553-100-x2-tst043015cmhx.dtb \
> +	stm32mp15xx-dhcom-picoitx-overlay-553-100-x2-tst043015cmhx.dtbo \
> +	stm32mp15xx-dhcom-picoitx-overlay-626-100-x2-ch101olhlwh.dtb \
> +	stm32mp15xx-dhcom-picoitx-overlay-626-100-x2-ch101olhlwh.dtbo \
>   	stm32mp157c-dk2.dtb \
>   	stm32mp157c-dk2-scmi.dtb \
>   	stm32mp157c-ed1.dtb \
> diff --git a/arch/arm/boot/dts/st/stm32mp13xx-dhcor-dhsbc-overlay-rb-tft32-v2.dtso b/arch/arm/boot/dts/st/stm32mp13xx-dhcor-dhsbc-overlay-rb-tft32-v2.dtso
> new file mode 100644
> index 0000000000000..3801dab141e8f
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp13xx-dhcor-dhsbc-overlay-rb-tft32-v2.dtso
> @@ -0,0 +1,85 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
> +/*
> + * Copyright (C) 2024 Marek Vasut
> + */
> +
> +#include <dt-bindings/gpio/gpio.h>
> +#include <dt-bindings/interrupt-controller/irq.h>
> +#include <dt-bindings/input/linux-event-codes.h>
> +
> +/dts-v1/;
> +/plugin/;
> +
> +&{/} {
> +	gpio-keys {
> +		compatible = "gpio-keys";
> +
> +		button-1 {
> +			label = "KEY2";
> +			linux,code = <KEY_2>;
> +			gpios = <&gpiog 10 GPIO_ACTIVE_LOW>;
> +			wakeup-source;
> +		};
> +	};
> +
> +	gpio-keys-polled {
> +		compatible = "gpio-keys-polled";
> +		poll-interval = <20>;
> +
> +		button-0 {
> +			label = "KEY1";
> +			linux,code = <KEY_1>;
> +			/* IRQ bank A shared with PA1 touch controller */
> +			gpios = <&gpioa 4 GPIO_ACTIVE_LOW>;
> +		};
> +
> +		button-2 {
> +			label = "KEY3";
> +			linux,code = <KEY_3>;
> +			/* IRQ line 0 taken by PI0 / SoM RTC IRQ */
> +			gpios = <&gpiod 0 GPIO_ACTIVE_LOW>;
> +		};
> +	};
> +};
> +
> +&m_can1 {
> +	/* Collides with KEY2/PG10 KEY3/PD0 */
> +	status = "disabled";
> +};
> +
> +&m_can2 {
> +	/* Collides with TP_CS/PE6 */
> +	status = "disabled";
> +};
> +
> +&usart2 {
> +	/* Collides with TP_IRQ/PA1 */
> +	status = "disabled";
> +};
> +
> +&spi3 {
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +	cs-gpios = <&gpiof 3 0>, <&gpioe 0 0>;
> +	status = "okay";
> +
> +	lcd@0 {
> +		compatible = "adafruit,yx240qv29", "ilitek,ili9341";
> +		reg = <0>;
> +		spi-max-frequency = <10000000>;
> +		dc-gpios = <&gpioe 4 GPIO_ACTIVE_HIGH>;
> +		reset-gpios = <&gpiod 3 GPIO_ACTIVE_HIGH>;
> +		rotation = <90>;
> +	};
> +
> +	tp@1 {
> +		compatible = "ti,tsc2046";
> +		reg = <1>;
> +		interrupt-parent = <&gpioa>;
> +		interrupts = <1 IRQ_TYPE_EDGE_FALLING>;
> +		pendown-gpio = <&gpioa 1 GPIO_ACTIVE_LOW>;
> +		spi-max-frequency = <500000>;
> +		ti,pressure-max = /bits/ 16 <255>;
> +		ti,x-plate-ohms = /bits/ 16 <60>;
> +	};
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-644-100-x6-otm8009a.dtso b/arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-644-100-x6-otm8009a.dtso
> new file mode 100644
> index 0000000000000..103a2f0cf57b0
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-644-100-x6-otm8009a.dtso
> @@ -0,0 +1,61 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
> +/*
> + * Copyright (C) 2020 Marek Vasut
> + */
> +#include <dt-bindings/gpio/gpio.h>
> +
> +/dts-v1/;
> +/plugin/;
> +
> +&dsi {
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +
> +	phy-dsi-supply = <&reg18>;
> +	status = "okay";
> +
> +	ports {
> +		#address-cells = <1>;
> +		#size-cells = <0>;
> +
> +		port@0 {
> +			reg = <0>;
> +			dsi_in: endpoint {
> +				remote-endpoint = <&ltdc_ep1_out>;
> +			};
> +		};
> +
> +		port@1 {
> +			reg = <1>;
> +			dsi_out: endpoint {
> +				remote-endpoint = <&panel_in>;
> +			};
> +		};
> +	};
> +
> +	panel@0 {
> +		compatible = "orisetech,otm8009a";
> +		reg = <0>;
> +		reset-gpios = <&gpiod 8 GPIO_ACTIVE_LOW>;
> +		power-supply = <&v3v3>;
> +		status = "okay";
> +
> +		port {
> +			panel_in: endpoint {
> +				remote-endpoint = <&dsi_out>;
> +			};
> +		};
> +	};
> +};
> +
> +&ltdc {
> +	port {
> +		#address-cells = <1>;
> +		#size-cells = <0>;
> +
> +		ltdc_ep1_out: endpoint@1 {
> +			reg = <1>;
> +			remote-endpoint = <&dsi_in>;
> +		};
> +	};
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-644-100-x6-rpi7inch.dtso b/arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-644-100-x6-rpi7inch.dtso
> new file mode 100644
> index 0000000000000..cde2f8f68f86b
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-644-100-x6-rpi7inch.dtso
> @@ -0,0 +1,31 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
> +/*
> + * Copyright (C) 2020 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +&i2c1 {
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +
> +	touchscreen: touchscreen@38 {
> +	};
> +
> +	attiny: regulator@45 {
> +	};
> +};
> +
> +#include "stm32mp15xx-dhsom-overlay-panel-dsi-rpi7inch.dtsi"
> +
> +&ltdc {
> +	port {
> +		#address-cells = <1>;
> +		#size-cells = <0>;
> +
> +		ltdc_ep_out: endpoint@1 {
> +			reg = <1>;
> +			remote-endpoint = <&dsi_in>;
> +		};
> +	};
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-fdcan1-x6.dtso b/arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-fdcan1-x6.dtso
> new file mode 100644
> index 0000000000000..a9916aa8df752
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-fdcan1-x6.dtso
> @@ -0,0 +1,10 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
> +/*
> + * Copyright (C) 2020 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +&m_can1 {
> +	status = "okay";
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-fdcan2-x6.dtso b/arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-fdcan2-x6.dtso
> new file mode 100644
> index 0000000000000..c994ff0552272
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-fdcan2-x6.dtso
> @@ -0,0 +1,10 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
> +/*
> + * Copyright (C) 2020 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +&m_can2 {
> +	status = "okay";
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-i2c1-eeprom-x6.dtso b/arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-i2c1-eeprom-x6.dtso
> new file mode 100644
> index 0000000000000..1edfff973a815
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-i2c1-eeprom-x6.dtso
> @@ -0,0 +1,17 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
> +/*
> + * Copyright (C) 2020 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +&i2c1 {
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +
> +	eeprom@56 {
> +		compatible = "atmel,24c04";
> +		reg = <0x56>;
> +		pagesize = <16>;
> +	};
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-i2c2-eeprom-x6.dtso b/arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-i2c2-eeprom-x6.dtso
> new file mode 100644
> index 0000000000000..bb3db38e3e63c
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-i2c2-eeprom-x6.dtso
> @@ -0,0 +1,17 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
> +/*
> + * Copyright (C) 2020 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +&i2c2 {
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +
> +	eeprom@56 {
> +		compatible = "atmel,24c04";
> +		reg = <0x56>;
> +		pagesize = <16>;
> +	};
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-ov5640-x7.dtso b/arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-ov5640-x7.dtso
> new file mode 100644
> index 0000000000000..3056be6cd1962
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-ov5640-x7.dtso
> @@ -0,0 +1,89 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
> +/*
> + * Copyright (C) 2020 Marek Vasut
> + */
> +#include <dt-bindings/clock/stm32mp1-clks.h>
> +#include <dt-bindings/gpio/gpio.h>
> +
> +/dts-v1/;
> +/plugin/;
> +
> +&{/} {
> +	camera0_1v5_pwr: regulator-camera0-1v5 {
> +		compatible = "regulator-fixed";
> +		regulator-name = "camera0-1v5-reg";
> +		regulator-min-microvolt = <1500000>;
> +		regulator-max-microvolt = <1500000>;
> +		regulator-always-on;
> +	};
> +
> +	camera0_1v8_pwr: regulator-camera0-1v8 {
> +		compatible = "regulator-fixed";
> +		regulator-name = "camera0-1v8-reg";
> +		regulator-min-microvolt = <1800000>;
> +		regulator-max-microvolt = <1800000>;
> +		regulator-always-on;
> +	};
> +
> +	camera0_2v8_pwr: regulator-camera0-2v8 {
> +		compatible = "regulator-fixed";
> +		regulator-name = "camera0-2v8-reg";
> +		regulator-min-microvolt = <2800000>;
> +		regulator-max-microvolt = <2800000>;
> +		regulator-always-on;
> +	};
> +};
> +
> +&dcmi {
> +	status = "okay";
> +};
> +
> +&dcmi_0 {
> +	hsync-active = <0>;
> +	vsync-active = <0>;
> +	pclk-sample = <0>;
> +};
> +
> +&i2c2 {
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +
> +	camera@3c {
> +		compatible = "ovti,ov5640";
> +		reg = <0x3c>;
> +		clocks = <&rcc CK_MCO1>;
> +		clock-names = "xclk";
> +		pinctrl-names = "default", "sleep";
> +		pinctrl-0 = <&mco1_pins_a>;
> +		pinctrl-1 = <&mco1_sleep_pins_a>;
> +		assigned-clocks = <&rcc CK_MCO1>;
> +		assigned-clock-parents = <&rcc CK_HSE>;
> +		assigned-clock-rates = <24000000>;
> +		AVDD-supply = <&camera0_2v8_pwr>;
> +		DOVDD-supply = <&camera0_1v8_pwr>;
> +		DVDD-supply = <&camera0_1v5_pwr>;
> +		/* GPIO-J on the Dragonboard Dual-Leopard OV5640 board */
> +		powerdown-gpios = <&gpiob 5 GPIO_ACTIVE_HIGH>;
> +		/* GPIO-I on the Dragonboard Dual-Leopard OV5640 board */
> +		reset-gpios = <&gpioa 12 GPIO_ACTIVE_LOW>;
> +		rotation = <180>;
> +		status = "okay";
> +
> +		port {
> +			ov5640_0: endpoint {
> +				remote-endpoint = <&stmipi_0>;
> +				clock-lanes = <0>;
> +				data-lanes = <1 2>;
> +			};
> +		};
> +	};
> +};
> +
> +&stmipi {
> +	status = "okay";
> +};
> +
> +&stmipi_0 {
> +	data-lanes = <1 2>;
> +	remote-endpoint = <&ov5640_0>;
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-spi2-eeprom-x6.dtso b/arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-spi2-eeprom-x6.dtso
> new file mode 100644
> index 0000000000000..acfd25c5bbcd2
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-avenger96-overlay-spi2-eeprom-x6.dtso
> @@ -0,0 +1,24 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
> +/*
> + * Copyright (C) 2020 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +&spi2 {
> +	pinctrl-names = "default";
> +	pinctrl-0 = <&spi2_pins_a>;
> +	status = "okay";
> +	cs-gpios = <&gpioi 0 0>;
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +
> +	eeprom@0 {
> +		compatible = "microchip,25aa010a", "atmel,at25";
> +		reg = <0>;
> +		address-width = <8>;
> +		pagesize = <16>;
> +		size = <128>;
> +		spi-max-frequency = <5000000>;
> +	};
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-dhcom-drc02-overlay-wifi-rsi.dtso b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-drc02-overlay-wifi-rsi.dtso
> new file mode 100644
> index 0000000000000..aa79f95906f8c
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-drc02-overlay-wifi-rsi.dtso
> @@ -0,0 +1,10 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
> +/*
> + * Copyright (C) 2021 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +&sdmmc3 {
> +	broken-cd;
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-dhcom-overlay-panel-dpi-ch101olhlwh.dtsi b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-overlay-panel-dpi-ch101olhlwh.dtsi
> new file mode 100644
> index 0000000000000..be9eb1e11ecd2
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-overlay-panel-dpi-ch101olhlwh.dtsi
> @@ -0,0 +1,75 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
> +/*
> + * Copyright (C) 2021 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +#include "stm32mp15xx-dhcom-overlay-panel-dpi.dtsi"
> +
> +&{/} {
> +	lvds-encoder {
> +		compatible = "onnn,fin3385", "lvds-encoder";
> +		pclk-sample = <1>;
> +
> +		ports {
> +			#address-cells = <1>;
> +			#size-cells = <0>;
> +
> +			port@0 {
> +				reg = <0>;
> +
> +				lvds_bridge_in: endpoint {
> +					remote-endpoint = <&ltdc_dpi_out>;
> +				};
> +			};
> +
> +			port@1 {
> +				reg = <1>;
> +
> +				lvds_bridge_out: endpoint {
> +					remote-endpoint = <&panel_in>;
> +				};
> +			};
> +		};
> +	};
> +};
> +
> +&display_bl {
> +	pwms = <&pwm2 3 5000000 0>;
> +};
> +
> +&i2c5 {
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +
> +	ili251x@41 {
> +		compatible = "ilitek,ili251x";
> +		reg = <0x41>;
> +		interrupt-parent = <&gpioi>;
> +		interrupts = <2 IRQ_TYPE_EDGE_FALLING>;
> +		reset-gpios = <&gpiod 6 GPIO_ACTIVE_LOW>;
> +		touchscreen-size-x = <16384>;
> +		touchscreen-size-y = <9600>;
> +		touchscreen-inverted-x;
> +		touchscreen-inverted-y;
> +	};
> +
> +	eeprom@50 {
> +		compatible = "atmel,24c04";
> +		reg = <0x50>;
> +		pagesize = <16>;
> +	};
> +};
> +
> +&ltdc_dpi_out {
> +	remote-endpoint = <&lvds_bridge_in>;
> +};
> +
> +&panel {
> +	compatible = "chefree,ch101olhlwh-002";
> +};
> +
> +&panel_in {
> +	remote-endpoint = <&lvds_bridge_out>;
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-dhcom-overlay-panel-dpi.dtsi b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-overlay-panel-dpi.dtsi
> new file mode 100644
> index 0000000000000..41229ec680cc4
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-overlay-panel-dpi.dtsi
> @@ -0,0 +1,74 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
> +/*
> + * Copyright (C) 2021 Marek Vasut
> + */
> +#include <dt-bindings/gpio/gpio.h>
> +#include <dt-bindings/input/input.h>
> +#include <dt-bindings/interrupt-controller/arm-gic.h>
> +#include <dt-bindings/pwm/pwm.h>
> +
> +&{/} {
> +	display_bl: display-bl {
> +		compatible = "pwm-backlight";
> +		brightness-levels = <0 16 22 30 40 55 75 102 138 188 255>;
> +		default-brightness-level = <8>;
> +		enable-gpios = <&gpioi 0 GPIO_ACTIVE_HIGH>;
> +		power-supply = <&reg_panel_bl>;
> +		status = "okay";
> +	};
> +
> +	panel: panel {
> +		backlight = <&display_bl>;
> +		power-supply = <&reg_panel_bl>;
> +
> +		port {
> +			panel_in: endpoint {
> +			};
> +		};
> +	};
> +
> +	reg_panel_bl: regulator-panel-bl {
> +		compatible = "regulator-fixed";
> +		regulator-name = "panel_backlight";
> +		regulator-min-microvolt = <3300000>;
> +		regulator-max-microvolt = <3300000>;
> +		vin-supply = <&reg_panel_supply>;
> +	};
> +
> +	reg_panel_supply: regulator-panel-supply {
> +		compatible = "regulator-fixed";
> +		regulator-name = "panel_supply";
> +		regulator-min-microvolt = <24000000>;
> +		regulator-max-microvolt = <24000000>;
> +	};
> +};
> +
> +&timers2 {
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +	status = "okay";
> +
> +	pwm2: pwm {
> +		#pwm-cells = <3>;
> +		pinctrl-0 = <&pwm2_pins_a>;
> +		pinctrl-names = "default";
> +		status = "okay";
> +	};
> +
> +	timer@1 {
> +		reg = <1>;
> +		status = "okay";
> +	};
> +};
> +
> +&ltdc {
> +	pinctrl-names = "default", "sleep";
> +	pinctrl-0 = <&ltdc_pins_b>;
> +	pinctrl-1 = <&ltdc_sleep_pins_b>;
> +	status = "okay";
> +
> +	port {
> +		ltdc_dpi_out: endpoint {
> +		};
> +	};
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-460-200-x11.dtso b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-460-200-x11.dtso
> new file mode 100644
> index 0000000000000..161e401f5e21b
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-460-200-x11.dtso
> @@ -0,0 +1,27 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
> +/*
> + * Copyright (C) 2020 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +&fmc {
> +	#address-cells = <2>;
> +	#size-cells = <1>;
> +
> +	sram@3,0 {
> +		compatible = "mtd-ram";
> +		reg = <3 0x0 0x80000>;
> +		bank-width = <2>;
> +
> +		/* Timing values are in nS */
> +		st,fmc2-ebi-cs-mux-enable;
> +		st,fmc2-ebi-cs-transaction-type = <4>;
> +		st,fmc2-ebi-cs-buswidth = <16>;
> +		st,fmc2-ebi-cs-address-setup-ns = <6>;
> +		st,fmc2-ebi-cs-address-hold-ns = <6>;
> +		st,fmc2-ebi-cs-data-setup-ns = <127>;
> +		st,fmc2-ebi-cs-bus-turnaround-ns = <9>;
> +		st,fmc2-ebi-cs-data-hold-ns = <9>;
> +	};
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-497-200-x12.dtso b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-497-200-x12.dtso
> new file mode 100644
> index 0000000000000..1de2445450540
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-497-200-x12.dtso
> @@ -0,0 +1,24 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
> +/*
> + * Copyright (C) 2020 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +#include "stm32mp15xx-dhcom-overlay-panel-dpi.dtsi"
> +
> +&display_bl {
> +	pwms = <&pwm2 3 500000 PWM_POLARITY_INVERTED>;
> +};
> +
> +&ltdc_dpi_out {
> +	remote-endpoint = <&panel_in>;
> +};
> +
> +&panel {
> +	compatible = "dataimage,scf0700c48ggu18";
> +};
> +
> +&panel_in {
> +	remote-endpoint = <&ltdc_dpi_out>;
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-505-200-x12-ch101olhlwh.dtso b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-505-200-x12-ch101olhlwh.dtso
> new file mode 100644
> index 0000000000000..6ef9bcf527ad0
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-505-200-x12-ch101olhlwh.dtso
> @@ -0,0 +1,26 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
> +/*
> + * Copyright (C) 2020 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +#include "stm32mp15xx-dhcom-overlay-panel-dpi-ch101olhlwh.dtsi"
> +
> +&{/} {
> +	gpio-keys-polled {
> +		/* BUTTON1 GPIO-B conflicts with touchscreen reset */
> +		button-1 {
> +			/* Use status as /delete-node/ does not work in DTOs */
> +			status = "disabled";
> +		};
> +	};
> +
> +	led {
> +		/* LED7 GPIO-H conflicts with touchscreen IRQ */
> +		led-2 {
> +			/* Use status as /delete-node/ does not work in DTOs */
> +			status = "disabled";
> +		};
> +	};
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-531-100-x21.dtso b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-531-100-x21.dtso
> new file mode 100644
> index 0000000000000..ce291736abbb2
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-531-100-x21.dtso
> @@ -0,0 +1,35 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
> +/*
> + * Copyright (C) 2020 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +&i2c5 {
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +
> +	eeprom@56 {
> +		compatible = "atmel,24c04";
> +		reg = <0x56>;
> +		pagesize = <16>;
> +	};
> +};
> +
> +&spi1 {
> +	pinctrl-names = "default";
> +	pinctrl-0 = <&spi1_pins_a>;
> +	status = "okay";
> +	cs-gpios = <&gpioz 3 0>;
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +
> +	eeprom@0 {
> +		compatible = "microchip,25aa010a", "atmel,at25";
> +		reg = <0>;
> +		address-width = <8>;
> +		pagesize = <16>;
> +		size = <128>;
> +		spi-max-frequency = <5000000>;
> +	};
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-531-100-x22.dtso b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-531-100-x22.dtso
> new file mode 100644
> index 0000000000000..7e040b2d8f248
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-531-100-x22.dtso
> @@ -0,0 +1,19 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
> +/*
> + * Copyright (C) 2020 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +&i2c2 {
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +
> +	eeprom@56 {
> +		compatible = "atmel,24c04";
> +		reg = <0x56>;
> +		pagesize = <16>;
> +	};
> +};
> +
> +/* SPI2 is not connected on STM32MP1 DHCOM SoM */
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-560-200-x12.dtso b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-560-200-x12.dtso
> new file mode 100644
> index 0000000000000..a5cef9ba7dd2a
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-560-200-x12.dtso
> @@ -0,0 +1,66 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
> +/*
> + * Copyright (C) 2020 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +#include "stm32mp15xx-dhcom-overlay-panel-dpi.dtsi"
> +
> +&{/} {
> +	gpio-keys {
> +		/*
> +		 * The EXTi IRQ line 6 is shared with touchscreen IRQ,
> +		 * so operate button-1 as polled GPIO key.
> +		 */
> +		button-1 {
> +			/* Use status as /delete-node/ does not work in DTOs */
> +			status = "disabled";
> +		};
> +	};
> +
> +	gpio-keys-polled {
> +		button-1 {
> +			label = "TA2-GPIO-B";
> +			linux,code = <KEY_B>;
> +			gpios = <&gpiod 6 GPIO_ACTIVE_LOW>;
> +		};
> +	};
> +
> +	led {
> +		/* LED5 GPIO-E conflicts with touchscreen IRQ */
> +		led-0 {
> +			/* Use status as /delete-node/ does not work in DTOs */
> +			status = "disabled";
> +		};
> +	};
> +};
> +
> +&display_bl {
> +	pwms = <&pwm2 3 500000 PWM_POLARITY_INVERTED>;
> +};
> +
> +&i2c5 {
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +
> +	touchscreen@38 {
> +		compatible = "edt,edt-ft5406";
> +		reg = <0x38>;
> +		/* Touchscreen IRQ GPIO-E conflicts with LED5 GPIO */
> +		interrupt-parent = <&gpioc>;
> +		interrupts = <6 IRQ_TYPE_EDGE_FALLING>; /* GPIO E */
> +	};
> +};
> +
> +&ltdc_dpi_out {
> +	remote-endpoint = <&panel_in>;
> +};
> +
> +&panel {
> +	compatible = "edt,etm0700g0edh6";
> +};
> +
> +&panel_in {
> +	remote-endpoint = <&ltdc_dpi_out>;
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-638-100-x12-rpi7inch.dtso b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-638-100-x12-rpi7inch.dtso
> new file mode 100644
> index 0000000000000..ee8a2d1a7b87a
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-638-100-x12-rpi7inch.dtso
> @@ -0,0 +1,28 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
> +/*
> + * Copyright (C) 2020 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +&i2c5 {
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +
> +	touchscreen: touchscreen@38 {
> +	};
> +
> +	attiny: regulator@45 {
> +	};
> +};
> +
> +#include "stm32mp15xx-dhsom-overlay-panel-dsi-rpi7inch.dtsi"
> +
> +&ltdc {
> +	status = "okay";
> +	port {
> +		ltdc_ep_out: endpoint {
> +			remote-endpoint = <&dsi_in>;
> +		};
> +	};
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-672-100-x18.dtso b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-672-100-x18.dtso
> new file mode 100644
> index 0000000000000..41e473986189b
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2-overlay-672-100-x18.dtso
> @@ -0,0 +1,13 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
> +/*
> + * Copyright (C) 2020 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +&m_can2 {
> +	pinctrl-names = "default", "sleep";
> +	pinctrl-0 = <&m_can2_pins_a>;
> +	pinctrl-1 = <&m_can2_sleep_pins_a>;
> +	status = "okay";
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2.dtsi b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2.dtsi
> index 5c77202ee1966..0075d93911812 100644
> --- a/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2.dtsi
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2.dtsi
> @@ -13,15 +13,6 @@ clk_ext_audio_codec: clock-codec {
>   		clock-frequency = <24000000>;
>   	};
>   
> -	display_bl: display-bl {
> -		compatible = "pwm-backlight";
> -		pwms = <&pwm2 3 500000 PWM_POLARITY_INVERTED>;
> -		brightness-levels = <0 16 22 30 40 55 75 102 138 188 255>;
> -		default-brightness-level = <8>;
> -		enable-gpios = <&gpioi 0 GPIO_ACTIVE_HIGH>;
> -		power-supply = <&reg_panel_bl>;
> -	};
> -
>   	gpio-keys-polled {
>   		compatible = "gpio-keys-polled";
>   		poll-interval = <20>;
> @@ -75,7 +66,6 @@ led-0 {
>   			label = "green:led5";
>   			gpios = <&gpioc 6 GPIO_ACTIVE_HIGH>;
>   			default-state = "off";
> -			status = "disabled";
>   		};
>   
>   		led-1 {
> @@ -97,33 +87,6 @@ led-3 {
>   		};
>   	};
>   
> -	panel {
> -		compatible = "edt,etm0700g0edh6";
> -		backlight = <&display_bl>;
> -		power-supply = <&reg_panel_bl>;
> -
> -		port {
> -			lcd_panel_in: endpoint {
> -				remote-endpoint = <&lcd_display_out>;
> -			};
> -		};
> -	};
> -
> -	reg_panel_bl: regulator-panel-bl {
> -		compatible = "regulator-fixed";
> -		regulator-name = "panel_backlight";
> -		regulator-min-microvolt = <3300000>;
> -		regulator-max-microvolt = <3300000>;
> -		vin-supply = <&reg_panel_supply>;
> -	};
> -
> -	reg_panel_supply: regulator-panel-supply {
> -		compatible = "regulator-fixed";
> -		regulator-name = "panel_supply";
> -		regulator-min-microvolt = <24000000>;
> -		regulator-max-microvolt = <24000000>;
> -	};
> -
>   	sound {
>   		compatible = "audio-graph-card";
>   		widgets = "Headphone", "Headphone Jack",
> @@ -188,26 +151,6 @@ sgtl5000_rx_endpoint: endpoint@1 {
>   		};
>   
>   	};
> -
> -	touchscreen@38 {
> -		compatible = "edt,edt-ft5406";
> -		reg = <0x38>;
> -		interrupt-parent = <&gpioc>;
> -		interrupts = <6 IRQ_TYPE_EDGE_FALLING>; /* GPIO E */
> -	};
> -};
> -
> -&ltdc {
> -	pinctrl-names = "default", "sleep";
> -	pinctrl-0 = <&ltdc_pins_b>;
> -	pinctrl-1 = <&ltdc_sleep_pins_b>;
> -	status = "okay";
> -
> -	port {
> -		lcd_display_out: endpoint {
> -			remote-endpoint = <&lcd_panel_in>;
> -		};
> -	};
>   };
>   
>   &sai2 {
> @@ -259,21 +202,6 @@ sai2b_endpoint: endpoint {
>   	};
>   };
>   
> -&timers2 {
> -	/* spare dmas for other usage (un-delete to enable pwm capture) */
> -	/delete-property/dmas;
> -	/delete-property/dma-names;
> -	status = "okay";
> -	pwm2: pwm {
> -		pinctrl-0 = <&pwm2_pins_a>;
> -		pinctrl-names = "default";
> -		status = "okay";
> -	};
> -	timer@1 {
> -		status = "okay";
> -	};
> -};
> -
>   &usart3 {
>   	pinctrl-names = "default";
>   	pinctrl-0 = <&usart3_pins_a>;
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-dhcom-picoitx-overlay-548-200-x2-mi0700s4t-6.dtso b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-picoitx-overlay-548-200-x2-mi0700s4t-6.dtso
> new file mode 100644
> index 0000000000000..c462c6a08833d
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-picoitx-overlay-548-200-x2-mi0700s4t-6.dtso
> @@ -0,0 +1,35 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
> +/*
> + * Copyright (C) 2021 Andreas Geisreiter <ageisreiter@dh-electronics.com>
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +#include "stm32mp15xx-dhcom-overlay-panel-dpi.dtsi"
> +
> +&display_bl {
> +	pwms = <&pwm2 3 10000000 0>;
> +};
> +
> +&i2c5 {
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +
> +	eeprom@50 {
> +		compatible = "atmel,24c04";
> +		reg = <0x50>;
> +		pagesize = <16>;
> +	};
> +};
> +
> +&ltdc_dpi_out {
> +	remote-endpoint = <&panel_in>;
> +};
> +
> +&panel {
> +	compatible = "multi-inno,mi0700s4t-6";
> +};
> +
> +&panel_in {
> +	remote-endpoint = <&ltdc_dpi_out>;
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-dhcom-picoitx-overlay-553-100-x2-tst043015cmhx.dtso b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-picoitx-overlay-553-100-x2-tst043015cmhx.dtso
> new file mode 100644
> index 0000000000000..06338b7f7b679
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-picoitx-overlay-553-100-x2-tst043015cmhx.dtso
> @@ -0,0 +1,35 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
> +/*
> + * Copyright (C) 2023 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +#include "stm32mp15xx-dhcom-overlay-panel-dpi.dtsi"
> +
> +&display_bl {
> +	pwms = <&pwm2 3 10000000 0>;
> +};
> +
> +&i2c5 {
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +
> +	eeprom@50 {
> +		compatible = "atmel,24c04";
> +		reg = <0x50>;
> +		pagesize = <16>;
> +	};
> +};
> +
> +&ltdc_dpi_out {
> +	remote-endpoint = <&panel_in>;
> +};
> +
> +&panel {
> +	compatible = "team-source-display,tst043015cmhx";
> +};
> +
> +&panel_in {
> +	remote-endpoint = <&ltdc_dpi_out>;
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-dhcom-picoitx-overlay-626-100-x2-ch101olhlwh.dtso b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-picoitx-overlay-626-100-x2-ch101olhlwh.dtso
> new file mode 100644
> index 0000000000000..bf5c1f6eece0d
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-picoitx-overlay-626-100-x2-ch101olhlwh.dtso
> @@ -0,0 +1,8 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
> +/*
> + * Copyright (C) 2020 Marek Vasut
> + */
> +/dts-v1/;
> +/plugin/;
> +
> +#include "stm32mp15xx-dhcom-overlay-panel-dpi-ch101olhlwh.dtsi"
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-dhcor-avenger96.dtsi b/arch/arm/boot/dts/st/stm32mp15xx-dhcor-avenger96.dtsi
> index aceeff6c38ba1..85d93ddfa12a1 100644
> --- a/arch/arm/boot/dts/st/stm32mp15xx-dhcor-avenger96.dtsi
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-dhcor-avenger96.dtsi
> @@ -258,15 +258,9 @@ &i2c2 {	/* X6 I2C2 */
>   &i2c4 {
>   	stmipi: stmipi@14 {
>   		compatible = "st,st-mipid02";
> -		pinctrl-names = "default", "sleep";
> -		pinctrl-0 = <&mco1_pins_a>;
> -		pinctrl-1 = <&mco1_sleep_pins_a>;
>   		reg = <0x14>;
>   		clocks = <&rcc CK_MCO1>;
>   		clock-names = "xclk";
> -		assigned-clocks = <&rcc CK_MCO1>;
> -		assigned-clock-parents = <&rcc CK_HSE>;
> -		assigned-clock-rates = <24000000>;
>   		VDDE-supply = <&v1v8>;
>   		VDDIN-supply = <&v1v8>;
>   		reset-gpios = <&gpioz 0 GPIO_ACTIVE_LOW>;
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-dhsom-overlay-panel-dsi-rpi7inch.dtsi b/arch/arm/boot/dts/st/stm32mp15xx-dhsom-overlay-panel-dsi-rpi7inch.dtsi
> new file mode 100644
> index 0000000000000..518c269a1dba1
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-dhsom-overlay-panel-dsi-rpi7inch.dtsi
> @@ -0,0 +1,97 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
> +/*
> + * Copyright (C) 2021 Marek Vasut
> + */
> +#include <dt-bindings/gpio/gpio.h>
> +
> +&{/} {
> +	panel {
> +		compatible = "powertip,ph800480t013-idf02";
> +		backlight = <&attiny>;
> +		power-supply = <&attiny>;
> +
> +		port {
> +			panel_in: endpoint {
> +				remote-endpoint = <&bridge_out>;
> +			};
> +		};
> +	};
> +};
> +
> +&attiny {
> +	compatible = "raspberrypi,7inch-touchscreen-panel-regulator";
> +	gpio-controller;
> +	#gpio-cells = <2>;
> +	reg = <0x45>;
> +};
> +
> +&dsi {
> +	#address-cells = <1>;
> +	#size-cells = <0>;
> +
> +	phy-dsi-supply = <&reg18>;
> +	status = "okay";
> +
> +	bridge@0 {
> +		compatible = "toshiba,tc358762";
> +		reg = <0>;
> +		reset-gpios = <&attiny 0 GPIO_ACTIVE_HIGH>;
> +		vddc-supply = <&attiny>;
> +		status = "okay";
> +
> +		ports {
> +			#address-cells = <1>;
> +			#size-cells = <0>;
> +
> +			port@0 {
> +				reg = <0>;
> +				bridge_in: endpoint {
> +					remote-endpoint = <&dsi_out>;
> +				};
> +			};
> +
> +			port@1 {
> +				reg = <1>;
> +				bridge_out: endpoint {
> +					remote-endpoint = <&panel_in>;
> +				};
> +			};
> +		};
> +	};
> +
> +	ports {
> +		#address-cells = <1>;
> +		#size-cells = <0>;
> +
> +		port@0 {
> +			reg = <0>;
> +			dsi_in: endpoint {
> +				remote-endpoint = <&ltdc_ep_out>;
> +			};
> +		};
> +
> +		port@1 {
> +			reg = <1>;
> +			dsi_out: endpoint {
> +				remote-endpoint = <&bridge_in>;
> +			};
> +		};
> +	};
> +};
> +
> +&touchscreen {
> +	compatible = "edt,edt-ft5406";
> +	reg = <0x38>;
> +	reset-gpios = <&attiny 1 GPIO_ACTIVE_LOW>;
> +	/*
> +	 * Disabled, since the IRQ line is not on
> +	 * the FPC cable, so we cannot get touch
> +	 * IRQs unless its connected otherwise. In
> +	 * that case, add entry like this one and
> +	 * enable below.
> +	 *
> +	 * interrupt-parent = <&gpiog>;
> +	 * interrupts = <2 IRQ_TYPE_EDGE_FALLING>;
> +	 */
> +	status = "disabled";
> +};

_______________________________________________
Linux-stm32 mailing list
Linux-stm32@st-md-mailman.stormreply.com
https://st-md-mailman.stormreply.com/mailman/listinfo/linux-stm32
