5 14 fd01 4 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (generate15.4.vcd) 2 -o (generate15.4.cdd) 2 -v (generate15.4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 generate15.4.v 8 41 1
2 1 25 25 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 a 1 13 107000b 1 0 3 0 4 17 0 f 0 0 0 0
1 b 2 14 107000b 1 0 3 0 4 17 0 f 0 3 4 0
1 c 3 15 6000b 1 0 4 0 5 17 1f 1f 0 1 0 0
1 FOO1 4 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 FOO2 5 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
4 1 1 0 0
3 1 main.u$1 "main.u$1" 0 generate15.4.v 25 30 1
2 2 26 26 50008 1 0 61008 0 0 4 16 8 0
2 3 26 26 10001 0 1 1410 0 0 4 1 a
2 4 26 26 10008 1 37 1a 2 3
2 5 27 27 50008 1 0 61008 0 0 4 16 4 0
2 6 27 27 10001 0 1 1410 0 0 4 1 b
2 7 27 27 10008 1 37 1a 5 6
2 8 28 28 90009 1 0 1008 0 0 32 48 5 0
2 9 28 28 80009 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 29 29 50008 1 0 61008 0 0 4 16 3 0
2 11 29 29 10001 0 1 1410 0 0 4 1 b
2 12 29 29 10008 1 37 1a 10 11
4 12 0 0 0
4 9 0 12 0
4 7 0 9 9
4 4 11 7 7
3 1 main.u$2 "main.u$2" 0 generate15.4.v 32 39 1
3 1 main.u$0 "main.u$0" 0 generate15.4.v 20 22 1
2 13 21 21 e000e 0 1 1410 0 0 5 1 c
2 14 21 21 120012 1 1 1008 0 0 4 1 a
2 15 21 21 160016 2 1 1008 0 0 4 1 b
2 16 21 21 120016 2 7 1208 15 14 5 18 0 1f 17 7 8 0
2 17 21 21 e0016 3 35 a 16 13
4 17 f 17 17
