# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do proj01_phi_equipe0_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/somador_de_1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:13 on Sep 28,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/somador_de_1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity somador_de_1bit
# -- Compiling architecture comportamento of somador_de_1bit
# End time: 23:34:13 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/seleciona_operacao.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:13 on Sep 28,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/seleciona_operacao.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity seleciona_operacao
# -- Compiling architecture comportamento of seleciona_operacao
# ** Warning: C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/seleciona_operacao.vhd(21): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 23:34:13 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/main.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:13 on Sep 28,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/main.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity main
# -- Compiling architecture comportamento of main
# End time: 23:34:13 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:13 on Sep 28,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture test of testbench
# End time: 23:34:13 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.testbench
# vsim work.testbench 
# Start time: 23:34:24 on Sep 28,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(test)
# Loading work.main(comportamento)
# Loading work.somador_de_1bit(comportamento)
# Loading work.seleciona_operacao(comportamento)
add wave -position insertpoint  \
sim:/testbench/input_a \
sim:/testbench/input_b \
sim:/testbench/result \
sim:/testbench/sel_somasub \
sim:/testbench/clock
restart
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 0  Instance: /testbench
# End time: 23:37:07 on Sep 28,2022, Elapsed time: 0:02:43
# Errors: 0, Warnings: 1
