<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1226pt" height="782pt"
 viewBox="0.00 0.00 1226.00 782.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 778)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-778 1222,-778 1222,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1198,-8 1198,-8 1204,-8 1210,-14 1210,-20 1210,-20 1210,-754 1210,-754 1210,-760 1204,-766 1198,-766 1198,-766 20,-766 20,-766 14,-766 8,-760 8,-754 8,-754 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="609" y="-750.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="609" y="-735.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:1073741824&#10;memories=board.memory.mem_ctrl.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1190,-16 1190,-16 1196,-16 1202,-22 1202,-28 1202,-28 1202,-708 1202,-708 1202,-714 1196,-720 1190,-720 1190,-720 28,-720 28,-720 22,-720 16,-714 16,-708 16,-708 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="609" y="-704.8" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="609" y="-689.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M284,-314C284,-314 1182,-314 1182,-314 1188,-314 1194,-320 1194,-326 1194,-326 1194,-662 1194,-662 1194,-668 1188,-674 1182,-674 1182,-674 284,-674 284,-674 278,-674 272,-668 272,-662 272,-662 272,-326 272,-326 272,-320 278,-314 284,-314"/>
<text text-anchor="middle" x="733" y="-658.8" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="733" y="-643.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPU</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_cores</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M292,-322C292,-322 1174,-322 1174,-322 1180,-322 1186,-328 1186,-334 1186,-334 1186,-616 1186,-616 1186,-622 1180,-628 1174,-628 1174,-628 292,-628 292,-628 286,-628 280,-622 280,-616 280,-616 280,-334 280,-334 280,-328 286,-322 292,-322"/>
<text text-anchor="middle" x="733" y="-612.8" font-family="Arial" font-size="14.00" fill="#000000">cores </text>
<text text-anchor="middle" x="733" y="-597.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPUStdCore</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_cores_core</title>
<g id="a_clust8"><a xlink:title="LFSTSize=1024&#10;LQEntries=128&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=128&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=board.processor.cores.core.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=2&#10;cpu_id=&#45;1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=2&#10;decoder=board.processor.cores.core.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=2&#10;forwardComSize=5&#10;fuPool=board.processor.cores.core.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=board.processor.cores.core.interrupts&#10;isa=board.processor.cores.core.isa&#10;issueToExecuteDelay=1&#10;issueWidth=2&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores.core.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=300&#10;&#10;umPhysFloatRegs=60&#10;&#10;umPhysIntRegs=60&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=4&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=2&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores.core.tracer&#10;trapLatency=13&#10;wbWidth=2&#10;workload=board.processor.cores.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M300,-330C300,-330 1166,-330 1166,-330 1172,-330 1178,-336 1178,-342 1178,-342 1178,-570 1178,-570 1178,-576 1172,-582 1166,-582 1166,-582 300,-582 300,-582 294,-582 288,-576 288,-570 288,-570 288,-342 288,-342 288,-336 294,-330 300,-330"/>
<text text-anchor="middle" x="733" y="-566.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="733" y="-551.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPUCore</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_board_processor_cores_core_mmu</title>
<g id="a_clust9"><a xlink:title="dtb=board.processor.cores.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M824,-338C824,-338 1158,-338 1158,-338 1164,-338 1170,-344 1170,-350 1170,-350 1170,-524 1170,-524 1170,-530 1164,-536 1158,-536 1158,-536 824,-536 824,-536 818,-536 812,-530 812,-524 812,-524 812,-350 812,-350 812,-344 818,-338 824,-338"/>
<text text-anchor="middle" x="991" y="-520.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="991" y="-505.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb</title>
<g id="a_clust10"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M832,-346C832,-346 975,-346 975,-346 981,-346 987,-352 987,-358 987,-358 987,-478 987,-478 987,-484 981,-490 975,-490 975,-490 832,-490 832,-490 826,-490 820,-484 820,-478 820,-478 820,-358 820,-358 820,-352 826,-346 832,-346"/>
<text text-anchor="middle" x="903.5" y="-474.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="903.5" y="-459.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M840,-354C840,-354 967,-354 967,-354 973,-354 979,-360 979,-366 979,-366 979,-432 979,-432 979,-438 973,-444 967,-444 967,-444 840,-444 840,-444 834,-444 828,-438 828,-432 828,-432 828,-366 828,-366 828,-360 834,-354 840,-354"/>
<text text-anchor="middle" x="903.5" y="-428.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="903.5" y="-413.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb</title>
<g id="a_clust13"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1007,-346C1007,-346 1150,-346 1150,-346 1156,-346 1162,-352 1162,-358 1162,-358 1162,-478 1162,-478 1162,-484 1156,-490 1150,-490 1150,-490 1007,-490 1007,-490 1001,-490 995,-484 995,-478 995,-478 995,-358 995,-358 995,-352 1001,-346 1007,-346"/>
<text text-anchor="middle" x="1078.5" y="-474.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1078.5" y="-459.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust14" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb_walker</title>
<g id="a_clust14"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1015,-354C1015,-354 1142,-354 1142,-354 1148,-354 1154,-360 1154,-366 1154,-366 1154,-432 1154,-432 1154,-438 1148,-444 1142,-444 1142,-444 1015,-444 1015,-444 1009,-444 1003,-438 1003,-432 1003,-432 1003,-366 1003,-366 1003,-360 1009,-354 1015,-354"/>
<text text-anchor="middle" x="1078.5" y="-428.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1078.5" y="-413.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust122" class="cluster">
<title>cluster_board_processor_cores_core_interrupts</title>
<g id="a_clust122"><a xlink:title="clk_domain=board.processor.cores.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M308,-354C308,-354 586,-354 586,-354 592,-354 598,-360 598,-366 598,-366 598,-432 598,-432 598,-438 592,-444 586,-444 586,-444 308,-444 308,-444 302,-444 296,-438 296,-432 296,-432 296,-366 296,-366 296,-360 302,-354 308,-354"/>
<text text-anchor="middle" x="447" y="-428.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="447" y="-413.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust124" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust124"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M136,-346C136,-346 252,-346 252,-346 258,-346 264,-352 264,-358 264,-358 264,-478 264,-478 264,-484 258,-490 252,-490 252,-490 136,-490 136,-490 130,-490 124,-484 124,-478 124,-478 124,-358 124,-358 124,-352 130,-346 136,-346"/>
<text text-anchor="middle" x="194" y="-474.8" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="194" y="-459.8" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust125" class="cluster">
<title>cluster_board_memory_mem_ctrl</title>
<g id="a_clust125"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M191,-354C191,-354 244,-354 244,-354 250,-354 256,-360 256,-366 256,-366 256,-432 256,-432 256,-438 250,-444 244,-444 244,-444 191,-444 191,-444 185,-444 179,-438 179,-432 179,-432 179,-366 179,-366 179,-360 185,-354 191,-354"/>
<text text-anchor="middle" x="217.5" y="-428.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="217.5" y="-413.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust129" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust129"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M78,-24C78,-24 1182,-24 1182,-24 1188,-24 1194,-30 1194,-36 1194,-36 1194,-294 1194,-294 1194,-300 1188,-306 1182,-306 1182,-306 78,-306 78,-306 72,-306 66,-300 66,-294 66,-294 66,-36 66,-36 66,-30 72,-24 78,-24"/>
<text text-anchor="middle" x="630" y="-290.8" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="630" y="-275.8" font-family="Arial" font-size="14.00" fill="#000000">: PrivateL1CacheHierarchy</text>
</a>
</g>
</g>
<g id="clust130" class="cluster">
<title>cluster_board_cache_hierarchy_membus</title>
<g id="a_clust130"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=board.cache_hierarchy.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=board&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M86,-32C86,-32 398,-32 398,-32 404,-32 410,-38 410,-44 410,-44 410,-248 410,-248 410,-254 404,-260 398,-260 398,-260 86,-260 86,-260 80,-260 74,-254 74,-248 74,-248 74,-44 74,-44 74,-38 80,-32 86,-32"/>
<text text-anchor="middle" x="242" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="242" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust133" class="cluster">
<title>cluster_board_cache_hierarchy_membus_badaddr_responder</title>
<g id="a_clust133"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=board&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M94,-40C94,-40 208,-40 208,-40 214,-40 220,-46 220,-52 220,-52 220,-118 220,-118 220,-124 214,-130 208,-130 208,-130 94,-130 94,-130 88,-130 82,-124 82,-118 82,-118 82,-52 82,-52 82,-46 88,-40 94,-40"/>
<text text-anchor="middle" x="151" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="151" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust135" class="cluster">
<title>cluster_board_cache_hierarchy_l1icaches</title>
<g id="a_clust135"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1icaches.power_state&#10;prefetcher=board.cache_hierarchy.l1icaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1icaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1icaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M430,-40C430,-40 592,-40 592,-40 598,-40 604,-46 604,-52 604,-52 604,-118 604,-118 604,-124 598,-130 592,-130 592,-130 430,-130 430,-130 424,-130 418,-124 418,-118 418,-118 418,-52 418,-52 418,-46 424,-40 430,-40"/>
<text text-anchor="middle" x="511" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1icaches </text>
<text text-anchor="middle" x="511" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust145" class="cluster">
<title>cluster_board_cache_hierarchy_l1dcaches</title>
<g id="a_clust145"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1dcaches.power_state&#10;prefetcher=board.cache_hierarchy.l1dcaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1dcaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1dcaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M624,-40C624,-40 786,-40 786,-40 792,-40 798,-46 798,-52 798,-52 798,-118 798,-118 798,-124 792,-130 786,-130 786,-130 624,-130 624,-130 618,-130 612,-124 612,-118 612,-118 612,-52 612,-52 612,-46 618,-40 624,-40"/>
<text text-anchor="middle" x="705" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1dcaches </text>
<text text-anchor="middle" x="705" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust155" class="cluster">
<title>cluster_board_cache_hierarchy_iptw_caches</title>
<g id="a_clust155"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.iptw_caches.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.iptw_caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.iptw_caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M818,-40C818,-40 980,-40 980,-40 986,-40 992,-46 992,-52 992,-52 992,-118 992,-118 992,-124 986,-130 980,-130 980,-130 818,-130 818,-130 812,-130 806,-124 806,-118 806,-118 806,-52 806,-52 806,-46 812,-40 818,-40"/>
<text text-anchor="middle" x="899" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_caches </text>
<text text-anchor="middle" x="899" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust161" class="cluster">
<title>cluster_board_cache_hierarchy_dptw_caches</title>
<g id="a_clust161"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.dptw_caches.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.dptw_caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.dptw_caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M1012,-40C1012,-40 1174,-40 1174,-40 1180,-40 1186,-46 1186,-52 1186,-52 1186,-118 1186,-118 1186,-124 1180,-130 1174,-130 1174,-130 1012,-130 1012,-130 1006,-130 1000,-124 1000,-118 1000,-118 1000,-52 1000,-52 1000,-46 1006,-40 1012,-40"/>
<text text-anchor="middle" x="1093" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_caches </text>
<text text-anchor="middle" x="1093" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<!-- board_system_port -->
<g id="node1" class="node">
<title>board_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M103.5,-398C103.5,-398 36.5,-398 36.5,-398 30.5,-398 24.5,-392 24.5,-386 24.5,-386 24.5,-374 24.5,-374 24.5,-368 30.5,-362 36.5,-362 36.5,-362 103.5,-362 103.5,-362 109.5,-362 115.5,-368 115.5,-374 115.5,-374 115.5,-386 115.5,-386 115.5,-392 109.5,-398 103.5,-398"/>
<text text-anchor="middle" x="70" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports -->
<g id="node10" class="node">
<title>board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M254,-214C254,-214 170,-214 170,-214 164,-214 158,-208 158,-202 158,-202 158,-190 158,-190 158,-184 164,-178 170,-178 170,-178 254,-178 254,-178 260,-178 266,-184 266,-190 266,-190 266,-202 266,-202 266,-208 260,-214 254,-214"/>
<text text-anchor="middle" x="212" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M91.79,-361.94C108.67,-348.04 131.97,-327.29 149,-306 169.78,-280.01 188.13,-246.38 199.58,-223.39"/>
<polygon fill="black" stroke="black" points="202.81,-224.76 204.06,-214.24 196.52,-221.69 202.81,-224.76"/>
</g>
<!-- board_processor_cores_core_icache_port -->
<g id="node2" class="node">
<title>board_processor_cores_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M682,-398C682,-398 620,-398 620,-398 614,-398 608,-392 608,-386 608,-386 608,-374 608,-374 608,-368 614,-362 620,-362 620,-362 682,-362 682,-362 688,-362 694,-368 694,-374 694,-374 694,-386 694,-386 694,-392 688,-398 682,-398"/>
<text text-anchor="middle" x="651" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1icaches_cpu_side -->
<g id="node14" class="node">
<title>board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M583.5,-84C583.5,-84 536.5,-84 536.5,-84 530.5,-84 524.5,-78 524.5,-72 524.5,-72 524.5,-60 524.5,-60 524.5,-54 530.5,-48 536.5,-48 536.5,-48 583.5,-48 583.5,-48 589.5,-48 595.5,-54 595.5,-60 595.5,-60 595.5,-72 595.5,-72 595.5,-78 589.5,-84 583.5,-84"/>
<text text-anchor="middle" x="560" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="none" stroke="black" d="M645.98,-361.78C630.94,-310.22 586.17,-156.74 567.9,-94.09"/>
<polygon fill="black" stroke="black" points="571.17,-92.79 565.01,-84.17 564.45,-94.75 571.17,-92.79"/>
</g>
<!-- board_processor_cores_core_dcache_port -->
<g id="node3" class="node">
<title>board_processor_cores_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M791.5,-398C791.5,-398 724.5,-398 724.5,-398 718.5,-398 712.5,-392 712.5,-386 712.5,-386 712.5,-374 712.5,-374 712.5,-368 718.5,-362 724.5,-362 724.5,-362 791.5,-362 791.5,-362 797.5,-362 803.5,-368 803.5,-374 803.5,-374 803.5,-386 803.5,-386 803.5,-392 797.5,-398 791.5,-398"/>
<text text-anchor="middle" x="758" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="node16" class="node">
<title>board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M777.5,-84C777.5,-84 730.5,-84 730.5,-84 724.5,-84 718.5,-78 718.5,-72 718.5,-72 718.5,-60 718.5,-60 718.5,-54 724.5,-48 730.5,-48 730.5,-48 777.5,-48 777.5,-48 783.5,-48 789.5,-54 789.5,-60 789.5,-60 789.5,-72 789.5,-72 789.5,-78 783.5,-84 777.5,-84"/>
<text text-anchor="middle" x="754" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="edge3" class="edge">
<title>board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="none" stroke="black" d="M757.78,-361.78C757.12,-310.32 755.16,-157.37 754.35,-94.48"/>
<polygon fill="black" stroke="black" points="757.85,-94.12 754.22,-84.17 750.85,-94.21 757.85,-94.12"/>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>board_processor_cores_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M959,-398C959,-398 929,-398 929,-398 923,-398 917,-392 917,-386 917,-386 917,-374 917,-374 917,-368 923,-362 929,-362 929,-362 959,-362 959,-362 965,-362 971,-368 971,-374 971,-374 971,-386 971,-386 971,-392 965,-398 959,-398"/>
<text text-anchor="middle" x="944" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_iptw_caches_cpu_side -->
<g id="node18" class="node">
<title>board_cache_hierarchy_iptw_caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M971.5,-84C971.5,-84 924.5,-84 924.5,-84 918.5,-84 912.5,-78 912.5,-72 912.5,-72 912.5,-60 912.5,-60 912.5,-54 918.5,-48 924.5,-48 924.5,-48 971.5,-48 971.5,-48 977.5,-48 983.5,-54 983.5,-60 983.5,-60 983.5,-72 983.5,-72 983.5,-78 977.5,-84 971.5,-84"/>
<text text-anchor="middle" x="948" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches_cpu_side -->
<g id="edge4" class="edge">
<title>board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches_cpu_side</title>
<path fill="none" stroke="black" d="M944.22,-361.78C944.88,-310.32 946.84,-157.37 947.65,-94.48"/>
<polygon fill="black" stroke="black" points="951.15,-94.21 947.78,-84.17 944.15,-94.12 951.15,-94.21"/>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>board_processor_cores_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1134,-398C1134,-398 1104,-398 1104,-398 1098,-398 1092,-392 1092,-386 1092,-386 1092,-374 1092,-374 1092,-368 1098,-362 1104,-362 1104,-362 1134,-362 1134,-362 1140,-362 1146,-368 1146,-374 1146,-374 1146,-386 1146,-386 1146,-392 1140,-398 1134,-398"/>
<text text-anchor="middle" x="1119" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_dptw_caches_cpu_side -->
<g id="node20" class="node">
<title>board_cache_hierarchy_dptw_caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1165.5,-84C1165.5,-84 1118.5,-84 1118.5,-84 1112.5,-84 1106.5,-78 1106.5,-72 1106.5,-72 1106.5,-60 1106.5,-60 1106.5,-54 1112.5,-48 1118.5,-48 1118.5,-48 1165.5,-48 1165.5,-48 1171.5,-48 1177.5,-54 1177.5,-60 1177.5,-60 1177.5,-72 1177.5,-72 1177.5,-78 1171.5,-84 1165.5,-84"/>
<text text-anchor="middle" x="1142" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches_cpu_side -->
<g id="edge5" class="edge">
<title>board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches_cpu_side</title>
<path fill="none" stroke="black" d="M1120.27,-361.78C1124.06,-310.32 1135.34,-157.37 1139.97,-94.48"/>
<polygon fill="black" stroke="black" points="1143.49,-94.4 1140.73,-84.17 1136.51,-93.88 1143.49,-94.4"/>
</g>
<!-- board_processor_cores_core_interrupts_int_requestor -->
<g id="node6" class="node">
<title>board_processor_cores_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M387.5,-398C387.5,-398 316.5,-398 316.5,-398 310.5,-398 304.5,-392 304.5,-386 304.5,-386 304.5,-374 304.5,-374 304.5,-368 310.5,-362 316.5,-362 316.5,-362 387.5,-362 387.5,-362 393.5,-362 399.5,-368 399.5,-374 399.5,-374 399.5,-386 399.5,-386 399.5,-392 393.5,-398 387.5,-398"/>
<text text-anchor="middle" x="352" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge6" class="edge">
<title>board_processor_cores_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M330.8,-361.84C314.36,-347.89 291.66,-327.11 275,-306 254.39,-279.88 236.01,-246.27 224.5,-223.33"/>
<polygon fill="black" stroke="black" points="227.56,-221.62 220,-214.2 221.28,-224.71 227.56,-221.62"/>
</g>
<!-- board_processor_cores_core_interrupts_int_responder -->
<g id="node7" class="node">
<title>board_processor_cores_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M577.5,-398C577.5,-398 502.5,-398 502.5,-398 496.5,-398 490.5,-392 490.5,-386 490.5,-386 490.5,-374 490.5,-374 490.5,-368 496.5,-362 502.5,-362 502.5,-362 577.5,-362 577.5,-362 583.5,-362 589.5,-368 589.5,-374 589.5,-374 589.5,-386 589.5,-386 589.5,-392 583.5,-398 577.5,-398"/>
<text text-anchor="middle" x="540" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_cache_hierarchy_membus_mem_side_ports -->
<g id="node11" class="node">
<title>board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M390,-214C390,-214 296,-214 296,-214 290,-214 284,-208 284,-202 284,-202 284,-190 284,-190 284,-184 290,-178 296,-178 296,-178 390,-178 390,-178 396,-178 402,-184 402,-190 402,-190 402,-202 402,-202 402,-208 396,-214 390,-214"/>
<text text-anchor="middle" x="343" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_processor_cores_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge7" class="edge">
<title>board_processor_cores_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M518.81,-354.15C507.88,-341.73 494.12,-326.69 481,-314 441.93,-276.23 392.64,-236.08 364.79,-214.01"/>
<polygon fill="black" stroke="black" points="516.33,-356.64 525.54,-361.88 521.61,-352.04 516.33,-356.64"/>
</g>
<!-- board_processor_cores_core_interrupts_pio -->
<g id="node8" class="node">
<title>board_processor_cores_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M460,-398C460,-398 430,-398 430,-398 424,-398 418,-392 418,-386 418,-386 418,-374 418,-374 418,-368 424,-362 430,-362 430,-362 460,-362 460,-362 466,-362 472,-368 472,-374 472,-374 472,-386 472,-386 472,-392 466,-398 460,-398"/>
<text text-anchor="middle" x="445" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge8" class="edge">
<title>board_processor_cores_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M430.62,-352.92C424.05,-341.04 416.15,-326.79 409,-314 389.09,-278.38 365.56,-236.78 352.66,-214.03"/>
<polygon fill="black" stroke="black" points="427.66,-354.81 435.56,-361.87 433.79,-351.43 427.66,-354.81"/>
</g>
<!-- board_memory_mem_ctrl_port -->
<g id="node9" class="node">
<title>board_memory_mem_ctrl_port</title>
<path fill="#7f7c77" stroke="#000000" d="M236,-398C236,-398 206,-398 206,-398 200,-398 194,-392 194,-386 194,-386 194,-374 194,-374 194,-368 200,-362 206,-362 206,-362 236,-362 236,-362 242,-362 248,-368 248,-374 248,-374 248,-386 248,-386 248,-392 242,-398 236,-398"/>
<text text-anchor="middle" x="221" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge9" class="edge">
<title>board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M240.44,-353.75C250.95,-339.86 263.99,-322.19 275,-306 296.58,-274.28 319.86,-235.98 332.81,-214.26"/>
<polygon fill="black" stroke="black" points="237.53,-351.8 234.27,-361.87 243.11,-356.03 237.53,-351.8"/>
</g>
<!-- board_cache_hierarchy_l1icaches_mem_side -->
<g id="node15" class="node">
<title>board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M494,-84C494,-84 438,-84 438,-84 432,-84 426,-78 426,-72 426,-72 426,-60 426,-60 426,-54 432,-48 438,-48 438,-48 494,-48 494,-48 500,-48 506,-54 506,-60 506,-60 506,-72 506,-72 506,-78 500,-84 494,-84"/>
<text text-anchor="middle" x="466" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side -->
<g id="edge10" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="none" stroke="black" d="M254.95,-173.36C304.95,-148.16 386.5,-107.06 432.21,-84.03"/>
<polygon fill="black" stroke="black" points="253.35,-170.24 245.99,-177.87 256.5,-176.5 253.35,-170.24"/>
</g>
<!-- board_cache_hierarchy_l1dcaches_mem_side -->
<g id="node17" class="node">
<title>board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M688,-84C688,-84 632,-84 632,-84 626,-84 620,-78 620,-72 620,-72 620,-60 620,-60 620,-54 626,-48 632,-48 632,-48 688,-48 688,-48 694,-48 700,-54 700,-60 700,-60 700,-72 700,-72 700,-78 694,-84 688,-84"/>
<text text-anchor="middle" x="660" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side -->
<g id="edge11" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="none" stroke="black" d="M276.07,-177.98C423.9,-150.12 480.44,-201.68 608,-130 626.92,-119.37 641.8,-98.94 650.71,-84.23"/>
<polygon fill="black" stroke="black" points="275.33,-174.56 266.2,-179.93 276.69,-181.42 275.33,-174.56"/>
</g>
<!-- board_cache_hierarchy_iptw_caches_mem_side -->
<g id="node19" class="node">
<title>board_cache_hierarchy_iptw_caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M882,-84C882,-84 826,-84 826,-84 820,-84 814,-78 814,-72 814,-72 814,-60 814,-60 814,-54 820,-48 826,-48 826,-48 882,-48 882,-48 888,-48 894,-54 894,-60 894,-60 894,-72 894,-72 894,-78 888,-84 882,-84"/>
<text text-anchor="middle" x="854" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches_mem_side -->
<g id="edge12" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches_mem_side</title>
<path fill="none" stroke="black" d="M276.39,-178.07C406.82,-158.67 700.75,-183.46 802,-130 821.31,-119.8 836.21,-99.08 845.01,-84.18"/>
<polygon fill="black" stroke="black" points="275.46,-174.68 266.16,-179.75 276.6,-181.58 275.46,-174.68"/>
</g>
<!-- board_cache_hierarchy_dptw_caches_mem_side -->
<g id="node21" class="node">
<title>board_cache_hierarchy_dptw_caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1076,-84C1076,-84 1020,-84 1020,-84 1014,-84 1008,-78 1008,-72 1008,-72 1008,-60 1008,-60 1008,-54 1014,-48 1020,-48 1020,-48 1076,-48 1076,-48 1082,-48 1088,-54 1088,-60 1088,-60 1088,-72 1088,-72 1088,-78 1082,-84 1076,-84"/>
<text text-anchor="middle" x="1048" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches_mem_side -->
<g id="edge13" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches_mem_side</title>
<path fill="none" stroke="black" d="M276.23,-178.11C449.68,-153.59 855.89,-201.81 996,-130 1015.44,-120.04 1030.31,-99.26 1039.07,-84.29"/>
<polygon fill="black" stroke="black" points="275.5,-174.68 266.15,-179.66 276.56,-181.6 275.5,-174.68"/>
</g>
<!-- board_cache_hierarchy_membus_default -->
<g id="node12" class="node">
<title>board_cache_hierarchy_membus_default</title>
<path fill="#586070" stroke="#000000" d="M127.5,-214C127.5,-214 94.5,-214 94.5,-214 88.5,-214 82.5,-208 82.5,-202 82.5,-202 82.5,-190 82.5,-190 82.5,-184 88.5,-178 94.5,-178 94.5,-178 127.5,-178 127.5,-178 133.5,-178 139.5,-184 139.5,-190 139.5,-190 139.5,-202 139.5,-202 139.5,-208 133.5,-214 127.5,-214"/>
<text text-anchor="middle" x="111" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="node13" class="node">
<title>board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M132,-84C132,-84 102,-84 102,-84 96,-84 90,-78 90,-72 90,-72 90,-60 90,-60 90,-54 96,-48 102,-48 102,-48 132,-48 132,-48 138,-48 144,-54 144,-60 144,-60 144,-72 144,-72 144,-78 138,-84 132,-84"/>
<text text-anchor="middle" x="117" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="edge14" class="edge">
<title>board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M111.81,-177.74C112.81,-156.36 114.53,-119.69 115.71,-94.44"/>
<polygon fill="black" stroke="black" points="119.21,-94.55 116.18,-84.4 112.22,-94.22 119.21,-94.55"/>
</g>
</g>
</svg>
