# Instance to Top Port Mappings with mixed connection types
# Format: instance_name.port_name -> top_port_name

[INSTANCE_TO_TOP]
# Direct connections (no wire needed)
adder1.a -> sys_a
adder1.b -> sys_b
adder1.sum -> sys_sum1

# TIE connections (wire needed)
adder2.a -> TIE0
adder2.b -> TIE1

# Top-level connections  
counter1.clk -> sys_clk
counter1.reset -> sys_reset
counter1.count -> sys_count

# Partial bit connections (wire needed)
counter1.count[2:0] -> sys_count[2:0]