Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 14:01:16 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_display_timing_summary_routed.rpt -pb test_display_timing_summary_routed.pb -rpx test_display_timing_summary_routed.rpx -warn_on_violation
| Design       : test_display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     4           
TIMING-18  Warning           Missing input or output delay   3           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (118)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (118)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line54/index_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line54/index_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line54/index_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line54/refresh_rate_gen/state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.441        0.000                      0                   64        0.098        0.000                      0                   64        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.441        0.000                      0                   64        0.098        0.000                      0                   64        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 nolabel_line54/refresh_rate_gen/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/refresh_rate_gen/state_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.800ns (16.428%)  route 4.070ns (83.572%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564     5.085    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X35Y44         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line54/refresh_rate_gen/state_reg[0]/Q
                         net (fo=3, routed)           0.817     6.358    nolabel_line54/refresh_rate_gen/state[0]
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.482 r  nolabel_line54/refresh_rate_gen/state[27]_i_6/O
                         net (fo=1, routed)           0.949     7.432    nolabel_line54/refresh_rate_gen/state[27]_i_6_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.556 r  nolabel_line54/refresh_rate_gen/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.112    nolabel_line54_n_12
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.208 r  state_reg[27]_i_1/O
                         net (fo=32, routed)          1.747     9.955    nolabel_line54/refresh_rate_gen/SR[0]
    SLICE_X34Y50         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.435    14.776    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[25]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    nolabel_line54/refresh_rate_gen/state_reg[25]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 nolabel_line54/refresh_rate_gen/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/refresh_rate_gen/state_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.800ns (16.428%)  route 4.070ns (83.572%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564     5.085    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X35Y44         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line54/refresh_rate_gen/state_reg[0]/Q
                         net (fo=3, routed)           0.817     6.358    nolabel_line54/refresh_rate_gen/state[0]
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.482 r  nolabel_line54/refresh_rate_gen/state[27]_i_6/O
                         net (fo=1, routed)           0.949     7.432    nolabel_line54/refresh_rate_gen/state[27]_i_6_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.556 r  nolabel_line54/refresh_rate_gen/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.112    nolabel_line54_n_12
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.208 r  state_reg[27]_i_1/O
                         net (fo=32, routed)          1.747     9.955    nolabel_line54/refresh_rate_gen/SR[0]
    SLICE_X34Y50         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.435    14.776    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[26]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    nolabel_line54/refresh_rate_gen/state_reg[26]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 nolabel_line54/refresh_rate_gen/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/refresh_rate_gen/state_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.800ns (16.428%)  route 4.070ns (83.572%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564     5.085    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X35Y44         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line54/refresh_rate_gen/state_reg[0]/Q
                         net (fo=3, routed)           0.817     6.358    nolabel_line54/refresh_rate_gen/state[0]
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.482 r  nolabel_line54/refresh_rate_gen/state[27]_i_6/O
                         net (fo=1, routed)           0.949     7.432    nolabel_line54/refresh_rate_gen/state[27]_i_6_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.556 r  nolabel_line54/refresh_rate_gen/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.112    nolabel_line54_n_12
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.208 r  state_reg[27]_i_1/O
                         net (fo=32, routed)          1.747     9.955    nolabel_line54/refresh_rate_gen/SR[0]
    SLICE_X34Y50         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.435    14.776    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[27]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    nolabel_line54/refresh_rate_gen/state_reg[27]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 nolabel_line54/refresh_rate_gen/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/refresh_rate_gen/state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.862ns (17.744%)  route 3.996ns (82.256%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.553     5.074    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  nolabel_line54/refresh_rate_gen/state_reg[26]/Q
                         net (fo=2, routed)           0.954     6.546    nolabel_line54/refresh_rate_gen/state[26]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.670 r  nolabel_line54/refresh_rate_gen/state[27]_i_4/O
                         net (fo=1, routed)           0.716     7.387    nolabel_line54/refresh_rate_gen/state[27]_i_4_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.511 r  nolabel_line54/refresh_rate_gen/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.066    nolabel_line54_n_12
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.162 r  state_reg[27]_i_1/O
                         net (fo=32, routed)          1.769     9.932    nolabel_line54/refresh_rate_gen/SR[0]
    SLICE_X34Y44         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y44         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[1]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y44         FDRE (Setup_fdre_C_R)       -0.524    14.406    nolabel_line54/refresh_rate_gen/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 nolabel_line54/refresh_rate_gen/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/refresh_rate_gen/state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.862ns (17.744%)  route 3.996ns (82.256%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.553     5.074    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  nolabel_line54/refresh_rate_gen/state_reg[26]/Q
                         net (fo=2, routed)           0.954     6.546    nolabel_line54/refresh_rate_gen/state[26]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.670 r  nolabel_line54/refresh_rate_gen/state[27]_i_4/O
                         net (fo=1, routed)           0.716     7.387    nolabel_line54/refresh_rate_gen/state[27]_i_4_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.511 r  nolabel_line54/refresh_rate_gen/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.066    nolabel_line54_n_12
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.162 r  state_reg[27]_i_1/O
                         net (fo=32, routed)          1.769     9.932    nolabel_line54/refresh_rate_gen/SR[0]
    SLICE_X34Y44         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y44         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[2]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y44         FDRE (Setup_fdre_C_R)       -0.524    14.406    nolabel_line54/refresh_rate_gen/state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 nolabel_line54/refresh_rate_gen/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/refresh_rate_gen/state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.862ns (17.744%)  route 3.996ns (82.256%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.553     5.074    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  nolabel_line54/refresh_rate_gen/state_reg[26]/Q
                         net (fo=2, routed)           0.954     6.546    nolabel_line54/refresh_rate_gen/state[26]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.670 r  nolabel_line54/refresh_rate_gen/state[27]_i_4/O
                         net (fo=1, routed)           0.716     7.387    nolabel_line54/refresh_rate_gen/state[27]_i_4_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.511 r  nolabel_line54/refresh_rate_gen/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.066    nolabel_line54_n_12
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.162 r  state_reg[27]_i_1/O
                         net (fo=32, routed)          1.769     9.932    nolabel_line54/refresh_rate_gen/SR[0]
    SLICE_X34Y44         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y44         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[3]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y44         FDRE (Setup_fdre_C_R)       -0.524    14.406    nolabel_line54/refresh_rate_gen/state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 nolabel_line54/refresh_rate_gen/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/refresh_rate_gen/state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.862ns (17.744%)  route 3.996ns (82.256%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.553     5.074    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  nolabel_line54/refresh_rate_gen/state_reg[26]/Q
                         net (fo=2, routed)           0.954     6.546    nolabel_line54/refresh_rate_gen/state[26]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.670 r  nolabel_line54/refresh_rate_gen/state[27]_i_4/O
                         net (fo=1, routed)           0.716     7.387    nolabel_line54/refresh_rate_gen/state[27]_i_4_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.511 r  nolabel_line54/refresh_rate_gen/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.066    nolabel_line54_n_12
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.162 r  state_reg[27]_i_1/O
                         net (fo=32, routed)          1.769     9.932    nolabel_line54/refresh_rate_gen/SR[0]
    SLICE_X34Y44         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y44         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[4]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y44         FDRE (Setup_fdre_C_R)       -0.524    14.406    nolabel_line54/refresh_rate_gen/state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 nolabel_line54/refresh_rate_gen/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/refresh_rate_gen/state_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 0.862ns (17.782%)  route 3.986ns (82.218%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.553     5.074    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  nolabel_line54/refresh_rate_gen/state_reg[26]/Q
                         net (fo=2, routed)           0.954     6.546    nolabel_line54/refresh_rate_gen/state[26]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.670 r  nolabel_line54/refresh_rate_gen/state[27]_i_4/O
                         net (fo=1, routed)           0.716     7.387    nolabel_line54/refresh_rate_gen/state[27]_i_4_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.511 r  nolabel_line54/refresh_rate_gen/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.066    nolabel_line54_n_12
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.162 r  state_reg[27]_i_1/O
                         net (fo=32, routed)          1.759     9.921    nolabel_line54/refresh_rate_gen/SR[0]
    SLICE_X34Y46         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y46         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[10]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.406    nolabel_line54/refresh_rate_gen/state_reg[10]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 nolabel_line54/refresh_rate_gen/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/refresh_rate_gen/state_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 0.862ns (17.782%)  route 3.986ns (82.218%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.553     5.074    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  nolabel_line54/refresh_rate_gen/state_reg[26]/Q
                         net (fo=2, routed)           0.954     6.546    nolabel_line54/refresh_rate_gen/state[26]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.670 r  nolabel_line54/refresh_rate_gen/state[27]_i_4/O
                         net (fo=1, routed)           0.716     7.387    nolabel_line54/refresh_rate_gen/state[27]_i_4_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.511 r  nolabel_line54/refresh_rate_gen/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.066    nolabel_line54_n_12
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.162 r  state_reg[27]_i_1/O
                         net (fo=32, routed)          1.759     9.921    nolabel_line54/refresh_rate_gen/SR[0]
    SLICE_X34Y46         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y46         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[11]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.406    nolabel_line54/refresh_rate_gen/state_reg[11]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 nolabel_line54/refresh_rate_gen/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/refresh_rate_gen/state_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 0.862ns (17.782%)  route 3.986ns (82.218%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.553     5.074    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  nolabel_line54/refresh_rate_gen/state_reg[26]/Q
                         net (fo=2, routed)           0.954     6.546    nolabel_line54/refresh_rate_gen/state[26]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.670 r  nolabel_line54/refresh_rate_gen/state[27]_i_4/O
                         net (fo=1, routed)           0.716     7.387    nolabel_line54/refresh_rate_gen/state[27]_i_4_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.511 r  nolabel_line54/refresh_rate_gen/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.066    nolabel_line54_n_12
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.162 r  state_reg[27]_i_1/O
                         net (fo=32, routed)          1.759     9.921    nolabel_line54/refresh_rate_gen/SR[0]
    SLICE_X34Y46         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y46         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[12]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.406    nolabel_line54/refresh_rate_gen/state_reg[12]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  4.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 nolabel_line54/refresh_rate_gen/state_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/refresh_rate_gen/state_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y49         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line54/refresh_rate_gen/state_reg[23]/Q
                         net (fo=2, routed)           0.125     1.736    nolabel_line54/refresh_rate_gen/state[23]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  nolabel_line54/refresh_rate_gen/state0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.892    nolabel_line54/refresh_rate_gen/state0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.945 r  nolabel_line54/refresh_rate_gen/state0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.945    nolabel_line54/refresh_rate_gen/p_1_in[25]
    SLICE_X34Y50         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.957    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    nolabel_line54/refresh_rate_gen/state_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line54/refresh_rate_gen/state_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/refresh_rate_gen/state_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y49         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line54/refresh_rate_gen/state_reg[23]/Q
                         net (fo=2, routed)           0.125     1.736    nolabel_line54/refresh_rate_gen/state[23]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  nolabel_line54/refresh_rate_gen/state0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.892    nolabel_line54/refresh_rate_gen/state0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.958 r  nolabel_line54/refresh_rate_gen/state0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.958    nolabel_line54/refresh_rate_gen/p_1_in[27]
    SLICE_X34Y50         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.957    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    nolabel_line54/refresh_rate_gen/state_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 nolabel_line54/refresh_rate_gen/state_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/refresh_rate_gen/state_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y49         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line54/refresh_rate_gen/state_reg[23]/Q
                         net (fo=2, routed)           0.125     1.736    nolabel_line54/refresh_rate_gen/state[23]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  nolabel_line54/refresh_rate_gen/state0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.892    nolabel_line54/refresh_rate_gen/state0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.981 r  nolabel_line54/refresh_rate_gen/state0_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.981    nolabel_line54/refresh_rate_gen/p_1_in[26]
    SLICE_X34Y50         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.957    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    nolabel_line54/refresh_rate_gen/state_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line54/refresh_rate_gen/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/refresh_rate_gen/state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y46         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  nolabel_line54/refresh_rate_gen/state_reg[11]/Q
                         net (fo=2, routed)           0.125     1.735    nolabel_line54/refresh_rate_gen/state[11]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  nolabel_line54/refresh_rate_gen/state0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.845    nolabel_line54/refresh_rate_gen/p_1_in[11]
    SLICE_X34Y46         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y46         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    nolabel_line54/refresh_rate_gen/state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line54/refresh_rate_gen/state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/refresh_rate_gen/state_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y48         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line54/refresh_rate_gen/state_reg[19]/Q
                         net (fo=2, routed)           0.125     1.736    nolabel_line54/refresh_rate_gen/state[19]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  nolabel_line54/refresh_rate_gen/state0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.846    nolabel_line54/refresh_rate_gen/p_1_in[19]
    SLICE_X34Y48         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y48         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.134     1.580    nolabel_line54/refresh_rate_gen/state_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line54/refresh_rate_gen/state_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/refresh_rate_gen/state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y49         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line54/refresh_rate_gen/state_reg[23]/Q
                         net (fo=2, routed)           0.125     1.736    nolabel_line54/refresh_rate_gen/state[23]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  nolabel_line54/refresh_rate_gen/state0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.846    nolabel_line54/refresh_rate_gen/p_1_in[23]
    SLICE_X34Y49         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y49         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.134     1.580    nolabel_line54/refresh_rate_gen/state_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line54/refresh_rate_gen/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/refresh_rate_gen/state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y45         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  nolabel_line54/refresh_rate_gen/state_reg[7]/Q
                         net (fo=2, routed)           0.125     1.735    nolabel_line54/refresh_rate_gen/state[7]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  nolabel_line54/refresh_rate_gen/state0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.845    nolabel_line54/refresh_rate_gen/p_1_in[7]
    SLICE_X34Y45         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y45         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    nolabel_line54/refresh_rate_gen/state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line54/refresh_rate_gen/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/refresh_rate_gen/state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y47         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line54/refresh_rate_gen/state_reg[15]/Q
                         net (fo=2, routed)           0.127     1.737    nolabel_line54/refresh_rate_gen/state[15]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  nolabel_line54/refresh_rate_gen/state0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.847    nolabel_line54/refresh_rate_gen/p_1_in[15]
    SLICE_X34Y47         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y47         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.134     1.580    nolabel_line54/refresh_rate_gen/state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line54/refresh_rate_gen/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/refresh_rate_gen/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y44         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  nolabel_line54/refresh_rate_gen/state_reg[3]/Q
                         net (fo=2, routed)           0.127     1.736    nolabel_line54/refresh_rate_gen/state[3]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  nolabel_line54/refresh_rate_gen/state0_carry/O[2]
                         net (fo=1, routed)           0.000     1.846    nolabel_line54/refresh_rate_gen/p_1_in[3]
    SLICE_X34Y44         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y44         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    nolabel_line54/refresh_rate_gen/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 nolabel_line54/refresh_rate_gen/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/refresh_rate_gen/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.299ns (69.974%)  route 0.128ns (30.026%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X35Y44         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line54/refresh_rate_gen/state_reg[0]/Q
                         net (fo=3, routed)           0.128     1.714    nolabel_line54/refresh_rate_gen/state[0]
    SLICE_X34Y44         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.872 r  nolabel_line54/refresh_rate_gen/state0_carry/O[0]
                         net (fo=1, routed)           0.000     1.872    nolabel_line54/refresh_rate_gen/p_1_in[1]
    SLICE_X34Y44         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    nolabel_line54/refresh_rate_gen/CLK
    SLICE_X34Y44         FDRE                                         r  nolabel_line54/refresh_rate_gen/state_reg[1]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.592    nolabel_line54/refresh_rate_gen/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   nolabel_line54/index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   nolabel_line54/index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   nolabel_line54/index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   nolabel_line54/index_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   nolabel_line54/refresh_rate_gen/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   nolabel_line54/refresh_rate_gen/state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   nolabel_line54/refresh_rate_gen/state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   nolabel_line54/refresh_rate_gen/state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   nolabel_line54/refresh_rate_gen/state_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   nolabel_line54/index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   nolabel_line54/index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   nolabel_line54/index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   nolabel_line54/index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   nolabel_line54/index_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   nolabel_line54/index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   nolabel_line54/index_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   nolabel_line54/index_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   nolabel_line54/refresh_rate_gen/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   nolabel_line54/refresh_rate_gen/state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   nolabel_line54/index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   nolabel_line54/index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   nolabel_line54/index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   nolabel_line54/index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   nolabel_line54/index_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   nolabel_line54/index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   nolabel_line54/index_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   nolabel_line54/index_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   nolabel_line54/refresh_rate_gen/state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   nolabel_line54/refresh_rate_gen/state_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line54/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.035ns  (logic 4.625ns (57.557%)  route 3.410ns (42.443%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  nolabel_line54/refresh_counter_reg[1]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  nolabel_line54/refresh_counter_reg[1]/Q
                         net (fo=16, routed)          1.035     1.513    nolabel_line54/refresh_counter_reg_n_0_[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.295     1.808 r  nolabel_line54/dp_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.452     2.260    nolabel_line54/dp_OBUF_inst_i_2_n_0
    SLICE_X64Y21         LUT3 (Prop_lut3_I1_O)        0.150     2.410 r  nolabel_line54/dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.923     4.333    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.702     8.035 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     8.035    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line54/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.195ns  (logic 4.504ns (62.601%)  route 2.691ns (37.399%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  nolabel_line54/refresh_counter_reg[1]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line54/refresh_counter_reg[1]/Q
                         net (fo=16, routed)          0.742     1.220    nolabel_line54/refresh_counter_reg_n_0_[1]
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.319     1.539 r  nolabel_line54/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.949     3.488    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707     7.195 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.195    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line54/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.157ns  (logic 4.522ns (63.187%)  route 2.635ns (36.813%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  nolabel_line54/refresh_counter_reg[1]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line54/refresh_counter_reg[1]/Q
                         net (fo=16, routed)          0.740     1.218    nolabel_line54/refresh_counter_reg_n_0_[1]
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.321     1.539 r  nolabel_line54/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.895     3.434    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.723     7.157 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.157    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line54/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.120ns  (logic 4.382ns (61.549%)  route 2.738ns (38.451%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  nolabel_line54/refresh_counter_reg[3]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line54/refresh_counter_reg[3]/Q
                         net (fo=14, routed)          0.901     1.419    nolabel_line54/refresh_counter_reg_n_0_[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.152     1.571 r  nolabel_line54/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.837     3.408    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     7.120 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.120    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line54/dp_value_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.060ns  (logic 4.280ns (60.626%)  route 2.780ns (39.374%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         LDCE                         0.000     0.000 r  nolabel_line54/dp_value_reg[14]/G
    SLICE_X64Y21         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  nolabel_line54/dp_value_reg[14]/Q
                         net (fo=7, routed)           0.861     1.486    nolabel_line54/dp_value[14]
    SLICE_X65Y22         LUT6 (Prop_lut6_I4_O)        0.124     1.610 r  nolabel_line54/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.919     3.529    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.060 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.060    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line54/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.045ns  (logic 4.162ns (59.079%)  route 2.883ns (40.920%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  nolabel_line54/refresh_counter_reg[2]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  nolabel_line54/refresh_counter_reg[2]/Q
                         net (fo=15, routed)          1.027     1.545    nolabel_line54/p_0_in0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.669 r  nolabel_line54/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.855     3.525    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.045 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.045    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line54/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.035ns  (logic 4.146ns (58.942%)  route 2.888ns (41.058%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  nolabel_line54/refresh_counter_reg[2]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  nolabel_line54/refresh_counter_reg[2]/Q
                         net (fo=15, routed)          1.032     1.550    nolabel_line54/p_0_in0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.674 r  nolabel_line54/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.856     3.530    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.035 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.035    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line54/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.962ns  (logic 4.165ns (59.824%)  route 2.797ns (40.176%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  nolabel_line54/refresh_counter_reg[3]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line54/refresh_counter_reg[3]/Q
                         net (fo=14, routed)          0.901     1.419    nolabel_line54/refresh_counter_reg_n_0_[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     1.543 r  nolabel_line54/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.896     3.439    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.962 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.962    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line54/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.901ns  (logic 4.177ns (60.529%)  route 2.724ns (39.471%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  nolabel_line54/refresh_counter_reg[3]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  nolabel_line54/refresh_counter_reg[3]/Q
                         net (fo=14, routed)          1.038     1.556    nolabel_line54/refresh_counter_reg_n_0_[3]
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.124     1.680 r  nolabel_line54/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.686     3.366    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.901 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.901    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line54/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.860ns  (logic 4.284ns (62.448%)  route 2.576ns (37.552%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  nolabel_line54/refresh_counter_reg[1]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line54/refresh_counter_reg[1]/Q
                         net (fo=16, routed)          0.769     1.247    nolabel_line54/refresh_counter_reg_n_0_[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I2_O)        0.295     1.542 r  nolabel_line54/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.349    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.860 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.860    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line54/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line54/refresh_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.209ns (51.526%)  route 0.197ns (48.474%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  nolabel_line54/refresh_counter_reg[0]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line54/refresh_counter_reg[0]/Q
                         net (fo=17, routed)          0.197     0.361    nolabel_line54/refresh_counter_reg_n_0_[0]
    SLICE_X64Y23         LUT3 (Prop_lut3_I2_O)        0.045     0.406 r  nolabel_line54/refresh_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.406    nolabel_line54/refresh_counter[2]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  nolabel_line54/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line54/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line54/refresh_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.207ns (50.921%)  route 0.200ns (49.079%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  nolabel_line54/refresh_counter_reg[0]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line54/refresh_counter_reg[0]/Q
                         net (fo=17, routed)          0.200     0.364    nolabel_line54/refresh_counter_reg_n_0_[0]
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.043     0.407 r  nolabel_line54/refresh_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.407    nolabel_line54/refresh_counter[1]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  nolabel_line54/refresh_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line54/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line54/refresh_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  nolabel_line54/refresh_counter_reg[0]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  nolabel_line54/refresh_counter_reg[0]/Q
                         net (fo=17, routed)          0.200     0.364    nolabel_line54/refresh_counter_reg_n_0_[0]
    SLICE_X64Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.409 r  nolabel_line54/refresh_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.409    nolabel_line54/refresh_counter[0]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  nolabel_line54/refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line54/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line54/refresh_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.209ns (51.023%)  route 0.201ns (48.977%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  nolabel_line54/refresh_counter_reg[0]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line54/refresh_counter_reg[0]/Q
                         net (fo=17, routed)          0.201     0.365    nolabel_line54/refresh_counter_reg_n_0_[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.045     0.410 r  nolabel_line54/refresh_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     0.410    nolabel_line54/refresh_counter[3]_i_2_n_0
    SLICE_X64Y23         FDRE                                         r  nolabel_line54/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line54/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line54/refresh_counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.938ns  (logic 0.209ns (22.276%)  route 0.729ns (77.724%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  nolabel_line54/refresh_counter_reg[3]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  nolabel_line54/refresh_counter_reg[3]/Q
                         net (fo=14, routed)          0.336     0.500    nolabel_line54/refresh_counter_reg_n_0_[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.045     0.545 r  nolabel_line54/refresh_counter[3]_i_1/O
                         net (fo=4, routed)           0.393     0.938    nolabel_line54/refresh_counter[3]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  nolabel_line54/refresh_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line54/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line54/refresh_counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.938ns  (logic 0.209ns (22.276%)  route 0.729ns (77.724%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  nolabel_line54/refresh_counter_reg[3]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  nolabel_line54/refresh_counter_reg[3]/Q
                         net (fo=14, routed)          0.336     0.500    nolabel_line54/refresh_counter_reg_n_0_[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.045     0.545 r  nolabel_line54/refresh_counter[3]_i_1/O
                         net (fo=4, routed)           0.393     0.938    nolabel_line54/refresh_counter[3]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  nolabel_line54/refresh_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line54/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line54/refresh_counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.209ns (21.023%)  route 0.785ns (78.977%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  nolabel_line54/refresh_counter_reg[3]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  nolabel_line54/refresh_counter_reg[3]/Q
                         net (fo=14, routed)          0.336     0.500    nolabel_line54/refresh_counter_reg_n_0_[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.045     0.545 r  nolabel_line54/refresh_counter[3]_i_1/O
                         net (fo=4, routed)           0.449     0.994    nolabel_line54/refresh_counter[3]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  nolabel_line54/refresh_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line54/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line54/refresh_counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.209ns (21.023%)  route 0.785ns (78.977%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  nolabel_line54/refresh_counter_reg[3]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  nolabel_line54/refresh_counter_reg[3]/Q
                         net (fo=14, routed)          0.336     0.500    nolabel_line54/refresh_counter_reg_n_0_[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.045     0.545 r  nolabel_line54/refresh_counter[3]_i_1/O
                         net (fo=4, routed)           0.449     0.994    nolabel_line54/refresh_counter[3]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  nolabel_line54/refresh_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line54/dp_value_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.459ns (78.538%)  route 0.399ns (21.462%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         LDCE                         0.000     0.000 r  nolabel_line54/dp_value_reg[14]/G
    SLICE_X64Y21         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  nolabel_line54/dp_value_reg[14]/Q
                         net (fo=7, routed)           0.118     0.296    nolabel_line54/dp_value[14]
    SLICE_X65Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.341 r  nolabel_line54/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.280     0.622    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     1.858 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.858    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line54/dp_value_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.916ns  (logic 1.459ns (76.141%)  route 0.457ns (23.859%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         LDCE                         0.000     0.000 r  nolabel_line54/dp_value_reg[14]/G
    SLICE_X64Y21         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  nolabel_line54/dp_value_reg[14]/Q
                         net (fo=7, routed)           0.117     0.295    nolabel_line54/dp_value[14]
    SLICE_X65Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.340 r  nolabel_line54/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.340     0.680    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     1.916 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.916    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line54/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.775ns  (logic 4.570ns (58.770%)  route 3.206ns (41.230%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     5.145    nolabel_line54/CLK
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  nolabel_line54/index_reg[3]/Q
                         net (fo=8, routed)           0.831     6.395    nolabel_line54/index_reg__0[3]
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.299     6.694 r  nolabel_line54/dp_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.452     7.146    nolabel_line54/dp_OBUF_inst_i_2_n_0
    SLICE_X64Y21         LUT3 (Prop_lut3_I1_O)        0.150     7.296 r  nolabel_line54/dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.923     9.219    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.702    12.921 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    12.921    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line54/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/dp_value_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.977ns  (logic 0.580ns (29.344%)  route 1.397ns (70.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     5.145    nolabel_line54/CLK
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  nolabel_line54/index_reg[0]/Q
                         net (fo=9, routed)           0.920     6.521    nolabel_line54/index_reg[0]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.124     6.645 r  nolabel_line54/dp_value_reg[14]_i_1/O
                         net (fo=2, routed)           0.477     7.122    nolabel_line54/dp_value_reg[14]_i_1_n_0
    SLICE_X64Y21         LDCE                                         r  nolabel_line54/dp_value_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line54/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/dp_value_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.989ns  (logic 0.456ns (46.093%)  route 0.533ns (53.907%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     5.145    nolabel_line54/CLK
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  nolabel_line54/index_reg[0]/Q
                         net (fo=9, routed)           0.533     6.135    nolabel_line54/index_reg[0]
    SLICE_X64Y21         LDCE                                         r  nolabel_line54/dp_value_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line54/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/dp_value_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.141ns (40.022%)  route 0.211ns (59.978%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    nolabel_line54/CLK
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  nolabel_line54/index_reg[0]/Q
                         net (fo=9, routed)           0.211     1.820    nolabel_line54/index_reg[0]
    SLICE_X64Y21         LDCE                                         r  nolabel_line54/dp_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line54/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/dp_value_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.697ns  (logic 0.186ns (26.704%)  route 0.511ns (73.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    nolabel_line54/CLK
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  nolabel_line54/index_reg[0]/Q
                         net (fo=9, routed)           0.343     1.952    nolabel_line54/index_reg[0]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.997 r  nolabel_line54/dp_value_reg[14]_i_1/O
                         net (fo=2, routed)           0.168     2.165    nolabel_line54/dp_value_reg[14]_i_1_n_0
    SLICE_X64Y21         LDCE                                         r  nolabel_line54/dp_value_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line54/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.497ns (64.974%)  route 0.807ns (35.026%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    nolabel_line54/CLK
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  nolabel_line54/index_reg[1]/Q
                         net (fo=8, routed)           0.222     1.831    nolabel_line54/index_reg__0[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.876 r  nolabel_line54/dp_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.140     2.016    nolabel_line54/dp_OBUF_inst_i_2_n_0
    SLICE_X64Y21         LUT3 (Prop_lut3_I1_O)        0.046     2.062 r  nolabel_line54/dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.445     2.507    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.265     3.772 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     3.772    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            nolabel_line54/index_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.409ns  (logic 1.699ns (31.416%)  route 3.710ns (68.584%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=4, routed)           3.361     4.813    nolabel_line54/btnL_IBUF
    SLICE_X62Y21         LUT5 (Prop_lut5_I4_O)        0.124     4.937 r  nolabel_line54/index[3]_i_3/O
                         net (fo=1, routed)           0.158     5.095    nolabel_line54/index[3]_i_3_n_0
    SLICE_X62Y21         LUT3 (Prop_lut3_I2_O)        0.124     5.219 r  nolabel_line54/index[3]_i_1/O
                         net (fo=4, routed)           0.190     5.409    nolabel_line54/index[3]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.507     4.848    nolabel_line54/CLK
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            nolabel_line54/index_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.409ns  (logic 1.699ns (31.416%)  route 3.710ns (68.584%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=4, routed)           3.361     4.813    nolabel_line54/btnL_IBUF
    SLICE_X62Y21         LUT5 (Prop_lut5_I4_O)        0.124     4.937 r  nolabel_line54/index[3]_i_3/O
                         net (fo=1, routed)           0.158     5.095    nolabel_line54/index[3]_i_3_n_0
    SLICE_X62Y21         LUT3 (Prop_lut3_I2_O)        0.124     5.219 r  nolabel_line54/index[3]_i_1/O
                         net (fo=4, routed)           0.190     5.409    nolabel_line54/index[3]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.507     4.848    nolabel_line54/CLK
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[1]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            nolabel_line54/index_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.409ns  (logic 1.699ns (31.416%)  route 3.710ns (68.584%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=4, routed)           3.361     4.813    nolabel_line54/btnL_IBUF
    SLICE_X62Y21         LUT5 (Prop_lut5_I4_O)        0.124     4.937 r  nolabel_line54/index[3]_i_3/O
                         net (fo=1, routed)           0.158     5.095    nolabel_line54/index[3]_i_3_n_0
    SLICE_X62Y21         LUT3 (Prop_lut3_I2_O)        0.124     5.219 r  nolabel_line54/index[3]_i_1/O
                         net (fo=4, routed)           0.190     5.409    nolabel_line54/index[3]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.507     4.848    nolabel_line54/CLK
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[2]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            nolabel_line54/index_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.409ns  (logic 1.699ns (31.416%)  route 3.710ns (68.584%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=4, routed)           3.361     4.813    nolabel_line54/btnL_IBUF
    SLICE_X62Y21         LUT5 (Prop_lut5_I4_O)        0.124     4.937 r  nolabel_line54/index[3]_i_3/O
                         net (fo=1, routed)           0.158     5.095    nolabel_line54/index[3]_i_3_n_0
    SLICE_X62Y21         LUT3 (Prop_lut3_I2_O)        0.124     5.219 r  nolabel_line54/index[3]_i_1/O
                         net (fo=4, routed)           0.190     5.409    nolabel_line54/index[3]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.507     4.848    nolabel_line54/CLK
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[3]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            nolabel_line54/index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.352ns  (logic 1.603ns (29.957%)  route 3.749ns (70.043%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=4, routed)           3.361     4.813    nolabel_line54/btnL_IBUF
    SLICE_X62Y21         LUT5 (Prop_lut5_I4_O)        0.152     4.965 r  nolabel_line54/index[1]_i_1/O
                         net (fo=1, routed)           0.387     5.352    nolabel_line54/index[1]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.507     4.848    nolabel_line54/CLK
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[1]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            nolabel_line54/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.972ns  (logic 1.603ns (32.246%)  route 3.369ns (67.754%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=4, routed)           3.369     4.820    nolabel_line54/btnL_IBUF
    SLICE_X62Y21         LUT5 (Prop_lut5_I2_O)        0.152     4.972 r  nolabel_line54/index[3]_i_2/O
                         net (fo=1, routed)           0.000     4.972    nolabel_line54/index[3]_i_2_n_0
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.507     4.848    nolabel_line54/CLK
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[3]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            nolabel_line54/index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.944ns  (logic 1.575ns (31.862%)  route 3.369ns (68.138%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=4, routed)           3.369     4.820    nolabel_line54/btnL_IBUF
    SLICE_X62Y21         LUT5 (Prop_lut5_I3_O)        0.124     4.944 r  nolabel_line54/index[2]_i_1/O
                         net (fo=1, routed)           0.000     4.944    nolabel_line54/index[2]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.507     4.848    nolabel_line54/CLK
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            nolabel_line54/index_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.782ns  (logic 0.264ns (14.829%)  route 1.518ns (85.171%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.462     1.681    nolabel_line54/btnR_IBUF
    SLICE_X62Y21         LUT3 (Prop_lut3_I0_O)        0.045     1.726 r  nolabel_line54/index[3]_i_1/O
                         net (fo=4, routed)           0.056     1.782    nolabel_line54/index[3]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.981    nolabel_line54/CLK
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            nolabel_line54/index_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.782ns  (logic 0.264ns (14.829%)  route 1.518ns (85.171%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.462     1.681    nolabel_line54/btnR_IBUF
    SLICE_X62Y21         LUT3 (Prop_lut3_I0_O)        0.045     1.726 r  nolabel_line54/index[3]_i_1/O
                         net (fo=4, routed)           0.056     1.782    nolabel_line54/index[3]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.981    nolabel_line54/CLK
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[1]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            nolabel_line54/index_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.782ns  (logic 0.264ns (14.829%)  route 1.518ns (85.171%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.462     1.681    nolabel_line54/btnR_IBUF
    SLICE_X62Y21         LUT3 (Prop_lut3_I0_O)        0.045     1.726 r  nolabel_line54/index[3]_i_1/O
                         net (fo=4, routed)           0.056     1.782    nolabel_line54/index[3]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.981    nolabel_line54/CLK
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[2]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            nolabel_line54/index_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.782ns  (logic 0.264ns (14.829%)  route 1.518ns (85.171%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.462     1.681    nolabel_line54/btnR_IBUF
    SLICE_X62Y21         LUT3 (Prop_lut3_I0_O)        0.045     1.726 r  nolabel_line54/index[3]_i_1/O
                         net (fo=4, routed)           0.056     1.782    nolabel_line54/index[3]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.981    nolabel_line54/CLK
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[3]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            nolabel_line54/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.799ns  (logic 0.263ns (14.639%)  route 1.536ns (85.361%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=4, routed)           1.536     1.755    nolabel_line54/btnL_IBUF
    SLICE_X62Y21         LUT5 (Prop_lut5_I2_O)        0.044     1.799 r  nolabel_line54/index[3]_i_2/O
                         net (fo=1, routed)           0.000     1.799    nolabel_line54/index[3]_i_2_n_0
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.981    nolabel_line54/CLK
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[3]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            nolabel_line54/index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.800ns  (logic 0.264ns (14.687%)  route 1.536ns (85.313%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=4, routed)           1.536     1.755    nolabel_line54/btnL_IBUF
    SLICE_X62Y21         LUT5 (Prop_lut5_I3_O)        0.045     1.800 r  nolabel_line54/index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.800    nolabel_line54/index[2]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.981    nolabel_line54/CLK
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[2]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            nolabel_line54/index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.914ns  (logic 0.264ns (13.813%)  route 1.650ns (86.187%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=4, routed)           1.525     1.745    nolabel_line54/btnL_IBUF
    SLICE_X62Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.790 r  nolabel_line54/index[1]_i_1/O
                         net (fo=1, routed)           0.124     1.914    nolabel_line54/index[1]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.981    nolabel_line54/CLK
    SLICE_X62Y21         FDRE                                         r  nolabel_line54/index_reg[1]/C





