<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: Class Members - Variables</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
&#160;

<h3><a id="index_u"></a>- u -</h3><ul>
<li>u
: <a class="el" href="classArmISA_1_1PMU.html#ac360a7d4d1c2bc478cdb8dd43ad0f308">ArmISA::PMU</a>
</li>
<li>U
: <a class="el" href="classGicv3CPUInterface.html#abad88df32d0b8a3b7d53b243bed4330c">Gicv3CPUInterface</a>
</li>
<li>u
: <a class="el" href="structTAGEBase_1_1TageEntry.html#a8b897d37bb01049aeba04a327e1fa0aa">TAGEBase::TageEntry</a>
</li>
<li>UART_BEINTR
: <a class="el" href="classPl011.html#ad5211a5f54dbdbc1a18e14e5e4dc7529">Pl011</a>
</li>
<li>UART_CDCINTR
: <a class="el" href="classPl011.html#a71237f115b0589bf2fae15676f8a3f10">Pl011</a>
</li>
<li>UART_CR
: <a class="el" href="classPl011.html#ae55f9a0cd637839912657ef44f1c3f51">Pl011</a>
</li>
<li>UART_CTSINTR
: <a class="el" href="classPl011.html#aa2bfa5a00b5df6a3d4b7a8eb417e5fa9">Pl011</a>
</li>
<li>UART_DMACR
: <a class="el" href="classPl011.html#a70caedf6d2885a94713c25033304e4ab">Pl011</a>
</li>
<li>UART_DR
: <a class="el" href="classPl011.html#ae83f8327bd319b5762b1367d6ececf98">Pl011</a>
</li>
<li>UART_DSRINTR
: <a class="el" href="classPl011.html#adf45383a7654387cdf5a623b8ee180bf">Pl011</a>
</li>
<li>UART_ECR
: <a class="el" href="classPl011.html#a0749d9ef367e4dcdf86cd405ae2d3642">Pl011</a>
</li>
<li>UART_FBRD
: <a class="el" href="classPl011.html#a1eaeba18270a755e0255504cece0b1a4">Pl011</a>
</li>
<li>UART_FEINTR
: <a class="el" href="classPl011.html#a483b2ebafe1ef59320753d147f780f34">Pl011</a>
</li>
<li>UART_FR
: <a class="el" href="classPl011.html#a769671ecfab60727f8c26f72dc0066bb">Pl011</a>
</li>
<li>UART_FR_CTS
: <a class="el" href="classPl011.html#a7774739ee43d94f4beeae5c767b36ead">Pl011</a>
</li>
<li>UART_FR_RXFE
: <a class="el" href="classPl011.html#ac1bc24638f7bfaf9cffb5982785239af">Pl011</a>
</li>
<li>UART_FR_RXFF
: <a class="el" href="classPl011.html#a81cb57d06aa7f43d3504cf7694f4fb16">Pl011</a>
</li>
<li>UART_FR_TXFE
: <a class="el" href="classPl011.html#a412eadd5a0042b4992cb6369702a8237">Pl011</a>
</li>
<li>UART_FR_TXFF
: <a class="el" href="classPl011.html#ae609a754bba05af8bdbed2d67011cfdf">Pl011</a>
</li>
<li>UART_IBRD
: <a class="el" href="classPl011.html#ab6b92d4227d598592df72284e438ea08">Pl011</a>
</li>
<li>UART_ICR
: <a class="el" href="classPl011.html#a0bd8cd35134acb5cc4bd8c9a309d724a">Pl011</a>
</li>
<li>UART_IFLS
: <a class="el" href="classPl011.html#a9dd9a5a994b9ebe15a1709af76b6e036">Pl011</a>
</li>
<li>UART_IMSC
: <a class="el" href="classPl011.html#a50be495b2fc587ffc18baa957c1d2576">Pl011</a>
</li>
<li>UART_LCRH
: <a class="el" href="classPl011.html#a1b09dd11d026f7045d5a71e6ae28aaa7">Pl011</a>
</li>
<li>UART_MIS
: <a class="el" href="classPl011.html#a46d126e34ca04a0367a1bc6e4b743562">Pl011</a>
</li>
<li>UART_OEINTR
: <a class="el" href="classPl011.html#a2541b46e93fafc3e305e1917cfefca7e">Pl011</a>
</li>
<li>UART_PEINTR
: <a class="el" href="classPl011.html#a8a48977462f6e286a68b8d0f4fb9b330">Pl011</a>
</li>
<li>UART_RIINTR
: <a class="el" href="classPl011.html#a37cbcf750cc0b95aac92c69d92a67283">Pl011</a>
</li>
<li>UART_RIS
: <a class="el" href="classPl011.html#ae5e854d40b080fa1de44b77988a3fb0a">Pl011</a>
</li>
<li>UART_RSR
: <a class="el" href="classPl011.html#a17871f97b5637d57df7aead770bf5e78">Pl011</a>
</li>
<li>UART_RTINTR
: <a class="el" href="classPl011.html#acdfb07279f0ecf66f5525c954a360a60">Pl011</a>
</li>
<li>UART_RXINTR
: <a class="el" href="classPl011.html#a8e7f8ef4eaab8672ba07b1c9f6e98b57">Pl011</a>
</li>
<li>UART_TXINTR
: <a class="el" href="classPl011.html#aef4624dd188d40ef66b270ca8bf28683">Pl011</a>
</li>
<li>uDelaySkipEvent
: <a class="el" href="classFreebsdArmSystem.html#abfa406ea05882ec3088f7c71063424a8">FreebsdArmSystem</a>
, <a class="el" href="classLinuxArmSystem.html#a4d4084717e3c28568e0dcf0e5c230b20">LinuxArmSystem</a>
</li>
<li>udmaControl
: <a class="el" href="classIdeController.html#a7d36a277f4c1daf27064e9def078518a">IdeController</a>
</li>
<li>udmaTiming
: <a class="el" href="classIdeController.html#a426a539741a06cc518d492819222bfdb">IdeController</a>
</li>
<li>UFSDevice
: <a class="el" href="classUFSHostDevice.html#af41e655708399351b96c0d65d77adb04">UFSHostDevice</a>
</li>
<li>UFSHCIMem
: <a class="el" href="classUFSHostDevice.html#a42bb5c0dfc5f68271dfa9341da2f90c5">UFSHostDevice</a>
</li>
<li>UFSSlots
: <a class="el" href="classUFSHostDevice.html#acf02882943451c5bf52ba1a261e9f217">UFSHostDevice</a>
</li>
<li>UICCommandCOMPL
: <a class="el" href="classUFSHostDevice.html#a576c3aae41360d989456d8f9cb5ed3f1">UFSHostDevice</a>
</li>
<li>UICCommandReady
: <a class="el" href="classUFSHostDevice.html#a98894aa7d578f6d0c2535f95decbd626">UFSHostDevice</a>
</li>
<li>UIE
: <a class="el" href="classGicv3CPUInterface.html#a2a8a13f0c2bf8b890d9e00a7ca383f94">Gicv3CPUInterface</a>
</li>
<li>uie
: <a class="el" href="classMC146818.html#a25dc88e5c4b22c4115966ae820760192">MC146818</a>
</li>
<li>UIE
: <a class="el" href="classVGic.html#a83aa5981f5cf235805c24fec2d4686b7">VGic</a>
</li>
<li>uimm
: <a class="el" href="classPowerISA_1_1IntImmOp.html#a72e104eb6efdf0d6032f422fc63ac860">PowerISA::IntImmOp</a>
, <a class="el" href="classRiscvISA_1_1CSROp.html#ad0102c90e40a6519b9c496289faa5f0a">RiscvISA::CSROp</a>
</li>
<li>uncacheable
: <a class="el" href="structX86ISA_1_1TlbEntry.html#ab946ef397e1c037519ea8af144b4f198">X86ISA::TlbEntry</a>
</li>
<li>uncacheAddr
: <a class="el" href="classMemTest.html#ad6801d1018bf608b4b9b3ce8e11b49ad">MemTest</a>
</li>
<li>uncoalescedAccesses
: <a class="el" href="classTLBCoalescer.html#ac0a8f3b1e9f25391ac2ef044de84424c">TLBCoalescer</a>
</li>
<li>underflow
: <a class="el" href="structStats_1_1DistData.html#a8b58b97e8c87d248c5508bb601f03bdd">Stats::DistData</a>
, <a class="el" href="classStats_1_1DistStor.html#a8a75aa5972379c742e417af713a52be1">Stats::DistStor</a>
</li>
<li>underReset
: <a class="el" href="classCopyEngine_1_1CopyEngineChannel.html#a826b27cabe4f6746617b134970ee58de">CopyEngine::CopyEngineChannel</a>
</li>
<li>underruns
: <a class="el" href="classHDLcd.html#a6fbeaf06d00251ab42260373e8976091">HDLcd</a>
</li>
<li>UnImplMask
: <a class="el" href="structAlphaISA_1_1VAddr.html#acc4e1992c8c2f350d74299ca4dbdc202">AlphaISA::VAddr</a>
, <a class="el" href="structPowerISA_1_1VAddr.html#a6e7259eab6ebdb26a9b88fd179c4a954">PowerISA::VAddr</a>
</li>
<li>uniq
: <a class="el" href="classAlphaISA_1_1ISA.html#a5a1b81d570a89bb7733ee5b02dae212f">AlphaISA::ISA</a>
</li>
<li>unitBusy
: <a class="el" href="classFUPool.html#ac589c370cfc54a3dcb5a09664f73e91f">FUPool</a>
</li>
<li>unitsToBeFreed
: <a class="el" href="classFUPool.html#a055a553ea0703d132cb67fc1c3b3ceed">FUPool</a>
</li>
<li>unknown
: <a class="el" href="classArmISA_1_1UndefinedInstruction.html#a8607796a74a429fa40c3e61203184efb">ArmISA::UndefinedInstruction</a>
, <a class="el" href="classMipsISA_1_1StackTrace.html#afff9b0f30d13ece6fdff0b848d6ef141">MipsISA::StackTrace</a>
, <a class="el" href="classPowerISA_1_1StackTrace.html#a5f8802f7ce42c759791849da0b3c7d9c">PowerISA::StackTrace</a>
, <a class="el" href="classRiscvISA_1_1StackTrace.html#a4e648b2fe51075d5eb3973266bc59192">RiscvISA::StackTrace</a>
, <a class="el" href="classX86ISA_1_1StackTrace.html#a3e6b35539d4fbf35b8ff2f1cd68acac7">X86ISA::StackTrace</a>
</li>
<li>unknownPages
: <a class="el" href="classFlashDevice.html#aac4d710ad8d0679d1097cfa81adf9c2a">FlashDevice</a>
</li>
<li>unlockEvent
: <a class="el" href="classsc__core_1_1sc__mutex.html#a5829fd1adee6279dc2a33159996e7b45">sc_core::sc_mutex</a>
</li>
<li>unserializedCurTick
: <a class="el" href="classGlobals.html#ae82f5554057cb5c965398cb29d5115b4">Globals</a>
</li>
<li>unused
: <a class="el" href="classExtensionPool.html#aa077475cc6bd5dddba753fc1f1eb3389">ExtensionPool&lt; T &gt;</a>
, <a class="el" href="classtlm__utils_1_1instance__specific__extension__container__pool.html#ae117d1b529784ac335bc9ab89a8bc91f">tlm_utils::instance_specific_extension_container_pool</a>
</li>
<li>unused0
: <a class="el" href="structX86Linux64_1_1tgt__stat64.html#a91432a6db7efb3d7e58c8f5406e88481">X86Linux64::tgt_stat64</a>
</li>
<li>unusedCache
: <a class="el" href="classIGbE_1_1DescCache.html#aaebef4dd0f350727bbd011b400495ded">IGbE::DescCache&lt; T &gt;</a>
</li>
<li>unusedPrefetches
: <a class="el" href="structBaseCache_1_1CacheStats.html#afc890963fe2cd85e10dbcd73f1a04de0">BaseCache::CacheStats</a>
</li>
<li>unverifiedInst
: <a class="el" href="classChecker.html#afb0234ea07afa3e29e35c66106eb2782">Checker&lt; Impl &gt;</a>
</li>
<li>unverifiedMemData
: <a class="el" href="classCheckerCPU.html#a2258687f1b67a019a92cec3dee1ec825">CheckerCPU</a>
</li>
<li>unverifiedReq
: <a class="el" href="classCheckerCPU.html#a78d902b383a2e41095c4d86e2730b3f4">CheckerCPU</a>
</li>
<li>unverifiedResult
: <a class="el" href="classCheckerCPU.html#aa9ec0ea0e2044e0a4be2422cef39f8f9">CheckerCPU</a>
</li>
<li>uops
: <a class="el" href="classArmISA_1_1Memory64.html#a277e5761638d3783f8b69d6751d3f3f3">ArmISA::Memory64</a>
, <a class="el" href="classArmISA_1_1Memory.html#a9283c69727ab63be6137edf0534e4a3d">ArmISA::Memory</a>
, <a class="el" href="classArmISA_1_1RfeOp.html#a9886b03e6a87fbaf91d7b515d57b169c">ArmISA::RfeOp</a>
, <a class="el" href="classArmISA_1_1SrsOp.html#af7219f6210a7a5bb95d20540b598e2fa">ArmISA::SrsOp</a>
</li>
<li>up
: <a class="el" href="classArmISA_1_1MicroMemOp.html#a353a6ee3307802bb02a6795982eaeda3">ArmISA::MicroMemOp</a>
, <a class="el" href="classArmISA_1_1MicroMemPairOp.html#aa7054417700802c439a1f957bc392a5e">ArmISA::MicroMemPairOp</a>
, <a class="el" href="structstack__el.html#a080b998977dcc45e2280ec41fe30fc92">stack_el</a>
</li>
<li>updateAckEvent
: <a class="el" href="classEnergyCtrl.html#af022bf8416b6d354158ce19be20731e4">EnergyCtrl</a>
</li>
<li>updatedQueues
: <a class="el" href="classDefaultIEW.html#a3ad6eea8655a7d98cec390a3f21caf36">DefaultIEW&lt; Impl &gt;</a>
</li>
<li>updateEvent
: <a class="el" href="classBaseTrafficGen.html#ae0d5a50776a22732930e4f7f1a9e262d">BaseTrafficGen</a>
</li>
<li>updateList
: <a class="el" href="classsc__gem5_1_1Scheduler.html#ae986306e27ca610f8f77838de144a827">sc_gem5::Scheduler</a>
</li>
<li>updateLSQNextCycle
: <a class="el" href="classDefaultIEW.html#a4996321e58e6fb888fcac3c25ca7114d">DefaultIEW&lt; Impl &gt;</a>
</li>
<li>updateOnError
: <a class="el" href="classCheckerCPU.html#a18a285933d97deae1473eb9520f8acb6">CheckerCPU</a>
</li>
<li>updatePerfLevelEvents
: <a class="el" href="classDVFSHandler.html#a7682139265488ef75278e9048758ee0b">DVFSHandler</a>
</li>
<li>updatesByStageLevel
: <a class="el" href="classWalkCache.html#a3ec7947f23b35922471e0d9cde45fc03">WalkCache</a>
</li>
<li>updateThisCycle
: <a class="el" href="classChecker.html#a5eef28661b27702660a6c86db2e101a6">Checker&lt; Impl &gt;</a>
</li>
<li>updateThreshold
: <a class="el" href="classStatisticalCorrector.html#a6a733f50c993eeb5841dee3d3ce8ad75">StatisticalCorrector</a>
</li>
<li>updateThresholdWidth
: <a class="el" href="classStatisticalCorrector.html#ad973eb3ba8f79cfe9b75007ef7e68317">StatisticalCorrector</a>
</li>
<li>UPIUHeaderDataIndWord0
: <a class="el" href="classUFSHostDevice_1_1UFSSCSIDevice.html#a4990cea46938f3ee76772640b761763e">UFSHostDevice::UFSSCSIDevice</a>
</li>
<li>UPIUHeaderDataIndWord1
: <a class="el" href="classUFSHostDevice_1_1UFSSCSIDevice.html#a835371be707c3051810ecccc4563356b">UFSHostDevice::UFSSCSIDevice</a>
</li>
<li>UPIUHeaderDataIndWord2
: <a class="el" href="classUFSHostDevice_1_1UFSSCSIDevice.html#ac80e3cb804c7c404cdaea7548e3b8622">UFSHostDevice::UFSSCSIDevice</a>
</li>
<li>upper
: <a class="el" href="structArmISA_1_1ISA_1_1MiscRegLUTEntry.html#ac37499d34b0f23448afcc1528b4da319">ArmISA::ISA::MiscRegLUTEntry</a>
</li>
<li>upperAddr
: <a class="el" href="structUFSHostDevice_1_1UFSHCDSGEntry.html#a39591760945b8859853cd55ab9d72aaf">UFSHostDevice::UFSHCDSGEntry</a>
</li>
<li>uppercase
: <a class="el" href="structcp_1_1Format.html#a165c7b2ac8b95946ff938eb609592248">cp::Format</a>
</li>
<li>uptime
: <a class="el" href="structAlphaLinux_1_1tgt__sysinfo.html#aed4915b30d2a4b7fe0db0831e7faef09">AlphaLinux::tgt_sysinfo</a>
, <a class="el" href="structArmLinux32_1_1tgt__sysinfo.html#a6de5dc66f3361f1ad1c78de4c88e90c7">ArmLinux32::tgt_sysinfo</a>
, <a class="el" href="structArmLinux64_1_1tgt__sysinfo.html#a4dbad2438b73cb69a0975749783cb63b">ArmLinux64::tgt_sysinfo</a>
, <a class="el" href="structMipsLinux_1_1tgt__sysinfo.html#ae3473d89bd7f9a31596ae46dbb6214b7">MipsLinux::tgt_sysinfo</a>
, <a class="el" href="structRiscvLinux32_1_1tgt__sysinfo.html#a2a6e8b7ac8ae16909267a785c00a3329">RiscvLinux32::tgt_sysinfo</a>
, <a class="el" href="structRiscvLinux64_1_1tgt__sysinfo.html#a8972cccfc1336a99936a32bcaa11fa66">RiscvLinux64::tgt_sysinfo</a>
, <a class="el" href="structSparc32Linux_1_1tgt__sysinfo.html#a4734e13343398469eacc974fc6776a49">Sparc32Linux::tgt_sysinfo</a>
, <a class="el" href="structSparcLinux_1_1tgt__sysinfo.html#a08f6f91b195b71475fdf2068f9cd2b18">SparcLinux::tgt_sysinfo</a>
, <a class="el" href="structX86Linux32_1_1tgt__sysinfo.html#af676d6bfce45653ee8d214b4b5aa7d0b">X86Linux32::tgt_sysinfo</a>
, <a class="el" href="structX86Linux64_1_1tgt__sysinfo.html#abee8fc3fff439105c69c01c253f0fe66">X86Linux64::tgt_sysinfo</a>
</li>
<li>ura
: <a class="el" href="classArmISA_1_1MicroIntImmOp.html#af2859957e7d24eb303683219349441ce">ArmISA::MicroIntImmOp</a>
, <a class="el" href="classArmISA_1_1MicroIntImmXOp.html#a7273f9e6cb4f4ba18b0cdf612bbfc825">ArmISA::MicroIntImmXOp</a>
, <a class="el" href="classArmISA_1_1MicroIntMov.html#a7ae60d73a53f50d71b50642529029e57">ArmISA::MicroIntMov</a>
, <a class="el" href="classArmISA_1_1MicroIntOp.html#a7eaed6d4efd433a883df4a62b2c1c07d">ArmISA::MicroIntOp</a>
, <a class="el" href="classArmISA_1_1MicroIntRegOp.html#a3855140203e1618ae6e0ad1d13858c95">ArmISA::MicroIntRegOp</a>
, <a class="el" href="classArmISA_1_1MicroIntRegXOp.html#a444d5265da3174624d52d65573539682">ArmISA::MicroIntRegXOp</a>
, <a class="el" href="classArmISA_1_1MicroNeonMemOp.html#a32339c9f8fcab5fb50421a8f85463e64">ArmISA::MicroNeonMemOp</a>
, <a class="el" href="classArmISA_1_1MicroSetPCCPSR.html#a71ed1b7fa9bb848738b6bdef7a135db1">ArmISA::MicroSetPCCPSR</a>
, <a class="el" href="classArmISA_1_1RfeOp.html#a137e014281296e1e6c31af7ad50f544c">ArmISA::RfeOp</a>
</li>
<li>urb
: <a class="el" href="classArmISA_1_1MicroIntImmOp.html#a20193c0a075c9248e90774ddfa2700c9">ArmISA::MicroIntImmOp</a>
, <a class="el" href="classArmISA_1_1MicroIntImmXOp.html#ab7b999d2011238b45a0a106c3d5b8857">ArmISA::MicroIntImmXOp</a>
, <a class="el" href="classArmISA_1_1MicroIntMov.html#a4c6227192abca3f22e5afc055a3bdcf9">ArmISA::MicroIntMov</a>
, <a class="el" href="classArmISA_1_1MicroIntOp.html#a6269b0bf7f92df396e5052078b1f38bc">ArmISA::MicroIntOp</a>
, <a class="el" href="classArmISA_1_1MicroIntRegOp.html#a85f925d3dc84c2061e2abb147164d3e4">ArmISA::MicroIntRegOp</a>
, <a class="el" href="classArmISA_1_1MicroIntRegXOp.html#a038997f990feb841d27409a7f0552c8b">ArmISA::MicroIntRegXOp</a>
, <a class="el" href="classArmISA_1_1MicroMemPairOp.html#aade7253e66923aa34e2419f8d00324fd">ArmISA::MicroMemPairOp</a>
, <a class="el" href="classArmISA_1_1MicroSetPCCPSR.html#a2a5ffa9260632918f89ce3b46517b103">ArmISA::MicroSetPCCPSR</a>
, <a class="el" href="classArmISA_1_1RfeOp.html#a8abf4df652ac0e3afe90d9663d567b66">ArmISA::RfeOp</a>
</li>
<li>urc
: <a class="el" href="classArmISA_1_1MicroIntOp.html#ae67d33058a17e23a997a8e9ea6641cf0">ArmISA::MicroIntOp</a>
, <a class="el" href="classArmISA_1_1MicroIntRegOp.html#ab7d78f3fce8a10d329878ad4138d9c95">ArmISA::MicroIntRegOp</a>
, <a class="el" href="classArmISA_1_1MicroIntRegXOp.html#a80c293891488c2e6ba5f66faad85c79e">ArmISA::MicroIntRegXOp</a>
, <a class="el" href="classArmISA_1_1MicroSetPCCPSR.html#abc08a8ac251f48c1b5f4e578c0a1ccef">ArmISA::MicroSetPCCPSR</a>
, <a class="el" href="classArmISA_1_1RfeOp.html#addf0b8f57424bbd1868786a36dd510cc">ArmISA::RfeOp</a>
</li>
<li>use_count
: <a class="el" href="classtlm__utils_1_1instance__specific__extension__container.html#ad6ac6b8c6b588f43295ac53b65192503">tlm_utils::instance_specific_extension_container</a>
</li>
<li>useAltOnNaBits
: <a class="el" href="classTAGEBase.html#a50bed7b277830fa175baf9deebf3d325">TAGEBase</a>
</li>
<li>useAltPredForNewlyAllocated
: <a class="el" href="classTAGEBase.html#aff39d3596ee0a7d93dd0d54dc88c0f49">TAGEBase</a>
</li>
<li>useArchPT
: <a class="el" href="classProcess.html#ab727c1ecc2620e1b8566970edc6727b7">Process</a>
</li>
<li>useContinuation
: <a class="el" href="classGPUDynInst.html#ad82ddc24d0948493a7ab72bc760047d8">GPUDynInst</a>
</li>
<li>used
: <a class="el" href="classExtensionPool.html#a545e4cce6e22f57efaa78d85444ce657">ExtensionPool&lt; T &gt;</a>
, <a class="el" href="structSparcISA_1_1TlbEntry.html#a62731c18e260aa60696d1071966e7d08">SparcISA::TlbEntry</a>
, <a class="el" href="classVirtQueue.html#a6b3ec20f5b6a7a308792355905ef1aac">VirtQueue</a>
, <a class="el" href="structvring.html#aefac82e55f9230a48e2a095b4d76f0d2">vring</a>
</li>
<li>usedCache
: <a class="el" href="classIGbE_1_1DescCache.html#a31ef127f19636a4fc14bad6c37ed21eb">IGbE::DescCache&lt; T &gt;</a>
</li>
<li>useDefaultRange
: <a class="el" href="classBaseXBar.html#a45e18d70e85c8e1ff2e06cad49ce3d96">BaseXBar</a>
</li>
<li>usedEntries
: <a class="el" href="classReturnAddrStack.html#a882ba6322276c636265d99c87b1ef5ae">ReturnAddrStack</a>
, <a class="el" href="classSparcISA_1_1TLB.html#a853e79741cb14ae2c0992789d23daa85">SparcISA::TLB</a>
</li>
<li>usedIQ
: <a class="el" href="structTimeBufStruct_1_1iewComm.html#a2d899aab582a9e6572befa0bec3774d8">TimeBufStruct&lt; Impl &gt;::iewComm</a>
</li>
<li>useDirectionBit
: <a class="el" href="classLoopPredictor.html#a7a4f7f616cc49a1ca87a4d7d35db587a">LoopPredictor</a>
</li>
<li>usedLoadPorts
: <a class="el" href="classLSQ.html#a379863c029ae49df5fab034dd436808c">LSQ&lt; Impl &gt;</a>
</li>
<li>usedLSQ
: <a class="el" href="structTimeBufStruct_1_1iewComm.html#a0ce51bc4659f3da4fe56128f90ae41fe">TimeBufStruct&lt; Impl &gt;::iewComm</a>
</li>
<li>usedRAS
: <a class="el" href="structBPredUnit_1_1PredictorHistory.html#ad95f0cc3db236ee1b606e213e98cc372">BPredUnit::PredictorHistory</a>
, <a class="el" href="classBPredUnit.html#a07165d23bf5262552b968048c61405c9">BPredUnit</a>
</li>
<li>usedROB
: <a class="el" href="structTimeBufStruct_1_1commitComm.html#a5b5cfd14438dd035a708c93c31a3781c">TimeBufStruct&lt; Impl &gt;::commitComm</a>
</li>
<li>usedScPred
: <a class="el" href="structStatisticalCorrector_1_1BranchInfo.html#a205fa0beb90e6614a8ea9ce3285ec026">StatisticalCorrector::BranchInfo</a>
</li>
<li>usedStorePorts
: <a class="el" href="classLSQ.html#addfee591753bbf758b6aeacd0f1e7c57">LSQ&lt; Impl &gt;</a>
</li>
<li>useForClone
: <a class="el" href="classProcess.html#a596405bfe045add7f3fbcdaf357ab6d0">Process</a>
</li>
<li>usefulDegree
: <a class="el" href="classAccessMapPatternMatching.html#ad1d78c569603051d9b77abccfbf46eb3">AccessMapPatternMatching</a>
</li>
<li>usefulPrefetches
: <a class="el" href="classBasePrefetcher.html#a6f17e5ea8d5ff9441185cb640f8baa0b">BasePrefetcher</a>
</li>
<li>useGzip
: <a class="el" href="classProtoInputStream.html#a53c0ab83ee4a95c66126d7c28f6c8768">ProtoInputStream</a>
</li>
<li>useHashing
: <a class="el" href="classLoopPredictor.html#a927d57951b405a214af0704c7a161553">LoopPredictor</a>
</li>
<li>useMasterId
: <a class="el" href="classStridePrefetcher.html#ab49e6588f3c4c6b9ab1839cec86b2c39">StridePrefetcher</a>
</li>
<li>user
: <a class="el" href="classMipsISA_1_1StackTrace.html#a4596f96da7a6df46ef50969e82e71e65">MipsISA::StackTrace</a>
, <a class="el" href="classPowerISA_1_1StackTrace.html#ad6cb58366c72b43b84c478eb3b69f92a">PowerISA::StackTrace</a>
, <a class="el" href="classRiscvISA_1_1StackTrace.html#a3c058426d3edc6f998bdf6467b7f3f69">RiscvISA::StackTrace</a>
, <a class="el" href="classX86ISA_1_1PageFault.html#a8b6d1e37aaaef511f32586682948c547">X86ISA::PageFault</a>
, <a class="el" href="classX86ISA_1_1StackTrace.html#a8de3218e4ec004ce1606f77c55d66fa3">X86ISA::StackTrace</a>
, <a class="el" href="structX86ISA_1_1TlbEntry.html#af25a9b944fdc7e04079332c2a11cbe09">X86ISA::TlbEntry</a>
</li>
<li>user1
: <a class="el" href="structCopyEngineReg_1_1DmaDesc.html#a5c60d8d123f56009251d233deb7e99ea">CopyEngineReg::DmaDesc</a>
</li>
<li>user2
: <a class="el" href="structCopyEngineReg_1_1DmaDesc.html#a80e20da138aa0f77d8a0534138497db8">CopyEngineReg::DmaDesc</a>
</li>
<li>userCounters
: <a class="el" href="structArmISA_1_1PMU_1_1PMUEvent.html#aae8106c01555f583d45e99d709ced89e">ArmISA::PMU::PMUEvent</a>
</li>
<li>userDoorBellSet
: <a class="el" href="structNDRange.html#a65e1865606805b7eb5fca2ebb03c2dd2">NDRange</a>
</li>
<li>userTable
: <a class="el" href="classArmISA_1_1TableWalker_1_1WalkerState.html#a6a3b8a34db880c2e83dddbe6c2f46fff">ArmISA::TableWalker::WalkerState</a>
</li>
<li>UsesModRMOneByte
: <a class="el" href="classX86ISA_1_1Decoder.html#a04608f1fd317e3bca23645526849d645">X86ISA::Decoder</a>
</li>
<li>UsesModRMThreeByte0F38
: <a class="el" href="classX86ISA_1_1Decoder.html#ac61bf3b09c5d04b310352c710b56e83f">X86ISA::Decoder</a>
</li>
<li>UsesModRMThreeByte0F3A
: <a class="el" href="classX86ISA_1_1Decoder.html#aeec9bfa367876aa3322d72e4be7ce8ef">X86ISA::Decoder</a>
</li>
<li>UsesModRMTwoByte
: <a class="el" href="classX86ISA_1_1Decoder.html#a095e31c372fbc62c9be28181754803f2">X86ISA::Decoder</a>
</li>
<li>useSpeculation
: <a class="el" href="classLoopPredictor.html#a62cae6f9f1db4855084e5834439169d8">LoopPredictor</a>
</li>
<li>useStamp
: <a class="el" href="classSMMUv3BaseCache.html#a9bdae5b186ab4825b74f1ba5cb352253">SMMUv3BaseCache</a>
</li>
<li>useTso
: <a class="el" href="classIGbE_1_1TxDescCache.html#a7149dac873b98eaaa6ae84c5ca687b8f">IGbE::TxDescCache</a>
</li>
<li>useVirtualAddresses
: <a class="el" href="classBasePrefetcher.html#a3a7dc3f558655259fe09fcdfc758f415">BasePrefetcher</a>
</li>
<li>useXSave
: <a class="el" href="classX86KvmCPU.html#a506467e24ff3c534cbf8a469d89006ba">X86KvmCPU</a>
</li>
<li>usingKvm
: <a class="el" href="classMuxingKvmGic.html#afe82552956e22bbf3f1e8e2f4196431b">MuxingKvmGic</a>
</li>
<li>utilization
: <a class="el" href="classBaseXBar_1_1Layer.html#a0909c1252acbfed0b398bb60e803d434">BaseXBar::Layer&lt; SrcType, DstType &gt;</a>
</li>
<li>UTPEvent
: <a class="el" href="classUFSHostDevice.html#a098dc72273615116051680abdcedf3f6">UFSHostDevice</a>
</li>
<li>UTPTaskREQCOMPL
: <a class="el" href="classUFSHostDevice.html#acb934c31fb64417a09fc26151b738600">UFSHostDevice</a>
</li>
<li>UTPTransferREQCOMPL
: <a class="el" href="classUFSHostDevice.html#a27697d97aa3d4781af6668f558d98cd7">UFSHostDevice</a>
</li>
<li>uwxn
: <a class="el" href="structContextDescriptor.html#a0b4a594db97b82953e520aac04cbf1f9">ContextDescriptor</a>
</li>
</ul>
</div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:32 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
