// Seed: 3768509265
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2, id_3;
  assign module_1.id_15 = 0;
  wire id_4;
  wire id_5;
  if (id_3)
    always
    `define pp_6 0
  else assign id_3 = ~1'd0;
  integer id_7;
  wire id_8;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output logic id_2,
    input wor id_3,
    input supply1 id_4,
    output wor id_5
);
  assign id_5 = 1;
  wire id_7, id_8;
  wire id_9;
  assign id_5 = 1;
  always id_2 <= 1;
  wire id_10;
  wire id_11;
  task id_12(input id_13, input id_14, output id_15, input id_16);
    output id_17;
  endtask
  wire id_18;
  wand id_19;
  module_0 modCall_1 (id_18);
  final $display(id_0, id_16, id_19);
  wire id_20;
endmodule
