/*******************************************************************************
*                           P. C. A.
*
*                    Peugeot Citroen Automobile
*
*        This file is the property of PCA. All rights are reserved
*        by PCA and this file must not be copied or disclosed
*       (in whole or in part) without prior written consent of PCA.
*
********************************************************************************
*
* %name: TPM_calibrations.c %
*
* %version: 3.2 %
*
* %date_modified: Mon Apr 22 12:54:43 2013 %
*
*
* %derived_by: u260001 %
* %release: EB2DT/SC4.3 %
* %full_filespec: TPM_calibrations.c-3.2:csrc:2 %
*
*******************************************************************************/


#ifndef _TPM_CALIBRATIONS_C_
#define _TPM_CALIBRATIONS_C_
#include "TPM_calibrations.h"
#define TPM_START_SEC_CALIB_16BIT
#include "TPM_MemMap.h"
AR_MERGEABLE_CALIB_16BIT UInt16 PhyMSI_cppExMnf_C=10000;AR_MERGEABLE_CALIB_16BIT
 UInt16 PhyMSI_cppTrbCase_C=12000;AR_MERGEABLE_CALIB_16BIT UInt16 
PhyMSI_pwrCylHdEstimIni_C=106;AR_MERGEABLE_CALIB_16BIT UInt16 PhyMSI_rCppExMnf_C
=0;AR_MERGEABLE_CALIB_16BIT UInt16 PhyMSI_rCppTrbCase_C=0;
AR_MERGEABLE_CALIB_16BIT UInt16 PhyMSI_tiExMnfThd_C=1000;
AR_MERGEABLE_CALIB_16BIT UInt16 PhyMSI_tiTrbCaseThd_C=1000;
AR_MERGEABLE_CALIB_16BIT SInt16 TPM_agIgMinThermoOfs_C=0;
AR_MERGEABLE_CALIB_16BIT UInt16 TPM_facCorTWCSt_C=256;AR_MERGEABLE_CALIB_16BIT 
UInt16 TPM_facEOxdEmiGsl_C=0;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_facFilFacCorProtComp_C=8192;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_facFilTExBasReq_C=8192;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_facFildeltaTExoScvMax_C=16384;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_facStoichGsl_C=15053;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_mfAirScvLimMaxHcLdTWC_C=65529;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_mfAirScvMax_C=0;AR_MERGEABLE_CALIB_16BIT UInt16 TPM_mfAirScvUnLim_C=65529;
AR_MERGEABLE_CALIB_16BIT UInt16 TPM_mfSelAirScvLimMaxCor_C=64881;
AR_MERGEABLE_CALIB_16BIT UInt16 TPM_mfSelMfAirScvLimMax_C=65529;
AR_MERGEABLE_CALIB_16BIT UInt16 TPM_rAirLdMax_C=34406;AR_MERGEABLE_CALIB_16BIT 
UInt16 TPM_rMixtMaxInhOvb_C=5325;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_rMixtProtOxdTWCMin_C=1065;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_rMixtTWCStMax_C=5325;AR_MERGEABLE_CALIB_16BIT UInt16 TPM_rMixtTWCStMin_C=0;
AR_MERGEABLE_CALIB_16BIT UInt16 TPM_rMixtThdTWCHcFull_C=4260;
AR_MERGEABLE_CALIB_16BIT UInt16 TPM_rMixtThdTWCO2Full_C=3932;
AR_MERGEABLE_CALIB_16BIT UInt16 TPM_rSelRatMixtMaxAflScv_C=5530;
AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tBypReg_C=38400;AR_MERGEABLE_CALIB_16BIT 
UInt16 TPM_tDeltaLamDev1_C=640;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_tDeltaLamDev2_C=640;AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tDeltaLamDev3_C=640;
AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tDeltaLamDev4_C=640;AR_MERGEABLE_CALIB_16BIT
 UInt16 TPM_tDeltaLamTWC1_C=640;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_tDeltaLamTWC2_C=640;AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tDeltaLamTWC3_C=640;
AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tDeltaTDevMaxLihTEx_C=1600;
AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tEcpHeatProtDelta_C=1600;
AR_MERGEABLE_CALIB_16BIT SInt16 TPM_tEgOplOfsReqAirLdDev1_C=10;
AR_MERGEABLE_CALIB_16BIT SInt16 TPM_tEgOplOfsReqAirLdDev2_C=10;
AR_MERGEABLE_CALIB_16BIT SInt16 TPM_tEgOplOfsReqAirLdDev3_C=10;
AR_MERGEABLE_CALIB_16BIT SInt16 TPM_tEgOplOfsReqAirLdDev4_C=10;
AR_MERGEABLE_CALIB_16BIT SInt16 TPM_tEgOplOfsReqRlamDev1_C=10;
AR_MERGEABLE_CALIB_16BIT SInt16 TPM_tEgOplOfsReqRlamDev2_C=10;
AR_MERGEABLE_CALIB_16BIT SInt16 TPM_tEgOplOfsReqRlamDev3_C=10;
AR_MERGEABLE_CALIB_16BIT SInt16 TPM_tEgOplOfsReqRlamDev4_C=10;
AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tExNotReq_C=36800;AR_MERGEABLE_CALIB_16BIT 
UInt16 TPM_tHysRbl_C=7776;AR_MERGEABLE_CALIB_16BIT SInt16 
TPM_tIniIntRegThermoProt_C=0;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_tMaxDeltaHysAirLdLim_C=480;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_tMaxDeltaHys_C=832;AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tMaxDev1Delta_C=960;
AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tMaxDev2Delta_C=960;AR_MERGEABLE_CALIB_16BIT
 UInt16 TPM_tMaxDev3Delta_C=960;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_tMaxDev4Delta_C=960;AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tMaxOxdTWCScvMax_C=
48736;AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tMaxRichCutOffTWC_C=39136;
AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tMaxStoichTWC1Delta_C=800;
AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tMaxStoichTWC2Delta_C=800;
AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tMaxStoichTWC3Delta_C=800;
AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tMaxStoichTWC_C=40736;
AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tMaxTWC1Delta_C=960;AR_MERGEABLE_CALIB_16BIT
 UInt16 TPM_tMaxTWC2Delta_C=960;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_tMaxTWC3Delta_C=960;AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tOxdTWCSelCutOff_C=
35936;AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tRefTWC_C=24864;
AR_MERGEABLE_CALIB_16BIT SInt16 TPM_tSatMaxInt_C=25600;AR_MERGEABLE_CALIB_16BIT 
SInt16 TPM_tSatMinInt_C=-25600;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_tSelTCurThermoProtDev_C=48000;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_tSelTRefTWCScvMax_C=24864;AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tSelTTWC_C=
4800;AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tSelTTarThermoProtDev_C=40864;
AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tThdTWCSt_C=34336;AR_MERGEABLE_CALIB_16BIT 
UInt16 TPM_tiLimScvTmp_C=0;AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tiRichScvTmp_C=
1000;AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tiScvTmp_C=1000;
AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tiSdlTPM_C=20;AR_MERGEABLE_CALIB_16BIT 
UInt16 TPM_tiTMaxDev1ThermoProt_C=0;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_tiTMaxDev1TmpAirLd_C=1000;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_tiTMaxDev1Tmp_C=0;AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tiTMaxDev2ThermoProt_C
=0;AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tiTMaxDev2TmpAirLd_C=1000;
AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tiTMaxDev2Tmp_C=0;AR_MERGEABLE_CALIB_16BIT 
UInt16 TPM_tiTMaxDev3ThermoProt_C=0;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_tiTMaxDev3TmpAirLd_C=1000;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_tiTMaxDev3Tmp_C=0;AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tiTMaxDev4ThermoProt_C
=0;AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tiTMaxDev4TmpAirLd_C=1000;
AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tiTMaxDev4Tmp_C=0;AR_MERGEABLE_CALIB_16BIT 
UInt16 TPM_tiTMaxStoichTWC1Tmp_C=0;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_tiTMaxStoichTWC2Tmp_C=0;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_tiTMaxStoichTWC3Tmp_C=0;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_tiTMaxTWC1ThermoProt_C=0;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_tiTMaxTWC1TmpAirLd_C=1000;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_tiTMaxTWC1Tmp_C=0;AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tiTMaxTWC2ThermoProt_C
=0;AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tiTMaxTWC2TmpAirLd_C=1000;
AR_MERGEABLE_CALIB_16BIT UInt16 TPM_tiTMaxTWC2Tmp_C=0;AR_MERGEABLE_CALIB_16BIT 
UInt16 TPM_tiTMaxTWC3ThermoProt_C=0;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_tiTMaxTWC3TmpAirLd_C=1000;AR_MERGEABLE_CALIB_16BIT UInt16 
TPM_tiTMaxTWC3Tmp_C=0;
#define TPM_STOP_SEC_CALIB_16BIT
#include "TPM_MemMap.h"
#define TPM_START_SEC_CALIB_32BIT
#include "TPM_MemMap.h"
AR_MERGEABLE_CALIB_32BIT UInt32 TPM_facRampDecDev1_C=128;
AR_MERGEABLE_CALIB_32BIT UInt32 TPM_facRampDecDev2_C=128;
AR_MERGEABLE_CALIB_32BIT UInt32 TPM_facRampDecDev3_C=128;
AR_MERGEABLE_CALIB_32BIT UInt32 TPM_facRampDecDev4_C=128;
AR_MERGEABLE_CALIB_32BIT UInt32 TPM_facRampDecTWC1_C=128;
AR_MERGEABLE_CALIB_32BIT UInt32 TPM_facRampDecTWC2_C=128;
AR_MERGEABLE_CALIB_32BIT UInt32 TPM_facRampDecTWC3_C=128;
AR_MERGEABLE_CALIB_32BIT UInt32 TPM_facRampDec_C=536870912;
AR_MERGEABLE_CALIB_32BIT UInt32 TPM_facRampIncDev1_C=128000;
AR_MERGEABLE_CALIB_32BIT UInt32 TPM_facRampIncDev2_C=128000;
AR_MERGEABLE_CALIB_32BIT UInt32 TPM_facRampIncDev3_C=128000;
AR_MERGEABLE_CALIB_32BIT UInt32 TPM_facRampIncDev4_C=128000;
AR_MERGEABLE_CALIB_32BIT UInt32 TPM_facRampIncTWC1_C=128000;
AR_MERGEABLE_CALIB_32BIT UInt32 TPM_facRampIncTWC2_C=128000;
AR_MERGEABLE_CALIB_32BIT UInt32 TPM_facRampIncTWC3_C=128000;
AR_MERGEABLE_CALIB_32BIT UInt32 TPM_facRampInc_C=536870912;
AR_MERGEABLE_CALIB_32BIT UInt32 TPM_lamThdCutOff_C=7864;AR_MERGEABLE_CALIB_32BIT
 UInt32 TPM_lamThdSelCutOff_C=7864;AR_MERGEABLE_CALIB_32BIT UInt32 
TPM_mfAirScvOfs_C=32768;AR_MERGEABLE_CALIB_32BIT UInt32 
TPM_mfAirScvThdSelCutOff_C=0;AR_MERGEABLE_CALIB_32BIT UInt32 TPM_tMaxDev1_C=
41600;AR_MERGEABLE_CALIB_32BIT UInt32 TPM_tMaxDev2Step2_C=41600;
AR_MERGEABLE_CALIB_32BIT UInt32 TPM_tMaxDev2Step3_C=41600;
AR_MERGEABLE_CALIB_32BIT UInt32 TPM_tMaxDev2_C=41600;AR_MERGEABLE_CALIB_32BIT 
UInt32 TPM_tMaxDev3Step2_C=41600;AR_MERGEABLE_CALIB_32BIT UInt32 
TPM_tMaxDev3Step3_C=41600;AR_MERGEABLE_CALIB_32BIT UInt32 TPM_tMaxDev3_C=41600;
AR_MERGEABLE_CALIB_32BIT UInt32 TPM_tMaxDev4_C=41600;AR_MERGEABLE_CALIB_32BIT 
UInt32 TPM_tMaxStoichTWC1_C=32000;AR_MERGEABLE_CALIB_32BIT UInt32 
TPM_tMaxStoichTWC2_C=32000;AR_MERGEABLE_CALIB_32BIT UInt32 TPM_tMaxStoichTWC3_C=
32000;AR_MERGEABLE_CALIB_32BIT UInt32 TPM_tMaxTWC1_C=35200;
AR_MERGEABLE_CALIB_32BIT UInt32 TPM_tMaxTWC2_C=35200;AR_MERGEABLE_CALIB_32BIT 
UInt32 TPM_tMaxTWC3_C=35200;
#define TPM_STOP_SEC_CALIB_32BIT
#include "TPM_MemMap.h"
#define TPM_START_SEC_CALIB_8BIT
#include "TPM_MemMap.h"
AR_MERGEABLE_CALIB_8BIT UInt8 PhyMSI_rAirRatExMnf_C=128;AR_MERGEABLE_CALIB_8BIT 
UInt8 PhyMSI_rAirRatTrbCase_C=128;AR_MERGEABLE_CALIB_8BIT UInt8 
PhyMSI_rCoRatExMnf_C=128;AR_MERGEABLE_CALIB_8BIT UInt8 PhyMSI_rCoRatTrbCase_C=
128;AR_MERGEABLE_CALIB_8BIT UInt8 TPM_concO2Air_C=215;AR_MERGEABLE_CALIB_8BIT 
UInt8 TPM_idxSelTEgDev1_C=1;AR_MERGEABLE_CALIB_8BIT UInt8 TPM_idxSelTEgDev2_C=2;
AR_MERGEABLE_CALIB_8BIT UInt8 TPM_idxSelTEgDev3_C=3;AR_MERGEABLE_CALIB_8BIT 
UInt8 TPM_idxSelTEgDev4_C=4;AR_MERGEABLE_CALIB_8BIT UInt8 TPM_idxSelTEgTWC1_C=7;
AR_MERGEABLE_CALIB_8BIT UInt8 TPM_idxSelTEgTWC2_C=6;AR_MERGEABLE_CALIB_8BIT 
UInt8 TPM_idxSelTEgTWC3_C=5;AR_MERGEABLE_CALIB_8BIT UInt8 TPM_idxSelTEgTWCInp_C=
1;AR_MERGEABLE_CALIB_8BIT UInt8 TPM_idxSelTEgTWCScvMax_C=1;
AR_MERGEABLE_CALIB_8BIT UInt8 TPM_idxSelTWallDev1_C=1;AR_MERGEABLE_CALIB_8BIT 
UInt8 TPM_idxSelTWallDev2_C=2;AR_MERGEABLE_CALIB_8BIT UInt8 
TPM_idxSelTWallDev3_C=3;AR_MERGEABLE_CALIB_8BIT UInt8 TPM_idxSelTWallDev4_C=4;
AR_MERGEABLE_CALIB_8BIT UInt8 TPM_idxSelTWallTWC1_C=7;AR_MERGEABLE_CALIB_8BIT 
UInt8 TPM_idxSelTWallTWC2_C=6;AR_MERGEABLE_CALIB_8BIT UInt8 
TPM_idxSelTWallTWC3_C=5;AR_MERGEABLE_CALIB_8BIT UInt8 TPM_idxSelTWallTWCScvMax_C
=1;AR_MERGEABLE_CALIB_8BIT UInt8 TPM_mAirMol_C=232;AR_MERGEABLE_CALIB_8BIT UInt8
 TPM_noSelAcvThermoProtDev_C=0;AR_MERGEABLE_CALIB_8BIT UInt8 
TPM_rSelRatAirLdReqRbl_C=192;AR_MERGEABLE_CALIB_8BIT UInt8 TPM_rSelRatAirLdReq_C
=192;AR_MERGEABLE_CALIB_8BIT UInt8 TPM_rSelRatLdProtExThermo_C=192;
AR_MERGEABLE_CALIB_8BIT UInt8 TPM_stSelStO2HcStgTWC_C=0;AR_MERGEABLE_CALIB_8BIT 
UInt8 TPM_stTWCRbl2_C=1;AR_MERGEABLE_CALIB_8BIT UInt8 TPM_stTWCRbl3_C=1;
AR_MERGEABLE_CALIB_8BIT UInt8 TPM_stTWCRbl_C=1;AR_MERGEABLE_CALIB_8BIT UInt8 
TPM_uLsDsMesThdTWCHcFull_C=188;AR_MERGEABLE_CALIB_8BIT UInt8 
TPM_uLsDsMesThdTWCO2Full_C=38;
#define TPM_STOP_SEC_CALIB_8BIT
#include "TPM_MemMap.h"
#define TPM_START_SEC_CALIB_BOOLEAN
#include "TPM_MemMap.h"
AR_MERGEABLE_CALIB_BOOLEAN Boolean PhyMSI_bAcvPCylMax_C=1;
AR_MERGEABLE_CALIB_BOOLEAN Boolean PhyMSI_bAcvPwrCylHd_C=1;
AR_MERGEABLE_CALIB_BOOLEAN Boolean PhyMSI_bAcvTExMnf_C=1;
AR_MERGEABLE_CALIB_BOOLEAN Boolean PhyMSI_bAcvTTrbCase_C=1;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvAirLdDev1Tmp_C=1;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvAirLdDev2Tmp_C=1;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvAirLdDev3Tmp_C=1;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvAirLdDev4Tmp_C=1;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvAirLdTWC1Tmp_C=1;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvAirLdTWC2Tmp_C=1;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvAirLdTWC3Tmp_C=1;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvBypReg_C=0;AR_MERGEABLE_CALIB_BOOLEAN
 Boolean TPM_bAcvDev1EcpHeatProt_C=0;AR_MERGEABLE_CALIB_BOOLEAN Boolean 
TPM_bAcvDev2EcpHeatProt_C=0;AR_MERGEABLE_CALIB_BOOLEAN Boolean 
TPM_bAcvDev3EcpHeatProt_C=0;AR_MERGEABLE_CALIB_BOOLEAN Boolean 
TPM_bAcvDev4EcpHeatProt_C=0;AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvGas_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvHisTWCCutOff_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvNotAgIgMin_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvProtLimScv_C=1;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvR1234Mg_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvRichLimScv_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvRichScvThermoInvld_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvSelAcvProtExScv_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvSelAirLdLimTExMgr_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvSelExThermoProt_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvSelRichLimScv_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvSelRichProtOxdTWC_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvSelRichThermoProt_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvStTWCCutOff_C=1;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvStTWCSelCutOff_C=1;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvTPReqNotAuth_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvTWC1EcpHeatProt_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvTWC2EcpHeatProt_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bAcvTWC2_C=0;AR_MERGEABLE_CALIB_BOOLEAN 
Boolean TPM_bAcvTWC3EcpHeatProt_C=0;AR_MERGEABLE_CALIB_BOOLEAN Boolean 
TPM_bAcvTWC3_C=0;AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bEnaHldIntReg_C=1;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bEnaIniAirLdChgDev_C=1;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bEnaIniAirLdFall_C=1;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bEnaIniInt_C=1;AR_MERGEABLE_CALIB_BOOLEAN
 Boolean TPM_bEnaIniRichChgDev_C=1;AR_MERGEABLE_CALIB_BOOLEAN Boolean 
TPM_bInhIniRichRise_C=1;AR_MERGEABLE_CALIB_BOOLEAN Boolean 
TPM_bInhIniWiPropAct_C=0;AR_MERGEABLE_CALIB_BOOLEAN Boolean 
TPM_bInhSelInhInjCutOff_C=0;AR_MERGEABLE_CALIB_BOOLEAN Boolean 
TPM_bInhSelInhInjSelCutOff_C=0;AR_MERGEABLE_CALIB_BOOLEAN Boolean 
TPM_bInhSelInhOvbReq_C=0;AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bInhStTWCRbl_C=1
;AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelAcvProtExScv_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelAcvRichProtOxdTWC_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelAcvRichThermoProt_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelAirLdLimTExMgr_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelAirScvLimMaxCor_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelExThermoProt_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelInhInjCutOff_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelInhInjSelCutOff_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelInhOvbReq_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelMfAirScvLimMax_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelNbAcvThermoProtDev_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelRatAirLdReqRbl_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelRatAirLdReq_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelRatLdProtExThermo_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelRatMixtMaxAflScv_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelRichLimScv_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelStO2HcStgTWC_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelTCurThermoProtDev_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelTRefTWCScvMax_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelTTWC_C=0;AR_MERGEABLE_CALIB_BOOLEAN 
Boolean TPM_bSelTTarThermoProtDev_C=0;AR_MERGEABLE_CALIB_BOOLEAN Boolean 
TPM_bSelTWallCritDev2_C=0;AR_MERGEABLE_CALIB_BOOLEAN Boolean 
TPM_bSelTWallCritDev3_C=0;AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelTWallDev1_C
=0;AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelTWallDev2_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelTWallDev3_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelTWallDev4_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelTWallTWC1_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelTWallTWC2_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelTWallTWC3_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bSelTWallTWCScvMax_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bTWC1StoichEcpHeatProt_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bTWC2StoichEcpHeatProt_C=0;
AR_MERGEABLE_CALIB_BOOLEAN Boolean TPM_bTWC3StoichEcpHeatProt_C=0;
#define TPM_STOP_SEC_CALIB_BOOLEAN
#include "TPM_MemMap.h"
#define TPM_START_SEC_CARTO_16BIT
#include "TPM_MemMap.h"
AR_MERGEABLE_CARTO_16BIT UInt16 PhyMSI_facEgExMnfHeatExg_T[8]={0,1632,2842,3930,
4946,5914,6842,7739};AR_MERGEABLE_CARTO_16BIT UInt16 
PhyMSI_facEgTrbCaseHeatExg_T[8]={0,2245,3909,5406,6805,8136,9413,10648};
AR_MERGEABLE_CARTO_16BIT UInt16 PhyMSI_facExtExMnfHeatExg_M[8][10]={{9,10,11,12,
13,14,15,17,18,19},{9,10,11,12,13,14,15,17,18,19},{9,10,11,12,13,14,15,17,18,19}
,{9,10,11,12,13,14,15,17,18,19},{9,10,11,12,13,14,15,17,18,19},{9,10,11,12,13,14
,15,17,18,19},{9,10,11,12,13,14,15,17,18,19},{9,10,11,12,13,14,15,17,18,19}};
AR_MERGEABLE_CARTO_16BIT UInt16 PhyMSI_facExtTrbCaseHeatExg_M[8][10]={{9,10,11,
13,15,16,18,20,22,25},{9,10,11,13,15,16,18,20,22,25},{9,10,11,13,15,16,18,20,22,
25},{9,10,11,13,15,16,18,20,22,25},{9,10,11,13,15,16,18,20,22,25},{9,10,11,13,15
,16,18,20,22,25},{9,10,11,13,15,16,18,20,22,25},{9,10,11,13,15,16,18,20,22,25}};
AR_MERGEABLE_CARTO_16BIT UInt16 PhyMSI_nEng_pCylMaxY_A[20]={700,750,800,1000,
1250,1500,1750,1850,2000,2500,3000,3250,3500,3750,4000,4250,4500,5000,5500,6000}
;AR_MERGEABLE_CARTO_16BIT UInt16 PhyMSI_nEng_pwrCylHdY_A[20]={700,750,800,1000,
1250,1500,1750,1850,2000,2500,3000,3250,3500,3750,4000,4250,4500,5000,5500,6000}
;AR_MERGEABLE_CARTO_16BIT UInt16 PhyMSI_pwrCylHdEstim_M[16][20]={{11,11,11,12,14
,15,17,18,18,21,24,24,24,24,24,24,24,24,24,24},{14,14,15,17,18,20,21,23,23,27,31
,31,31,31,31,31,31,31,31,31},{29,29,33,42,42,45,49,52,52,59,66,71,76,81,86,87,88
,89,89,89},{32,32,36,47,46,50,53,57,57,64,71,77,84,90,96,97,98,99,99,99},{38,38,
42,56,62,59,62,64,64,74,83,90,97,103,109,111,114,109,109,109},{38,38,44,58,65,61
,63,65,65,75,85,92,99,106,111,114,116,120,120,120},{43,43,48,65,76,68,69,70,70,
82,93,101,108,116,120,124,129,150,150,150},{44,44,50,67,81,71,72,74,74,85,97,104
,112,120,125,134,143,161,161,161},{45,45,51,69,84,74,74,76,76,86,99,106,114,122,
129,135,152,168,168,168},{47,47,53,72,88,77,78,80,80,89,103,109,117,126,134,142,
167,180,180,180},{48,48,54,74,92,80,80,83,83,92,106,112,120,129,138,147,178,188,
188,188},{52,52,60,81,104,91,89,92,92,99,116,121,128,140,148,164,220,221,221,221
},{53,53,60,83,106,92,91,94,94,101,118,123,133,143,150,167,225,226,226,226},{55,
55,63,86,112,97,95,99,99,106,123,127,140,149,155,175,244,241,241,241},{56,56,64,
87,114,99,96,100,100,111,124,135,141,151,156,177,249,245,245,245},{56,56,64,88,
115,100,97,101,101,112,128,143,143,152,157,179,254,249,249,249}};
AR_MERGEABLE_CARTO_16BIT UInt16 PhyMSI_rMixtCylPwrHd_A[8]={4014,4096,4301,4506,
4710,4915,5120,5325};AR_MERGEABLE_CARTO_16BIT UInt16 
PhyMSI_spdVeh_facExtExMnfY_A[10]={0,3840,5120,7040,8960,12800,16640,21760,26880,
32000};AR_MERGEABLE_CARTO_16BIT UInt16 PhyMSI_spdVeh_facExtTrbCaseY_A[10]={0,
3840,5120,7040,8960,12800,16640,21760,26880,32000};AR_MERGEABLE_CARTO_16BIT 
UInt16 PhyMSI_tAir_tExMnfIniY_A[10]={233,243,253,263,273,283,293,303,313,323};
AR_MERGEABLE_CARTO_16BIT UInt16 PhyMSI_tAir_tTrbCaseIniY_A[10]={233,243,253,263,
273,283,293,303,313,323};AR_MERGEABLE_CARTO_16BIT UInt16 PhyMSI_tDeltaExMnfIni_M
[8][10]={{17472,17472,17472,17472,17472,17472,17472,17472,17472,17472},{27584,
27584,27584,27584,27584,27584,27584,27584,27584,27584},{32960,32960,32960,32960,
32960,32960,32960,32960,32960,32960},{36864,36864,36864,36864,36864,36864,36864,
36864,36864,36864},{40192,40192,40192,40192,40192,40192,40192,40192,40192,40192}
,{44608,44608,44608,44608,44608,44608,44608,44608,44608,44608},{47552,47552,
47552,47552,47552,47552,47552,47552,47552,47552},{49664,49664,49664,49664,49664,
49664,49664,49664,49664,49664}};AR_MERGEABLE_CARTO_16BIT UInt16 
PhyMSI_tDeltaTrbCaseIni_M[8][10]={{17472,17472,17472,17472,17472,17472,17472,
17472,17472,17472},{24256,24256,24256,24256,24256,24256,24256,24256,24256,24256}
,{29376,29376,29376,29376,29376,29376,29376,29376,29376,29376},{33792,33792,
33792,33792,33792,33792,33792,33792,33792,33792},{37504,37504,37504,37504,37504,
37504,37504,37504,37504,37504},{42944,42944,42944,42944,42944,42944,42944,42944,
42944,42944},{46592,46592,46592,46592,46592,46592,46592,46592,46592,46592},{
49280,49280,49280,49280,49280,49280,49280,49280,49280,49280}};
AR_MERGEABLE_CARTO_16BIT UInt16 TPM_cppEg_T[8]={400,900,950,1100,1200,1250,1300,
1350};AR_MERGEABLE_CARTO_16BIT UInt16 TPM_facIgCorGsl_M[6][9]={{186,186,186,186,
186,179,179,182,186},{166,166,170,177,179,163,156,158,160},{146,146,151,155,160,
151,146,145,143},{136,136,137,138,142,138,136,136,136},{132,132,134,138,140,134,
132,132,131},{128,128,128,128,128,128,128,128,128}};AR_MERGEABLE_CARTO_16BIT 
UInt16 TPM_facIntCoefAirLdDev1_M[6][8]={{32,32,32,32,32,32,32,32},{32,32,32,32,
32,32,32,32},{32,32,32,32,32,32,32,32},{32,32,32,32,32,32,32,32},{32,32,32,32,32
,32,32,32},{32,32,32,32,32,32,32,32}};AR_MERGEABLE_CARTO_16BIT UInt16 
TPM_facIntCoefAirLdDev2_M[6][8]={{32,32,32,32,32,32,32,32},{32,32,32,32,32,32,32
,32},{32,32,32,32,32,32,32,32},{32,32,32,32,32,32,32,32},{32,32,32,32,32,32,32,
32},{32,32,32,32,32,32,32,32}};AR_MERGEABLE_CARTO_16BIT UInt16 
TPM_facIntCoefAirLdDev3_M[6][8]={{32,32,32,32,32,32,32,32},{32,32,32,32,32,32,32
,32},{32,32,32,32,32,32,32,32},{32,32,32,32,32,32,32,32},{32,32,32,32,32,32,32,
32},{32,32,32,32,32,32,32,32}};AR_MERGEABLE_CARTO_16BIT UInt16 
TPM_facIntCoefAirLdDev4_M[6][8]={{32,32,32,32,32,32,32,32},{32,32,32,32,32,32,32
,32},{32,32,32,32,32,32,32,32},{32,32,32,32,32,32,32,32},{32,32,32,32,32,32,32,
32},{32,32,32,32,32,32,32,32}};AR_MERGEABLE_CARTO_16BIT UInt16 
TPM_facIntCoefRlamDev1_M[6][8]={{32,32,32,32,32,32,32,32},{32,32,32,32,32,32,32,
32},{32,32,32,32,32,32,32,32},{32,32,32,32,32,32,32,32},{32,32,32,32,32,32,32,32
},{32,32,32,32,32,32,32,32}};AR_MERGEABLE_CARTO_16BIT UInt16 
TPM_facIntCoefRlamDev2_M[6][8]={{32,32,32,32,32,32,32,32},{32,32,32,32,32,32,32,
32},{32,32,32,32,32,32,32,32},{32,32,32,32,32,32,32,32},{32,32,32,32,32,32,32,32
},{32,32,32,32,32,32,32,32}};AR_MERGEABLE_CARTO_16BIT UInt16 
TPM_facIntCoefRlamDev3_M[6][8]={{32,32,32,32,32,32,32,32},{32,32,32,32,32,32,32,
32},{32,32,32,32,32,32,32,32},{32,32,32,32,32,32,32,32},{32,32,32,32,32,32,32,32
},{32,32,32,32,32,32,32,32}};AR_MERGEABLE_CARTO_16BIT UInt16 
TPM_facIntCoefRlamDev4_M[6][8]={{38,38,38,38,38,38,38,38},{38,38,38,38,38,38,38,
38},{38,38,38,38,38,38,38,38},{38,38,38,38,38,38,38,38},{38,38,38,38,38,38,38,38
},{38,38,38,38,38,38,38,38}};AR_MERGEABLE_CARTO_16BIT UInt16 
TPM_facPropCoefAirLdDev1_M[6][8]={{80,80,80,80,80,80,80,80},{80,80,80,80,80,80,
80,80},{80,80,80,80,80,80,80,80},{80,80,80,80,80,80,80,80},{80,80,80,80,80,80,80
,80},{80,80,80,80,80,80,80,80}};AR_MERGEABLE_CARTO_16BIT UInt16 
TPM_facPropCoefAirLdDev2_M[6][8]={{80,80,80,80,80,80,80,80},{80,80,80,80,80,80,
80,80},{80,80,80,80,80,80,80,80},{80,80,80,80,80,80,80,80},{80,80,80,80,80,80,80
,80},{80,80,80,80,80,80,80,80}};AR_MERGEABLE_CARTO_16BIT UInt16 
TPM_facPropCoefAirLdDev3_M[6][8]={{80,80,80,80,80,80,80,80},{80,80,80,80,80,80,
80,80},{80,80,80,80,80,80,80,80},{80,80,80,80,80,80,80,80},{80,80,80,80,80,80,80
,80},{80,80,80,80,80,80,80,80}};AR_MERGEABLE_CARTO_16BIT UInt16 
TPM_facPropCoefAirLdDev4_M[6][8]={{80,80,80,80,80,80,80,80},{80,80,80,80,80,80,
80,80},{80,80,80,80,80,80,80,80},{80,80,80,80,80,80,80,80},{80,80,80,80,80,80,80
,80},{80,80,80,80,80,80,80,80}};AR_MERGEABLE_CARTO_16BIT UInt16 
TPM_facPropCoefRlamDev1_M[6][8]={{80,80,80,80,80,80,80,80},{80,80,80,80,80,80,80
,80},{80,80,80,80,80,80,80,80},{80,80,80,80,80,80,80,80},{80,80,80,80,80,80,80,
80},{80,80,80,80,80,80,80,80}};AR_MERGEABLE_CARTO_16BIT UInt16 
TPM_facPropCoefRlamDev2_M[6][8]={{80,80,80,80,80,80,80,80},{80,80,80,80,80,80,80
,80},{80,80,80,80,80,80,80,80},{80,80,80,80,80,80,80,80},{80,80,80,80,80,80,80,
80},{80,80,80,80,80,80,80,80}};AR_MERGEABLE_CARTO_16BIT UInt16 
TPM_facPropCoefRlamDev3_M[6][8]={{80,80,80,80,80,80,80,80},{80,80,80,80,80,80,80
,80},{80,80,80,80,80,80,80,80},{80,80,80,80,80,80,80,80},{80,80,80,80,80,80,80,
80},{80,80,80,80,80,80,80,80}};AR_MERGEABLE_CARTO_16BIT UInt16 
TPM_facPropCoefRlamDev4_M[6][8]={{80,80,80,80,80,80,80,80},{80,80,80,80,80,80,80
,80},{80,80,80,80,80,80,80,80},{80,80,80,80,80,80,80,80},{80,80,80,80,80,80,80,
80},{80,80,80,80,80,80,80,80}};AR_MERGEABLE_CARTO_16BIT UInt16 TPM_mfTotExCorY_A
[9]={0,182,364,546,1092,1820,3641,5461,10923};AR_MERGEABLE_CARTO_16BIT UInt16 
TPM_nEng18X_A[18]={0,750,1200,1400,2000,2400,2950,3225,3500,4000,4500,5000,5500,
6000,6400,7000,7499,7500};AR_MERGEABLE_CARTO_16BIT UInt16 TPM_nEngRblX_A[16]={0,
750,1200,1600,2000,2400,2950,3500,4000,4500,5000,5500,6000,6400,7000,7500};
AR_MERGEABLE_CARTO_16BIT UInt16 TPM_nEngTEgOpl_A[6]={1000,2000,3000,4000,5000,
6000};AR_MERGEABLE_CARTO_16BIT UInt16 TPM_nEngconcO2EgCmb_A[8]={1000,1500,2000,
2500,3000,4000,5000,6000};AR_MERGEABLE_CARTO_16BIT UInt16 TPM_rAirLdCorTEgOpl_A[
8]={3277,6554,9830,13107,16384,19661,22938,26214};AR_MERGEABLE_CARTO_16BIT 
UInt16 TPM_rAirLdCorconcO2EgCmb_A[8]={13107,14746,16384,18022,19661,21299,22938,
24576};AR_MERGEABLE_CARTO_16BIT UInt16 TPM_rAirLdLimRbl_T[16]={24576,24576,24576
,24576,24576,24576,24576,24576,24576,24576,24576,24576,24576,24576,24576,24576};
AR_MERGEABLE_CARTO_16BIT UInt16 TPM_rAirLdMaxRbl_T[16]={24576,24576,24576,24576,
24576,24576,24576,24576,24576,24576,24576,24576,24576,24576,24576,24576};
AR_MERGEABLE_CARTO_16BIT UInt16 TPM_rAirLdReqFlex_M[18][16]={{34406,34406,34406,
34406,34406,34406,34406,34406,34406,34406,34406,34406,34406,34406,34406,34406},{
2458,4519,6356,8653,12428,13497,17554,23998,34406,34406,34406,34406,34406,34406,
34406,34406},{2458,2688,2893,5124,8792,9831,13583,16100,19662,25276,31596,34406,
34406,34406,34406,34406},{2458,2458,2458,3512,5246,5737,10845,14825,17615,23482,
29887,34406,34406,34406,34406,34406},{2458,2458,2458,2458,2458,2458,4229,7374,
12396,18568,26213,32768,34406,34406,34406,34406},{2458,2458,2458,2458,2458,2458,
3652,4873,7374,13250,16382,23607,34406,34406,34406,34406},{2458,2458,2458,2458,
2458,2458,2458,3466,6555,10753,15301,18203,26212,26212,26212,26212},{2458,2458,
2458,2458,2458,2458,2458,3216,5353,8963,14636,17417,26212,26212,26212,26212},{
2458,2458,2458,2458,2458,2458,2458,3005,5004,7646,12289,16710,26212,26212,26212,
26212},{2458,2458,2458,2458,2458,2458,2458,2458,4585,6438,9339,14979,19667,34406
,34406,34406},{2458,2458,2458,2458,2458,2458,2458,2458,2458,5737,8268,12717,
17107,34406,34406,34406},{2458,2458,2458,2458,2458,2458,2458,2458,2458,3162,6555
,10884,15836,34406,34406,34406},{2458,2458,2458,2458,2458,2458,2458,2458,2458,
2536,5161,9216,14746,25119,32221,34406},{2458,2458,2458,2458,2458,2458,2458,2458
,2458,2458,3552,8163,13220,18778,31129,34406},{2458,2458,2458,2458,2458,2458,
2458,2458,2458,2458,2529,5738,12289,17516,28944,34406},{2458,2458,2458,2458,2458
,2458,2458,2458,2458,2458,2529,5738,12289,17516,28944,34406},{2458,2458,2458,
2458,2458,2458,2458,2458,2458,2458,2529,5738,12289,17516,28944,34406},{2458,2458
,2458,2458,2458,2458,2458,2458,2458,2458,2529,5738,12289,17516,28944,34406}};
AR_MERGEABLE_CARTO_16BIT UInt16 TPM_rAirLdReqMid_M[18][16]={{34406,34406,34406,
34406,34406,34406,34406,34406,34406,34406,34406,34406,34406,34406,34406,34406},{
2458,4519,6356,8653,12428,13497,17554,23998,34406,34406,34406,34406,34406,34406,
34406,34406},{2458,2688,2893,5124,8792,9831,13583,16100,19662,25276,31596,34406,
34406,34406,34406,34406},{2458,2458,2458,3512,5246,5737,10845,14825,17615,23482,
29887,34406,34406,34406,34406,34406},{2458,2458,2458,2458,2458,2458,4229,7374,
12396,18568,26213,32768,34406,34406,34406,34406},{2458,2458,2458,2458,2458,2458,
3652,4873,7374,13250,16382,23607,34406,34406,34406,34406},{2458,2458,2458,2458,
2458,2458,2458,3466,6555,10753,15301,18203,26212,26212,26212,26212},{2458,2458,
2458,2458,2458,2458,2458,3216,5353,8963,14636,17417,26212,26212,26212,26212},{
2458,2458,2458,2458,2458,2458,2458,3005,5004,7646,12289,16710,26212,26212,26212,
26212},{2458,2458,2458,2458,2458,2458,2458,2458,4585,6438,9339,14979,19667,34406
,34406,34406},{2458,2458,2458,2458,2458,2458,2458,2458,2458,5737,8268,12717,
17107,34406,34406,34406},{2458,2458,2458,2458,2458,2458,2458,2458,2458,3162,6555
,10884,15836,34406,34406,34406},{2458,2458,2458,2458,2458,2458,2458,2458,2458,
2536,5161,9216,14746,25119,32221,34406},{2458,2458,2458,2458,2458,2458,2458,2458
,2458,2458,3552,8163,13220,18778,31129,34406},{2458,2458,2458,2458,2458,2458,
2458,2458,2458,2458,2529,5738,12289,17516,28944,34406},{2458,2458,2458,2458,2458
,2458,2458,2458,2458,2458,2529,5738,12289,17516,28944,34406},{2458,2458,2458,
2458,2458,2458,2458,2458,2458,2458,2529,5738,12289,17516,28944,34406},{2458,2458
,2458,2458,2458,2458,2458,2458,2458,2458,2529,5738,12289,17516,28944,34406}};
AR_MERGEABLE_CARTO_16BIT UInt16 TPM_rMixtCyl_mEgCmbMol_A[8]={3850,3932,4014,4096
,4301,4506,4710,4915};AR_MERGEABLE_CARTO_16BIT UInt16 TPM_rMixtIniThermoProt_A[
11]={2048,3277,3564,3723,3899,4096,4313,4551,5120,5853,6828};
AR_MERGEABLE_CARTO_16BIT UInt16 TPM_rMixtconcO2EgCmb_A[8]={3891,4096,4301,4506,
4710,4915,5120,5325};AR_MERGEABLE_CARTO_16BIT UInt16 
TPM_rMixtconcO2EgTotLimMax_A[8]={4096,4198,4301,4506,4710,4915,5120,5325};
AR_MERGEABLE_CARTO_16BIT UInt16 TPM_rStatIgSpEfcX_A[6]={307,461,717,922,973,1024
};AR_MERGEABLE_CARTO_16BIT UInt16 TPM_tEgOplReqAirLdDev1_T[6]={565,565,565,565,
565,565};AR_MERGEABLE_CARTO_16BIT UInt16 TPM_tEgOplReqAirLdDev2_T[6]={565,565,
565,565,565,565};AR_MERGEABLE_CARTO_16BIT UInt16 TPM_tEgOplReqAirLdDev3_T[6]={
565,565,565,565,565,565};AR_MERGEABLE_CARTO_16BIT UInt16 
TPM_tEgOplReqAirLdDev4_T[6]={565,565,565,565,565,565};AR_MERGEABLE_CARTO_16BIT 
UInt16 TPM_tEgOplReqRlamDev1_M[6][8]={{560,560,560,560,560,560,560,560},{560,560
,560,560,560,560,560,560},{560,560,560,560,560,555,560,560},{560,560,560,560,560
,555,560,560},{560,560,565,565,550,535,540,540},{560,560,560,560,555,530,525,525
}};AR_MERGEABLE_CARTO_16BIT UInt16 TPM_tEgOplReqRlamDev2_M[6][8]={{540,540,540,
549,583,598,605,605},{540,540,540,549,583,598,605,605},{540,540,540,549,583,598,
605,605},{570,570,570,574,597,605,612,612},{587,587,587,595,607,615,622,622},{
602,602,602,610,618,622,628,628}};AR_MERGEABLE_CARTO_16BIT UInt16 
TPM_tEgOplReqRlamDev3_M[6][8]={{540,540,540,549,583,598,605,605},{540,540,540,
549,583,598,605,605},{540,540,540,549,583,598,605,605},{570,570,570,574,597,605,
612,612},{587,587,587,595,607,615,622,622},{602,602,602,610,618,622,628,628}};
AR_MERGEABLE_CARTO_16BIT UInt16 TPM_tEgOplReqRlamDev4_M[6][8]={{560,560,560,560,
570,600,600,600},{560,560,560,560,570,600,600,600},{560,560,560,560,570,600,600,
600},{560,560,560,580,600,620,620,620},{580,580,580,600,620,620,620,620},{600,
600,600,615,630,630,630,630}};AR_MERGEABLE_CARTO_16BIT UInt16 TPM_tEg_A[8]={9600
,16000,19200,22400,25600,28800,35200,41600};AR_MERGEABLE_CARTO_16BIT UInt16 
TPM_tTWCconcO2EgTotLimMax_A[8]={0,8000,17600,24000,24320,27200,27520,33600};
#define TPM_STOP_SEC_CARTO_16BIT
#include "TPM_MemMap.h"
#define TPM_START_SEC_CARTO_32BIT
#include "TPM_MemMap.h"
AR_MERGEABLE_CARTO_32BIT UInt32 PhyMSI_facPwrCylHdCor_T[8]={32768,32768,32768,
32768,32768,32768,32768,32768};AR_MERGEABLE_CARTO_32BIT UInt32 
PhyMSI_mfEg_facEgExMnf_A[8]={0,3641,7282,10923,14564,18204,21845,25486};
AR_MERGEABLE_CARTO_32BIT UInt32 PhyMSI_mfEg_facEgTrbCase_A[8]={0,3641,7282,10923
,14564,18204,21845,25486};AR_MERGEABLE_CARTO_32BIT UInt32 PhyMSI_pCylMaxEstim_M[
16][20]={{16797,16797,16797,17188,17969,18359,19141,19531,19531,20703,21875,
21875,21875,21875,21875,21875,21875,21875,21875,21875},{16406,16406,16797,17188,
17969,18359,19141,19922,19922,21094,22656,22656,22656,22656,22656,22656,22656,
22656,22656,22656},{17578,17578,17969,18750,18359,19141,19922,20703,20703,21875,
23047,23047,23047,23047,23047,23047,23047,23047,23047,23047},{32813,32813,37109,
41406,26172,27734,29297,30859,30859,33984,37109,39844,42578,45313,48438,48828,
49219,49609,49609,49609},{35547,35547,40234,45313,27344,29297,30859,32813,32813,
36328,39453,42969,46094,49609,52734,53516,53906,54297,54297,54297},{41406,41406,
47266,53906,54297,35156,36328,37500,37500,42188,46875,50000,53516,56641,57422,
57031,56641,54688,54688,54688},{42969,42969,49609,56250,56641,36719,37891,39063,
39063,44141,48828,52344,55469,58984,58984,58203,57422,58203,58203,58203},{46484,
46484,53516,60938,60547,40234,41016,41797,41797,47656,53125,56641,59766,63281,
61719,60156,58984,71875,71875,71875},{48047,48047,55469,63281,62500,45703,44141,
44922,44922,49609,54688,57422,60938,64844,64063,65234,66016,78516,78516,78516},{
48828,48828,56641,64844,63672,49219,46094,46875,46875,50781,55859,58203,61719,
65625,65625,66797,70313,78125,78125,78125},{50391,50391,58984,67188,66016,55078,
49609,50000,50000,52734,57422,59375,62500,67188,68359,68359,78125,78125,78125,
78125},{51563,51563,60547,69141,67578,58984,51953,52344,52344,54297,58594,60156,
63281,68359,69922,69141,78125,78125,78125,78125},{54297,54297,63672,73047,70703,
67969,57031,57422,57422,57422,61328,61719,65234,70703,69922,71484,78125,78125,
78125,78125},{55859,55859,65625,75391,73047,73828,61328,61328,61328,59766,63281,
63281,66406,71484,69922,73047,78125,78125,78125,78125},{57031,57031,66797,78125,
74219,78125,62500,62500,62500,60547,64063,63672,70703,73438,69922,73828,78125,
78125,78125,78125},{60156,60156,78125,78125,78125,78125,68750,68750,68750,65625,
66406,71094,71094,76172,69922,78125,78125,78125,78125,78125}};
AR_MERGEABLE_CARTO_32BIT UInt32 PhyMSI_rAirLd_pCylMaxX_A[16]={4915,6554,8192,
9830,11469,13107,14746,16384,18022,19661,21299,22938,24576,26214,27853,29491};
AR_MERGEABLE_CARTO_32BIT UInt32 PhyMSI_rAirLd_pwrCylHdX_A[16]={4915,6554,8192,
9830,11469,13107,14746,16384,18022,19661,21299,22938,24576,26214,27853,29491};
AR_MERGEABLE_CARTO_32BIT UInt32 PhyMSI_tiEngStop_tExMnfIniX_A[8]={0,100,200,300,
400,600,800,1000};AR_MERGEABLE_CARTO_32BIT UInt32 
PhyMSI_tiEngStop_tTrbCaseIniX_A[8]={0,100,200,300,400,600,800,1000};
AR_MERGEABLE_CARTO_32BIT UInt32 TPM_facEgEstimRlamIni_M[11][9]={{131072,131072,
131072,131072,131072,131072,131072,131072,131072},{128711,128711,129106,129761,
127928,129499,130807,131203,131596},{129106,129106,129761,130286,129892,129237,
121766,121504,121242},{129106,129040,129761,130417,131072,131072,126353,126943,
127533},{131072,131072,131072,131072,132252,134218,128713,129565,130417},{131072
,131072,131072,131072,131072,131072,131072,131072,131072},{127402,127402,127795,
128057,128713,129630,126616,125567,124518},{123863,123863,123863,123863,123863,
123208,123208,122225,121242},{119276,119276,118882,118489,118096,118358,114033,
112067,110100},{114819,114819,111411,110100,108790,106168,100925,100270,99615},{
110100,110100,108790,107479,106168,102236,94372,93061,91750}};
AR_MERGEABLE_CARTO_32BIT UInt32 TPM_facPresAltiCorX_A[16]={0,4096,8192,12288,
20480,24576,28672,32768,36864,40960,45056,49152,53248,57344,61440,65208};
AR_MERGEABLE_CARTO_32BIT UInt32 TPM_facPresAltiCor_T[16]={0,32768,32768,32768,
32768,32768,32768,32768,32768,32768,32768,32768,32768,32768,32768,32768};
AR_MERGEABLE_CARTO_32BIT UInt32 TPM_facSqrtAirMfScvLimMax_A[29]={0,33,164,328,
655,1311,1966,2621,3277,4915,6554,8192,9830,11469,13107,16384,19661,22938,26214,
29491,32768,36045,39322,42598,45875,49152,52429,55706,58982};
AR_MERGEABLE_CARTO_32BIT UInt32 TPM_facSqrtAirMfScvLimMax_T[29]={0,1465,3277,
4634,6554,9268,11351,13107,14654,17948,20724,23170,25382,27416,29309,32768,35896
,38772,41449,43963,46341,48603,50764,52837,54831,56756,58617,60421,62173};
AR_MERGEABLE_CARTO_32BIT UInt32 TPM_mfEgTotAirEstim_A[9]={0,184,367,544,1094,
1822,3644,5459,10925};AR_MERGEABLE_CARTO_32BIT UInt32 TPM_tExBasReqY_A[16]={
20672,22592,24304,25472,27392,27936,29856,31776,33696,35616,37536,39456,41376,
43296,45216,47136};
#define TPM_STOP_SEC_CARTO_32BIT
#include "TPM_MemMap.h"
#define TPM_START_SEC_CARTO_8BIT
#include "TPM_MemMap.h"
AR_MERGEABLE_CARTO_8BIT UInt8 PhyMSI_rSpdFan_facExtExMnfX_A[8]={0,8,15,23,30,38,
45,50};AR_MERGEABLE_CARTO_8BIT UInt8 PhyMSI_rSpdFan_facExtTrbCaseX_A[8]={0,8,15,
23,30,38,45,50};AR_MERGEABLE_CARTO_8BIT UInt8 TPM_concO2EgCmb_M[8][8]={{215,215,
215,215,215,215,215,215},{215,215,215,215,215,215,215,215},{215,215,215,215,215,
215,215,215},{215,215,215,215,215,215,215,215},{215,215,215,215,215,215,215,215}
,{215,215,215,215,215,215,215,215},{215,215,215,215,215,215,215,215},{215,215,
215,215,215,215,215,215}};AR_MERGEABLE_CARTO_8BIT UInt8 TPM_concO2EgTotLimMax_M[
8][8]={{215,215,215,215,20,20,0,0},{215,215,215,215,20,20,0,0},{215,215,215,215,
20,20,0,0},{215,215,215,215,20,20,0,0},{215,215,215,215,20,20,0,0},{215,215,215,
215,20,20,0,0},{215,215,215,215,20,20,0,0},{215,215,215,215,20,20,0,0}};
AR_MERGEABLE_CARTO_8BIT UInt8 TPM_facconcO2EgCmbCor_T[8]={250,64,32,32,32,32,32,
32};AR_MERGEABLE_CARTO_8BIT UInt8 TPM_idxGrpDevCll_T[7]={0,1,1,1,1,2,3};
AR_MERGEABLE_CARTO_8BIT UInt8 TPM_idxGrpDevOpl_T[7]={0,1,1,1,1,2,3};
AR_MERGEABLE_CARTO_8BIT UInt8 TPM_mEgCmbMol_T[8]={232,232,232,232,230,228,226,
223};AR_MERGEABLE_CARTO_8BIT UInt8 TPM_noDevCll_A[7]={1,2,3,4,5,6,7};
AR_MERGEABLE_CARTO_8BIT UInt8 TPM_noDevOpl_A[7]={1,2,3,4,5,6,7};
#define TPM_STOP_SEC_CARTO_8BIT
#include "TPM_MemMap.h"
#define TPM_START_SEC_INTERNAL_VAR_16BIT
#include "TPM_MemMap.h"
AR_INTERNAL_VAR_DISP_16BIT UInt16 PhyMSI_tExMnfEstimPrev;
AR_INTERNAL_VAR_DISP_16BIT UInt16 PhyMSI_tTrbCaseEstimPrev;
AR_INTERNAL_VAR_DISP_16BIT UInt16 RE002_TPM_mfAirScvLimMax_out;
AR_INTERNAL_VAR_DISP_16BIT UInt16 RE002_TPM_tRefTWCScvMax_out;
AR_INTERNAL_VAR_DISP_16BIT UInt16 RE003_TPM_tExCurAcvThermoProtDev_out;
AR_INTERNAL_VAR_DISP_16BIT UInt16 RE003_TPM_tTWC_out;AR_INTERNAL_VAR_DISP_16BIT 
UInt16 RE004_TPM_rAirLdReqRbl_out;AR_INTERNAL_VAR_DISP_16BIT UInt16 
RE007_TPM_rAirLdReq_out;AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_concO2EgCmb;
AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_fac1AirMfScvLimMax_MP;
AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_facIntCoefAirLdSel;
AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_facIntCoefRlamSel;
AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_facIntCoefRun;AR_INTERNAL_VAR_DISP_16BIT 
UInt16 TPM_facPropCoefAirLdSel;AR_INTERNAL_VAR_DISP_16BIT UInt16 
TPM_facPropCoefRlamSel;AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_facPropCoefRun;
AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_mfAirScvLimMaxConcO2lim;
AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_mfAirScvLimMaxHcLd;
AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_mfAirScvLimMaxIvsMdlTWC;
AR_INTERNAL_VAR_DISP_16BIT SInt16 TPM_prm_agIgKnkSatMax_MP[6];
AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_rAirLdReqFlex;AR_INTERNAL_VAR_DISP_16BIT 
UInt16 TPM_rAirLdReqMid;AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_rMixtTWCSt;
AR_INTERNAL_VAR_DISP_16BIT SInt16 TPM_tAddCmdCll;AR_INTERNAL_VAR_DISP_16BIT 
UInt16 TPM_tAddCmdOpl;AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_tDeltaLamDev1Tar;
AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_tDeltaLamDev2Tar;
AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_tDeltaLamDev3Tar;
AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_tDeltaLamDev4Tar;
AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_tDeltaLamTWC1Tar;
AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_tDeltaLamTWC2Tar;
AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_tDeltaLamTWC3Tar;
AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_tDeltaTExoScvTWCAuth_MP;
AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_tDev1;AR_INTERNAL_VAR_DISP_16BIT UInt16 
TPM_tDev2;AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_tDev3;AR_INTERNAL_VAR_DISP_16BIT
 UInt16 TPM_tDev4;AR_INTERNAL_VAR_DISP_16BIT SInt16 TPM_tDifMin_MP;
AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_tEgOplReqAirLdSel;
AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_tEgOplReqRlamSel;
AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_tEgTWCInp;AR_INTERNAL_VAR_DISP_16BIT 
SInt16 TPM_tExDev1Delta;AR_INTERNAL_VAR_DISP_16BIT SInt16 TPM_tExDev1Delta_MP;
AR_INTERNAL_VAR_DISP_16BIT SInt16 TPM_tExDev2Delta;AR_INTERNAL_VAR_DISP_16BIT 
SInt16 TPM_tExDev2Delta_MP;AR_INTERNAL_VAR_DISP_16BIT SInt16 TPM_tExDev3Delta;
AR_INTERNAL_VAR_DISP_16BIT SInt16 TPM_tExDev3Delta_MP;AR_INTERNAL_VAR_DISP_16BIT
 SInt16 TPM_tExDev4Delta;AR_INTERNAL_VAR_DISP_16BIT SInt16 TPM_tExDev4Delta_MP;
AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_tExReqPrev;AR_INTERNAL_VAR_DISP_16BIT 
SInt16 TPM_tExTWC1Delta;AR_INTERNAL_VAR_DISP_16BIT SInt16 TPM_tExTWC2Delta;
AR_INTERNAL_VAR_DISP_16BIT SInt16 TPM_tExTWC3Delta;AR_INTERNAL_VAR_DISP_16BIT 
UInt16 TPM_tIniAirLdIntReg;AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_tIniRichIntReg;
AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_tTWC1;AR_INTERNAL_VAR_DISP_16BIT SInt16 
TPM_tTWC1Delta_MP;AR_INTERNAL_VAR_DISP_16BIT UInt16 TPM_tTWC2;
AR_INTERNAL_VAR_DISP_16BIT SInt16 TPM_tTWC2Delta_MP;AR_INTERNAL_VAR_DISP_16BIT 
UInt16 TPM_tTWC3;AR_INTERNAL_VAR_DISP_16BIT SInt16 TPM_tTWC3Delta_MP;
#define TPM_STOP_SEC_INTERNAL_VAR_16BIT
#include "TPM_MemMap.h"
#define TPM_START_SEC_INTERNAL_VAR_32BIT
#include "TPM_MemMap.h"
AR_INTERNAL_VAR_DISP_32BIT UInt32 TPM_fac2AirMfScvLimMax_MP;
AR_INTERNAL_VAR_DISP_32BIT SInt32 TPM_fac3AirMfScvLimMax_MP;
AR_INTERNAL_VAR_DISP_32BIT UInt32 TPM_mfAirScvLimMaxAfrScv_MP;
AR_INTERNAL_VAR_DISP_32BIT UInt32 TPM_rAirLdGslFlex_MP;
AR_INTERNAL_VAR_DISP_32BIT SInt32 TPM_tActIntCmd;AR_INTERNAL_VAR_DISP_32BIT 
SInt32 TPM_tActPropCmd;AR_INTERNAL_VAR_DISP_32BIT SInt32 TPM_tAddIntRun_MP;
AR_INTERNAL_VAR_DISP_32BIT SInt32 TPM_tCurIntRun_MP;AR_INTERNAL_VAR_DISP_32BIT 
SInt32 TPM_tErrCmdReg;AR_INTERNAL_VAR_DISP_32BIT UInt32 TPM_tExBasReq;
AR_INTERNAL_VAR_DISP_32BIT UInt32 TPM_tExBasReqStep1_MP;
AR_INTERNAL_VAR_DISP_32BIT UInt32 TPM_tExDev1;AR_INTERNAL_VAR_DISP_32BIT UInt32 
TPM_tExDev2;AR_INTERNAL_VAR_DISP_32BIT UInt32 TPM_tExDev3;
AR_INTERNAL_VAR_DISP_32BIT UInt32 TPM_tExDev4;AR_INTERNAL_VAR_DISP_32BIT UInt32 
TPM_tExTWC1;AR_INTERNAL_VAR_DISP_32BIT UInt32 TPM_tExTWC2;
AR_INTERNAL_VAR_DISP_32BIT UInt32 TPM_tExTWC3;AR_INTERNAL_VAR_DISP_32BIT SInt32 
TPM_tIniIntRegThermoProt;AR_INTERNAL_VAR_DISP_32BIT UInt32 TPM_tMaxDev1;
AR_INTERNAL_VAR_DISP_32BIT UInt32 TPM_tMaxDev2;AR_INTERNAL_VAR_DISP_32BIT UInt32
 TPM_tMaxDev3;AR_INTERNAL_VAR_DISP_32BIT UInt32 TPM_tMaxDev4;
AR_INTERNAL_VAR_DISP_32BIT UInt32 TPM_tMaxStoichTWC1;AR_INTERNAL_VAR_DISP_32BIT 
UInt32 TPM_tMaxStoichTWC2;AR_INTERNAL_VAR_DISP_32BIT UInt32 TPM_tMaxStoichTWC3;
AR_INTERNAL_VAR_DISP_32BIT UInt32 TPM_tMaxTWC1;AR_INTERNAL_VAR_DISP_32BIT UInt32
 TPM_tMaxTWC2;AR_INTERNAL_VAR_DISP_32BIT UInt32 TPM_tMaxTWC3;
#define TPM_STOP_SEC_INTERNAL_VAR_32BIT
#include "TPM_MemMap.h"
#define TPM_START_SEC_INTERNAL_VAR_8BIT
#include "TPM_MemMap.h"
AR_INTERNAL_VAR_DISP_8BIT UInt8 RE003_TPM_noAcvThermoProtDev_out;
AR_INTERNAL_VAR_DISP_8BIT UInt8 TPM_concO2EgTotLimMaxReq;
AR_INTERNAL_VAR_DISP_8BIT UInt8 TPM_mEgCmbMol;AR_INTERNAL_VAR_DISP_8BIT UInt8 
TPM_noAcvThermoProtDevSelCll;AR_INTERNAL_VAR_DISP_8BIT UInt8 
TPM_noAcvThermoProtDevSelOpl;
#define TPM_STOP_SEC_INTERNAL_VAR_8BIT
#include "TPM_MemMap.h"
#define TPM_START_SEC_INTERNAL_VAR_BOOLEAN
#include "TPM_MemMap.h"
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean RE004_TPM_bAcvProtExScv_out;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bAcvCllRegClc;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bAcvDsTmpTMaxRichDev1_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bAcvDsTmpTMaxRichDev2_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bAcvDsTmpTMaxRichDev3_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bAcvDsTmpTMaxRichDev4_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bAcvDsTmpTMaxRichTWC1_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bAcvDsTmpTMaxRichTWC2_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bAcvDsTmpTMaxRichTWC3_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bAcvReg;AR_INTERNAL_VAR_DISP_BOOLEAN 
Boolean TPM_bAcvRichProtOxdTWC1;AR_INTERNAL_VAR_DISP_BOOLEAN Boolean 
TPM_bAcvRichProtOxdTWC1T_MP;AR_INTERNAL_VAR_DISP_BOOLEAN Boolean 
TPM_bAcvRichProtOxdTWC1_MP;AR_INTERNAL_VAR_DISP_BOOLEAN Boolean 
TPM_bAcvRichProtOxdTWC2;AR_INTERNAL_VAR_DISP_BOOLEAN Boolean 
TPM_bAcvRichProtOxdTWC2T_MP;AR_INTERNAL_VAR_DISP_BOOLEAN Boolean 
TPM_bAcvRichProtOxdTWC2_MP;AR_INTERNAL_VAR_DISP_BOOLEAN Boolean 
TPM_bAcvRichProtOxdTWC3;AR_INTERNAL_VAR_DISP_BOOLEAN Boolean 
TPM_bAcvRichProtOxdTWC3T_MP;AR_INTERNAL_VAR_DISP_BOOLEAN Boolean 
TPM_bAcvRichProtOxdTWC3_MP;AR_INTERNAL_VAR_DISP_BOOLEAN Boolean 
TPM_bAcvTMaxRichDev1_MP;AR_INTERNAL_VAR_DISP_BOOLEAN Boolean 
TPM_bAcvTMaxRichDev2_MP;AR_INTERNAL_VAR_DISP_BOOLEAN Boolean 
TPM_bAcvTMaxRichDev3_MP;AR_INTERNAL_VAR_DISP_BOOLEAN Boolean 
TPM_bAcvTMaxRichDev4_MP;AR_INTERNAL_VAR_DISP_BOOLEAN Boolean 
TPM_bAcvTMaxRichTWC1_MP;AR_INTERNAL_VAR_DISP_BOOLEAN Boolean 
TPM_bAcvTMaxRichTWC2_MP;AR_INTERNAL_VAR_DISP_BOOLEAN Boolean 
TPM_bAcvTMaxRichTWC3_MP;AR_INTERNAL_VAR_DISP_BOOLEAN Boolean 
TPM_bAfterTiScvTmp_MP;AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bAirLdLimDev1;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bAirLdLimDev1UsTmp_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bAirLdLimDev2;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bAirLdLimDev2UsTmp_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bAirLdLimDev3;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bAirLdLimDev3UsTmp_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bAirLdLimDev4;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bAirLdLimDev4UsTmp_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bAirLdLimTWC1;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bAirLdLimTWC1UsTmp_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bAirLdLimTWC2;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bAirLdLimTWC2UsTmp_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bAirLdLimTWC3;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bAirLdLimTWC3UsTmp_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bBfTiScvTmp_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bEnaSpcIniIntReg;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bExThermoProtDev1;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bExThermoProtDev2;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bExThermoProtDev3;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bExThermoProtDev4;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bExThermoProtTWC1;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bExThermoProtTWC2;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bExThermoProtTWC3;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bHldIntRegThermoProt;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bLimMaxInt;AR_INTERNAL_VAR_DISP_BOOLEAN
 Boolean TPM_bLimMinInt;AR_INTERNAL_VAR_DISP_BOOLEAN Boolean 
TPM_bMaxRichStO2HcLdTWCOk_MP;AR_INTERNAL_VAR_DISP_BOOLEAN Boolean 
TPM_bMaxRichTWC_MP;AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bMaxStoichTWC_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bNotAgIgMin;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bRichDev1;AR_INTERNAL_VAR_DISP_BOOLEAN 
Boolean TPM_bRichDev2;AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bRichDev3;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bRichDev4;AR_INTERNAL_VAR_DISP_BOOLEAN 
Boolean TPM_bRichLimScvCor;AR_INTERNAL_VAR_DISP_BOOLEAN Boolean 
TPM_bRichScvIn_MP;AR_INTERNAL_VAR_DISP_BOOLEAN Boolean 
TPM_bRichScvThermoInvldCor;AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bRichTWC1;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bRichTWC2;AR_INTERNAL_VAR_DISP_BOOLEAN 
Boolean TPM_bRichTWC3;AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bSelTIniIntReg;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bTMaxDeltaHysRichDev1_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bTMaxDeltaHysRichDev2_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bTMaxDeltaHysRichDev3_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bTMaxDeltaHysRichDev4_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bTMaxDeltaHysRichTWC1_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bTMaxDeltaHysRichTWC2_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bTMaxDeltaHysRichTWC3_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bTMaxRAirLdLimDev1_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bTMaxRAirLdLimDev3_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bTMaxRAirLdLimDev4_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bTMaxRAirLdLimTWC1_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bTMaxRAirLdLimTWC2_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bTMaxRAirLdLimTWC3_MP;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bTWCHcFullSt;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bTWCO2FullSt;
AR_INTERNAL_VAR_DISP_BOOLEAN Boolean TPM_bThermoProtReqNotAuth;
#define TPM_STOP_SEC_INTERNAL_VAR_BOOLEAN
#include "TPM_MemMap.h"
#endif

