

Implementation tool: Xilinx Vivado v.2024.2
Project:             Folded_FIR_HLS
Solution:            hls
Device target:       xck26-sfvc784-2LV-c
Report date:         Tue Nov 11 22:29:31 +0100 2025

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:           4973
FF:            8527
DSP:             81
BRAM:             0
URAM:             0
LATCH:            0
SRL:             32
CLB:           1346

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      4.429
CP achieved post-implementation: 6.265
Timing met
