<stg><name>KeyExpansion</name>


<trans_list>

<trans id="1498" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1499" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1500" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1501" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1502" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1503" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1504" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1505" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1506" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1508" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1509" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1511" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1512" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1513" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1514" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1519" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1520" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %Key_addr = getelementptr [4 x i32]* %Key, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Key_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="2">
<![CDATA[
.preheader.preheader:5  %Key_load = load i32* %Key_addr, align 4

]]></Node>
<StgValue><ssdm name="Key_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:28  %Key_addr_3 = getelementptr [4 x i32]* %Key, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="Key_addr_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="2">
<![CDATA[
.preheader.preheader:29  %Key_load_3 = load i32* %Key_addr_3, align 4

]]></Node>
<StgValue><ssdm name="Key_load_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="2">
<![CDATA[
.preheader.preheader:5  %Key_load = load i32* %Key_addr, align 4

]]></Node>
<StgValue><ssdm name="Key_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:8  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Key_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:9  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Key_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:10  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Key_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %Key_addr_1 = getelementptr [4 x i32]* %Key, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Key_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="2">
<![CDATA[
.preheader.preheader:13  %Key_load_1 = load i32* %Key_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Key_load_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:20  %Key_addr_2 = getelementptr [4 x i32]* %Key, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="Key_addr_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="2">
<![CDATA[
.preheader.preheader:21  %Key_load_2 = load i32* %Key_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Key_load_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="2">
<![CDATA[
.preheader.preheader:29  %Key_load_3 = load i32* %Key_addr_3, align 4

]]></Node>
<StgValue><ssdm name="Key_load_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:30  %trunc_ln166_3 = trunc i32 %Key_load_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln166_3"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:32  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Key_load_3, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:33  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Key_load_3, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:34  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Key_load_3, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:36  %lshr_ln = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %Key_load_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:37  %zext_ln205 = zext i6 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln205"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:38  %sbox_addr = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205

]]></Node>
<StgValue><ssdm name="sbox_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:39  %sbox_load = load i32* %sbox_addr, align 4

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:40  %tmp_12 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %Key_load_3, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:60  %lshr_ln1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %Key_load_3, i32 18, i32 23)

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:61  %zext_ln206 = zext i6 %lshr_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln206"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:62  %sbox_addr_1 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="sbox_addr_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:63  %sbox_load_1 = load i32* %sbox_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:64  %tmp_14 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %Key_load_3, i32 16, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:84  %lshr_ln2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %Key_load_3, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:88  %tmp_17 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %Key_load_3, i32 24, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:108  %lshr_ln3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %Key_load_3, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:112  %empty_26 = trunc i32 %Key_load_3 to i2

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:152  %tmp_24 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %Key_load, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:155  %tmp_25 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %Key_load, i32 16, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:158  %tmp_26 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %Key_load, i32 24, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:6  %trunc_ln166 = trunc i32 %Key_load to i8

]]></Node>
<StgValue><ssdm name="trunc_ln166"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:7  %RoundKey_addr = getelementptr [60 x i32]* %RoundKey, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:11  store i32 %Key_load, i32* %RoundKey_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="2">
<![CDATA[
.preheader.preheader:13  %Key_load_1 = load i32* %Key_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Key_load_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:14  %trunc_ln166_1 = trunc i32 %Key_load_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln166_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:15  %RoundKey_addr_1 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="RoundKey_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:16  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Key_load_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:17  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Key_load_1, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:18  %tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Key_load_1, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:19  store i32 %Key_load_1, i32* %RoundKey_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="2">
<![CDATA[
.preheader.preheader:21  %Key_load_2 = load i32* %Key_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Key_load_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:22  %trunc_ln166_2 = trunc i32 %Key_load_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln166_2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:24  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Key_load_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:25  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Key_load_2, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:26  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Key_load_2, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:39  %sbox_load = load i32* %sbox_addr, align 4

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:41  %tmp_13 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_12, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:42  %empty = or i5 %tmp_13, 7

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:43  %icmp_ln205 = icmp ugt i5 %tmp_13, %empty

]]></Node>
<StgValue><ssdm name="icmp_ln205"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:44  %zext_ln205_10 = zext i5 %tmp_13 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_10"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:45  %zext_ln205_11 = zext i5 %empty to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_11"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:46  %tmp = call i32 @llvm.part.select.i32(i32 %sbox_load, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:47  %sub_ln205 = sub i6 %zext_ln205_10, %zext_ln205_11

]]></Node>
<StgValue><ssdm name="sub_ln205"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:48  %xor_ln205_5 = xor i6 %zext_ln205_10, 31

]]></Node>
<StgValue><ssdm name="xor_ln205_5"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:49  %sub_ln205_1 = sub i6 %zext_ln205_11, %zext_ln205_10

]]></Node>
<StgValue><ssdm name="sub_ln205_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:50  %select_ln205 = select i1 %icmp_ln205, i6 %sub_ln205, i6 %sub_ln205_1

]]></Node>
<StgValue><ssdm name="select_ln205"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:51  %select_ln205_1 = select i1 %icmp_ln205, i32 %tmp, i32 %sbox_load

]]></Node>
<StgValue><ssdm name="select_ln205_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:52  %select_ln205_2 = select i1 %icmp_ln205, i6 %xor_ln205_5, i6 %zext_ln205_10

]]></Node>
<StgValue><ssdm name="select_ln205_2"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:53  %sub_ln205_2 = sub i6 31, %select_ln205

]]></Node>
<StgValue><ssdm name="sub_ln205_2"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:54  %zext_ln205_12 = zext i6 %select_ln205_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_12"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:55  %zext_ln205_13 = zext i6 %sub_ln205_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_13"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:56  %lshr_ln205 = lshr i32 %select_ln205_1, %zext_ln205_12

]]></Node>
<StgValue><ssdm name="lshr_ln205"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:57  %lshr_ln205_10 = lshr i32 -1, %zext_ln205_13

]]></Node>
<StgValue><ssdm name="lshr_ln205_10"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:58  %and_ln205 = and i32 %lshr_ln205, %lshr_ln205_10

]]></Node>
<StgValue><ssdm name="and_ln205"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:59  %trunc_ln205 = trunc i32 %and_ln205 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln205"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:63  %sbox_load_1 = load i32* %sbox_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:65  %tmp_15 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_14, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:66  %empty_24 = or i5 %tmp_15, 7

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:67  %icmp_ln206 = icmp ugt i5 %tmp_15, %empty_24

]]></Node>
<StgValue><ssdm name="icmp_ln206"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:68  %zext_ln206_10 = zext i5 %tmp_15 to i6

]]></Node>
<StgValue><ssdm name="zext_ln206_10"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:69  %zext_ln206_11 = zext i5 %empty_24 to i6

]]></Node>
<StgValue><ssdm name="zext_ln206_11"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:70  %tmp_16 = call i32 @llvm.part.select.i32(i32 %sbox_load_1, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:71  %sub_ln206 = sub i6 %zext_ln206_10, %zext_ln206_11

]]></Node>
<StgValue><ssdm name="sub_ln206"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:72  %xor_ln206_5 = xor i6 %zext_ln206_10, 31

]]></Node>
<StgValue><ssdm name="xor_ln206_5"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:73  %sub_ln206_1 = sub i6 %zext_ln206_11, %zext_ln206_10

]]></Node>
<StgValue><ssdm name="sub_ln206_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:74  %select_ln206 = select i1 %icmp_ln206, i6 %sub_ln206, i6 %sub_ln206_1

]]></Node>
<StgValue><ssdm name="select_ln206"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:75  %select_ln206_1 = select i1 %icmp_ln206, i32 %tmp_16, i32 %sbox_load_1

]]></Node>
<StgValue><ssdm name="select_ln206_1"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:76  %select_ln206_2 = select i1 %icmp_ln206, i6 %xor_ln206_5, i6 %zext_ln206_10

]]></Node>
<StgValue><ssdm name="select_ln206_2"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:77  %sub_ln206_2 = sub i6 31, %select_ln206

]]></Node>
<StgValue><ssdm name="sub_ln206_2"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:78  %zext_ln206_12 = zext i6 %select_ln206_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln206_12"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:79  %zext_ln206_13 = zext i6 %sub_ln206_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln206_13"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:80  %lshr_ln206 = lshr i32 %select_ln206_1, %zext_ln206_12

]]></Node>
<StgValue><ssdm name="lshr_ln206"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:81  %lshr_ln206_10 = lshr i32 -1, %zext_ln206_13

]]></Node>
<StgValue><ssdm name="lshr_ln206_10"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:82  %and_ln206 = and i32 %lshr_ln206, %lshr_ln206_10

]]></Node>
<StgValue><ssdm name="and_ln206"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:83  %trunc_ln206 = trunc i32 %and_ln206 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln206"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:85  %zext_ln207 = zext i6 %lshr_ln2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln207"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:86  %sbox_addr_2 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln207

]]></Node>
<StgValue><ssdm name="sbox_addr_2"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:87  %sbox_load_2 = load i32* %sbox_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_2"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:109  %zext_ln208 = zext i6 %lshr_ln3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln208"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:110  %sbox_addr_3 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln208

]]></Node>
<StgValue><ssdm name="sbox_addr_3"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:111  %sbox_load_3 = load i32* %sbox_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_3"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:132  %xor_ln227_40 = xor i8 %trunc_ln166, 1

]]></Node>
<StgValue><ssdm name="xor_ln227_40"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:133  %xor_ln227 = xor i8 %xor_ln227_40, %trunc_ln205

]]></Node>
<StgValue><ssdm name="xor_ln227"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:135  %xor_ln228 = xor i8 %trunc_ln206, %tmp_2

]]></Node>
<StgValue><ssdm name="xor_ln228"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:147  %trunc_ln227 = trunc i32 %Key_load to i2

]]></Node>
<StgValue><ssdm name="trunc_ln227"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:148  %trunc_ln227_1 = trunc i32 %and_ln205 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln227_1"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:149  %xor_ln227_41 = xor i2 %trunc_ln227, 1

]]></Node>
<StgValue><ssdm name="xor_ln227_41"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:153  %trunc_ln228 = trunc i32 %and_ln206 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln228"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:171  %tmp_29 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %Key_load_2, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:172  %tmp_30 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %Key_load_1, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:173  %xor_ln205 = xor i2 %trunc_ln228, %tmp_24

]]></Node>
<StgValue><ssdm name="xor_ln205"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:174  %xor_ln205_1 = xor i2 %tmp_30, %tmp_29

]]></Node>
<StgValue><ssdm name="xor_ln205_1"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:178  %empty_28 = xor i2 %xor_ln205_1, %xor_ln205

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:201  %tmp_34 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %Key_load_1, i32 16, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:230  %tmp_38 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %Key_load_1, i32 24, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:258  %trunc_ln208_1 = trunc i32 %Key_load_2 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln208_1"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:259  %trunc_ln208_2 = trunc i32 %Key_load_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln208_2"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:260  %xor_ln208 = xor i2 %xor_ln227_41, %trunc_ln227_1

]]></Node>
<StgValue><ssdm name="xor_ln208"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:261  %xor_ln208_1 = xor i2 %trunc_ln208_2, %trunc_ln208_1

]]></Node>
<StgValue><ssdm name="xor_ln208_1"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:265  %empty_34 = xor i2 %xor_ln208_1, %xor_ln208

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:23  %RoundKey_addr_2 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="RoundKey_addr_2"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:27  store i32 %Key_load_2, i32* %RoundKey_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:31  %RoundKey_addr_3 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="RoundKey_addr_3"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:35  store i32 %Key_load_3, i32* %RoundKey_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:87  %sbox_load_2 = load i32* %sbox_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_2"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:89  %tmp_18 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_17, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:90  %empty_25 = or i5 %tmp_18, 7

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:91  %icmp_ln207 = icmp ugt i5 %tmp_18, %empty_25

]]></Node>
<StgValue><ssdm name="icmp_ln207"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:92  %zext_ln207_10 = zext i5 %tmp_18 to i6

]]></Node>
<StgValue><ssdm name="zext_ln207_10"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:93  %zext_ln207_11 = zext i5 %empty_25 to i6

]]></Node>
<StgValue><ssdm name="zext_ln207_11"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:94  %tmp_21 = call i32 @llvm.part.select.i32(i32 %sbox_load_2, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:95  %sub_ln207 = sub i6 %zext_ln207_10, %zext_ln207_11

]]></Node>
<StgValue><ssdm name="sub_ln207"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:96  %xor_ln207_5 = xor i6 %zext_ln207_10, 31

]]></Node>
<StgValue><ssdm name="xor_ln207_5"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:97  %sub_ln207_1 = sub i6 %zext_ln207_11, %zext_ln207_10

]]></Node>
<StgValue><ssdm name="sub_ln207_1"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:98  %select_ln207 = select i1 %icmp_ln207, i6 %sub_ln207, i6 %sub_ln207_1

]]></Node>
<StgValue><ssdm name="select_ln207"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:99  %select_ln207_1 = select i1 %icmp_ln207, i32 %tmp_21, i32 %sbox_load_2

]]></Node>
<StgValue><ssdm name="select_ln207_1"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:100  %select_ln207_2 = select i1 %icmp_ln207, i6 %xor_ln207_5, i6 %zext_ln207_10

]]></Node>
<StgValue><ssdm name="select_ln207_2"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:101  %sub_ln207_2 = sub i6 31, %select_ln207

]]></Node>
<StgValue><ssdm name="sub_ln207_2"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:102  %zext_ln207_12 = zext i6 %select_ln207_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln207_12"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:103  %zext_ln207_13 = zext i6 %sub_ln207_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln207_13"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:104  %lshr_ln207 = lshr i32 %select_ln207_1, %zext_ln207_12

]]></Node>
<StgValue><ssdm name="lshr_ln207"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:105  %lshr_ln207_10 = lshr i32 -1, %zext_ln207_13

]]></Node>
<StgValue><ssdm name="lshr_ln207_10"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:106  %and_ln207 = and i32 %lshr_ln207, %lshr_ln207_10

]]></Node>
<StgValue><ssdm name="and_ln207"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:107  %trunc_ln207 = trunc i32 %and_ln207 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln207"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:111  %sbox_load_3 = load i32* %sbox_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_3"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:113  %tmp_22 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %empty_26, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:114  %empty_27 = or i5 %tmp_22, 7

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:115  %icmp_ln208 = icmp ugt i5 %tmp_22, %empty_27

]]></Node>
<StgValue><ssdm name="icmp_ln208"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:116  %zext_ln208_10 = zext i5 %tmp_22 to i6

]]></Node>
<StgValue><ssdm name="zext_ln208_10"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:117  %zext_ln208_11 = zext i5 %empty_27 to i6

]]></Node>
<StgValue><ssdm name="zext_ln208_11"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:118  %tmp_23 = call i32 @llvm.part.select.i32(i32 %sbox_load_3, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:119  %sub_ln208 = sub i6 %zext_ln208_10, %zext_ln208_11

]]></Node>
<StgValue><ssdm name="sub_ln208"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:120  %xor_ln208_6 = xor i6 %zext_ln208_10, 31

]]></Node>
<StgValue><ssdm name="xor_ln208_6"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:121  %sub_ln208_1 = sub i6 %zext_ln208_11, %zext_ln208_10

]]></Node>
<StgValue><ssdm name="sub_ln208_1"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:122  %select_ln208 = select i1 %icmp_ln208, i6 %sub_ln208, i6 %sub_ln208_1

]]></Node>
<StgValue><ssdm name="select_ln208"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:123  %select_ln208_1 = select i1 %icmp_ln208, i32 %tmp_23, i32 %sbox_load_3

]]></Node>
<StgValue><ssdm name="select_ln208_1"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:124  %select_ln208_2 = select i1 %icmp_ln208, i6 %xor_ln208_6, i6 %zext_ln208_10

]]></Node>
<StgValue><ssdm name="select_ln208_2"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:125  %sub_ln208_2 = sub i6 31, %select_ln208

]]></Node>
<StgValue><ssdm name="sub_ln208_2"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:126  %zext_ln208_12 = zext i6 %select_ln208_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln208_12"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:127  %zext_ln208_13 = zext i6 %sub_ln208_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln208_13"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:128  %lshr_ln208 = lshr i32 %select_ln208_1, %zext_ln208_12

]]></Node>
<StgValue><ssdm name="lshr_ln208"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:129  %lshr_ln208_10 = lshr i32 -1, %zext_ln208_13

]]></Node>
<StgValue><ssdm name="lshr_ln208_10"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:130  %and_ln208 = and i32 %lshr_ln208, %lshr_ln208_10

]]></Node>
<StgValue><ssdm name="and_ln208"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:131  %trunc_ln208 = trunc i32 %and_ln208 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln208"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:136  %xor_ln229 = xor i8 %trunc_ln207, %tmp_4

]]></Node>
<StgValue><ssdm name="xor_ln229"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:137  %xor_ln230 = xor i8 %trunc_ln208, %tmp_6

]]></Node>
<StgValue><ssdm name="xor_ln230"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:140  %xor_ln227_1 = xor i8 %xor_ln227, %trunc_ln166_1

]]></Node>
<StgValue><ssdm name="xor_ln227_1"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:142  %xor_ln228_1 = xor i8 %xor_ln228, %tmp_s

]]></Node>
<StgValue><ssdm name="xor_ln228_1"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:150  %xor_ln227_2 = xor i8 %xor_ln227_1, %trunc_ln166_2

]]></Node>
<StgValue><ssdm name="xor_ln227_2"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:154  %xor_ln228_2 = xor i8 %xor_ln228_1, %tmp_7

]]></Node>
<StgValue><ssdm name="xor_ln228_2"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:156  %trunc_ln229 = trunc i32 %and_ln207 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln229"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:159  %trunc_ln230 = trunc i32 %and_ln208 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln230"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:163  %xor_ln227_3 = xor i8 %xor_ln227_2, %trunc_ln166_3

]]></Node>
<StgValue><ssdm name="xor_ln227_3"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:165  %xor_ln228_3 = xor i8 %xor_ln228_2, %tmp_8

]]></Node>
<StgValue><ssdm name="xor_ln228_3"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:170  %lshr_ln205_1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln228_3, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln205_1"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:175  %zext_ln205_1 = zext i6 %lshr_ln205_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln205_1"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:176  %sbox_addr_4 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_1

]]></Node>
<StgValue><ssdm name="sbox_addr_4"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:177  %sbox_load_4 = load i32* %sbox_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_4"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:200  %tmp_33 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %Key_load_2, i32 16, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:202  %xor_ln206 = xor i2 %trunc_ln229, %tmp_25

]]></Node>
<StgValue><ssdm name="xor_ln206"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:203  %xor_ln206_1 = xor i2 %tmp_34, %tmp_33

]]></Node>
<StgValue><ssdm name="xor_ln206_1"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:207  %empty_30 = xor i2 %xor_ln206_1, %xor_ln206

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:229  %tmp_37 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %Key_load_2, i32 24, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:231  %xor_ln207 = xor i2 %trunc_ln230, %tmp_26

]]></Node>
<StgValue><ssdm name="xor_ln207"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:232  %xor_ln207_1 = xor i2 %tmp_38, %tmp_37

]]></Node>
<StgValue><ssdm name="xor_ln207_1"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:236  %empty_32 = xor i2 %xor_ln207_1, %xor_ln207

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:257  %lshr_ln208_1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_3, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln208_1"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:262  %zext_ln208_1 = zext i6 %lshr_ln208_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln208_1"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:263  %sbox_addr_7 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln208_1

]]></Node>
<StgValue><ssdm name="sbox_addr_7"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:264  %sbox_load_7 = load i32* %sbox_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:134  %RoundKey_addr_4 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="RoundKey_addr_4"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:138  %tmp_19 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230, i8 %xor_ln229, i8 %xor_ln228, i8 %xor_ln227)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:139  store i32 %tmp_19, i32* %RoundKey_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:141  %RoundKey_addr_5 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="RoundKey_addr_5"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:143  %xor_ln229_1 = xor i8 %xor_ln229, %tmp_1

]]></Node>
<StgValue><ssdm name="xor_ln229_1"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:144  %xor_ln230_1 = xor i8 %xor_ln230, %tmp_3

]]></Node>
<StgValue><ssdm name="xor_ln230_1"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:145  %tmp_20 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_1, i8 %xor_ln229_1, i8 %xor_ln228_1, i8 %xor_ln227_1)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:146  store i32 %tmp_20, i32* %RoundKey_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:157  %xor_ln229_2 = xor i8 %xor_ln229_1, %tmp_9

]]></Node>
<StgValue><ssdm name="xor_ln229_2"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:160  %xor_ln230_2 = xor i8 %xor_ln230_1, %tmp_5

]]></Node>
<StgValue><ssdm name="xor_ln230_2"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:166  %xor_ln229_3 = xor i8 %xor_ln229_2, %tmp_10

]]></Node>
<StgValue><ssdm name="xor_ln229_3"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:167  %xor_ln230_3 = xor i8 %xor_ln230_2, %tmp_11

]]></Node>
<StgValue><ssdm name="xor_ln230_3"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:177  %sbox_load_4 = load i32* %sbox_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_4"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:179  %trunc_ln205_1274248 = xor i2 %empty_28, %tmp_12

]]></Node>
<StgValue><ssdm name="trunc_ln205_1274248"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:180  %tmp_31 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_1274248, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:181  %empty_29 = or i5 %tmp_31, 7

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:182  %icmp_ln205_1 = icmp ugt i5 %tmp_31, %empty_29

]]></Node>
<StgValue><ssdm name="icmp_ln205_1"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:183  %zext_ln205_14 = zext i5 %tmp_31 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_14"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:184  %zext_ln205_15 = zext i5 %empty_29 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_15"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:185  %tmp_32 = call i32 @llvm.part.select.i32(i32 %sbox_load_4, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:186  %sub_ln205_3 = sub i6 %zext_ln205_14, %zext_ln205_15

]]></Node>
<StgValue><ssdm name="sub_ln205_3"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:187  %xor_ln205_6 = xor i6 %zext_ln205_14, 31

]]></Node>
<StgValue><ssdm name="xor_ln205_6"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:188  %sub_ln205_4 = sub i6 %zext_ln205_15, %zext_ln205_14

]]></Node>
<StgValue><ssdm name="sub_ln205_4"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:189  %select_ln205_3 = select i1 %icmp_ln205_1, i6 %sub_ln205_3, i6 %sub_ln205_4

]]></Node>
<StgValue><ssdm name="select_ln205_3"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:190  %select_ln205_4 = select i1 %icmp_ln205_1, i32 %tmp_32, i32 %sbox_load_4

]]></Node>
<StgValue><ssdm name="select_ln205_4"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:191  %select_ln205_5 = select i1 %icmp_ln205_1, i6 %xor_ln205_6, i6 %zext_ln205_14

]]></Node>
<StgValue><ssdm name="select_ln205_5"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:192  %sub_ln205_5 = sub i6 31, %select_ln205_3

]]></Node>
<StgValue><ssdm name="sub_ln205_5"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:193  %zext_ln205_16 = zext i6 %select_ln205_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_16"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:194  %zext_ln205_17 = zext i6 %sub_ln205_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_17"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:195  %lshr_ln205_11 = lshr i32 %select_ln205_4, %zext_ln205_16

]]></Node>
<StgValue><ssdm name="lshr_ln205_11"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:196  %lshr_ln205_12 = lshr i32 -1, %zext_ln205_17

]]></Node>
<StgValue><ssdm name="lshr_ln205_12"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:197  %and_ln205_1 = and i32 %lshr_ln205_11, %lshr_ln205_12

]]></Node>
<StgValue><ssdm name="and_ln205_1"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:198  %trunc_ln205_1 = trunc i32 %and_ln205_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln205_1"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:199  %lshr_ln206_1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln229_3, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln206_1"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:204  %zext_ln206_1 = zext i6 %lshr_ln206_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln206_1"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:205  %sbox_addr_5 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln206_1

]]></Node>
<StgValue><ssdm name="sbox_addr_5"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:206  %sbox_load_5 = load i32* %sbox_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_5"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:228  %lshr_ln207_1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln230_3, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln207_1"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:233  %zext_ln207_1 = zext i6 %lshr_ln207_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln207_1"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:234  %sbox_addr_6 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln207_1

]]></Node>
<StgValue><ssdm name="sbox_addr_6"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:235  %sbox_load_6 = load i32* %sbox_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_6"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:264  %sbox_load_7 = load i32* %sbox_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_7"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:266  %trunc_ln208_1268242 = xor i2 %empty_34, %empty_26

]]></Node>
<StgValue><ssdm name="trunc_ln208_1268242"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:267  %tmp_41 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln208_1268242, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:268  %empty_35 = or i5 %tmp_41, 7

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:269  %icmp_ln208_1 = icmp ugt i5 %tmp_41, %empty_35

]]></Node>
<StgValue><ssdm name="icmp_ln208_1"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:270  %zext_ln208_14 = zext i5 %tmp_41 to i6

]]></Node>
<StgValue><ssdm name="zext_ln208_14"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:271  %zext_ln208_15 = zext i5 %empty_35 to i6

]]></Node>
<StgValue><ssdm name="zext_ln208_15"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:272  %tmp_42 = call i32 @llvm.part.select.i32(i32 %sbox_load_7, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:273  %sub_ln208_3 = sub i6 %zext_ln208_14, %zext_ln208_15

]]></Node>
<StgValue><ssdm name="sub_ln208_3"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:274  %xor_ln208_7 = xor i6 %zext_ln208_14, 31

]]></Node>
<StgValue><ssdm name="xor_ln208_7"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:275  %sub_ln208_4 = sub i6 %zext_ln208_15, %zext_ln208_14

]]></Node>
<StgValue><ssdm name="sub_ln208_4"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:276  %select_ln208_3 = select i1 %icmp_ln208_1, i6 %sub_ln208_3, i6 %sub_ln208_4

]]></Node>
<StgValue><ssdm name="select_ln208_3"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:277  %select_ln208_4 = select i1 %icmp_ln208_1, i32 %tmp_42, i32 %sbox_load_7

]]></Node>
<StgValue><ssdm name="select_ln208_4"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:278  %select_ln208_5 = select i1 %icmp_ln208_1, i6 %xor_ln208_7, i6 %zext_ln208_14

]]></Node>
<StgValue><ssdm name="select_ln208_5"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:279  %sub_ln208_5 = sub i6 31, %select_ln208_3

]]></Node>
<StgValue><ssdm name="sub_ln208_5"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:280  %zext_ln208_16 = zext i6 %select_ln208_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln208_16"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:281  %zext_ln208_17 = zext i6 %sub_ln208_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln208_17"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:282  %lshr_ln208_11 = lshr i32 %select_ln208_4, %zext_ln208_16

]]></Node>
<StgValue><ssdm name="lshr_ln208_11"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:283  %lshr_ln208_12 = lshr i32 -1, %zext_ln208_17

]]></Node>
<StgValue><ssdm name="lshr_ln208_12"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:284  %and_ln208_1 = and i32 %lshr_ln208_11, %lshr_ln208_12

]]></Node>
<StgValue><ssdm name="and_ln208_1"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:285  %trunc_ln208_3 = trunc i32 %and_ln208_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln208_3"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:286  %xor_ln210 = xor i8 %trunc_ln205_1, 2

]]></Node>
<StgValue><ssdm name="xor_ln210"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:287  %xor_ln227_4 = xor i8 %xor_ln210, %xor_ln227

]]></Node>
<StgValue><ssdm name="xor_ln227_4"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:291  %xor_ln230_4 = xor i8 %trunc_ln208_3, %xor_ln230

]]></Node>
<StgValue><ssdm name="xor_ln230_4"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:294  %xor_ln227_5 = xor i8 %xor_ln210, %trunc_ln166_1

]]></Node>
<StgValue><ssdm name="xor_ln227_5"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:298  %xor_ln230_5 = xor i8 %trunc_ln208_3, %tmp_3

]]></Node>
<StgValue><ssdm name="xor_ln230_5"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:308  %trunc_ln227_2 = trunc i32 %and_ln205_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln227_2"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:369  %trunc_ln207_2 = trunc i32 %and_ln208_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln207_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:151  %RoundKey_addr_6 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="RoundKey_addr_6"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:161  %tmp_27 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_2, i8 %xor_ln229_2, i8 %xor_ln228_2, i8 %xor_ln227_2)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:162  store i32 %tmp_27, i32* %RoundKey_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:164  %RoundKey_addr_7 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="RoundKey_addr_7"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:168  %tmp_28 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_3, i8 %xor_ln229_3, i8 %xor_ln228_3, i8 %xor_ln227_3)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:169  store i32 %tmp_28, i32* %RoundKey_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:206  %sbox_load_5 = load i32* %sbox_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_5"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:208  %trunc_ln206_1272246 = xor i2 %empty_30, %tmp_14

]]></Node>
<StgValue><ssdm name="trunc_ln206_1272246"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:209  %tmp_35 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln206_1272246, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:210  %empty_31 = or i5 %tmp_35, 7

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:211  %icmp_ln206_1 = icmp ugt i5 %tmp_35, %empty_31

]]></Node>
<StgValue><ssdm name="icmp_ln206_1"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:212  %zext_ln206_14 = zext i5 %tmp_35 to i6

]]></Node>
<StgValue><ssdm name="zext_ln206_14"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:213  %zext_ln206_15 = zext i5 %empty_31 to i6

]]></Node>
<StgValue><ssdm name="zext_ln206_15"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:214  %tmp_36 = call i32 @llvm.part.select.i32(i32 %sbox_load_5, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:215  %sub_ln206_3 = sub i6 %zext_ln206_14, %zext_ln206_15

]]></Node>
<StgValue><ssdm name="sub_ln206_3"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:216  %xor_ln206_6 = xor i6 %zext_ln206_14, 31

]]></Node>
<StgValue><ssdm name="xor_ln206_6"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:217  %sub_ln206_4 = sub i6 %zext_ln206_15, %zext_ln206_14

]]></Node>
<StgValue><ssdm name="sub_ln206_4"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:218  %select_ln206_3 = select i1 %icmp_ln206_1, i6 %sub_ln206_3, i6 %sub_ln206_4

]]></Node>
<StgValue><ssdm name="select_ln206_3"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:219  %select_ln206_4 = select i1 %icmp_ln206_1, i32 %tmp_36, i32 %sbox_load_5

]]></Node>
<StgValue><ssdm name="select_ln206_4"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:220  %select_ln206_5 = select i1 %icmp_ln206_1, i6 %xor_ln206_6, i6 %zext_ln206_14

]]></Node>
<StgValue><ssdm name="select_ln206_5"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:221  %sub_ln206_5 = sub i6 31, %select_ln206_3

]]></Node>
<StgValue><ssdm name="sub_ln206_5"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:222  %zext_ln206_16 = zext i6 %select_ln206_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln206_16"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:223  %zext_ln206_17 = zext i6 %sub_ln206_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln206_17"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:224  %lshr_ln206_11 = lshr i32 %select_ln206_4, %zext_ln206_16

]]></Node>
<StgValue><ssdm name="lshr_ln206_11"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:225  %lshr_ln206_12 = lshr i32 -1, %zext_ln206_17

]]></Node>
<StgValue><ssdm name="lshr_ln206_12"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:226  %and_ln206_1 = and i32 %lshr_ln206_11, %lshr_ln206_12

]]></Node>
<StgValue><ssdm name="and_ln206_1"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:227  %trunc_ln206_1 = trunc i32 %and_ln206_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln206_1"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:235  %sbox_load_6 = load i32* %sbox_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_6"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:237  %trunc_ln207_1270244 = xor i2 %empty_32, %tmp_17

]]></Node>
<StgValue><ssdm name="trunc_ln207_1270244"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:238  %tmp_39 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln207_1270244, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:239  %empty_33 = or i5 %tmp_39, 7

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:240  %icmp_ln207_1 = icmp ugt i5 %tmp_39, %empty_33

]]></Node>
<StgValue><ssdm name="icmp_ln207_1"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:241  %zext_ln207_14 = zext i5 %tmp_39 to i6

]]></Node>
<StgValue><ssdm name="zext_ln207_14"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:242  %zext_ln207_15 = zext i5 %empty_33 to i6

]]></Node>
<StgValue><ssdm name="zext_ln207_15"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:243  %tmp_40 = call i32 @llvm.part.select.i32(i32 %sbox_load_6, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:244  %sub_ln207_3 = sub i6 %zext_ln207_14, %zext_ln207_15

]]></Node>
<StgValue><ssdm name="sub_ln207_3"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:245  %xor_ln207_6 = xor i6 %zext_ln207_14, 31

]]></Node>
<StgValue><ssdm name="xor_ln207_6"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:246  %sub_ln207_4 = sub i6 %zext_ln207_15, %zext_ln207_14

]]></Node>
<StgValue><ssdm name="sub_ln207_4"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:247  %select_ln207_3 = select i1 %icmp_ln207_1, i6 %sub_ln207_3, i6 %sub_ln207_4

]]></Node>
<StgValue><ssdm name="select_ln207_3"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:248  %select_ln207_4 = select i1 %icmp_ln207_1, i32 %tmp_40, i32 %sbox_load_6

]]></Node>
<StgValue><ssdm name="select_ln207_4"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:249  %select_ln207_5 = select i1 %icmp_ln207_1, i6 %xor_ln207_6, i6 %zext_ln207_14

]]></Node>
<StgValue><ssdm name="select_ln207_5"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:250  %sub_ln207_5 = sub i6 31, %select_ln207_3

]]></Node>
<StgValue><ssdm name="sub_ln207_5"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:251  %zext_ln207_16 = zext i6 %select_ln207_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln207_16"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:252  %zext_ln207_17 = zext i6 %sub_ln207_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln207_17"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:253  %lshr_ln207_11 = lshr i32 %select_ln207_4, %zext_ln207_16

]]></Node>
<StgValue><ssdm name="lshr_ln207_11"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:254  %lshr_ln207_12 = lshr i32 -1, %zext_ln207_17

]]></Node>
<StgValue><ssdm name="lshr_ln207_12"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:255  %and_ln207_1 = and i32 %lshr_ln207_11, %lshr_ln207_12

]]></Node>
<StgValue><ssdm name="and_ln207_1"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:256  %trunc_ln207_1 = trunc i32 %and_ln207_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln207_1"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:289  %xor_ln228_4 = xor i8 %trunc_ln206_1, %xor_ln228

]]></Node>
<StgValue><ssdm name="xor_ln228_4"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:290  %xor_ln229_4 = xor i8 %trunc_ln207_1, %xor_ln229

]]></Node>
<StgValue><ssdm name="xor_ln229_4"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:296  %xor_ln228_5 = xor i8 %trunc_ln206_1, %tmp_s

]]></Node>
<StgValue><ssdm name="xor_ln228_5"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:297  %xor_ln229_5 = xor i8 %trunc_ln207_1, %tmp_1

]]></Node>
<StgValue><ssdm name="xor_ln229_5"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:309  %xor_ln227_7 = xor i8 %xor_ln227_5, %trunc_ln166_3

]]></Node>
<StgValue><ssdm name="xor_ln227_7"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:313  %xor_ln230_7 = xor i8 %xor_ln230_5, %tmp_11

]]></Node>
<StgValue><ssdm name="xor_ln230_7"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:317  %trunc_ln205_2 = trunc i32 %and_ln206_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln205_2"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:343  %trunc_ln206_2 = trunc i32 %and_ln207_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln206_2"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:368  %lshr_ln207_2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln230_7, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln207_2"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:370  %zext_ln207_2 = zext i6 %lshr_ln207_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln207_2"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:371  %sbox_addr_10 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln207_2

]]></Node>
<StgValue><ssdm name="sbox_addr_10"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:372  %sbox_load_10 = load i32* %sbox_addr_10, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_10"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:394  %lshr_ln208_2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_7, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln208_2"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:396  %zext_ln208_2 = zext i6 %lshr_ln208_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln208_2"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:397  %sbox_addr_11 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln208_2

]]></Node>
<StgValue><ssdm name="sbox_addr_11"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:398  %sbox_load_11 = load i32* %sbox_addr_11, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:288  %RoundKey_addr_8 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="RoundKey_addr_8"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:292  %tmp_43 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_4, i8 %xor_ln229_4, i8 %xor_ln228_4, i8 %xor_ln227_4)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:293  store i32 %tmp_43, i32* %RoundKey_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:295  %RoundKey_addr_9 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="RoundKey_addr_9"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:299  %tmp_44 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_5, i8 %xor_ln229_5, i8 %xor_ln228_5, i8 %xor_ln227_5)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:300  store i32 %tmp_44, i32* %RoundKey_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:311  %xor_ln228_7 = xor i8 %xor_ln228_5, %tmp_8

]]></Node>
<StgValue><ssdm name="xor_ln228_7"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:312  %xor_ln229_7 = xor i8 %xor_ln229_5, %tmp_10

]]></Node>
<StgValue><ssdm name="xor_ln229_7"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:316  %lshr_ln205_2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln228_7, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln205_2"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:318  %zext_ln205_2 = zext i6 %lshr_ln205_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln205_2"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:319  %sbox_addr_8 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_2

]]></Node>
<StgValue><ssdm name="sbox_addr_8"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:320  %sbox_load_8 = load i32* %sbox_addr_8, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_8"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:342  %lshr_ln206_2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln229_7, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln206_2"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:344  %zext_ln206_2 = zext i6 %lshr_ln206_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln206_2"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:345  %sbox_addr_9 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln206_2

]]></Node>
<StgValue><ssdm name="sbox_addr_9"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:346  %sbox_load_9 = load i32* %sbox_addr_9, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_9"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:347  %empty_38 = xor i2 %trunc_ln206_2, %tmp_34

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:372  %sbox_load_10 = load i32* %sbox_addr_10, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_10"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:373  %empty_40 = xor i2 %trunc_ln207_2, %tmp_38

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:374  %trunc_ln207_2294262 = xor i2 %empty_40, %tmp_17

]]></Node>
<StgValue><ssdm name="trunc_ln207_2294262"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:375  %tmp_55 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln207_2294262, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:376  %empty_41 = or i5 %tmp_55, 7

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:377  %icmp_ln207_2 = icmp ugt i5 %tmp_55, %empty_41

]]></Node>
<StgValue><ssdm name="icmp_ln207_2"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:378  %zext_ln207_18 = zext i5 %tmp_55 to i6

]]></Node>
<StgValue><ssdm name="zext_ln207_18"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:379  %zext_ln207_19 = zext i5 %empty_41 to i6

]]></Node>
<StgValue><ssdm name="zext_ln207_19"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:380  %tmp_56 = call i32 @llvm.part.select.i32(i32 %sbox_load_10, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:381  %sub_ln207_6 = sub i6 %zext_ln207_18, %zext_ln207_19

]]></Node>
<StgValue><ssdm name="sub_ln207_6"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:382  %xor_ln207_7 = xor i6 %zext_ln207_18, 31

]]></Node>
<StgValue><ssdm name="xor_ln207_7"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:383  %sub_ln207_7 = sub i6 %zext_ln207_19, %zext_ln207_18

]]></Node>
<StgValue><ssdm name="sub_ln207_7"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:384  %select_ln207_6 = select i1 %icmp_ln207_2, i6 %sub_ln207_6, i6 %sub_ln207_7

]]></Node>
<StgValue><ssdm name="select_ln207_6"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:385  %select_ln207_7 = select i1 %icmp_ln207_2, i32 %tmp_56, i32 %sbox_load_10

]]></Node>
<StgValue><ssdm name="select_ln207_7"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:386  %select_ln207_8 = select i1 %icmp_ln207_2, i6 %xor_ln207_7, i6 %zext_ln207_18

]]></Node>
<StgValue><ssdm name="select_ln207_8"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:387  %sub_ln207_8 = sub i6 31, %select_ln207_6

]]></Node>
<StgValue><ssdm name="sub_ln207_8"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:388  %zext_ln207_20 = zext i6 %select_ln207_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln207_20"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:389  %zext_ln207_21 = zext i6 %sub_ln207_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln207_21"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:390  %lshr_ln207_13 = lshr i32 %select_ln207_7, %zext_ln207_20

]]></Node>
<StgValue><ssdm name="lshr_ln207_13"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:391  %lshr_ln207_14 = lshr i32 -1, %zext_ln207_21

]]></Node>
<StgValue><ssdm name="lshr_ln207_14"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:392  %and_ln207_2 = and i32 %lshr_ln207_13, %lshr_ln207_14

]]></Node>
<StgValue><ssdm name="and_ln207_2"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:393  %trunc_ln207_3 = trunc i32 %and_ln207_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln207_3"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:395  %xor_ln208_2 = xor i2 %trunc_ln227_2, -2

]]></Node>
<StgValue><ssdm name="xor_ln208_2"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:398  %sbox_load_11 = load i32* %sbox_addr_11, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_11"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:399  %empty_42 = xor i2 %xor_ln208_2, %trunc_ln208_2

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:400  %trunc_ln208_2292260 = xor i2 %empty_42, %empty_26

]]></Node>
<StgValue><ssdm name="trunc_ln208_2292260"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:401  %tmp_57 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln208_2292260, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:402  %empty_43 = or i5 %tmp_57, 7

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:403  %icmp_ln208_2 = icmp ugt i5 %tmp_57, %empty_43

]]></Node>
<StgValue><ssdm name="icmp_ln208_2"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:404  %zext_ln208_18 = zext i5 %tmp_57 to i6

]]></Node>
<StgValue><ssdm name="zext_ln208_18"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:405  %zext_ln208_19 = zext i5 %empty_43 to i6

]]></Node>
<StgValue><ssdm name="zext_ln208_19"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:406  %tmp_58 = call i32 @llvm.part.select.i32(i32 %sbox_load_11, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:407  %sub_ln208_6 = sub i6 %zext_ln208_18, %zext_ln208_19

]]></Node>
<StgValue><ssdm name="sub_ln208_6"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:408  %xor_ln208_8 = xor i6 %zext_ln208_18, 31

]]></Node>
<StgValue><ssdm name="xor_ln208_8"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:409  %sub_ln208_7 = sub i6 %zext_ln208_19, %zext_ln208_18

]]></Node>
<StgValue><ssdm name="sub_ln208_7"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:410  %select_ln208_6 = select i1 %icmp_ln208_2, i6 %sub_ln208_6, i6 %sub_ln208_7

]]></Node>
<StgValue><ssdm name="select_ln208_6"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:411  %select_ln208_7 = select i1 %icmp_ln208_2, i32 %tmp_58, i32 %sbox_load_11

]]></Node>
<StgValue><ssdm name="select_ln208_7"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:412  %select_ln208_8 = select i1 %icmp_ln208_2, i6 %xor_ln208_8, i6 %zext_ln208_18

]]></Node>
<StgValue><ssdm name="select_ln208_8"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:413  %sub_ln208_8 = sub i6 31, %select_ln208_6

]]></Node>
<StgValue><ssdm name="sub_ln208_8"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:414  %zext_ln208_20 = zext i6 %select_ln208_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln208_20"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:415  %zext_ln208_21 = zext i6 %sub_ln208_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln208_21"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:416  %lshr_ln208_13 = lshr i32 %select_ln208_7, %zext_ln208_20

]]></Node>
<StgValue><ssdm name="lshr_ln208_13"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:417  %lshr_ln208_14 = lshr i32 -1, %zext_ln208_21

]]></Node>
<StgValue><ssdm name="lshr_ln208_14"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:418  %and_ln208_2 = and i32 %lshr_ln208_13, %lshr_ln208_14

]]></Node>
<StgValue><ssdm name="and_ln208_2"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:419  %trunc_ln208_4 = trunc i32 %and_ln208_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln208_4"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:424  %xor_ln229_8 = xor i8 %trunc_ln207_3, %xor_ln229_4

]]></Node>
<StgValue><ssdm name="xor_ln229_8"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:425  %xor_ln230_8 = xor i8 %trunc_ln208_4, %xor_ln230_4

]]></Node>
<StgValue><ssdm name="xor_ln230_8"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:449  %trunc_ln229_1 = trunc i32 %and_ln207_2 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln229_1"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:450  %xor_ln229_40 = xor i2 %xor_ln206, %trunc_ln229_1

]]></Node>
<StgValue><ssdm name="xor_ln229_40"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:452  %trunc_ln230_1 = trunc i32 %and_ln208_2 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln230_1"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:453  %xor_ln230_40 = xor i2 %xor_ln207, %trunc_ln230_1

]]></Node>
<StgValue><ssdm name="xor_ln230_40"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:484  %xor_ln206_2 = xor i2 %xor_ln229_40, %trunc_ln206_2

]]></Node>
<StgValue><ssdm name="xor_ln206_2"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:510  %xor_ln207_2 = xor i2 %xor_ln230_40, %trunc_ln207_2

]]></Node>
<StgValue><ssdm name="xor_ln207_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="412" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:301  %xor_ln227_6 = xor i8 %xor_ln227_5, %xor_ln227_2

]]></Node>
<StgValue><ssdm name="xor_ln227_6"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:302  %RoundKey_addr_10 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="RoundKey_addr_10"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:303  %xor_ln228_6 = xor i8 %xor_ln228_5, %xor_ln228_2

]]></Node>
<StgValue><ssdm name="xor_ln228_6"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:304  %xor_ln229_6 = xor i8 %xor_ln229_5, %xor_ln229_2

]]></Node>
<StgValue><ssdm name="xor_ln229_6"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:305  %xor_ln230_6 = xor i8 %xor_ln230_5, %xor_ln230_2

]]></Node>
<StgValue><ssdm name="xor_ln230_6"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:306  %tmp_45 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_6, i8 %xor_ln229_6, i8 %xor_ln228_6, i8 %xor_ln227_6)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:307  store i32 %tmp_45, i32* %RoundKey_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:310  %RoundKey_addr_11 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="RoundKey_addr_11"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:314  %tmp_46 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_7, i8 %xor_ln229_7, i8 %xor_ln228_7, i8 %xor_ln227_7)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:315  store i32 %tmp_46, i32* %RoundKey_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:320  %sbox_load_8 = load i32* %sbox_addr_8, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_8"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:321  %empty_36 = xor i2 %trunc_ln205_2, %tmp_30

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:322  %trunc_ln205_2298266 = xor i2 %empty_36, %tmp_12

]]></Node>
<StgValue><ssdm name="trunc_ln205_2298266"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:323  %tmp_47 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_2298266, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:324  %empty_37 = or i5 %tmp_47, 7

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:325  %icmp_ln205_2 = icmp ugt i5 %tmp_47, %empty_37

]]></Node>
<StgValue><ssdm name="icmp_ln205_2"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:326  %zext_ln205_18 = zext i5 %tmp_47 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_18"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:327  %zext_ln205_19 = zext i5 %empty_37 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_19"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:328  %tmp_48 = call i32 @llvm.part.select.i32(i32 %sbox_load_8, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:329  %sub_ln205_6 = sub i6 %zext_ln205_18, %zext_ln205_19

]]></Node>
<StgValue><ssdm name="sub_ln205_6"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:330  %xor_ln205_7 = xor i6 %zext_ln205_18, 31

]]></Node>
<StgValue><ssdm name="xor_ln205_7"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:331  %sub_ln205_7 = sub i6 %zext_ln205_19, %zext_ln205_18

]]></Node>
<StgValue><ssdm name="sub_ln205_7"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:332  %select_ln205_6 = select i1 %icmp_ln205_2, i6 %sub_ln205_6, i6 %sub_ln205_7

]]></Node>
<StgValue><ssdm name="select_ln205_6"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:333  %select_ln205_7 = select i1 %icmp_ln205_2, i32 %tmp_48, i32 %sbox_load_8

]]></Node>
<StgValue><ssdm name="select_ln205_7"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:334  %select_ln205_8 = select i1 %icmp_ln205_2, i6 %xor_ln205_7, i6 %zext_ln205_18

]]></Node>
<StgValue><ssdm name="select_ln205_8"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:335  %sub_ln205_8 = sub i6 31, %select_ln205_6

]]></Node>
<StgValue><ssdm name="sub_ln205_8"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:336  %zext_ln205_20 = zext i6 %select_ln205_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_20"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:337  %zext_ln205_21 = zext i6 %sub_ln205_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_21"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:338  %lshr_ln205_13 = lshr i32 %select_ln205_7, %zext_ln205_20

]]></Node>
<StgValue><ssdm name="lshr_ln205_13"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:339  %lshr_ln205_14 = lshr i32 -1, %zext_ln205_21

]]></Node>
<StgValue><ssdm name="lshr_ln205_14"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:340  %and_ln205_2 = and i32 %lshr_ln205_13, %lshr_ln205_14

]]></Node>
<StgValue><ssdm name="and_ln205_2"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:341  %trunc_ln205_3 = trunc i32 %and_ln205_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln205_3"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:346  %sbox_load_9 = load i32* %sbox_addr_9, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_9"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:348  %trunc_ln206_2296264 = xor i2 %empty_38, %tmp_14

]]></Node>
<StgValue><ssdm name="trunc_ln206_2296264"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:349  %tmp_49 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln206_2296264, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:350  %empty_39 = or i5 %tmp_49, 7

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:351  %icmp_ln206_2 = icmp ugt i5 %tmp_49, %empty_39

]]></Node>
<StgValue><ssdm name="icmp_ln206_2"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:352  %zext_ln206_18 = zext i5 %tmp_49 to i6

]]></Node>
<StgValue><ssdm name="zext_ln206_18"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:353  %zext_ln206_19 = zext i5 %empty_39 to i6

]]></Node>
<StgValue><ssdm name="zext_ln206_19"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:354  %tmp_50 = call i32 @llvm.part.select.i32(i32 %sbox_load_9, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:355  %sub_ln206_6 = sub i6 %zext_ln206_18, %zext_ln206_19

]]></Node>
<StgValue><ssdm name="sub_ln206_6"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:356  %xor_ln206_7 = xor i6 %zext_ln206_18, 31

]]></Node>
<StgValue><ssdm name="xor_ln206_7"/></StgValue>
</operation>

<operation id="454" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:357  %sub_ln206_7 = sub i6 %zext_ln206_19, %zext_ln206_18

]]></Node>
<StgValue><ssdm name="sub_ln206_7"/></StgValue>
</operation>

<operation id="455" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:358  %select_ln206_6 = select i1 %icmp_ln206_2, i6 %sub_ln206_6, i6 %sub_ln206_7

]]></Node>
<StgValue><ssdm name="select_ln206_6"/></StgValue>
</operation>

<operation id="456" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:359  %select_ln206_7 = select i1 %icmp_ln206_2, i32 %tmp_50, i32 %sbox_load_9

]]></Node>
<StgValue><ssdm name="select_ln206_7"/></StgValue>
</operation>

<operation id="457" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:360  %select_ln206_8 = select i1 %icmp_ln206_2, i6 %xor_ln206_7, i6 %zext_ln206_18

]]></Node>
<StgValue><ssdm name="select_ln206_8"/></StgValue>
</operation>

<operation id="458" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:361  %sub_ln206_8 = sub i6 31, %select_ln206_6

]]></Node>
<StgValue><ssdm name="sub_ln206_8"/></StgValue>
</operation>

<operation id="459" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:362  %zext_ln206_20 = zext i6 %select_ln206_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln206_20"/></StgValue>
</operation>

<operation id="460" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:363  %zext_ln206_21 = zext i6 %sub_ln206_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln206_21"/></StgValue>
</operation>

<operation id="461" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:364  %lshr_ln206_13 = lshr i32 %select_ln206_7, %zext_ln206_20

]]></Node>
<StgValue><ssdm name="lshr_ln206_13"/></StgValue>
</operation>

<operation id="462" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:365  %lshr_ln206_14 = lshr i32 -1, %zext_ln206_21

]]></Node>
<StgValue><ssdm name="lshr_ln206_14"/></StgValue>
</operation>

<operation id="463" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:366  %and_ln206_2 = and i32 %lshr_ln206_13, %lshr_ln206_14

]]></Node>
<StgValue><ssdm name="and_ln206_2"/></StgValue>
</operation>

<operation id="464" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:367  %trunc_ln206_3 = trunc i32 %and_ln206_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln206_3"/></StgValue>
</operation>

<operation id="465" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:420  %xor_ln227_42 = xor i8 %xor_ln227_4, 4

]]></Node>
<StgValue><ssdm name="xor_ln227_42"/></StgValue>
</operation>

<operation id="466" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:421  %xor_ln227_8 = xor i8 %xor_ln227_42, %trunc_ln205_3

]]></Node>
<StgValue><ssdm name="xor_ln227_8"/></StgValue>
</operation>

<operation id="467" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:423  %xor_ln228_8 = xor i8 %trunc_ln206_3, %xor_ln228_4

]]></Node>
<StgValue><ssdm name="xor_ln228_8"/></StgValue>
</operation>

<operation id="468" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:438  %xor_ln229_10 = xor i8 %xor_ln229_8, %xor_ln229_2

]]></Node>
<StgValue><ssdm name="xor_ln229_10"/></StgValue>
</operation>

<operation id="469" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:439  %xor_ln230_10 = xor i8 %xor_ln230_8, %xor_ln230_2

]]></Node>
<StgValue><ssdm name="xor_ln230_10"/></StgValue>
</operation>

<operation id="470" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:442  %trunc_ln227_3 = trunc i32 %and_ln205_2 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln227_3"/></StgValue>
</operation>

<operation id="471" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:443  %xor_ln227_43 = xor i2 %trunc_ln227_3, %xor_ln208

]]></Node>
<StgValue><ssdm name="xor_ln227_43"/></StgValue>
</operation>

<operation id="472" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:446  %trunc_ln228_1 = trunc i32 %and_ln206_2 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln228_1"/></StgValue>
</operation>

<operation id="473" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:447  %xor_ln228_40 = xor i2 %xor_ln205, %trunc_ln228_1

]]></Node>
<StgValue><ssdm name="xor_ln228_40"/></StgValue>
</operation>

<operation id="474" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:451  %xor_ln229_11 = xor i8 %xor_ln229_10, %xor_ln229_7

]]></Node>
<StgValue><ssdm name="xor_ln229_11"/></StgValue>
</operation>

<operation id="475" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:454  %xor_ln230_11 = xor i8 %xor_ln230_10, %xor_ln230_7

]]></Node>
<StgValue><ssdm name="xor_ln230_11"/></StgValue>
</operation>

<operation id="476" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:458  %xor_ln205_2 = xor i2 %xor_ln228_40, %trunc_ln205_2

]]></Node>
<StgValue><ssdm name="xor_ln205_2"/></StgValue>
</operation>

<operation id="477" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:483  %lshr_ln206_3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln229_11, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln206_3"/></StgValue>
</operation>

<operation id="478" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:485  %zext_ln206_3 = zext i6 %lshr_ln206_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln206_3"/></StgValue>
</operation>

<operation id="479" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:486  %sbox_addr_13 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln206_3

]]></Node>
<StgValue><ssdm name="sbox_addr_13"/></StgValue>
</operation>

<operation id="480" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:487  %sbox_load_13 = load i32* %sbox_addr_13, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_13"/></StgValue>
</operation>

<operation id="481" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:509  %lshr_ln207_3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln230_11, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln207_3"/></StgValue>
</operation>

<operation id="482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:511  %zext_ln207_3 = zext i6 %lshr_ln207_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln207_3"/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:512  %sbox_addr_14 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln207_3

]]></Node>
<StgValue><ssdm name="sbox_addr_14"/></StgValue>
</operation>

<operation id="484" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:513  %sbox_load_14 = load i32* %sbox_addr_14, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_14"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:536  %xor_ln208_3 = xor i2 %xor_ln208_2, %xor_ln227_43

]]></Node>
<StgValue><ssdm name="xor_ln208_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="486" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:422  %RoundKey_addr_12 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="RoundKey_addr_12"/></StgValue>
</operation>

<operation id="487" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:426  %tmp_51 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_8, i8 %xor_ln229_8, i8 %xor_ln228_8, i8 %xor_ln227_8)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="488" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:427  store i32 %tmp_51, i32* %RoundKey_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="489" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:428  %xor_ln227_9 = xor i8 %xor_ln227_8, %xor_ln227_5

]]></Node>
<StgValue><ssdm name="xor_ln227_9"/></StgValue>
</operation>

<operation id="490" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:429  %RoundKey_addr_13 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="RoundKey_addr_13"/></StgValue>
</operation>

<operation id="491" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:430  %xor_ln228_9 = xor i8 %xor_ln228_8, %xor_ln228_5

]]></Node>
<StgValue><ssdm name="xor_ln228_9"/></StgValue>
</operation>

<operation id="492" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:431  %xor_ln229_9 = xor i8 %xor_ln229_8, %xor_ln229_5

]]></Node>
<StgValue><ssdm name="xor_ln229_9"/></StgValue>
</operation>

<operation id="493" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:432  %xor_ln230_9 = xor i8 %xor_ln230_8, %xor_ln230_5

]]></Node>
<StgValue><ssdm name="xor_ln230_9"/></StgValue>
</operation>

<operation id="494" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:433  %tmp_52 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_9, i8 %xor_ln229_9, i8 %xor_ln228_9, i8 %xor_ln227_9)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="495" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:434  store i32 %tmp_52, i32* %RoundKey_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="496" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:435  %xor_ln227_10 = xor i8 %xor_ln227_8, %xor_ln227_2

]]></Node>
<StgValue><ssdm name="xor_ln227_10"/></StgValue>
</operation>

<operation id="497" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:437  %xor_ln228_10 = xor i8 %xor_ln228_8, %xor_ln228_2

]]></Node>
<StgValue><ssdm name="xor_ln228_10"/></StgValue>
</operation>

<operation id="498" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:444  %xor_ln227_11 = xor i8 %xor_ln227_10, %xor_ln227_7

]]></Node>
<StgValue><ssdm name="xor_ln227_11"/></StgValue>
</operation>

<operation id="499" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:448  %xor_ln228_11 = xor i8 %xor_ln228_10, %xor_ln228_7

]]></Node>
<StgValue><ssdm name="xor_ln228_11"/></StgValue>
</operation>

<operation id="500" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:457  %lshr_ln205_3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln228_11, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln205_3"/></StgValue>
</operation>

<operation id="501" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:459  %zext_ln205_3 = zext i6 %lshr_ln205_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln205_3"/></StgValue>
</operation>

<operation id="502" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:460  %sbox_addr_12 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_3

]]></Node>
<StgValue><ssdm name="sbox_addr_12"/></StgValue>
</operation>

<operation id="503" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:461  %sbox_load_12 = load i32* %sbox_addr_12, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_12"/></StgValue>
</operation>

<operation id="504" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:487  %sbox_load_13 = load i32* %sbox_addr_13, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_13"/></StgValue>
</operation>

<operation id="505" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:488  %empty_46 = xor i2 %xor_ln206_2, %empty_30

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="506" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:489  %trunc_ln206_3264238 = xor i2 %empty_46, %trunc_ln206_2296264

]]></Node>
<StgValue><ssdm name="trunc_ln206_3264238"/></StgValue>
</operation>

<operation id="507" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:490  %tmp_65 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln206_3264238, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="508" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:491  %empty_47 = or i5 %tmp_65, 7

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="509" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:492  %icmp_ln206_3 = icmp ugt i5 %tmp_65, %empty_47

]]></Node>
<StgValue><ssdm name="icmp_ln206_3"/></StgValue>
</operation>

<operation id="510" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:493  %zext_ln206_22 = zext i5 %tmp_65 to i6

]]></Node>
<StgValue><ssdm name="zext_ln206_22"/></StgValue>
</operation>

<operation id="511" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:494  %zext_ln206_23 = zext i5 %empty_47 to i6

]]></Node>
<StgValue><ssdm name="zext_ln206_23"/></StgValue>
</operation>

<operation id="512" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:495  %tmp_66 = call i32 @llvm.part.select.i32(i32 %sbox_load_13, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="513" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:496  %sub_ln206_9 = sub i6 %zext_ln206_22, %zext_ln206_23

]]></Node>
<StgValue><ssdm name="sub_ln206_9"/></StgValue>
</operation>

<operation id="514" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:497  %xor_ln206_8 = xor i6 %zext_ln206_22, 31

]]></Node>
<StgValue><ssdm name="xor_ln206_8"/></StgValue>
</operation>

<operation id="515" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:498  %sub_ln206_10 = sub i6 %zext_ln206_23, %zext_ln206_22

]]></Node>
<StgValue><ssdm name="sub_ln206_10"/></StgValue>
</operation>

<operation id="516" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:499  %select_ln206_9 = select i1 %icmp_ln206_3, i6 %sub_ln206_9, i6 %sub_ln206_10

]]></Node>
<StgValue><ssdm name="select_ln206_9"/></StgValue>
</operation>

<operation id="517" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:500  %select_ln206_10 = select i1 %icmp_ln206_3, i32 %tmp_66, i32 %sbox_load_13

]]></Node>
<StgValue><ssdm name="select_ln206_10"/></StgValue>
</operation>

<operation id="518" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:501  %select_ln206_11 = select i1 %icmp_ln206_3, i6 %xor_ln206_8, i6 %zext_ln206_22

]]></Node>
<StgValue><ssdm name="select_ln206_11"/></StgValue>
</operation>

<operation id="519" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:502  %sub_ln206_11 = sub i6 31, %select_ln206_9

]]></Node>
<StgValue><ssdm name="sub_ln206_11"/></StgValue>
</operation>

<operation id="520" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:503  %zext_ln206_24 = zext i6 %select_ln206_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln206_24"/></StgValue>
</operation>

<operation id="521" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:504  %zext_ln206_25 = zext i6 %sub_ln206_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln206_25"/></StgValue>
</operation>

<operation id="522" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:505  %lshr_ln206_15 = lshr i32 %select_ln206_10, %zext_ln206_24

]]></Node>
<StgValue><ssdm name="lshr_ln206_15"/></StgValue>
</operation>

<operation id="523" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:506  %lshr_ln206_16 = lshr i32 -1, %zext_ln206_25

]]></Node>
<StgValue><ssdm name="lshr_ln206_16"/></StgValue>
</operation>

<operation id="524" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:507  %and_ln206_3 = and i32 %lshr_ln206_15, %lshr_ln206_16

]]></Node>
<StgValue><ssdm name="and_ln206_3"/></StgValue>
</operation>

<operation id="525" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:508  %trunc_ln206_4 = trunc i32 %and_ln206_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln206_4"/></StgValue>
</operation>

<operation id="526" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:513  %sbox_load_14 = load i32* %sbox_addr_14, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_14"/></StgValue>
</operation>

<operation id="527" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:514  %empty_48 = xor i2 %xor_ln207_2, %empty_32

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="528" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:515  %trunc_ln207_3262236 = xor i2 %empty_48, %trunc_ln207_2294262

]]></Node>
<StgValue><ssdm name="trunc_ln207_3262236"/></StgValue>
</operation>

<operation id="529" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:516  %tmp_71 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln207_3262236, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="530" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:517  %empty_49 = or i5 %tmp_71, 7

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="531" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:518  %icmp_ln207_3 = icmp ugt i5 %tmp_71, %empty_49

]]></Node>
<StgValue><ssdm name="icmp_ln207_3"/></StgValue>
</operation>

<operation id="532" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:519  %zext_ln207_22 = zext i5 %tmp_71 to i6

]]></Node>
<StgValue><ssdm name="zext_ln207_22"/></StgValue>
</operation>

<operation id="533" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:520  %zext_ln207_23 = zext i5 %empty_49 to i6

]]></Node>
<StgValue><ssdm name="zext_ln207_23"/></StgValue>
</operation>

<operation id="534" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:521  %tmp_72 = call i32 @llvm.part.select.i32(i32 %sbox_load_14, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="535" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:522  %sub_ln207_9 = sub i6 %zext_ln207_22, %zext_ln207_23

]]></Node>
<StgValue><ssdm name="sub_ln207_9"/></StgValue>
</operation>

<operation id="536" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:523  %xor_ln207_8 = xor i6 %zext_ln207_22, 31

]]></Node>
<StgValue><ssdm name="xor_ln207_8"/></StgValue>
</operation>

<operation id="537" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:524  %sub_ln207_10 = sub i6 %zext_ln207_23, %zext_ln207_22

]]></Node>
<StgValue><ssdm name="sub_ln207_10"/></StgValue>
</operation>

<operation id="538" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:525  %select_ln207_9 = select i1 %icmp_ln207_3, i6 %sub_ln207_9, i6 %sub_ln207_10

]]></Node>
<StgValue><ssdm name="select_ln207_9"/></StgValue>
</operation>

<operation id="539" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:526  %select_ln207_10 = select i1 %icmp_ln207_3, i32 %tmp_72, i32 %sbox_load_14

]]></Node>
<StgValue><ssdm name="select_ln207_10"/></StgValue>
</operation>

<operation id="540" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:527  %select_ln207_11 = select i1 %icmp_ln207_3, i6 %xor_ln207_8, i6 %zext_ln207_22

]]></Node>
<StgValue><ssdm name="select_ln207_11"/></StgValue>
</operation>

<operation id="541" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:528  %sub_ln207_11 = sub i6 31, %select_ln207_9

]]></Node>
<StgValue><ssdm name="sub_ln207_11"/></StgValue>
</operation>

<operation id="542" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:529  %zext_ln207_24 = zext i6 %select_ln207_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln207_24"/></StgValue>
</operation>

<operation id="543" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:530  %zext_ln207_25 = zext i6 %sub_ln207_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln207_25"/></StgValue>
</operation>

<operation id="544" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:531  %lshr_ln207_15 = lshr i32 %select_ln207_10, %zext_ln207_24

]]></Node>
<StgValue><ssdm name="lshr_ln207_15"/></StgValue>
</operation>

<operation id="545" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:532  %lshr_ln207_16 = lshr i32 -1, %zext_ln207_25

]]></Node>
<StgValue><ssdm name="lshr_ln207_16"/></StgValue>
</operation>

<operation id="546" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:533  %and_ln207_3 = and i32 %lshr_ln207_15, %lshr_ln207_16

]]></Node>
<StgValue><ssdm name="and_ln207_3"/></StgValue>
</operation>

<operation id="547" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:534  %trunc_ln207_4 = trunc i32 %and_ln207_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln207_4"/></StgValue>
</operation>

<operation id="548" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:535  %lshr_ln208_3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_11, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln208_3"/></StgValue>
</operation>

<operation id="549" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:537  %zext_ln208_3 = zext i6 %lshr_ln208_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln208_3"/></StgValue>
</operation>

<operation id="550" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:538  %sbox_addr_15 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln208_3

]]></Node>
<StgValue><ssdm name="sbox_addr_15"/></StgValue>
</operation>

<operation id="551" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:539  %sbox_load_15 = load i32* %sbox_addr_15, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_15"/></StgValue>
</operation>

<operation id="552" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:564  %xor_ln228_12 = xor i8 %trunc_ln206_4, %xor_ln228_8

]]></Node>
<StgValue><ssdm name="xor_ln228_12"/></StgValue>
</operation>

<operation id="553" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:565  %xor_ln229_12 = xor i8 %trunc_ln207_4, %xor_ln229_8

]]></Node>
<StgValue><ssdm name="xor_ln229_12"/></StgValue>
</operation>

<operation id="554" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:571  %xor_ln228_13 = xor i8 %trunc_ln206_4, %xor_ln228_5

]]></Node>
<StgValue><ssdm name="xor_ln228_13"/></StgValue>
</operation>

<operation id="555" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:572  %xor_ln229_13 = xor i8 %trunc_ln207_4, %xor_ln229_5

]]></Node>
<StgValue><ssdm name="xor_ln229_13"/></StgValue>
</operation>

<operation id="556" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:585  %xor_ln228_15 = xor i8 %trunc_ln206_4, %tmp_8

]]></Node>
<StgValue><ssdm name="xor_ln228_15"/></StgValue>
</operation>

<operation id="557" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:586  %xor_ln229_15 = xor i8 %trunc_ln207_4, %tmp_10

]]></Node>
<StgValue><ssdm name="xor_ln229_15"/></StgValue>
</operation>

<operation id="558" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:590  %lshr_ln205_4 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln228_15, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln205_4"/></StgValue>
</operation>

<operation id="559" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:594  %empty_52 = trunc i32 %and_ln206_3 to i2

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="560" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:615  %lshr_ln206_4 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln229_15, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln206_4"/></StgValue>
</operation>

<operation id="561" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:619  %empty_54 = trunc i32 %and_ln207_3 to i2

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="562" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:436  %RoundKey_addr_14 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="RoundKey_addr_14"/></StgValue>
</operation>

<operation id="563" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:440  %tmp_53 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_10, i8 %xor_ln229_10, i8 %xor_ln228_10, i8 %xor_ln227_10)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="564" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:441  store i32 %tmp_53, i32* %RoundKey_addr_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="565" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:445  %RoundKey_addr_15 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="RoundKey_addr_15"/></StgValue>
</operation>

<operation id="566" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:455  %tmp_54 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_11, i8 %xor_ln229_11, i8 %xor_ln228_11, i8 %xor_ln227_11)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="567" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:456  store i32 %tmp_54, i32* %RoundKey_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="568" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:461  %sbox_load_12 = load i32* %sbox_addr_12, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_12"/></StgValue>
</operation>

<operation id="569" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:462  %empty_44 = xor i2 %xor_ln205_2, %empty_28

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="570" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:463  %trunc_ln205_3266240 = xor i2 %empty_44, %trunc_ln205_2298266

]]></Node>
<StgValue><ssdm name="trunc_ln205_3266240"/></StgValue>
</operation>

<operation id="571" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:464  %tmp_63 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_3266240, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="572" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:465  %empty_45 = or i5 %tmp_63, 7

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="573" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:466  %icmp_ln205_3 = icmp ugt i5 %tmp_63, %empty_45

]]></Node>
<StgValue><ssdm name="icmp_ln205_3"/></StgValue>
</operation>

<operation id="574" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:467  %zext_ln205_22 = zext i5 %tmp_63 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_22"/></StgValue>
</operation>

<operation id="575" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:468  %zext_ln205_23 = zext i5 %empty_45 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_23"/></StgValue>
</operation>

<operation id="576" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:469  %tmp_64 = call i32 @llvm.part.select.i32(i32 %sbox_load_12, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="577" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:470  %sub_ln205_9 = sub i6 %zext_ln205_22, %zext_ln205_23

]]></Node>
<StgValue><ssdm name="sub_ln205_9"/></StgValue>
</operation>

<operation id="578" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:471  %xor_ln205_8 = xor i6 %zext_ln205_22, 31

]]></Node>
<StgValue><ssdm name="xor_ln205_8"/></StgValue>
</operation>

<operation id="579" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:472  %sub_ln205_10 = sub i6 %zext_ln205_23, %zext_ln205_22

]]></Node>
<StgValue><ssdm name="sub_ln205_10"/></StgValue>
</operation>

<operation id="580" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:473  %select_ln205_9 = select i1 %icmp_ln205_3, i6 %sub_ln205_9, i6 %sub_ln205_10

]]></Node>
<StgValue><ssdm name="select_ln205_9"/></StgValue>
</operation>

<operation id="581" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:474  %select_ln205_10 = select i1 %icmp_ln205_3, i32 %tmp_64, i32 %sbox_load_12

]]></Node>
<StgValue><ssdm name="select_ln205_10"/></StgValue>
</operation>

<operation id="582" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:475  %select_ln205_11 = select i1 %icmp_ln205_3, i6 %xor_ln205_8, i6 %zext_ln205_22

]]></Node>
<StgValue><ssdm name="select_ln205_11"/></StgValue>
</operation>

<operation id="583" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:476  %sub_ln205_11 = sub i6 31, %select_ln205_9

]]></Node>
<StgValue><ssdm name="sub_ln205_11"/></StgValue>
</operation>

<operation id="584" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:477  %zext_ln205_24 = zext i6 %select_ln205_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_24"/></StgValue>
</operation>

<operation id="585" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:478  %zext_ln205_25 = zext i6 %sub_ln205_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_25"/></StgValue>
</operation>

<operation id="586" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:479  %lshr_ln205_15 = lshr i32 %select_ln205_10, %zext_ln205_24

]]></Node>
<StgValue><ssdm name="lshr_ln205_15"/></StgValue>
</operation>

<operation id="587" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:480  %lshr_ln205_16 = lshr i32 -1, %zext_ln205_25

]]></Node>
<StgValue><ssdm name="lshr_ln205_16"/></StgValue>
</operation>

<operation id="588" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:481  %and_ln205_3 = and i32 %lshr_ln205_15, %lshr_ln205_16

]]></Node>
<StgValue><ssdm name="and_ln205_3"/></StgValue>
</operation>

<operation id="589" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:482  %trunc_ln205_4 = trunc i32 %and_ln205_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln205_4"/></StgValue>
</operation>

<operation id="590" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:539  %sbox_load_15 = load i32* %sbox_addr_15, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_15"/></StgValue>
</operation>

<operation id="591" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:540  %empty_50 = xor i2 %xor_ln208_3, %empty_34

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="592" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:541  %trunc_ln208_3260234 = xor i2 %empty_50, %trunc_ln208_2292260

]]></Node>
<StgValue><ssdm name="trunc_ln208_3260234"/></StgValue>
</operation>

<operation id="593" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:542  %tmp_73 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln208_3260234, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="594" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:543  %empty_51 = or i5 %tmp_73, 7

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="595" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:544  %icmp_ln208_3 = icmp ugt i5 %tmp_73, %empty_51

]]></Node>
<StgValue><ssdm name="icmp_ln208_3"/></StgValue>
</operation>

<operation id="596" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:545  %zext_ln208_22 = zext i5 %tmp_73 to i6

]]></Node>
<StgValue><ssdm name="zext_ln208_22"/></StgValue>
</operation>

<operation id="597" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:546  %zext_ln208_23 = zext i5 %empty_51 to i6

]]></Node>
<StgValue><ssdm name="zext_ln208_23"/></StgValue>
</operation>

<operation id="598" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:547  %tmp_74 = call i32 @llvm.part.select.i32(i32 %sbox_load_15, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="599" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:548  %sub_ln208_9 = sub i6 %zext_ln208_22, %zext_ln208_23

]]></Node>
<StgValue><ssdm name="sub_ln208_9"/></StgValue>
</operation>

<operation id="600" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:549  %xor_ln208_9 = xor i6 %zext_ln208_22, 31

]]></Node>
<StgValue><ssdm name="xor_ln208_9"/></StgValue>
</operation>

<operation id="601" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:550  %sub_ln208_10 = sub i6 %zext_ln208_23, %zext_ln208_22

]]></Node>
<StgValue><ssdm name="sub_ln208_10"/></StgValue>
</operation>

<operation id="602" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:551  %select_ln208_9 = select i1 %icmp_ln208_3, i6 %sub_ln208_9, i6 %sub_ln208_10

]]></Node>
<StgValue><ssdm name="select_ln208_9"/></StgValue>
</operation>

<operation id="603" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:552  %select_ln208_10 = select i1 %icmp_ln208_3, i32 %tmp_74, i32 %sbox_load_15

]]></Node>
<StgValue><ssdm name="select_ln208_10"/></StgValue>
</operation>

<operation id="604" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:553  %select_ln208_11 = select i1 %icmp_ln208_3, i6 %xor_ln208_9, i6 %zext_ln208_22

]]></Node>
<StgValue><ssdm name="select_ln208_11"/></StgValue>
</operation>

<operation id="605" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:554  %sub_ln208_11 = sub i6 31, %select_ln208_9

]]></Node>
<StgValue><ssdm name="sub_ln208_11"/></StgValue>
</operation>

<operation id="606" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:555  %zext_ln208_24 = zext i6 %select_ln208_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln208_24"/></StgValue>
</operation>

<operation id="607" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:556  %zext_ln208_25 = zext i6 %sub_ln208_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln208_25"/></StgValue>
</operation>

<operation id="608" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:557  %lshr_ln208_15 = lshr i32 %select_ln208_10, %zext_ln208_24

]]></Node>
<StgValue><ssdm name="lshr_ln208_15"/></StgValue>
</operation>

<operation id="609" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:558  %lshr_ln208_16 = lshr i32 -1, %zext_ln208_25

]]></Node>
<StgValue><ssdm name="lshr_ln208_16"/></StgValue>
</operation>

<operation id="610" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:559  %and_ln208_3 = and i32 %lshr_ln208_15, %lshr_ln208_16

]]></Node>
<StgValue><ssdm name="and_ln208_3"/></StgValue>
</operation>

<operation id="611" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:560  %trunc_ln208_5 = trunc i32 %and_ln208_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln208_5"/></StgValue>
</operation>

<operation id="612" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:561  %xor_ln210_1 = xor i8 %trunc_ln205_4, 8

]]></Node>
<StgValue><ssdm name="xor_ln210_1"/></StgValue>
</operation>

<operation id="613" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:562  %xor_ln227_12 = xor i8 %xor_ln210_1, %xor_ln227_8

]]></Node>
<StgValue><ssdm name="xor_ln227_12"/></StgValue>
</operation>

<operation id="614" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:566  %xor_ln230_12 = xor i8 %trunc_ln208_5, %xor_ln230_8

]]></Node>
<StgValue><ssdm name="xor_ln230_12"/></StgValue>
</operation>

<operation id="615" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:569  %xor_ln227_13 = xor i8 %xor_ln210_1, %xor_ln227_5

]]></Node>
<StgValue><ssdm name="xor_ln227_13"/></StgValue>
</operation>

<operation id="616" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:573  %xor_ln230_13 = xor i8 %trunc_ln208_5, %xor_ln230_5

]]></Node>
<StgValue><ssdm name="xor_ln230_13"/></StgValue>
</operation>

<operation id="617" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:583  %xor_ln227_15 = xor i8 %xor_ln210_1, %trunc_ln166_3

]]></Node>
<StgValue><ssdm name="xor_ln227_15"/></StgValue>
</operation>

<operation id="618" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:587  %xor_ln230_15 = xor i8 %trunc_ln208_5, %tmp_11

]]></Node>
<StgValue><ssdm name="xor_ln230_15"/></StgValue>
</operation>

<operation id="619" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:591  %zext_ln205_4 = zext i6 %lshr_ln205_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln205_4"/></StgValue>
</operation>

<operation id="620" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:592  %sbox_addr_16 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_4

]]></Node>
<StgValue><ssdm name="sbox_addr_16"/></StgValue>
</operation>

<operation id="621" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:593  %sbox_load_16 = load i32* %sbox_addr_16, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_16"/></StgValue>
</operation>

<operation id="622" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:616  %zext_ln206_4 = zext i6 %lshr_ln206_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln206_4"/></StgValue>
</operation>

<operation id="623" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:617  %sbox_addr_17 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln206_4

]]></Node>
<StgValue><ssdm name="sbox_addr_17"/></StgValue>
</operation>

<operation id="624" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:618  %sbox_load_17 = load i32* %sbox_addr_17, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_17"/></StgValue>
</operation>

<operation id="625" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:640  %lshr_ln207_4 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln230_15, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln207_4"/></StgValue>
</operation>

<operation id="626" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:644  %empty_56 = trunc i32 %and_ln208_3 to i2

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="627" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:665  %lshr_ln208_4 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_15, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln208_4"/></StgValue>
</operation>

<operation id="628" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:666  %trunc_ln208_6 = trunc i32 %and_ln205_3 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln208_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="629" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:563  %RoundKey_addr_16 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="RoundKey_addr_16"/></StgValue>
</operation>

<operation id="630" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:567  %tmp_59 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_12, i8 %xor_ln229_12, i8 %xor_ln228_12, i8 %xor_ln227_12)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="631" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:568  store i32 %tmp_59, i32* %RoundKey_addr_16, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="632" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:570  %RoundKey_addr_17 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="RoundKey_addr_17"/></StgValue>
</operation>

<operation id="633" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:574  %tmp_60 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_13, i8 %xor_ln229_13, i8 %xor_ln228_13, i8 %xor_ln227_13)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="634" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:575  store i32 %tmp_60, i32* %RoundKey_addr_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="635" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:593  %sbox_load_16 = load i32* %sbox_addr_16, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_16"/></StgValue>
</operation>

<operation id="636" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:595  %trunc_ln205_4306278 = xor i2 %empty_52, %tmp_12

]]></Node>
<StgValue><ssdm name="trunc_ln205_4306278"/></StgValue>
</operation>

<operation id="637" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:596  %tmp_79 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_4306278, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="638" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:597  %empty_53 = or i5 %tmp_79, 7

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="639" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:598  %icmp_ln205_4 = icmp ugt i5 %tmp_79, %empty_53

]]></Node>
<StgValue><ssdm name="icmp_ln205_4"/></StgValue>
</operation>

<operation id="640" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:599  %zext_ln205_26 = zext i5 %tmp_79 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_26"/></StgValue>
</operation>

<operation id="641" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:600  %zext_ln205_27 = zext i5 %empty_53 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_27"/></StgValue>
</operation>

<operation id="642" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:601  %tmp_80 = call i32 @llvm.part.select.i32(i32 %sbox_load_16, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="643" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:602  %sub_ln205_12 = sub i6 %zext_ln205_26, %zext_ln205_27

]]></Node>
<StgValue><ssdm name="sub_ln205_12"/></StgValue>
</operation>

<operation id="644" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:603  %xor_ln205_9 = xor i6 %zext_ln205_26, 31

]]></Node>
<StgValue><ssdm name="xor_ln205_9"/></StgValue>
</operation>

<operation id="645" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:604  %sub_ln205_13 = sub i6 %zext_ln205_27, %zext_ln205_26

]]></Node>
<StgValue><ssdm name="sub_ln205_13"/></StgValue>
</operation>

<operation id="646" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:605  %select_ln205_12 = select i1 %icmp_ln205_4, i6 %sub_ln205_12, i6 %sub_ln205_13

]]></Node>
<StgValue><ssdm name="select_ln205_12"/></StgValue>
</operation>

<operation id="647" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:606  %select_ln205_13 = select i1 %icmp_ln205_4, i32 %tmp_80, i32 %sbox_load_16

]]></Node>
<StgValue><ssdm name="select_ln205_13"/></StgValue>
</operation>

<operation id="648" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:607  %select_ln205_14 = select i1 %icmp_ln205_4, i6 %xor_ln205_9, i6 %zext_ln205_26

]]></Node>
<StgValue><ssdm name="select_ln205_14"/></StgValue>
</operation>

<operation id="649" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:608  %sub_ln205_14 = sub i6 31, %select_ln205_12

]]></Node>
<StgValue><ssdm name="sub_ln205_14"/></StgValue>
</operation>

<operation id="650" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:609  %zext_ln205_28 = zext i6 %select_ln205_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_28"/></StgValue>
</operation>

<operation id="651" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:610  %zext_ln205_29 = zext i6 %sub_ln205_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_29"/></StgValue>
</operation>

<operation id="652" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:611  %lshr_ln205_17 = lshr i32 %select_ln205_13, %zext_ln205_28

]]></Node>
<StgValue><ssdm name="lshr_ln205_17"/></StgValue>
</operation>

<operation id="653" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:612  %lshr_ln205_18 = lshr i32 -1, %zext_ln205_29

]]></Node>
<StgValue><ssdm name="lshr_ln205_18"/></StgValue>
</operation>

<operation id="654" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:613  %and_ln205_4 = and i32 %lshr_ln205_17, %lshr_ln205_18

]]></Node>
<StgValue><ssdm name="and_ln205_4"/></StgValue>
</operation>

<operation id="655" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:614  %trunc_ln205_5 = trunc i32 %and_ln205_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln205_5"/></StgValue>
</operation>

<operation id="656" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:618  %sbox_load_17 = load i32* %sbox_addr_17, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_17"/></StgValue>
</operation>

<operation id="657" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:620  %trunc_ln206_4304276 = xor i2 %empty_54, %tmp_14

]]></Node>
<StgValue><ssdm name="trunc_ln206_4304276"/></StgValue>
</operation>

<operation id="658" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:621  %tmp_81 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln206_4304276, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="659" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:622  %empty_55 = or i5 %tmp_81, 7

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="660" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:623  %icmp_ln206_4 = icmp ugt i5 %tmp_81, %empty_55

]]></Node>
<StgValue><ssdm name="icmp_ln206_4"/></StgValue>
</operation>

<operation id="661" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:624  %zext_ln206_26 = zext i5 %tmp_81 to i6

]]></Node>
<StgValue><ssdm name="zext_ln206_26"/></StgValue>
</operation>

<operation id="662" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:625  %zext_ln206_27 = zext i5 %empty_55 to i6

]]></Node>
<StgValue><ssdm name="zext_ln206_27"/></StgValue>
</operation>

<operation id="663" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:626  %tmp_82 = call i32 @llvm.part.select.i32(i32 %sbox_load_17, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="664" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:627  %sub_ln206_12 = sub i6 %zext_ln206_26, %zext_ln206_27

]]></Node>
<StgValue><ssdm name="sub_ln206_12"/></StgValue>
</operation>

<operation id="665" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:628  %xor_ln206_9 = xor i6 %zext_ln206_26, 31

]]></Node>
<StgValue><ssdm name="xor_ln206_9"/></StgValue>
</operation>

<operation id="666" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:629  %sub_ln206_13 = sub i6 %zext_ln206_27, %zext_ln206_26

]]></Node>
<StgValue><ssdm name="sub_ln206_13"/></StgValue>
</operation>

<operation id="667" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:630  %select_ln206_12 = select i1 %icmp_ln206_4, i6 %sub_ln206_12, i6 %sub_ln206_13

]]></Node>
<StgValue><ssdm name="select_ln206_12"/></StgValue>
</operation>

<operation id="668" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:631  %select_ln206_13 = select i1 %icmp_ln206_4, i32 %tmp_82, i32 %sbox_load_17

]]></Node>
<StgValue><ssdm name="select_ln206_13"/></StgValue>
</operation>

<operation id="669" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:632  %select_ln206_14 = select i1 %icmp_ln206_4, i6 %xor_ln206_9, i6 %zext_ln206_26

]]></Node>
<StgValue><ssdm name="select_ln206_14"/></StgValue>
</operation>

<operation id="670" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:633  %sub_ln206_14 = sub i6 31, %select_ln206_12

]]></Node>
<StgValue><ssdm name="sub_ln206_14"/></StgValue>
</operation>

<operation id="671" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:634  %zext_ln206_28 = zext i6 %select_ln206_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln206_28"/></StgValue>
</operation>

<operation id="672" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:635  %zext_ln206_29 = zext i6 %sub_ln206_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln206_29"/></StgValue>
</operation>

<operation id="673" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:636  %lshr_ln206_17 = lshr i32 %select_ln206_13, %zext_ln206_28

]]></Node>
<StgValue><ssdm name="lshr_ln206_17"/></StgValue>
</operation>

<operation id="674" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:637  %lshr_ln206_18 = lshr i32 -1, %zext_ln206_29

]]></Node>
<StgValue><ssdm name="lshr_ln206_18"/></StgValue>
</operation>

<operation id="675" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:638  %and_ln206_4 = and i32 %lshr_ln206_17, %lshr_ln206_18

]]></Node>
<StgValue><ssdm name="and_ln206_4"/></StgValue>
</operation>

<operation id="676" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:639  %trunc_ln206_5 = trunc i32 %and_ln206_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln206_5"/></StgValue>
</operation>

<operation id="677" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:641  %zext_ln207_4 = zext i6 %lshr_ln207_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln207_4"/></StgValue>
</operation>

<operation id="678" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:642  %sbox_addr_18 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln207_4

]]></Node>
<StgValue><ssdm name="sbox_addr_18"/></StgValue>
</operation>

<operation id="679" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:643  %sbox_load_18 = load i32* %sbox_addr_18, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_18"/></StgValue>
</operation>

<operation id="680" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:667  %zext_ln208_4 = zext i6 %lshr_ln208_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln208_4"/></StgValue>
</operation>

<operation id="681" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:668  %sbox_addr_19 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln208_4

]]></Node>
<StgValue><ssdm name="sbox_addr_19"/></StgValue>
</operation>

<operation id="682" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:669  %sbox_load_19 = load i32* %sbox_addr_19, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_19"/></StgValue>
</operation>

<operation id="683" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:690  %xor_ln227_44 = xor i8 %xor_ln227_12, 16

]]></Node>
<StgValue><ssdm name="xor_ln227_44"/></StgValue>
</operation>

<operation id="684" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:691  %xor_ln227_16 = xor i8 %xor_ln227_44, %trunc_ln205_5

]]></Node>
<StgValue><ssdm name="xor_ln227_16"/></StgValue>
</operation>

<operation id="685" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:693  %xor_ln228_16 = xor i8 %trunc_ln206_5, %xor_ln228_12

]]></Node>
<StgValue><ssdm name="xor_ln228_16"/></StgValue>
</operation>

<operation id="686" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:712  %trunc_ln227_4 = trunc i32 %and_ln205_4 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln227_4"/></StgValue>
</operation>

<operation id="687" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:713  %xor_ln227_45 = xor i2 %xor_ln208_3, %trunc_ln227_4

]]></Node>
<StgValue><ssdm name="xor_ln227_45"/></StgValue>
</operation>

<operation id="688" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:716  %trunc_ln228_2 = trunc i32 %and_ln206_4 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln228_2"/></StgValue>
</operation>

<operation id="689" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:717  %xor_ln228_41 = xor i2 %xor_ln205_2, %trunc_ln228_2

]]></Node>
<StgValue><ssdm name="xor_ln228_41"/></StgValue>
</operation>

<operation id="690" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:728  %xor_ln205_3 = xor i2 %xor_ln228_41, %empty_52

]]></Node>
<StgValue><ssdm name="xor_ln205_3"/></StgValue>
</operation>

<operation id="691" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:806  %xor_ln208_4 = xor i2 %xor_ln227_45, %trunc_ln208_6

]]></Node>
<StgValue><ssdm name="xor_ln208_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="692" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:576  %xor_ln227_14 = xor i8 %xor_ln227_13, %xor_ln227_10

]]></Node>
<StgValue><ssdm name="xor_ln227_14"/></StgValue>
</operation>

<operation id="693" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:577  %RoundKey_addr_18 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="RoundKey_addr_18"/></StgValue>
</operation>

<operation id="694" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:578  %xor_ln228_14 = xor i8 %xor_ln228_13, %xor_ln228_10

]]></Node>
<StgValue><ssdm name="xor_ln228_14"/></StgValue>
</operation>

<operation id="695" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:579  %xor_ln229_14 = xor i8 %xor_ln229_13, %xor_ln229_10

]]></Node>
<StgValue><ssdm name="xor_ln229_14"/></StgValue>
</operation>

<operation id="696" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:580  %xor_ln230_14 = xor i8 %xor_ln230_13, %xor_ln230_10

]]></Node>
<StgValue><ssdm name="xor_ln230_14"/></StgValue>
</operation>

<operation id="697" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:581  %tmp_61 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_14, i8 %xor_ln229_14, i8 %xor_ln228_14, i8 %xor_ln227_14)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="698" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:582  store i32 %tmp_61, i32* %RoundKey_addr_18, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="699" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:584  %RoundKey_addr_19 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="RoundKey_addr_19"/></StgValue>
</operation>

<operation id="700" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:588  %tmp_62 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_15, i8 %xor_ln229_15, i8 %xor_ln228_15, i8 %xor_ln227_15)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="701" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:589  store i32 %tmp_62, i32* %RoundKey_addr_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="702" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:643  %sbox_load_18 = load i32* %sbox_addr_18, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_18"/></StgValue>
</operation>

<operation id="703" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:645  %trunc_ln207_4302274 = xor i2 %empty_56, %tmp_17

]]></Node>
<StgValue><ssdm name="trunc_ln207_4302274"/></StgValue>
</operation>

<operation id="704" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:646  %tmp_87 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln207_4302274, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="705" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:647  %empty_57 = or i5 %tmp_87, 7

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="706" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:648  %icmp_ln207_4 = icmp ugt i5 %tmp_87, %empty_57

]]></Node>
<StgValue><ssdm name="icmp_ln207_4"/></StgValue>
</operation>

<operation id="707" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:649  %zext_ln207_26 = zext i5 %tmp_87 to i6

]]></Node>
<StgValue><ssdm name="zext_ln207_26"/></StgValue>
</operation>

<operation id="708" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:650  %zext_ln207_27 = zext i5 %empty_57 to i6

]]></Node>
<StgValue><ssdm name="zext_ln207_27"/></StgValue>
</operation>

<operation id="709" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:651  %tmp_88 = call i32 @llvm.part.select.i32(i32 %sbox_load_18, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="710" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:652  %sub_ln207_12 = sub i6 %zext_ln207_26, %zext_ln207_27

]]></Node>
<StgValue><ssdm name="sub_ln207_12"/></StgValue>
</operation>

<operation id="711" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:653  %xor_ln207_9 = xor i6 %zext_ln207_26, 31

]]></Node>
<StgValue><ssdm name="xor_ln207_9"/></StgValue>
</operation>

<operation id="712" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:654  %sub_ln207_13 = sub i6 %zext_ln207_27, %zext_ln207_26

]]></Node>
<StgValue><ssdm name="sub_ln207_13"/></StgValue>
</operation>

<operation id="713" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:655  %select_ln207_12 = select i1 %icmp_ln207_4, i6 %sub_ln207_12, i6 %sub_ln207_13

]]></Node>
<StgValue><ssdm name="select_ln207_12"/></StgValue>
</operation>

<operation id="714" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:656  %select_ln207_13 = select i1 %icmp_ln207_4, i32 %tmp_88, i32 %sbox_load_18

]]></Node>
<StgValue><ssdm name="select_ln207_13"/></StgValue>
</operation>

<operation id="715" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:657  %select_ln207_14 = select i1 %icmp_ln207_4, i6 %xor_ln207_9, i6 %zext_ln207_26

]]></Node>
<StgValue><ssdm name="select_ln207_14"/></StgValue>
</operation>

<operation id="716" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:658  %sub_ln207_14 = sub i6 31, %select_ln207_12

]]></Node>
<StgValue><ssdm name="sub_ln207_14"/></StgValue>
</operation>

<operation id="717" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:659  %zext_ln207_28 = zext i6 %select_ln207_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln207_28"/></StgValue>
</operation>

<operation id="718" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:660  %zext_ln207_29 = zext i6 %sub_ln207_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln207_29"/></StgValue>
</operation>

<operation id="719" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:661  %lshr_ln207_17 = lshr i32 %select_ln207_13, %zext_ln207_28

]]></Node>
<StgValue><ssdm name="lshr_ln207_17"/></StgValue>
</operation>

<operation id="720" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:662  %lshr_ln207_18 = lshr i32 -1, %zext_ln207_29

]]></Node>
<StgValue><ssdm name="lshr_ln207_18"/></StgValue>
</operation>

<operation id="721" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:663  %and_ln207_4 = and i32 %lshr_ln207_17, %lshr_ln207_18

]]></Node>
<StgValue><ssdm name="and_ln207_4"/></StgValue>
</operation>

<operation id="722" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:664  %trunc_ln207_5 = trunc i32 %and_ln207_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln207_5"/></StgValue>
</operation>

<operation id="723" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:669  %sbox_load_19 = load i32* %sbox_addr_19, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_19"/></StgValue>
</operation>

<operation id="724" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:670  %trunc_ln208_4300258 = xor i2 %trunc_ln208_6, %empty_26

]]></Node>
<StgValue><ssdm name="trunc_ln208_4300258"/></StgValue>
</operation>

<operation id="725" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:671  %tmp_89 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln208_4300258, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="726" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:672  %empty_58 = or i5 %tmp_89, 7

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="727" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:673  %icmp_ln208_4 = icmp ugt i5 %tmp_89, %empty_58

]]></Node>
<StgValue><ssdm name="icmp_ln208_4"/></StgValue>
</operation>

<operation id="728" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:674  %zext_ln208_26 = zext i5 %tmp_89 to i6

]]></Node>
<StgValue><ssdm name="zext_ln208_26"/></StgValue>
</operation>

<operation id="729" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:675  %zext_ln208_27 = zext i5 %empty_58 to i6

]]></Node>
<StgValue><ssdm name="zext_ln208_27"/></StgValue>
</operation>

<operation id="730" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:676  %tmp_90 = call i32 @llvm.part.select.i32(i32 %sbox_load_19, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="731" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:677  %sub_ln208_12 = sub i6 %zext_ln208_26, %zext_ln208_27

]]></Node>
<StgValue><ssdm name="sub_ln208_12"/></StgValue>
</operation>

<operation id="732" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:678  %xor_ln208_10 = xor i6 %zext_ln208_26, 31

]]></Node>
<StgValue><ssdm name="xor_ln208_10"/></StgValue>
</operation>

<operation id="733" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:679  %sub_ln208_13 = sub i6 %zext_ln208_27, %zext_ln208_26

]]></Node>
<StgValue><ssdm name="sub_ln208_13"/></StgValue>
</operation>

<operation id="734" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:680  %select_ln208_12 = select i1 %icmp_ln208_4, i6 %sub_ln208_12, i6 %sub_ln208_13

]]></Node>
<StgValue><ssdm name="select_ln208_12"/></StgValue>
</operation>

<operation id="735" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:681  %select_ln208_13 = select i1 %icmp_ln208_4, i32 %tmp_90, i32 %sbox_load_19

]]></Node>
<StgValue><ssdm name="select_ln208_13"/></StgValue>
</operation>

<operation id="736" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:682  %select_ln208_14 = select i1 %icmp_ln208_4, i6 %xor_ln208_10, i6 %zext_ln208_26

]]></Node>
<StgValue><ssdm name="select_ln208_14"/></StgValue>
</operation>

<operation id="737" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:683  %sub_ln208_14 = sub i6 31, %select_ln208_12

]]></Node>
<StgValue><ssdm name="sub_ln208_14"/></StgValue>
</operation>

<operation id="738" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:684  %zext_ln208_28 = zext i6 %select_ln208_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln208_28"/></StgValue>
</operation>

<operation id="739" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:685  %zext_ln208_29 = zext i6 %sub_ln208_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln208_29"/></StgValue>
</operation>

<operation id="740" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:686  %lshr_ln208_17 = lshr i32 %select_ln208_13, %zext_ln208_28

]]></Node>
<StgValue><ssdm name="lshr_ln208_17"/></StgValue>
</operation>

<operation id="741" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:687  %lshr_ln208_18 = lshr i32 -1, %zext_ln208_29

]]></Node>
<StgValue><ssdm name="lshr_ln208_18"/></StgValue>
</operation>

<operation id="742" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:688  %and_ln208_4 = and i32 %lshr_ln208_17, %lshr_ln208_18

]]></Node>
<StgValue><ssdm name="and_ln208_4"/></StgValue>
</operation>

<operation id="743" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:689  %trunc_ln208_7 = trunc i32 %and_ln208_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln208_7"/></StgValue>
</operation>

<operation id="744" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:694  %xor_ln229_16 = xor i8 %trunc_ln207_5, %xor_ln229_12

]]></Node>
<StgValue><ssdm name="xor_ln229_16"/></StgValue>
</operation>

<operation id="745" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:695  %xor_ln230_16 = xor i8 %trunc_ln208_7, %xor_ln230_12

]]></Node>
<StgValue><ssdm name="xor_ln230_16"/></StgValue>
</operation>

<operation id="746" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:705  %xor_ln227_18 = xor i8 %xor_ln227_16, %xor_ln227_10

]]></Node>
<StgValue><ssdm name="xor_ln227_18"/></StgValue>
</operation>

<operation id="747" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:707  %xor_ln228_18 = xor i8 %xor_ln228_16, %xor_ln228_10

]]></Node>
<StgValue><ssdm name="xor_ln228_18"/></StgValue>
</operation>

<operation id="748" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:714  %xor_ln227_19 = xor i8 %xor_ln227_18, %xor_ln227_15

]]></Node>
<StgValue><ssdm name="xor_ln227_19"/></StgValue>
</operation>

<operation id="749" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:718  %xor_ln228_19 = xor i8 %xor_ln228_18, %xor_ln228_15

]]></Node>
<StgValue><ssdm name="xor_ln228_19"/></StgValue>
</operation>

<operation id="750" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:719  %trunc_ln229_2 = trunc i32 %and_ln207_4 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln229_2"/></StgValue>
</operation>

<operation id="751" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:720  %xor_ln229_41 = xor i2 %xor_ln206_2, %trunc_ln229_2

]]></Node>
<StgValue><ssdm name="xor_ln229_41"/></StgValue>
</operation>

<operation id="752" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:722  %trunc_ln230_2 = trunc i32 %and_ln208_4 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln230_2"/></StgValue>
</operation>

<operation id="753" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:723  %xor_ln230_41 = xor i2 %xor_ln207_2, %trunc_ln230_2

]]></Node>
<StgValue><ssdm name="xor_ln230_41"/></StgValue>
</operation>

<operation id="754" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:727  %lshr_ln205_5 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln228_19, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln205_5"/></StgValue>
</operation>

<operation id="755" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:729  %zext_ln205_5 = zext i6 %lshr_ln205_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln205_5"/></StgValue>
</operation>

<operation id="756" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:730  %sbox_addr_20 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_5

]]></Node>
<StgValue><ssdm name="sbox_addr_20"/></StgValue>
</operation>

<operation id="757" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:731  %sbox_load_20 = load i32* %sbox_addr_20, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_20"/></StgValue>
</operation>

<operation id="758" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:754  %xor_ln206_3 = xor i2 %xor_ln229_41, %empty_54

]]></Node>
<StgValue><ssdm name="xor_ln206_3"/></StgValue>
</operation>

<operation id="759" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:780  %xor_ln207_3 = xor i2 %xor_ln230_41, %empty_56

]]></Node>
<StgValue><ssdm name="xor_ln207_3"/></StgValue>
</operation>

<operation id="760" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:805  %lshr_ln208_5 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_19, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln208_5"/></StgValue>
</operation>

<operation id="761" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:807  %zext_ln208_5 = zext i6 %lshr_ln208_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln208_5"/></StgValue>
</operation>

<operation id="762" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:808  %sbox_addr_23 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln208_5

]]></Node>
<StgValue><ssdm name="sbox_addr_23"/></StgValue>
</operation>

<operation id="763" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:809  %sbox_load_23 = load i32* %sbox_addr_23, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="764" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:692  %RoundKey_addr_20 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="RoundKey_addr_20"/></StgValue>
</operation>

<operation id="765" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:696  %tmp_67 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_16, i8 %xor_ln229_16, i8 %xor_ln228_16, i8 %xor_ln227_16)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="766" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:697  store i32 %tmp_67, i32* %RoundKey_addr_20, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="767" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:698  %xor_ln227_17 = xor i8 %xor_ln227_16, %xor_ln227_13

]]></Node>
<StgValue><ssdm name="xor_ln227_17"/></StgValue>
</operation>

<operation id="768" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:699  %RoundKey_addr_21 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="RoundKey_addr_21"/></StgValue>
</operation>

<operation id="769" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:700  %xor_ln228_17 = xor i8 %xor_ln228_16, %xor_ln228_13

]]></Node>
<StgValue><ssdm name="xor_ln228_17"/></StgValue>
</operation>

<operation id="770" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:701  %xor_ln229_17 = xor i8 %xor_ln229_16, %xor_ln229_13

]]></Node>
<StgValue><ssdm name="xor_ln229_17"/></StgValue>
</operation>

<operation id="771" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:702  %xor_ln230_17 = xor i8 %xor_ln230_16, %xor_ln230_13

]]></Node>
<StgValue><ssdm name="xor_ln230_17"/></StgValue>
</operation>

<operation id="772" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:703  %tmp_68 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_17, i8 %xor_ln229_17, i8 %xor_ln228_17, i8 %xor_ln227_17)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="773" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:704  store i32 %tmp_68, i32* %RoundKey_addr_21, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="774" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:708  %xor_ln229_18 = xor i8 %xor_ln229_16, %xor_ln229_10

]]></Node>
<StgValue><ssdm name="xor_ln229_18"/></StgValue>
</operation>

<operation id="775" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:709  %xor_ln230_18 = xor i8 %xor_ln230_16, %xor_ln230_10

]]></Node>
<StgValue><ssdm name="xor_ln230_18"/></StgValue>
</operation>

<operation id="776" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:721  %xor_ln229_19 = xor i8 %xor_ln229_18, %xor_ln229_15

]]></Node>
<StgValue><ssdm name="xor_ln229_19"/></StgValue>
</operation>

<operation id="777" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:724  %xor_ln230_19 = xor i8 %xor_ln230_18, %xor_ln230_15

]]></Node>
<StgValue><ssdm name="xor_ln230_19"/></StgValue>
</operation>

<operation id="778" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:731  %sbox_load_20 = load i32* %sbox_addr_20, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_20"/></StgValue>
</operation>

<operation id="779" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:732  %empty_59 = xor i2 %xor_ln205_3, %empty_44

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="780" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:733  %trunc_ln205_5258232 = xor i2 %empty_59, %trunc_ln205_4306278

]]></Node>
<StgValue><ssdm name="trunc_ln205_5258232"/></StgValue>
</operation>

<operation id="781" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:734  %tmp_95 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_5258232, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="782" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:735  %empty_60 = or i5 %tmp_95, 7

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="783" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:736  %icmp_ln205_5 = icmp ugt i5 %tmp_95, %empty_60

]]></Node>
<StgValue><ssdm name="icmp_ln205_5"/></StgValue>
</operation>

<operation id="784" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:737  %zext_ln205_30 = zext i5 %tmp_95 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_30"/></StgValue>
</operation>

<operation id="785" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:738  %zext_ln205_31 = zext i5 %empty_60 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_31"/></StgValue>
</operation>

<operation id="786" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:739  %tmp_96 = call i32 @llvm.part.select.i32(i32 %sbox_load_20, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="787" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:740  %sub_ln205_15 = sub i6 %zext_ln205_30, %zext_ln205_31

]]></Node>
<StgValue><ssdm name="sub_ln205_15"/></StgValue>
</operation>

<operation id="788" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:741  %xor_ln205_10 = xor i6 %zext_ln205_30, 31

]]></Node>
<StgValue><ssdm name="xor_ln205_10"/></StgValue>
</operation>

<operation id="789" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:742  %sub_ln205_16 = sub i6 %zext_ln205_31, %zext_ln205_30

]]></Node>
<StgValue><ssdm name="sub_ln205_16"/></StgValue>
</operation>

<operation id="790" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:743  %select_ln205_15 = select i1 %icmp_ln205_5, i6 %sub_ln205_15, i6 %sub_ln205_16

]]></Node>
<StgValue><ssdm name="select_ln205_15"/></StgValue>
</operation>

<operation id="791" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:744  %select_ln205_16 = select i1 %icmp_ln205_5, i32 %tmp_96, i32 %sbox_load_20

]]></Node>
<StgValue><ssdm name="select_ln205_16"/></StgValue>
</operation>

<operation id="792" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:745  %select_ln205_17 = select i1 %icmp_ln205_5, i6 %xor_ln205_10, i6 %zext_ln205_30

]]></Node>
<StgValue><ssdm name="select_ln205_17"/></StgValue>
</operation>

<operation id="793" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:746  %sub_ln205_17 = sub i6 31, %select_ln205_15

]]></Node>
<StgValue><ssdm name="sub_ln205_17"/></StgValue>
</operation>

<operation id="794" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:747  %zext_ln205_32 = zext i6 %select_ln205_17 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_32"/></StgValue>
</operation>

<operation id="795" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:748  %zext_ln205_33 = zext i6 %sub_ln205_17 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_33"/></StgValue>
</operation>

<operation id="796" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:749  %lshr_ln205_19 = lshr i32 %select_ln205_16, %zext_ln205_32

]]></Node>
<StgValue><ssdm name="lshr_ln205_19"/></StgValue>
</operation>

<operation id="797" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:750  %lshr_ln205_20 = lshr i32 -1, %zext_ln205_33

]]></Node>
<StgValue><ssdm name="lshr_ln205_20"/></StgValue>
</operation>

<operation id="798" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:751  %and_ln205_5 = and i32 %lshr_ln205_19, %lshr_ln205_20

]]></Node>
<StgValue><ssdm name="and_ln205_5"/></StgValue>
</operation>

<operation id="799" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:752  %trunc_ln205_6 = trunc i32 %and_ln205_5 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln205_6"/></StgValue>
</operation>

<operation id="800" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:753  %lshr_ln206_5 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln229_19, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln206_5"/></StgValue>
</operation>

<operation id="801" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:755  %zext_ln206_5 = zext i6 %lshr_ln206_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln206_5"/></StgValue>
</operation>

<operation id="802" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:756  %sbox_addr_21 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln206_5

]]></Node>
<StgValue><ssdm name="sbox_addr_21"/></StgValue>
</operation>

<operation id="803" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:757  %sbox_load_21 = load i32* %sbox_addr_21, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_21"/></StgValue>
</operation>

<operation id="804" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:779  %lshr_ln207_5 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln230_19, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln207_5"/></StgValue>
</operation>

<operation id="805" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:781  %zext_ln207_5 = zext i6 %lshr_ln207_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln207_5"/></StgValue>
</operation>

<operation id="806" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:782  %sbox_addr_22 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln207_5

]]></Node>
<StgValue><ssdm name="sbox_addr_22"/></StgValue>
</operation>

<operation id="807" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:783  %sbox_load_22 = load i32* %sbox_addr_22, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_22"/></StgValue>
</operation>

<operation id="808" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:809  %sbox_load_23 = load i32* %sbox_addr_23, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_23"/></StgValue>
</operation>

<operation id="809" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:810  %empty_65 = xor i2 %xor_ln208_4, %empty_50

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="810" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:811  %trunc_ln208_5252226 = xor i2 %empty_65, %trunc_ln208_4300258

]]></Node>
<StgValue><ssdm name="trunc_ln208_5252226"/></StgValue>
</operation>

<operation id="811" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:812  %tmp_105 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln208_5252226, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="812" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:813  %empty_66 = or i5 %tmp_105, 7

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="813" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:814  %icmp_ln208_5 = icmp ugt i5 %tmp_105, %empty_66

]]></Node>
<StgValue><ssdm name="icmp_ln208_5"/></StgValue>
</operation>

<operation id="814" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:815  %zext_ln208_30 = zext i5 %tmp_105 to i6

]]></Node>
<StgValue><ssdm name="zext_ln208_30"/></StgValue>
</operation>

<operation id="815" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:816  %zext_ln208_31 = zext i5 %empty_66 to i6

]]></Node>
<StgValue><ssdm name="zext_ln208_31"/></StgValue>
</operation>

<operation id="816" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:817  %tmp_106 = call i32 @llvm.part.select.i32(i32 %sbox_load_23, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="817" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:818  %sub_ln208_15 = sub i6 %zext_ln208_30, %zext_ln208_31

]]></Node>
<StgValue><ssdm name="sub_ln208_15"/></StgValue>
</operation>

<operation id="818" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:819  %xor_ln208_11 = xor i6 %zext_ln208_30, 31

]]></Node>
<StgValue><ssdm name="xor_ln208_11"/></StgValue>
</operation>

<operation id="819" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:820  %sub_ln208_16 = sub i6 %zext_ln208_31, %zext_ln208_30

]]></Node>
<StgValue><ssdm name="sub_ln208_16"/></StgValue>
</operation>

<operation id="820" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:821  %select_ln208_15 = select i1 %icmp_ln208_5, i6 %sub_ln208_15, i6 %sub_ln208_16

]]></Node>
<StgValue><ssdm name="select_ln208_15"/></StgValue>
</operation>

<operation id="821" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:822  %select_ln208_16 = select i1 %icmp_ln208_5, i32 %tmp_106, i32 %sbox_load_23

]]></Node>
<StgValue><ssdm name="select_ln208_16"/></StgValue>
</operation>

<operation id="822" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:823  %select_ln208_17 = select i1 %icmp_ln208_5, i6 %xor_ln208_11, i6 %zext_ln208_30

]]></Node>
<StgValue><ssdm name="select_ln208_17"/></StgValue>
</operation>

<operation id="823" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:824  %sub_ln208_17 = sub i6 31, %select_ln208_15

]]></Node>
<StgValue><ssdm name="sub_ln208_17"/></StgValue>
</operation>

<operation id="824" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:825  %zext_ln208_32 = zext i6 %select_ln208_17 to i32

]]></Node>
<StgValue><ssdm name="zext_ln208_32"/></StgValue>
</operation>

<operation id="825" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:826  %zext_ln208_33 = zext i6 %sub_ln208_17 to i32

]]></Node>
<StgValue><ssdm name="zext_ln208_33"/></StgValue>
</operation>

<operation id="826" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:827  %lshr_ln208_19 = lshr i32 %select_ln208_16, %zext_ln208_32

]]></Node>
<StgValue><ssdm name="lshr_ln208_19"/></StgValue>
</operation>

<operation id="827" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:828  %lshr_ln208_20 = lshr i32 -1, %zext_ln208_33

]]></Node>
<StgValue><ssdm name="lshr_ln208_20"/></StgValue>
</operation>

<operation id="828" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:829  %and_ln208_5 = and i32 %lshr_ln208_19, %lshr_ln208_20

]]></Node>
<StgValue><ssdm name="and_ln208_5"/></StgValue>
</operation>

<operation id="829" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:830  %trunc_ln208_8 = trunc i32 %and_ln208_5 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln208_8"/></StgValue>
</operation>

<operation id="830" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:831  %xor_ln210_2 = xor i8 %trunc_ln205_6, 32

]]></Node>
<StgValue><ssdm name="xor_ln210_2"/></StgValue>
</operation>

<operation id="831" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:832  %xor_ln227_20 = xor i8 %xor_ln210_2, %xor_ln227_16

]]></Node>
<StgValue><ssdm name="xor_ln227_20"/></StgValue>
</operation>

<operation id="832" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:836  %xor_ln230_20 = xor i8 %trunc_ln208_8, %xor_ln230_16

]]></Node>
<StgValue><ssdm name="xor_ln230_20"/></StgValue>
</operation>

<operation id="833" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:839  %xor_ln227_21 = xor i8 %xor_ln210_2, %xor_ln227_13

]]></Node>
<StgValue><ssdm name="xor_ln227_21"/></StgValue>
</operation>

<operation id="834" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:843  %xor_ln230_21 = xor i8 %trunc_ln208_8, %xor_ln230_13

]]></Node>
<StgValue><ssdm name="xor_ln230_21"/></StgValue>
</operation>

<operation id="835" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:916  %empty_73 = trunc i32 %and_ln208_5 to i2

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="836" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:917  %empty_74 = xor i2 %empty_40, %empty_73

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="837" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:918  %trunc_ln207_6286252 = xor i2 %tmp_17, %empty_74

]]></Node>
<StgValue><ssdm name="trunc_ln207_6286252"/></StgValue>
</operation>

<operation id="838" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:942  %empty_76 = trunc i32 %and_ln205_5 to i2

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="839" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:943  %empty_77 = xor i2 %empty_42, %empty_76

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="840" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:944  %trunc_ln208_6284250 = xor i2 %empty_26, %empty_77

]]></Node>
<StgValue><ssdm name="trunc_ln208_6284250"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="841" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:706  %RoundKey_addr_22 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="RoundKey_addr_22"/></StgValue>
</operation>

<operation id="842" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:710  %tmp_69 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_18, i8 %xor_ln229_18, i8 %xor_ln228_18, i8 %xor_ln227_18)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="843" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:711  store i32 %tmp_69, i32* %RoundKey_addr_22, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="844" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:715  %RoundKey_addr_23 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="RoundKey_addr_23"/></StgValue>
</operation>

<operation id="845" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:725  %tmp_70 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_19, i8 %xor_ln229_19, i8 %xor_ln228_19, i8 %xor_ln227_19)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="846" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:726  store i32 %tmp_70, i32* %RoundKey_addr_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="847" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:757  %sbox_load_21 = load i32* %sbox_addr_21, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_21"/></StgValue>
</operation>

<operation id="848" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:758  %empty_61 = xor i2 %xor_ln206_3, %empty_46

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="849" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:759  %trunc_ln206_5256230 = xor i2 %empty_61, %trunc_ln206_4304276

]]></Node>
<StgValue><ssdm name="trunc_ln206_5256230"/></StgValue>
</operation>

<operation id="850" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:760  %tmp_97 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln206_5256230, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="851" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:761  %empty_62 = or i5 %tmp_97, 7

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="852" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:762  %icmp_ln206_5 = icmp ugt i5 %tmp_97, %empty_62

]]></Node>
<StgValue><ssdm name="icmp_ln206_5"/></StgValue>
</operation>

<operation id="853" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:763  %zext_ln206_30 = zext i5 %tmp_97 to i6

]]></Node>
<StgValue><ssdm name="zext_ln206_30"/></StgValue>
</operation>

<operation id="854" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:764  %zext_ln206_31 = zext i5 %empty_62 to i6

]]></Node>
<StgValue><ssdm name="zext_ln206_31"/></StgValue>
</operation>

<operation id="855" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:765  %tmp_98 = call i32 @llvm.part.select.i32(i32 %sbox_load_21, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="856" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:766  %sub_ln206_15 = sub i6 %zext_ln206_30, %zext_ln206_31

]]></Node>
<StgValue><ssdm name="sub_ln206_15"/></StgValue>
</operation>

<operation id="857" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:767  %xor_ln206_10 = xor i6 %zext_ln206_30, 31

]]></Node>
<StgValue><ssdm name="xor_ln206_10"/></StgValue>
</operation>

<operation id="858" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:768  %sub_ln206_16 = sub i6 %zext_ln206_31, %zext_ln206_30

]]></Node>
<StgValue><ssdm name="sub_ln206_16"/></StgValue>
</operation>

<operation id="859" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:769  %select_ln206_15 = select i1 %icmp_ln206_5, i6 %sub_ln206_15, i6 %sub_ln206_16

]]></Node>
<StgValue><ssdm name="select_ln206_15"/></StgValue>
</operation>

<operation id="860" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:770  %select_ln206_16 = select i1 %icmp_ln206_5, i32 %tmp_98, i32 %sbox_load_21

]]></Node>
<StgValue><ssdm name="select_ln206_16"/></StgValue>
</operation>

<operation id="861" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:771  %select_ln206_17 = select i1 %icmp_ln206_5, i6 %xor_ln206_10, i6 %zext_ln206_30

]]></Node>
<StgValue><ssdm name="select_ln206_17"/></StgValue>
</operation>

<operation id="862" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:772  %sub_ln206_17 = sub i6 31, %select_ln206_15

]]></Node>
<StgValue><ssdm name="sub_ln206_17"/></StgValue>
</operation>

<operation id="863" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:773  %zext_ln206_32 = zext i6 %select_ln206_17 to i32

]]></Node>
<StgValue><ssdm name="zext_ln206_32"/></StgValue>
</operation>

<operation id="864" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:774  %zext_ln206_33 = zext i6 %sub_ln206_17 to i32

]]></Node>
<StgValue><ssdm name="zext_ln206_33"/></StgValue>
</operation>

<operation id="865" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:775  %lshr_ln206_19 = lshr i32 %select_ln206_16, %zext_ln206_32

]]></Node>
<StgValue><ssdm name="lshr_ln206_19"/></StgValue>
</operation>

<operation id="866" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:776  %lshr_ln206_20 = lshr i32 -1, %zext_ln206_33

]]></Node>
<StgValue><ssdm name="lshr_ln206_20"/></StgValue>
</operation>

<operation id="867" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:777  %and_ln206_5 = and i32 %lshr_ln206_19, %lshr_ln206_20

]]></Node>
<StgValue><ssdm name="and_ln206_5"/></StgValue>
</operation>

<operation id="868" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:778  %trunc_ln206_6 = trunc i32 %and_ln206_5 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln206_6"/></StgValue>
</operation>

<operation id="869" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:783  %sbox_load_22 = load i32* %sbox_addr_22, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_22"/></StgValue>
</operation>

<operation id="870" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:784  %empty_63 = xor i2 %xor_ln207_3, %empty_48

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="871" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:785  %trunc_ln207_5254228 = xor i2 %empty_63, %trunc_ln207_4302274

]]></Node>
<StgValue><ssdm name="trunc_ln207_5254228"/></StgValue>
</operation>

<operation id="872" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:786  %tmp_103 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln207_5254228, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="873" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:787  %empty_64 = or i5 %tmp_103, 7

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="874" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:788  %icmp_ln207_5 = icmp ugt i5 %tmp_103, %empty_64

]]></Node>
<StgValue><ssdm name="icmp_ln207_5"/></StgValue>
</operation>

<operation id="875" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:789  %zext_ln207_30 = zext i5 %tmp_103 to i6

]]></Node>
<StgValue><ssdm name="zext_ln207_30"/></StgValue>
</operation>

<operation id="876" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:790  %zext_ln207_31 = zext i5 %empty_64 to i6

]]></Node>
<StgValue><ssdm name="zext_ln207_31"/></StgValue>
</operation>

<operation id="877" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:791  %tmp_104 = call i32 @llvm.part.select.i32(i32 %sbox_load_22, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="878" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:792  %sub_ln207_15 = sub i6 %zext_ln207_30, %zext_ln207_31

]]></Node>
<StgValue><ssdm name="sub_ln207_15"/></StgValue>
</operation>

<operation id="879" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:793  %xor_ln207_10 = xor i6 %zext_ln207_30, 31

]]></Node>
<StgValue><ssdm name="xor_ln207_10"/></StgValue>
</operation>

<operation id="880" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:794  %sub_ln207_16 = sub i6 %zext_ln207_31, %zext_ln207_30

]]></Node>
<StgValue><ssdm name="sub_ln207_16"/></StgValue>
</operation>

<operation id="881" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:795  %select_ln207_15 = select i1 %icmp_ln207_5, i6 %sub_ln207_15, i6 %sub_ln207_16

]]></Node>
<StgValue><ssdm name="select_ln207_15"/></StgValue>
</operation>

<operation id="882" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:796  %select_ln207_16 = select i1 %icmp_ln207_5, i32 %tmp_104, i32 %sbox_load_22

]]></Node>
<StgValue><ssdm name="select_ln207_16"/></StgValue>
</operation>

<operation id="883" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:797  %select_ln207_17 = select i1 %icmp_ln207_5, i6 %xor_ln207_10, i6 %zext_ln207_30

]]></Node>
<StgValue><ssdm name="select_ln207_17"/></StgValue>
</operation>

<operation id="884" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:798  %sub_ln207_17 = sub i6 31, %select_ln207_15

]]></Node>
<StgValue><ssdm name="sub_ln207_17"/></StgValue>
</operation>

<operation id="885" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:799  %zext_ln207_32 = zext i6 %select_ln207_17 to i32

]]></Node>
<StgValue><ssdm name="zext_ln207_32"/></StgValue>
</operation>

<operation id="886" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:800  %zext_ln207_33 = zext i6 %sub_ln207_17 to i32

]]></Node>
<StgValue><ssdm name="zext_ln207_33"/></StgValue>
</operation>

<operation id="887" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:801  %lshr_ln207_19 = lshr i32 %select_ln207_16, %zext_ln207_32

]]></Node>
<StgValue><ssdm name="lshr_ln207_19"/></StgValue>
</operation>

<operation id="888" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:802  %lshr_ln207_20 = lshr i32 -1, %zext_ln207_33

]]></Node>
<StgValue><ssdm name="lshr_ln207_20"/></StgValue>
</operation>

<operation id="889" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:803  %and_ln207_5 = and i32 %lshr_ln207_19, %lshr_ln207_20

]]></Node>
<StgValue><ssdm name="and_ln207_5"/></StgValue>
</operation>

<operation id="890" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:804  %trunc_ln207_6 = trunc i32 %and_ln207_5 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln207_6"/></StgValue>
</operation>

<operation id="891" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:834  %xor_ln228_20 = xor i8 %trunc_ln206_6, %xor_ln228_16

]]></Node>
<StgValue><ssdm name="xor_ln228_20"/></StgValue>
</operation>

<operation id="892" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:835  %xor_ln229_20 = xor i8 %trunc_ln207_6, %xor_ln229_16

]]></Node>
<StgValue><ssdm name="xor_ln229_20"/></StgValue>
</operation>

<operation id="893" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:841  %xor_ln228_21 = xor i8 %trunc_ln206_6, %xor_ln228_13

]]></Node>
<StgValue><ssdm name="xor_ln228_21"/></StgValue>
</operation>

<operation id="894" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:842  %xor_ln229_21 = xor i8 %trunc_ln207_6, %xor_ln229_13

]]></Node>
<StgValue><ssdm name="xor_ln229_21"/></StgValue>
</operation>

<operation id="895" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:853  %xor_ln227_23 = xor i8 %xor_ln227_21, %xor_ln227_15

]]></Node>
<StgValue><ssdm name="xor_ln227_23"/></StgValue>
</operation>

<operation id="896" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:857  %xor_ln230_23 = xor i8 %xor_ln230_21, %xor_ln230_15

]]></Node>
<StgValue><ssdm name="xor_ln230_23"/></StgValue>
</operation>

<operation id="897" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:864  %empty_67 = trunc i32 %and_ln206_5 to i2

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="898" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:865  %empty_68 = xor i2 %empty_36, %empty_67

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="899" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:866  %trunc_ln205_6290256 = xor i2 %tmp_12, %empty_68

]]></Node>
<StgValue><ssdm name="trunc_ln205_6290256"/></StgValue>
</operation>

<operation id="900" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:890  %empty_70 = trunc i32 %and_ln207_5 to i2

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="901" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:891  %empty_71 = xor i2 %empty_38, %empty_70

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="902" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:892  %trunc_ln206_6288254 = xor i2 %tmp_14, %empty_71

]]></Node>
<StgValue><ssdm name="trunc_ln206_6288254"/></StgValue>
</operation>

<operation id="903" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:912  %lshr_ln207_6 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln230_23, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln207_6"/></StgValue>
</operation>

<operation id="904" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:913  %zext_ln207_6 = zext i6 %lshr_ln207_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln207_6"/></StgValue>
</operation>

<operation id="905" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:914  %sbox_addr_26 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln207_6

]]></Node>
<StgValue><ssdm name="sbox_addr_26"/></StgValue>
</operation>

<operation id="906" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:915  %sbox_load_26 = load i32* %sbox_addr_26, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_26"/></StgValue>
</operation>

<operation id="907" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:938  %lshr_ln208_6 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_23, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln208_6"/></StgValue>
</operation>

<operation id="908" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:939  %zext_ln208_6 = zext i6 %lshr_ln208_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln208_6"/></StgValue>
</operation>

<operation id="909" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:940  %sbox_addr_27 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln208_6

]]></Node>
<StgValue><ssdm name="sbox_addr_27"/></StgValue>
</operation>

<operation id="910" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:941  %sbox_load_27 = load i32* %sbox_addr_27, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_27"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="911" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:833  %RoundKey_addr_24 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="RoundKey_addr_24"/></StgValue>
</operation>

<operation id="912" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:837  %tmp_75 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_20, i8 %xor_ln229_20, i8 %xor_ln228_20, i8 %xor_ln227_20)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="913" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:838  store i32 %tmp_75, i32* %RoundKey_addr_24, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="914" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:840  %RoundKey_addr_25 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="RoundKey_addr_25"/></StgValue>
</operation>

<operation id="915" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:844  %tmp_76 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_21, i8 %xor_ln229_21, i8 %xor_ln228_21, i8 %xor_ln227_21)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="916" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:845  store i32 %tmp_76, i32* %RoundKey_addr_25, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="917" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:855  %xor_ln228_23 = xor i8 %xor_ln228_21, %xor_ln228_15

]]></Node>
<StgValue><ssdm name="xor_ln228_23"/></StgValue>
</operation>

<operation id="918" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:856  %xor_ln229_23 = xor i8 %xor_ln229_21, %xor_ln229_15

]]></Node>
<StgValue><ssdm name="xor_ln229_23"/></StgValue>
</operation>

<operation id="919" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:860  %lshr_ln205_6 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln228_23, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln205_6"/></StgValue>
</operation>

<operation id="920" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:861  %zext_ln205_6 = zext i6 %lshr_ln205_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln205_6"/></StgValue>
</operation>

<operation id="921" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:862  %sbox_addr_24 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_6

]]></Node>
<StgValue><ssdm name="sbox_addr_24"/></StgValue>
</operation>

<operation id="922" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:863  %sbox_load_24 = load i32* %sbox_addr_24, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_24"/></StgValue>
</operation>

<operation id="923" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:886  %lshr_ln206_6 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln229_23, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln206_6"/></StgValue>
</operation>

<operation id="924" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:887  %zext_ln206_6 = zext i6 %lshr_ln206_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln206_6"/></StgValue>
</operation>

<operation id="925" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:888  %sbox_addr_25 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln206_6

]]></Node>
<StgValue><ssdm name="sbox_addr_25"/></StgValue>
</operation>

<operation id="926" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:889  %sbox_load_25 = load i32* %sbox_addr_25, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_25"/></StgValue>
</operation>

<operation id="927" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:915  %sbox_load_26 = load i32* %sbox_addr_26, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_26"/></StgValue>
</operation>

<operation id="928" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:919  %tmp_115 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln207_6286252, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="929" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:920  %empty_75 = or i5 %tmp_115, 7

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="930" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:921  %icmp_ln207_6 = icmp ugt i5 %tmp_115, %empty_75

]]></Node>
<StgValue><ssdm name="icmp_ln207_6"/></StgValue>
</operation>

<operation id="931" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:922  %zext_ln207_34 = zext i5 %tmp_115 to i6

]]></Node>
<StgValue><ssdm name="zext_ln207_34"/></StgValue>
</operation>

<operation id="932" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:923  %zext_ln207_35 = zext i5 %empty_75 to i6

]]></Node>
<StgValue><ssdm name="zext_ln207_35"/></StgValue>
</operation>

<operation id="933" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:924  %tmp_116 = call i32 @llvm.part.select.i32(i32 %sbox_load_26, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="934" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:925  %sub_ln207_18 = sub i6 %zext_ln207_34, %zext_ln207_35

]]></Node>
<StgValue><ssdm name="sub_ln207_18"/></StgValue>
</operation>

<operation id="935" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:926  %xor_ln207_11 = xor i6 %zext_ln207_34, 31

]]></Node>
<StgValue><ssdm name="xor_ln207_11"/></StgValue>
</operation>

<operation id="936" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:927  %sub_ln207_19 = sub i6 %zext_ln207_35, %zext_ln207_34

]]></Node>
<StgValue><ssdm name="sub_ln207_19"/></StgValue>
</operation>

<operation id="937" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:928  %select_ln207_18 = select i1 %icmp_ln207_6, i6 %sub_ln207_18, i6 %sub_ln207_19

]]></Node>
<StgValue><ssdm name="select_ln207_18"/></StgValue>
</operation>

<operation id="938" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:929  %select_ln207_19 = select i1 %icmp_ln207_6, i32 %tmp_116, i32 %sbox_load_26

]]></Node>
<StgValue><ssdm name="select_ln207_19"/></StgValue>
</operation>

<operation id="939" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:930  %select_ln207_20 = select i1 %icmp_ln207_6, i6 %xor_ln207_11, i6 %zext_ln207_34

]]></Node>
<StgValue><ssdm name="select_ln207_20"/></StgValue>
</operation>

<operation id="940" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:931  %sub_ln207_20 = sub i6 31, %select_ln207_18

]]></Node>
<StgValue><ssdm name="sub_ln207_20"/></StgValue>
</operation>

<operation id="941" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:932  %zext_ln207_36 = zext i6 %select_ln207_20 to i32

]]></Node>
<StgValue><ssdm name="zext_ln207_36"/></StgValue>
</operation>

<operation id="942" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:933  %zext_ln207_37 = zext i6 %sub_ln207_20 to i32

]]></Node>
<StgValue><ssdm name="zext_ln207_37"/></StgValue>
</operation>

<operation id="943" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:934  %lshr_ln207_21 = lshr i32 %select_ln207_19, %zext_ln207_36

]]></Node>
<StgValue><ssdm name="lshr_ln207_21"/></StgValue>
</operation>

<operation id="944" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:935  %lshr_ln207_22 = lshr i32 -1, %zext_ln207_37

]]></Node>
<StgValue><ssdm name="lshr_ln207_22"/></StgValue>
</operation>

<operation id="945" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:936  %and_ln207_6 = and i32 %lshr_ln207_21, %lshr_ln207_22

]]></Node>
<StgValue><ssdm name="and_ln207_6"/></StgValue>
</operation>

<operation id="946" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:937  %trunc_ln207_7 = trunc i32 %and_ln207_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln207_7"/></StgValue>
</operation>

<operation id="947" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:941  %sbox_load_27 = load i32* %sbox_addr_27, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_27"/></StgValue>
</operation>

<operation id="948" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:945  %tmp_117 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln208_6284250, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="949" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:946  %empty_78 = or i5 %tmp_117, 7

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="950" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:947  %icmp_ln208_6 = icmp ugt i5 %tmp_117, %empty_78

]]></Node>
<StgValue><ssdm name="icmp_ln208_6"/></StgValue>
</operation>

<operation id="951" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:948  %zext_ln208_34 = zext i5 %tmp_117 to i6

]]></Node>
<StgValue><ssdm name="zext_ln208_34"/></StgValue>
</operation>

<operation id="952" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:949  %zext_ln208_35 = zext i5 %empty_78 to i6

]]></Node>
<StgValue><ssdm name="zext_ln208_35"/></StgValue>
</operation>

<operation id="953" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:950  %tmp_118 = call i32 @llvm.part.select.i32(i32 %sbox_load_27, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="954" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:951  %sub_ln208_18 = sub i6 %zext_ln208_34, %zext_ln208_35

]]></Node>
<StgValue><ssdm name="sub_ln208_18"/></StgValue>
</operation>

<operation id="955" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:952  %xor_ln208_12 = xor i6 %zext_ln208_34, 31

]]></Node>
<StgValue><ssdm name="xor_ln208_12"/></StgValue>
</operation>

<operation id="956" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:953  %sub_ln208_19 = sub i6 %zext_ln208_35, %zext_ln208_34

]]></Node>
<StgValue><ssdm name="sub_ln208_19"/></StgValue>
</operation>

<operation id="957" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:954  %select_ln208_18 = select i1 %icmp_ln208_6, i6 %sub_ln208_18, i6 %sub_ln208_19

]]></Node>
<StgValue><ssdm name="select_ln208_18"/></StgValue>
</operation>

<operation id="958" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:955  %select_ln208_19 = select i1 %icmp_ln208_6, i32 %tmp_118, i32 %sbox_load_27

]]></Node>
<StgValue><ssdm name="select_ln208_19"/></StgValue>
</operation>

<operation id="959" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:956  %select_ln208_20 = select i1 %icmp_ln208_6, i6 %xor_ln208_12, i6 %zext_ln208_34

]]></Node>
<StgValue><ssdm name="select_ln208_20"/></StgValue>
</operation>

<operation id="960" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:957  %sub_ln208_20 = sub i6 31, %select_ln208_18

]]></Node>
<StgValue><ssdm name="sub_ln208_20"/></StgValue>
</operation>

<operation id="961" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:958  %zext_ln208_36 = zext i6 %select_ln208_20 to i32

]]></Node>
<StgValue><ssdm name="zext_ln208_36"/></StgValue>
</operation>

<operation id="962" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:959  %zext_ln208_37 = zext i6 %sub_ln208_20 to i32

]]></Node>
<StgValue><ssdm name="zext_ln208_37"/></StgValue>
</operation>

<operation id="963" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:960  %lshr_ln208_21 = lshr i32 %select_ln208_19, %zext_ln208_36

]]></Node>
<StgValue><ssdm name="lshr_ln208_21"/></StgValue>
</operation>

<operation id="964" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:961  %lshr_ln208_22 = lshr i32 -1, %zext_ln208_37

]]></Node>
<StgValue><ssdm name="lshr_ln208_22"/></StgValue>
</operation>

<operation id="965" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:962  %and_ln208_6 = and i32 %lshr_ln208_21, %lshr_ln208_22

]]></Node>
<StgValue><ssdm name="and_ln208_6"/></StgValue>
</operation>

<operation id="966" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:963  %trunc_ln208_9 = trunc i32 %and_ln208_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln208_9"/></StgValue>
</operation>

<operation id="967" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:968  %xor_ln229_24 = xor i8 %trunc_ln207_7, %xor_ln229_20

]]></Node>
<StgValue><ssdm name="xor_ln229_24"/></StgValue>
</operation>

<operation id="968" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:969  %xor_ln230_24 = xor i8 %trunc_ln208_9, %xor_ln230_20

]]></Node>
<StgValue><ssdm name="xor_ln230_24"/></StgValue>
</operation>

<operation id="969" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:993  %trunc_ln229_3 = trunc i32 %and_ln207_6 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln229_3"/></StgValue>
</operation>

<operation id="970" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:994  %xor_ln229_42 = xor i2 %xor_ln206_3, %trunc_ln229_3

]]></Node>
<StgValue><ssdm name="xor_ln229_42"/></StgValue>
</operation>

<operation id="971" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:996  %trunc_ln230_3 = trunc i32 %and_ln208_6 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln230_3"/></StgValue>
</operation>

<operation id="972" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:997  %xor_ln230_42 = xor i2 %xor_ln207_3, %trunc_ln230_3

]]></Node>
<StgValue><ssdm name="xor_ln230_42"/></StgValue>
</operation>

<operation id="973" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1028  %xor_ln206_4 = xor i2 %xor_ln229_42, %empty_70

]]></Node>
<StgValue><ssdm name="xor_ln206_4"/></StgValue>
</operation>

<operation id="974" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1054  %xor_ln207_4 = xor i2 %xor_ln230_42, %empty_73

]]></Node>
<StgValue><ssdm name="xor_ln207_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="975" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:846  %xor_ln227_22 = xor i8 %xor_ln227_21, %xor_ln227_18

]]></Node>
<StgValue><ssdm name="xor_ln227_22"/></StgValue>
</operation>

<operation id="976" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:847  %RoundKey_addr_26 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="RoundKey_addr_26"/></StgValue>
</operation>

<operation id="977" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:848  %xor_ln228_22 = xor i8 %xor_ln228_21, %xor_ln228_18

]]></Node>
<StgValue><ssdm name="xor_ln228_22"/></StgValue>
</operation>

<operation id="978" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:849  %xor_ln229_22 = xor i8 %xor_ln229_21, %xor_ln229_18

]]></Node>
<StgValue><ssdm name="xor_ln229_22"/></StgValue>
</operation>

<operation id="979" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:850  %xor_ln230_22 = xor i8 %xor_ln230_21, %xor_ln230_18

]]></Node>
<StgValue><ssdm name="xor_ln230_22"/></StgValue>
</operation>

<operation id="980" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:851  %tmp_77 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_22, i8 %xor_ln229_22, i8 %xor_ln228_22, i8 %xor_ln227_22)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="981" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:852  store i32 %tmp_77, i32* %RoundKey_addr_26, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="982" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:854  %RoundKey_addr_27 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="RoundKey_addr_27"/></StgValue>
</operation>

<operation id="983" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:858  %tmp_78 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_23, i8 %xor_ln229_23, i8 %xor_ln228_23, i8 %xor_ln227_23)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="984" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:859  store i32 %tmp_78, i32* %RoundKey_addr_27, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="985" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:863  %sbox_load_24 = load i32* %sbox_addr_24, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_24"/></StgValue>
</operation>

<operation id="986" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:867  %tmp_111 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_6290256, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="987" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:868  %empty_69 = or i5 %tmp_111, 7

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="988" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:869  %icmp_ln205_6 = icmp ugt i5 %tmp_111, %empty_69

]]></Node>
<StgValue><ssdm name="icmp_ln205_6"/></StgValue>
</operation>

<operation id="989" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:870  %zext_ln205_34 = zext i5 %tmp_111 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_34"/></StgValue>
</operation>

<operation id="990" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:871  %zext_ln205_35 = zext i5 %empty_69 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_35"/></StgValue>
</operation>

<operation id="991" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:872  %tmp_112 = call i32 @llvm.part.select.i32(i32 %sbox_load_24, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="992" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:873  %sub_ln205_18 = sub i6 %zext_ln205_34, %zext_ln205_35

]]></Node>
<StgValue><ssdm name="sub_ln205_18"/></StgValue>
</operation>

<operation id="993" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:874  %xor_ln205_11 = xor i6 %zext_ln205_34, 31

]]></Node>
<StgValue><ssdm name="xor_ln205_11"/></StgValue>
</operation>

<operation id="994" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:875  %sub_ln205_19 = sub i6 %zext_ln205_35, %zext_ln205_34

]]></Node>
<StgValue><ssdm name="sub_ln205_19"/></StgValue>
</operation>

<operation id="995" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:876  %select_ln205_18 = select i1 %icmp_ln205_6, i6 %sub_ln205_18, i6 %sub_ln205_19

]]></Node>
<StgValue><ssdm name="select_ln205_18"/></StgValue>
</operation>

<operation id="996" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:877  %select_ln205_19 = select i1 %icmp_ln205_6, i32 %tmp_112, i32 %sbox_load_24

]]></Node>
<StgValue><ssdm name="select_ln205_19"/></StgValue>
</operation>

<operation id="997" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:878  %select_ln205_20 = select i1 %icmp_ln205_6, i6 %xor_ln205_11, i6 %zext_ln205_34

]]></Node>
<StgValue><ssdm name="select_ln205_20"/></StgValue>
</operation>

<operation id="998" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:879  %sub_ln205_20 = sub i6 31, %select_ln205_18

]]></Node>
<StgValue><ssdm name="sub_ln205_20"/></StgValue>
</operation>

<operation id="999" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:880  %zext_ln205_36 = zext i6 %select_ln205_20 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_36"/></StgValue>
</operation>

<operation id="1000" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:881  %zext_ln205_37 = zext i6 %sub_ln205_20 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_37"/></StgValue>
</operation>

<operation id="1001" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:882  %lshr_ln205_21 = lshr i32 %select_ln205_19, %zext_ln205_36

]]></Node>
<StgValue><ssdm name="lshr_ln205_21"/></StgValue>
</operation>

<operation id="1002" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:883  %lshr_ln205_22 = lshr i32 -1, %zext_ln205_37

]]></Node>
<StgValue><ssdm name="lshr_ln205_22"/></StgValue>
</operation>

<operation id="1003" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:884  %and_ln205_6 = and i32 %lshr_ln205_21, %lshr_ln205_22

]]></Node>
<StgValue><ssdm name="and_ln205_6"/></StgValue>
</operation>

<operation id="1004" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:885  %trunc_ln205_7 = trunc i32 %and_ln205_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln205_7"/></StgValue>
</operation>

<operation id="1005" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:889  %sbox_load_25 = load i32* %sbox_addr_25, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_25"/></StgValue>
</operation>

<operation id="1006" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:893  %tmp_113 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln206_6288254, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1007" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:894  %empty_72 = or i5 %tmp_113, 7

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="1008" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:895  %icmp_ln206_6 = icmp ugt i5 %tmp_113, %empty_72

]]></Node>
<StgValue><ssdm name="icmp_ln206_6"/></StgValue>
</operation>

<operation id="1009" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:896  %zext_ln206_34 = zext i5 %tmp_113 to i6

]]></Node>
<StgValue><ssdm name="zext_ln206_34"/></StgValue>
</operation>

<operation id="1010" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:897  %zext_ln206_35 = zext i5 %empty_72 to i6

]]></Node>
<StgValue><ssdm name="zext_ln206_35"/></StgValue>
</operation>

<operation id="1011" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:898  %tmp_114 = call i32 @llvm.part.select.i32(i32 %sbox_load_25, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1012" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:899  %sub_ln206_18 = sub i6 %zext_ln206_34, %zext_ln206_35

]]></Node>
<StgValue><ssdm name="sub_ln206_18"/></StgValue>
</operation>

<operation id="1013" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:900  %xor_ln206_11 = xor i6 %zext_ln206_34, 31

]]></Node>
<StgValue><ssdm name="xor_ln206_11"/></StgValue>
</operation>

<operation id="1014" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:901  %sub_ln206_19 = sub i6 %zext_ln206_35, %zext_ln206_34

]]></Node>
<StgValue><ssdm name="sub_ln206_19"/></StgValue>
</operation>

<operation id="1015" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:902  %select_ln206_18 = select i1 %icmp_ln206_6, i6 %sub_ln206_18, i6 %sub_ln206_19

]]></Node>
<StgValue><ssdm name="select_ln206_18"/></StgValue>
</operation>

<operation id="1016" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:903  %select_ln206_19 = select i1 %icmp_ln206_6, i32 %tmp_114, i32 %sbox_load_25

]]></Node>
<StgValue><ssdm name="select_ln206_19"/></StgValue>
</operation>

<operation id="1017" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:904  %select_ln206_20 = select i1 %icmp_ln206_6, i6 %xor_ln206_11, i6 %zext_ln206_34

]]></Node>
<StgValue><ssdm name="select_ln206_20"/></StgValue>
</operation>

<operation id="1018" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:905  %sub_ln206_20 = sub i6 31, %select_ln206_18

]]></Node>
<StgValue><ssdm name="sub_ln206_20"/></StgValue>
</operation>

<operation id="1019" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:906  %zext_ln206_36 = zext i6 %select_ln206_20 to i32

]]></Node>
<StgValue><ssdm name="zext_ln206_36"/></StgValue>
</operation>

<operation id="1020" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:907  %zext_ln206_37 = zext i6 %sub_ln206_20 to i32

]]></Node>
<StgValue><ssdm name="zext_ln206_37"/></StgValue>
</operation>

<operation id="1021" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:908  %lshr_ln206_21 = lshr i32 %select_ln206_19, %zext_ln206_36

]]></Node>
<StgValue><ssdm name="lshr_ln206_21"/></StgValue>
</operation>

<operation id="1022" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:909  %lshr_ln206_22 = lshr i32 -1, %zext_ln206_37

]]></Node>
<StgValue><ssdm name="lshr_ln206_22"/></StgValue>
</operation>

<operation id="1023" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:910  %and_ln206_6 = and i32 %lshr_ln206_21, %lshr_ln206_22

]]></Node>
<StgValue><ssdm name="and_ln206_6"/></StgValue>
</operation>

<operation id="1024" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:911  %trunc_ln206_7 = trunc i32 %and_ln206_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln206_7"/></StgValue>
</operation>

<operation id="1025" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:964  %xor_ln227_46 = xor i8 %xor_ln227_20, 64

]]></Node>
<StgValue><ssdm name="xor_ln227_46"/></StgValue>
</operation>

<operation id="1026" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:965  %xor_ln227_24 = xor i8 %xor_ln227_46, %trunc_ln205_7

]]></Node>
<StgValue><ssdm name="xor_ln227_24"/></StgValue>
</operation>

<operation id="1027" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:967  %xor_ln228_24 = xor i8 %trunc_ln206_7, %xor_ln228_20

]]></Node>
<StgValue><ssdm name="xor_ln228_24"/></StgValue>
</operation>

<operation id="1028" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:982  %xor_ln229_26 = xor i8 %xor_ln229_24, %xor_ln229_18

]]></Node>
<StgValue><ssdm name="xor_ln229_26"/></StgValue>
</operation>

<operation id="1029" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:983  %xor_ln230_26 = xor i8 %xor_ln230_24, %xor_ln230_18

]]></Node>
<StgValue><ssdm name="xor_ln230_26"/></StgValue>
</operation>

<operation id="1030" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:986  %trunc_ln227_5 = trunc i32 %and_ln205_6 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln227_5"/></StgValue>
</operation>

<operation id="1031" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:987  %xor_ln227_47 = xor i2 %xor_ln208_4, %trunc_ln227_5

]]></Node>
<StgValue><ssdm name="xor_ln227_47"/></StgValue>
</operation>

<operation id="1032" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:990  %trunc_ln228_3 = trunc i32 %and_ln206_6 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln228_3"/></StgValue>
</operation>

<operation id="1033" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:991  %xor_ln228_42 = xor i2 %xor_ln205_3, %trunc_ln228_3

]]></Node>
<StgValue><ssdm name="xor_ln228_42"/></StgValue>
</operation>

<operation id="1034" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:995  %xor_ln229_27 = xor i8 %xor_ln229_26, %xor_ln229_23

]]></Node>
<StgValue><ssdm name="xor_ln229_27"/></StgValue>
</operation>

<operation id="1035" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:998  %xor_ln230_27 = xor i8 %xor_ln230_26, %xor_ln230_23

]]></Node>
<StgValue><ssdm name="xor_ln230_27"/></StgValue>
</operation>

<operation id="1036" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1002  %xor_ln205_4 = xor i2 %xor_ln228_42, %empty_67

]]></Node>
<StgValue><ssdm name="xor_ln205_4"/></StgValue>
</operation>

<operation id="1037" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1027  %lshr_ln206_7 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln229_27, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln206_7"/></StgValue>
</operation>

<operation id="1038" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1029  %zext_ln206_7 = zext i6 %lshr_ln206_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln206_7"/></StgValue>
</operation>

<operation id="1039" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1030  %sbox_addr_29 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln206_7

]]></Node>
<StgValue><ssdm name="sbox_addr_29"/></StgValue>
</operation>

<operation id="1040" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1031  %sbox_load_29 = load i32* %sbox_addr_29, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_29"/></StgValue>
</operation>

<operation id="1041" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1053  %lshr_ln207_7 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln230_27, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln207_7"/></StgValue>
</operation>

<operation id="1042" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1055  %zext_ln207_7 = zext i6 %lshr_ln207_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln207_7"/></StgValue>
</operation>

<operation id="1043" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1056  %sbox_addr_30 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln207_7

]]></Node>
<StgValue><ssdm name="sbox_addr_30"/></StgValue>
</operation>

<operation id="1044" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1057  %sbox_load_30 = load i32* %sbox_addr_30, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_30"/></StgValue>
</operation>

<operation id="1045" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1080  %xor_ln208_5 = xor i2 %xor_ln227_47, %empty_76

]]></Node>
<StgValue><ssdm name="xor_ln208_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1046" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:966  %RoundKey_addr_28 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="RoundKey_addr_28"/></StgValue>
</operation>

<operation id="1047" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:970  %tmp_83 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_24, i8 %xor_ln229_24, i8 %xor_ln228_24, i8 %xor_ln227_24)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1048" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:971  store i32 %tmp_83, i32* %RoundKey_addr_28, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="1049" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:972  %xor_ln227_25 = xor i8 %xor_ln227_24, %xor_ln227_21

]]></Node>
<StgValue><ssdm name="xor_ln227_25"/></StgValue>
</operation>

<operation id="1050" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:973  %RoundKey_addr_29 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="RoundKey_addr_29"/></StgValue>
</operation>

<operation id="1051" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:974  %xor_ln228_25 = xor i8 %xor_ln228_24, %xor_ln228_21

]]></Node>
<StgValue><ssdm name="xor_ln228_25"/></StgValue>
</operation>

<operation id="1052" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:975  %xor_ln229_25 = xor i8 %xor_ln229_24, %xor_ln229_21

]]></Node>
<StgValue><ssdm name="xor_ln229_25"/></StgValue>
</operation>

<operation id="1053" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:976  %xor_ln230_25 = xor i8 %xor_ln230_24, %xor_ln230_21

]]></Node>
<StgValue><ssdm name="xor_ln230_25"/></StgValue>
</operation>

<operation id="1054" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:977  %tmp_84 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_25, i8 %xor_ln229_25, i8 %xor_ln228_25, i8 %xor_ln227_25)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1055" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:978  store i32 %tmp_84, i32* %RoundKey_addr_29, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="1056" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:979  %xor_ln227_26 = xor i8 %xor_ln227_24, %xor_ln227_18

]]></Node>
<StgValue><ssdm name="xor_ln227_26"/></StgValue>
</operation>

<operation id="1057" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:981  %xor_ln228_26 = xor i8 %xor_ln228_24, %xor_ln228_18

]]></Node>
<StgValue><ssdm name="xor_ln228_26"/></StgValue>
</operation>

<operation id="1058" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:988  %xor_ln227_27 = xor i8 %xor_ln227_26, %xor_ln227_23

]]></Node>
<StgValue><ssdm name="xor_ln227_27"/></StgValue>
</operation>

<operation id="1059" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:992  %xor_ln228_27 = xor i8 %xor_ln228_26, %xor_ln228_23

]]></Node>
<StgValue><ssdm name="xor_ln228_27"/></StgValue>
</operation>

<operation id="1060" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1001  %lshr_ln205_7 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln228_27, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln205_7"/></StgValue>
</operation>

<operation id="1061" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1003  %zext_ln205_7 = zext i6 %lshr_ln205_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln205_7"/></StgValue>
</operation>

<operation id="1062" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1004  %sbox_addr_28 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_7

]]></Node>
<StgValue><ssdm name="sbox_addr_28"/></StgValue>
</operation>

<operation id="1063" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1005  %sbox_load_28 = load i32* %sbox_addr_28, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_28"/></StgValue>
</operation>

<operation id="1064" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1031  %sbox_load_29 = load i32* %sbox_addr_29, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_29"/></StgValue>
</operation>

<operation id="1065" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1032  %empty_81 = xor i2 %xor_ln206_4, %empty_61

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="1066" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1033  %trunc_ln206_7248222 = xor i2 %empty_81, %trunc_ln206_6288254

]]></Node>
<StgValue><ssdm name="trunc_ln206_7248222"/></StgValue>
</operation>

<operation id="1067" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1034  %tmp_121 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln206_7248222, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1068" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1035  %empty_82 = or i5 %tmp_121, 7

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="1069" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1036  %icmp_ln206_7 = icmp ugt i5 %tmp_121, %empty_82

]]></Node>
<StgValue><ssdm name="icmp_ln206_7"/></StgValue>
</operation>

<operation id="1070" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1037  %zext_ln206_38 = zext i5 %tmp_121 to i6

]]></Node>
<StgValue><ssdm name="zext_ln206_38"/></StgValue>
</operation>

<operation id="1071" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1038  %zext_ln206_39 = zext i5 %empty_82 to i6

]]></Node>
<StgValue><ssdm name="zext_ln206_39"/></StgValue>
</operation>

<operation id="1072" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1039  %tmp_122 = call i32 @llvm.part.select.i32(i32 %sbox_load_29, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1073" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1040  %sub_ln206_21 = sub i6 %zext_ln206_38, %zext_ln206_39

]]></Node>
<StgValue><ssdm name="sub_ln206_21"/></StgValue>
</operation>

<operation id="1074" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1041  %xor_ln206_12 = xor i6 %zext_ln206_38, 31

]]></Node>
<StgValue><ssdm name="xor_ln206_12"/></StgValue>
</operation>

<operation id="1075" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1042  %sub_ln206_22 = sub i6 %zext_ln206_39, %zext_ln206_38

]]></Node>
<StgValue><ssdm name="sub_ln206_22"/></StgValue>
</operation>

<operation id="1076" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1043  %select_ln206_21 = select i1 %icmp_ln206_7, i6 %sub_ln206_21, i6 %sub_ln206_22

]]></Node>
<StgValue><ssdm name="select_ln206_21"/></StgValue>
</operation>

<operation id="1077" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1044  %select_ln206_22 = select i1 %icmp_ln206_7, i32 %tmp_122, i32 %sbox_load_29

]]></Node>
<StgValue><ssdm name="select_ln206_22"/></StgValue>
</operation>

<operation id="1078" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1045  %select_ln206_23 = select i1 %icmp_ln206_7, i6 %xor_ln206_12, i6 %zext_ln206_38

]]></Node>
<StgValue><ssdm name="select_ln206_23"/></StgValue>
</operation>

<operation id="1079" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1046  %sub_ln206_23 = sub i6 31, %select_ln206_21

]]></Node>
<StgValue><ssdm name="sub_ln206_23"/></StgValue>
</operation>

<operation id="1080" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1047  %zext_ln206_40 = zext i6 %select_ln206_23 to i32

]]></Node>
<StgValue><ssdm name="zext_ln206_40"/></StgValue>
</operation>

<operation id="1081" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1048  %zext_ln206_41 = zext i6 %sub_ln206_23 to i32

]]></Node>
<StgValue><ssdm name="zext_ln206_41"/></StgValue>
</operation>

<operation id="1082" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1049  %lshr_ln206_23 = lshr i32 %select_ln206_22, %zext_ln206_40

]]></Node>
<StgValue><ssdm name="lshr_ln206_23"/></StgValue>
</operation>

<operation id="1083" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1050  %lshr_ln206_24 = lshr i32 -1, %zext_ln206_41

]]></Node>
<StgValue><ssdm name="lshr_ln206_24"/></StgValue>
</operation>

<operation id="1084" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1051  %and_ln206_7 = and i32 %lshr_ln206_23, %lshr_ln206_24

]]></Node>
<StgValue><ssdm name="and_ln206_7"/></StgValue>
</operation>

<operation id="1085" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1052  %trunc_ln206_8 = trunc i32 %and_ln206_7 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln206_8"/></StgValue>
</operation>

<operation id="1086" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1057  %sbox_load_30 = load i32* %sbox_addr_30, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_30"/></StgValue>
</operation>

<operation id="1087" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1058  %empty_83 = xor i2 %xor_ln207_4, %empty_63

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="1088" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1059  %trunc_ln207_7246220 = xor i2 %empty_83, %trunc_ln207_6286252

]]></Node>
<StgValue><ssdm name="trunc_ln207_7246220"/></StgValue>
</operation>

<operation id="1089" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1060  %tmp_123 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln207_7246220, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1090" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1061  %empty_84 = or i5 %tmp_123, 7

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="1091" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1062  %icmp_ln207_7 = icmp ugt i5 %tmp_123, %empty_84

]]></Node>
<StgValue><ssdm name="icmp_ln207_7"/></StgValue>
</operation>

<operation id="1092" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1063  %zext_ln207_38 = zext i5 %tmp_123 to i6

]]></Node>
<StgValue><ssdm name="zext_ln207_38"/></StgValue>
</operation>

<operation id="1093" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1064  %zext_ln207_39 = zext i5 %empty_84 to i6

]]></Node>
<StgValue><ssdm name="zext_ln207_39"/></StgValue>
</operation>

<operation id="1094" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1065  %tmp_124 = call i32 @llvm.part.select.i32(i32 %sbox_load_30, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1095" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1066  %sub_ln207_21 = sub i6 %zext_ln207_38, %zext_ln207_39

]]></Node>
<StgValue><ssdm name="sub_ln207_21"/></StgValue>
</operation>

<operation id="1096" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1067  %xor_ln207_12 = xor i6 %zext_ln207_38, 31

]]></Node>
<StgValue><ssdm name="xor_ln207_12"/></StgValue>
</operation>

<operation id="1097" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1068  %sub_ln207_22 = sub i6 %zext_ln207_39, %zext_ln207_38

]]></Node>
<StgValue><ssdm name="sub_ln207_22"/></StgValue>
</operation>

<operation id="1098" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1069  %select_ln207_21 = select i1 %icmp_ln207_7, i6 %sub_ln207_21, i6 %sub_ln207_22

]]></Node>
<StgValue><ssdm name="select_ln207_21"/></StgValue>
</operation>

<operation id="1099" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1070  %select_ln207_22 = select i1 %icmp_ln207_7, i32 %tmp_124, i32 %sbox_load_30

]]></Node>
<StgValue><ssdm name="select_ln207_22"/></StgValue>
</operation>

<operation id="1100" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1071  %select_ln207_23 = select i1 %icmp_ln207_7, i6 %xor_ln207_12, i6 %zext_ln207_38

]]></Node>
<StgValue><ssdm name="select_ln207_23"/></StgValue>
</operation>

<operation id="1101" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1072  %sub_ln207_23 = sub i6 31, %select_ln207_21

]]></Node>
<StgValue><ssdm name="sub_ln207_23"/></StgValue>
</operation>

<operation id="1102" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1073  %zext_ln207_40 = zext i6 %select_ln207_23 to i32

]]></Node>
<StgValue><ssdm name="zext_ln207_40"/></StgValue>
</operation>

<operation id="1103" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1074  %zext_ln207_41 = zext i6 %sub_ln207_23 to i32

]]></Node>
<StgValue><ssdm name="zext_ln207_41"/></StgValue>
</operation>

<operation id="1104" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1075  %lshr_ln207_23 = lshr i32 %select_ln207_22, %zext_ln207_40

]]></Node>
<StgValue><ssdm name="lshr_ln207_23"/></StgValue>
</operation>

<operation id="1105" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1076  %lshr_ln207_24 = lshr i32 -1, %zext_ln207_41

]]></Node>
<StgValue><ssdm name="lshr_ln207_24"/></StgValue>
</operation>

<operation id="1106" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1077  %and_ln207_7 = and i32 %lshr_ln207_23, %lshr_ln207_24

]]></Node>
<StgValue><ssdm name="and_ln207_7"/></StgValue>
</operation>

<operation id="1107" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1078  %trunc_ln207_8 = trunc i32 %and_ln207_7 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln207_8"/></StgValue>
</operation>

<operation id="1108" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1079  %lshr_ln208_7 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_27, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln208_7"/></StgValue>
</operation>

<operation id="1109" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1081  %zext_ln208_7 = zext i6 %lshr_ln208_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln208_7"/></StgValue>
</operation>

<operation id="1110" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1082  %sbox_addr_31 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln208_7

]]></Node>
<StgValue><ssdm name="sbox_addr_31"/></StgValue>
</operation>

<operation id="1111" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1083  %sbox_load_31 = load i32* %sbox_addr_31, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_31"/></StgValue>
</operation>

<operation id="1112" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1108  %xor_ln228_28 = xor i8 %trunc_ln206_8, %xor_ln228_24

]]></Node>
<StgValue><ssdm name="xor_ln228_28"/></StgValue>
</operation>

<operation id="1113" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1109  %xor_ln229_28 = xor i8 %trunc_ln207_8, %xor_ln229_24

]]></Node>
<StgValue><ssdm name="xor_ln229_28"/></StgValue>
</operation>

<operation id="1114" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1115  %xor_ln228_29 = xor i8 %trunc_ln206_8, %xor_ln228_21

]]></Node>
<StgValue><ssdm name="xor_ln228_29"/></StgValue>
</operation>

<operation id="1115" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1116  %xor_ln229_29 = xor i8 %trunc_ln207_8, %xor_ln229_21

]]></Node>
<StgValue><ssdm name="xor_ln229_29"/></StgValue>
</operation>

<operation id="1116" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1129  %xor_ln228_31 = xor i8 %trunc_ln206_8, %xor_ln228_15

]]></Node>
<StgValue><ssdm name="xor_ln228_31"/></StgValue>
</operation>

<operation id="1117" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1130  %xor_ln229_31 = xor i8 %trunc_ln207_8, %xor_ln229_15

]]></Node>
<StgValue><ssdm name="xor_ln229_31"/></StgValue>
</operation>

<operation id="1118" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1134  %lshr_ln205_8 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln228_31, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln205_8"/></StgValue>
</operation>

<operation id="1119" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:1138  %empty_87 = trunc i32 %and_ln206_7 to i2

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="1120" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1159  %lshr_ln206_8 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln229_31, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln206_8"/></StgValue>
</operation>

<operation id="1121" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:1163  %empty_89 = trunc i32 %and_ln207_7 to i2

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:980  %RoundKey_addr_30 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="RoundKey_addr_30"/></StgValue>
</operation>

<operation id="1123" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:984  %tmp_85 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_26, i8 %xor_ln229_26, i8 %xor_ln228_26, i8 %xor_ln227_26)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1124" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:985  store i32 %tmp_85, i32* %RoundKey_addr_30, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="1125" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:989  %RoundKey_addr_31 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="RoundKey_addr_31"/></StgValue>
</operation>

<operation id="1126" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:999  %tmp_86 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_27, i8 %xor_ln229_27, i8 %xor_ln228_27, i8 %xor_ln227_27)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1127" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:1000  store i32 %tmp_86, i32* %RoundKey_addr_31, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="1128" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1005  %sbox_load_28 = load i32* %sbox_addr_28, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_28"/></StgValue>
</operation>

<operation id="1129" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1006  %empty_79 = xor i2 %xor_ln205_4, %empty_59

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="1130" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1007  %trunc_ln205_7250224 = xor i2 %empty_79, %trunc_ln205_6290256

]]></Node>
<StgValue><ssdm name="trunc_ln205_7250224"/></StgValue>
</operation>

<operation id="1131" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1008  %tmp_119 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_7250224, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1132" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1009  %empty_80 = or i5 %tmp_119, 7

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="1133" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1010  %icmp_ln205_7 = icmp ugt i5 %tmp_119, %empty_80

]]></Node>
<StgValue><ssdm name="icmp_ln205_7"/></StgValue>
</operation>

<operation id="1134" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1011  %zext_ln205_38 = zext i5 %tmp_119 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_38"/></StgValue>
</operation>

<operation id="1135" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1012  %zext_ln205_39 = zext i5 %empty_80 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_39"/></StgValue>
</operation>

<operation id="1136" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1013  %tmp_120 = call i32 @llvm.part.select.i32(i32 %sbox_load_28, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1137" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1014  %sub_ln205_21 = sub i6 %zext_ln205_38, %zext_ln205_39

]]></Node>
<StgValue><ssdm name="sub_ln205_21"/></StgValue>
</operation>

<operation id="1138" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1015  %xor_ln205_12 = xor i6 %zext_ln205_38, 31

]]></Node>
<StgValue><ssdm name="xor_ln205_12"/></StgValue>
</operation>

<operation id="1139" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1016  %sub_ln205_22 = sub i6 %zext_ln205_39, %zext_ln205_38

]]></Node>
<StgValue><ssdm name="sub_ln205_22"/></StgValue>
</operation>

<operation id="1140" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1017  %select_ln205_21 = select i1 %icmp_ln205_7, i6 %sub_ln205_21, i6 %sub_ln205_22

]]></Node>
<StgValue><ssdm name="select_ln205_21"/></StgValue>
</operation>

<operation id="1141" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1018  %select_ln205_22 = select i1 %icmp_ln205_7, i32 %tmp_120, i32 %sbox_load_28

]]></Node>
<StgValue><ssdm name="select_ln205_22"/></StgValue>
</operation>

<operation id="1142" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1019  %select_ln205_23 = select i1 %icmp_ln205_7, i6 %xor_ln205_12, i6 %zext_ln205_38

]]></Node>
<StgValue><ssdm name="select_ln205_23"/></StgValue>
</operation>

<operation id="1143" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1020  %sub_ln205_23 = sub i6 31, %select_ln205_21

]]></Node>
<StgValue><ssdm name="sub_ln205_23"/></StgValue>
</operation>

<operation id="1144" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1021  %zext_ln205_40 = zext i6 %select_ln205_23 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_40"/></StgValue>
</operation>

<operation id="1145" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1022  %zext_ln205_41 = zext i6 %sub_ln205_23 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_41"/></StgValue>
</operation>

<operation id="1146" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1023  %lshr_ln205_23 = lshr i32 %select_ln205_22, %zext_ln205_40

]]></Node>
<StgValue><ssdm name="lshr_ln205_23"/></StgValue>
</operation>

<operation id="1147" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1024  %lshr_ln205_24 = lshr i32 -1, %zext_ln205_41

]]></Node>
<StgValue><ssdm name="lshr_ln205_24"/></StgValue>
</operation>

<operation id="1148" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1025  %and_ln205_7 = and i32 %lshr_ln205_23, %lshr_ln205_24

]]></Node>
<StgValue><ssdm name="and_ln205_7"/></StgValue>
</operation>

<operation id="1149" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1026  %trunc_ln205_8 = trunc i32 %and_ln205_7 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln205_8"/></StgValue>
</operation>

<operation id="1150" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1083  %sbox_load_31 = load i32* %sbox_addr_31, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_31"/></StgValue>
</operation>

<operation id="1151" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1084  %empty_85 = xor i2 %xor_ln208_5, %empty_65

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="1152" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1085  %trunc_ln208_7244218 = xor i2 %empty_85, %trunc_ln208_6284250

]]></Node>
<StgValue><ssdm name="trunc_ln208_7244218"/></StgValue>
</operation>

<operation id="1153" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1086  %tmp_125 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln208_7244218, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1154" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1087  %empty_86 = or i5 %tmp_125, 7

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="1155" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1088  %icmp_ln208_7 = icmp ugt i5 %tmp_125, %empty_86

]]></Node>
<StgValue><ssdm name="icmp_ln208_7"/></StgValue>
</operation>

<operation id="1156" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1089  %zext_ln208_38 = zext i5 %tmp_125 to i6

]]></Node>
<StgValue><ssdm name="zext_ln208_38"/></StgValue>
</operation>

<operation id="1157" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1090  %zext_ln208_39 = zext i5 %empty_86 to i6

]]></Node>
<StgValue><ssdm name="zext_ln208_39"/></StgValue>
</operation>

<operation id="1158" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1091  %tmp_126 = call i32 @llvm.part.select.i32(i32 %sbox_load_31, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1159" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1092  %sub_ln208_21 = sub i6 %zext_ln208_38, %zext_ln208_39

]]></Node>
<StgValue><ssdm name="sub_ln208_21"/></StgValue>
</operation>

<operation id="1160" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1093  %xor_ln208_13 = xor i6 %zext_ln208_38, 31

]]></Node>
<StgValue><ssdm name="xor_ln208_13"/></StgValue>
</operation>

<operation id="1161" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1094  %sub_ln208_22 = sub i6 %zext_ln208_39, %zext_ln208_38

]]></Node>
<StgValue><ssdm name="sub_ln208_22"/></StgValue>
</operation>

<operation id="1162" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1095  %select_ln208_21 = select i1 %icmp_ln208_7, i6 %sub_ln208_21, i6 %sub_ln208_22

]]></Node>
<StgValue><ssdm name="select_ln208_21"/></StgValue>
</operation>

<operation id="1163" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1096  %select_ln208_22 = select i1 %icmp_ln208_7, i32 %tmp_126, i32 %sbox_load_31

]]></Node>
<StgValue><ssdm name="select_ln208_22"/></StgValue>
</operation>

<operation id="1164" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1097  %select_ln208_23 = select i1 %icmp_ln208_7, i6 %xor_ln208_13, i6 %zext_ln208_38

]]></Node>
<StgValue><ssdm name="select_ln208_23"/></StgValue>
</operation>

<operation id="1165" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1098  %sub_ln208_23 = sub i6 31, %select_ln208_21

]]></Node>
<StgValue><ssdm name="sub_ln208_23"/></StgValue>
</operation>

<operation id="1166" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1099  %zext_ln208_40 = zext i6 %select_ln208_23 to i32

]]></Node>
<StgValue><ssdm name="zext_ln208_40"/></StgValue>
</operation>

<operation id="1167" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1100  %zext_ln208_41 = zext i6 %sub_ln208_23 to i32

]]></Node>
<StgValue><ssdm name="zext_ln208_41"/></StgValue>
</operation>

<operation id="1168" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1101  %lshr_ln208_23 = lshr i32 %select_ln208_22, %zext_ln208_40

]]></Node>
<StgValue><ssdm name="lshr_ln208_23"/></StgValue>
</operation>

<operation id="1169" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1102  %lshr_ln208_24 = lshr i32 -1, %zext_ln208_41

]]></Node>
<StgValue><ssdm name="lshr_ln208_24"/></StgValue>
</operation>

<operation id="1170" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1103  %and_ln208_7 = and i32 %lshr_ln208_23, %lshr_ln208_24

]]></Node>
<StgValue><ssdm name="and_ln208_7"/></StgValue>
</operation>

<operation id="1171" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1104  %trunc_ln208_10 = trunc i32 %and_ln208_7 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln208_10"/></StgValue>
</operation>

<operation id="1172" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1105  %xor_ln210_3 = xor i8 %trunc_ln205_8, -128

]]></Node>
<StgValue><ssdm name="xor_ln210_3"/></StgValue>
</operation>

<operation id="1173" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1106  %xor_ln227_28 = xor i8 %xor_ln210_3, %xor_ln227_24

]]></Node>
<StgValue><ssdm name="xor_ln227_28"/></StgValue>
</operation>

<operation id="1174" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1110  %xor_ln230_28 = xor i8 %trunc_ln208_10, %xor_ln230_24

]]></Node>
<StgValue><ssdm name="xor_ln230_28"/></StgValue>
</operation>

<operation id="1175" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1113  %xor_ln227_29 = xor i8 %xor_ln210_3, %xor_ln227_21

]]></Node>
<StgValue><ssdm name="xor_ln227_29"/></StgValue>
</operation>

<operation id="1176" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1117  %xor_ln230_29 = xor i8 %trunc_ln208_10, %xor_ln230_21

]]></Node>
<StgValue><ssdm name="xor_ln230_29"/></StgValue>
</operation>

<operation id="1177" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1127  %xor_ln227_31 = xor i8 %xor_ln210_3, %xor_ln227_15

]]></Node>
<StgValue><ssdm name="xor_ln227_31"/></StgValue>
</operation>

<operation id="1178" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1131  %xor_ln230_31 = xor i8 %trunc_ln208_10, %xor_ln230_15

]]></Node>
<StgValue><ssdm name="xor_ln230_31"/></StgValue>
</operation>

<operation id="1179" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1135  %zext_ln205_8 = zext i6 %lshr_ln205_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln205_8"/></StgValue>
</operation>

<operation id="1180" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1136  %sbox_addr_32 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_8

]]></Node>
<StgValue><ssdm name="sbox_addr_32"/></StgValue>
</operation>

<operation id="1181" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1137  %sbox_load_32 = load i32* %sbox_addr_32, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_32"/></StgValue>
</operation>

<operation id="1182" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1160  %zext_ln206_8 = zext i6 %lshr_ln206_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln206_8"/></StgValue>
</operation>

<operation id="1183" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1161  %sbox_addr_33 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln206_8

]]></Node>
<StgValue><ssdm name="sbox_addr_33"/></StgValue>
</operation>

<operation id="1184" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1162  %sbox_load_33 = load i32* %sbox_addr_33, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_33"/></StgValue>
</operation>

<operation id="1185" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1184  %lshr_ln207_8 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln230_31, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln207_8"/></StgValue>
</operation>

<operation id="1186" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:1188  %empty_91 = trunc i32 %and_ln208_7 to i2

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="1187" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1209  %lshr_ln208_8 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_31, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln208_8"/></StgValue>
</operation>

<operation id="1188" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:1213  %empty_93 = trunc i32 %and_ln205_7 to i2

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1189" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1107  %RoundKey_addr_32 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="RoundKey_addr_32"/></StgValue>
</operation>

<operation id="1190" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:1111  %tmp_91 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_28, i8 %xor_ln229_28, i8 %xor_ln228_28, i8 %xor_ln227_28)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1191" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:1112  store i32 %tmp_91, i32* %RoundKey_addr_32, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="1192" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1114  %RoundKey_addr_33 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="RoundKey_addr_33"/></StgValue>
</operation>

<operation id="1193" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:1118  %tmp_92 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_29, i8 %xor_ln229_29, i8 %xor_ln228_29, i8 %xor_ln227_29)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1194" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:1119  store i32 %tmp_92, i32* %RoundKey_addr_33, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="1195" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1137  %sbox_load_32 = load i32* %sbox_addr_32, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_32"/></StgValue>
</operation>

<operation id="1196" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1139  %trunc_ln205_8282272 = xor i2 %empty_87, %trunc_ln205_4306278

]]></Node>
<StgValue><ssdm name="trunc_ln205_8282272"/></StgValue>
</operation>

<operation id="1197" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1140  %tmp_127 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_8282272, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1198" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1141  %empty_88 = or i5 %tmp_127, 7

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="1199" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1142  %icmp_ln205_8 = icmp ugt i5 %tmp_127, %empty_88

]]></Node>
<StgValue><ssdm name="icmp_ln205_8"/></StgValue>
</operation>

<operation id="1200" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1143  %zext_ln205_42 = zext i5 %tmp_127 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_42"/></StgValue>
</operation>

<operation id="1201" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1144  %zext_ln205_43 = zext i5 %empty_88 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_43"/></StgValue>
</operation>

<operation id="1202" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1145  %tmp_128 = call i32 @llvm.part.select.i32(i32 %sbox_load_32, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1203" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1146  %sub_ln205_24 = sub i6 %zext_ln205_42, %zext_ln205_43

]]></Node>
<StgValue><ssdm name="sub_ln205_24"/></StgValue>
</operation>

<operation id="1204" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1147  %xor_ln205_13 = xor i6 %zext_ln205_42, 31

]]></Node>
<StgValue><ssdm name="xor_ln205_13"/></StgValue>
</operation>

<operation id="1205" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1148  %sub_ln205_25 = sub i6 %zext_ln205_43, %zext_ln205_42

]]></Node>
<StgValue><ssdm name="sub_ln205_25"/></StgValue>
</operation>

<operation id="1206" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1149  %select_ln205_24 = select i1 %icmp_ln205_8, i6 %sub_ln205_24, i6 %sub_ln205_25

]]></Node>
<StgValue><ssdm name="select_ln205_24"/></StgValue>
</operation>

<operation id="1207" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1150  %select_ln205_25 = select i1 %icmp_ln205_8, i32 %tmp_128, i32 %sbox_load_32

]]></Node>
<StgValue><ssdm name="select_ln205_25"/></StgValue>
</operation>

<operation id="1208" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1151  %select_ln205_26 = select i1 %icmp_ln205_8, i6 %xor_ln205_13, i6 %zext_ln205_42

]]></Node>
<StgValue><ssdm name="select_ln205_26"/></StgValue>
</operation>

<operation id="1209" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1152  %sub_ln205_26 = sub i6 31, %select_ln205_24

]]></Node>
<StgValue><ssdm name="sub_ln205_26"/></StgValue>
</operation>

<operation id="1210" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1153  %zext_ln205_44 = zext i6 %select_ln205_26 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_44"/></StgValue>
</operation>

<operation id="1211" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1154  %zext_ln205_45 = zext i6 %sub_ln205_26 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_45"/></StgValue>
</operation>

<operation id="1212" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1155  %lshr_ln205_25 = lshr i32 %select_ln205_25, %zext_ln205_44

]]></Node>
<StgValue><ssdm name="lshr_ln205_25"/></StgValue>
</operation>

<operation id="1213" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1156  %lshr_ln205_26 = lshr i32 -1, %zext_ln205_45

]]></Node>
<StgValue><ssdm name="lshr_ln205_26"/></StgValue>
</operation>

<operation id="1214" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1157  %and_ln205_8 = and i32 %lshr_ln205_25, %lshr_ln205_26

]]></Node>
<StgValue><ssdm name="and_ln205_8"/></StgValue>
</operation>

<operation id="1215" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1158  %trunc_ln205_9 = trunc i32 %and_ln205_8 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln205_9"/></StgValue>
</operation>

<operation id="1216" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1162  %sbox_load_33 = load i32* %sbox_addr_33, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_33"/></StgValue>
</operation>

<operation id="1217" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1164  %trunc_ln206_8280270 = xor i2 %empty_89, %trunc_ln206_4304276

]]></Node>
<StgValue><ssdm name="trunc_ln206_8280270"/></StgValue>
</operation>

<operation id="1218" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1165  %tmp_129 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln206_8280270, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1219" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1166  %empty_90 = or i5 %tmp_129, 7

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="1220" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1167  %icmp_ln206_8 = icmp ugt i5 %tmp_129, %empty_90

]]></Node>
<StgValue><ssdm name="icmp_ln206_8"/></StgValue>
</operation>

<operation id="1221" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1168  %zext_ln206_42 = zext i5 %tmp_129 to i6

]]></Node>
<StgValue><ssdm name="zext_ln206_42"/></StgValue>
</operation>

<operation id="1222" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1169  %zext_ln206_43 = zext i5 %empty_90 to i6

]]></Node>
<StgValue><ssdm name="zext_ln206_43"/></StgValue>
</operation>

<operation id="1223" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1170  %tmp_130 = call i32 @llvm.part.select.i32(i32 %sbox_load_33, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1224" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1171  %sub_ln206_24 = sub i6 %zext_ln206_42, %zext_ln206_43

]]></Node>
<StgValue><ssdm name="sub_ln206_24"/></StgValue>
</operation>

<operation id="1225" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1172  %xor_ln206_13 = xor i6 %zext_ln206_42, 31

]]></Node>
<StgValue><ssdm name="xor_ln206_13"/></StgValue>
</operation>

<operation id="1226" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1173  %sub_ln206_25 = sub i6 %zext_ln206_43, %zext_ln206_42

]]></Node>
<StgValue><ssdm name="sub_ln206_25"/></StgValue>
</operation>

<operation id="1227" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1174  %select_ln206_24 = select i1 %icmp_ln206_8, i6 %sub_ln206_24, i6 %sub_ln206_25

]]></Node>
<StgValue><ssdm name="select_ln206_24"/></StgValue>
</operation>

<operation id="1228" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1175  %select_ln206_25 = select i1 %icmp_ln206_8, i32 %tmp_130, i32 %sbox_load_33

]]></Node>
<StgValue><ssdm name="select_ln206_25"/></StgValue>
</operation>

<operation id="1229" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1176  %select_ln206_26 = select i1 %icmp_ln206_8, i6 %xor_ln206_13, i6 %zext_ln206_42

]]></Node>
<StgValue><ssdm name="select_ln206_26"/></StgValue>
</operation>

<operation id="1230" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1177  %sub_ln206_26 = sub i6 31, %select_ln206_24

]]></Node>
<StgValue><ssdm name="sub_ln206_26"/></StgValue>
</operation>

<operation id="1231" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1178  %zext_ln206_44 = zext i6 %select_ln206_26 to i32

]]></Node>
<StgValue><ssdm name="zext_ln206_44"/></StgValue>
</operation>

<operation id="1232" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1179  %zext_ln206_45 = zext i6 %sub_ln206_26 to i32

]]></Node>
<StgValue><ssdm name="zext_ln206_45"/></StgValue>
</operation>

<operation id="1233" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1180  %lshr_ln206_25 = lshr i32 %select_ln206_25, %zext_ln206_44

]]></Node>
<StgValue><ssdm name="lshr_ln206_25"/></StgValue>
</operation>

<operation id="1234" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1181  %lshr_ln206_26 = lshr i32 -1, %zext_ln206_45

]]></Node>
<StgValue><ssdm name="lshr_ln206_26"/></StgValue>
</operation>

<operation id="1235" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1182  %and_ln206_8 = and i32 %lshr_ln206_25, %lshr_ln206_26

]]></Node>
<StgValue><ssdm name="and_ln206_8"/></StgValue>
</operation>

<operation id="1236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1183  %trunc_ln206_9 = trunc i32 %and_ln206_8 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln206_9"/></StgValue>
</operation>

<operation id="1237" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1185  %zext_ln207_8 = zext i6 %lshr_ln207_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln207_8"/></StgValue>
</operation>

<operation id="1238" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1186  %sbox_addr_34 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln207_8

]]></Node>
<StgValue><ssdm name="sbox_addr_34"/></StgValue>
</operation>

<operation id="1239" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1187  %sbox_load_34 = load i32* %sbox_addr_34, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_34"/></StgValue>
</operation>

<operation id="1240" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1210  %zext_ln208_8 = zext i6 %lshr_ln208_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln208_8"/></StgValue>
</operation>

<operation id="1241" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1211  %sbox_addr_35 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln208_8

]]></Node>
<StgValue><ssdm name="sbox_addr_35"/></StgValue>
</operation>

<operation id="1242" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1212  %sbox_load_35 = load i32* %sbox_addr_35, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_35"/></StgValue>
</operation>

<operation id="1243" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1214  %trunc_ln208_8276216 = xor i2 %empty_93, %trunc_ln208_4300258

]]></Node>
<StgValue><ssdm name="trunc_ln208_8276216"/></StgValue>
</operation>

<operation id="1244" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1234  %xor_ln227_48 = xor i8 %xor_ln227_28, 27

]]></Node>
<StgValue><ssdm name="xor_ln227_48"/></StgValue>
</operation>

<operation id="1245" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1235  %xor_ln227_32 = xor i8 %xor_ln227_48, %trunc_ln205_9

]]></Node>
<StgValue><ssdm name="xor_ln227_32"/></StgValue>
</operation>

<operation id="1246" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1237  %xor_ln228_32 = xor i8 %trunc_ln206_9, %xor_ln228_28

]]></Node>
<StgValue><ssdm name="xor_ln228_32"/></StgValue>
</operation>

<operation id="1247" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:1267  %empty_95 = trunc i32 %and_ln206_8 to i2

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="1248" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1268  %empty_96 = xor i2 %empty_79, %trunc_ln205_8282272

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="1249" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1269  %empty_97 = xor i2 %empty_87, %xor_ln205_4

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="1250" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1270  %empty_98 = xor i2 %empty_96, %empty_95

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="1251" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1271  %trunc_ln205_9242214 = xor i2 %empty_98, %empty_97

]]></Node>
<StgValue><ssdm name="trunc_ln205_9242214"/></StgValue>
</operation>

<operation id="1252" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:1351  %empty_110 = trunc i32 %and_ln205_8 to i2

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="1253" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1352  %empty_111 = xor i2 %xor_ln208_5, -1

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="1254" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1353  %empty_112 = xor i2 %empty_110, %empty_111

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="1255" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1354  %empty_113 = xor i2 %empty_85, %trunc_ln208_4300258

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="1256" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1355  %trunc_ln208_9236208 = xor i2 %empty_113, %empty_112

]]></Node>
<StgValue><ssdm name="trunc_ln208_9236208"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1257" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1120  %xor_ln227_30 = xor i8 %xor_ln227_29, %xor_ln227_26

]]></Node>
<StgValue><ssdm name="xor_ln227_30"/></StgValue>
</operation>

<operation id="1258" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1121  %RoundKey_addr_34 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="RoundKey_addr_34"/></StgValue>
</operation>

<operation id="1259" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1122  %xor_ln228_30 = xor i8 %xor_ln228_29, %xor_ln228_26

]]></Node>
<StgValue><ssdm name="xor_ln228_30"/></StgValue>
</operation>

<operation id="1260" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1123  %xor_ln229_30 = xor i8 %xor_ln229_29, %xor_ln229_26

]]></Node>
<StgValue><ssdm name="xor_ln229_30"/></StgValue>
</operation>

<operation id="1261" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1124  %xor_ln230_30 = xor i8 %xor_ln230_29, %xor_ln230_26

]]></Node>
<StgValue><ssdm name="xor_ln230_30"/></StgValue>
</operation>

<operation id="1262" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:1125  %tmp_93 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_30, i8 %xor_ln229_30, i8 %xor_ln228_30, i8 %xor_ln227_30)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1263" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:1126  store i32 %tmp_93, i32* %RoundKey_addr_34, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="1264" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1128  %RoundKey_addr_35 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="RoundKey_addr_35"/></StgValue>
</operation>

<operation id="1265" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:1132  %tmp_94 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_31, i8 %xor_ln229_31, i8 %xor_ln228_31, i8 %xor_ln227_31)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1266" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:1133  store i32 %tmp_94, i32* %RoundKey_addr_35, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="1267" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1187  %sbox_load_34 = load i32* %sbox_addr_34, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_34"/></StgValue>
</operation>

<operation id="1268" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1189  %trunc_ln207_8278268 = xor i2 %empty_91, %trunc_ln207_4302274

]]></Node>
<StgValue><ssdm name="trunc_ln207_8278268"/></StgValue>
</operation>

<operation id="1269" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1190  %tmp_131 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln207_8278268, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1270" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1191  %empty_92 = or i5 %tmp_131, 7

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="1271" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1192  %icmp_ln207_8 = icmp ugt i5 %tmp_131, %empty_92

]]></Node>
<StgValue><ssdm name="icmp_ln207_8"/></StgValue>
</operation>

<operation id="1272" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1193  %zext_ln207_42 = zext i5 %tmp_131 to i6

]]></Node>
<StgValue><ssdm name="zext_ln207_42"/></StgValue>
</operation>

<operation id="1273" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1194  %zext_ln207_43 = zext i5 %empty_92 to i6

]]></Node>
<StgValue><ssdm name="zext_ln207_43"/></StgValue>
</operation>

<operation id="1274" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1195  %tmp_132 = call i32 @llvm.part.select.i32(i32 %sbox_load_34, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1275" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1196  %sub_ln207_24 = sub i6 %zext_ln207_42, %zext_ln207_43

]]></Node>
<StgValue><ssdm name="sub_ln207_24"/></StgValue>
</operation>

<operation id="1276" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1197  %xor_ln207_13 = xor i6 %zext_ln207_42, 31

]]></Node>
<StgValue><ssdm name="xor_ln207_13"/></StgValue>
</operation>

<operation id="1277" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1198  %sub_ln207_25 = sub i6 %zext_ln207_43, %zext_ln207_42

]]></Node>
<StgValue><ssdm name="sub_ln207_25"/></StgValue>
</operation>

<operation id="1278" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1199  %select_ln207_24 = select i1 %icmp_ln207_8, i6 %sub_ln207_24, i6 %sub_ln207_25

]]></Node>
<StgValue><ssdm name="select_ln207_24"/></StgValue>
</operation>

<operation id="1279" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1200  %select_ln207_25 = select i1 %icmp_ln207_8, i32 %tmp_132, i32 %sbox_load_34

]]></Node>
<StgValue><ssdm name="select_ln207_25"/></StgValue>
</operation>

<operation id="1280" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1201  %select_ln207_26 = select i1 %icmp_ln207_8, i6 %xor_ln207_13, i6 %zext_ln207_42

]]></Node>
<StgValue><ssdm name="select_ln207_26"/></StgValue>
</operation>

<operation id="1281" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1202  %sub_ln207_26 = sub i6 31, %select_ln207_24

]]></Node>
<StgValue><ssdm name="sub_ln207_26"/></StgValue>
</operation>

<operation id="1282" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1203  %zext_ln207_44 = zext i6 %select_ln207_26 to i32

]]></Node>
<StgValue><ssdm name="zext_ln207_44"/></StgValue>
</operation>

<operation id="1283" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1204  %zext_ln207_45 = zext i6 %sub_ln207_26 to i32

]]></Node>
<StgValue><ssdm name="zext_ln207_45"/></StgValue>
</operation>

<operation id="1284" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1205  %lshr_ln207_25 = lshr i32 %select_ln207_25, %zext_ln207_44

]]></Node>
<StgValue><ssdm name="lshr_ln207_25"/></StgValue>
</operation>

<operation id="1285" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1206  %lshr_ln207_26 = lshr i32 -1, %zext_ln207_45

]]></Node>
<StgValue><ssdm name="lshr_ln207_26"/></StgValue>
</operation>

<operation id="1286" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1207  %and_ln207_8 = and i32 %lshr_ln207_25, %lshr_ln207_26

]]></Node>
<StgValue><ssdm name="and_ln207_8"/></StgValue>
</operation>

<operation id="1287" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1208  %trunc_ln207_9 = trunc i32 %and_ln207_8 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln207_9"/></StgValue>
</operation>

<operation id="1288" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1212  %sbox_load_35 = load i32* %sbox_addr_35, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_35"/></StgValue>
</operation>

<operation id="1289" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1215  %tmp_133 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln208_8276216, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1290" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1216  %empty_94 = or i5 %tmp_133, 7

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="1291" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1217  %icmp_ln208_8 = icmp ugt i5 %tmp_133, %empty_94

]]></Node>
<StgValue><ssdm name="icmp_ln208_8"/></StgValue>
</operation>

<operation id="1292" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1218  %zext_ln208_42 = zext i5 %tmp_133 to i6

]]></Node>
<StgValue><ssdm name="zext_ln208_42"/></StgValue>
</operation>

<operation id="1293" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1219  %zext_ln208_43 = zext i5 %empty_94 to i6

]]></Node>
<StgValue><ssdm name="zext_ln208_43"/></StgValue>
</operation>

<operation id="1294" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1220  %tmp_134 = call i32 @llvm.part.select.i32(i32 %sbox_load_35, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1295" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1221  %sub_ln208_24 = sub i6 %zext_ln208_42, %zext_ln208_43

]]></Node>
<StgValue><ssdm name="sub_ln208_24"/></StgValue>
</operation>

<operation id="1296" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1222  %xor_ln208_14 = xor i6 %zext_ln208_42, 31

]]></Node>
<StgValue><ssdm name="xor_ln208_14"/></StgValue>
</operation>

<operation id="1297" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1223  %sub_ln208_25 = sub i6 %zext_ln208_43, %zext_ln208_42

]]></Node>
<StgValue><ssdm name="sub_ln208_25"/></StgValue>
</operation>

<operation id="1298" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1224  %select_ln208_24 = select i1 %icmp_ln208_8, i6 %sub_ln208_24, i6 %sub_ln208_25

]]></Node>
<StgValue><ssdm name="select_ln208_24"/></StgValue>
</operation>

<operation id="1299" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1225  %select_ln208_25 = select i1 %icmp_ln208_8, i32 %tmp_134, i32 %sbox_load_35

]]></Node>
<StgValue><ssdm name="select_ln208_25"/></StgValue>
</operation>

<operation id="1300" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1226  %select_ln208_26 = select i1 %icmp_ln208_8, i6 %xor_ln208_14, i6 %zext_ln208_42

]]></Node>
<StgValue><ssdm name="select_ln208_26"/></StgValue>
</operation>

<operation id="1301" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1227  %sub_ln208_26 = sub i6 31, %select_ln208_24

]]></Node>
<StgValue><ssdm name="sub_ln208_26"/></StgValue>
</operation>

<operation id="1302" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1228  %zext_ln208_44 = zext i6 %select_ln208_26 to i32

]]></Node>
<StgValue><ssdm name="zext_ln208_44"/></StgValue>
</operation>

<operation id="1303" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1229  %zext_ln208_45 = zext i6 %sub_ln208_26 to i32

]]></Node>
<StgValue><ssdm name="zext_ln208_45"/></StgValue>
</operation>

<operation id="1304" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1230  %lshr_ln208_25 = lshr i32 %select_ln208_25, %zext_ln208_44

]]></Node>
<StgValue><ssdm name="lshr_ln208_25"/></StgValue>
</operation>

<operation id="1305" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1231  %lshr_ln208_26 = lshr i32 -1, %zext_ln208_45

]]></Node>
<StgValue><ssdm name="lshr_ln208_26"/></StgValue>
</operation>

<operation id="1306" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1232  %and_ln208_8 = and i32 %lshr_ln208_25, %lshr_ln208_26

]]></Node>
<StgValue><ssdm name="and_ln208_8"/></StgValue>
</operation>

<operation id="1307" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1233  %trunc_ln208_11 = trunc i32 %and_ln208_8 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln208_11"/></StgValue>
</operation>

<operation id="1308" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1238  %xor_ln229_32 = xor i8 %trunc_ln207_9, %xor_ln229_28

]]></Node>
<StgValue><ssdm name="xor_ln229_32"/></StgValue>
</operation>

<operation id="1309" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1239  %xor_ln230_32 = xor i8 %trunc_ln208_11, %xor_ln230_28

]]></Node>
<StgValue><ssdm name="xor_ln230_32"/></StgValue>
</operation>

<operation id="1310" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1249  %xor_ln227_34 = xor i8 %xor_ln227_32, %xor_ln227_26

]]></Node>
<StgValue><ssdm name="xor_ln227_34"/></StgValue>
</operation>

<operation id="1311" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1251  %xor_ln228_34 = xor i8 %xor_ln228_32, %xor_ln228_26

]]></Node>
<StgValue><ssdm name="xor_ln228_34"/></StgValue>
</operation>

<operation id="1312" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1256  %xor_ln227_35 = xor i8 %xor_ln227_34, %xor_ln227_31

]]></Node>
<StgValue><ssdm name="xor_ln227_35"/></StgValue>
</operation>

<operation id="1313" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1258  %xor_ln228_35 = xor i8 %xor_ln228_34, %xor_ln228_31

]]></Node>
<StgValue><ssdm name="xor_ln228_35"/></StgValue>
</operation>

<operation id="1314" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1263  %lshr_ln205_9 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln228_35, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln205_9"/></StgValue>
</operation>

<operation id="1315" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1264  %zext_ln205_9 = zext i6 %lshr_ln205_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln205_9"/></StgValue>
</operation>

<operation id="1316" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1265  %sbox_addr_36 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_9

]]></Node>
<StgValue><ssdm name="sbox_addr_36"/></StgValue>
</operation>

<operation id="1317" st_id="20" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1266  %sbox_load_36 = load i32* %sbox_addr_36, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_36"/></StgValue>
</operation>

<operation id="1318" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:1295  %empty_100 = trunc i32 %and_ln207_8 to i2

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="1319" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1296  %empty_101 = xor i2 %empty_81, %trunc_ln206_8280270

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="1320" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1297  %empty_102 = xor i2 %empty_89, %xor_ln206_4

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="1321" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1298  %empty_103 = xor i2 %empty_101, %empty_100

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="1322" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1299  %trunc_ln206_9240212 = xor i2 %empty_103, %empty_102

]]></Node>
<StgValue><ssdm name="trunc_ln206_9240212"/></StgValue>
</operation>

<operation id="1323" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:1323  %empty_105 = trunc i32 %and_ln208_8 to i2

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="1324" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1324  %empty_106 = xor i2 %empty_83, %trunc_ln207_8278268

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="1325" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1325  %empty_107 = xor i2 %empty_91, %xor_ln207_4

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="1326" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1326  %empty_108 = xor i2 %empty_106, %empty_105

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="1327" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1327  %trunc_ln207_9238210 = xor i2 %empty_108, %empty_107

]]></Node>
<StgValue><ssdm name="trunc_ln207_9238210"/></StgValue>
</operation>

<operation id="1328" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1347  %lshr_ln208_9 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_35, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln208_9"/></StgValue>
</operation>

<operation id="1329" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1348  %zext_ln208_9 = zext i6 %lshr_ln208_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln208_9"/></StgValue>
</operation>

<operation id="1330" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1349  %sbox_addr_39 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln208_9

]]></Node>
<StgValue><ssdm name="sbox_addr_39"/></StgValue>
</operation>

<operation id="1331" st_id="20" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1350  %sbox_load_39 = load i32* %sbox_addr_39, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_39"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1332" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1236  %RoundKey_addr_36 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="RoundKey_addr_36"/></StgValue>
</operation>

<operation id="1333" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:1240  %tmp_99 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_32, i8 %xor_ln229_32, i8 %xor_ln228_32, i8 %xor_ln227_32)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1334" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:1241  store i32 %tmp_99, i32* %RoundKey_addr_36, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="1335" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1242  %xor_ln227_33 = xor i8 %xor_ln227_32, %xor_ln227_29

]]></Node>
<StgValue><ssdm name="xor_ln227_33"/></StgValue>
</operation>

<operation id="1336" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1243  %RoundKey_addr_37 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="RoundKey_addr_37"/></StgValue>
</operation>

<operation id="1337" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1244  %xor_ln228_33 = xor i8 %xor_ln228_32, %xor_ln228_29

]]></Node>
<StgValue><ssdm name="xor_ln228_33"/></StgValue>
</operation>

<operation id="1338" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1245  %xor_ln229_33 = xor i8 %xor_ln229_32, %xor_ln229_29

]]></Node>
<StgValue><ssdm name="xor_ln229_33"/></StgValue>
</operation>

<operation id="1339" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1246  %xor_ln230_33 = xor i8 %xor_ln230_32, %xor_ln230_29

]]></Node>
<StgValue><ssdm name="xor_ln230_33"/></StgValue>
</operation>

<operation id="1340" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:1247  %tmp_100 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_33, i8 %xor_ln229_33, i8 %xor_ln228_33, i8 %xor_ln227_33)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1341" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:1248  store i32 %tmp_100, i32* %RoundKey_addr_37, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="1342" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1252  %xor_ln229_34 = xor i8 %xor_ln229_32, %xor_ln229_26

]]></Node>
<StgValue><ssdm name="xor_ln229_34"/></StgValue>
</operation>

<operation id="1343" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1253  %xor_ln230_34 = xor i8 %xor_ln230_32, %xor_ln230_26

]]></Node>
<StgValue><ssdm name="xor_ln230_34"/></StgValue>
</operation>

<operation id="1344" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1259  %xor_ln229_35 = xor i8 %xor_ln229_34, %xor_ln229_31

]]></Node>
<StgValue><ssdm name="xor_ln229_35"/></StgValue>
</operation>

<operation id="1345" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1260  %xor_ln230_35 = xor i8 %xor_ln230_34, %xor_ln230_31

]]></Node>
<StgValue><ssdm name="xor_ln230_35"/></StgValue>
</operation>

<operation id="1346" st_id="21" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1266  %sbox_load_36 = load i32* %sbox_addr_36, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_36"/></StgValue>
</operation>

<operation id="1347" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1272  %tmp_135 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_9242214, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1348" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1273  %empty_99 = or i5 %tmp_135, 7

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="1349" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1274  %icmp_ln205_9 = icmp ugt i5 %tmp_135, %empty_99

]]></Node>
<StgValue><ssdm name="icmp_ln205_9"/></StgValue>
</operation>

<operation id="1350" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1275  %zext_ln205_46 = zext i5 %tmp_135 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_46"/></StgValue>
</operation>

<operation id="1351" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1276  %zext_ln205_47 = zext i5 %empty_99 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_47"/></StgValue>
</operation>

<operation id="1352" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1277  %tmp_136 = call i32 @llvm.part.select.i32(i32 %sbox_load_36, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1353" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1278  %sub_ln205_27 = sub i6 %zext_ln205_46, %zext_ln205_47

]]></Node>
<StgValue><ssdm name="sub_ln205_27"/></StgValue>
</operation>

<operation id="1354" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1279  %xor_ln205_14 = xor i6 %zext_ln205_46, 31

]]></Node>
<StgValue><ssdm name="xor_ln205_14"/></StgValue>
</operation>

<operation id="1355" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1280  %sub_ln205_28 = sub i6 %zext_ln205_47, %zext_ln205_46

]]></Node>
<StgValue><ssdm name="sub_ln205_28"/></StgValue>
</operation>

<operation id="1356" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1281  %select_ln205_27 = select i1 %icmp_ln205_9, i6 %sub_ln205_27, i6 %sub_ln205_28

]]></Node>
<StgValue><ssdm name="select_ln205_27"/></StgValue>
</operation>

<operation id="1357" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1282  %select_ln205_28 = select i1 %icmp_ln205_9, i32 %tmp_136, i32 %sbox_load_36

]]></Node>
<StgValue><ssdm name="select_ln205_28"/></StgValue>
</operation>

<operation id="1358" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1283  %select_ln205_29 = select i1 %icmp_ln205_9, i6 %xor_ln205_14, i6 %zext_ln205_46

]]></Node>
<StgValue><ssdm name="select_ln205_29"/></StgValue>
</operation>

<operation id="1359" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1284  %sub_ln205_29 = sub i6 31, %select_ln205_27

]]></Node>
<StgValue><ssdm name="sub_ln205_29"/></StgValue>
</operation>

<operation id="1360" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1285  %zext_ln205_48 = zext i6 %select_ln205_29 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_48"/></StgValue>
</operation>

<operation id="1361" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1286  %zext_ln205_49 = zext i6 %sub_ln205_29 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_49"/></StgValue>
</operation>

<operation id="1362" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1287  %lshr_ln205_27 = lshr i32 %select_ln205_28, %zext_ln205_48

]]></Node>
<StgValue><ssdm name="lshr_ln205_27"/></StgValue>
</operation>

<operation id="1363" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1288  %lshr_ln205_28 = lshr i32 -1, %zext_ln205_49

]]></Node>
<StgValue><ssdm name="lshr_ln205_28"/></StgValue>
</operation>

<operation id="1364" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1289  %and_ln205_9 = and i32 %lshr_ln205_27, %lshr_ln205_28

]]></Node>
<StgValue><ssdm name="and_ln205_9"/></StgValue>
</operation>

<operation id="1365" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1290  %trunc_ln205_10 = trunc i32 %and_ln205_9 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln205_10"/></StgValue>
</operation>

<operation id="1366" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1291  %lshr_ln206_9 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln229_35, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln206_9"/></StgValue>
</operation>

<operation id="1367" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1292  %zext_ln206_9 = zext i6 %lshr_ln206_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln206_9"/></StgValue>
</operation>

<operation id="1368" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1293  %sbox_addr_37 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln206_9

]]></Node>
<StgValue><ssdm name="sbox_addr_37"/></StgValue>
</operation>

<operation id="1369" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1294  %sbox_load_37 = load i32* %sbox_addr_37, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_37"/></StgValue>
</operation>

<operation id="1370" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1319  %lshr_ln207_9 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln230_35, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln207_9"/></StgValue>
</operation>

<operation id="1371" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1320  %zext_ln207_9 = zext i6 %lshr_ln207_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln207_9"/></StgValue>
</operation>

<operation id="1372" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1321  %sbox_addr_38 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln207_9

]]></Node>
<StgValue><ssdm name="sbox_addr_38"/></StgValue>
</operation>

<operation id="1373" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1322  %sbox_load_38 = load i32* %sbox_addr_38, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_38"/></StgValue>
</operation>

<operation id="1374" st_id="21" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1350  %sbox_load_39 = load i32* %sbox_addr_39, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_39"/></StgValue>
</operation>

<operation id="1375" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1356  %tmp_141 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln208_9236208, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1376" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1357  %empty_114 = or i5 %tmp_141, 7

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="1377" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1358  %icmp_ln208_9 = icmp ugt i5 %tmp_141, %empty_114

]]></Node>
<StgValue><ssdm name="icmp_ln208_9"/></StgValue>
</operation>

<operation id="1378" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1359  %zext_ln208_46 = zext i5 %tmp_141 to i6

]]></Node>
<StgValue><ssdm name="zext_ln208_46"/></StgValue>
</operation>

<operation id="1379" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1360  %zext_ln208_47 = zext i5 %empty_114 to i6

]]></Node>
<StgValue><ssdm name="zext_ln208_47"/></StgValue>
</operation>

<operation id="1380" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1361  %tmp_142 = call i32 @llvm.part.select.i32(i32 %sbox_load_39, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1381" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1362  %sub_ln208_27 = sub i6 %zext_ln208_46, %zext_ln208_47

]]></Node>
<StgValue><ssdm name="sub_ln208_27"/></StgValue>
</operation>

<operation id="1382" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1363  %xor_ln208_15 = xor i6 %zext_ln208_46, 31

]]></Node>
<StgValue><ssdm name="xor_ln208_15"/></StgValue>
</operation>

<operation id="1383" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1364  %sub_ln208_28 = sub i6 %zext_ln208_47, %zext_ln208_46

]]></Node>
<StgValue><ssdm name="sub_ln208_28"/></StgValue>
</operation>

<operation id="1384" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1365  %select_ln208_27 = select i1 %icmp_ln208_9, i6 %sub_ln208_27, i6 %sub_ln208_28

]]></Node>
<StgValue><ssdm name="select_ln208_27"/></StgValue>
</operation>

<operation id="1385" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1366  %select_ln208_28 = select i1 %icmp_ln208_9, i32 %tmp_142, i32 %sbox_load_39

]]></Node>
<StgValue><ssdm name="select_ln208_28"/></StgValue>
</operation>

<operation id="1386" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1367  %select_ln208_29 = select i1 %icmp_ln208_9, i6 %xor_ln208_15, i6 %zext_ln208_46

]]></Node>
<StgValue><ssdm name="select_ln208_29"/></StgValue>
</operation>

<operation id="1387" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1368  %sub_ln208_29 = sub i6 31, %select_ln208_27

]]></Node>
<StgValue><ssdm name="sub_ln208_29"/></StgValue>
</operation>

<operation id="1388" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1369  %zext_ln208_48 = zext i6 %select_ln208_29 to i32

]]></Node>
<StgValue><ssdm name="zext_ln208_48"/></StgValue>
</operation>

<operation id="1389" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1370  %zext_ln208_49 = zext i6 %sub_ln208_29 to i32

]]></Node>
<StgValue><ssdm name="zext_ln208_49"/></StgValue>
</operation>

<operation id="1390" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1371  %lshr_ln208_27 = lshr i32 %select_ln208_28, %zext_ln208_48

]]></Node>
<StgValue><ssdm name="lshr_ln208_27"/></StgValue>
</operation>

<operation id="1391" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1372  %lshr_ln208_28 = lshr i32 -1, %zext_ln208_49

]]></Node>
<StgValue><ssdm name="lshr_ln208_28"/></StgValue>
</operation>

<operation id="1392" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1373  %and_ln208_9 = and i32 %lshr_ln208_27, %lshr_ln208_28

]]></Node>
<StgValue><ssdm name="and_ln208_9"/></StgValue>
</operation>

<operation id="1393" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1374  %trunc_ln208_12 = trunc i32 %and_ln208_9 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln208_12"/></StgValue>
</operation>

<operation id="1394" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1375  %xor_ln210_4 = xor i8 %trunc_ln205_10, 54

]]></Node>
<StgValue><ssdm name="xor_ln210_4"/></StgValue>
</operation>

<operation id="1395" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1376  %xor_ln227_36 = xor i8 %xor_ln210_4, %xor_ln227_32

]]></Node>
<StgValue><ssdm name="xor_ln227_36"/></StgValue>
</operation>

<operation id="1396" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1380  %xor_ln230_36 = xor i8 %trunc_ln208_12, %xor_ln230_32

]]></Node>
<StgValue><ssdm name="xor_ln230_36"/></StgValue>
</operation>

<operation id="1397" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1383  %xor_ln227_37 = xor i8 %xor_ln210_4, %xor_ln227_29

]]></Node>
<StgValue><ssdm name="xor_ln227_37"/></StgValue>
</operation>

<operation id="1398" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1387  %xor_ln230_37 = xor i8 %trunc_ln208_12, %xor_ln230_29

]]></Node>
<StgValue><ssdm name="xor_ln230_37"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1399" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1250  %RoundKey_addr_38 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="RoundKey_addr_38"/></StgValue>
</operation>

<operation id="1400" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:1254  %tmp_101 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_34, i8 %xor_ln229_34, i8 %xor_ln228_34, i8 %xor_ln227_34)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1401" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:1255  store i32 %tmp_101, i32* %RoundKey_addr_38, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="1402" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1257  %RoundKey_addr_39 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="RoundKey_addr_39"/></StgValue>
</operation>

<operation id="1403" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:1261  %tmp_102 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_35, i8 %xor_ln229_35, i8 %xor_ln228_35, i8 %xor_ln227_35)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1404" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:1262  store i32 %tmp_102, i32* %RoundKey_addr_39, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="1405" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1294  %sbox_load_37 = load i32* %sbox_addr_37, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_37"/></StgValue>
</operation>

<operation id="1406" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1300  %tmp_137 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln206_9240212, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1407" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1301  %empty_104 = or i5 %tmp_137, 7

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="1408" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1302  %icmp_ln206_9 = icmp ugt i5 %tmp_137, %empty_104

]]></Node>
<StgValue><ssdm name="icmp_ln206_9"/></StgValue>
</operation>

<operation id="1409" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1303  %zext_ln206_46 = zext i5 %tmp_137 to i6

]]></Node>
<StgValue><ssdm name="zext_ln206_46"/></StgValue>
</operation>

<operation id="1410" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1304  %zext_ln206_47 = zext i5 %empty_104 to i6

]]></Node>
<StgValue><ssdm name="zext_ln206_47"/></StgValue>
</operation>

<operation id="1411" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1305  %tmp_138 = call i32 @llvm.part.select.i32(i32 %sbox_load_37, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1412" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1306  %sub_ln206_27 = sub i6 %zext_ln206_46, %zext_ln206_47

]]></Node>
<StgValue><ssdm name="sub_ln206_27"/></StgValue>
</operation>

<operation id="1413" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1307  %xor_ln206_14 = xor i6 %zext_ln206_46, 31

]]></Node>
<StgValue><ssdm name="xor_ln206_14"/></StgValue>
</operation>

<operation id="1414" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1308  %sub_ln206_28 = sub i6 %zext_ln206_47, %zext_ln206_46

]]></Node>
<StgValue><ssdm name="sub_ln206_28"/></StgValue>
</operation>

<operation id="1415" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1309  %select_ln206_27 = select i1 %icmp_ln206_9, i6 %sub_ln206_27, i6 %sub_ln206_28

]]></Node>
<StgValue><ssdm name="select_ln206_27"/></StgValue>
</operation>

<operation id="1416" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1310  %select_ln206_28 = select i1 %icmp_ln206_9, i32 %tmp_138, i32 %sbox_load_37

]]></Node>
<StgValue><ssdm name="select_ln206_28"/></StgValue>
</operation>

<operation id="1417" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1311  %select_ln206_29 = select i1 %icmp_ln206_9, i6 %xor_ln206_14, i6 %zext_ln206_46

]]></Node>
<StgValue><ssdm name="select_ln206_29"/></StgValue>
</operation>

<operation id="1418" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1312  %sub_ln206_29 = sub i6 31, %select_ln206_27

]]></Node>
<StgValue><ssdm name="sub_ln206_29"/></StgValue>
</operation>

<operation id="1419" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1313  %zext_ln206_48 = zext i6 %select_ln206_29 to i32

]]></Node>
<StgValue><ssdm name="zext_ln206_48"/></StgValue>
</operation>

<operation id="1420" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1314  %zext_ln206_49 = zext i6 %sub_ln206_29 to i32

]]></Node>
<StgValue><ssdm name="zext_ln206_49"/></StgValue>
</operation>

<operation id="1421" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1315  %lshr_ln206_27 = lshr i32 %select_ln206_28, %zext_ln206_48

]]></Node>
<StgValue><ssdm name="lshr_ln206_27"/></StgValue>
</operation>

<operation id="1422" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1316  %lshr_ln206_28 = lshr i32 -1, %zext_ln206_49

]]></Node>
<StgValue><ssdm name="lshr_ln206_28"/></StgValue>
</operation>

<operation id="1423" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1317  %and_ln206_9 = and i32 %lshr_ln206_27, %lshr_ln206_28

]]></Node>
<StgValue><ssdm name="and_ln206_9"/></StgValue>
</operation>

<operation id="1424" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1318  %trunc_ln206_10 = trunc i32 %and_ln206_9 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln206_10"/></StgValue>
</operation>

<operation id="1425" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1322  %sbox_load_38 = load i32* %sbox_addr_38, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_38"/></StgValue>
</operation>

<operation id="1426" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1328  %tmp_139 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln207_9238210, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1427" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1329  %empty_109 = or i5 %tmp_139, 7

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="1428" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1330  %icmp_ln207_9 = icmp ugt i5 %tmp_139, %empty_109

]]></Node>
<StgValue><ssdm name="icmp_ln207_9"/></StgValue>
</operation>

<operation id="1429" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1331  %zext_ln207_46 = zext i5 %tmp_139 to i6

]]></Node>
<StgValue><ssdm name="zext_ln207_46"/></StgValue>
</operation>

<operation id="1430" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1332  %zext_ln207_47 = zext i5 %empty_109 to i6

]]></Node>
<StgValue><ssdm name="zext_ln207_47"/></StgValue>
</operation>

<operation id="1431" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1333  %tmp_140 = call i32 @llvm.part.select.i32(i32 %sbox_load_38, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1432" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1334  %sub_ln207_27 = sub i6 %zext_ln207_46, %zext_ln207_47

]]></Node>
<StgValue><ssdm name="sub_ln207_27"/></StgValue>
</operation>

<operation id="1433" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1335  %xor_ln207_14 = xor i6 %zext_ln207_46, 31

]]></Node>
<StgValue><ssdm name="xor_ln207_14"/></StgValue>
</operation>

<operation id="1434" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1336  %sub_ln207_28 = sub i6 %zext_ln207_47, %zext_ln207_46

]]></Node>
<StgValue><ssdm name="sub_ln207_28"/></StgValue>
</operation>

<operation id="1435" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1337  %select_ln207_27 = select i1 %icmp_ln207_9, i6 %sub_ln207_27, i6 %sub_ln207_28

]]></Node>
<StgValue><ssdm name="select_ln207_27"/></StgValue>
</operation>

<operation id="1436" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1338  %select_ln207_28 = select i1 %icmp_ln207_9, i32 %tmp_140, i32 %sbox_load_38

]]></Node>
<StgValue><ssdm name="select_ln207_28"/></StgValue>
</operation>

<operation id="1437" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1339  %select_ln207_29 = select i1 %icmp_ln207_9, i6 %xor_ln207_14, i6 %zext_ln207_46

]]></Node>
<StgValue><ssdm name="select_ln207_29"/></StgValue>
</operation>

<operation id="1438" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1340  %sub_ln207_29 = sub i6 31, %select_ln207_27

]]></Node>
<StgValue><ssdm name="sub_ln207_29"/></StgValue>
</operation>

<operation id="1439" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1341  %zext_ln207_48 = zext i6 %select_ln207_29 to i32

]]></Node>
<StgValue><ssdm name="zext_ln207_48"/></StgValue>
</operation>

<operation id="1440" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1342  %zext_ln207_49 = zext i6 %sub_ln207_29 to i32

]]></Node>
<StgValue><ssdm name="zext_ln207_49"/></StgValue>
</operation>

<operation id="1441" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1343  %lshr_ln207_27 = lshr i32 %select_ln207_28, %zext_ln207_48

]]></Node>
<StgValue><ssdm name="lshr_ln207_27"/></StgValue>
</operation>

<operation id="1442" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1344  %lshr_ln207_28 = lshr i32 -1, %zext_ln207_49

]]></Node>
<StgValue><ssdm name="lshr_ln207_28"/></StgValue>
</operation>

<operation id="1443" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1345  %and_ln207_9 = and i32 %lshr_ln207_27, %lshr_ln207_28

]]></Node>
<StgValue><ssdm name="and_ln207_9"/></StgValue>
</operation>

<operation id="1444" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1346  %trunc_ln207_10 = trunc i32 %and_ln207_9 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln207_10"/></StgValue>
</operation>

<operation id="1445" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1378  %xor_ln228_36 = xor i8 %trunc_ln206_10, %xor_ln228_32

]]></Node>
<StgValue><ssdm name="xor_ln228_36"/></StgValue>
</operation>

<operation id="1446" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1379  %xor_ln229_36 = xor i8 %trunc_ln207_10, %xor_ln229_32

]]></Node>
<StgValue><ssdm name="xor_ln229_36"/></StgValue>
</operation>

<operation id="1447" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1385  %xor_ln228_37 = xor i8 %trunc_ln206_10, %xor_ln228_29

]]></Node>
<StgValue><ssdm name="xor_ln228_37"/></StgValue>
</operation>

<operation id="1448" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1386  %xor_ln229_37 = xor i8 %trunc_ln207_10, %xor_ln229_29

]]></Node>
<StgValue><ssdm name="xor_ln229_37"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1449" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1377  %RoundKey_addr_40 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="RoundKey_addr_40"/></StgValue>
</operation>

<operation id="1450" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:1381  %tmp_107 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_36, i8 %xor_ln229_36, i8 %xor_ln228_36, i8 %xor_ln227_36)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1451" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:1382  store i32 %tmp_107, i32* %RoundKey_addr_40, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="1452" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1384  %RoundKey_addr_41 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="RoundKey_addr_41"/></StgValue>
</operation>

<operation id="1453" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:1388  %tmp_108 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_37, i8 %xor_ln229_37, i8 %xor_ln228_37, i8 %xor_ln227_37)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1454" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:1389  store i32 %tmp_108, i32* %RoundKey_addr_41, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="1455" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1390  %xor_ln227_38 = xor i8 %xor_ln227_37, %xor_ln227_34

]]></Node>
<StgValue><ssdm name="xor_ln227_38"/></StgValue>
</operation>

<operation id="1456" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1392  %xor_ln228_38 = xor i8 %xor_ln228_37, %xor_ln228_34

]]></Node>
<StgValue><ssdm name="xor_ln228_38"/></StgValue>
</operation>

<operation id="1457" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1393  %xor_ln229_38 = xor i8 %xor_ln229_37, %xor_ln229_34

]]></Node>
<StgValue><ssdm name="xor_ln229_38"/></StgValue>
</operation>

<operation id="1458" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1394  %xor_ln230_38 = xor i8 %xor_ln230_37, %xor_ln230_34

]]></Node>
<StgValue><ssdm name="xor_ln230_38"/></StgValue>
</operation>

<operation id="1459" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1397  %xor_ln227_39 = xor i8 %xor_ln227_37, %xor_ln227_31

]]></Node>
<StgValue><ssdm name="xor_ln227_39"/></StgValue>
</operation>

<operation id="1460" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1399  %xor_ln228_39 = xor i8 %xor_ln228_37, %xor_ln228_31

]]></Node>
<StgValue><ssdm name="xor_ln228_39"/></StgValue>
</operation>

<operation id="1461" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1400  %xor_ln229_39 = xor i8 %xor_ln229_37, %xor_ln229_31

]]></Node>
<StgValue><ssdm name="xor_ln229_39"/></StgValue>
</operation>

<operation id="1462" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1401  %xor_ln230_39 = xor i8 %xor_ln230_37, %xor_ln230_31

]]></Node>
<StgValue><ssdm name="xor_ln230_39"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1463" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap([60 x i32]* %RoundKey), !map !50

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1464" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %Key), !map !71

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1465" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @KeyExpansion_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="1466" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln162"/></StgValue>
</operation>

<operation id="1467" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1391  %RoundKey_addr_42 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="RoundKey_addr_42"/></StgValue>
</operation>

<operation id="1468" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:1395  %tmp_109 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_38, i8 %xor_ln229_38, i8 %xor_ln228_38, i8 %xor_ln227_38)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1469" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:1396  store i32 %tmp_109, i32* %RoundKey_addr_42, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="1470" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1398  %RoundKey_addr_43 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="RoundKey_addr_43"/></StgValue>
</operation>

<operation id="1471" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:1402  %tmp_110 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_39, i8 %xor_ln229_39, i8 %xor_ln228_39, i8 %xor_ln227_39)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1472" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:1403  store i32 %tmp_110, i32* %RoundKey_addr_43, align 4

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="1473" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="0">
<![CDATA[
.preheader.preheader:1404  ret void

]]></Node>
<StgValue><ssdm name="ret_ln232"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
