; SMT-LIBv2 description generated by Yosys 0.9+2406 (git sha1 000fd08198, g++ 9.3.0 -fPIC -Os)
; yosys-smt2-module full_adder
(declare-sort |full_adder_s| 0)
(declare-fun |full_adder_is| (|full_adder_s|) Bool)
; yosys-smt2-output o_SUM 1
; yosys-smt2-wire o_SUM 1
(declare-fun |full_adder#0| (|full_adder_s|) (_ BitVec 1)) ; \i_INPUT_A
(declare-fun |full_adder#1| (|full_adder_s|) (_ BitVec 1)) ; \i_INPUT_B
(define-fun |full_adder#2| ((state |full_adder_s|)) (_ BitVec 1) (bvxor (|full_adder#0| state) (|full_adder#1| state))) ; $xor$full_adder.v:43$135_Y
(declare-fun |full_adder#3| (|full_adder_s|) (_ BitVec 1)) ; \i_CIN
(define-fun |full_adder#4| ((state |full_adder_s|)) (_ BitVec 1) (bvxor (|full_adder#2| state) (|full_adder#3| state))) ; \o_SUM
(define-fun |full_adder_n o_SUM| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#4| state)) #b1))
; yosys-smt2-output o_COUT 1
; yosys-smt2-wire o_COUT 1
(define-fun |full_adder#5| ((state |full_adder_s|)) (_ BitVec 1) (bvand (|full_adder#0| state) (|full_adder#1| state))) ; $and$full_adder.v:44$137_Y
(define-fun |full_adder#6| ((state |full_adder_s|)) (_ BitVec 1) (bvand (|full_adder#2| state) (|full_adder#3| state))) ; $and$full_adder.v:44$139_Y
(define-fun |full_adder#7| ((state |full_adder_s|)) (_ BitVec 1) (bvor (|full_adder#5| state) (|full_adder#6| state))) ; \o_COUT
(define-fun |full_adder_n o_COUT| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#7| state)) #b1))
; yosys-smt2-input i_INPUT_B 1
; yosys-smt2-wire i_INPUT_B 1
(define-fun |full_adder_n i_INPUT_B| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#1| state)) #b1))
; yosys-smt2-input i_INPUT_A 1
; yosys-smt2-wire i_INPUT_A 1
(define-fun |full_adder_n i_INPUT_A| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#0| state)) #b1))
; yosys-smt2-input i_CIN 1
; yosys-smt2-wire i_CIN 1
(define-fun |full_adder_n i_CIN| ((state |full_adder_s|)) Bool (= ((_ extract 0 0) (|full_adder#3| state)) #b1))
; yosys-smt2-wire fw_incat 3
(define-fun |full_adder_n fw_incat| ((state |full_adder_s|)) (_ BitVec 3) (concat (|full_adder#0| state) (concat (|full_adder#1| state) (|full_adder#3| state))))
(define-fun |full_adder#8| ((state |full_adder_s|)) (_ BitVec 1) (bvnot (|full_adder#7| state))) ; $not$full_adder.v:60$165_Y
; yosys-smt2-anyseq full_adder#9 1 $auto$setundef.cc:501:execute$316
(declare-fun |full_adder#9| (|full_adder_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2807:Anyseq$317
(define-fun |full_adder#10| ((state |full_adder_s|)) Bool (= (concat (|full_adder#0| state) (concat (|full_adder#1| state) (|full_adder#3| state))) #b110)) ; $eq$full_adder.v:57$158_Y
(define-fun |full_adder#11| ((state |full_adder_s|)) Bool (= (concat (|full_adder#0| state) (concat (|full_adder#1| state) (|full_adder#3| state))) #b101)) ; $eq$full_adder.v:57$159_Y
(define-fun |full_adder#12| ((state |full_adder_s|)) Bool (or  (|full_adder#10| state) false  (|full_adder#11| state) false)) ; $logic_or$full_adder.v:57$160_Y
(define-fun |full_adder#13| ((state |full_adder_s|)) Bool (= (concat (|full_adder#0| state) (concat (|full_adder#1| state) (|full_adder#3| state))) #b011)) ; $eq$full_adder.v:57$161_Y
(define-fun |full_adder#14| ((state |full_adder_s|)) Bool (or  (|full_adder#12| state) false  (|full_adder#13| state) false)) ; $logic_or$full_adder.v:57$162_Y
(define-fun |full_adder#15| ((state |full_adder_s|)) Bool (= (concat (|full_adder#0| state) (concat (|full_adder#1| state) (|full_adder#3| state))) #b111)) ; $eq$full_adder.v:53$155_Y
(define-fun |full_adder#16| ((state |full_adder_s|)) Bool (or  (|full_adder#14| state) false  (|full_adder#15| state) false)) ; $logic_or$full_adder.v:57$164_Y
(define-fun |full_adder#17| ((state |full_adder_s|)) (_ BitVec 1) (ite (|full_adder#16| state) (|full_adder#9| state) (|full_adder#8| state))) ; $0$formal$full_adder.v:59$133_CHECK[0:0]$148
(define-fun |full_adder#18| ((state |full_adder_s|)) (_ BitVec 1) (ite (|full_adder#16| state) #b0 #b1)) ; $0$formal$full_adder.v:59$133_EN[0:0]$149
; yosys-smt2-assert 0 full_adder.v:59.7-60.19
(define-fun |full_adder_a 0| ((state |full_adder_s|)) Bool (or (= ((_ extract 0 0) (|full_adder#17| state)) #b1) (not (= ((_ extract 0 0) (|full_adder#18| state)) #b1)))) ; $assert$full_adder.v:59$169
; yosys-smt2-anyseq full_adder#19 1 $auto$setundef.cc:501:execute$314
(declare-fun |full_adder#19| (|full_adder_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2807:Anyseq$315
(define-fun |full_adder#20| ((state |full_adder_s|)) (_ BitVec 1) (ite (|full_adder#16| state) (|full_adder#7| state) (|full_adder#19| state))) ; $0$formal$full_adder.v:57$132_CHECK[0:0]$146
(define-fun |full_adder#21| ((state |full_adder_s|)) (_ BitVec 1) (ite (|full_adder#16| state) #b1 #b0)) ; $0$formal$full_adder.v:57$132_EN[0:0]$147
; yosys-smt2-assert 1 full_adder.v:57.71-58.18
(define-fun |full_adder_a 1| ((state |full_adder_s|)) Bool (or (= ((_ extract 0 0) (|full_adder#20| state)) #b1) (not (= ((_ extract 0 0) (|full_adder#21| state)) #b1)))) ; $assert$full_adder.v:57$168
(define-fun |full_adder#22| ((state |full_adder_s|)) (_ BitVec 1) (bvnot (|full_adder#4| state))) ; $not$full_adder.v:56$157_Y
; yosys-smt2-anyseq full_adder#23 1 $auto$setundef.cc:501:execute$312
(declare-fun |full_adder#23| (|full_adder_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2807:Anyseq$313
(define-fun |full_adder#24| ((state |full_adder_s|)) Bool (= (concat (|full_adder#0| state) (concat (|full_adder#1| state) (|full_adder#3| state))) #b001)) ; $eq$full_adder.v:53$150_Y
(define-fun |full_adder#25| ((state |full_adder_s|)) Bool (= (concat (|full_adder#0| state) (concat (|full_adder#1| state) (|full_adder#3| state))) #b010)) ; $eq$full_adder.v:53$151_Y
(define-fun |full_adder#26| ((state |full_adder_s|)) Bool (or  (|full_adder#24| state) false  (|full_adder#25| state) false)) ; $logic_or$full_adder.v:53$152_Y
(define-fun |full_adder#27| ((state |full_adder_s|)) Bool (= (concat (|full_adder#0| state) (concat (|full_adder#1| state) (|full_adder#3| state))) #b100)) ; $eq$full_adder.v:53$153_Y
(define-fun |full_adder#28| ((state |full_adder_s|)) Bool (or  (|full_adder#26| state) false  (|full_adder#27| state) false)) ; $logic_or$full_adder.v:53$154_Y
(define-fun |full_adder#29| ((state |full_adder_s|)) Bool (or  (|full_adder#28| state) false  (|full_adder#15| state) false)) ; $logic_or$full_adder.v:53$156_Y
(define-fun |full_adder#30| ((state |full_adder_s|)) (_ BitVec 1) (ite (|full_adder#29| state) (|full_adder#23| state) (|full_adder#22| state))) ; $0$formal$full_adder.v:55$131_CHECK[0:0]$144
(define-fun |full_adder#31| ((state |full_adder_s|)) (_ BitVec 1) (ite (|full_adder#29| state) #b0 #b1)) ; $0$formal$full_adder.v:55$131_EN[0:0]$145
; yosys-smt2-assert 2 full_adder.v:55.7-56.18
(define-fun |full_adder_a 2| ((state |full_adder_s|)) Bool (or (= ((_ extract 0 0) (|full_adder#30| state)) #b1) (not (= ((_ extract 0 0) (|full_adder#31| state)) #b1)))) ; $assert$full_adder.v:55$167
; yosys-smt2-anyseq full_adder#32 1 $auto$setundef.cc:501:execute$310
(declare-fun |full_adder#32| (|full_adder_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2807:Anyseq$311
(define-fun |full_adder#33| ((state |full_adder_s|)) (_ BitVec 1) (ite (|full_adder#29| state) (|full_adder#4| state) (|full_adder#32| state))) ; $0$formal$full_adder.v:53$130_CHECK[0:0]$142
(define-fun |full_adder#34| ((state |full_adder_s|)) (_ BitVec 1) (ite (|full_adder#29| state) #b1 #b0)) ; $0$formal$full_adder.v:53$130_EN[0:0]$143
; yosys-smt2-assert 3 full_adder.v:53.71-54.17
(define-fun |full_adder_a 3| ((state |full_adder_s|)) Bool (or (= ((_ extract 0 0) (|full_adder#33| state)) #b1) (not (= ((_ extract 0 0) (|full_adder#34| state)) #b1)))) ; $assert$full_adder.v:53$166
(define-fun |full_adder_a| ((state |full_adder_s|)) Bool (and
  (|full_adder_a 0| state)
  (|full_adder_a 1| state)
  (|full_adder_a 2| state)
  (|full_adder_a 3| state)
))
(define-fun |full_adder_u| ((state |full_adder_s|)) Bool true)
(define-fun |full_adder_i| ((state |full_adder_s|)) Bool true)
(define-fun |full_adder_h| ((state |full_adder_s|)) Bool true)
(define-fun |full_adder_t| ((state |full_adder_s|) (next_state |full_adder_s|)) Bool true) ; end of module full_adder
; yosys-smt2-module systolic_mult_cell
(declare-sort |systolic_mult_cell_s| 0)
(declare-fun |systolic_mult_cell_is| (|systolic_mult_cell_s|) Bool)
; yosys-smt2-wire w_CARRY_OUT 1
; yosys-smt2-cell full_adder fa
(declare-fun |systolic_mult_cell#0| (|systolic_mult_cell_s|) Bool) ; \r_ADD_RESULT
(declare-fun |systolic_mult_cell#1| (|systolic_mult_cell_s|) Bool) ; \w_CARRY_OUT
(declare-fun |systolic_mult_cell_h fa| (|systolic_mult_cell_s|) |full_adder_s|)
(define-fun |systolic_mult_cell_n w_CARRY_OUT| ((state |systolic_mult_cell_s|)) Bool (|systolic_mult_cell#1| state))
; yosys-smt2-register rf_PAST_VALID 1
; yosys-smt2-wire rf_PAST_VALID 1
(declare-fun |systolic_mult_cell#2| (|systolic_mult_cell_s|) (_ BitVec 1)) ; \rf_PAST_VALID
(define-fun |systolic_mult_cell_n rf_PAST_VALID| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#2| state)) #b1))
; yosys-smt2-wire r_TEMP_WIRE 1
(declare-fun |systolic_mult_cell#3| (|systolic_mult_cell_s|) (_ BitVec 1)) ; \i_INPUT
(declare-fun |systolic_mult_cell#4| (|systolic_mult_cell_s|) (_ BitVec 1)) ; \i_WEIGHT
(define-fun |systolic_mult_cell#5| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (bvand (|systolic_mult_cell#3| state) (|systolic_mult_cell#4| state))) ; \r_TEMP_WIRE
(define-fun |systolic_mult_cell_n r_TEMP_WIRE| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#5| state)) #b1))
; yosys-smt2-wire r_ADD_RESULT 1
(define-fun |systolic_mult_cell_n r_ADD_RESULT| ((state |systolic_mult_cell_s|)) Bool (|systolic_mult_cell#0| state))
; yosys-smt2-output o_OUTPUT 1
; yosys-smt2-register o_OUTPUT 1
; yosys-smt2-wire o_OUTPUT 1
(declare-fun |systolic_mult_cell#6| (|systolic_mult_cell_s|) (_ BitVec 1)) ; \o_OUTPUT
(define-fun |systolic_mult_cell_n o_OUTPUT| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#6| state)) #b1))
; yosys-smt2-output o_INPUT_BROADCAST 1
; yosys-smt2-register o_INPUT_BROADCAST 1
; yosys-smt2-wire o_INPUT_BROADCAST 1
(declare-fun |systolic_mult_cell#7| (|systolic_mult_cell_s|) (_ BitVec 1)) ; \o_INPUT_BROADCAST
(define-fun |systolic_mult_cell_n o_INPUT_BROADCAST| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#7| state)) #b1))
; yosys-smt2-output o_CARRY_OUT 1
; yosys-smt2-register o_CARRY_OUT 1
; yosys-smt2-wire o_CARRY_OUT 1
(declare-fun |systolic_mult_cell#8| (|systolic_mult_cell_s|) (_ BitVec 1)) ; \o_CARRY_OUT
(define-fun |systolic_mult_cell_n o_CARRY_OUT| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#8| state)) #b1))
; yosys-smt2-input i_WEIGHT 1
; yosys-smt2-wire i_WEIGHT 1
(define-fun |systolic_mult_cell_n i_WEIGHT| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#4| state)) #b1))
; yosys-smt2-input i_INPUT 1
; yosys-smt2-wire i_INPUT 1
(define-fun |systolic_mult_cell_n i_INPUT| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#3| state)) #b1))
; yosys-smt2-input i_CLK 1
; yosys-smt2-wire i_CLK 1
(declare-fun |systolic_mult_cell#9| (|systolic_mult_cell_s|) Bool) ; \i_CLK
(define-fun |systolic_mult_cell_n i_CLK| ((state |systolic_mult_cell_s|)) Bool (|systolic_mult_cell#9| state))
; yosys-smt2-input i_CARRY_IN 1
; yosys-smt2-wire i_CARRY_IN 1
(declare-fun |systolic_mult_cell#10| (|systolic_mult_cell_s|) Bool) ; \i_CARRY_IN
(define-fun |systolic_mult_cell_n i_CARRY_IN| ((state |systolic_mult_cell_s|)) Bool (|systolic_mult_cell#10| state))
; yosys-smt2-input i_ADJ_RESULT 1
; yosys-smt2-wire i_ADJ_RESULT 1
(declare-fun |systolic_mult_cell#11| (|systolic_mult_cell_s|) Bool) ; \i_ADJ_RESULT
(define-fun |systolic_mult_cell_n i_ADJ_RESULT| ((state |systolic_mult_cell_s|)) Bool (|systolic_mult_cell#11| state))
; yosys-smt2-register $past$systolic_mult_cell.v:124$10$0 1
(declare-fun |systolic_mult_cell#12| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $past$systolic_mult_cell.v:124$10$0
(define-fun |systolic_mult_cell_n $past$systolic_mult_cell.v:124$10$0| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#12| state)) #b1))
; yosys-smt2-register $past$systolic_mult_cell.v:123$9$0 1
(declare-fun |systolic_mult_cell#13| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $past$systolic_mult_cell.v:123$9$0
(define-fun |systolic_mult_cell_n $past$systolic_mult_cell.v:123$9$0| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#13| state)) #b1))
; yosys-smt2-register $past$systolic_mult_cell.v:122$8$0 1
(declare-fun |systolic_mult_cell#14| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $past$systolic_mult_cell.v:122$8$0
(define-fun |systolic_mult_cell_n $past$systolic_mult_cell.v:122$8$0| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#14| state)) #b1))
; yosys-smt2-register $past$systolic_mult_cell.v:110$5$0 1
(declare-fun |systolic_mult_cell#15| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $past$systolic_mult_cell.v:110$5$0
(define-fun |systolic_mult_cell_n $past$systolic_mult_cell.v:110$5$0| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#15| state)) #b1))
; yosys-smt2-register $past$systolic_mult_cell.v:106$4$0 1
(declare-fun |systolic_mult_cell#16| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $past$systolic_mult_cell.v:106$4$0
(define-fun |systolic_mult_cell_n $past$systolic_mult_cell.v:106$4$0| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#16| state)) #b1))
; yosys-smt2-register $formal$systolic_mult_cell.v:116$18_EN 1
(declare-fun |systolic_mult_cell#17| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $formal$systolic_mult_cell.v:116$18_EN
(define-fun |systolic_mult_cell_n $formal$systolic_mult_cell.v:116$18_EN| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#17| state)) #b1))
; yosys-smt2-register $formal$systolic_mult_cell.v:116$18_CHECK 1
(declare-fun |systolic_mult_cell#18| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $formal$systolic_mult_cell.v:116$18_CHECK
(define-fun |systolic_mult_cell_n $formal$systolic_mult_cell.v:116$18_CHECK| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#18| state)) #b1))
; yosys-smt2-register $formal$systolic_mult_cell.v:114$17_EN 1
(declare-fun |systolic_mult_cell#19| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $formal$systolic_mult_cell.v:114$17_EN
(define-fun |systolic_mult_cell_n $formal$systolic_mult_cell.v:114$17_EN| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#19| state)) #b1))
; yosys-smt2-register $formal$systolic_mult_cell.v:114$17_CHECK 1
(declare-fun |systolic_mult_cell#20| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $formal$systolic_mult_cell.v:114$17_CHECK
(define-fun |systolic_mult_cell_n $formal$systolic_mult_cell.v:114$17_CHECK| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#20| state)) #b1))
; yosys-smt2-register $formal$systolic_mult_cell.v:112$16_EN 1
(declare-fun |systolic_mult_cell#21| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $formal$systolic_mult_cell.v:112$16_EN
(define-fun |systolic_mult_cell_n $formal$systolic_mult_cell.v:112$16_EN| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#21| state)) #b1))
; yosys-smt2-register $formal$systolic_mult_cell.v:112$16_CHECK 1
(declare-fun |systolic_mult_cell#22| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $formal$systolic_mult_cell.v:112$16_CHECK
(define-fun |systolic_mult_cell_n $formal$systolic_mult_cell.v:112$16_CHECK| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#22| state)) #b1))
; yosys-smt2-register $formal$systolic_mult_cell.v:110$15_EN 1
(declare-fun |systolic_mult_cell#23| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $formal$systolic_mult_cell.v:110$15_EN
(define-fun |systolic_mult_cell_n $formal$systolic_mult_cell.v:110$15_EN| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#23| state)) #b1))
; yosys-smt2-register $formal$systolic_mult_cell.v:110$15_CHECK 1
(declare-fun |systolic_mult_cell#24| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $formal$systolic_mult_cell.v:110$15_CHECK
(define-fun |systolic_mult_cell_n $formal$systolic_mult_cell.v:110$15_CHECK| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#24| state)) #b1))
; yosys-smt2-register $formal$systolic_mult_cell.v:108$14_EN 1
(declare-fun |systolic_mult_cell#25| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $formal$systolic_mult_cell.v:108$14_EN
(define-fun |systolic_mult_cell_n $formal$systolic_mult_cell.v:108$14_EN| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#25| state)) #b1))
; yosys-smt2-register $formal$systolic_mult_cell.v:108$14_CHECK 1
(declare-fun |systolic_mult_cell#26| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $formal$systolic_mult_cell.v:108$14_CHECK
(define-fun |systolic_mult_cell_n $formal$systolic_mult_cell.v:108$14_CHECK| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#26| state)) #b1))
; yosys-smt2-register $formal$systolic_mult_cell.v:106$13_EN 1
(declare-fun |systolic_mult_cell#27| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $formal$systolic_mult_cell.v:106$13_EN
(define-fun |systolic_mult_cell_n $formal$systolic_mult_cell.v:106$13_EN| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#27| state)) #b1))
; yosys-smt2-register $formal$systolic_mult_cell.v:106$13_CHECK 1
(declare-fun |systolic_mult_cell#28| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $formal$systolic_mult_cell.v:106$13_CHECK
(define-fun |systolic_mult_cell_n $formal$systolic_mult_cell.v:106$13_CHECK| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#28| state)) #b1))
; yosys-smt2-register $formal$systolic_mult_cell.v:104$12_EN 1
(declare-fun |systolic_mult_cell#29| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $formal$systolic_mult_cell.v:104$12_EN
(define-fun |systolic_mult_cell_n $formal$systolic_mult_cell.v:104$12_EN| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#29| state)) #b1))
; yosys-smt2-register $formal$systolic_mult_cell.v:104$12_CHECK 1
(declare-fun |systolic_mult_cell#30| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $formal$systolic_mult_cell.v:104$12_CHECK
(define-fun |systolic_mult_cell_n $formal$systolic_mult_cell.v:104$12_CHECK| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#30| state)) #b1))
; yosys-smt2-register $and$systolic_mult_cell.v:0$62_Y 1
(declare-fun |systolic_mult_cell#31| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $and$systolic_mult_cell.v:0$62_Y
(define-fun |systolic_mult_cell_n $and$systolic_mult_cell.v:0$62_Y| ((state |systolic_mult_cell_s|)) Bool (= ((_ extract 0 0) (|systolic_mult_cell#31| state)) #b1))
(define-fun |systolic_mult_cell#32| ((state |systolic_mult_cell_s|)) Bool (= (|systolic_mult_cell#12| state) (ite (|systolic_mult_cell#11| state) #b1 #b0))) ; $eq$systolic_mult_cell.v:124$85_Y
; yosys-smt2-anyseq systolic_mult_cell#33 1 $auto$setundef.cc:501:execute$350
(declare-fun |systolic_mult_cell#33| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2807:Anyseq$351
(define-fun |systolic_mult_cell#34| ((state |systolic_mult_cell_s|)) Bool (not (or  (= ((_ extract 0 0) (|systolic_mult_cell#31| state)) #b1) false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false))) ; $logic_not$systolic_mult_cell.v:0$63_Y
(define-fun |systolic_mult_cell#35| ((state |systolic_mult_cell_s|)) Bool (and (or  (|systolic_mult_cell#34| state) false) (or  (|systolic_mult_cell#9| state) false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false))) ; $logic_and$systolic_mult_cell.v:103$65_Y
(define-fun |systolic_mult_cell#36| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (|systolic_mult_cell#35| state) (|systolic_mult_cell#33| state) (ite (|systolic_mult_cell#32| state) #b1 #b0))) ; $0$formal$systolic_mult_cell.v:123$22_CHECK[0:0]$59
(define-fun |systolic_mult_cell#37| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (|systolic_mult_cell#35| state) #b0 #b1)) ; $0$formal$systolic_mult_cell.v:120$19_EN[0:0]$54
; yosys-smt2-assume 0 systolic_mult_cell.v:123.32-124.33
(define-fun |systolic_mult_cell_u 0| ((state |systolic_mult_cell_s|)) Bool (or (= ((_ extract 0 0) (|systolic_mult_cell#36| state)) #b1) (not (= ((_ extract 0 0) (|systolic_mult_cell#37| state)) #b1)))) ; $assume$systolic_mult_cell.v:123$104
(define-fun |systolic_mult_cell#38| ((state |systolic_mult_cell_s|)) Bool (= (|systolic_mult_cell#13| state) (ite (|systolic_mult_cell#10| state) #b1 #b0))) ; $eq$systolic_mult_cell.v:123$84_Y
; yosys-smt2-anyseq systolic_mult_cell#39 1 $auto$setundef.cc:501:execute$348
(declare-fun |systolic_mult_cell#39| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2807:Anyseq$349
(define-fun |systolic_mult_cell#40| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (|systolic_mult_cell#35| state) (|systolic_mult_cell#39| state) (ite (|systolic_mult_cell#38| state) #b1 #b0))) ; $0$formal$systolic_mult_cell.v:122$21_CHECK[0:0]$57
; yosys-smt2-assume 1 systolic_mult_cell.v:122.30-123.31
(define-fun |systolic_mult_cell_u 1| ((state |systolic_mult_cell_s|)) Bool (or (= ((_ extract 0 0) (|systolic_mult_cell#40| state)) #b1) (not (= ((_ extract 0 0) (|systolic_mult_cell#37| state)) #b1)))) ; $assume$systolic_mult_cell.v:122$103
(define-fun |systolic_mult_cell#41| ((state |systolic_mult_cell_s|)) Bool (= (|systolic_mult_cell#14| state) (|systolic_mult_cell#4| state))) ; $eq$systolic_mult_cell.v:122$83_Y
; yosys-smt2-anyseq systolic_mult_cell#42 1 $auto$setundef.cc:501:execute$346
(declare-fun |systolic_mult_cell#42| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2807:Anyseq$347
(define-fun |systolic_mult_cell#43| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (|systolic_mult_cell#35| state) (|systolic_mult_cell#42| state) (ite (|systolic_mult_cell#41| state) #b1 #b0))) ; $0$formal$systolic_mult_cell.v:121$20_CHECK[0:0]$55
; yosys-smt2-assume 2 systolic_mult_cell.v:121.29-122.29
(define-fun |systolic_mult_cell_u 2| ((state |systolic_mult_cell_s|)) Bool (or (= ((_ extract 0 0) (|systolic_mult_cell#43| state)) #b1) (not (= ((_ extract 0 0) (|systolic_mult_cell#37| state)) #b1)))) ; $assume$systolic_mult_cell.v:121$102
(define-fun |systolic_mult_cell#44| ((state |systolic_mult_cell_s|)) Bool (= (|systolic_mult_cell#7| state) (|systolic_mult_cell#3| state))) ; $eq$systolic_mult_cell.v:121$82_Y
; yosys-smt2-anyseq systolic_mult_cell#45 1 $auto$setundef.cc:501:execute$344
(declare-fun |systolic_mult_cell#45| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2807:Anyseq$345
(define-fun |systolic_mult_cell#46| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (|systolic_mult_cell#35| state) (|systolic_mult_cell#45| state) (ite (|systolic_mult_cell#44| state) #b1 #b0))) ; $0$formal$systolic_mult_cell.v:120$19_CHECK[0:0]$53
; yosys-smt2-assume 3 systolic_mult_cell.v:120.8-121.28
(define-fun |systolic_mult_cell_u 3| ((state |systolic_mult_cell_s|)) Bool (or (= ((_ extract 0 0) (|systolic_mult_cell#46| state)) #b1) (not (= ((_ extract 0 0) (|systolic_mult_cell#37| state)) #b1)))) ; $assume$systolic_mult_cell.v:120$101
(define-fun |systolic_mult_cell#47| ((state |systolic_mult_cell_s|)) Bool (distinct (|systolic_mult_cell#31| state) (ite (|systolic_mult_cell#9| state) #b1 #b0))) ; $0$formal$systolic_mult_cell.v:100$11_CHECK[0:0]$37
; yosys-smt2-assume 4 systolic_mult_cell.v:100.7-101.26
(define-fun |systolic_mult_cell_u 4| ((state |systolic_mult_cell_s|)) Bool (or (|systolic_mult_cell#47| state) (not true))) ; $assume$systolic_mult_cell.v:100$93
; yosys-smt2-assert 0 systolic_mult_cell.v:116.26-117.24
(define-fun |systolic_mult_cell_a 0| ((state |systolic_mult_cell_s|)) Bool (or (= ((_ extract 0 0) (|systolic_mult_cell#18| state)) #b1) (not (= ((_ extract 0 0) (|systolic_mult_cell#17| state)) #b1)))) ; $assert$systolic_mult_cell.v:116$100
; yosys-smt2-assert 1 systolic_mult_cell.v:114.64-115.25
(define-fun |systolic_mult_cell_a 1| ((state |systolic_mult_cell_s|)) Bool (or (= ((_ extract 0 0) (|systolic_mult_cell#20| state)) #b1) (not (= ((_ extract 0 0) (|systolic_mult_cell#19| state)) #b1)))) ; $assert$systolic_mult_cell.v:114$99
; yosys-smt2-assert 2 systolic_mult_cell.v:112.8-113.22
(define-fun |systolic_mult_cell_a 2| ((state |systolic_mult_cell_s|)) Bool (or (= ((_ extract 0 0) (|systolic_mult_cell#22| state)) #b1) (not (= ((_ extract 0 0) (|systolic_mult_cell#21| state)) #b1)))) ; $assert$systolic_mult_cell.v:112$98
; yosys-smt2-assert 3 systolic_mult_cell.v:110.54-111.21
(define-fun |systolic_mult_cell_a 3| ((state |systolic_mult_cell_s|)) Bool (or (= ((_ extract 0 0) (|systolic_mult_cell#24| state)) #b1) (not (= ((_ extract 0 0) (|systolic_mult_cell#23| state)) #b1)))) ; $assert$systolic_mult_cell.v:110$97
; yosys-smt2-assert 4 systolic_mult_cell.v:108.8-109.25
(define-fun |systolic_mult_cell_a 4| ((state |systolic_mult_cell_s|)) Bool (or (= ((_ extract 0 0) (|systolic_mult_cell#26| state)) #b1) (not (= ((_ extract 0 0) (|systolic_mult_cell#25| state)) #b1)))) ; $assert$systolic_mult_cell.v:108$96
; yosys-smt2-assert 5 systolic_mult_cell.v:106.86-107.24
(define-fun |systolic_mult_cell_a 5| ((state |systolic_mult_cell_s|)) Bool (or (= ((_ extract 0 0) (|systolic_mult_cell#28| state)) #b1) (not (= ((_ extract 0 0) (|systolic_mult_cell#27| state)) #b1)))) ; $assert$systolic_mult_cell.v:106$95
; yosys-smt2-assert 6 systolic_mult_cell.v:104.8-105.47
(define-fun |systolic_mult_cell_a 6| ((state |systolic_mult_cell_s|)) Bool (or (= ((_ extract 0 0) (|systolic_mult_cell#30| state)) #b1) (not (= ((_ extract 0 0) (|systolic_mult_cell#29| state)) #b1)))) ; $assert$systolic_mult_cell.v:104$94
; yosys-smt2-anyseq systolic_mult_cell#48 1 $auto$setundef.cc:501:execute$318
(declare-fun |systolic_mult_cell#48| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2807:Anyseq$319
(define-fun |systolic_mult_cell#49| ((state |systolic_mult_cell_s|)) Bool (and (or  (|systolic_mult_cell#35| state) false) (or  (= ((_ extract 0 0) (|systolic_mult_cell#2| state)) #b1) false))) ; $logic_and$systolic_mult_cell.v:103$66_Y
(define-fun |systolic_mult_cell#50| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (|systolic_mult_cell#49| state) #b1 (|systolic_mult_cell#48| state))) ; $0$formal$systolic_mult_cell.v:104$12_CHECK[0:0]$39
(define-fun |systolic_mult_cell#51| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (|systolic_mult_cell#49| state) #b1 #b0)) ; $0$formal$systolic_mult_cell.v:104$12_EN[0:0]$40
; yosys-smt2-anyseq systolic_mult_cell#52 1 $auto$setundef.cc:501:execute$322
(declare-fun |systolic_mult_cell#52| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2807:Anyseq$323
; yosys-smt2-anyseq systolic_mult_cell#53 1 $auto$setundef.cc:501:execute$320
(declare-fun |systolic_mult_cell#53| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2807:Anyseq$321
(define-fun |systolic_mult_cell#54| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|systolic_mult_cell#16| state)) #b1) (|systolic_mult_cell#8| state) (|systolic_mult_cell#53| state))) ; $procmux$204_Y
(define-fun |systolic_mult_cell#55| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (|systolic_mult_cell#49| state) (|systolic_mult_cell#54| state) (|systolic_mult_cell#52| state))) ; $0$formal$systolic_mult_cell.v:106$13_CHECK[0:0]$41
(define-fun |systolic_mult_cell#56| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|systolic_mult_cell#16| state)) #b1) #b1 #b0)) ; $procmux$199_Y
(define-fun |systolic_mult_cell#57| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (|systolic_mult_cell#49| state) (|systolic_mult_cell#56| state) #b0)) ; $0$formal$systolic_mult_cell.v:106$13_EN[0:0]$42
; yosys-smt2-anyseq systolic_mult_cell#58 1 $auto$setundef.cc:501:execute$326
(declare-fun |systolic_mult_cell#58| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2807:Anyseq$327
(define-fun |systolic_mult_cell#59| ((state |systolic_mult_cell_s|)) Bool (not (or  (= ((_ extract 0 0) (|systolic_mult_cell#8| state)) #b1) false))) ; $logic_not$systolic_mult_cell.v:109$68_Y
; yosys-smt2-anyseq systolic_mult_cell#60 1 $auto$setundef.cc:501:execute$324
(declare-fun |systolic_mult_cell#60| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2807:Anyseq$325
(define-fun |systolic_mult_cell#61| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|systolic_mult_cell#16| state)) #b1) (|systolic_mult_cell#60| state) (ite (|systolic_mult_cell#59| state) #b1 #b0))) ; $procmux$214_Y
(define-fun |systolic_mult_cell#62| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (|systolic_mult_cell#49| state) (|systolic_mult_cell#61| state) (|systolic_mult_cell#58| state))) ; $0$formal$systolic_mult_cell.v:108$14_CHECK[0:0]$43
(define-fun |systolic_mult_cell#63| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|systolic_mult_cell#16| state)) #b1) #b0 #b1)) ; $procmux$209_Y
(define-fun |systolic_mult_cell#64| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (|systolic_mult_cell#49| state) (|systolic_mult_cell#63| state) #b0)) ; $0$formal$systolic_mult_cell.v:108$14_EN[0:0]$44
; yosys-smt2-anyseq systolic_mult_cell#65 1 $auto$setundef.cc:501:execute$330
(declare-fun |systolic_mult_cell#65| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2807:Anyseq$331
; yosys-smt2-anyseq systolic_mult_cell#66 1 $auto$setundef.cc:501:execute$328
(declare-fun |systolic_mult_cell#66| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2807:Anyseq$329
(define-fun |systolic_mult_cell#67| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|systolic_mult_cell#15| state)) #b1) (|systolic_mult_cell#6| state) (|systolic_mult_cell#66| state))) ; $procmux$224_Y
(define-fun |systolic_mult_cell#68| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (|systolic_mult_cell#49| state) (|systolic_mult_cell#67| state) (|systolic_mult_cell#65| state))) ; $0$formal$systolic_mult_cell.v:110$15_CHECK[0:0]$45
(define-fun |systolic_mult_cell#69| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|systolic_mult_cell#15| state)) #b1) #b1 #b0)) ; $procmux$219_Y
(define-fun |systolic_mult_cell#70| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (|systolic_mult_cell#49| state) (|systolic_mult_cell#69| state) #b0)) ; $0$formal$systolic_mult_cell.v:110$15_EN[0:0]$46
; yosys-smt2-anyseq systolic_mult_cell#71 1 $auto$setundef.cc:501:execute$334
(declare-fun |systolic_mult_cell#71| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2807:Anyseq$335
(define-fun |systolic_mult_cell#72| ((state |systolic_mult_cell_s|)) Bool (not (or  (= ((_ extract 0 0) (|systolic_mult_cell#6| state)) #b1) false))) ; $logic_not$systolic_mult_cell.v:113$69_Y
; yosys-smt2-anyseq systolic_mult_cell#73 1 $auto$setundef.cc:501:execute$332
(declare-fun |systolic_mult_cell#73| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2807:Anyseq$333
(define-fun |systolic_mult_cell#74| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|systolic_mult_cell#15| state)) #b1) (|systolic_mult_cell#73| state) (ite (|systolic_mult_cell#72| state) #b1 #b0))) ; $procmux$234_Y
(define-fun |systolic_mult_cell#75| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (|systolic_mult_cell#49| state) (|systolic_mult_cell#74| state) (|systolic_mult_cell#71| state))) ; $0$formal$systolic_mult_cell.v:112$16_CHECK[0:0]$47
(define-fun |systolic_mult_cell#76| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|systolic_mult_cell#15| state)) #b1) #b0 #b1)) ; $procmux$229_Y
(define-fun |systolic_mult_cell#77| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (|systolic_mult_cell#49| state) (|systolic_mult_cell#76| state) #b0)) ; $0$formal$systolic_mult_cell.v:112$16_EN[0:0]$48
; yosys-smt2-anyseq systolic_mult_cell#78 1 $auto$setundef.cc:501:execute$338
(declare-fun |systolic_mult_cell#78| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2807:Anyseq$339
; yosys-smt2-anyseq systolic_mult_cell#79 1 $auto$setundef.cc:501:execute$336
(declare-fun |systolic_mult_cell#79| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2807:Anyseq$337
(define-fun |systolic_mult_cell#80| ((state |systolic_mult_cell_s|)) Bool (not (or  (= ((_ extract 0 0) (|systolic_mult_cell#5| state)) #b1) false))) ; $logic_not$systolic_mult_cell.v:115$75_Y
(define-fun |systolic_mult_cell#81| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (bvxor (|systolic_mult_cell#3| state) (|systolic_mult_cell#4| state))) ; $xor$systolic_mult_cell.v:114$71_Y
(define-fun |systolic_mult_cell#82| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (bvnot (|systolic_mult_cell#4| state))) ; $eq$systolic_mult_cell.v:114$72_Y
(define-fun |systolic_mult_cell#83| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (bvand (|systolic_mult_cell#3| state) (|systolic_mult_cell#82| state))) ; $and$systolic_mult_cell.v:114$73_Y
(define-fun |systolic_mult_cell#84| ((state |systolic_mult_cell_s|)) Bool (or  (= ((_ extract 0 0) (|systolic_mult_cell#81| state)) #b1) false  (= ((_ extract 0 0) (|systolic_mult_cell#83| state)) #b1) false)) ; $logic_or$systolic_mult_cell.v:114$74_Y
(define-fun |systolic_mult_cell#85| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (|systolic_mult_cell#84| state) (ite (|systolic_mult_cell#80| state) #b1 #b0) (|systolic_mult_cell#79| state))) ; $procmux$242_Y
(define-fun |systolic_mult_cell#86| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (|systolic_mult_cell#49| state) (|systolic_mult_cell#85| state) (|systolic_mult_cell#78| state))) ; $0$formal$systolic_mult_cell.v:114$17_CHECK[0:0]$49
(define-fun |systolic_mult_cell#87| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (|systolic_mult_cell#84| state) #b1 #b0)) ; $procmux$238_Y
(define-fun |systolic_mult_cell#88| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (|systolic_mult_cell#49| state) (|systolic_mult_cell#87| state) #b0)) ; $0$formal$systolic_mult_cell.v:114$17_EN[0:0]$50
; yosys-smt2-anyseq systolic_mult_cell#89 1 $auto$setundef.cc:501:execute$342
(declare-fun |systolic_mult_cell#89| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2807:Anyseq$343
; yosys-smt2-anyseq systolic_mult_cell#90 1 $auto$setundef.cc:501:execute$340
(declare-fun |systolic_mult_cell#90| (|systolic_mult_cell_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2807:Anyseq$341
(define-fun |systolic_mult_cell#91| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|systolic_mult_cell#5| state)) #b1) #b1 (|systolic_mult_cell#90| state))) ; $procmux$250_Y
(define-fun |systolic_mult_cell#92| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (|systolic_mult_cell#49| state) (|systolic_mult_cell#91| state) (|systolic_mult_cell#89| state))) ; $0$formal$systolic_mult_cell.v:116$18_CHECK[0:0]$51
(define-fun |systolic_mult_cell#93| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|systolic_mult_cell#5| state)) #b1) #b1 #b0)) ; $procmux$246_Y
(define-fun |systolic_mult_cell#94| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (ite (|systolic_mult_cell#49| state) (|systolic_mult_cell#93| state) #b0)) ; $0$formal$systolic_mult_cell.v:116$18_EN[0:0]$52
(define-fun |systolic_mult_cell#95| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (bvand (ite (|systolic_mult_cell#11| state) #b1 #b0) (|systolic_mult_cell#5| state))) ; $and$systolic_mult_cell.v:106$86_Y
(define-fun |systolic_mult_cell#96| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (bvxor (ite (|systolic_mult_cell#11| state) #b1 #b0) (|systolic_mult_cell#5| state))) ; $xor$systolic_mult_cell.v:106$87_Y
(define-fun |systolic_mult_cell#97| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (bvand (|systolic_mult_cell#96| state) (ite (|systolic_mult_cell#10| state) #b1 #b0))) ; $and$systolic_mult_cell.v:106$88_Y
(define-fun |systolic_mult_cell#98| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (bvor (|systolic_mult_cell#95| state) (|systolic_mult_cell#97| state))) ; $0$past$systolic_mult_cell.v:106$4$0[0:0]$30
(define-fun |systolic_mult_cell#99| ((state |systolic_mult_cell_s|)) (_ BitVec 1) (bvxor (|systolic_mult_cell#96| state) (ite (|systolic_mult_cell#10| state) #b1 #b0))) ; $0$past$systolic_mult_cell.v:110$5$0[0:0]$31
(define-fun |systolic_mult_cell_a| ((state |systolic_mult_cell_s|)) Bool (and
  (|systolic_mult_cell_a 0| state)
  (|systolic_mult_cell_a 1| state)
  (|systolic_mult_cell_a 2| state)
  (|systolic_mult_cell_a 3| state)
  (|systolic_mult_cell_a 4| state)
  (|systolic_mult_cell_a 5| state)
  (|systolic_mult_cell_a 6| state)
  (|full_adder_a| (|systolic_mult_cell_h fa| state))
))
(define-fun |systolic_mult_cell_u| ((state |systolic_mult_cell_s|)) Bool (and
  (|systolic_mult_cell_u 0| state)
  (|systolic_mult_cell_u 1| state)
  (|systolic_mult_cell_u 2| state)
  (|systolic_mult_cell_u 3| state)
  (|systolic_mult_cell_u 4| state)
  (|full_adder_u| (|systolic_mult_cell_h fa| state))
))
(define-fun |systolic_mult_cell_i| ((state |systolic_mult_cell_s|)) Bool (and
  (= (= ((_ extract 0 0) (|systolic_mult_cell#2| state)) #b1) false) ; rf_PAST_VALID
  (= (= ((_ extract 0 0) (|systolic_mult_cell#17| state)) #b1) false) ; $formal$systolic_mult_cell.v:116$18_EN
  (= (= ((_ extract 0 0) (|systolic_mult_cell#19| state)) #b1) false) ; $formal$systolic_mult_cell.v:114$17_EN
  (= (= ((_ extract 0 0) (|systolic_mult_cell#21| state)) #b1) false) ; $formal$systolic_mult_cell.v:112$16_EN
  (= (= ((_ extract 0 0) (|systolic_mult_cell#23| state)) #b1) false) ; $formal$systolic_mult_cell.v:110$15_EN
  (= (= ((_ extract 0 0) (|systolic_mult_cell#25| state)) #b1) false) ; $formal$systolic_mult_cell.v:108$14_EN
  (= (= ((_ extract 0 0) (|systolic_mult_cell#27| state)) #b1) false) ; $formal$systolic_mult_cell.v:106$13_EN
  (= (= ((_ extract 0 0) (|systolic_mult_cell#29| state)) #b1) false) ; $formal$systolic_mult_cell.v:104$12_EN
  (|full_adder_i| (|systolic_mult_cell_h fa| state))
))
(define-fun |systolic_mult_cell_h| ((state |systolic_mult_cell_s|)) Bool (and
  (= (|systolic_mult_cell_is| state) (|full_adder_is| (|systolic_mult_cell_h fa| state)))
  (= (|systolic_mult_cell#0| state) (|full_adder_n o_SUM| (|systolic_mult_cell_h fa| state))) ; full_adder.o_SUM
  (= (|systolic_mult_cell#1| state) (|full_adder_n o_COUT| (|systolic_mult_cell_h fa| state))) ; full_adder.o_COUT
  (= (= ((_ extract 0 0) (|systolic_mult_cell#5| state)) #b1) (|full_adder_n i_INPUT_B| (|systolic_mult_cell_h fa| state))) ; full_adder.i_INPUT_B
  (= (|systolic_mult_cell#11| state) (|full_adder_n i_INPUT_A| (|systolic_mult_cell_h fa| state))) ; full_adder.i_INPUT_A
  (= (|systolic_mult_cell#10| state) (|full_adder_n i_CIN| (|systolic_mult_cell_h fa| state))) ; full_adder.i_CIN
  (|full_adder_h| (|systolic_mult_cell_h fa| state))
))
(define-fun |systolic_mult_cell_t| ((state |systolic_mult_cell_s|) (next_state |systolic_mult_cell_s|)) Bool (and
  (= (ite (|systolic_mult_cell#9| state) #b1 #b0) (|systolic_mult_cell#31| next_state)) ; $procdff$271 $and$systolic_mult_cell.v:0$62_Y
  (= (|systolic_mult_cell#50| state) (|systolic_mult_cell#30| next_state)) ; $procdff$283 $formal$systolic_mult_cell.v:104$12_CHECK
  (= (|systolic_mult_cell#51| state) (|systolic_mult_cell#29| next_state)) ; $procdff$284 $formal$systolic_mult_cell.v:104$12_EN
  (= (|systolic_mult_cell#55| state) (|systolic_mult_cell#28| next_state)) ; $procdff$285 $formal$systolic_mult_cell.v:106$13_CHECK
  (= (|systolic_mult_cell#57| state) (|systolic_mult_cell#27| next_state)) ; $procdff$286 $formal$systolic_mult_cell.v:106$13_EN
  (= (|systolic_mult_cell#62| state) (|systolic_mult_cell#26| next_state)) ; $procdff$287 $formal$systolic_mult_cell.v:108$14_CHECK
  (= (|systolic_mult_cell#64| state) (|systolic_mult_cell#25| next_state)) ; $procdff$288 $formal$systolic_mult_cell.v:108$14_EN
  (= (|systolic_mult_cell#68| state) (|systolic_mult_cell#24| next_state)) ; $procdff$289 $formal$systolic_mult_cell.v:110$15_CHECK
  (= (|systolic_mult_cell#70| state) (|systolic_mult_cell#23| next_state)) ; $procdff$290 $formal$systolic_mult_cell.v:110$15_EN
  (= (|systolic_mult_cell#75| state) (|systolic_mult_cell#22| next_state)) ; $procdff$291 $formal$systolic_mult_cell.v:112$16_CHECK
  (= (|systolic_mult_cell#77| state) (|systolic_mult_cell#21| next_state)) ; $procdff$292 $formal$systolic_mult_cell.v:112$16_EN
  (= (|systolic_mult_cell#86| state) (|systolic_mult_cell#20| next_state)) ; $procdff$293 $formal$systolic_mult_cell.v:114$17_CHECK
  (= (|systolic_mult_cell#88| state) (|systolic_mult_cell#19| next_state)) ; $procdff$294 $formal$systolic_mult_cell.v:114$17_EN
  (= (|systolic_mult_cell#92| state) (|systolic_mult_cell#18| next_state)) ; $procdff$295 $formal$systolic_mult_cell.v:116$18_CHECK
  (= (|systolic_mult_cell#94| state) (|systolic_mult_cell#17| next_state)) ; $procdff$296 $formal$systolic_mult_cell.v:116$18_EN
  (= (|systolic_mult_cell#98| state) (|systolic_mult_cell#16| next_state)) ; $procdff$274 $past$systolic_mult_cell.v:106$4$0
  (= (|systolic_mult_cell#99| state) (|systolic_mult_cell#15| next_state)) ; $procdff$275 $past$systolic_mult_cell.v:110$5$0
  (= (|systolic_mult_cell#4| state) (|systolic_mult_cell#14| next_state)) ; $procdff$278 $past$systolic_mult_cell.v:122$8$0
  (= (ite (|systolic_mult_cell#10| state) #b1 #b0) (|systolic_mult_cell#13| next_state)) ; $procdff$279 $past$systolic_mult_cell.v:123$9$0
  (= (ite (|systolic_mult_cell#11| state) #b1 #b0) (|systolic_mult_cell#12| next_state)) ; $procdff$280 $past$systolic_mult_cell.v:124$10$0
  (= (ite (|systolic_mult_cell#1| state) #b1 #b0) (|systolic_mult_cell#8| next_state)) ; $procdff$307 \o_CARRY_OUT
  (= (|systolic_mult_cell#3| state) (|systolic_mult_cell#7| next_state)) ; $procdff$273 \o_INPUT_BROADCAST
  (= (ite (|systolic_mult_cell#0| state) #b1 #b0) (|systolic_mult_cell#6| next_state)) ; $procdff$305 \o_OUTPUT
  (= #b1 (|systolic_mult_cell#2| next_state)) ; $procdff$270 \rf_PAST_VALID
  (|full_adder_t| (|systolic_mult_cell_h fa| state) (|systolic_mult_cell_h fa| next_state))
)) ; end of module systolic_mult_cell
; yosys-smt2-topmod systolic_mult_cell
; end of yosys output
