# SAP-1

My processor build using the SAP-1 (Simple-As-Possible-1) architecture.

## Simulation

Before breadboarding I design the modules in [Digital](https://github.com/hneemann/Digital). This helps me better understand the problems and kind of "proves" a design.

![Screenshot of a simulation](./screenshots/Simulation%202020-12-05.svg)

## Modules

[Processor dig file](./simulation/Processor.dig)

### Register

[dig file](./simulation/Register.dig)

### Program counter

[dig file](./simulation/Pc.dig)

### Arithmetic logic unit

[dig file](./simulation/Alu.dig)

### Memory address register

[dig file](./simulation/mar.dig)

### Ram

[dig file](./simulation/Ram.dig)

### Out register

[dig file](./simulation/Out.dig)

### Instrution register

None yet

### Control unit

None yet
