-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity readOneDataFromCol is
port (
    ap_ready : OUT STD_LOGIC;
    colData_V : IN STD_LOGIC_VECTOR (255 downto 0);
    idx_V : IN STD_LOGIC_VECTOR (4 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of readOneDataFromCol is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal tmp_8_fu_42_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal index_assign_2_fu_50_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_62_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal index_assign_2_1_fu_70_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_82_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal index_assign_2_2_fu_90_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_102_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal index_assign_2_3_fu_110_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_122_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal index_assign_2_4_fu_130_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_142_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal index_assign_2_5_fu_150_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_162_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal index_assign_2_6_fu_170_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_182_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal index_assign_2_7_fu_190_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_fu_194_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_174_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_154_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_134_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_114_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_94_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_74_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_54_p3 : STD_LOGIC_VECTOR (0 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return <= (((((((tmp_30_fu_194_p3 & tmp_29_fu_174_p3) & tmp_28_fu_154_p3) & tmp_27_fu_134_p3) & tmp_26_fu_114_p3) & tmp_25_fu_94_p3) & tmp_24_fu_74_p3) & tmp_fu_54_p3);
    index_assign_2_1_fu_70_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_62_p3),32));
    index_assign_2_2_fu_90_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_82_p3),32));
    index_assign_2_3_fu_110_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_102_p3),32));
    index_assign_2_4_fu_130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_122_p3),32));
    index_assign_2_5_fu_150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_142_p3),32));
    index_assign_2_6_fu_170_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_162_p3),32));
    index_assign_2_7_fu_190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_182_p3),32));
    index_assign_2_fu_50_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_42_p3),32));
    tmp_1_fu_102_p3 <= (idx_V & ap_const_lv3_3);
    tmp_24_fu_74_p3 <= colData_V(to_integer(unsigned(index_assign_2_1_fu_70_p1)) downto to_integer(unsigned(index_assign_2_1_fu_70_p1))) when (to_integer(unsigned(index_assign_2_1_fu_70_p1))>= 0 and to_integer(unsigned(index_assign_2_1_fu_70_p1))<=255) else "-";
    tmp_25_fu_94_p3 <= colData_V(to_integer(unsigned(index_assign_2_2_fu_90_p1)) downto to_integer(unsigned(index_assign_2_2_fu_90_p1))) when (to_integer(unsigned(index_assign_2_2_fu_90_p1))>= 0 and to_integer(unsigned(index_assign_2_2_fu_90_p1))<=255) else "-";
    tmp_26_fu_114_p3 <= colData_V(to_integer(unsigned(index_assign_2_3_fu_110_p1)) downto to_integer(unsigned(index_assign_2_3_fu_110_p1))) when (to_integer(unsigned(index_assign_2_3_fu_110_p1))>= 0 and to_integer(unsigned(index_assign_2_3_fu_110_p1))<=255) else "-";
    tmp_27_fu_134_p3 <= colData_V(to_integer(unsigned(index_assign_2_4_fu_130_p1)) downto to_integer(unsigned(index_assign_2_4_fu_130_p1))) when (to_integer(unsigned(index_assign_2_4_fu_130_p1))>= 0 and to_integer(unsigned(index_assign_2_4_fu_130_p1))<=255) else "-";
    tmp_28_fu_154_p3 <= colData_V(to_integer(unsigned(index_assign_2_5_fu_150_p1)) downto to_integer(unsigned(index_assign_2_5_fu_150_p1))) when (to_integer(unsigned(index_assign_2_5_fu_150_p1))>= 0 and to_integer(unsigned(index_assign_2_5_fu_150_p1))<=255) else "-";
    tmp_29_fu_174_p3 <= colData_V(to_integer(unsigned(index_assign_2_6_fu_170_p1)) downto to_integer(unsigned(index_assign_2_6_fu_170_p1))) when (to_integer(unsigned(index_assign_2_6_fu_170_p1))>= 0 and to_integer(unsigned(index_assign_2_6_fu_170_p1))<=255) else "-";
    tmp_2_fu_122_p3 <= (idx_V & ap_const_lv3_4);
    tmp_30_fu_194_p3 <= colData_V(to_integer(unsigned(index_assign_2_7_fu_190_p1)) downto to_integer(unsigned(index_assign_2_7_fu_190_p1))) when (to_integer(unsigned(index_assign_2_7_fu_190_p1))>= 0 and to_integer(unsigned(index_assign_2_7_fu_190_p1))<=255) else "-";
    tmp_3_fu_142_p3 <= (idx_V & ap_const_lv3_5);
    tmp_4_fu_162_p3 <= (idx_V & ap_const_lv3_6);
    tmp_5_fu_182_p3 <= (idx_V & ap_const_lv3_7);
    tmp_8_fu_42_p3 <= (idx_V & ap_const_lv3_0);
    tmp_9_fu_62_p3 <= (idx_V & ap_const_lv3_1);
    tmp_fu_54_p3 <= colData_V(to_integer(unsigned(index_assign_2_fu_50_p1)) downto to_integer(unsigned(index_assign_2_fu_50_p1))) when (to_integer(unsigned(index_assign_2_fu_50_p1))>= 0 and to_integer(unsigned(index_assign_2_fu_50_p1))<=255) else "-";
    tmp_s_fu_82_p3 <= (idx_V & ap_const_lv3_2);
end behav;
