<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>FPGA学习（六） | 侯同学</title><meta name="keywords" content="FPGA"><meta name="author" content="侯同学"><meta name="copyright" content="侯同学"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="数码管显示">
<meta property="og:type" content="article">
<meta property="og:title" content="FPGA学习（六）">
<meta property="og:url" content="http://houshixiong.github.io/2022/11/04/%E6%95%B0%E7%A0%81%E7%AE%A1%E6%98%BE%E7%A4%BAIP%E5%9C%B0%E5%9D%80/index.html">
<meta property="og:site_name" content="侯同学">
<meta property="og:description" content="数码管显示">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://houshixiong.github.io/img/FPGA.jpg">
<meta property="article:published_time" content="2022-11-04T11:40:16.000Z">
<meta property="article:modified_time" content="2022-11-04T11:41:21.067Z">
<meta property="article:author" content="侯同学">
<meta property="article:tag" content="FPGA">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://houshixiong.github.io/img/FPGA.jpg"><link rel="shortcut icon" href="/./img/%E6%A0%91%E6%A1%A9.png"><link rel="canonical" href="http://houshixiong.github.io/2022/11/04/%E6%95%B0%E7%A0%81%E7%AE%A1%E6%98%BE%E7%A4%BAIP%E5%9C%B0%E5%9D%80/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"languages":{"hits_empty":"找不到您查询的内容：${query}"}},
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":"fales","highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'FPGA学习（六）',
  isPost: true,
  isHome: false,
  isHighlightShrink: true,
  isToc: true,
  postUpdate: '2022-11-04 19:41:21'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><meta name="generator" content="Hexo 6.3.0"></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/./img/hututu.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">10</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">5</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">3</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/./img/FPGA.jpg')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">侯同学</a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">FPGA学习（六）</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="fa-fw post-meta-icon far fa-calendar-alt"></i><span class="post-meta-label">发表于</span><time datetime="2022-11-04T11:40:16.000Z" title="发表于 2022-11-04 19:40:16">2022-11-04</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E6%88%91%E4%BB%AC%E9%83%BD%E6%9C%89%E5%85%89%E6%98%8E%E7%9A%84%E6%9C%AA%E6%9D%A5/">我们都有光明的未来</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="FPGA学习（六）"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="三线制显示原理"><a href="#三线制显示原理" class="headerlink" title="三线制显示原理"></a>三线制显示原理</h1><p>以驱动8位8段为例，如果直接用FPGA管脚直接去驱动数码管至少也得要16 个 IO 进行驱动， 显然很浪费管脚资源。74HC595的作用就是把串行的信号转为并行的信号，常用在各种数码管以及点阵屏的驱动芯片， 使用74HC595可以节约IO资源，用3个IO就可以控制8个数码管的引脚，他还具有一定的驱动能力，可以免掉三极管等放大电路，所以这块芯片是驱动数码管的神器。</p>
<p>74HC595是8位串行移位寄存器，带有存储寄存器和三态寄存器，其中移位寄存器和存储寄存器分别采用不同的时钟。其内部结构图如图</p>
<p><img src="https://images2015.cnblogs.com/blog/643910/201705/643910-20170528094317875-1174064039.png" alt="内部结构图"></p>
<p><img src="https://images2015.cnblogs.com/blog/643910/201705/643910-20170528094318203-997002731.png" alt="引脚功能"></p>
<p> 由于一片 74HC595 只能实现 8 位数据的串并转换，因此使用 2 片 74HC595 芯片级联实现。一片用作<strong>位选</strong>，另一片用作<strong>段选</strong>。</p>
<p><img src="https://images2015.cnblogs.com/blog/643910/201705/643910-20170528094317578-122780812.png" alt="电路图"></p>
<h1 id="数码管驱动模块"><a href="#数码管驱动模块" class="headerlink" title="数码管驱动模块"></a>数码管驱动模块</h1><p><img src="https://img-blog.csdnimg.cn/2019112920432520.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3FxXzQyOTQ1NzY0,size_16,color_FFFFFF,t_70"></p>
<p><em>注：图中seg为七位是因为没有计算小数点，对LUT的程序稍加修改即可</em></p>
<p>每个数码管数据为4位，总共就是32位分为8组由八选一多路器输入，将FPGA50M主频时钟分频产生1K的扫描时钟，让位选由0000_0001 -&gt; 0000_0010 -&gt; 0000_0100 -&gt; … -&gt;1000_0000 -&gt; 0000_0001, 8路多路器依次对应选择输出数据给译码器译码后输出段选数据，就可以实现第一个数码管显示（其他7个熄灭）…实现第八个数码管显示（其他7个熄灭），第一个数码管显示（其他7个熄灭）循环显示，由于循环的频率很快，人眼看上去就是八个数码管同时显示八个字符数字。</p>
<p>首先要有一个周期为1ms的驱动时钟，因此需要一个分频电路；在进行数码管的位选时，需要一个循环移位；在选择位后，需要选择器来选通数据输入位；在LUT中储存字符对应的段选数据</p>
<h2 id="Verilog-程序"><a href="#Verilog-程序" class="headerlink" title="Verilog 程序"></a>Verilog 程序</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> hex8(</span><br><span class="line">	<span class="keyword">input</span> sys_clk,</span><br><span class="line">	<span class="keyword">input</span> rst_n,</span><br><span class="line">	<span class="keyword">input</span> En,</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] disp_data,</span><br><span class="line">	<span class="keyword">output</span> 	[<span class="number">7</span>:<span class="number">0</span>] sel,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]  seg</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">14</span>:<span class="number">0</span>] divider_cnt;<span class="comment">//25000-1</span></span><br><span class="line"><span class="keyword">reg</span> clk_1k;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] sel_r;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] data_tmp;<span class="comment">//数据缓存</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//	分频计数器计数模块</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line"><span class="keyword">if</span>(!rst_n)</span><br><span class="line">	divider_cnt &lt;= <span class="number">15&#x27;d0</span>;</span><br><span class="line"><span class="keyword">else</span> <span class="keyword">if</span>(!En)</span><br><span class="line">	divider_cnt &lt;= <span class="number">15&#x27;d0</span>;</span><br><span class="line"><span class="keyword">else</span> <span class="keyword">if</span>(divider_cnt == <span class="number">24999</span>)</span><br><span class="line">	divider_cnt &lt;= <span class="number">15&#x27;d0</span>;</span><br><span class="line"><span class="keyword">else</span></span><br><span class="line">	divider_cnt &lt;= divider_cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line"><span class="keyword">end</span> </span><br><span class="line"></span><br><span class="line"><span class="comment">//1K扫描时钟生成模块		</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line"><span class="keyword">if</span>(!rst_n)</span><br><span class="line">	clk_1k &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">else</span> <span class="keyword">if</span>(divider_cnt == <span class="number">24999</span>)</span><br><span class="line">	clk_1k &lt;= ~clk_1k;</span><br><span class="line"><span class="keyword">else</span></span><br><span class="line">	clk_1k &lt;= clk_1k;</span><br><span class="line"><span class="keyword">end</span> </span><br><span class="line">	</span><br><span class="line">    </span><br><span class="line"><span class="comment">//8位循环移位寄存器</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_1k <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line"><span class="keyword">if</span>(!rst_n)</span><br><span class="line">	sel_r &lt;= <span class="number">8&#x27;b0000_0001</span>;</span><br><span class="line"><span class="keyword">else</span> <span class="keyword">if</span>(sel_r == <span class="number">8&#x27;b1000_0000</span>)</span><br><span class="line">	sel_r &lt;= <span class="number">8&#x27;b0000_0001</span>;</span><br><span class="line"><span class="keyword">else</span></span><br><span class="line">	sel_r &lt;=  sel_r &lt;&lt; <span class="number">1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//八选一多路选择器</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> sys_clk)<span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">case</span>(sel_r)</span><br><span class="line">		<span class="number">8&#x27;b0000_0001</span>:data_tmp = disp_data[<span class="number">3</span>:<span class="number">0</span>];</span><br><span class="line">		<span class="number">8&#x27;b0000_0010</span>:data_tmp = disp_data[<span class="number">7</span>:<span class="number">4</span>];</span><br><span class="line">		<span class="number">8&#x27;b0000_0100</span>:data_tmp = disp_data[<span class="number">11</span>:<span class="number">8</span>];</span><br><span class="line">		<span class="number">8&#x27;b0000_1000</span>:data_tmp = disp_data[<span class="number">15</span>:<span class="number">12</span>];</span><br><span class="line">		<span class="number">8&#x27;b0001_0000</span>:data_tmp = disp_data[<span class="number">19</span>:<span class="number">16</span>];</span><br><span class="line">		<span class="number">8&#x27;b0010_0000</span>:data_tmp = disp_data[<span class="number">23</span>:<span class="number">20</span>];</span><br><span class="line">		<span class="number">8&#x27;b0100_0000</span>:data_tmp = disp_data[<span class="number">27</span>:<span class="number">24</span>];</span><br><span class="line">		<span class="number">8&#x27;b1000_0000</span>:data_tmp = disp_data[<span class="number">31</span>:<span class="number">28</span>];</span><br><span class="line">		<span class="keyword">default</span>:data_tmp = <span class="number">4&#x27;b0000</span>;</span><br><span class="line">	<span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//LUT储存字符对应的段选	</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> sys_clk)<span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">case</span>(data_tmp)</span><br><span class="line">		<span class="number">4&#x27;h0</span>:seg = <span class="number">8&#x27;b11000000</span>; </span><br><span class="line">		<span class="number">4&#x27;h1</span>:seg = <span class="number">8&#x27;b11111001</span>;</span><br><span class="line">		<span class="comment">//4&#x27;h2:seg = 8&#x27;b10100100;</span></span><br><span class="line">        	<span class="number">4&#x27;h2</span>:seg = <span class="number">8&#x27;b00100100</span>;</span><br><span class="line">		<span class="number">4&#x27;h3</span>:seg = <span class="number">8&#x27;b10110000</span>;</span><br><span class="line">		<span class="number">4&#x27;h4</span>:seg = <span class="number">8&#x27;b10011001</span>;</span><br><span class="line">		<span class="number">4&#x27;h5</span>:seg = <span class="number">8&#x27;b10010010</span>;</span><br><span class="line">		<span class="number">4&#x27;h6</span>:seg = <span class="number">8&#x27;b10000010</span>;</span><br><span class="line">		<span class="number">4&#x27;h7</span>:seg = <span class="number">8&#x27;b11111000</span>;</span><br><span class="line">		<span class="comment">//4&#x27;h8:seg = 8&#x27;b10000000;</span></span><br><span class="line">            <span class="number">4&#x27;h8</span>:seg = <span class="number">8&#x27;b00000000</span>;</span><br><span class="line">		<span class="number">4&#x27;h9</span>:seg = <span class="number">8&#x27;b10010000</span>;</span><br><span class="line">		<span class="number">4&#x27;ha</span>:seg = <span class="number">8&#x27;b10001000</span>;</span><br><span class="line">		<span class="number">4&#x27;hb</span>:seg = <span class="number">8&#x27;b10000011</span>;</span><br><span class="line">		<span class="number">4&#x27;hc</span>:seg = <span class="number">8&#x27;b11000110</span>;</span><br><span class="line">		<span class="number">4&#x27;hd</span>:seg = <span class="number">8&#x27;b10100001</span>;</span><br><span class="line">		<span class="number">4&#x27;he</span>:seg = <span class="number">8&#x27;b10000110</span>;</span><br><span class="line">		<span class="number">4&#x27;hf</span>:seg = <span class="number">8&#x27;b10001110</span>;</span><br><span class="line">	<span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span> </span><br><span class="line">   </span><br><span class="line"><span class="keyword">assign</span> sel = (En)?sel_r:<span class="number">8&#x27;b0000_0000</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="Test-Bench"><a href="#Test-Bench" class="headerlink" title="Test Bench"></a>Test Bench</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns </span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> clk_period 20</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> tb_hex8();</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> sys_clk     ;</span><br><span class="line"><span class="keyword">reg</span> rst_n           ;</span><br><span class="line"><span class="keyword">reg</span> En              ;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] disp_data;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] sel      ;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>]  seg     ;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> sys_clk = <span class="number">1</span>;</span><br><span class="line"><span class="keyword">always</span><span class="variable">#(`clk_period/2)</span> sys_clk = ~sys_clk;</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        rst_n = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        En = <span class="number">1</span>;</span><br><span class="line">        disp_data = <span class="number">32&#x27;h12345678</span>;</span><br><span class="line">        <span class="variable">#(`clk_period*20)</span>;</span><br><span class="line">        rst_n = <span class="number">1</span>;</span><br><span class="line">        <span class="variable">#(`clk_period*20)</span>;</span><br><span class="line">        #<span class="number">20000000</span>;</span><br><span class="line">        disp_data = <span class="number">32&#x27;h87654321</span>;</span><br><span class="line">        #<span class="number">20000000</span>;</span><br><span class="line">        disp_data = <span class="number">32&#x27;h89abcdef</span>;</span><br><span class="line">        #<span class="number">20000000</span>;</span><br><span class="line">        <span class="built_in">$stop</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">hex8 hex8_inst(</span><br><span class="line">    <span class="variable">.sys_clk</span>  (sys_clk) ,</span><br><span class="line">	<span class="variable">.rst_n</span>    (rst_n) ,</span><br><span class="line">	<span class="variable">.En</span>       (En) ,</span><br><span class="line">	<span class="variable">.disp_data</span>(disp_data) ,</span><br><span class="line">	<span class="variable">.sel</span>      (sel) ,</span><br><span class="line">	<span class="variable">.seg</span>      (seg)</span><br><span class="line"></span><br><span class="line">);    </span><br><span class="line">    </span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>



<h1 id="HC芯片驱动模块"><a href="#HC芯片驱动模块" class="headerlink" title="HC芯片驱动模块"></a>HC芯片驱动模块</h1><p><img src="https://img-blog.csdnimg.cn/20200104174557839.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3FxXzQyOTQ1NzY0,size_16,color_FFFFFF,t_70" alt="74HC595驱动"></p>
<ul>
<li>芯片的时钟频率需查阅官方数据手册，在此不展开分析，附上链接<a target="_blank" rel="noopener" href="https://img-blog.csdnimg.cn/20200104174557839.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3FxXzQyOTQ1NzY0,size_16,color_FFFFFF,t_70">74HC595数据手册</a></li>
</ul>
<p>SHCP: 移位寄存器的时钟输入,当接收到上升沿时移位寄存器内部数据整体后移;<br>STCP: 数据存储寄存器时钟输入,当检测到上升沿时使能数据存储寄存器,将芯片接收到的数据输出到Q0~Q7 ,可以将其理解为锁存信号,当数据发送给芯片完成后对该引脚发送上升沿;</p>
<h2 id="Verilog-程序-1"><a href="#Verilog-程序-1" class="headerlink" title="Verilog 程序"></a>Verilog 程序</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> hc595_driver(</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">input</span> sys_clk,</span><br><span class="line">    <span class="keyword">input</span> rst_n,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">15</span>:<span class="number">0</span>] data,</span><br><span class="line">    <span class="keyword">input</span> en,</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> sh_cp,  <span class="comment">//12.5MHz</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> st_cp,  <span class="comment">//latch_clk</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> ds</span><br><span class="line"></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] r_data;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] div_cnt;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">4</span>:<span class="number">0</span>] SHCP_EDGE_CNT;</span><br><span class="line"><span class="keyword">wire</span> sck_pluse;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//数据缓存</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!rst_n)</span><br><span class="line">        r_data &lt;= <span class="number">16&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(en)</span><br><span class="line">        r_data &lt;= data ;</span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        r_data &lt;= r_data;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//时钟4分频   50/4 = 12.5</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!rst_n)</span><br><span class="line">        div_cnt &lt;= <span class="number">16&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(div_cnt == <span class="number">4</span>)</span><br><span class="line">        div_cnt &lt;= <span class="number">16&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        div_cnt &lt;= div_cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> sck_pluse = (div_cnt == <span class="number">4</span>);</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line"><span class="keyword">if</span>(!rst_n)</span><br><span class="line">	SHCP_EDGE_CNT &lt;= <span class="number">5&#x27;d0</span>;</span><br><span class="line"><span class="keyword">else</span> <span class="keyword">if</span>(sck_pluse)<span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(SHCP_EDGE_CNT ==  <span class="number">5&#x27;d31</span>)</span><br><span class="line">		SHCP_EDGE_CNT &lt;= <span class="number">5&#x27;d0</span>;</span><br><span class="line">	<span class="keyword">else</span></span><br><span class="line">		SHCP_EDGE_CNT &lt;= SHCP_EDGE_CNT + <span class="number">1&#x27;d1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">else</span></span><br><span class="line">	SHCP_EDGE_CNT &lt;= SHCP_EDGE_CNT;</span><br><span class="line"><span class="keyword">end</span> </span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line"><span class="keyword">if</span>(!rst_n)<span class="keyword">begin</span></span><br><span class="line">	sh_cp &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">	st_cp &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">	ds &lt;= <span class="number">1&#x27;b0</span>;	</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">case</span>(SHCP_EDGE_CNT)</span><br><span class="line">		<span class="number">5&#x27;d0</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b0</span>; st_cp &lt;= <span class="number">1&#x27;b1</span>; ds &lt;= r_data[<span class="number">15</span>]; <span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d1</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b1</span>; st_cp &lt;= <span class="number">1&#x27;b0</span>;<span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d2</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b0</span>; ds &lt;= r_data[<span class="number">14</span>];<span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d3</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b1</span>; <span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d4</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b0</span>; ds &lt;= r_data[<span class="number">13</span>];<span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d5</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b1</span>; <span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d6</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b0</span>; ds &lt;= r_data[<span class="number">12</span>];<span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d7</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b1</span>; <span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d8</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b0</span>; ds &lt;= r_data[<span class="number">11</span>];<span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d9</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b1</span>; <span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d10</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b0</span>; ds &lt;= r_data[<span class="number">10</span>];<span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d11</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b1</span>; <span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d12</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b0</span>; ds &lt;= r_data[<span class="number">9</span>];<span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d13</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b1</span>; <span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d14</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b0</span>; ds &lt;= r_data[<span class="number">8</span>];<span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d15</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b1</span>; <span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d16</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b0</span>; ds &lt;= r_data[<span class="number">7</span>];<span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d17</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b1</span>; <span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d18</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b0</span>; ds &lt;= r_data[<span class="number">6</span>];<span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d19</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b1</span>; <span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d20</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b0</span>; ds &lt;= r_data[<span class="number">5</span>];<span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d21</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b1</span>; <span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d22</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b0</span>; ds &lt;= r_data[<span class="number">4</span>];<span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d23</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b1</span>; <span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d24</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b0</span>; ds &lt;= r_data[<span class="number">3</span>];<span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d25</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b1</span>; <span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d26</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b0</span>; ds &lt;= r_data[<span class="number">2</span>];<span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d27</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b1</span>; <span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d28</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b0</span>; ds &lt;= r_data[<span class="number">1</span>];<span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d29</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b1</span>; <span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d30</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b0</span>; ds &lt;= r_data[<span class="number">0</span>];<span class="keyword">end</span></span><br><span class="line">		<span class="number">5&#x27;d31</span>:<span class="keyword">begin</span> sh_cp &lt;= <span class="number">1&#x27;b1</span>; <span class="keyword">end</span></span><br><span class="line">	<span class="keyword">endcase</span>	</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span> </span><br></pre></td></tr></table></figure>

<h2 id="Test-Bench-1"><a href="#Test-Bench-1" class="headerlink" title="Test Bench"></a>Test Bench</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> clk_period 20</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> hc595_driver_tb;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> sys_clk;</span><br><span class="line"><span class="keyword">reg</span> rst_n;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span> : <span class="number">0</span>] Data;	<span class="comment">//data to send</span></span><br><span class="line"><span class="keyword">reg</span> S_EN;	<span class="comment">//send en</span></span><br><span class="line"><span class="keyword">wire</span> SH_CP;	<span class="comment">//shift clock</span></span><br><span class="line"><span class="keyword">wire</span> ST_CP;	<span class="comment">//latch data clock</span></span><br><span class="line"><span class="keyword">wire</span> DS;	<span class="comment">//shift serial data</span></span><br><span class="line">	</span><br><span class="line"></span><br><span class="line">hc595_driver hc595_driver(</span><br><span class="line">	<span class="variable">.sys_clk</span>(sys_clk),</span><br><span class="line">	<span class="variable">.rst_n</span>(rst_n),</span><br><span class="line">	<span class="variable">.data</span>(Data),</span><br><span class="line">	<span class="variable">.en</span>(S_EN),</span><br><span class="line">	<span class="variable">.sh_cp</span>(SH_CP),</span><br><span class="line">	<span class="variable">.st_cp</span>(ST_CP),</span><br><span class="line">	<span class="variable">.ds</span>(DS)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> sys_clk = <span class="number">1</span>;</span><br><span class="line"><span class="keyword">always</span><span class="variable">#(`clk_period/2)</span> sys_clk = ~sys_clk;</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">		rst_n = <span class="number">1&#x27;b0</span>;</span><br><span class="line">		S_EN = <span class="number">1</span>;</span><br><span class="line">		Data = <span class="number">16&#x27;b1010_1111_0110_0101</span>;</span><br><span class="line">		<span class="variable">#(`clk_period*20)</span>;</span><br><span class="line">		rst_n = <span class="number">1</span>;</span><br><span class="line">		<span class="variable">#(`clk_period*20)</span>;</span><br><span class="line">		#<span class="number">5000</span>;</span><br><span class="line">		Data = <span class="number">16&#x27;b0101_0101_1010_0101</span>;</span><br><span class="line">		#<span class="number">5000</span>;</span><br><span class="line"></span><br><span class="line">		<span class="built_in">$stop</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span> </span><br></pre></td></tr></table></figure>



<h1 id="顶层模块"><a href="#顶层模块" class="headerlink" title="顶层模块"></a>顶层模块</h1><p><img src="https://img-blog.csdnimg.cn/20191129213937148.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3FxXzQyOTQ1NzY0,size_16,color_FFFFFF,t_70"></p>
<ul>
<li><strong>不知为何无法正常设置ISSP（In_System Sources and Probes），很大程度上是我水平不够，下面程序并未使用此IP核</strong></li>
</ul>
<h2 id="Verilog-程序-2"><a href="#Verilog-程序-2" class="headerlink" title="Verilog 程序"></a>Verilog 程序</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top</span><br><span class="line">(   </span><br><span class="line">    <span class="keyword">input</span> sys_clk,</span><br><span class="line">    <span class="keyword">input</span> rst_n,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span> sh_cp,  <span class="comment">//12.5MHz</span></span><br><span class="line">    <span class="keyword">output</span> st_cp,  <span class="comment">//latch_clk</span></span><br><span class="line">    <span class="keyword">output</span> ds</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] sel;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] seg;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">hex8 hex8(</span><br><span class="line">    <span class="variable">.sys_clk</span>  (sys_clk) ,</span><br><span class="line">	<span class="variable">.rst_n</span>    (rst_n) ,</span><br><span class="line">	<span class="variable">.En</span>       (<span class="number">1&#x27;b1</span>) ,</span><br><span class="line">    <span class="variable">.disp_data</span>(<span class="number">32&#x27;h19216801</span>) ,  <span class="comment">//由于并未使用ISSP IP核，故在此直接对信号进行激励</span></span><br><span class="line">	<span class="variable">.sel</span>      (sel) ,</span><br><span class="line">	<span class="variable">.seg</span>      (seg)</span><br><span class="line"></span><br><span class="line">); </span><br><span class="line"></span><br><span class="line">hc595_driver  hc595_driver(</span><br><span class="line">    </span><br><span class="line">    <span class="variable">.sys_clk</span> (sys_clk) ,</span><br><span class="line">    <span class="variable">.rst_n</span>   (rst_n)    ,</span><br><span class="line">    <span class="variable">.data</span>    (&#123;seg,sel&#125;)  ,</span><br><span class="line">    <span class="variable">.en</span>      (<span class="number">1&#x27;b1</span>)   , </span><br><span class="line">    </span><br><span class="line">    . sh_cp  (sh_cp)   ,  <span class="comment">//12.5MHz</span></span><br><span class="line">    . st_cp  (st_cp)   ,  <span class="comment">//latch_clk</span></span><br><span class="line">    . ds     (ds)</span><br><span class="line">);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h1 id="总结"><a href="#总结" class="headerlink" title="总结"></a>总结</h1><p>此文中所有程序已经过仿真与板级验证，复制即可使用。</p>
<p>虽然用FPGA来点亮数码管有点大材小用，但是也让我学到了许多东西，加深了对时序的理解，以及门控时钟和使能时钟的区别和利弊。而且在此处实验中，仍有许多值得咀嚼与回味的东西。</p>
<p>非常感谢小梅哥的开源资料和指点迷津，我若侥幸学有所成，也一定对后来者倾囊相授，努力营造更好的环境。</p>
<p>师者，所以传道授业解惑也！再次感谢小梅哥！</p>
</article><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a></div><div class="post_share"><div class="social-share" data-image="/./img/FPGA.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="next-post pull-full"><a href="/2022/10/28/DDS%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/"><img class="next-cover" src="/./img/FPGA.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">FPGA学习（五）</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2022/10/28/DDS%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/" title="FPGA学习（五）"><img class="cover" src="/./img/FPGA.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-10-28</div><div class="title">FPGA学习（五）</div></div></a></div><div><a href="/2022/10/11/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%88%E4%B8%80%EF%BC%89/" title="FPGA学习（一）"><img class="cover" src="/./img/FPGA.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-10-11</div><div class="title">FPGA学习（一）</div></div></a></div><div><a href="/2022/10/13/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%88%E4%BA%8C%EF%BC%89/" title="FPGA学习（二）"><img class="cover" src="/./img/FPGA.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-10-13</div><div class="title">FPGA学习（二）</div></div></a></div><div><a href="/2022/10/19/UART/" title="FPGA学习（三）"><img class="cover" src="/./img/FPGA.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-10-19</div><div class="title">FPGA学习（三）</div></div></a></div><div><a href="/2022/10/20/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%88%E5%9B%9B%EF%BC%89/" title="FPGA学习（四）"><img class="cover" src="/./img/FPGA.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-10-20</div><div class="title">FPGA学习（四）</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/./img/hututu.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">侯同学</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">10</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">5</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">3</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/HouShiXiong"><i class="fab fa-github"></i><span>关注我</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/HouShiXiong" target="_blank" title="Github"><i class="fab fa-github"></i></a><a class="social-icon" href="mailto:3197141986@qq.com" target="_blank" title="Email"><i class="fas fa-envelope"></i></a></div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E4%B8%89%E7%BA%BF%E5%88%B6%E6%98%BE%E7%A4%BA%E5%8E%9F%E7%90%86"><span class="toc-number">1.</span> <span class="toc-text">三线制显示原理</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E6%95%B0%E7%A0%81%E7%AE%A1%E9%A9%B1%E5%8A%A8%E6%A8%A1%E5%9D%97"><span class="toc-number">2.</span> <span class="toc-text">数码管驱动模块</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Verilog-%E7%A8%8B%E5%BA%8F"><span class="toc-number">2.1.</span> <span class="toc-text">Verilog 程序</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Test-Bench"><span class="toc-number">2.2.</span> <span class="toc-text">Test Bench</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#HC%E8%8A%AF%E7%89%87%E9%A9%B1%E5%8A%A8%E6%A8%A1%E5%9D%97"><span class="toc-number">3.</span> <span class="toc-text">HC芯片驱动模块</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Verilog-%E7%A8%8B%E5%BA%8F-1"><span class="toc-number">3.1.</span> <span class="toc-text">Verilog 程序</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Test-Bench-1"><span class="toc-number">3.2.</span> <span class="toc-text">Test Bench</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E9%A1%B6%E5%B1%82%E6%A8%A1%E5%9D%97"><span class="toc-number">4.</span> <span class="toc-text">顶层模块</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Verilog-%E7%A8%8B%E5%BA%8F-2"><span class="toc-number">4.1.</span> <span class="toc-text">Verilog 程序</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E6%80%BB%E7%BB%93"><span class="toc-number">5.</span> <span class="toc-text">总结</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2022/11/04/%E6%95%B0%E7%A0%81%E7%AE%A1%E6%98%BE%E7%A4%BAIP%E5%9C%B0%E5%9D%80/" title="FPGA学习（六）"><img src="/./img/FPGA.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="FPGA学习（六）"/></a><div class="content"><a class="title" href="/2022/11/04/%E6%95%B0%E7%A0%81%E7%AE%A1%E6%98%BE%E7%A4%BAIP%E5%9C%B0%E5%9D%80/" title="FPGA学习（六）">FPGA学习（六）</a><time datetime="2022-11-04T11:40:16.000Z" title="发表于 2022-11-04 19:40:16">2022-11-04</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/10/28/DDS%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/" title="FPGA学习（五）"><img src="/./img/FPGA.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="FPGA学习（五）"/></a><div class="content"><a class="title" href="/2022/10/28/DDS%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/" title="FPGA学习（五）">FPGA学习（五）</a><time datetime="2022-10-28T03:07:16.000Z" title="发表于 2022-10-28 11:07:16">2022-10-28</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/10/26/%E4%B8%89%E5%8F%B7%E6%A5%BC%E5%B0%8F%E8%AF%97/" title="暮秋有怀"><img src="/./img/XiaoFeng.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="暮秋有怀"/></a><div class="content"><a class="title" href="/2022/10/26/%E4%B8%89%E5%8F%B7%E6%A5%BC%E5%B0%8F%E8%AF%97/" title="暮秋有怀">暮秋有怀</a><time datetime="2022-10-26T00:30:38.000Z" title="发表于 2022-10-26 08:30:38">2022-10-26</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/10/22/%E8%AF%BB%E3%80%8A%E5%AF%82%E5%AF%9E%E7%9A%84%E6%B8%B8%E6%88%8F%E3%80%8B%E6%9C%89%E6%84%9F/" title="埋藏另一半自己"><img src="/./img/%E5%AF%82%E5%AF%9E%E7%9A%84%E6%B8%B8%E6%88%8F.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="埋藏另一半自己"/></a><div class="content"><a class="title" href="/2022/10/22/%E8%AF%BB%E3%80%8A%E5%AF%82%E5%AF%9E%E7%9A%84%E6%B8%B8%E6%88%8F%E3%80%8B%E6%9C%89%E6%84%9F/" title="埋藏另一半自己">埋藏另一半自己</a><time datetime="2022-10-22T02:22:38.000Z" title="发表于 2022-10-22 10:22:38">2022-10-22</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/10/20/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%88%E5%9B%9B%EF%BC%89/" title="FPGA学习（四）"><img src="/./img/FPGA.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="FPGA学习（四）"/></a><div class="content"><a class="title" href="/2022/10/20/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%88%E5%9B%9B%EF%BC%89/" title="FPGA学习（四）">FPGA学习（四）</a><time datetime="2022-10-20T13:07:16.000Z" title="发表于 2022-10-20 21:07:16">2022-10-20</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url('/./img/FPGA.jpg')"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2022 By 侯同学</div><div class="footer_custom_text">浮云游子意,落日古人情</div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div></div></div><div id="search-mask"></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.min.js"></script><script src="/js/search/local-search.js"></script><div class="js-pjax"></div><script defer="defer" id="fluttering_ribbon" mobile="false" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-fluttering-ribbon.min.js"></script><script id="click-show-text" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/click-show-text.min.js" data-mobile="true" data-text="富强,民主,文明,和谐,公正,平等,自由,法治,爱国,敬业,诚信,友善" data-fontsize="15px" data-random="true" async="async"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>