// Seed: 2547352185
module module_0 (
    input  wand  id_0,
    output uwire id_1,
    input  tri0  id_2,
    input  tri1  id_3,
    output wor   id_4,
    output wire  id_5
);
  wire id_7;
  assign id_5 = 1;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    input supply0 id_2,
    input wand id_3,
    output wand id_4,
    input uwire id_5,
    input wand id_6,
    input supply1 id_7,
    input uwire id_8,
    input tri1 id_9,
    input tri id_10,
    input wand id_11,
    input wand id_12,
    input uwire id_13,
    input tri0 id_14,
    input tri0 id_15,
    input tri id_16,
    input wor id_17,
    input wire id_18
);
  wire [-1 'b0 : 1  >=  -1 'b0] id_20;
  wire id_21;
  ;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_7,
      id_8,
      id_4,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
