blk_mem_santa_1_right.v,verilog,xil_defaultlib,../../../../Snowshot.srcs/sources_1/ip/blk_mem_santa_1_right/sim/blk_mem_santa_1_right.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
