"D:/Efinity/2023.2/bin/efx_map" --project "sha_3cyc_v0" --write-efx-verilog "E:/vicharak/effinity_projects/sha_3cyc_v0/outflow/sha_3cyc_v0.map.v" --write-premap-module "E:/vicharak/effinity_projects/sha_3cyc_v0/outflow/sha_3cyc_v0.elab.vdb" --binary-db "E:/vicharak/effinity_projects/sha_3cyc_v0/outflow/sha_3cyc_v0.vdb" --device "T120F324" --family "Trion" --veri_option "verilog_mode=verilog_2k,vhdl_mode=vhdl_2008" --work-dir "E:/vicharak/effinity_projects/sha_3cyc_v0/work_syn" --output-dir "E:/vicharak/effinity_projects/sha_3cyc_v0/outflow" --project-xml "E:/vicharak/effinity_projects/sha_3cyc_v0/sha_3cyc_v0.xml" --I "E:/vicharak/effinity_projects/sha_3cyc_v0"