<profile>

<section name = "Vivado HLS Report for 'makeZero'" level="0">
<item name = "Date">Sat Sep 19 06:52:44 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">diagonalSum</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flgc2104-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.78, 0.802, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">4, 4, 5, 5, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 20, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 731, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="icmp_ln49_fu_1216_p2">icmp, 0, 0, 20, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="mat_0_address0">33, 6, 4, 24</column>
<column name="mat_0_address1">27, 5, 4, 20</column>
<column name="mat_1_address0">33, 6, 4, 24</column>
<column name="mat_1_address1">33, 6, 4, 24</column>
<column name="mat_2_address0">38, 7, 4, 28</column>
<column name="mat_2_address1">33, 6, 4, 24</column>
<column name="mat_3_address0">38, 7, 4, 28</column>
<column name="mat_3_address1">38, 7, 4, 28</column>
<column name="mat_4_address0">41, 8, 4, 32</column>
<column name="mat_4_address1">38, 7, 4, 28</column>
<column name="mat_5_address0">41, 8, 4, 32</column>
<column name="mat_5_address1">41, 8, 4, 32</column>
<column name="mat_6_address0">44, 9, 4, 36</column>
<column name="mat_6_address1">41, 8, 4, 32</column>
<column name="mat_7_address0">44, 9, 4, 36</column>
<column name="mat_7_address1">44, 9, 4, 36</column>
<column name="mat_8_address0">47, 10, 4, 40</column>
<column name="mat_8_address1">44, 9, 4, 36</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="icmp_ln49_reg_1222">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, makeZero, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, makeZero, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, makeZero, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, makeZero, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, makeZero, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, makeZero, return value</column>
<column name="mat_0_address0">out, 4, ap_memory, mat_0, array</column>
<column name="mat_0_ce0">out, 1, ap_memory, mat_0, array</column>
<column name="mat_0_we0">out, 1, ap_memory, mat_0, array</column>
<column name="mat_0_d0">out, 32, ap_memory, mat_0, array</column>
<column name="mat_0_address1">out, 4, ap_memory, mat_0, array</column>
<column name="mat_0_ce1">out, 1, ap_memory, mat_0, array</column>
<column name="mat_0_we1">out, 1, ap_memory, mat_0, array</column>
<column name="mat_0_d1">out, 32, ap_memory, mat_0, array</column>
<column name="mat_1_address0">out, 4, ap_memory, mat_1, array</column>
<column name="mat_1_ce0">out, 1, ap_memory, mat_1, array</column>
<column name="mat_1_we0">out, 1, ap_memory, mat_1, array</column>
<column name="mat_1_d0">out, 32, ap_memory, mat_1, array</column>
<column name="mat_1_address1">out, 4, ap_memory, mat_1, array</column>
<column name="mat_1_ce1">out, 1, ap_memory, mat_1, array</column>
<column name="mat_1_we1">out, 1, ap_memory, mat_1, array</column>
<column name="mat_1_d1">out, 32, ap_memory, mat_1, array</column>
<column name="mat_2_address0">out, 4, ap_memory, mat_2, array</column>
<column name="mat_2_ce0">out, 1, ap_memory, mat_2, array</column>
<column name="mat_2_we0">out, 1, ap_memory, mat_2, array</column>
<column name="mat_2_d0">out, 32, ap_memory, mat_2, array</column>
<column name="mat_2_address1">out, 4, ap_memory, mat_2, array</column>
<column name="mat_2_ce1">out, 1, ap_memory, mat_2, array</column>
<column name="mat_2_we1">out, 1, ap_memory, mat_2, array</column>
<column name="mat_2_d1">out, 32, ap_memory, mat_2, array</column>
<column name="mat_3_address0">out, 4, ap_memory, mat_3, array</column>
<column name="mat_3_ce0">out, 1, ap_memory, mat_3, array</column>
<column name="mat_3_we0">out, 1, ap_memory, mat_3, array</column>
<column name="mat_3_d0">out, 32, ap_memory, mat_3, array</column>
<column name="mat_3_address1">out, 4, ap_memory, mat_3, array</column>
<column name="mat_3_ce1">out, 1, ap_memory, mat_3, array</column>
<column name="mat_3_we1">out, 1, ap_memory, mat_3, array</column>
<column name="mat_3_d1">out, 32, ap_memory, mat_3, array</column>
<column name="mat_4_address0">out, 4, ap_memory, mat_4, array</column>
<column name="mat_4_ce0">out, 1, ap_memory, mat_4, array</column>
<column name="mat_4_we0">out, 1, ap_memory, mat_4, array</column>
<column name="mat_4_d0">out, 32, ap_memory, mat_4, array</column>
<column name="mat_4_address1">out, 4, ap_memory, mat_4, array</column>
<column name="mat_4_ce1">out, 1, ap_memory, mat_4, array</column>
<column name="mat_4_we1">out, 1, ap_memory, mat_4, array</column>
<column name="mat_4_d1">out, 32, ap_memory, mat_4, array</column>
<column name="mat_5_address0">out, 4, ap_memory, mat_5, array</column>
<column name="mat_5_ce0">out, 1, ap_memory, mat_5, array</column>
<column name="mat_5_we0">out, 1, ap_memory, mat_5, array</column>
<column name="mat_5_d0">out, 32, ap_memory, mat_5, array</column>
<column name="mat_5_address1">out, 4, ap_memory, mat_5, array</column>
<column name="mat_5_ce1">out, 1, ap_memory, mat_5, array</column>
<column name="mat_5_we1">out, 1, ap_memory, mat_5, array</column>
<column name="mat_5_d1">out, 32, ap_memory, mat_5, array</column>
<column name="mat_6_address0">out, 4, ap_memory, mat_6, array</column>
<column name="mat_6_ce0">out, 1, ap_memory, mat_6, array</column>
<column name="mat_6_we0">out, 1, ap_memory, mat_6, array</column>
<column name="mat_6_d0">out, 32, ap_memory, mat_6, array</column>
<column name="mat_6_address1">out, 4, ap_memory, mat_6, array</column>
<column name="mat_6_ce1">out, 1, ap_memory, mat_6, array</column>
<column name="mat_6_we1">out, 1, ap_memory, mat_6, array</column>
<column name="mat_6_d1">out, 32, ap_memory, mat_6, array</column>
<column name="mat_7_address0">out, 4, ap_memory, mat_7, array</column>
<column name="mat_7_ce0">out, 1, ap_memory, mat_7, array</column>
<column name="mat_7_we0">out, 1, ap_memory, mat_7, array</column>
<column name="mat_7_d0">out, 32, ap_memory, mat_7, array</column>
<column name="mat_7_address1">out, 4, ap_memory, mat_7, array</column>
<column name="mat_7_ce1">out, 1, ap_memory, mat_7, array</column>
<column name="mat_7_we1">out, 1, ap_memory, mat_7, array</column>
<column name="mat_7_d1">out, 32, ap_memory, mat_7, array</column>
<column name="mat_8_address0">out, 4, ap_memory, mat_8, array</column>
<column name="mat_8_ce0">out, 1, ap_memory, mat_8, array</column>
<column name="mat_8_we0">out, 1, ap_memory, mat_8, array</column>
<column name="mat_8_d0">out, 32, ap_memory, mat_8, array</column>
<column name="mat_8_address1">out, 4, ap_memory, mat_8, array</column>
<column name="mat_8_ce1">out, 1, ap_memory, mat_8, array</column>
<column name="mat_8_we1">out, 1, ap_memory, mat_8, array</column>
<column name="mat_8_d1">out, 32, ap_memory, mat_8, array</column>
<column name="lower_sum">in, 32, ap_none, lower_sum, scalar</column>
<column name="upper_sum">in, 32, ap_none, upper_sum, scalar</column>
</table>
</item>
</section>
</profile>
