@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG334 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\debugblk.v":68:17:68:29|Read directive translate_off.
@N: CG333 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\debugblk.v":745:17:745:28|Read directive translate_on.
@N: CG334 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v":982:21:982:33|Read directive translate_off.
@N: CG333 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v":984:21:984:32|Read directive translate_on.
@N: CG334 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v":1379:17:1379:29|Read directive translate_off.
@N: CG333 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v":1423:17:1423:28|Read directive translate_on.
@N: CG347 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_control.v":69:31:69:43|Read a parallel_case directive.
@N: CG347 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_rf.v":154:38:154:50|Read a parallel_case directive.
@N: CG347 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_rf.v":214:34:214:46|Read a parallel_case directive.
@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\rtg4.v":128:7:128:10|Synthesizing module AND2 in library work.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\User\GlueLogic\AXI_GLUE_LOGIC\1.0.7\vlog\AXI_glue_logic.v":3:7:3:20|Synthesizing module AXI_GLUE_LOGIC in library work.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v":20:7:20:32|Synthesizing module COREAHBLITE_DEFAULTSLAVESM in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":20:7:20:30|Synthesizing module COREAHBLITE_SLAVEARBITER in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":22:7:22:28|Synthesizing module COREAHBLITE_SLAVESTAGE in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":23:7:23:28|Synthesizing module COREAHBLITE_MATRIX4X16 in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":23:7:23:17|Synthesizing module CoreAHBLite in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":23:7:23:28|Synthesizing module COREAHBLITE_MATRIX4X16 in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":23:7:23:17|Synthesizing module CoreAHBLite in library COREAHBLITE_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":26:7:26:30|Synthesizing module CoreAHBtoAPB3_AhbToApbSM in library COREAHBTOAPB3_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":26:7:26:36|Synthesizing module CoreAHBtoAPB3_PenableScheduler in library COREAHBTOAPB3_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":27:7:27:31|Synthesizing module CoreAHBtoAPB3_ApbAddrData in library COREAHBTOAPB3_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v":25:7:25:19|Synthesizing module COREAHBTOAPB3 in library COREAHBTOAPB3_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v":30:7:30:23|Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Synthesizing module CoreAPB3 in library COREAPB3_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v":21:7:21:32|Synthesizing module COREAXITOAHBL_WSTRBPopCntr in library COREAXITOAHBL.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v":21:7:21:35|Synthesizing module COREAXITOAHBL_WSRTBAddrOffset in library COREAXITOAHBL.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v":21:7:21:31|Synthesizing module COREAXITOAHBL_readByteCnt in library COREAXITOAHBL.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v":21:7:21:32|Synthesizing module COREAXITOAHBL_AXISlaveCtrl in library COREAXITOAHBL.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v":21:7:21:29|Synthesizing module COREAXITOAHBL_AXIOutReg in library COREAXITOAHBL.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v":21:7:21:37|Synthesizing module COREAXITOAHBL_RAM_syncWrAsyncRd in library COREAXITOAHBL.
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v":68:0:68:5|Found RAM mem, depth=16, width=64
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v":21:7:21:33|Synthesizing module COREAXITOAHBL_AHBMasterCtrl in library COREAXITOAHBL.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v":21:7:21:19|Synthesizing module COREAXITOAHBL in library COREAXITOAHBL.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":23:7:23:28|Synthesizing module COREBOOTSTRAP_SPI_CTRL in library work.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit latch_sdi is always 1.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[2] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[3] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[4] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[5] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[6] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[7] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[8] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[9] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[10] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[11] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[12] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[13] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[14] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[15] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[16] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[17] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[18] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[19] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[20] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[21] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[22] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[23] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[24] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[25] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[26] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[27] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[28] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[29] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[30] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[31] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[32] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[33] is always 1.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[34] is always 1.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[35] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[36] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[37] is always 1.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[38] is always 1.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_1[39] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[2] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[3] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[4] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[5] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[6] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[7] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[8] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[9] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[10] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[11] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[12] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[13] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[14] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[15] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[16] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[17] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[18] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[19] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[20] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[21] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[22] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[23] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[24] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[25] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[26] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[27] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[28] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[29] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[30] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[31] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[32] is always 1.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[33] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[34] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[35] is always 1.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[36] is always 1.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[37] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[38] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Register bit reset_cmd_2[39] is always 1.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_cksum_ctrl.v":32:7:32:30|Synthesizing module COREBOOTSTRAP_CKSUM_CTRL in library work.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_reader.v":35:7:35:30|Synthesizing module COREBOOTSTRAP_SPI_READER in library work.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_boot_reset.v":23:7:23:30|Synthesizing module COREBOOTSTRAP_BOOT_RESET in library work.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_ahb_writer.v":23:7:23:30|Synthesizing module COREBOOTSTRAP_AHB_WRITER in library work.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_sel.v":30:7:30:27|Synthesizing module COREBOOTSTRAP_SPI_SEL in library work.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap.v":34:7:34:19|Synthesizing module COREBOOTSTRAP in library work.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":23:7:23:14|Synthesizing module CoreGPIO in library work.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":484:0:484:5|Register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":484:0:484:5|Register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":484:0:484:5|Register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":484:0:484:5|Register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":484:0:484:5|Register bit xhdl1.GEN_BITS[4].APB_32.INTR_reg[4] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":484:0:484:5|Register bit xhdl1.GEN_BITS[5].APB_32.INTR_reg[5] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":484:0:484:5|Register bit xhdl1.GEN_BITS[6].APB_32.INTR_reg[6] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":484:0:484:5|Register bit xhdl1.GEN_BITS[7].APB_32.INTR_reg[7] is always 0.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":23:7:23:14|Synthesizing module CoreGPIO in library work.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":484:0:484:5|Register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":484:0:484:5|Register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":484:0:484:5|Register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":484:0:484:5|Register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":484:0:484:5|Register bit xhdl1.GEN_BITS[4].APB_32.INTR_reg[4] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":484:0:484:5|Register bit xhdl1.GEN_BITS[5].APB_32.INTR_reg[5] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":484:0:484:5|Register bit xhdl1.GEN_BITS[6].APB_32.INTR_reg[6] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":484:0:484:5|Register bit xhdl1.GEN_BITS[7].APB_32.INTR_reg[7] is always 0.
@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\rtg4.v":346:7:346:12|Synthesizing module CLKINT in library work.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":23:7:23:19|Synthesizing module COREJTAGDEBUG in library COREJTAGDEBUG_LIB.
@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\rtg4.v":663:7:663:11|Synthesizing module UJTAG in library work.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v":47:7:47:13|Synthesizing module uj_jtag in library COREJTAGDEBUG_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":40:7:40:77|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CSR_FILE in library CORERISCV_AXI4_LIB.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_h is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_m is always 1.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_s is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_u is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_1_control_h is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_1_control_m is always 1.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_1_control_s is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_1_control_u is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_tdrmode is always 1.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_bpaction[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_bpaction[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_bpaction[2] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_bpaction[3] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_bpaction[4] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_bpaction[5] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_bpaction[6] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_bpaction[7] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_bpamaskmax[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_bpamaskmax[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_bpamaskmax[2] is always 1.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_bpamaskmax[3] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_bpamaskmax[4] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_reserved[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_reserved[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_reserved[2] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_reserved[3] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_tdrtype[0] is always 1.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_tdrtype[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_tdrtype[2] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_tdrtype[3] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_1_control_bpaction[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_1_control_bpaction[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_1_control_bpaction[2] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_1_control_bpaction[3] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_1_control_bpaction[4] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_1_control_bpaction[5] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_1_control_bpaction[6] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_1_control_bpaction[7] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_1_control_bpamaskmax[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_1_control_bpamaskmax[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_1_control_bpamaskmax[2] is always 1.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_1_control_bpamaskmax[3] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_1_control_bpamaskmax[4] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_1_control_reserved[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_1_control_reserved[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_1_control_reserved[2] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_1_control_reserved[3] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_1_control_tdrtype[0] is always 1.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_1_control_tdrtype[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_1_control_tdrtype[2] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_1_control_tdrtype[3] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_mpp[0] is always 1.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_mpp[1] is always 1.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_prv[0] is always 1.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_prv[1] is always 1.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_sptbr_asid[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_sptbr_asid[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_sptbr_asid[2] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_sptbr_asid[3] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_sptbr_asid[4] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_sptbr_asid[5] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_sptbr_asid[6] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[2] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[3] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[4] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[5] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[6] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[7] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[8] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[9] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[10] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[11] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[12] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[13] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[14] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[15] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[16] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[17] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[18] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[19] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[20] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[21] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[22] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[23] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[24] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[25] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[26] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[27] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[28] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_tdrselect_reserved[29] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_dcsr_ebreakh is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_dcsr_ebreaks is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_dcsr_ebreaku is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_dcsr_fullreset is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_dcsr_ndreset is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_dcsr_stopcycle is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_dcsr_stoptime is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_dcsr_zero1 is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_dcsr_zero2 is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_hie is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_hpie is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_mprv is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_mxr is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_pum is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_sie is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_spie is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_spp is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_uie is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_upie is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_dcsr_xdebugver[0] is always 1.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_dcsr_xdebugver[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[2] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[3] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[4] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[5] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[6] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[7] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[8] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[9] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[10] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[11] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[12] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[13] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[14] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[15] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[16] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[17] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[18] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[19] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[20] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[21] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[22] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[23] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[24] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[25] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[26] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[27] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[28] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[29] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[30] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_medeleg[31] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[2] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[3] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[4] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[5] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[6] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[7] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[8] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[9] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[10] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[11] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[12] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[13] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[14] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[15] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[16] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[17] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[18] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[19] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[20] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[21] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[22] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[23] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[24] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[25] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[26] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[27] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[28] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[29] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[30] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mideleg[31] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_fs[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_fs[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_hpp[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_hpp[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_vm[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_vm[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_vm[2] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_vm[3] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_vm[4] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_xs[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_xs[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero1[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero1[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero1[2] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero1[3] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero2[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero2[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[2] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[3] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[4] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[5] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[6] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[7] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[8] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[9] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[10] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[11] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[12] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[13] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[14] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[15] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[16] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[17] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[18] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[19] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[20] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[21] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[22] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[23] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[24] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[25] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[26] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[27] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[28] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[29] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mstatus_zero3[30] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[2] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[4] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[5] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[6] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[8] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[9] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[10] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[12] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[13] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[14] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[15] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[16] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[17] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[18] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[19] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[20] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[21] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[22] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[23] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[24] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[25] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[26] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[27] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[28] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[29] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[30] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mie[31] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mtvec[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mtvec[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_bpmatch[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_bpmatch[2] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_bp_0_control_bpmatch[3] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mepc[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_mepc[1] is always 0.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":40:7:40:84|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BREAKPOINT_UNIT in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_alu.v":40:7:40:72|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ALU in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mul_div.v":40:7:40:76|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_MUL_DIV in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":41:7:41:75|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET in library CORERISCV_AXI4_LIB.
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Found RAM T_6999, depth=31, width=32
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Found RAM T_6999, depth=31, width=32
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit ex_ctrl_alu_dw is always 1.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit ex_ctrl_fp is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit ex_ctrl_mem_cmd[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit ex_ctrl_mem_cmd[3] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit ex_ctrl_mem_cmd[4] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit ex_ctrl_rocc is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit ex_ctrl_wfd is always 0.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_flow_through_serializer.v":40:7:40:92|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_FLOW_THROUGH_SERIALIZER in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":41:7:41:76|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_I_CACHE in library CORERISCV_AXI4_LIB.
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Found RAM T_974, depth=1024, width=64
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Found RAM tag_array_0, depth=128, width=19
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":40:7:40:72|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TLB in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":40:7:40:77|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_FRONTEND in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_finish_queue.v":41:7:41:81|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_FINISH_QUEUE in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_metadata_array.v":41:7:41:83|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_METADATA_ARRAY in library CORERISCV_AXI4_LIB.
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_metadata_array.v":154:2:154:7|Found RAM T_1676_0, depth=128, width=21
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter.v":40:7:40:76|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ARBITER in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter_1.v":40:7:40:78|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ARBITER_1 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\rtg4.v":369:7:369:9|Synthesizing module GND in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\rtg4.v":373:7:373:9|Synthesizing module VCC in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\rtg4.v":703:7:703:16|Synthesizing module RAM1K18_RT in library work.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache_data_array_rtg4.v":38:7:38:87|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE_DATA_ARRAY in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter_2.v":40:7:40:78|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ARBITER_2 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":40:7:40:76|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE in library CORERISCV_AXI4_LIB.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit T_2663 is always 0.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_arbiter.v":40:7:40:105|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ARBITER in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_hella_cache_arbiter.v":40:7:40:88|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_HELLA_CACHE_ARBITER in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket_tile.v":40:7:40:80|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue.v":41:7:41:74|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_1.v":41:7:41:76|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_1 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v":41:7:41:76|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_2 in library CORERISCV_AXI4_LIB.
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v":339:2:339:7|Found RAM ram_payload_data, depth=2, width=64
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v":339:2:339:7|Found RAM ram_payload_r_type, depth=2, width=3
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v":339:2:339:7|Found RAM ram_payload_voluntary, depth=2, width=1
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v":339:2:339:7|Found RAM ram_payload_client_xact_id, depth=2, width=1
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v":339:2:339:7|Found RAM ram_payload_addr_block, depth=2, width=26
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v":339:2:339:7|Found RAM ram_payload_addr_beat, depth=2, width=3
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v":339:2:339:7|Found RAM ram_header_dst, depth=2, width=2
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v":339:2:339:7|Found RAM ram_header_src, depth=2, width=2
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_3.v":41:7:41:76|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_3 in library CORERISCV_AXI4_LIB.
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_3.v":339:2:339:7|Found RAM ram_payload_data, depth=2, width=64
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_3.v":339:2:339:7|Found RAM ram_payload_g_type, depth=2, width=4
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_3.v":339:2:339:7|Found RAM ram_payload_is_builtin_type, depth=2, width=1
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_3.v":339:2:339:7|Found RAM ram_payload_manager_xact_id, depth=2, width=2
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_3.v":339:2:339:7|Found RAM ram_payload_client_xact_id, depth=2, width=1
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_3.v":339:2:339:7|Found RAM ram_payload_addr_beat, depth=2, width=3
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_3.v":339:2:339:7|Found RAM ram_header_dst, depth=2, width=2
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_3.v":339:2:339:7|Found RAM ram_header_src, depth=2, width=2
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer.v":40:7:40:87|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_ENQUEUER in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_network_port.v":40:7:40:98|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_TILE_LINK_NETWORK_PORT in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer_1.v":40:7:40:89|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_ENQUEUER_1 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_finish_queue_1.v":50:7:50:83|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_FINISH_QUEUE_1 in library CORERISCV_AXI4_LIB.
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_finish_queue_1.v":184:2:184:7|Found RAM ram_manager_id, depth=2, width=1
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_finish_queue_1.v":184:2:184:7|Found RAM ram_manager_xact_id, depth=2, width=2
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_finish_unit.v":40:7:40:80|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_FINISH_UNIT in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_network_port.v":40:7:40:107|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_NETWORK_PORT in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port.v":40:7:40:99|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_MANAGER_TILE_LINK_NETWORK_PORT in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer_2.v":40:7:40:89|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_ENQUEUER_2 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port_1.v":40:7:40:101|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_MANAGER_TILE_LINK_NETWORK_PORT_1 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter.v":40:7:40:87|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus.v":40:7:40:78|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_1.v":40:7:40:89|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_1 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_1.v":40:7:40:80|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS_1 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_2.v":40:7:40:89|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_2 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_2.v":40:7:40:80|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS_2 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_3.v":40:7:40:89|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_3 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_3.v":40:7:40:80|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS_3 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_4.v":40:7:40:89|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_4 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_4.v":40:7:40:80|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS_4 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_ported_tile_link_crossbar.v":40:7:40:94|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_to_client_stateless_bridge.v":40:7:40:103|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_MANAGER_TO_CLIENT_STATELESS_BRIDGE in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v":40:7:40:91|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_MMIO_TILE_LINK_MANAGER in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":41:7:41:76|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_8 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_9.v":41:7:41:76|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_9 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_arbiter_1.v":40:7:40:107|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ARBITER_1 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_memory_interconnect.v":40:7:40:98|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_MEMORY_INTERCONNECT in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_5.v":40:7:40:89|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_5 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue.v":40:7:40:82|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE in library CORERISCV_AXI4_LIB.
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue.v":172:2:172:7|Found RAM T_31, depth=4, width=1
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_io_unwrapper.v":40:7:40:98|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_TILE_LINK_IO_UNWRAPPER in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_enqueuer.v":40:7:40:94|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_TILE_LINK_ENQUEUER in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_2.v":41:7:41:84|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE_2 in library CORERISCV_AXI4_LIB.
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_2.v":201:2:201:7|Found RAM T_229_subblock, depth=4, width=1
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_2.v":201:2:201:7|Found RAM T_229_addr_beat, depth=4, width=3
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_id_mapper.v":40:7:40:78|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ID_MAPPER in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_arbiter.v":40:7:40:84|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_ARBITER in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_nasti_io_tile_link_io_converter.v":40:7:40:100|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":41:7:41:77|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_10 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v":41:7:41:77|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_12 in library CORERISCV_AXI4_LIB.
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v":255:2:255:7|Found RAM ram_user, depth=2, width=1
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v":255:2:255:7|Found RAM ram_strb, depth=2, width=8
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v":255:2:255:7|Found RAM ram_id, depth=2, width=5
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v":255:2:255:7|Found RAM ram_last, depth=2, width=1
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v":255:2:255:7|Found RAM ram_data, depth=2, width=64
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_13.v":41:7:41:77|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_13 in library CORERISCV_AXI4_LIB.
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_13.v":255:2:255:7|Found RAM ram_user, depth=2, width=1
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_13.v":255:2:255:7|Found RAM ram_id, depth=2, width=5
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_13.v":255:2:255:7|Found RAM ram_last, depth=2, width=1
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_13.v":255:2:255:7|Found RAM ram_data, depth=2, width=64
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_13.v":255:2:255:7|Found RAM ram_resp, depth=2, width=2
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_14.v":41:7:41:77|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_14 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_outer_memory_system.v":40:7:40:88|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_OUTER_MEMORY_SYSTEM in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_6.v":40:7:40:89|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_6 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_router.v":40:7:40:104|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ROUTER in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_crossbar.v":40:7:40:106|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_CROSSBAR in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_7.v":40:7:40:89|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_7 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_router_1.v":40:7:40:106|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ROUTER_1 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_crossbar_1.v":40:7:40:108|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_CROSSBAR_1 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_recursive_interconnect_1.v":40:7:40:103|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_RECURSIVE_INTERCONNECT_1 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_recursive_interconnect.v":40:7:40:101|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_RECURSIVE_INTERCONNECT in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_plic.v":40:7:40:73|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC in library CORERISCV_AXI4_LIB.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_plic.v":2885:2:2885:7|Register bit enables_0_0 is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_plic.v":2885:2:2885:7|Register bit pending_0 is always 0.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_level_gateway.v":40:7:40:82|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LEVEL_GATEWAY in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v":41:7:41:81|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_DEBUG_MODULE in library CORERISCV_AXI4_LIB.
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v":1230:2:1230:7|Found RAM ramMem, depth=4, width=64
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v":1230:2:1230:7|Register bit CONTROLReg_autoincrement is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v":1230:2:1230:7|Register bit CONTROLReg_access[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v":1230:2:1230:7|Register bit CONTROLReg_access[1] is always 1.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v":1230:2:1230:7|Register bit CONTROLReg_access[2] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v":1230:2:1230:7|Register bit CONTROLReg_buserror[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v":1230:2:1230:7|Register bit CONTROLReg_buserror[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v":1230:2:1230:7|Register bit CONTROLReg_buserror[2] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v":1230:2:1230:7|Register bit CONTROLReg_reserved0[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v":1230:2:1230:7|Register bit CONTROLReg_reserved0[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v":1230:2:1230:7|Register bit CONTROLReg_reserved0[2] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v":1230:2:1230:7|Register bit CONTROLReg_reserved0[3] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v":1230:2:1230:7|Register bit CONTROLReg_reserved0[4] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v":1230:2:1230:7|Register bit CONTROLReg_reserved0[5] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v":1230:2:1230:7|Register bit CONTROLReg_reserved0[6] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v":1230:2:1230:7|Register bit CONTROLReg_reserved0[7] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v":1230:2:1230:7|Register bit CONTROLReg_reserved0[8] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v":1230:2:1230:7|Register bit CONTROLReg_reserved0[9] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v":1230:2:1230:7|Register bit CONTROLReg_serial[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v":1230:2:1230:7|Register bit CONTROLReg_serial[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v":1230:2:1230:7|Register bit CONTROLReg_serial[2] is always 0.
@N: CL299 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v":1230:2:1230:7|Splitting RAM bus ramMem[63:0] into individual bits
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v":1230:2:1230:7|Register bit dbRespReg_resp[1] is always 0.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_prci.v":40:7:40:73|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rom_slave.v":40:7:40:78|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_3.v":41:7:41:84|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE_3 in library CORERISCV_AXI4_LIB.
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_3.v":201:2:201:7|Found RAM T_184_subblock, depth=4, width=1
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_3.v":201:2:201:7|Found RAM T_184_addr_beat, depth=4, width=3
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_arbiter_1.v":40:7:40:86|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_ARBITER_1 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_nasti_io_tile_link_io_converter_1.v":40:7:40:102|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_uncore.v":40:7:40:75|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_UNCORE in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_top.v":40:7:40:72|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_transport_module_jtag.v":38:7:38:96|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_DEBUG_TRANSPORT_MODULE_JTAG in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_async_fifo.v":39:7:39:79|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ASYNC_FIFO in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_async_fifo.v":39:7:39:79|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4_ASYNC_FIFO in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4.v":38:7:38:68|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CORERISCV_AXI4_0_CORERISCV_AXI4 in library CORERISCV_AXI4_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_rf.v":29:7:29:12|Synthesizing module spi_rf in library CORESPI_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_control.v":24:7:24:17|Synthesizing module spi_control in library CORESPI_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_fifo.v":25:7:25:14|Synthesizing module spi_fifo in library CORESPI_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_clockmux.v":24:7:24:18|Synthesizing module spi_clockmux in library CORESPI_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_chanctrl.v":25:7:25:18|Synthesizing module spi_chanctrl in library CORESPI_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi.v":26:7:26:9|Synthesizing module spi in library CORESPI_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\corespi.v":25:0:25:6|Synthesizing module CORESPI in library CORESPI_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":24:7:24:15|Synthesizing module CoreTimer in library CORETIMER_LIB.
@N: CG179 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":273:37:273:41|Removing redundant assignment.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v":38:7:38:60|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_Clock_gen in library work.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":31:7:31:59|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_Tx_async in library work.
@N: CG179 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":356:21:356:29|Removing redundant assignment.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":30:7:30:59|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_Rx_async in library work.
@N: CG179 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":254:23:254:35|Removing redundant assignment.
@N: CG179 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":280:18:280:25|Removing redundant assignment.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":31:7:31:59|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_COREUART in library work.
@N: CG179 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":390:22:390:33|Removing redundant assignment.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v":59:7:59:62|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb in library work.
@N: CG179 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v":254:31:254:41|Removing redundant assignment.
@N: CG179 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v":275:31:275:41|Removing redundant assignment.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v":46:7:46:39|Synthesizing module DDR_MEMORY_CTRL_COREABC_0_COREABC in library work.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructions.v":26:7:26:44|Synthesizing module DDR_MEMORY_CTRL_COREABC_0_INSTRUCTIONS in library work.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v":808:4:808:9|Register bit ISR_ACCUM_NEG is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v":808:4:808:9|Register bit ISR_ACCUM_ZERO is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v":1031:4:1031:9|Register bit DOISR is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v":1031:4:1031:9|Register bit ISR is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v":1031:4:1031:9|Register bit ZREGISTER[16] is always 0.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Synthesizing module CoreAPB3 in library COREAPB3_LIB.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC_syn.v":5:7:5:12|Synthesizing module FDDR_W in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\rtg4.v":188:7:188:9|Synthesizing module MX2 in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\rtg4.v":279:7:279:12|Synthesizing module OUTBUF in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\rtg4.v":41:7:41:10|Synthesizing module DFN1 in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\rtg4.v":295:7:295:11|Synthesizing module BIBUF in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\rtg4.v":313:7:313:17|Synthesizing module OUTBUF_DIFF in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\rtg4.v":329:7:329:16|Synthesizing module BIBUF_DIFF in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\rtg4.v":230:7:230:9|Synthesizing module INV in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\rtg4.v":271:7:271:11|Synthesizing module INBUF in library work.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":5:7:5:39|Synthesizing module DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC in library work.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.v":9:7:9:21|Synthesizing module DDR_MEMORY_CTRL in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\rtg4.v":657:7:657:17|Synthesizing module RCOSC_50MHZ in library work.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\hdl\reset_synchronizer.v":1:7:1:24|Synthesizing module reset_synchronizer in library work.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\SgCore\RTG4FCCC\1.1.217\ccc_comps.v":1:7:1:9|Synthesizing module CCC in library work.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4FCCC_0\RTG4_CoreRISCV_AXI4_BaseDesign_RTG4FCCC_0_RTG4FCCC.v":5:7:5:56|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign_RTG4FCCC_0_RTG4FCCC in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\rtg4.v":694:7:694:14|Synthesizing module SYSRESET in library work.
@N: CG364 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.v":9:7:9:36|Synthesizing module RTG4_CoreRISCV_AXI4_BaseDesign in library work.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":131:7:131:28|Input FDDR_DQS_TMATCH_ECC_IN is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":153:13:153:22|Input AXI_S_AWID is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":154:14:154:25|Input AXI_S_AWADDR is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":155:13:155:23|Input AXI_S_AWLEN is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":156:13:156:24|Input AXI_S_AWSIZE is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":157:13:157:25|Input AXI_S_AWBURST is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":158:13:158:24|Input AXI_S_AWLOCK is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":159:7:159:19|Input AXI_S_AWVALID is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":160:13:160:21|Input AXI_S_WID is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":161:14:161:24|Input AXI_S_WDATA is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":162:13:162:23|Input AXI_S_WSTRB is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":163:7:163:17|Input AXI_S_WLAST is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":164:7:164:18|Input AXI_S_WVALID is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":165:7:165:18|Input AXI_S_BREADY is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":166:13:166:22|Input AXI_S_ARID is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":167:14:167:25|Input AXI_S_ARADDR is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":168:13:168:23|Input AXI_S_ARLEN is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":169:13:169:24|Input AXI_S_ARSIZE is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":170:13:170:25|Input AXI_S_ARBURST is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":171:13:171:24|Input AXI_S_ARLOCK is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":172:7:172:19|Input AXI_S_ARVALID is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":173:7:173:18|Input AXI_S_RREADY is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":189:7:189:17|Input AHB1_S_HSEL is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":190:14:190:25|Input AHB1_S_HADDR is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":191:13:191:25|Input AHB1_S_HBURST is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":192:13:192:24|Input AHB1_S_HSIZE is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":193:13:193:25|Input AHB1_S_HTRANS is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":194:7:194:22|Input AHB1_S_HMASTLOCK is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":195:7:195:19|Input AHB1_S_HWRITE is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":196:7:196:19|Input AHB1_S_HREADY is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":197:14:197:26|Input AHB1_S_HWDATA is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v":198:7:198:23|Input CLK_BASE_PLL_LOCK is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":72:36:72:40|Input IADDR is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":73:13:73:19|Input PRESETN is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":74:13:74:16|Input PCLK is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":105:18:105:25|Input PRDATAS1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":106:18:106:25|Input PRDATAS2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":107:18:107:25|Input PRDATAS3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":108:18:108:25|Input PRDATAS4 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":109:18:109:25|Input PRDATAS5 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":110:18:110:25|Input PRDATAS6 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":111:18:111:25|Input PRDATAS7 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":112:18:112:25|Input PRDATAS8 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":113:18:113:25|Input PRDATAS9 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":114:18:114:26|Input PRDATAS10 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":115:18:115:26|Input PRDATAS11 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":116:18:116:26|Input PRDATAS12 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":117:18:117:26|Input PRDATAS13 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":118:18:118:26|Input PRDATAS14 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":119:18:119:26|Input PRDATAS15 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":122:13:122:20|Input PREADYS1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":123:13:123:20|Input PREADYS2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":124:13:124:20|Input PREADYS3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":125:13:125:20|Input PREADYS4 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":126:13:126:20|Input PREADYS5 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":127:13:127:20|Input PREADYS6 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":128:13:128:20|Input PREADYS7 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":129:13:129:20|Input PREADYS8 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":130:13:130:20|Input PREADYS9 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":131:13:131:21|Input PREADYS10 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":132:13:132:21|Input PREADYS11 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":133:13:133:21|Input PREADYS12 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":134:13:134:21|Input PREADYS13 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":135:13:135:21|Input PREADYS14 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":136:13:136:21|Input PREADYS15 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":139:13:139:21|Input PSLVERRS1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":140:13:140:21|Input PSLVERRS2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":141:13:141:21|Input PSLVERRS3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":142:13:142:21|Input PSLVERRS4 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":143:13:143:21|Input PSLVERRS5 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":144:13:144:21|Input PSLVERRS6 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":145:13:145:21|Input PSLVERRS7 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":146:13:146:21|Input PSLVERRS8 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":147:13:147:21|Input PSLVERRS9 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":148:13:148:22|Input PSLVERRS10 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":149:13:149:22|Input PSLVERRS11 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":150:13:150:22|Input PSLVERRS12 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":151:13:151:22|Input PSLVERRS13 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":152:13:152:22|Input PSLVERRS14 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":153:13:153:22|Input PSLVERRS15 is unused.
@N: CL201 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v":1031:4:1031:9|Trying to extract state machine for register ICYCLE.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v":134:10:134:18|Input PSLVERR_M is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v":138:10:138:15|Input INTREQ is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v":141:10:141:19|Input INITDATVAL is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v":142:10:142:17|Input INITDONE is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v":143:27:143:34|Input INITADDR is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v":144:15:144:22|Input INITDATA is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v":148:11:148:16|Input PSEL_S is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v":149:11:149:19|Input PENABLE_S is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v":150:11:150:18|Input PWRITE_S is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v":151:28:151:34|Input PADDR_S is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v":152:28:152:35|Input PWDATA_S is unused.
@N: CL201 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":286:0:286:5|Trying to extract state machine for register rx_state.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Register bit fifo_read_en0 is always 1.
@N: CL201 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Trying to extract state machine for register xmit_state.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":44:11:44:21|Input tx_dout_reg is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":45:6:45:15|Input fifo_empty is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":46:6:46:14|Input fifo_full is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v":51:15:51:31|Input BAUD_VAL_FRACTION is unused.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_chanctrl.v":720:0:720:5|Register bit stxs_bitsel[4] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_chanctrl.v":720:0:720:5|Register bit stxs_bitsel[3] is always 0.
@N: CL201 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_chanctrl.v":379:0:379:5|Trying to extract state machine for register mtx_state.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_chanctrl.v":50:37:50:48|Input txfifo_count is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_chanctrl.v":55:37:55:48|Input rxfifo_count is unused.
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|Found RAM fifo_mem_q, depth=32, width=1
@N: CL134 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|Found RAM fifo_mem_q, depth=32, width=8
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_control.v":27:35:27:41|Input aresetn is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_control.v":28:35:28:41|Input sresetn is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_control.v":34:35:34:44|Input cfg_master is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_control.v":35:35:35:47|Input rx_fifo_empty is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_control.v":36:35:36:47|Input tx_fifo_empty is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_rf.v":49:35:49:46|Input tx_fifo_read is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_rf.v":52:35:52:46|Input rx_fifo_full is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_rf.v":53:35:53:51|Input rx_fifo_full_next is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_rf.v":55:35:55:52|Input rx_fifo_empty_next is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_rf.v":58:35:58:51|Input tx_fifo_full_next is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_rf.v":59:35:59:47|Input tx_fifo_empty is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_rf.v":60:35:60:52|Input tx_fifo_empty_next is unused.
@N: CL201 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_transport_module_jtag.v":196:3:196:8|Trying to extract state machine for register jtagStateReg.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_nasti_io_tile_link_io_converter_1.v":82:15:82:34|Input io_nasti_b_bits_resp is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_nasti_io_tile_link_io_converter_1.v":84:10:84:29|Input io_nasti_b_bits_user is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_nasti_io_tile_link_io_converter_1.v":100:15:100:34|Input io_nasti_r_bits_resp is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_nasti_io_tile_link_io_converter_1.v":104:10:104:29|Input io_nasti_r_bits_user is unused.
@N: CL201 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_7.v":289:2:289:7|Trying to extract state machine for register lastGrant.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_nasti_io_tile_link_io_converter.v":82:15:82:34|Input io_nasti_b_bits_resp is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_nasti_io_tile_link_io_converter.v":84:10:84:29|Input io_nasti_b_bits_user is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_nasti_io_tile_link_io_converter.v":100:15:100:34|Input io_nasti_r_bits_resp is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_nasti_io_tile_link_io_converter.v":104:10:104:29|Input io_nasti_r_bits_user is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_id_mapper.v":41:10:41:12|Input clk is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_id_mapper.v":42:10:42:14|Input reset is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_id_mapper.v":43:10:43:21|Input io_req_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_id_mapper.v":47:10:47:22|Input io_resp_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_enqueuer.v":41:10:41:12|Input clk is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_enqueuer.v":42:10:42:14|Input reset is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_io_unwrapper.v":52:10:52:26|Input io_in_probe_ready is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_io_unwrapper.v":74:10:74:27|Input io_in_finish_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_io_unwrapper.v":75:10:75:42|Input io_in_finish_bits_manager_xact_id is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_io_unwrapper.v":76:10:76:37|Input io_in_finish_bits_manager_id is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_arbiter_1.v":41:10:41:12|Input clk is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_arbiter_1.v":42:10:42:14|Input reset is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v":65:10:65:29|Input io_inner_probe_ready is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v":71:10:71:31|Input io_inner_release_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v":72:15:72:45|Input io_inner_release_bits_addr_beat is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v":73:16:73:47|Input io_inner_release_bits_addr_block is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v":74:10:74:45|Input io_inner_release_bits_client_xact_id is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v":75:10:75:40|Input io_inner_release_bits_voluntary is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v":76:15:76:42|Input io_inner_release_bits_r_type is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v":77:16:77:41|Input io_inner_release_bits_data is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v":78:10:78:40|Input io_inner_release_bits_client_id is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v":79:10:79:24|Input io_incoherent_0 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v":93:10:93:44|Input io_outer_grant_bits_manager_xact_id is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_to_client_stateless_bridge.v":41:10:41:12|Input clk is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_to_client_stateless_bridge.v":42:10:42:14|Input reset is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_to_client_stateless_bridge.v":63:10:63:30|Input io_inner_finish_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_to_client_stateless_bridge.v":64:15:64:50|Input io_inner_finish_bits_manager_xact_id is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_to_client_stateless_bridge.v":65:10:65:29|Input io_inner_probe_ready is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_to_client_stateless_bridge.v":79:10:79:24|Input io_incoherent_0 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_to_client_stateless_bridge.v":90:10:90:29|Input io_outer_probe_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_to_client_stateless_bridge.v":91:16:91:45|Input io_outer_probe_bits_addr_block is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_to_client_stateless_bridge.v":92:15:92:40|Input io_outer_probe_bits_p_type is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_to_client_stateless_bridge.v":109:10:109:39|Input io_outer_grant_bits_manager_id is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_to_client_stateless_bridge.v":110:10:110:30|Input io_outer_finish_ready is unused.
@N: CL201 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_4.v":195:2:195:7|Trying to extract state machine for register lastGrant.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_4.v":42:10:42:14|Input reset is unused.
@N: CL201 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_3.v":317:2:317:7|Trying to extract state machine for register lastGrant.
@N: CL201 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_2.v":209:2:209:7|Trying to extract state machine for register lastGrant.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_2.v":42:10:42:14|Input reset is unused.
@N: CL201 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_1.v":317:2:317:7|Trying to extract state machine for register lastGrant.
@N: CL201 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter.v":327:2:327:7|Trying to extract state machine for register lastGrant.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port_1.v":41:10:41:12|Input clk is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port_1.v":42:10:42:14|Input reset is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port_1.v":82:15:82:48|Input io_network_acquire_bits_header_dst is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port_1.v":102:15:102:47|Input io_network_finish_bits_header_src is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port_1.v":103:15:103:47|Input io_network_finish_bits_header_dst is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port_1.v":114:15:114:48|Input io_network_release_bits_header_dst is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer_2.v":41:10:41:12|Input clk is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer_2.v":42:10:42:14|Input reset is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port.v":41:10:41:12|Input clk is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port.v":42:10:42:14|Input reset is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port.v":82:15:82:48|Input io_network_acquire_bits_header_dst is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port.v":102:15:102:47|Input io_network_finish_bits_header_src is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port.v":103:15:103:47|Input io_network_finish_bits_header_dst is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port.v":114:15:114:48|Input io_network_release_bits_header_dst is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_network_port.v":87:10:87:31|Input io_network_probe_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_network_port.v":88:15:88:46|Input io_network_probe_bits_header_src is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_network_port.v":89:15:89:46|Input io_network_probe_bits_header_dst is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_network_port.v":90:16:90:55|Input io_network_probe_bits_payload_addr_block is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_network_port.v":91:15:91:50|Input io_network_probe_bits_payload_p_type is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_network_port.v":92:10:92:33|Input io_network_release_ready is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_finish_unit.v":46:15:46:38|Input io_grant_bits_header_dst is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_network_port.v":41:10:41:12|Input clk is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_network_port.v":42:10:42:14|Input reset is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_network_port.v":91:15:91:46|Input io_network_grant_bits_header_dst is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_network_port.v":105:15:105:46|Input io_network_probe_bits_header_src is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_network_port.v":106:15:106:46|Input io_network_probe_bits_header_dst is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_hella_cache_arbiter.v":41:10:41:12|Input clk is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_hella_cache_arbiter.v":42:10:42:14|Input reset is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_arbiter.v":41:10:41:12|Input clk is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_arbiter.v":42:10:42:14|Input reset is unused.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit lrscCount[4] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit lrscCount[3] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit lrscCount[2] is always 0.
@N: CL201 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Trying to extract state machine for register release_state.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":50:16:50:35|Input io_cpu_req_bits_data is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":69:10:69:29|Input io_cpu_invalidate_lr is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":142:10:142:41|Input io_mem_grant_bits_client_xact_id is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter_2.v":41:10:41:12|Input clk is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter_2.v":42:10:42:14|Input reset is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache_data_array_rtg4.v":40:16:40:20|Input reset is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache_data_array_rtg4.v":46:16:46:33|Input io_req_bits_way_en is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter_1.v":41:10:41:12|Input clk is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter_1.v":42:10:42:14|Input reset is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter.v":41:10:41:12|Input clk is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter.v":42:10:42:14|Input reset is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_metadata_array.v":45:10:45:22|Input io_read_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_metadata_array.v":47:10:47:28|Input io_read_bits_way_en is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_metadata_array.v":51:10:51:29|Input io_write_bits_way_en is unused.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":678:2:678:7|Register bit s2_pc[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":678:2:678:7|Register bit s2_pc[1] is always 0.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":61:10:61:32|Input io_cpu_btb_update_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":62:10:62:48|Input io_cpu_btb_update_bits_prediction_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":63:10:63:53|Input io_cpu_btb_update_bits_prediction_bits_taken is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":64:10:64:52|Input io_cpu_btb_update_bits_prediction_bits_mask is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":65:10:65:53|Input io_cpu_btb_update_bits_prediction_bits_bridx is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":66:16:66:60|Input io_cpu_btb_update_bits_prediction_bits_target is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":67:10:67:53|Input io_cpu_btb_update_bits_prediction_bits_entry is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":68:10:68:59|Input io_cpu_btb_update_bits_prediction_bits_bht_history is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":69:15:69:62|Input io_cpu_btb_update_bits_prediction_bits_bht_value is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":70:16:70:40|Input io_cpu_btb_update_bits_pc is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":71:16:71:44|Input io_cpu_btb_update_bits_target is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":72:10:72:37|Input io_cpu_btb_update_bits_taken is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":73:10:73:38|Input io_cpu_btb_update_bits_isJump is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":74:10:74:40|Input io_cpu_btb_update_bits_isReturn is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":75:16:75:43|Input io_cpu_btb_update_bits_br_pc is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":76:10:76:32|Input io_cpu_bht_update_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":77:10:77:48|Input io_cpu_bht_update_bits_prediction_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":78:10:78:53|Input io_cpu_bht_update_bits_prediction_bits_taken is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":79:10:79:52|Input io_cpu_bht_update_bits_prediction_bits_mask is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":80:10:80:53|Input io_cpu_bht_update_bits_prediction_bits_bridx is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":81:16:81:60|Input io_cpu_bht_update_bits_prediction_bits_target is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":82:10:82:53|Input io_cpu_bht_update_bits_prediction_bits_entry is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":83:10:83:59|Input io_cpu_bht_update_bits_prediction_bits_bht_history is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":84:15:84:62|Input io_cpu_bht_update_bits_prediction_bits_bht_value is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":85:16:85:40|Input io_cpu_bht_update_bits_pc is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":86:10:86:37|Input io_cpu_bht_update_bits_taken is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":87:10:87:42|Input io_cpu_bht_update_bits_mispredict is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":88:10:88:32|Input io_cpu_ras_update_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":89:10:89:38|Input io_cpu_ras_update_bits_isCall is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":90:10:90:40|Input io_cpu_ras_update_bits_isReturn is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":91:16:91:48|Input io_cpu_ras_update_bits_returnAddr is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":92:10:92:48|Input io_cpu_ras_update_bits_prediction_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":93:10:93:53|Input io_cpu_ras_update_bits_prediction_bits_taken is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":94:10:94:52|Input io_cpu_ras_update_bits_prediction_bits_mask is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":95:10:95:53|Input io_cpu_ras_update_bits_prediction_bits_bridx is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":96:16:96:60|Input io_cpu_ras_update_bits_prediction_bits_target is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":97:10:97:53|Input io_cpu_ras_update_bits_prediction_bits_entry is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":98:10:98:59|Input io_cpu_ras_update_bits_prediction_bits_bht_history is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v":99:15:99:62|Input io_cpu_ras_update_bits_prediction_bits_bht_value is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":41:10:41:12|Input clk is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":42:10:42:14|Input reset is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":44:10:44:21|Input io_req_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":46:10:46:32|Input io_req_bits_passthrough is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":47:10:47:32|Input io_req_bits_instruction is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":48:10:48:26|Input io_req_bits_store is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":55:10:55:25|Input io_ptw_req_ready is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":63:10:63:26|Input io_ptw_resp_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":64:16:64:57|Input io_ptw_resp_bits_pte_reserved_for_hardware is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":65:16:65:39|Input io_ptw_resp_bits_pte_ppn is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":66:15:66:56|Input io_ptw_resp_bits_pte_reserved_for_software is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":67:10:67:31|Input io_ptw_resp_bits_pte_d is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":68:10:68:31|Input io_ptw_resp_bits_pte_a is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":69:10:69:31|Input io_ptw_resp_bits_pte_g is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":70:10:70:31|Input io_ptw_resp_bits_pte_u is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":71:10:71:31|Input io_ptw_resp_bits_pte_x is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":72:10:72:31|Input io_ptw_resp_bits_pte_w is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":73:10:73:31|Input io_ptw_resp_bits_pte_r is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":74:10:74:31|Input io_ptw_resp_bits_pte_v is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":75:15:75:30|Input io_ptw_ptbr_asid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":76:16:76:30|Input io_ptw_ptbr_ppn is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":77:10:77:26|Input io_ptw_invalidate is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":78:10:78:28|Input io_ptw_status_debug is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":80:10:80:25|Input io_ptw_status_sd is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":81:16:81:34|Input io_ptw_status_zero3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":82:10:82:30|Input io_ptw_status_sd_rv32 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":83:15:83:33|Input io_ptw_status_zero2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":84:15:84:30|Input io_ptw_status_vm is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":85:15:85:33|Input io_ptw_status_zero1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":88:10:88:27|Input io_ptw_status_mprv is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":89:15:89:30|Input io_ptw_status_xs is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":90:15:90:30|Input io_ptw_status_fs is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":91:15:91:31|Input io_ptw_status_mpp is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":92:15:92:31|Input io_ptw_status_hpp is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":93:10:93:26|Input io_ptw_status_spp is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":94:10:94:27|Input io_ptw_status_mpie is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":95:10:95:27|Input io_ptw_status_hpie is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":96:10:96:27|Input io_ptw_status_spie is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":97:10:97:27|Input io_ptw_status_upie is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":98:10:98:26|Input io_ptw_status_mie is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":99:10:99:26|Input io_ptw_status_hie is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":100:10:100:26|Input io_ptw_status_sie is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v":101:10:101:26|Input io_ptw_status_uie is unused.
@N: CL201 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Trying to extract state machine for register state.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_flow_through_serializer.v":41:10:41:12|Input clk is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_flow_through_serializer.v":42:10:42:14|Input reset is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":58:10:58:31|Input io_imem_resp_bits_mask is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":110:16:110:26|Input io_imem_npc is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":123:16:123:37|Input io_dmem_resp_bits_addr is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":125:15:125:35|Input io_dmem_resp_bits_cmd is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":131:16:131:43|Input io_dmem_resp_bits_store_data is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":171:16:171:32|Input io_fpu_store_data is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":172:16:172:32|Input io_fpu_toint_data is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":178:10:178:24|Input io_fpu_fcsr_rdy is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":179:10:179:24|Input io_fpu_nack_mem is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":180:10:180:26|Input io_fpu_illegal_rm is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":183:15:183:28|Input io_fpu_dec_cmd is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":184:10:184:24|Input io_fpu_dec_ldst is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":185:10:185:23|Input io_fpu_dec_wen is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":186:10:186:24|Input io_fpu_dec_ren1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":187:10:187:24|Input io_fpu_dec_ren2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":188:10:188:24|Input io_fpu_dec_ren3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":189:10:189:26|Input io_fpu_dec_swap12 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":190:10:190:26|Input io_fpu_dec_swap23 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":191:10:191:26|Input io_fpu_dec_single is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":192:10:192:27|Input io_fpu_dec_fromint is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":193:10:193:25|Input io_fpu_dec_toint is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":194:10:194:28|Input io_fpu_dec_fastpipe is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":195:10:195:23|Input io_fpu_dec_fma is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":196:10:196:23|Input io_fpu_dec_div is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":197:10:197:24|Input io_fpu_dec_sqrt is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":198:10:198:25|Input io_fpu_dec_round is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":199:10:199:26|Input io_fpu_dec_wflags is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":200:10:200:26|Input io_fpu_sboard_set is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":201:10:201:26|Input io_fpu_sboard_clr is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":202:15:202:32|Input io_fpu_sboard_clra is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":203:10:203:28|Input io_fpu_cp_req_ready is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":228:10:228:29|Input io_fpu_cp_resp_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":229:16:229:39|Input io_fpu_cp_resp_bits_data is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":230:15:230:37|Input io_fpu_cp_resp_bits_exc is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":231:10:231:26|Input io_rocc_cmd_ready is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":268:10:268:27|Input io_rocc_resp_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":269:15:269:34|Input io_rocc_resp_bits_rd is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":270:16:270:37|Input io_rocc_resp_bits_data is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":272:10:272:30|Input io_rocc_mem_req_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":273:16:273:40|Input io_rocc_mem_req_bits_addr is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":274:15:274:38|Input io_rocc_mem_req_bits_tag is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":275:15:275:38|Input io_rocc_mem_req_bits_cmd is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":276:15:276:38|Input io_rocc_mem_req_bits_typ is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":277:10:277:34|Input io_rocc_mem_req_bits_phys is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":278:16:278:40|Input io_rocc_mem_req_bits_data is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":279:10:279:28|Input io_rocc_mem_s1_kill is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":280:16:280:34|Input io_rocc_mem_s1_data is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":297:10:297:34|Input io_rocc_mem_invalidate_lr is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":299:10:299:21|Input io_rocc_busy is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":302:10:302:35|Input io_rocc_autl_acquire_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":303:16:303:51|Input io_rocc_autl_acquire_bits_addr_block is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":304:10:304:49|Input io_rocc_autl_acquire_bits_client_xact_id is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":305:15:305:49|Input io_rocc_autl_acquire_bits_addr_beat is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":306:10:306:50|Input io_rocc_autl_acquire_bits_is_builtin_type is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":307:15:307:46|Input io_rocc_autl_acquire_bits_a_type is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":308:16:308:46|Input io_rocc_autl_acquire_bits_union is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":309:16:309:45|Input io_rocc_autl_acquire_bits_data is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":310:10:310:33|Input io_rocc_autl_grant_ready is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":319:10:319:30|Input io_rocc_fpu_req_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":320:15:320:38|Input io_rocc_fpu_req_bits_cmd is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":321:10:321:34|Input io_rocc_fpu_req_bits_ldst is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":322:10:322:33|Input io_rocc_fpu_req_bits_wen is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":323:10:323:34|Input io_rocc_fpu_req_bits_ren1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":324:10:324:34|Input io_rocc_fpu_req_bits_ren2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":325:10:325:34|Input io_rocc_fpu_req_bits_ren3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":326:10:326:36|Input io_rocc_fpu_req_bits_swap12 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":327:10:327:36|Input io_rocc_fpu_req_bits_swap23 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":328:10:328:36|Input io_rocc_fpu_req_bits_single is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":329:10:329:37|Input io_rocc_fpu_req_bits_fromint is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":330:10:330:35|Input io_rocc_fpu_req_bits_toint is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":331:10:331:38|Input io_rocc_fpu_req_bits_fastpipe is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":332:10:332:33|Input io_rocc_fpu_req_bits_fma is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":333:10:333:33|Input io_rocc_fpu_req_bits_div is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":334:10:334:34|Input io_rocc_fpu_req_bits_sqrt is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":335:10:335:35|Input io_rocc_fpu_req_bits_round is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":336:10:336:36|Input io_rocc_fpu_req_bits_wflags is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":337:15:337:37|Input io_rocc_fpu_req_bits_rm is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":338:15:338:38|Input io_rocc_fpu_req_bits_typ is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":339:16:339:39|Input io_rocc_fpu_req_bits_in1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":340:16:340:39|Input io_rocc_fpu_req_bits_in2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":341:16:341:39|Input io_rocc_fpu_req_bits_in3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":342:10:342:31|Input io_rocc_fpu_resp_ready is unused.
@N: CL201 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mul_div.v":402:2:402:7|Trying to extract state machine for register state.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mul_div.v":46:10:46:23|Input io_req_bits_dw is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_alu.v":41:10:41:12|Input clk is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_alu.v":42:10:42:14|Input reset is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_alu.v":43:10:43:14|Input io_dw is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":41:10:41:12|Input clk is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":42:10:42:14|Input reset is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":43:10:43:24|Input io_status_debug is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":45:10:45:21|Input io_status_sd is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":46:16:46:30|Input io_status_zero3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":47:10:47:26|Input io_status_sd_rv32 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":48:15:48:29|Input io_status_zero2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":49:15:49:26|Input io_status_vm is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":50:15:50:29|Input io_status_zero1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":51:10:51:22|Input io_status_mxr is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":52:10:52:22|Input io_status_pum is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":53:10:53:23|Input io_status_mprv is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":54:15:54:26|Input io_status_xs is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":55:15:55:26|Input io_status_fs is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":56:15:56:27|Input io_status_mpp is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":57:15:57:27|Input io_status_hpp is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":58:10:58:22|Input io_status_spp is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":59:10:59:23|Input io_status_mpie is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":60:10:60:23|Input io_status_hpie is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":61:10:61:23|Input io_status_spie is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":62:10:62:23|Input io_status_upie is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":63:10:63:22|Input io_status_mie is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":64:10:64:22|Input io_status_hie is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":65:10:65:22|Input io_status_sie is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":66:10:66:22|Input io_status_uie is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":67:15:67:37|Input io_bp_0_control_tdrtype is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":68:15:68:40|Input io_bp_0_control_bpamaskmax is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":69:15:69:38|Input io_bp_0_control_reserved is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":70:15:70:38|Input io_bp_0_control_bpaction is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":80:15:80:37|Input io_bp_1_control_tdrtype is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":81:15:81:40|Input io_bp_1_control_bpamaskmax is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":82:15:82:38|Input io_bp_1_control_reserved is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":83:15:83:38|Input io_bp_1_control_bpaction is unused.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_dcsr_prv[0] is always 1.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_dcsr_prv[1] is always 1.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_dpc[0] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_dpc[1] is always 0.
@N: CL189 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Register bit reg_dcsr_hwbpcount[0] is always 0.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":43:10:43:22|Input io_prci_reset is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":46:10:46:32|Input io_prci_interrupts_seip is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":93:10:93:28|Input io_fcsr_flags_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":94:15:94:32|Input io_fcsr_flags_bits is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":95:10:95:26|Input io_rocc_cmd_ready is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":132:10:132:27|Input io_rocc_resp_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":133:15:133:34|Input io_rocc_resp_bits_rd is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":134:16:134:37|Input io_rocc_resp_bits_data is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":136:10:136:30|Input io_rocc_mem_req_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":137:16:137:40|Input io_rocc_mem_req_bits_addr is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":138:15:138:38|Input io_rocc_mem_req_bits_tag is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":139:15:139:38|Input io_rocc_mem_req_bits_cmd is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":140:15:140:38|Input io_rocc_mem_req_bits_typ is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":141:10:141:34|Input io_rocc_mem_req_bits_phys is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":142:16:142:40|Input io_rocc_mem_req_bits_data is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":143:10:143:28|Input io_rocc_mem_s1_kill is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":144:16:144:34|Input io_rocc_mem_s1_data is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":161:10:161:34|Input io_rocc_mem_invalidate_lr is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":163:10:163:21|Input io_rocc_busy is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":164:10:164:26|Input io_rocc_interrupt is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":166:10:166:35|Input io_rocc_autl_acquire_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":167:16:167:51|Input io_rocc_autl_acquire_bits_addr_block is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":168:10:168:49|Input io_rocc_autl_acquire_bits_client_xact_id is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":169:15:169:49|Input io_rocc_autl_acquire_bits_addr_beat is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":170:10:170:50|Input io_rocc_autl_acquire_bits_is_builtin_type is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":171:15:171:46|Input io_rocc_autl_acquire_bits_a_type is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":172:16:172:46|Input io_rocc_autl_acquire_bits_union is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":173:16:173:45|Input io_rocc_autl_acquire_bits_data is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":174:10:174:33|Input io_rocc_autl_grant_ready is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":183:10:183:30|Input io_rocc_fpu_req_valid is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":184:15:184:38|Input io_rocc_fpu_req_bits_cmd is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":185:10:185:34|Input io_rocc_fpu_req_bits_ldst is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":186:10:186:33|Input io_rocc_fpu_req_bits_wen is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":187:10:187:34|Input io_rocc_fpu_req_bits_ren1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":188:10:188:34|Input io_rocc_fpu_req_bits_ren2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":189:10:189:34|Input io_rocc_fpu_req_bits_ren3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":190:10:190:36|Input io_rocc_fpu_req_bits_swap12 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":191:10:191:36|Input io_rocc_fpu_req_bits_swap23 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":192:10:192:36|Input io_rocc_fpu_req_bits_single is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":193:10:193:37|Input io_rocc_fpu_req_bits_fromint is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":194:10:194:35|Input io_rocc_fpu_req_bits_toint is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":195:10:195:38|Input io_rocc_fpu_req_bits_fastpipe is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":196:10:196:33|Input io_rocc_fpu_req_bits_fma is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":197:10:197:33|Input io_rocc_fpu_req_bits_div is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":198:10:198:34|Input io_rocc_fpu_req_bits_sqrt is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":199:10:199:35|Input io_rocc_fpu_req_bits_round is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":200:10:200:36|Input io_rocc_fpu_req_bits_wflags is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":201:15:201:37|Input io_rocc_fpu_req_bits_rm is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":202:15:202:38|Input io_rocc_fpu_req_bits_typ is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":203:16:203:39|Input io_rocc_fpu_req_bits_in1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":204:16:204:39|Input io_rocc_fpu_req_bits_in2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":205:16:205:39|Input io_rocc_fpu_req_bits_in3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":206:10:206:31|Input io_rocc_fpu_resp_ready is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":94:16:94:24|Input UDRCAP_IN is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":95:16:95:23|Input UDRSH_IN is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":96:16:96:24|Input UDRUPD_IN is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":97:16:97:23|Input UIREG_IN is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":98:16:98:23|Input URSTB_IN is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":99:16:99:23|Input UDRCK_IN is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":100:16:100:22|Input UTDI_IN is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":186:26:186:32|Input GPIO_IN is unused.
@N: CL135 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS[0].gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS[1].gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS[2].gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS[3].gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS[4].gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS[5].gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS[6].gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS[7].gpin3 with address depth of 3 words and data bit width of 1.
@N: CL201 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_ahb_writer.v":288:3:288:8|Trying to extract state machine for register visual_AHB_WRITER_current.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_cksum_ctrl.v":46:15:46:18|Input HCLK is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_cksum_ctrl.v":47:15:47:22|Input cks_data is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_cksum_ctrl.v":49:15:49:23|Input latch_sdi is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_cksum_ctrl.v":55:15:55:21|Input HRESETN is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_cksum_ctrl.v":63:15:63:22|Input boot_sdi is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_cksum_ctrl.v":64:15:64:25|Input rd_all_done is unused.
@N: CL201 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREBOOTSTRAP\2.0.100\rtl\vlog\core\corebootstrap_spi_ctrl.v":573:3:573:8|Trying to extract state machine for register visual_SPI_CTRL_SM_current.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v":110:24:110:26|Input WID is unused.
@N: CL201 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v":399:0:399:5|Trying to extract state machine for register currState.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v":85:24:85:29|Input AXILen is unused.
@N: CL201 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v":443:0:443:5|Trying to extract state machine for register currState.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":72:36:72:40|Input IADDR is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":73:13:73:19|Input PRESETN is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":74:13:74:16|Input PCLK is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":104:18:104:25|Input PRDATAS0 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":111:18:111:25|Input PRDATAS7 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":112:18:112:25|Input PRDATAS8 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":113:18:113:25|Input PRDATAS9 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":114:18:114:26|Input PRDATAS10 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":115:18:115:26|Input PRDATAS11 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":116:18:116:26|Input PRDATAS12 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":117:18:117:26|Input PRDATAS13 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":118:18:118:26|Input PRDATAS14 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":119:18:119:26|Input PRDATAS15 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":121:13:121:20|Input PREADYS0 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":128:13:128:20|Input PREADYS7 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":129:13:129:20|Input PREADYS8 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":130:13:130:20|Input PREADYS9 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":131:13:131:21|Input PREADYS10 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":132:13:132:21|Input PREADYS11 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":133:13:133:21|Input PREADYS12 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":134:13:134:21|Input PREADYS13 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":135:13:135:21|Input PREADYS14 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":136:13:136:21|Input PREADYS15 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":138:13:138:21|Input PSLVERRS0 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":145:13:145:21|Input PSLVERRS7 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":146:13:146:21|Input PSLVERRS8 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":147:13:147:21|Input PSLVERRS9 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":148:13:148:22|Input PSLVERRS10 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":149:13:149:22|Input PSLVERRS11 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":150:13:150:22|Input PSLVERRS12 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":151:13:151:22|Input PSLVERRS13 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":152:13:152:22|Input PSLVERRS14 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":153:13:153:22|Input PSLVERRS15 is unused.
@N: CL201 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":111:4:111:9|Trying to extract state machine for register penableSchedulerState.
@N: CL201 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Trying to extract state machine for register ahbToApbSMState.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":123:15:123:23|Input HBURST_M0 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":124:15:124:22|Input HPROT_M0 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":134:15:134:23|Input HBURST_M1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":135:15:135:22|Input HPROT_M1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":145:15:145:23|Input HBURST_M2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":146:15:146:22|Input HPROT_M2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":156:15:156:23|Input HBURST_M3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":157:15:157:22|Input HPROT_M3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":51:18:51:26|Input HWDATA_M1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":60:18:60:26|Input HWDATA_M2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":69:18:69:26|Input HWDATA_M3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":73:18:73:26|Input HRDATA_S0 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":74:13:74:24|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":75:13:75:20|Input HRESP_S0 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":84:18:84:26|Input HRDATA_S1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":85:13:85:24|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":86:13:86:20|Input HRESP_S1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":95:18:95:26|Input HRDATA_S2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":96:13:96:24|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":97:13:97:20|Input HRESP_S2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":106:18:106:26|Input HRDATA_S3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":107:13:107:24|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":108:13:108:20|Input HRESP_S3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":117:18:117:26|Input HRDATA_S4 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":118:13:118:24|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":119:13:119:20|Input HRESP_S4 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":128:18:128:26|Input HRDATA_S5 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":129:13:129:24|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":130:13:130:20|Input HRESP_S5 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":139:18:139:26|Input HRDATA_S6 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":140:13:140:24|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":141:13:141:20|Input HRESP_S6 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":161:18:161:26|Input HRDATA_S8 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":162:13:162:24|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":163:13:163:20|Input HRESP_S8 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":172:18:172:26|Input HRDATA_S9 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":173:13:173:24|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":174:13:174:20|Input HRESP_S9 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":183:18:183:27|Input HRDATA_S10 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":184:13:184:25|Input HREADYOUT_S10 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":185:13:185:21|Input HRESP_S10 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":194:18:194:27|Input HRDATA_S11 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":195:13:195:25|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":196:13:196:21|Input HRESP_S11 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":205:18:205:27|Input HRDATA_S12 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":206:13:206:25|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":207:13:207:21|Input HRESP_S12 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":216:18:216:27|Input HRDATA_S13 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":217:13:217:25|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":218:13:218:21|Input HRESP_S13 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":227:18:227:27|Input HRDATA_S14 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":228:13:228:25|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":229:13:229:21|Input HRESP_S14 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":238:18:238:27|Input HRDATA_S15 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":239:13:239:25|Input HREADYOUT_S15 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":240:13:240:21|Input HRESP_S15 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":249:18:249:27|Input HRDATA_S16 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":250:13:250:25|Input HREADYOUT_S16 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":251:13:251:21|Input HRESP_S16 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":42:16:42:25|Input SDATAREADY is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:21|Input SHRESP is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":52:16:52:24|Input HRDATA_S0 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":53:11:53:22|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":54:16:54:24|Input HRDATA_S1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":55:11:55:22|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":56:16:56:24|Input HRDATA_S2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":57:11:57:22|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":58:16:58:24|Input HRDATA_S3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":59:11:59:22|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":60:16:60:24|Input HRDATA_S4 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":61:11:61:22|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":62:16:62:24|Input HRDATA_S5 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":63:11:63:22|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":64:16:64:24|Input HRDATA_S6 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":65:11:65:22|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":66:16:66:24|Input HRDATA_S7 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":67:11:67:22|Input HREADYOUT_S7 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":68:16:68:24|Input HRDATA_S8 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":69:11:69:22|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":70:16:70:24|Input HRDATA_S9 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":71:11:71:22|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":72:16:72:25|Input HRDATA_S10 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":73:11:73:23|Input HREADYOUT_S10 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":74:16:74:25|Input HRDATA_S11 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":75:11:75:23|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":76:16:76:25|Input HRDATA_S12 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":77:11:77:23|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":78:16:78:25|Input HRDATA_S13 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":79:11:79:23|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":80:16:80:25|Input HRDATA_S14 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":81:11:81:23|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":82:16:82:25|Input HRDATA_S15 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":83:11:83:23|Input HREADYOUT_S15 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":84:16:84:25|Input HRDATA_S16 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":85:11:85:23|Input HREADYOUT_S16 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":52:16:52:24|Input HRDATA_S0 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":53:11:53:22|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":54:16:54:24|Input HRDATA_S1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":55:11:55:22|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":56:16:56:24|Input HRDATA_S2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":57:11:57:22|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":58:16:58:24|Input HRDATA_S3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":59:11:59:22|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":60:16:60:24|Input HRDATA_S4 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":61:11:61:22|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":62:16:62:24|Input HRDATA_S5 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":63:11:63:22|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":64:16:64:24|Input HRDATA_S6 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":65:11:65:22|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":68:16:68:24|Input HRDATA_S8 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":69:11:69:22|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":70:16:70:24|Input HRDATA_S9 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":71:11:71:22|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":72:16:72:25|Input HRDATA_S10 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":73:11:73:23|Input HREADYOUT_S10 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":74:16:74:25|Input HRDATA_S11 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":75:11:75:23|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":76:16:76:25|Input HRDATA_S12 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":77:11:77:23|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":78:16:78:25|Input HRDATA_S13 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":79:11:79:23|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":80:16:80:25|Input HRDATA_S14 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":81:11:81:23|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":82:16:82:25|Input HRDATA_S15 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":83:11:83:23|Input HREADYOUT_S15 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":84:16:84:25|Input HRDATA_S16 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":85:11:85:23|Input HREADYOUT_S16 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":123:15:123:23|Input HBURST_M0 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":124:15:124:22|Input HPROT_M0 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":134:15:134:23|Input HBURST_M1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":135:15:135:22|Input HPROT_M1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":145:15:145:23|Input HBURST_M2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":146:15:146:22|Input HPROT_M2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":156:15:156:23|Input HBURST_M3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":157:15:157:22|Input HPROT_M3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":60:18:60:26|Input HWDATA_M2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":69:18:69:26|Input HWDATA_M3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":73:18:73:26|Input HRDATA_S0 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":74:13:74:24|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":75:13:75:20|Input HRESP_S0 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":84:18:84:26|Input HRDATA_S1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":85:13:85:24|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":86:13:86:20|Input HRESP_S1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":95:18:95:26|Input HRDATA_S2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":96:13:96:24|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":97:13:97:20|Input HRESP_S2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":106:18:106:26|Input HRDATA_S3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":107:13:107:24|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":108:13:108:20|Input HRESP_S3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":117:18:117:26|Input HRDATA_S4 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":118:13:118:24|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":119:13:119:20|Input HRESP_S4 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":128:18:128:26|Input HRDATA_S5 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":129:13:129:24|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":130:13:130:20|Input HRESP_S5 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":139:18:139:26|Input HRDATA_S6 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":140:13:140:24|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":141:13:141:20|Input HRESP_S6 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":150:18:150:26|Input HRDATA_S7 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":151:13:151:24|Input HREADYOUT_S7 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":152:13:152:20|Input HRESP_S7 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":161:18:161:26|Input HRDATA_S8 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":162:13:162:24|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":163:13:163:20|Input HRESP_S8 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":172:18:172:26|Input HRDATA_S9 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":173:13:173:24|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":174:13:174:20|Input HRESP_S9 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":183:18:183:27|Input HRDATA_S10 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":184:13:184:25|Input HREADYOUT_S10 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":185:13:185:21|Input HRESP_S10 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":194:18:194:27|Input HRDATA_S11 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":195:13:195:25|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":196:13:196:21|Input HRESP_S11 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":205:18:205:27|Input HRDATA_S12 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":206:13:206:25|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":207:13:207:21|Input HRESP_S12 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":216:18:216:27|Input HRDATA_S13 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":217:13:217:25|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":218:13:218:21|Input HRESP_S13 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":227:18:227:27|Input HRDATA_S14 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":228:13:228:25|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":229:13:229:21|Input HRESP_S14 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":238:18:238:27|Input HRDATA_S15 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":239:13:239:25|Input HREADYOUT_S15 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":240:13:240:21|Input HRESP_S15 is unused.
@N: CL201 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Trying to extract state machine for register arbRegSMCurrentState.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":42:16:42:25|Input SDATAREADY is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:21|Input SHRESP is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":52:16:52:24|Input HRDATA_S0 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":53:11:53:22|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":54:16:54:24|Input HRDATA_S1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":55:11:55:22|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":56:16:56:24|Input HRDATA_S2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":57:11:57:22|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":58:16:58:24|Input HRDATA_S3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":59:11:59:22|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":60:16:60:24|Input HRDATA_S4 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":61:11:61:22|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":62:16:62:24|Input HRDATA_S5 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":63:11:63:22|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":64:16:64:24|Input HRDATA_S6 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":65:11:65:22|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":66:16:66:24|Input HRDATA_S7 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":67:11:67:22|Input HREADYOUT_S7 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":68:16:68:24|Input HRDATA_S8 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":69:11:69:22|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":70:16:70:24|Input HRDATA_S9 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":71:11:71:22|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":72:16:72:25|Input HRDATA_S10 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":73:11:73:23|Input HREADYOUT_S10 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":74:16:74:25|Input HRDATA_S11 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":75:11:75:23|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":76:16:76:25|Input HRDATA_S12 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":77:11:77:23|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":78:16:78:25|Input HRDATA_S13 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":79:11:79:23|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":80:16:80:25|Input HRDATA_S14 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":81:11:81:23|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":82:16:82:25|Input HRDATA_S15 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":83:11:83:23|Input HREADYOUT_S15 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":84:16:84:25|Input HRDATA_S16 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":85:11:85:23|Input HREADYOUT_S16 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":52:16:52:24|Input HRDATA_S0 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":53:11:53:22|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":54:16:54:24|Input HRDATA_S1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":55:11:55:22|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":56:16:56:24|Input HRDATA_S2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":57:11:57:22|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":58:16:58:24|Input HRDATA_S3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":59:11:59:22|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":60:16:60:24|Input HRDATA_S4 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":61:11:61:22|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":62:16:62:24|Input HRDATA_S5 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":63:11:63:22|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":64:16:64:24|Input HRDATA_S6 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":65:11:65:22|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":66:16:66:24|Input HRDATA_S7 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":67:11:67:22|Input HREADYOUT_S7 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":68:16:68:24|Input HRDATA_S8 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":69:11:69:22|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":70:16:70:24|Input HRDATA_S9 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":71:11:71:22|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":72:16:72:25|Input HRDATA_S10 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":73:11:73:23|Input HREADYOUT_S10 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":74:16:74:25|Input HRDATA_S11 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":75:11:75:23|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":76:16:76:25|Input HRDATA_S12 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":77:11:77:23|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":78:16:78:25|Input HRDATA_S13 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":79:11:79:23|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":80:16:80:25|Input HRDATA_S14 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":81:11:81:23|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":82:16:82:25|Input HRDATA_S15 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":83:11:83:23|Input HREADYOUT_S15 is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\User\GlueLogic\AXI_GLUE_LOGIC\1.0.7\vlog\AXI_glue_logic.v":4:19:4:21|Input CLK is unused.
@N: CL159 :"C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\component\User\GlueLogic\AXI_GLUE_LOGIC\1.0.7\vlog\AXI_glue_logic.v":5:19:5:23|Input RESET is unused.
@N|Running in 64-bit mode

