// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="max_pool,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.361200,HLS_SYN_LAT=2731,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=808,HLS_SYN_LUT=3202,HLS_VERSION=2019_1}" *)

module max_pool (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv_out_address0,
        conv_out_ce0,
        conv_out_q0,
        conv_out_address1,
        conv_out_ce1,
        conv_out_q1,
        max_pool_out_address0,
        max_pool_out_ce0,
        max_pool_out_we0,
        max_pool_out_d0,
        max_pool_out_address1,
        max_pool_out_ce1,
        max_pool_out_we1,
        max_pool_out_d1
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_pp0_stage0 = 11'd4;
parameter    ap_ST_fsm_pp0_stage1 = 11'd8;
parameter    ap_ST_fsm_pp0_stage2 = 11'd16;
parameter    ap_ST_fsm_pp0_stage3 = 11'd32;
parameter    ap_ST_fsm_pp0_stage4 = 11'd64;
parameter    ap_ST_fsm_pp0_stage5 = 11'd128;
parameter    ap_ST_fsm_pp0_stage6 = 11'd256;
parameter    ap_ST_fsm_pp0_stage7 = 11'd512;
parameter    ap_ST_fsm_state13 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] conv_out_address0;
output   conv_out_ce0;
input  [31:0] conv_out_q0;
output  [11:0] conv_out_address1;
output   conv_out_ce1;
input  [31:0] conv_out_q1;
output  [9:0] max_pool_out_address0;
output   max_pool_out_ce0;
output   max_pool_out_we0;
output  [31:0] max_pool_out_d0;
output  [9:0] max_pool_out_address1;
output   max_pool_out_ce1;
output   max_pool_out_we1;
output  [31:0] max_pool_out_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] conv_out_address0;
reg conv_out_ce0;
reg[11:0] conv_out_address1;
reg conv_out_ce1;
reg[9:0] max_pool_out_address0;
reg max_pool_out_ce0;
reg max_pool_out_we0;
reg[31:0] max_pool_out_d0;
reg[9:0] max_pool_out_address1;
reg max_pool_out_ce1;
reg max_pool_out_we1;
reg[31:0] max_pool_out_d1;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] c_0_0_reg_311;
reg   [31:0] reg_335;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state4_pp0_stage1_iter0;
wire    ap_block_state12_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state5_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] icmp_ln16_reg_2768;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state6_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state7_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state8_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state9_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state10_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state11_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_340;
wire   [0:0] icmp_ln10_fu_345_p2;
wire    ap_CS_fsm_state2;
wire   [6:0] add_ln10_fu_351_p2;
reg   [6:0] add_ln10_reg_2673;
wire   [3:0] select_ln29_16_fu_369_p3;
reg   [3:0] select_ln29_16_reg_2678;
wire   [2:0] select_ln29_17_fu_377_p3;
reg   [2:0] select_ln29_17_reg_2683;
wire   [10:0] zext_ln14_fu_385_p1;
reg   [10:0] zext_ln14_reg_2689;
wire   [12:0] zext_ln14_1_fu_389_p1;
reg   [12:0] zext_ln14_1_reg_2697;
wire   [7:0] mul_ln36_fu_405_p2;
reg   [7:0] mul_ln36_reg_2716;
wire   [9:0] mul_ln29_fu_415_p2;
reg   [9:0] mul_ln29_reg_2724;
wire   [9:0] mul_ln29_1_fu_431_p2;
reg   [9:0] mul_ln29_1_reg_2736;
wire   [4:0] shl_ln1_fu_437_p3;
reg   [4:0] shl_ln1_reg_2748;
wire   [9:0] zext_ln29_2_fu_445_p1;
reg   [9:0] zext_ln29_2_reg_2753;
wire   [3:0] or_ln16_fu_512_p2;
reg   [3:0] or_ln16_reg_2763;
wire   [0:0] icmp_ln16_fu_518_p2;
reg   [0:0] icmp_ln16_reg_2768_pp0_iter1_reg;
wire   [4:0] shl_ln27_1_fu_524_p3;
reg   [4:0] shl_ln27_1_reg_2772;
wire   [9:0] zext_ln29_12_fu_532_p1;
reg   [9:0] zext_ln29_12_reg_2777;
wire   [3:0] or_ln16_1_fu_577_p2;
reg   [3:0] or_ln16_1_reg_2787;
wire   [4:0] shl_ln27_2_fu_583_p3;
reg   [4:0] shl_ln27_2_reg_2792;
wire   [9:0] zext_ln29_22_fu_591_p1;
reg   [9:0] zext_ln29_22_reg_2797;
wire   [3:0] or_ln16_2_fu_636_p2;
reg   [3:0] or_ln16_2_reg_2807;
wire   [4:0] shl_ln27_3_fu_642_p3;
reg   [4:0] shl_ln27_3_reg_2812;
wire   [9:0] zext_ln29_32_fu_650_p1;
reg   [9:0] zext_ln29_32_reg_2817;
wire   [31:0] select_ln29_fu_737_p3;
reg   [31:0] select_ln29_reg_2827;
wire   [9:0] zext_ln29_7_fu_750_p1;
reg   [9:0] zext_ln29_7_reg_2834;
wire   [31:0] select_ln29_4_fu_837_p3;
reg   [31:0] select_ln29_4_reg_2844;
wire   [9:0] zext_ln29_17_fu_850_p1;
reg   [9:0] zext_ln29_17_reg_2851;
wire   [9:0] add_ln29_1_fu_895_p2;
reg   [9:0] add_ln29_1_reg_2861;
wire   [9:0] add_ln29_5_fu_899_p2;
reg   [9:0] add_ln29_5_reg_2867;
wire   [9:0] add_ln29_9_fu_903_p2;
reg   [9:0] add_ln29_9_reg_2873;
wire   [9:0] add_ln29_13_fu_907_p2;
reg   [9:0] add_ln29_13_reg_2879;
wire   [9:0] add_ln29_17_fu_911_p2;
reg   [9:0] add_ln29_17_reg_2885;
wire   [31:0] select_ln29_8_fu_957_p3;
reg   [31:0] select_ln29_8_reg_2891;
wire   [9:0] add_ln29_21_fu_1015_p2;
reg   [9:0] add_ln29_21_reg_2903;
wire   [9:0] add_ln29_25_fu_1020_p2;
reg   [9:0] add_ln29_25_reg_2909;
wire   [31:0] select_ln29_12_fu_1066_p3;
reg   [31:0] select_ln29_12_reg_2915;
wire   [9:0] add_ln29_29_fu_1124_p2;
reg   [9:0] add_ln29_29_reg_2927;
wire   [31:0] select_ln29_1_fu_1246_p3;
reg   [31:0] select_ln29_1_reg_2938;
wire   [31:0] select_ln29_5_fu_1370_p3;
reg   [31:0] select_ln29_5_reg_2950;
wire   [31:0] select_ln29_9_fu_1494_p3;
reg   [31:0] select_ln29_9_reg_2962;
wire   [31:0] select_ln29_13_fu_1618_p3;
reg   [31:0] select_ln29_13_reg_2974;
wire   [31:0] select_ln29_2_fu_1742_p3;
reg   [31:0] select_ln29_2_reg_2986;
wire   [31:0] select_ln29_6_fu_1866_p3;
reg   [31:0] select_ln29_6_reg_2998;
wire   [12:0] add_ln29_22_fu_1897_p2;
reg   [12:0] add_ln29_22_reg_3005;
wire   [12:0] add_ln29_30_fu_1926_p2;
reg   [12:0] add_ln29_30_reg_3010;
wire   [7:0] add_ln36_fu_1935_p2;
reg   [7:0] add_ln36_reg_3015;
wire   [31:0] select_ln29_10_fu_2027_p3;
reg   [31:0] select_ln29_10_reg_3026;
wire   [31:0] select_ln29_14_fu_2121_p3;
reg   [31:0] select_ln29_14_reg_3038;
wire   [3:0] add_ln16_fu_2128_p2;
reg   [3:0] add_ln16_reg_3045;
wire   [3:0] r_fu_2664_p2;
wire    ap_CS_fsm_state13;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage0_subdone;
reg   [6:0] indvar_flatten_reg_278;
reg   [2:0] f_0_reg_289;
reg   [3:0] r_0_reg_300;
reg   [3:0] ap_phi_mux_c_0_0_phi_fu_315_p4;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_48_fu_503_p3;
wire   [63:0] zext_ln29_14_fu_572_p1;
wire   [63:0] zext_ln29_24_fu_631_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln29_34_fu_690_p1;
wire   [63:0] zext_ln29_9_fu_790_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln29_19_fu_890_p1;
wire   [63:0] zext_ln29_29_fu_1010_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln29_39_fu_1119_p1;
wire   [63:0] zext_ln29_6_fu_1158_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln29_16_fu_1282_p1;
wire   [63:0] zext_ln29_26_fu_1406_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln29_36_fu_1530_p1;
wire   [63:0] zext_ln29_11_fu_1654_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln29_21_fu_1778_p1;
wire   [63:0] zext_ln29_31_fu_1940_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln29_41_fu_2034_p1;
wire   [63:0] zext_ln36_3_fu_2254_p1;
wire   [63:0] zext_ln36_6_fu_2389_p1;
wire   [63:0] zext_ln36_9_fu_2524_p1;
wire   [63:0] zext_ln36_12_fu_2659_p1;
wire   [31:0] select_ln29_3_fu_2217_p3;
wire   [31:0] select_ln29_7_fu_2342_p3;
wire   [31:0] select_ln29_11_fu_2477_p3;
wire   [31:0] select_ln29_15_fu_2612_p3;
reg   [31:0] grp_fu_323_p1;
reg   [31:0] grp_fu_329_p1;
wire   [0:0] icmp_ln13_fu_363_p2;
wire   [2:0] f_fu_357_p2;
wire   [3:0] mul_ln36_fu_405_p0;
wire   [4:0] shl_ln_fu_393_p3;
wire   [4:0] mul_ln29_fu_415_p0;
wire   [4:0] or_ln26_fu_421_p2;
wire   [4:0] mul_ln29_1_fu_431_p0;
wire   [9:0] add_ln29_fu_449_p2;
wire   [12:0] tmp_fu_454_p3;
wire   [10:0] tmp_46_fu_466_p3;
wire   [63:0] zext_ln29_3_fu_462_p1;
wire   [63:0] zext_ln29_4_fu_474_p1;
wire   [63:0] sub_ln29_fu_478_p2;
wire   [2:0] trunc_ln29_fu_484_p1;
wire   [60:0] tmp_47_fu_493_p4;
wire   [2:0] or_ln29_28_fu_488_p2;
wire   [9:0] add_ln29_7_fu_536_p2;
wire   [10:0] tmp_53_fu_549_p3;
wire   [12:0] p_shl38_cast_fu_541_p3;
wire   [12:0] zext_ln29_13_fu_557_p1;
wire   [12:0] sub_ln29_4_fu_561_p2;
wire   [12:0] add_ln29_8_fu_567_p2;
wire   [9:0] add_ln29_15_fu_595_p2;
wire   [10:0] tmp_58_fu_608_p3;
wire   [12:0] p_shl28_cast_fu_600_p3;
wire   [12:0] zext_ln29_23_fu_616_p1;
wire   [12:0] sub_ln29_8_fu_620_p2;
wire   [12:0] add_ln29_16_fu_626_p2;
wire   [9:0] add_ln29_23_fu_654_p2;
wire   [10:0] tmp_63_fu_667_p3;
wire   [12:0] p_shl18_cast_fu_659_p3;
wire   [12:0] zext_ln29_33_fu_675_p1;
wire   [12:0] sub_ln29_12_fu_679_p2;
wire   [12:0] add_ln29_24_fu_685_p2;
wire   [31:0] bitcast_ln29_fu_695_p1;
wire   [7:0] tmp_3_fu_699_p4;
wire   [22:0] trunc_ln29_1_fu_709_p1;
wire   [0:0] icmp_ln29_1_fu_719_p2;
wire   [0:0] icmp_ln29_fu_713_p2;
wire   [0:0] or_ln29_fu_725_p2;
wire   [0:0] grp_fu_323_p2;
wire   [0:0] and_ln29_fu_731_p2;
wire   [4:0] or_ln27_fu_745_p2;
wire   [9:0] add_ln29_3_fu_754_p2;
wire   [10:0] tmp_50_fu_767_p3;
wire   [12:0] p_shl4_cast_fu_759_p3;
wire   [12:0] zext_ln29_8_fu_775_p1;
wire   [12:0] sub_ln29_2_fu_779_p2;
wire   [12:0] add_ln29_4_fu_785_p2;
wire   [31:0] bitcast_ln29_7_fu_795_p1;
wire   [7:0] tmp_13_fu_799_p4;
wire   [22:0] trunc_ln29_8_fu_809_p1;
wire   [0:0] icmp_ln29_15_fu_819_p2;
wire   [0:0] icmp_ln29_14_fu_813_p2;
wire   [0:0] or_ln29_7_fu_825_p2;
wire   [0:0] grp_fu_329_p2;
wire   [0:0] and_ln29_7_fu_831_p2;
wire   [4:0] or_ln27_1_fu_845_p2;
wire   [9:0] add_ln29_11_fu_854_p2;
wire   [10:0] tmp_55_fu_867_p3;
wire   [12:0] p_shl34_cast_fu_859_p3;
wire   [12:0] zext_ln29_18_fu_875_p1;
wire   [12:0] sub_ln29_6_fu_879_p2;
wire   [12:0] add_ln29_12_fu_885_p2;
wire   [31:0] bitcast_ln29_14_fu_915_p1;
wire   [7:0] tmp_24_fu_919_p4;
wire   [22:0] trunc_ln29_15_fu_929_p1;
wire   [0:0] icmp_ln29_29_fu_939_p2;
wire   [0:0] icmp_ln29_28_fu_933_p2;
wire   [0:0] or_ln29_14_fu_945_p2;
wire   [0:0] and_ln29_14_fu_951_p2;
wire   [4:0] or_ln27_2_fu_965_p2;
wire   [9:0] zext_ln29_27_fu_970_p1;
wire   [9:0] add_ln29_19_fu_974_p2;
wire   [10:0] tmp_60_fu_987_p3;
wire   [12:0] p_shl24_cast_fu_979_p3;
wire   [12:0] zext_ln29_28_fu_995_p1;
wire   [12:0] sub_ln29_10_fu_999_p2;
wire   [12:0] add_ln29_20_fu_1005_p2;
wire   [31:0] bitcast_ln29_21_fu_1024_p1;
wire   [7:0] tmp_35_fu_1028_p4;
wire   [22:0] trunc_ln29_22_fu_1038_p1;
wire   [0:0] icmp_ln29_43_fu_1048_p2;
wire   [0:0] icmp_ln29_42_fu_1042_p2;
wire   [0:0] or_ln29_21_fu_1054_p2;
wire   [0:0] and_ln29_21_fu_1060_p2;
wire   [4:0] or_ln27_3_fu_1074_p2;
wire   [9:0] zext_ln29_37_fu_1079_p1;
wire   [9:0] add_ln29_27_fu_1083_p2;
wire   [10:0] tmp_65_fu_1096_p3;
wire   [12:0] p_shl14_cast_fu_1088_p3;
wire   [12:0] zext_ln29_38_fu_1104_p1;
wire   [12:0] sub_ln29_14_fu_1108_p2;
wire   [12:0] add_ln29_28_fu_1114_p2;
wire   [10:0] tmp_49_fu_1136_p3;
wire   [12:0] p_shl6_cast_fu_1129_p3;
wire   [12:0] zext_ln29_5_fu_1143_p1;
wire   [12:0] sub_ln29_1_fu_1147_p2;
wire   [12:0] add_ln29_2_fu_1153_p2;
wire   [31:0] bitcast_ln29_1_fu_1163_p1;
wire   [31:0] bitcast_ln29_2_fu_1181_p1;
wire   [7:0] tmp_5_fu_1167_p4;
wire   [22:0] trunc_ln29_2_fu_1177_p1;
wire   [0:0] icmp_ln29_3_fu_1204_p2;
wire   [0:0] icmp_ln29_2_fu_1198_p2;
wire   [7:0] tmp_6_fu_1184_p4;
wire   [22:0] trunc_ln29_3_fu_1194_p1;
wire   [0:0] icmp_ln29_5_fu_1222_p2;
wire   [0:0] icmp_ln29_4_fu_1216_p2;
wire   [0:0] or_ln29_1_fu_1210_p2;
wire   [0:0] or_ln29_2_fu_1228_p2;
wire   [0:0] and_ln29_1_fu_1234_p2;
wire   [0:0] and_ln29_2_fu_1240_p2;
wire   [10:0] tmp_54_fu_1260_p3;
wire   [12:0] p_shl36_cast_fu_1253_p3;
wire   [12:0] zext_ln29_15_fu_1267_p1;
wire   [12:0] sub_ln29_5_fu_1271_p2;
wire   [12:0] add_ln29_10_fu_1277_p2;
wire   [31:0] bitcast_ln29_8_fu_1287_p1;
wire   [31:0] bitcast_ln29_9_fu_1305_p1;
wire   [7:0] tmp_15_fu_1291_p4;
wire   [22:0] trunc_ln29_9_fu_1301_p1;
wire   [0:0] icmp_ln29_17_fu_1328_p2;
wire   [0:0] icmp_ln29_16_fu_1322_p2;
wire   [7:0] tmp_16_fu_1308_p4;
wire   [22:0] trunc_ln29_10_fu_1318_p1;
wire   [0:0] icmp_ln29_19_fu_1346_p2;
wire   [0:0] icmp_ln29_18_fu_1340_p2;
wire   [0:0] or_ln29_8_fu_1334_p2;
wire   [0:0] or_ln29_9_fu_1352_p2;
wire   [0:0] and_ln29_8_fu_1358_p2;
wire   [0:0] and_ln29_9_fu_1364_p2;
wire   [10:0] tmp_59_fu_1384_p3;
wire   [12:0] p_shl26_cast_fu_1377_p3;
wire   [12:0] zext_ln29_25_fu_1391_p1;
wire   [12:0] sub_ln29_9_fu_1395_p2;
wire   [12:0] add_ln29_18_fu_1401_p2;
wire   [31:0] bitcast_ln29_15_fu_1411_p1;
wire   [31:0] bitcast_ln29_16_fu_1429_p1;
wire   [7:0] tmp_26_fu_1415_p4;
wire   [22:0] trunc_ln29_16_fu_1425_p1;
wire   [0:0] icmp_ln29_31_fu_1452_p2;
wire   [0:0] icmp_ln29_30_fu_1446_p2;
wire   [7:0] tmp_27_fu_1432_p4;
wire   [22:0] trunc_ln29_17_fu_1442_p1;
wire   [0:0] icmp_ln29_33_fu_1470_p2;
wire   [0:0] icmp_ln29_32_fu_1464_p2;
wire   [0:0] or_ln29_15_fu_1458_p2;
wire   [0:0] or_ln29_16_fu_1476_p2;
wire   [0:0] and_ln29_15_fu_1482_p2;
wire   [0:0] and_ln29_16_fu_1488_p2;
wire   [10:0] tmp_64_fu_1508_p3;
wire   [12:0] p_shl16_cast_fu_1501_p3;
wire   [12:0] zext_ln29_35_fu_1515_p1;
wire   [12:0] sub_ln29_13_fu_1519_p2;
wire   [12:0] add_ln29_26_fu_1525_p2;
wire   [31:0] bitcast_ln29_22_fu_1535_p1;
wire   [31:0] bitcast_ln29_23_fu_1553_p1;
wire   [7:0] tmp_37_fu_1539_p4;
wire   [22:0] trunc_ln29_23_fu_1549_p1;
wire   [0:0] icmp_ln29_45_fu_1576_p2;
wire   [0:0] icmp_ln29_44_fu_1570_p2;
wire   [7:0] tmp_38_fu_1556_p4;
wire   [22:0] trunc_ln29_24_fu_1566_p1;
wire   [0:0] icmp_ln29_47_fu_1594_p2;
wire   [0:0] icmp_ln29_46_fu_1588_p2;
wire   [0:0] or_ln29_22_fu_1582_p2;
wire   [0:0] or_ln29_23_fu_1600_p2;
wire   [0:0] and_ln29_22_fu_1606_p2;
wire   [0:0] and_ln29_23_fu_1612_p2;
wire   [10:0] tmp_51_fu_1632_p3;
wire   [12:0] p_shl2_cast_fu_1625_p3;
wire   [12:0] zext_ln29_10_fu_1639_p1;
wire   [12:0] sub_ln29_3_fu_1643_p2;
wire   [12:0] add_ln29_6_fu_1649_p2;
wire   [31:0] bitcast_ln29_3_fu_1659_p1;
wire   [31:0] bitcast_ln29_4_fu_1677_p1;
wire   [7:0] tmp_8_fu_1663_p4;
wire   [22:0] trunc_ln29_4_fu_1673_p1;
wire   [0:0] icmp_ln29_7_fu_1700_p2;
wire   [0:0] icmp_ln29_6_fu_1694_p2;
wire   [7:0] tmp_9_fu_1680_p4;
wire   [22:0] trunc_ln29_5_fu_1690_p1;
wire   [0:0] icmp_ln29_9_fu_1718_p2;
wire   [0:0] icmp_ln29_8_fu_1712_p2;
wire   [0:0] or_ln29_3_fu_1706_p2;
wire   [0:0] or_ln29_4_fu_1724_p2;
wire   [0:0] and_ln29_3_fu_1730_p2;
wire   [0:0] and_ln29_4_fu_1736_p2;
wire   [10:0] tmp_56_fu_1756_p3;
wire   [12:0] p_shl32_cast_fu_1749_p3;
wire   [12:0] zext_ln29_20_fu_1763_p1;
wire   [12:0] sub_ln29_7_fu_1767_p2;
wire   [12:0] add_ln29_14_fu_1773_p2;
wire   [31:0] bitcast_ln29_10_fu_1783_p1;
wire   [31:0] bitcast_ln29_11_fu_1801_p1;
wire   [7:0] tmp_18_fu_1787_p4;
wire   [22:0] trunc_ln29_11_fu_1797_p1;
wire   [0:0] icmp_ln29_21_fu_1824_p2;
wire   [0:0] icmp_ln29_20_fu_1818_p2;
wire   [7:0] tmp_19_fu_1804_p4;
wire   [22:0] trunc_ln29_12_fu_1814_p1;
wire   [0:0] icmp_ln29_23_fu_1842_p2;
wire   [0:0] icmp_ln29_22_fu_1836_p2;
wire   [0:0] or_ln29_10_fu_1830_p2;
wire   [0:0] or_ln29_11_fu_1848_p2;
wire   [0:0] and_ln29_10_fu_1854_p2;
wire   [0:0] and_ln29_11_fu_1860_p2;
wire   [10:0] tmp_61_fu_1880_p3;
wire   [12:0] p_shl22_cast_fu_1873_p3;
wire   [12:0] zext_ln29_30_fu_1887_p1;
wire   [12:0] sub_ln29_11_fu_1891_p2;
wire   [10:0] tmp_66_fu_1909_p3;
wire   [12:0] p_shl12_cast_fu_1902_p3;
wire   [12:0] zext_ln29_40_fu_1916_p1;
wire   [12:0] sub_ln29_15_fu_1920_p2;
wire   [7:0] zext_ln36_1_fu_1931_p1;
wire   [31:0] bitcast_ln29_17_fu_1944_p1;
wire   [31:0] bitcast_ln29_18_fu_1962_p1;
wire   [7:0] tmp_29_fu_1948_p4;
wire   [22:0] trunc_ln29_18_fu_1958_p1;
wire   [0:0] icmp_ln29_35_fu_1985_p2;
wire   [0:0] icmp_ln29_34_fu_1979_p2;
wire   [7:0] tmp_30_fu_1965_p4;
wire   [22:0] trunc_ln29_19_fu_1975_p1;
wire   [0:0] icmp_ln29_37_fu_2003_p2;
wire   [0:0] icmp_ln29_36_fu_1997_p2;
wire   [0:0] or_ln29_17_fu_1991_p2;
wire   [0:0] or_ln29_18_fu_2009_p2;
wire   [0:0] and_ln29_17_fu_2015_p2;
wire   [0:0] and_ln29_18_fu_2021_p2;
wire   [31:0] bitcast_ln29_24_fu_2038_p1;
wire   [31:0] bitcast_ln29_25_fu_2056_p1;
wire   [7:0] tmp_40_fu_2042_p4;
wire   [22:0] trunc_ln29_25_fu_2052_p1;
wire   [0:0] icmp_ln29_49_fu_2079_p2;
wire   [0:0] icmp_ln29_48_fu_2073_p2;
wire   [7:0] tmp_41_fu_2059_p4;
wire   [22:0] trunc_ln29_26_fu_2069_p1;
wire   [0:0] icmp_ln29_51_fu_2097_p2;
wire   [0:0] icmp_ln29_50_fu_2091_p2;
wire   [0:0] or_ln29_24_fu_2085_p2;
wire   [0:0] or_ln29_25_fu_2103_p2;
wire   [0:0] and_ln29_24_fu_2109_p2;
wire   [0:0] and_ln29_25_fu_2115_p2;
wire   [31:0] bitcast_ln29_5_fu_2134_p1;
wire   [31:0] bitcast_ln29_6_fu_2152_p1;
wire   [7:0] tmp_10_fu_2138_p4;
wire   [22:0] trunc_ln29_6_fu_2148_p1;
wire   [0:0] icmp_ln29_11_fu_2175_p2;
wire   [0:0] icmp_ln29_10_fu_2169_p2;
wire   [7:0] tmp_11_fu_2155_p4;
wire   [22:0] trunc_ln29_7_fu_2165_p1;
wire   [0:0] icmp_ln29_13_fu_2193_p2;
wire   [0:0] icmp_ln29_12_fu_2187_p2;
wire   [0:0] or_ln29_5_fu_2181_p2;
wire   [0:0] or_ln29_6_fu_2199_p2;
wire   [0:0] and_ln29_5_fu_2205_p2;
wire   [0:0] and_ln29_6_fu_2211_p2;
wire   [8:0] tmp_52_fu_2232_p3;
wire   [10:0] p_shl_cast_fu_2225_p3;
wire   [10:0] zext_ln36_2_fu_2239_p1;
wire   [10:0] sub_ln36_fu_2243_p2;
wire   [10:0] add_ln36_1_fu_2249_p2;
wire   [31:0] bitcast_ln29_12_fu_2259_p1;
wire   [31:0] bitcast_ln29_13_fu_2277_p1;
wire   [7:0] tmp_21_fu_2263_p4;
wire   [22:0] trunc_ln29_13_fu_2273_p1;
wire   [0:0] icmp_ln29_25_fu_2300_p2;
wire   [0:0] icmp_ln29_24_fu_2294_p2;
wire   [7:0] tmp_22_fu_2280_p4;
wire   [22:0] trunc_ln29_14_fu_2290_p1;
wire   [0:0] icmp_ln29_27_fu_2318_p2;
wire   [0:0] icmp_ln29_26_fu_2312_p2;
wire   [0:0] or_ln29_12_fu_2306_p2;
wire   [0:0] or_ln29_13_fu_2324_p2;
wire   [0:0] and_ln29_12_fu_2330_p2;
wire   [0:0] and_ln29_13_fu_2336_p2;
wire   [7:0] zext_ln36_4_fu_2350_p1;
wire   [7:0] add_ln36_2_fu_2353_p2;
wire   [8:0] tmp_57_fu_2366_p3;
wire   [10:0] p_shl30_cast_fu_2358_p3;
wire   [10:0] zext_ln36_5_fu_2374_p1;
wire   [10:0] sub_ln36_1_fu_2378_p2;
wire   [10:0] add_ln36_3_fu_2384_p2;
wire   [31:0] bitcast_ln29_19_fu_2394_p1;
wire   [31:0] bitcast_ln29_20_fu_2412_p1;
wire   [7:0] tmp_32_fu_2398_p4;
wire   [22:0] trunc_ln29_20_fu_2408_p1;
wire   [0:0] icmp_ln29_39_fu_2435_p2;
wire   [0:0] icmp_ln29_38_fu_2429_p2;
wire   [7:0] tmp_33_fu_2415_p4;
wire   [22:0] trunc_ln29_21_fu_2425_p1;
wire   [0:0] icmp_ln29_41_fu_2453_p2;
wire   [0:0] icmp_ln29_40_fu_2447_p2;
wire   [0:0] or_ln29_19_fu_2441_p2;
wire   [0:0] or_ln29_20_fu_2459_p2;
wire   [0:0] and_ln29_19_fu_2465_p2;
wire   [0:0] and_ln29_20_fu_2471_p2;
wire   [7:0] zext_ln36_7_fu_2485_p1;
wire   [7:0] add_ln36_4_fu_2488_p2;
wire   [8:0] tmp_62_fu_2501_p3;
wire   [10:0] p_shl20_cast_fu_2493_p3;
wire   [10:0] zext_ln36_8_fu_2509_p1;
wire   [10:0] sub_ln36_2_fu_2513_p2;
wire   [10:0] add_ln36_5_fu_2519_p2;
wire   [31:0] bitcast_ln29_26_fu_2529_p1;
wire   [31:0] bitcast_ln29_27_fu_2547_p1;
wire   [7:0] tmp_43_fu_2533_p4;
wire   [22:0] trunc_ln29_27_fu_2543_p1;
wire   [0:0] icmp_ln29_53_fu_2570_p2;
wire   [0:0] icmp_ln29_52_fu_2564_p2;
wire   [7:0] tmp_44_fu_2550_p4;
wire   [22:0] trunc_ln29_28_fu_2560_p1;
wire   [0:0] icmp_ln29_55_fu_2588_p2;
wire   [0:0] icmp_ln29_54_fu_2582_p2;
wire   [0:0] or_ln29_26_fu_2576_p2;
wire   [0:0] or_ln29_27_fu_2594_p2;
wire   [0:0] and_ln29_26_fu_2600_p2;
wire   [0:0] and_ln29_27_fu_2606_p2;
wire   [7:0] zext_ln36_10_fu_2620_p1;
wire   [7:0] add_ln36_6_fu_2623_p2;
wire   [8:0] tmp_67_fu_2636_p3;
wire   [10:0] p_shl10_cast_fu_2628_p3;
wire   [10:0] zext_ln36_11_fu_2644_p1;
wire   [10:0] sub_ln36_3_fu_2648_p2;
wire   [10:0] add_ln36_7_fu_2654_p2;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage0_00001;
reg   [10:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [9:0] mul_ln29_1_fu_431_p00;
wire   [9:0] mul_ln29_fu_415_p00;
wire   [7:0] mul_ln36_fu_405_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

max_pool_fcmp_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_fcmp_32nbkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_out_q0),
    .din1(grp_fu_323_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_323_p2)
);

max_pool_fcmp_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_fcmp_32nbkb_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_out_q1),
    .din1(grp_fu_329_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_329_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((icmp_ln16_reg_2768 == 1'd1) & (1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln10_fu_345_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((icmp_ln10_fu_345_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_reg_2768 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_0_0_reg_311 <= add_ln16_reg_3045;
    end else if (((icmp_ln10_fu_345_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c_0_0_reg_311 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        f_0_reg_289 <= select_ln29_17_reg_2683;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        f_0_reg_289 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        indvar_flatten_reg_278 <= add_ln10_reg_2673;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_278 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        r_0_reg_300 <= r_fu_2664_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_0_reg_300 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln10_reg_2673 <= add_ln10_fu_351_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_reg_2768 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        add_ln16_reg_3045 <= add_ln16_fu_2128_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln16_reg_2768 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln29_13_reg_2879[9 : 1] <= add_ln29_13_fu_907_p2[9 : 1];
        add_ln29_17_reg_2885[9 : 1] <= add_ln29_17_fu_911_p2[9 : 1];
        add_ln29_21_reg_2903[9 : 1] <= add_ln29_21_fu_1015_p2[9 : 1];
        add_ln29_25_reg_2909[9 : 1] <= add_ln29_25_fu_1020_p2[9 : 1];
        add_ln29_29_reg_2927[9 : 1] <= add_ln29_29_fu_1124_p2[9 : 1];
        add_ln29_9_reg_2873[9 : 1] <= add_ln29_9_fu_903_p2[9 : 1];
        select_ln29_12_reg_2915 <= select_ln29_12_fu_1066_p3;
        select_ln29_8_reg_2891 <= select_ln29_8_fu_957_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln29_1_reg_2861[9 : 1] <= add_ln29_1_fu_895_p2[9 : 1];
        add_ln29_5_reg_2867[9 : 1] <= add_ln29_5_fu_899_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_reg_2768 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        add_ln29_22_reg_3005 <= add_ln29_22_fu_1897_p2;
        add_ln29_30_reg_3010 <= add_ln29_30_fu_1926_p2;
        select_ln29_6_reg_2998 <= select_ln29_6_fu_1866_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        add_ln36_reg_3015 <= add_ln36_fu_1935_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln16_reg_2768 <= icmp_ln16_fu_518_p2;
        icmp_ln16_reg_2768_pp0_iter1_reg <= icmp_ln16_reg_2768;
        or_ln16_reg_2763[3 : 1] <= or_ln16_fu_512_p2[3 : 1];
        shl_ln1_reg_2748[4 : 1] <= shl_ln1_fu_437_p3[4 : 1];
        zext_ln29_2_reg_2753[4 : 1] <= zext_ln29_2_fu_445_p1[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_fu_345_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        mul_ln29_1_reg_2736[9 : 1] <= mul_ln29_1_fu_431_p2[9 : 1];
        mul_ln29_reg_2724[9 : 1] <= mul_ln29_fu_415_p2[9 : 1];
        mul_ln36_reg_2716 <= mul_ln36_fu_405_p2;
        select_ln29_16_reg_2678 <= select_ln29_16_fu_369_p3;
        select_ln29_17_reg_2683 <= select_ln29_17_fu_377_p3;
        zext_ln14_1_reg_2697[2 : 0] <= zext_ln14_1_fu_389_p1[2 : 0];
        zext_ln14_reg_2689[2 : 0] <= zext_ln14_fu_385_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_reg_2768 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        or_ln16_1_reg_2787[0] <= or_ln16_1_fu_577_p2[0];
or_ln16_1_reg_2787[3 : 2] <= or_ln16_1_fu_577_p2[3 : 2];
        or_ln16_2_reg_2807[3 : 2] <= or_ln16_2_fu_636_p2[3 : 2];
        shl_ln27_2_reg_2792[1] <= shl_ln27_2_fu_583_p3[1];
shl_ln27_2_reg_2792[4 : 3] <= shl_ln27_2_fu_583_p3[4 : 3];
        shl_ln27_3_reg_2812[4 : 3] <= shl_ln27_3_fu_642_p3[4 : 3];
        zext_ln29_22_reg_2797[1] <= zext_ln29_22_fu_591_p1[1];
zext_ln29_22_reg_2797[4 : 3] <= zext_ln29_22_fu_591_p1[4 : 3];
        zext_ln29_32_reg_2817[4 : 3] <= zext_ln29_32_fu_650_p1[4 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln16_reg_2768 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln16_reg_2768 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((icmp_ln16_reg_2768 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((icmp_ln16_reg_2768 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_335 <= conv_out_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln16_reg_2768 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln16_reg_2768 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln16_reg_2768 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((icmp_ln16_reg_2768 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((icmp_ln16_reg_2768 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((icmp_ln16_reg_2768 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((icmp_ln16_reg_2768 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln16_reg_2768 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_340 <= conv_out_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_reg_2768 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        select_ln29_10_reg_3026 <= select_ln29_10_fu_2027_p3;
        select_ln29_14_reg_3038 <= select_ln29_14_fu_2121_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_reg_2768 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        select_ln29_13_reg_2974 <= select_ln29_13_fu_1618_p3;
        select_ln29_9_reg_2962 <= select_ln29_9_fu_1494_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        select_ln29_1_reg_2938 <= select_ln29_1_fu_1246_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        select_ln29_2_reg_2986 <= select_ln29_2_fu_1742_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_reg_2768 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        select_ln29_4_reg_2844 <= select_ln29_4_fu_837_p3;
        zext_ln29_17_reg_2851[4 : 2] <= zext_ln29_17_fu_850_p1[4 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_reg_2768 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        select_ln29_5_reg_2950 <= select_ln29_5_fu_1370_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        select_ln29_reg_2827 <= select_ln29_fu_737_p3;
        zext_ln29_7_reg_2834[4 : 1] <= zext_ln29_7_fu_750_p1[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_fu_518_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        shl_ln27_1_reg_2772[4 : 2] <= shl_ln27_1_fu_524_p3[4 : 2];
        zext_ln29_12_reg_2777[4 : 2] <= zext_ln29_12_fu_532_p1[4 : 2];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln10_fu_345_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln16_reg_2768 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_c_0_0_phi_fu_315_p4 = add_ln16_reg_3045;
    end else begin
        ap_phi_mux_c_0_0_phi_fu_315_p4 = c_0_0_reg_311;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln10_fu_345_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv_out_address0 = zext_ln29_31_fu_1940_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv_out_address0 = zext_ln29_11_fu_1654_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv_out_address0 = zext_ln29_26_fu_1406_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_out_address0 = zext_ln29_6_fu_1158_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_out_address0 = zext_ln29_29_fu_1010_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_out_address0 = zext_ln29_9_fu_790_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_address0 = zext_ln29_24_fu_631_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_address0 = tmp_48_fu_503_p3;
        end else begin
            conv_out_address0 = 'bx;
        end
    end else begin
        conv_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv_out_address1 = zext_ln29_41_fu_2034_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv_out_address1 = zext_ln29_21_fu_1778_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv_out_address1 = zext_ln29_36_fu_1530_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_out_address1 = zext_ln29_16_fu_1282_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_out_address1 = zext_ln29_39_fu_1119_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_out_address1 = zext_ln29_19_fu_890_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_address1 = zext_ln29_34_fu_690_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_address1 = zext_ln29_14_fu_572_p1;
        end else begin
            conv_out_address1 = 'bx;
        end
    end else begin
        conv_out_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_out_ce0 = 1'b1;
    end else begin
        conv_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_out_ce1 = 1'b1;
    end else begin
        conv_out_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_323_p1 = select_ln29_10_reg_3026;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_323_p1 = select_ln29_2_reg_2986;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_323_p1 = select_ln29_9_reg_2962;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_323_p1 = select_ln29_1_reg_2938;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_323_p1 = select_ln29_8_reg_2891;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_323_p1 = select_ln29_reg_2827;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_323_p1 = 32'd8388608;
    end else begin
        grp_fu_323_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_329_p1 = select_ln29_14_reg_3038;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_329_p1 = select_ln29_6_reg_2998;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_329_p1 = select_ln29_13_reg_2974;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_329_p1 = select_ln29_5_reg_2950;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_329_p1 = select_ln29_12_reg_2915;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_329_p1 = select_ln29_4_reg_2844;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_329_p1 = 32'd8388608;
    end else begin
        grp_fu_329_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            max_pool_out_address0 = zext_ln36_9_fu_2524_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            max_pool_out_address0 = zext_ln36_3_fu_2254_p1;
        end else begin
            max_pool_out_address0 = 'bx;
        end
    end else begin
        max_pool_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            max_pool_out_address1 = zext_ln36_12_fu_2659_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            max_pool_out_address1 = zext_ln36_6_fu_2389_p1;
        end else begin
            max_pool_out_address1 = 'bx;
        end
    end else begin
        max_pool_out_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        max_pool_out_ce0 = 1'b1;
    end else begin
        max_pool_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        max_pool_out_ce1 = 1'b1;
    end else begin
        max_pool_out_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            max_pool_out_d0 = select_ln29_11_fu_2477_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            max_pool_out_d0 = select_ln29_3_fu_2217_p3;
        end else begin
            max_pool_out_d0 = 'bx;
        end
    end else begin
        max_pool_out_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            max_pool_out_d1 = select_ln29_15_fu_2612_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            max_pool_out_d1 = select_ln29_7_fu_2342_p3;
        end else begin
            max_pool_out_d1 = 'bx;
        end
    end else begin
        max_pool_out_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln16_reg_2768_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        max_pool_out_we0 = 1'b1;
    end else begin
        max_pool_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln16_reg_2768 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln16_reg_2768_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        max_pool_out_we1 = 1'b1;
    end else begin
        max_pool_out_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln10_fu_345_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln10_fu_351_p2 = (indvar_flatten_reg_278 + 7'd1);

assign add_ln16_fu_2128_p2 = (4'd4 + c_0_0_reg_311);

assign add_ln29_10_fu_1277_p2 = (zext_ln14_1_reg_2697 + sub_ln29_5_fu_1271_p2);

assign add_ln29_11_fu_854_p2 = (zext_ln29_17_fu_850_p1 + mul_ln29_reg_2724);

assign add_ln29_12_fu_885_p2 = (zext_ln14_1_reg_2697 + sub_ln29_6_fu_879_p2);

assign add_ln29_13_fu_907_p2 = (zext_ln29_17_reg_2851 + mul_ln29_1_reg_2736);

assign add_ln29_14_fu_1773_p2 = (zext_ln14_1_reg_2697 + sub_ln29_7_fu_1767_p2);

assign add_ln29_15_fu_595_p2 = (zext_ln29_22_fu_591_p1 + mul_ln29_reg_2724);

assign add_ln29_16_fu_626_p2 = (zext_ln14_1_reg_2697 + sub_ln29_8_fu_620_p2);

assign add_ln29_17_fu_911_p2 = (zext_ln29_22_reg_2797 + mul_ln29_1_reg_2736);

assign add_ln29_18_fu_1401_p2 = (zext_ln14_1_reg_2697 + sub_ln29_9_fu_1395_p2);

assign add_ln29_19_fu_974_p2 = (zext_ln29_27_fu_970_p1 + mul_ln29_reg_2724);

assign add_ln29_1_fu_895_p2 = (zext_ln29_2_reg_2753 + mul_ln29_1_reg_2736);

assign add_ln29_20_fu_1005_p2 = (zext_ln14_1_reg_2697 + sub_ln29_10_fu_999_p2);

assign add_ln29_21_fu_1015_p2 = (zext_ln29_27_fu_970_p1 + mul_ln29_1_reg_2736);

assign add_ln29_22_fu_1897_p2 = (zext_ln14_1_reg_2697 + sub_ln29_11_fu_1891_p2);

assign add_ln29_23_fu_654_p2 = (zext_ln29_32_fu_650_p1 + mul_ln29_reg_2724);

assign add_ln29_24_fu_685_p2 = (zext_ln14_1_reg_2697 + sub_ln29_12_fu_679_p2);

assign add_ln29_25_fu_1020_p2 = (zext_ln29_32_reg_2817 + mul_ln29_1_reg_2736);

assign add_ln29_26_fu_1525_p2 = (zext_ln14_1_reg_2697 + sub_ln29_13_fu_1519_p2);

assign add_ln29_27_fu_1083_p2 = (zext_ln29_37_fu_1079_p1 + mul_ln29_reg_2724);

assign add_ln29_28_fu_1114_p2 = (zext_ln14_1_reg_2697 + sub_ln29_14_fu_1108_p2);

assign add_ln29_29_fu_1124_p2 = (zext_ln29_37_fu_1079_p1 + mul_ln29_1_reg_2736);

assign add_ln29_2_fu_1153_p2 = (zext_ln14_1_reg_2697 + sub_ln29_1_fu_1147_p2);

assign add_ln29_30_fu_1926_p2 = (zext_ln14_1_reg_2697 + sub_ln29_15_fu_1920_p2);

assign add_ln29_3_fu_754_p2 = (zext_ln29_7_fu_750_p1 + mul_ln29_reg_2724);

assign add_ln29_4_fu_785_p2 = (zext_ln14_1_reg_2697 + sub_ln29_2_fu_779_p2);

assign add_ln29_5_fu_899_p2 = (zext_ln29_7_reg_2834 + mul_ln29_1_reg_2736);

assign add_ln29_6_fu_1649_p2 = (zext_ln14_1_reg_2697 + sub_ln29_3_fu_1643_p2);

assign add_ln29_7_fu_536_p2 = (zext_ln29_12_fu_532_p1 + mul_ln29_reg_2724);

assign add_ln29_8_fu_567_p2 = (zext_ln14_1_reg_2697 + sub_ln29_4_fu_561_p2);

assign add_ln29_9_fu_903_p2 = (zext_ln29_12_reg_2777 + mul_ln29_1_reg_2736);

assign add_ln29_fu_449_p2 = (zext_ln29_2_fu_445_p1 + mul_ln29_reg_2724);

assign add_ln36_1_fu_2249_p2 = (zext_ln14_reg_2689 + sub_ln36_fu_2243_p2);

assign add_ln36_2_fu_2353_p2 = (zext_ln36_4_fu_2350_p1 + mul_ln36_reg_2716);

assign add_ln36_3_fu_2384_p2 = (zext_ln14_reg_2689 + sub_ln36_1_fu_2378_p2);

assign add_ln36_4_fu_2488_p2 = (zext_ln36_7_fu_2485_p1 + mul_ln36_reg_2716);

assign add_ln36_5_fu_2519_p2 = (zext_ln14_reg_2689 + sub_ln36_2_fu_2513_p2);

assign add_ln36_6_fu_2623_p2 = (zext_ln36_10_fu_2620_p1 + mul_ln36_reg_2716);

assign add_ln36_7_fu_2654_p2 = (zext_ln14_reg_2689 + sub_ln36_3_fu_2648_p2);

assign add_ln36_fu_1935_p2 = (zext_ln36_1_fu_1931_p1 + mul_ln36_reg_2716);

assign and_ln29_10_fu_1854_p2 = (or_ln29_11_fu_1848_p2 & or_ln29_10_fu_1830_p2);

assign and_ln29_11_fu_1860_p2 = (grp_fu_329_p2 & and_ln29_10_fu_1854_p2);

assign and_ln29_12_fu_2330_p2 = (or_ln29_13_fu_2324_p2 & or_ln29_12_fu_2306_p2);

assign and_ln29_13_fu_2336_p2 = (grp_fu_329_p2 & and_ln29_12_fu_2330_p2);

assign and_ln29_14_fu_951_p2 = (or_ln29_14_fu_945_p2 & grp_fu_323_p2);

assign and_ln29_15_fu_1482_p2 = (or_ln29_16_fu_1476_p2 & or_ln29_15_fu_1458_p2);

assign and_ln29_16_fu_1488_p2 = (grp_fu_323_p2 & and_ln29_15_fu_1482_p2);

assign and_ln29_17_fu_2015_p2 = (or_ln29_18_fu_2009_p2 & or_ln29_17_fu_1991_p2);

assign and_ln29_18_fu_2021_p2 = (grp_fu_323_p2 & and_ln29_17_fu_2015_p2);

assign and_ln29_19_fu_2465_p2 = (or_ln29_20_fu_2459_p2 & or_ln29_19_fu_2441_p2);

assign and_ln29_1_fu_1234_p2 = (or_ln29_2_fu_1228_p2 & or_ln29_1_fu_1210_p2);

assign and_ln29_20_fu_2471_p2 = (grp_fu_323_p2 & and_ln29_19_fu_2465_p2);

assign and_ln29_21_fu_1060_p2 = (or_ln29_21_fu_1054_p2 & grp_fu_329_p2);

assign and_ln29_22_fu_1606_p2 = (or_ln29_23_fu_1600_p2 & or_ln29_22_fu_1582_p2);

assign and_ln29_23_fu_1612_p2 = (grp_fu_329_p2 & and_ln29_22_fu_1606_p2);

assign and_ln29_24_fu_2109_p2 = (or_ln29_25_fu_2103_p2 & or_ln29_24_fu_2085_p2);

assign and_ln29_25_fu_2115_p2 = (grp_fu_329_p2 & and_ln29_24_fu_2109_p2);

assign and_ln29_26_fu_2600_p2 = (or_ln29_27_fu_2594_p2 & or_ln29_26_fu_2576_p2);

assign and_ln29_27_fu_2606_p2 = (grp_fu_329_p2 & and_ln29_26_fu_2600_p2);

assign and_ln29_2_fu_1240_p2 = (grp_fu_323_p2 & and_ln29_1_fu_1234_p2);

assign and_ln29_3_fu_1730_p2 = (or_ln29_4_fu_1724_p2 & or_ln29_3_fu_1706_p2);

assign and_ln29_4_fu_1736_p2 = (grp_fu_323_p2 & and_ln29_3_fu_1730_p2);

assign and_ln29_5_fu_2205_p2 = (or_ln29_6_fu_2199_p2 & or_ln29_5_fu_2181_p2);

assign and_ln29_6_fu_2211_p2 = (grp_fu_323_p2 & and_ln29_5_fu_2205_p2);

assign and_ln29_7_fu_831_p2 = (or_ln29_7_fu_825_p2 & grp_fu_329_p2);

assign and_ln29_8_fu_1358_p2 = (or_ln29_9_fu_1352_p2 & or_ln29_8_fu_1334_p2);

assign and_ln29_9_fu_1364_p2 = (grp_fu_329_p2 & and_ln29_8_fu_1358_p2);

assign and_ln29_fu_731_p2 = (or_ln29_fu_725_p2 & grp_fu_323_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bitcast_ln29_10_fu_1783_p1 = reg_340;

assign bitcast_ln29_11_fu_1801_p1 = select_ln29_5_reg_2950;

assign bitcast_ln29_12_fu_2259_p1 = reg_340;

assign bitcast_ln29_13_fu_2277_p1 = select_ln29_6_reg_2998;

assign bitcast_ln29_14_fu_915_p1 = reg_335;

assign bitcast_ln29_15_fu_1411_p1 = reg_335;

assign bitcast_ln29_16_fu_1429_p1 = select_ln29_8_reg_2891;

assign bitcast_ln29_17_fu_1944_p1 = reg_335;

assign bitcast_ln29_18_fu_1962_p1 = select_ln29_9_reg_2962;

assign bitcast_ln29_19_fu_2394_p1 = reg_335;

assign bitcast_ln29_1_fu_1163_p1 = reg_335;

assign bitcast_ln29_20_fu_2412_p1 = select_ln29_10_reg_3026;

assign bitcast_ln29_21_fu_1024_p1 = reg_340;

assign bitcast_ln29_22_fu_1535_p1 = reg_340;

assign bitcast_ln29_23_fu_1553_p1 = select_ln29_12_reg_2915;

assign bitcast_ln29_24_fu_2038_p1 = reg_340;

assign bitcast_ln29_25_fu_2056_p1 = select_ln29_13_reg_2974;

assign bitcast_ln29_26_fu_2529_p1 = reg_340;

assign bitcast_ln29_27_fu_2547_p1 = select_ln29_14_reg_3038;

assign bitcast_ln29_2_fu_1181_p1 = select_ln29_reg_2827;

assign bitcast_ln29_3_fu_1659_p1 = reg_335;

assign bitcast_ln29_4_fu_1677_p1 = select_ln29_1_reg_2938;

assign bitcast_ln29_5_fu_2134_p1 = reg_335;

assign bitcast_ln29_6_fu_2152_p1 = select_ln29_2_reg_2986;

assign bitcast_ln29_7_fu_795_p1 = reg_340;

assign bitcast_ln29_8_fu_1287_p1 = reg_340;

assign bitcast_ln29_9_fu_1305_p1 = select_ln29_4_reg_2844;

assign bitcast_ln29_fu_695_p1 = reg_335;

assign f_fu_357_p2 = (f_0_reg_289 + 3'd1);

assign icmp_ln10_fu_345_p2 = ((indvar_flatten_reg_278 == 7'd78) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_363_p2 = ((r_0_reg_300 == 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln16_fu_518_p2 = ((or_ln16_fu_512_p2 == 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln29_10_fu_2169_p2 = ((tmp_10_fu_2138_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_11_fu_2175_p2 = ((trunc_ln29_6_fu_2148_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_12_fu_2187_p2 = ((tmp_11_fu_2155_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_13_fu_2193_p2 = ((trunc_ln29_7_fu_2165_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_14_fu_813_p2 = ((tmp_13_fu_799_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_15_fu_819_p2 = ((trunc_ln29_8_fu_809_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_16_fu_1322_p2 = ((tmp_15_fu_1291_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_17_fu_1328_p2 = ((trunc_ln29_9_fu_1301_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_18_fu_1340_p2 = ((tmp_16_fu_1308_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_19_fu_1346_p2 = ((trunc_ln29_10_fu_1318_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_1_fu_719_p2 = ((trunc_ln29_1_fu_709_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_20_fu_1818_p2 = ((tmp_18_fu_1787_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_21_fu_1824_p2 = ((trunc_ln29_11_fu_1797_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_22_fu_1836_p2 = ((tmp_19_fu_1804_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_23_fu_1842_p2 = ((trunc_ln29_12_fu_1814_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_24_fu_2294_p2 = ((tmp_21_fu_2263_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_25_fu_2300_p2 = ((trunc_ln29_13_fu_2273_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_26_fu_2312_p2 = ((tmp_22_fu_2280_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_27_fu_2318_p2 = ((trunc_ln29_14_fu_2290_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_28_fu_933_p2 = ((tmp_24_fu_919_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_29_fu_939_p2 = ((trunc_ln29_15_fu_929_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_2_fu_1198_p2 = ((tmp_5_fu_1167_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_30_fu_1446_p2 = ((tmp_26_fu_1415_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_31_fu_1452_p2 = ((trunc_ln29_16_fu_1425_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_32_fu_1464_p2 = ((tmp_27_fu_1432_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_33_fu_1470_p2 = ((trunc_ln29_17_fu_1442_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_34_fu_1979_p2 = ((tmp_29_fu_1948_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_35_fu_1985_p2 = ((trunc_ln29_18_fu_1958_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_36_fu_1997_p2 = ((tmp_30_fu_1965_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_37_fu_2003_p2 = ((trunc_ln29_19_fu_1975_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_38_fu_2429_p2 = ((tmp_32_fu_2398_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_39_fu_2435_p2 = ((trunc_ln29_20_fu_2408_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_3_fu_1204_p2 = ((trunc_ln29_2_fu_1177_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_40_fu_2447_p2 = ((tmp_33_fu_2415_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_41_fu_2453_p2 = ((trunc_ln29_21_fu_2425_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_42_fu_1042_p2 = ((tmp_35_fu_1028_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_43_fu_1048_p2 = ((trunc_ln29_22_fu_1038_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_44_fu_1570_p2 = ((tmp_37_fu_1539_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_45_fu_1576_p2 = ((trunc_ln29_23_fu_1549_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_46_fu_1588_p2 = ((tmp_38_fu_1556_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_47_fu_1594_p2 = ((trunc_ln29_24_fu_1566_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_48_fu_2073_p2 = ((tmp_40_fu_2042_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_49_fu_2079_p2 = ((trunc_ln29_25_fu_2052_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_4_fu_1216_p2 = ((tmp_6_fu_1184_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_50_fu_2091_p2 = ((tmp_41_fu_2059_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_51_fu_2097_p2 = ((trunc_ln29_26_fu_2069_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_52_fu_2564_p2 = ((tmp_43_fu_2533_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_53_fu_2570_p2 = ((trunc_ln29_27_fu_2543_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_54_fu_2582_p2 = ((tmp_44_fu_2550_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_55_fu_2588_p2 = ((trunc_ln29_28_fu_2560_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_5_fu_1222_p2 = ((trunc_ln29_3_fu_1194_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_6_fu_1694_p2 = ((tmp_8_fu_1663_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_7_fu_1700_p2 = ((trunc_ln29_4_fu_1673_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_8_fu_1712_p2 = ((tmp_9_fu_1680_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_9_fu_1718_p2 = ((trunc_ln29_5_fu_1690_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_713_p2 = ((tmp_3_fu_699_p4 != 8'd255) ? 1'b1 : 1'b0);

assign mul_ln29_1_fu_431_p0 = mul_ln29_1_fu_431_p00;

assign mul_ln29_1_fu_431_p00 = or_ln26_fu_421_p2;

assign mul_ln29_1_fu_431_p2 = (mul_ln29_1_fu_431_p0 * $signed('h1A));

assign mul_ln29_fu_415_p0 = mul_ln29_fu_415_p00;

assign mul_ln29_fu_415_p00 = shl_ln_fu_393_p3;

assign mul_ln29_fu_415_p2 = (mul_ln29_fu_415_p0 * $signed('h1A));

assign mul_ln36_fu_405_p0 = mul_ln36_fu_405_p00;

assign mul_ln36_fu_405_p00 = select_ln29_16_fu_369_p3;

assign mul_ln36_fu_405_p2 = (mul_ln36_fu_405_p0 * $signed('hD));

assign or_ln16_1_fu_577_p2 = (c_0_0_reg_311 | 4'd2);

assign or_ln16_2_fu_636_p2 = (c_0_0_reg_311 | 4'd3);

assign or_ln16_fu_512_p2 = (ap_phi_mux_c_0_0_phi_fu_315_p4 | 4'd1);

assign or_ln26_fu_421_p2 = (shl_ln_fu_393_p3 | 5'd1);

assign or_ln27_1_fu_845_p2 = (shl_ln27_1_reg_2772 | 5'd1);

assign or_ln27_2_fu_965_p2 = (shl_ln27_2_reg_2792 | 5'd1);

assign or_ln27_3_fu_1074_p2 = (shl_ln27_3_reg_2812 | 5'd1);

assign or_ln27_fu_745_p2 = (shl_ln1_reg_2748 | 5'd1);

assign or_ln29_10_fu_1830_p2 = (icmp_ln29_21_fu_1824_p2 | icmp_ln29_20_fu_1818_p2);

assign or_ln29_11_fu_1848_p2 = (icmp_ln29_23_fu_1842_p2 | icmp_ln29_22_fu_1836_p2);

assign or_ln29_12_fu_2306_p2 = (icmp_ln29_25_fu_2300_p2 | icmp_ln29_24_fu_2294_p2);

assign or_ln29_13_fu_2324_p2 = (icmp_ln29_27_fu_2318_p2 | icmp_ln29_26_fu_2312_p2);

assign or_ln29_14_fu_945_p2 = (icmp_ln29_29_fu_939_p2 | icmp_ln29_28_fu_933_p2);

assign or_ln29_15_fu_1458_p2 = (icmp_ln29_31_fu_1452_p2 | icmp_ln29_30_fu_1446_p2);

assign or_ln29_16_fu_1476_p2 = (icmp_ln29_33_fu_1470_p2 | icmp_ln29_32_fu_1464_p2);

assign or_ln29_17_fu_1991_p2 = (icmp_ln29_35_fu_1985_p2 | icmp_ln29_34_fu_1979_p2);

assign or_ln29_18_fu_2009_p2 = (icmp_ln29_37_fu_2003_p2 | icmp_ln29_36_fu_1997_p2);

assign or_ln29_19_fu_2441_p2 = (icmp_ln29_39_fu_2435_p2 | icmp_ln29_38_fu_2429_p2);

assign or_ln29_1_fu_1210_p2 = (icmp_ln29_3_fu_1204_p2 | icmp_ln29_2_fu_1198_p2);

assign or_ln29_20_fu_2459_p2 = (icmp_ln29_41_fu_2453_p2 | icmp_ln29_40_fu_2447_p2);

assign or_ln29_21_fu_1054_p2 = (icmp_ln29_43_fu_1048_p2 | icmp_ln29_42_fu_1042_p2);

assign or_ln29_22_fu_1582_p2 = (icmp_ln29_45_fu_1576_p2 | icmp_ln29_44_fu_1570_p2);

assign or_ln29_23_fu_1600_p2 = (icmp_ln29_47_fu_1594_p2 | icmp_ln29_46_fu_1588_p2);

assign or_ln29_24_fu_2085_p2 = (icmp_ln29_49_fu_2079_p2 | icmp_ln29_48_fu_2073_p2);

assign or_ln29_25_fu_2103_p2 = (icmp_ln29_51_fu_2097_p2 | icmp_ln29_50_fu_2091_p2);

assign or_ln29_26_fu_2576_p2 = (icmp_ln29_53_fu_2570_p2 | icmp_ln29_52_fu_2564_p2);

assign or_ln29_27_fu_2594_p2 = (icmp_ln29_55_fu_2588_p2 | icmp_ln29_54_fu_2582_p2);

assign or_ln29_28_fu_488_p2 = (trunc_ln29_fu_484_p1 | select_ln29_17_reg_2683);

assign or_ln29_2_fu_1228_p2 = (icmp_ln29_5_fu_1222_p2 | icmp_ln29_4_fu_1216_p2);

assign or_ln29_3_fu_1706_p2 = (icmp_ln29_7_fu_1700_p2 | icmp_ln29_6_fu_1694_p2);

assign or_ln29_4_fu_1724_p2 = (icmp_ln29_9_fu_1718_p2 | icmp_ln29_8_fu_1712_p2);

assign or_ln29_5_fu_2181_p2 = (icmp_ln29_11_fu_2175_p2 | icmp_ln29_10_fu_2169_p2);

assign or_ln29_6_fu_2199_p2 = (icmp_ln29_13_fu_2193_p2 | icmp_ln29_12_fu_2187_p2);

assign or_ln29_7_fu_825_p2 = (icmp_ln29_15_fu_819_p2 | icmp_ln29_14_fu_813_p2);

assign or_ln29_8_fu_1334_p2 = (icmp_ln29_17_fu_1328_p2 | icmp_ln29_16_fu_1322_p2);

assign or_ln29_9_fu_1352_p2 = (icmp_ln29_19_fu_1346_p2 | icmp_ln29_18_fu_1340_p2);

assign or_ln29_fu_725_p2 = (icmp_ln29_fu_713_p2 | icmp_ln29_1_fu_719_p2);

assign p_shl10_cast_fu_2628_p3 = {{add_ln36_6_fu_2623_p2}, {3'd0}};

assign p_shl12_cast_fu_1902_p3 = {{add_ln29_29_reg_2927}, {3'd0}};

assign p_shl14_cast_fu_1088_p3 = {{add_ln29_27_fu_1083_p2}, {3'd0}};

assign p_shl16_cast_fu_1501_p3 = {{add_ln29_25_reg_2909}, {3'd0}};

assign p_shl18_cast_fu_659_p3 = {{add_ln29_23_fu_654_p2}, {3'd0}};

assign p_shl20_cast_fu_2493_p3 = {{add_ln36_4_fu_2488_p2}, {3'd0}};

assign p_shl22_cast_fu_1873_p3 = {{add_ln29_21_reg_2903}, {3'd0}};

assign p_shl24_cast_fu_979_p3 = {{add_ln29_19_fu_974_p2}, {3'd0}};

assign p_shl26_cast_fu_1377_p3 = {{add_ln29_17_reg_2885}, {3'd0}};

assign p_shl28_cast_fu_600_p3 = {{add_ln29_15_fu_595_p2}, {3'd0}};

assign p_shl2_cast_fu_1625_p3 = {{add_ln29_5_reg_2867}, {3'd0}};

assign p_shl30_cast_fu_2358_p3 = {{add_ln36_2_fu_2353_p2}, {3'd0}};

assign p_shl32_cast_fu_1749_p3 = {{add_ln29_13_reg_2879}, {3'd0}};

assign p_shl34_cast_fu_859_p3 = {{add_ln29_11_fu_854_p2}, {3'd0}};

assign p_shl36_cast_fu_1253_p3 = {{add_ln29_9_reg_2873}, {3'd0}};

assign p_shl38_cast_fu_541_p3 = {{add_ln29_7_fu_536_p2}, {3'd0}};

assign p_shl4_cast_fu_759_p3 = {{add_ln29_3_fu_754_p2}, {3'd0}};

assign p_shl6_cast_fu_1129_p3 = {{add_ln29_1_reg_2861}, {3'd0}};

assign p_shl_cast_fu_2225_p3 = {{add_ln36_reg_3015}, {3'd0}};

assign r_fu_2664_p2 = (select_ln29_16_reg_2678 + 4'd1);

assign select_ln29_10_fu_2027_p3 = ((and_ln29_18_fu_2021_p2[0:0] === 1'b1) ? reg_335 : select_ln29_9_reg_2962);

assign select_ln29_11_fu_2477_p3 = ((and_ln29_20_fu_2471_p2[0:0] === 1'b1) ? reg_335 : select_ln29_10_reg_3026);

assign select_ln29_12_fu_1066_p3 = ((and_ln29_21_fu_1060_p2[0:0] === 1'b1) ? reg_340 : 32'd8388608);

assign select_ln29_13_fu_1618_p3 = ((and_ln29_23_fu_1612_p2[0:0] === 1'b1) ? reg_340 : select_ln29_12_reg_2915);

assign select_ln29_14_fu_2121_p3 = ((and_ln29_25_fu_2115_p2[0:0] === 1'b1) ? reg_340 : select_ln29_13_reg_2974);

assign select_ln29_15_fu_2612_p3 = ((and_ln29_27_fu_2606_p2[0:0] === 1'b1) ? reg_340 : select_ln29_14_reg_3038);

assign select_ln29_16_fu_369_p3 = ((icmp_ln13_fu_363_p2[0:0] === 1'b1) ? 4'd0 : r_0_reg_300);

assign select_ln29_17_fu_377_p3 = ((icmp_ln13_fu_363_p2[0:0] === 1'b1) ? f_fu_357_p2 : f_0_reg_289);

assign select_ln29_1_fu_1246_p3 = ((and_ln29_2_fu_1240_p2[0:0] === 1'b1) ? reg_335 : select_ln29_reg_2827);

assign select_ln29_2_fu_1742_p3 = ((and_ln29_4_fu_1736_p2[0:0] === 1'b1) ? reg_335 : select_ln29_1_reg_2938);

assign select_ln29_3_fu_2217_p3 = ((and_ln29_6_fu_2211_p2[0:0] === 1'b1) ? reg_335 : select_ln29_2_reg_2986);

assign select_ln29_4_fu_837_p3 = ((and_ln29_7_fu_831_p2[0:0] === 1'b1) ? reg_340 : 32'd8388608);

assign select_ln29_5_fu_1370_p3 = ((and_ln29_9_fu_1364_p2[0:0] === 1'b1) ? reg_340 : select_ln29_4_reg_2844);

assign select_ln29_6_fu_1866_p3 = ((and_ln29_11_fu_1860_p2[0:0] === 1'b1) ? reg_340 : select_ln29_5_reg_2950);

assign select_ln29_7_fu_2342_p3 = ((and_ln29_13_fu_2336_p2[0:0] === 1'b1) ? reg_340 : select_ln29_6_reg_2998);

assign select_ln29_8_fu_957_p3 = ((and_ln29_14_fu_951_p2[0:0] === 1'b1) ? reg_335 : 32'd8388608);

assign select_ln29_9_fu_1494_p3 = ((and_ln29_16_fu_1488_p2[0:0] === 1'b1) ? reg_335 : select_ln29_8_reg_2891);

assign select_ln29_fu_737_p3 = ((and_ln29_fu_731_p2[0:0] === 1'b1) ? reg_335 : 32'd8388608);

assign shl_ln1_fu_437_p3 = {{ap_phi_mux_c_0_0_phi_fu_315_p4}, {1'd0}};

assign shl_ln27_1_fu_524_p3 = {{or_ln16_fu_512_p2}, {1'd0}};

assign shl_ln27_2_fu_583_p3 = {{or_ln16_1_fu_577_p2}, {1'd0}};

assign shl_ln27_3_fu_642_p3 = {{or_ln16_2_fu_636_p2}, {1'd0}};

assign shl_ln_fu_393_p3 = {{select_ln29_16_fu_369_p3}, {1'd0}};

assign sub_ln29_10_fu_999_p2 = (p_shl24_cast_fu_979_p3 - zext_ln29_28_fu_995_p1);

assign sub_ln29_11_fu_1891_p2 = (p_shl22_cast_fu_1873_p3 - zext_ln29_30_fu_1887_p1);

assign sub_ln29_12_fu_679_p2 = (p_shl18_cast_fu_659_p3 - zext_ln29_33_fu_675_p1);

assign sub_ln29_13_fu_1519_p2 = (p_shl16_cast_fu_1501_p3 - zext_ln29_35_fu_1515_p1);

assign sub_ln29_14_fu_1108_p2 = (p_shl14_cast_fu_1088_p3 - zext_ln29_38_fu_1104_p1);

assign sub_ln29_15_fu_1920_p2 = (p_shl12_cast_fu_1902_p3 - zext_ln29_40_fu_1916_p1);

assign sub_ln29_1_fu_1147_p2 = (p_shl6_cast_fu_1129_p3 - zext_ln29_5_fu_1143_p1);

assign sub_ln29_2_fu_779_p2 = (p_shl4_cast_fu_759_p3 - zext_ln29_8_fu_775_p1);

assign sub_ln29_3_fu_1643_p2 = (p_shl2_cast_fu_1625_p3 - zext_ln29_10_fu_1639_p1);

assign sub_ln29_4_fu_561_p2 = (p_shl38_cast_fu_541_p3 - zext_ln29_13_fu_557_p1);

assign sub_ln29_5_fu_1271_p2 = (p_shl36_cast_fu_1253_p3 - zext_ln29_15_fu_1267_p1);

assign sub_ln29_6_fu_879_p2 = (p_shl34_cast_fu_859_p3 - zext_ln29_18_fu_875_p1);

assign sub_ln29_7_fu_1767_p2 = (p_shl32_cast_fu_1749_p3 - zext_ln29_20_fu_1763_p1);

assign sub_ln29_8_fu_620_p2 = (p_shl28_cast_fu_600_p3 - zext_ln29_23_fu_616_p1);

assign sub_ln29_9_fu_1395_p2 = (p_shl26_cast_fu_1377_p3 - zext_ln29_25_fu_1391_p1);

assign sub_ln29_fu_478_p2 = (zext_ln29_3_fu_462_p1 - zext_ln29_4_fu_474_p1);

assign sub_ln36_1_fu_2378_p2 = (p_shl30_cast_fu_2358_p3 - zext_ln36_5_fu_2374_p1);

assign sub_ln36_2_fu_2513_p2 = (p_shl20_cast_fu_2493_p3 - zext_ln36_8_fu_2509_p1);

assign sub_ln36_3_fu_2648_p2 = (p_shl10_cast_fu_2628_p3 - zext_ln36_11_fu_2644_p1);

assign sub_ln36_fu_2243_p2 = (p_shl_cast_fu_2225_p3 - zext_ln36_2_fu_2239_p1);

assign tmp_10_fu_2138_p4 = {{bitcast_ln29_5_fu_2134_p1[30:23]}};

assign tmp_11_fu_2155_p4 = {{bitcast_ln29_6_fu_2152_p1[30:23]}};

assign tmp_13_fu_799_p4 = {{bitcast_ln29_7_fu_795_p1[30:23]}};

assign tmp_15_fu_1291_p4 = {{bitcast_ln29_8_fu_1287_p1[30:23]}};

assign tmp_16_fu_1308_p4 = {{bitcast_ln29_9_fu_1305_p1[30:23]}};

assign tmp_18_fu_1787_p4 = {{bitcast_ln29_10_fu_1783_p1[30:23]}};

assign tmp_19_fu_1804_p4 = {{bitcast_ln29_11_fu_1801_p1[30:23]}};

assign tmp_21_fu_2263_p4 = {{bitcast_ln29_12_fu_2259_p1[30:23]}};

assign tmp_22_fu_2280_p4 = {{bitcast_ln29_13_fu_2277_p1[30:23]}};

assign tmp_24_fu_919_p4 = {{bitcast_ln29_14_fu_915_p1[30:23]}};

assign tmp_26_fu_1415_p4 = {{bitcast_ln29_15_fu_1411_p1[30:23]}};

assign tmp_27_fu_1432_p4 = {{bitcast_ln29_16_fu_1429_p1[30:23]}};

assign tmp_29_fu_1948_p4 = {{bitcast_ln29_17_fu_1944_p1[30:23]}};

assign tmp_30_fu_1965_p4 = {{bitcast_ln29_18_fu_1962_p1[30:23]}};

assign tmp_32_fu_2398_p4 = {{bitcast_ln29_19_fu_2394_p1[30:23]}};

assign tmp_33_fu_2415_p4 = {{bitcast_ln29_20_fu_2412_p1[30:23]}};

assign tmp_35_fu_1028_p4 = {{bitcast_ln29_21_fu_1024_p1[30:23]}};

assign tmp_37_fu_1539_p4 = {{bitcast_ln29_22_fu_1535_p1[30:23]}};

assign tmp_38_fu_1556_p4 = {{bitcast_ln29_23_fu_1553_p1[30:23]}};

assign tmp_3_fu_699_p4 = {{bitcast_ln29_fu_695_p1[30:23]}};

assign tmp_40_fu_2042_p4 = {{bitcast_ln29_24_fu_2038_p1[30:23]}};

assign tmp_41_fu_2059_p4 = {{bitcast_ln29_25_fu_2056_p1[30:23]}};

assign tmp_43_fu_2533_p4 = {{bitcast_ln29_26_fu_2529_p1[30:23]}};

assign tmp_44_fu_2550_p4 = {{bitcast_ln29_27_fu_2547_p1[30:23]}};

assign tmp_46_fu_466_p3 = {{add_ln29_fu_449_p2}, {1'd0}};

assign tmp_47_fu_493_p4 = {{sub_ln29_fu_478_p2[63:3]}};

assign tmp_48_fu_503_p3 = {{tmp_47_fu_493_p4}, {or_ln29_28_fu_488_p2}};

assign tmp_49_fu_1136_p3 = {{add_ln29_1_reg_2861}, {1'd0}};

assign tmp_50_fu_767_p3 = {{add_ln29_3_fu_754_p2}, {1'd0}};

assign tmp_51_fu_1632_p3 = {{add_ln29_5_reg_2867}, {1'd0}};

assign tmp_52_fu_2232_p3 = {{add_ln36_reg_3015}, {1'd0}};

assign tmp_53_fu_549_p3 = {{add_ln29_7_fu_536_p2}, {1'd0}};

assign tmp_54_fu_1260_p3 = {{add_ln29_9_reg_2873}, {1'd0}};

assign tmp_55_fu_867_p3 = {{add_ln29_11_fu_854_p2}, {1'd0}};

assign tmp_56_fu_1756_p3 = {{add_ln29_13_reg_2879}, {1'd0}};

assign tmp_57_fu_2366_p3 = {{add_ln36_2_fu_2353_p2}, {1'd0}};

assign tmp_58_fu_608_p3 = {{add_ln29_15_fu_595_p2}, {1'd0}};

assign tmp_59_fu_1384_p3 = {{add_ln29_17_reg_2885}, {1'd0}};

assign tmp_5_fu_1167_p4 = {{bitcast_ln29_1_fu_1163_p1[30:23]}};

assign tmp_60_fu_987_p3 = {{add_ln29_19_fu_974_p2}, {1'd0}};

assign tmp_61_fu_1880_p3 = {{add_ln29_21_reg_2903}, {1'd0}};

assign tmp_62_fu_2501_p3 = {{add_ln36_4_fu_2488_p2}, {1'd0}};

assign tmp_63_fu_667_p3 = {{add_ln29_23_fu_654_p2}, {1'd0}};

assign tmp_64_fu_1508_p3 = {{add_ln29_25_reg_2909}, {1'd0}};

assign tmp_65_fu_1096_p3 = {{add_ln29_27_fu_1083_p2}, {1'd0}};

assign tmp_66_fu_1909_p3 = {{add_ln29_29_reg_2927}, {1'd0}};

assign tmp_67_fu_2636_p3 = {{add_ln36_6_fu_2623_p2}, {1'd0}};

assign tmp_6_fu_1184_p4 = {{bitcast_ln29_2_fu_1181_p1[30:23]}};

assign tmp_8_fu_1663_p4 = {{bitcast_ln29_3_fu_1659_p1[30:23]}};

assign tmp_9_fu_1680_p4 = {{bitcast_ln29_4_fu_1677_p1[30:23]}};

assign tmp_fu_454_p3 = {{add_ln29_fu_449_p2}, {3'd0}};

assign trunc_ln29_10_fu_1318_p1 = bitcast_ln29_9_fu_1305_p1[22:0];

assign trunc_ln29_11_fu_1797_p1 = bitcast_ln29_10_fu_1783_p1[22:0];

assign trunc_ln29_12_fu_1814_p1 = bitcast_ln29_11_fu_1801_p1[22:0];

assign trunc_ln29_13_fu_2273_p1 = bitcast_ln29_12_fu_2259_p1[22:0];

assign trunc_ln29_14_fu_2290_p1 = bitcast_ln29_13_fu_2277_p1[22:0];

assign trunc_ln29_15_fu_929_p1 = bitcast_ln29_14_fu_915_p1[22:0];

assign trunc_ln29_16_fu_1425_p1 = bitcast_ln29_15_fu_1411_p1[22:0];

assign trunc_ln29_17_fu_1442_p1 = bitcast_ln29_16_fu_1429_p1[22:0];

assign trunc_ln29_18_fu_1958_p1 = bitcast_ln29_17_fu_1944_p1[22:0];

assign trunc_ln29_19_fu_1975_p1 = bitcast_ln29_18_fu_1962_p1[22:0];

assign trunc_ln29_1_fu_709_p1 = bitcast_ln29_fu_695_p1[22:0];

assign trunc_ln29_20_fu_2408_p1 = bitcast_ln29_19_fu_2394_p1[22:0];

assign trunc_ln29_21_fu_2425_p1 = bitcast_ln29_20_fu_2412_p1[22:0];

assign trunc_ln29_22_fu_1038_p1 = bitcast_ln29_21_fu_1024_p1[22:0];

assign trunc_ln29_23_fu_1549_p1 = bitcast_ln29_22_fu_1535_p1[22:0];

assign trunc_ln29_24_fu_1566_p1 = bitcast_ln29_23_fu_1553_p1[22:0];

assign trunc_ln29_25_fu_2052_p1 = bitcast_ln29_24_fu_2038_p1[22:0];

assign trunc_ln29_26_fu_2069_p1 = bitcast_ln29_25_fu_2056_p1[22:0];

assign trunc_ln29_27_fu_2543_p1 = bitcast_ln29_26_fu_2529_p1[22:0];

assign trunc_ln29_28_fu_2560_p1 = bitcast_ln29_27_fu_2547_p1[22:0];

assign trunc_ln29_2_fu_1177_p1 = bitcast_ln29_1_fu_1163_p1[22:0];

assign trunc_ln29_3_fu_1194_p1 = bitcast_ln29_2_fu_1181_p1[22:0];

assign trunc_ln29_4_fu_1673_p1 = bitcast_ln29_3_fu_1659_p1[22:0];

assign trunc_ln29_5_fu_1690_p1 = bitcast_ln29_4_fu_1677_p1[22:0];

assign trunc_ln29_6_fu_2148_p1 = bitcast_ln29_5_fu_2134_p1[22:0];

assign trunc_ln29_7_fu_2165_p1 = bitcast_ln29_6_fu_2152_p1[22:0];

assign trunc_ln29_8_fu_809_p1 = bitcast_ln29_7_fu_795_p1[22:0];

assign trunc_ln29_9_fu_1301_p1 = bitcast_ln29_8_fu_1287_p1[22:0];

assign trunc_ln29_fu_484_p1 = sub_ln29_fu_478_p2[2:0];

assign zext_ln14_1_fu_389_p1 = select_ln29_17_fu_377_p3;

assign zext_ln14_fu_385_p1 = select_ln29_17_fu_377_p3;

assign zext_ln29_10_fu_1639_p1 = tmp_51_fu_1632_p3;

assign zext_ln29_11_fu_1654_p1 = add_ln29_6_fu_1649_p2;

assign zext_ln29_12_fu_532_p1 = shl_ln27_1_fu_524_p3;

assign zext_ln29_13_fu_557_p1 = tmp_53_fu_549_p3;

assign zext_ln29_14_fu_572_p1 = add_ln29_8_fu_567_p2;

assign zext_ln29_15_fu_1267_p1 = tmp_54_fu_1260_p3;

assign zext_ln29_16_fu_1282_p1 = add_ln29_10_fu_1277_p2;

assign zext_ln29_17_fu_850_p1 = or_ln27_1_fu_845_p2;

assign zext_ln29_18_fu_875_p1 = tmp_55_fu_867_p3;

assign zext_ln29_19_fu_890_p1 = add_ln29_12_fu_885_p2;

assign zext_ln29_20_fu_1763_p1 = tmp_56_fu_1756_p3;

assign zext_ln29_21_fu_1778_p1 = add_ln29_14_fu_1773_p2;

assign zext_ln29_22_fu_591_p1 = shl_ln27_2_fu_583_p3;

assign zext_ln29_23_fu_616_p1 = tmp_58_fu_608_p3;

assign zext_ln29_24_fu_631_p1 = add_ln29_16_fu_626_p2;

assign zext_ln29_25_fu_1391_p1 = tmp_59_fu_1384_p3;

assign zext_ln29_26_fu_1406_p1 = add_ln29_18_fu_1401_p2;

assign zext_ln29_27_fu_970_p1 = or_ln27_2_fu_965_p2;

assign zext_ln29_28_fu_995_p1 = tmp_60_fu_987_p3;

assign zext_ln29_29_fu_1010_p1 = add_ln29_20_fu_1005_p2;

assign zext_ln29_2_fu_445_p1 = shl_ln1_fu_437_p3;

assign zext_ln29_30_fu_1887_p1 = tmp_61_fu_1880_p3;

assign zext_ln29_31_fu_1940_p1 = add_ln29_22_reg_3005;

assign zext_ln29_32_fu_650_p1 = shl_ln27_3_fu_642_p3;

assign zext_ln29_33_fu_675_p1 = tmp_63_fu_667_p3;

assign zext_ln29_34_fu_690_p1 = add_ln29_24_fu_685_p2;

assign zext_ln29_35_fu_1515_p1 = tmp_64_fu_1508_p3;

assign zext_ln29_36_fu_1530_p1 = add_ln29_26_fu_1525_p2;

assign zext_ln29_37_fu_1079_p1 = or_ln27_3_fu_1074_p2;

assign zext_ln29_38_fu_1104_p1 = tmp_65_fu_1096_p3;

assign zext_ln29_39_fu_1119_p1 = add_ln29_28_fu_1114_p2;

assign zext_ln29_3_fu_462_p1 = tmp_fu_454_p3;

assign zext_ln29_40_fu_1916_p1 = tmp_66_fu_1909_p3;

assign zext_ln29_41_fu_2034_p1 = add_ln29_30_reg_3010;

assign zext_ln29_4_fu_474_p1 = tmp_46_fu_466_p3;

assign zext_ln29_5_fu_1143_p1 = tmp_49_fu_1136_p3;

assign zext_ln29_6_fu_1158_p1 = add_ln29_2_fu_1153_p2;

assign zext_ln29_7_fu_750_p1 = or_ln27_fu_745_p2;

assign zext_ln29_8_fu_775_p1 = tmp_50_fu_767_p3;

assign zext_ln29_9_fu_790_p1 = add_ln29_4_fu_785_p2;

assign zext_ln36_10_fu_2620_p1 = or_ln16_2_reg_2807;

assign zext_ln36_11_fu_2644_p1 = tmp_67_fu_2636_p3;

assign zext_ln36_12_fu_2659_p1 = add_ln36_7_fu_2654_p2;

assign zext_ln36_1_fu_1931_p1 = c_0_0_reg_311;

assign zext_ln36_2_fu_2239_p1 = tmp_52_fu_2232_p3;

assign zext_ln36_3_fu_2254_p1 = add_ln36_1_fu_2249_p2;

assign zext_ln36_4_fu_2350_p1 = or_ln16_reg_2763;

assign zext_ln36_5_fu_2374_p1 = tmp_57_fu_2366_p3;

assign zext_ln36_6_fu_2389_p1 = add_ln36_3_fu_2384_p2;

assign zext_ln36_7_fu_2485_p1 = or_ln16_1_reg_2787;

assign zext_ln36_8_fu_2509_p1 = tmp_62_fu_2501_p3;

assign zext_ln36_9_fu_2524_p1 = add_ln36_5_fu_2519_p2;

always @ (posedge ap_clk) begin
    zext_ln14_reg_2689[10:3] <= 8'b00000000;
    zext_ln14_1_reg_2697[12:3] <= 10'b0000000000;
    mul_ln29_reg_2724[0] <= 1'b0;
    mul_ln29_1_reg_2736[0] <= 1'b0;
    shl_ln1_reg_2748[0] <= 1'b0;
    zext_ln29_2_reg_2753[0] <= 1'b0;
    zext_ln29_2_reg_2753[9:5] <= 5'b00000;
    or_ln16_reg_2763[0] <= 1'b1;
    shl_ln27_1_reg_2772[1:0] <= 2'b10;
    zext_ln29_12_reg_2777[1:0] <= 2'b10;
    zext_ln29_12_reg_2777[9:5] <= 5'b00000;
    or_ln16_1_reg_2787[1] <= 1'b1;
    shl_ln27_2_reg_2792[0] <= 1'b0;
    shl_ln27_2_reg_2792[2] <= 1'b1;
    zext_ln29_22_reg_2797[0] <= 1'b0;
    zext_ln29_22_reg_2797[2:2] <= 1'b1;
    zext_ln29_22_reg_2797[9:5] <= 5'b00000;
    or_ln16_2_reg_2807[1:0] <= 2'b11;
    shl_ln27_3_reg_2812[2:0] <= 3'b110;
    zext_ln29_32_reg_2817[2:0] <= 3'b110;
    zext_ln29_32_reg_2817[9:5] <= 5'b00000;
    zext_ln29_7_reg_2834[0] <= 1'b1;
    zext_ln29_7_reg_2834[9:5] <= 5'b00000;
    zext_ln29_17_reg_2851[1:0] <= 2'b11;
    zext_ln29_17_reg_2851[9:5] <= 5'b00000;
    add_ln29_1_reg_2861[0] <= 1'b0;
    add_ln29_5_reg_2867[0] <= 1'b1;
    add_ln29_9_reg_2873[0] <= 1'b0;
    add_ln29_13_reg_2879[0] <= 1'b1;
    add_ln29_17_reg_2885[0] <= 1'b0;
    add_ln29_21_reg_2903[0] <= 1'b1;
    add_ln29_25_reg_2909[0] <= 1'b0;
    add_ln29_29_reg_2927[0] <= 1'b1;
end

endmodule //max_pool
