<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1171" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1171{left:69px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t2_1171{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1171{left:777px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_1171{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1171{left:70px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_1171{left:360px;bottom:813px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1171{left:70px;bottom:727px;letter-spacing:0.13px;}
#t8_1171{left:70px;bottom:706px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_1171{left:70px;bottom:689px;letter-spacing:-0.16px;word-spacing:-0.53px;}
#ta_1171{left:70px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_1171{left:70px;bottom:655px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#tc_1171{left:70px;bottom:632px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#td_1171{left:70px;bottom:596px;letter-spacing:0.13px;}
#te_1171{left:70px;bottom:573px;letter-spacing:-0.16px;}
#tf_1171{left:70px;bottom:554px;letter-spacing:-0.13px;}
#tg_1171{left:70px;bottom:536px;letter-spacing:-0.12px;word-spacing:0.01px;}
#th_1171{left:91px;bottom:518px;letter-spacing:-0.12px;}
#ti_1171{left:91px;bottom:499px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tj_1171{left:70px;bottom:481px;letter-spacing:-0.11px;}
#tk_1171{left:70px;bottom:463px;letter-spacing:-0.13px;}
#tl_1171{left:156px;bottom:463px;letter-spacing:-0.13px;}
#tm_1171{left:70px;bottom:444px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tn_1171{left:91px;bottom:426px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#to_1171{left:145px;bottom:426px;letter-spacing:-0.1px;}
#tp_1171{left:91px;bottom:408px;letter-spacing:-0.12px;}
#tq_1171{left:155px;bottom:408px;letter-spacing:-0.17px;}
#tr_1171{left:70px;bottom:389px;letter-spacing:-0.11px;}
#ts_1171{left:70px;bottom:371px;letter-spacing:-0.18px;}
#tt_1171{left:89px;bottom:371px;letter-spacing:-0.12px;}
#tu_1171{left:103px;bottom:371px;letter-spacing:-0.11px;}
#tv_1171{left:123px;bottom:371px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tw_1171{left:155px;bottom:371px;letter-spacing:-0.11px;}
#tx_1171{left:187px;bottom:371px;letter-spacing:-0.02px;}
#ty_1171{left:201px;bottom:371px;letter-spacing:-0.08px;}
#tz_1171{left:70px;bottom:334px;letter-spacing:-0.16px;}
#t10_1171{left:70px;bottom:316px;letter-spacing:-0.13px;}
#t11_1171{left:134px;bottom:316px;letter-spacing:-0.12px;}
#t12_1171{left:70px;bottom:298px;letter-spacing:-0.11px;}
#t13_1171{left:91px;bottom:279px;letter-spacing:-0.12px;}
#t14_1171{left:91px;bottom:261px;letter-spacing:-0.11px;}
#t15_1171{left:155px;bottom:261px;letter-spacing:-0.08px;}
#t16_1171{left:70px;bottom:243px;letter-spacing:-0.11px;}
#t17_1171{left:70px;bottom:224px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_1171{left:148px;bottom:224px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t19_1171{left:70px;bottom:206px;letter-spacing:-0.11px;}
#t1a_1171{left:91px;bottom:188px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t1b_1171{left:145px;bottom:188px;letter-spacing:-0.1px;}
#t1c_1171{left:91px;bottom:169px;letter-spacing:-0.11px;}
#t1d_1171{left:70px;bottom:151px;letter-spacing:-0.11px;}
#t1e_1171{left:70px;bottom:133px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1f_1171{left:103px;bottom:133px;letter-spacing:-0.2px;}
#t1g_1171{left:123px;bottom:133px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1h_1171{left:155px;bottom:133px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1i_1171{left:187px;bottom:133px;letter-spacing:-0.12px;}
#t1j_1171{left:201px;bottom:133px;letter-spacing:-0.08px;}
#t1k_1171{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#t1l_1171{left:75px;bottom:1048px;letter-spacing:-0.12px;}
#t1m_1171{left:233px;bottom:1065px;letter-spacing:-0.14px;}
#t1n_1171{left:233px;bottom:1048px;letter-spacing:-0.18px;}
#t1o_1171{left:276px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1p_1171{left:276px;bottom:1048px;letter-spacing:-0.14px;}
#t1q_1171{left:276px;bottom:1031px;letter-spacing:-0.13px;}
#t1r_1171{left:350px;bottom:1065px;letter-spacing:-0.12px;}
#t1s_1171{left:350px;bottom:1048px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1t_1171{left:443px;bottom:1065px;letter-spacing:-0.12px;}
#t1u_1171{left:75px;bottom:1008px;letter-spacing:-0.13px;}
#t1v_1171{left:75px;bottom:991px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1w_1171{left:233px;bottom:1008px;letter-spacing:-0.14px;}
#t1x_1171{left:276px;bottom:1008px;letter-spacing:-0.17px;}
#t1y_1171{left:350px;bottom:1008px;letter-spacing:-0.16px;}
#t1z_1171{left:443px;bottom:1008px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t20_1171{left:443px;bottom:991px;letter-spacing:-0.11px;}
#t21_1171{left:75px;bottom:969px;letter-spacing:-0.12px;}
#t22_1171{left:75px;bottom:952px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t23_1171{left:233px;bottom:969px;letter-spacing:-0.14px;}
#t24_1171{left:276px;bottom:969px;letter-spacing:-0.17px;}
#t25_1171{left:350px;bottom:969px;letter-spacing:-0.16px;}
#t26_1171{left:443px;bottom:969px;letter-spacing:-0.12px;word-spacing:-0.29px;}
#t27_1171{left:443px;bottom:952px;letter-spacing:-0.11px;}
#t28_1171{left:75px;bottom:929px;letter-spacing:-0.13px;}
#t29_1171{left:75px;bottom:912px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2a_1171{left:233px;bottom:929px;letter-spacing:-0.14px;}
#t2b_1171{left:276px;bottom:929px;letter-spacing:-0.17px;}
#t2c_1171{left:350px;bottom:929px;letter-spacing:-0.16px;}
#t2d_1171{left:443px;bottom:929px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2e_1171{left:443px;bottom:912px;letter-spacing:-0.11px;}
#t2f_1171{left:75px;bottom:889px;letter-spacing:-0.12px;}
#t2g_1171{left:75px;bottom:872px;letter-spacing:-0.13px;}
#t2h_1171{left:233px;bottom:889px;letter-spacing:-0.14px;}
#t2i_1171{left:276px;bottom:889px;letter-spacing:-0.17px;}
#t2j_1171{left:350px;bottom:889px;letter-spacing:-0.16px;}
#t2k_1171{left:443px;bottom:889px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2l_1171{left:443px;bottom:872px;letter-spacing:-0.11px;}
#t2m_1171{left:111px;bottom:791px;letter-spacing:-0.14px;}
#t2n_1171{left:239px;bottom:791px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2o_1171{left:571px;bottom:791px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2p_1171{left:122px;bottom:767px;letter-spacing:-0.19px;}
#t2q_1171{left:231px;bottom:767px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2r_1171{left:484px;bottom:767px;letter-spacing:-0.12px;}

.s1_1171{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1171{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1171{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1171{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1171{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1171{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_1171{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1171" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1171Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1171" style="-webkit-user-select: none;"><object width="935" height="1210" data="1171/1171.svg" type="image/svg+xml" id="pdf1171" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1171" class="t s1_1171">KTESTW/KTESTB/KTESTQ/KTESTD—Packed Bit Test Masks and Set Flags </span>
<span id="t2_1171" class="t s2_1171">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_1171" class="t s1_1171">Vol. 2A </span><span id="t4_1171" class="t s1_1171">3-575 </span>
<span id="t5_1171" class="t s3_1171">KTESTW/KTESTB/KTESTQ/KTESTD—Packed Bit Test Masks and Set Flags </span>
<span id="t6_1171" class="t s4_1171">Instruction Operand Encoding </span>
<span id="t7_1171" class="t s4_1171">Description </span>
<span id="t8_1171" class="t s5_1171">Performs a bitwise comparison of the bits of the first source operand and corresponding bits in the second source </span>
<span id="t9_1171" class="t s5_1171">operand. If the AND operation produces all zeros, the ZF is set else the ZF is clear. If the bitwise AND operation of </span>
<span id="ta_1171" class="t s5_1171">the inverted first source operand with the second source operand produces all zeros the CF is set else the CF is </span>
<span id="tb_1171" class="t s5_1171">clear. Only the EFLAGS register is updated. </span>
<span id="tc_1171" class="t s5_1171">Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD. </span>
<span id="td_1171" class="t s4_1171">Operation </span>
<span id="te_1171" class="t s6_1171">KTESTW </span>
<span id="tf_1171" class="t s7_1171">TEMP[15:0] := SRC2[15:0] AND SRC1[15:0] </span>
<span id="tg_1171" class="t s7_1171">IF (TEMP[15:0] = = 0) </span>
<span id="th_1171" class="t s7_1171">THEN ZF :=1; </span>
<span id="ti_1171" class="t s7_1171">ELSE ZF := 0; </span>
<span id="tj_1171" class="t s7_1171">FI; </span>
<span id="tk_1171" class="t s7_1171">TEMP[15:0] := </span><span id="tl_1171" class="t s7_1171">SRC2[15:0] AND NOT SRC1[15:0] </span>
<span id="tm_1171" class="t s7_1171">IF (TEMP[15:0] = = 0) </span>
<span id="tn_1171" class="t s7_1171">THEN CF </span><span id="to_1171" class="t s7_1171">:=1; </span>
<span id="tp_1171" class="t s7_1171">ELSE CF := </span><span id="tq_1171" class="t s7_1171">0; </span>
<span id="tr_1171" class="t s7_1171">FI; </span>
<span id="ts_1171" class="t s7_1171">AF </span><span id="tt_1171" class="t s7_1171">:= </span><span id="tu_1171" class="t s7_1171">OF </span><span id="tv_1171" class="t s7_1171">:= PF </span><span id="tw_1171" class="t s7_1171">:= SF </span><span id="tx_1171" class="t s7_1171">:= </span><span id="ty_1171" class="t s7_1171">0; </span>
<span id="tz_1171" class="t s6_1171">KTESTB </span>
<span id="t10_1171" class="t s7_1171">TEMP[7:0] </span><span id="t11_1171" class="t s7_1171">:= SRC2[7:0] AND SRC1[7:0] </span>
<span id="t12_1171" class="t s7_1171">IF (TEMP[7:0] = = 0) </span>
<span id="t13_1171" class="t s7_1171">THEN ZF :=1; </span>
<span id="t14_1171" class="t s7_1171">ELSE ZF := </span><span id="t15_1171" class="t s7_1171">0; </span>
<span id="t16_1171" class="t s7_1171">FI; </span>
<span id="t17_1171" class="t s7_1171">TEMP[7:0] := </span><span id="t18_1171" class="t s7_1171">SRC2[7:0] AND NOT SRC1[7:0] </span>
<span id="t19_1171" class="t s7_1171">IF (TEMP[7:0] = = 0) </span>
<span id="t1a_1171" class="t s7_1171">THEN CF </span><span id="t1b_1171" class="t s7_1171">:=1; </span>
<span id="t1c_1171" class="t s7_1171">ELSE CF := 0; </span>
<span id="t1d_1171" class="t s7_1171">FI; </span>
<span id="t1e_1171" class="t s7_1171">AF := </span><span id="t1f_1171" class="t s7_1171">OF </span><span id="t1g_1171" class="t s7_1171">:= PF </span><span id="t1h_1171" class="t s7_1171">:= SF </span><span id="t1i_1171" class="t s7_1171">:= </span><span id="t1j_1171" class="t s7_1171">0; </span>
<span id="t1k_1171" class="t s6_1171">Opcode/ </span>
<span id="t1l_1171" class="t s6_1171">Instruction </span>
<span id="t1m_1171" class="t s6_1171">Op </span>
<span id="t1n_1171" class="t s6_1171">En </span>
<span id="t1o_1171" class="t s6_1171">64/32 bit </span>
<span id="t1p_1171" class="t s6_1171">Mode </span>
<span id="t1q_1171" class="t s6_1171">Support </span>
<span id="t1r_1171" class="t s6_1171">CPUID </span>
<span id="t1s_1171" class="t s6_1171">Feature Flag </span>
<span id="t1t_1171" class="t s6_1171">Description </span>
<span id="t1u_1171" class="t s7_1171">VEX.L0.0F.W0 99 /r </span>
<span id="t1v_1171" class="t s7_1171">KTESTW k1, k2 </span>
<span id="t1w_1171" class="t s7_1171">RR </span><span id="t1x_1171" class="t s7_1171">V/V </span><span id="t1y_1171" class="t s7_1171">AVX512DQ </span><span id="t1z_1171" class="t s7_1171">Set ZF and CF depending on sign bit AND and ANDN of 16 bits mask </span>
<span id="t20_1171" class="t s7_1171">register sources. </span>
<span id="t21_1171" class="t s7_1171">VEX.L0.66.0F.W0 99 /r </span>
<span id="t22_1171" class="t s7_1171">KTESTB k1, k2 </span>
<span id="t23_1171" class="t s7_1171">RR </span><span id="t24_1171" class="t s7_1171">V/V </span><span id="t25_1171" class="t s7_1171">AVX512DQ </span><span id="t26_1171" class="t s7_1171">Set ZF and CF depending on sign bit AND and ANDN of 8 bits mask reg- </span>
<span id="t27_1171" class="t s7_1171">ister sources. </span>
<span id="t28_1171" class="t s7_1171">VEX.L0.0F.W1 99 /r </span>
<span id="t29_1171" class="t s7_1171">KTESTQ k1, k2 </span>
<span id="t2a_1171" class="t s7_1171">RR </span><span id="t2b_1171" class="t s7_1171">V/V </span><span id="t2c_1171" class="t s7_1171">AVX512BW </span><span id="t2d_1171" class="t s7_1171">Set ZF and CF depending on sign bit AND and ANDN of 64 bits mask </span>
<span id="t2e_1171" class="t s7_1171">register sources. </span>
<span id="t2f_1171" class="t s7_1171">VEX.L0.66.0F.W1 99 /r </span>
<span id="t2g_1171" class="t s7_1171">KTESTD k1, k2 </span>
<span id="t2h_1171" class="t s7_1171">RR </span><span id="t2i_1171" class="t s7_1171">V/V </span><span id="t2j_1171" class="t s7_1171">AVX512BW </span><span id="t2k_1171" class="t s7_1171">Set ZF and CF depending on sign bit AND and ANDN of 32 bits mask </span>
<span id="t2l_1171" class="t s7_1171">register sources. </span>
<span id="t2m_1171" class="t s6_1171">Op/En </span><span id="t2n_1171" class="t s6_1171">Operand 1 </span><span id="t2o_1171" class="t s6_1171">Operand 2 </span>
<span id="t2p_1171" class="t s7_1171">RR </span><span id="t2q_1171" class="t s7_1171">ModRM:reg (r) </span><span id="t2r_1171" class="t s7_1171">ModRM:r/m (r, ModRM:[7:6] must be 11b) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
