  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/admin/Desktop/SOCExtraFeatures/src/DataTypes.h' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/admin/Desktop/SOCExtraFeatures/src/DataTypes.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/admin/Desktop/SOCExtraFeatures/src/StreamConverters.cpp' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file '/home/admin/Desktop/SOCExtraFeatures/src/StreamConverters.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/admin/Desktop/SOCExtraFeatures/src/ZeroCross.cpp' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file '/home/admin/Desktop/SOCExtraFeatures/src/ZeroCross.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=calculate_statistics' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2.37 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.4 seconds; current allocated memory: 212.016 MB.
INFO: [HLS 200-10] Analyzing design file '/home/admin/Desktop/SOCExtraFeatures/src/ZeroCross.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/admin/Desktop/SOCExtraFeatures/src/StreamConverters.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 64.57 seconds. CPU system time: 5.17 seconds. Elapsed time: 70.38 seconds; current allocated memory: 225.395 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,405 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 330 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 248 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 244 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 215 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 292 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 292 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 292 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 334 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 336 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 290 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 290 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 280 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 283 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::abs(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/absfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'calculate_statistics(int, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'hls::abs(float)' into 'calculate_statistics(int, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:73:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Cyclic partitioning with factor 4 on dimension 1. (/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:79:8)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.74 seconds. CPU system time: 0.5 seconds. Elapsed time: 7.74 seconds; current allocated memory: 226.594 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 226.594 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.102 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 229.207 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 252.543 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 320.613 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_statistics' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_statistics_Pipeline_read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'read_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 321.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 321.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_statistics_Pipeline_calc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_sum'.
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_calc_sum' (loop 'calc_sum'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('sum_write_ln94', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:94) of variable 'sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98 on local variable 'sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:94 and 'fadd' operation 32 bit ('sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_calc_sum' (loop 'calc_sum'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('sum_write_ln94', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:94) of variable 'sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98 on local variable 'sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:94 and 'fadd' operation 32 bit ('sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_calc_sum' (loop 'calc_sum'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('sum_write_ln94', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:94) of variable 'sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98 on local variable 'sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:94 and 'fadd' operation 32 bit ('sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_calc_sum' (loop 'calc_sum'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('sum_write_ln94', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:94) of variable 'sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98 on local variable 'sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:94 and 'fadd' operation 32 bit ('sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_calc_sum' (loop 'calc_sum'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation 0 bit ('sum_write_ln94', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:94) of variable 'sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98 on local variable 'sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:94 and 'fadd' operation 32 bit ('sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 8, loop 'calc_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 321.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 321.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_statistics_Pipeline_calc_std' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_std'.
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_calc_std' (loop 'calc_std'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('accum_write_ln103', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:103) of variable 'accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108 on local variable 'accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:103 and 'fadd' operation 32 bit ('accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_calc_std' (loop 'calc_std'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('accum_write_ln103', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:103) of variable 'accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108 on local variable 'accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:103 and 'fadd' operation 32 bit ('accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_calc_std' (loop 'calc_std'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('accum_write_ln103', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:103) of variable 'accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108 on local variable 'accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:103 and 'fadd' operation 32 bit ('accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_calc_std' (loop 'calc_std'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('accum_write_ln103', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:103) of variable 'accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108 on local variable 'accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:103 and 'fadd' operation 32 bit ('accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_calc_std' (loop 'calc_std'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation 0 bit ('accum_write_ln103', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:103) of variable 'accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108 on local variable 'accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:103 and 'fadd' operation 32 bit ('accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 17, loop 'calc_std'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 321.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 321.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_statistics_Pipeline_find_minmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'find_minmax'.
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_find_minmax' (loop 'find_minmax'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation 32 bit ('max_val', /home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119) and 'fcmp' operation 1 bit ('tmp_9', /home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'find_minmax'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 321.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 321.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_statistics_Pipeline_calc_rms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_rms'.
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_calc_rms' (loop 'calc_rms'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('sum_squares_write_ln123', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:123) of variable 'sum_squares', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127 on local variable 'sum_squares', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:123 and 'fadd' operation 32 bit ('sum_squares', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_calc_rms' (loop 'calc_rms'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('sum_squares_write_ln123', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:123) of variable 'sum_squares', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127 on local variable 'sum_squares', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:123 and 'fadd' operation 32 bit ('sum_squares', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_calc_rms' (loop 'calc_rms'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('sum_squares_write_ln123', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:123) of variable 'sum_squares', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127 on local variable 'sum_squares', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:123 and 'fadd' operation 32 bit ('sum_squares', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_calc_rms' (loop 'calc_rms'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('sum_squares_write_ln123', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:123) of variable 'sum_squares', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127 on local variable 'sum_squares', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:123 and 'fadd' operation 32 bit ('sum_squares', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_calc_rms' (loop 'calc_rms'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation 0 bit ('sum_squares_write_ln123', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:123) of variable 'sum_squares', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127 on local variable 'sum_squares', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:123 and 'fadd' operation 32 bit ('sum_squares', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop 'calc_rms'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 322.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 322.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_statistics_Pipeline_calc_abs_mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_abs_mean'.
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_calc_abs_mean' (loop 'calc_abs_mean'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('abs_sum_write_ln132', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:132) of variable 'abs_sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:136 on local variable 'abs_sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:132 and 'fadd' operation 32 bit ('abs_sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:136).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_calc_abs_mean' (loop 'calc_abs_mean'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('abs_sum_write_ln132', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:132) of variable 'abs_sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:136 on local variable 'abs_sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:132 and 'fadd' operation 32 bit ('abs_sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:136).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_calc_abs_mean' (loop 'calc_abs_mean'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('abs_sum_write_ln132', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:132) of variable 'abs_sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:136 on local variable 'abs_sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:132 and 'fadd' operation 32 bit ('abs_sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:136).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_calc_abs_mean' (loop 'calc_abs_mean'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('abs_sum_write_ln132', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:132) of variable 'abs_sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:136 on local variable 'abs_sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:132 and 'fadd' operation 32 bit ('abs_sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:136).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_calc_abs_mean' (loop 'calc_abs_mean'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation 0 bit ('abs_sum_write_ln132', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:132) of variable 'abs_sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:136 on local variable 'abs_sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:132 and 'fadd' operation 32 bit ('abs_sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:136).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 8, loop 'calc_abs_mean'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 322.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 322.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_statistics_Pipeline_calc_moments' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_moments'.
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_calc_moments' (loop 'calc_moments'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('skew_accum_write_ln141', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:141) of variable 'skew_accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:148 on local variable 'skew_accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:141 and 'fadd' operation 32 bit ('skew_accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:148).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_calc_moments' (loop 'calc_moments'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('skew_accum_write_ln141', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:141) of variable 'skew_accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:148 on local variable 'skew_accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:141 and 'fadd' operation 32 bit ('skew_accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:148).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_calc_moments' (loop 'calc_moments'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('skew_accum_write_ln141', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:141) of variable 'skew_accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:148 on local variable 'skew_accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:141 and 'fadd' operation 32 bit ('skew_accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:148).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_calc_moments' (loop 'calc_moments'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('skew_accum_write_ln141', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:141) of variable 'skew_accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:148 on local variable 'skew_accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:141 and 'fadd' operation 32 bit ('skew_accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:148).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'calculate_statistics_Pipeline_calc_moments' (loop 'calc_moments'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation 0 bit ('skew_accum_write_ln141', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:141) of variable 'skew_accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:148 on local variable 'skew_accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:141 and 'fadd' operation 32 bit ('skew_accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:148).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 41, loop 'calc_moments'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 323.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_statistics_Pipeline_write_results' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_results'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'write_results'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 323.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 323.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_statistics' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 324.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 324.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_statistics_Pipeline_read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculate_statistics_Pipeline_read_data' pipeline 'read_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_statistics_Pipeline_read_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 324.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_statistics_Pipeline_calc_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculate_statistics_Pipeline_calc_sum' pipeline 'calc_sum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_statistics_Pipeline_calc_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 325.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_statistics_Pipeline_calc_std' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculate_statistics_Pipeline_calc_std' pipeline 'calc_std' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_statistics_Pipeline_calc_std'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 327.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_statistics_Pipeline_find_minmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculate_statistics_Pipeline_find_minmax' pipeline 'find_minmax' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_statistics_Pipeline_find_minmax'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 328.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_statistics_Pipeline_calc_rms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculate_statistics_Pipeline_calc_rms' pipeline 'calc_rms' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_statistics_Pipeline_calc_rms'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 330.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_statistics_Pipeline_calc_abs_mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculate_statistics_Pipeline_calc_abs_mean' pipeline 'calc_abs_mean' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_statistics_Pipeline_calc_abs_mean'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 331.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_statistics_Pipeline_calc_moments' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculate_statistics_Pipeline_calc_moments' pipeline 'calc_moments' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_statistics_Pipeline_calc_moments'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 333.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_statistics_Pipeline_write_results' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculate_statistics_Pipeline_write_results' pipeline 'write_results' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_statistics_Pipeline_write_results'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 334.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_statistics' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_statistics/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_statistics/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_statistics/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_statistics/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_statistics/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_statistics/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_statistics/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_statistics/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_statistics/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_statistics' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'n' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_statistics'.
INFO: [RTMG 210-278] Implementing memory 'calculate_statistics_data_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'calculate_statistics_results_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 338.125 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 342.203 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.64 seconds; current allocated memory: 351.938 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_statistics.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_statistics.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.40 MHz
INFO: [HLS 200-112] Total CPU user time: 71.55 seconds. Total CPU system time: 6.08 seconds. Total elapsed time: 82.66 seconds; peak allocated memory: 352.277 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 1m 26s
