
---------- Begin Simulation Statistics ----------
final_tick                               15023638642347                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 151137                       # Simulator instruction rate (inst/s)
host_mem_usage                               17423528                       # Number of bytes of host memory used
host_op_rate                                   219298                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6603.18                       # Real time elapsed on the host
host_tick_rate                               11084425                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   997984351                       # Number of instructions simulated
sim_ops                                    1448064511                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.073192                       # Number of seconds simulated
sim_ticks                                 73192460607                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          287                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       226885                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          328                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests       454128                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          328                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu0.num_fp_insts                           12                       # number of float instructions
system.cpu0.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu0.num_int_insts                          23                       # number of integer instructions
system.cpu0.num_int_register_reads                 58                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu0.num_load_insts                         10                       # Number of load instructions
system.cpu0.num_mem_refs                           16                       # number of memory refs
system.cpu0.num_store_insts                         6                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    2      8.00%      8.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        7     28.00%     36.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      8.00%     44.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      2      8.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  8     32.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 4     16.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        25                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         11                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          302                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests       227018                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          331                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests       454293                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          331                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu1.num_fp_insts                           12                       # number of float instructions
system.cpu1.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu1.num_int_insts                          23                       # number of integer instructions
system.cpu1.num_int_register_reads                 58                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu1.num_load_insts                         10                       # Number of load instructions
system.cpu1.num_mem_refs                           16                       # number of memory refs
system.cpu1.num_store_insts                         6                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    2      8.00%      8.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     28.00%     36.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      8.00%     44.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      2      8.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  8     32.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 4     16.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        25                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         11                       # Number of instructions committed
system.cpu2.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          268                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests       226419                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          354                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests       453212                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          354                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu2.num_fp_insts                           12                       # number of float instructions
system.cpu2.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu2.num_int_insts                          23                       # number of integer instructions
system.cpu2.num_int_register_reads                 58                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu2.num_load_insts                         10                       # Number of load instructions
system.cpu2.num_mem_refs                           16                       # number of memory refs
system.cpu2.num_store_insts                         6                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    2      8.00%      8.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        7     28.00%     36.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      8.00%     44.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      2      8.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  8     32.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 4     16.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         11                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          300                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       226569                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          270                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       453388                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          270                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu3.num_fp_insts                           12                       # number of float instructions
system.cpu3.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu3.num_int_insts                          23                       # number of integer instructions
system.cpu3.num_int_register_reads                 58                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu3.num_load_insts                         10                       # Number of load instructions
system.cpu3.num_mem_refs                           16                       # number of memory refs
system.cpu3.num_store_insts                         6                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    2      8.00%      8.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     28.00%     36.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.00%     44.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      2      8.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  8     32.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 4     16.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       423253                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         856797                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       335046                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        745695                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        213996815                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       252662128                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            362744499                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.879189                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.879189                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads          6381690                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes         6357013                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  53074                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      3375408                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        39345001                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.244843                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            85800734                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          26454835                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       41527300                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     69490398                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         7632                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     37374909                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    622599058                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     59345899                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      6092299                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    493410181                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        135790                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       665368                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       3297178                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       783063                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        19748                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1331937                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      2043471                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        720077802                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            488647249                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.543065                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        391049367                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.223174                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             492880187                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       794284716                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      426882480                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.137412                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.137412                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      3143118      0.63%      0.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    398576146     79.79%     80.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      9296016      1.86%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     54106527     10.83%     93.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     21562093      4.32%     97.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead      6422958      1.29%     98.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      6395624      1.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     499502482                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       15588378                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads     28412616                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     12718905                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     24758956                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            7856755                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.015729                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        3194160     40.65%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     40.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        338732      4.31%     44.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1554067     19.78%     64.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1936144     24.64%     89.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       833652     10.61%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     488627741                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1198410553                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    475928344                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    857714040                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         622585932                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        499502482                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded        13126                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    259854508                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       217378                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        12528                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    409665551                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    219744074                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.273110                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.224773                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     78000791     35.50%     35.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21307769      9.70%     45.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     24462594     11.13%     56.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     29270193     13.32%     69.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     27119919     12.34%     81.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     17343713      7.89%     89.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     12225042      5.56%     95.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      7201971      3.28%     98.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      2812082      1.28%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    219744074                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.272561                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     10437835                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       636975                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     69490398                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     37374909                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      175928248                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               219797148                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    224                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        213938829                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       252594087                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249933162                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            362647894                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.879424                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.879424                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads          6381491                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes         6355756                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  53186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      3374615                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        39334299                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.244298                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            85790504                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          26451279                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       41491108                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     69473556                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts         7677                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     37367198                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    622433031                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     59339225                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      6092258                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    493290304                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        135881                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       672701                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       3296405                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       790467                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        19643                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1331675                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2042940                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        719886383                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            488524903                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.543072                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        390950289                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.222617                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             492757941                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       794095202                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      426773016                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.137108                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.137108                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      3143253      0.63%      0.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    398468122     79.79%     80.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      9293433      1.86%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     54098899     10.83%     93.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     21559768      4.32%     97.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead      6423674      1.29%     98.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      6395415      1.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     499382564                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses       15589154                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads     28414129                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     12717480                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes     24759084                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            7854141                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.015728                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        3191888     40.64%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        338415      4.31%     44.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1553773     19.78%     64.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      1936355     24.65%     89.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       833710     10.61%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     488504298                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1198166510                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    475807423                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    857478328                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         622419905                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        499382564                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded        13126                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    259785052                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       217410                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        12528                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    409528154                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    219743962                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.272566                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.224791                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     78036592     35.51%     35.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21302997      9.69%     45.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     24455596     11.13%     56.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     29257013     13.31%     69.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     27116777     12.34%     81.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     17339044      7.89%     89.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     12224780      5.56%     95.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      7202976      3.28%     98.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      2808187      1.28%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    219743962                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.272016                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     10423069                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       631661                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     69473556                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     37367198                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      175893305                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               219797148                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        213162690                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       251688571                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249025557                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            361335980                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.882629                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.882629                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads          6375003                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes         6340096                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  51467                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      3361541                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        39189157                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.236341                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            85522638                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          26377165                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       41345878                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     69240576                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         7604                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     37252768                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    620167596                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     59145473                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      6065976                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    491541433                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        135276                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       660357                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       3284362                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       777489                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        19439                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1326644                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      2034897                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        717246865                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            486769039                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.543081                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        389523123                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.214629                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             490995384                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       791291677                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      425212675                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.132979                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.132979                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      3141092      0.63%      0.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    397010016     79.78%     80.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      9258558      1.86%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     53900958     10.83%     93.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     21484648      4.32%     97.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead      6423236      1.29%     98.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      6388901      1.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     497607409                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       15581521                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads     28400904                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     12695333                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     24740230                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            7842287                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.015760                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        3181289     40.57%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        338171      4.31%     44.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1553443     19.81%     64.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      1936067     24.69%     89.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       833317     10.63%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     486727083                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1194619772                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    474073706                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    854278011                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         620154476                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        497607409                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded        13120                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    258831508                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       217890                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        12523                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined    407941706                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    219745681                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.264470                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.224982                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     78536662     35.74%     35.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21229872      9.66%     45.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     24375429     11.09%     56.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     29159372     13.27%     69.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     27013909     12.29%     82.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     17274386      7.86%     89.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     12176785      5.54%     95.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      7173841      3.26%     98.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      2805425      1.28%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    219745681                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.263939                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     10397479                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       627544                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     69240576                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     37252768                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      175289095                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               219797148                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    227                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        213163425                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       251689375                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249025587                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            361336046                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.882629                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.882629                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads          6375283                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         6340290                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  52328                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      3361541                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        39189295                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.236386                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            85530679                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          26378877                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       41337360                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     69241981                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         7616                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     37253651                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    620173963                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     59151802                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6067054                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    491551372                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        135452                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       667372                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       3284358                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       784712                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        19414                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1326630                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      2034911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        717255208                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            486777915                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.543085                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        389530369                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.214669                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             491004601                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       791310510                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      425219710                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.132979                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.132979                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      3141229      0.63%      0.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    397012010     79.78%     80.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      9258567      1.86%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     53906683     10.83%     93.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     21487016      4.32%     97.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      6423759      1.29%     98.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6389162      1.28%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     497618426                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       15582503                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     28402727                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     12695825                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     24741702                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            7841062                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.015757                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3180186     40.56%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     40.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        338183      4.31%     44.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1553111     19.81%     64.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1936215     24.69%     89.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       833367     10.63%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     486735756                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1194637810                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    474082090                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    854289194                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         620160844                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        497618426                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded        13119                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    258837813                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       217803                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        12522                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined    407934550                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    219744820                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.264529                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.224980                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     78533431     35.74%     35.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     21230873      9.66%     45.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     24375301     11.09%     56.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     29156449     13.27%     69.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     27016316     12.29%     82.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     17274858      7.86%     89.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     12178589      5.54%     95.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      7175508      3.27%     98.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      2803495      1.28%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    219744820                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.263989                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     10388757                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       627859                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     69241981                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     37253651                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      175297587                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               219797148                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    220                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            9                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     66401895                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        66401904                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            9                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     67884309                       # number of overall hits
system.cpu0.dcache.overall_hits::total       67884318                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       342489                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        342492                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       424901                       # number of overall misses
system.cpu0.dcache.overall_misses::total       424906                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  20168337806                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20168337806                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  20168337806                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20168337806                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           12                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     66744384                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     66744396                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           14                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     68309210                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     68309224                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.250000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.005131                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005131                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.357143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.006220                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006220                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 58887.549107                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 58887.033291                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 47465.969263                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47465.410717                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       260596                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            517                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   504.054159                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       226390                       # number of writebacks
system.cpu0.dcache.writebacks::total           226390                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       135004                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       135004                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       135004                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       135004                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       207485                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       207485                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       227393                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       227393                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   9533908547                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9533908547                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  10586259143                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10586259143                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.003109                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003109                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.003329                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003329                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 45949.868892                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 45949.868892                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 46554.903374                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 46554.903374                       # average overall mshr miss latency
system.cpu0.dcache.replacements                226390                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            6                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     50485487                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       50485493                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       252581                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       252583                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  14831388765                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14831388765                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     50738068                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     50738076                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.250000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.004978                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004978                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 58719.336629                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 58718.871678                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       134910                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       134910                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       117671                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       117671                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   4231254843                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4231254843                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.002319                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002319                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 35958.348642                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 35958.348642                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            3                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     15916408                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15916411                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        89908                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89909                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   5336949041                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   5336949041                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     16006316                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     16006320                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.250000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.005617                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005617                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 59360.113016                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59359.452791                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data           94                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           94                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        89814                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        89814                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   5302653704                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5302653704                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.005611                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.005611                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 59040.391298                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 59040.391298                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      1482414                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      1482414                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data            2                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        82412                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        82414                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      1564826                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      1564828                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.052665                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.052666                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data        19908                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        19908                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data   1052350596                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   1052350596                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.012722                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.012722                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 52860.688969                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 52860.688969                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.036818                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           68111818                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           226902                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           300.181656                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     14950446183072                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.019915                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.016903                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000039                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.998080                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998119                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        546700694                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       546700694                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                         10                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           17                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     68173257                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        68173274                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           17                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     68173257                       # number of overall hits
system.cpu0.icache.overall_hits::total       68173274                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          478                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           480                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          478                       # number of overall misses
system.cpu0.icache.overall_misses::total          480                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     41929695                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     41929695                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     41929695                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     41929695                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           19                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     68173735                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     68173754                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           19                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     68173735                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     68173754                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.105263                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.105263                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 87719.027197                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 87353.531250                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 87719.027197                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 87353.531250                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          140                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          140                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          140                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          140                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          338                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          338                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          338                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     33424542                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33424542                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     33424542                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33424542                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 98889.177515                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 98889.177515                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 98889.177515                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 98889.177515                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           17                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     68173257                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       68173274                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          478                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          480                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     41929695                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     41929695                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     68173735                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     68173754                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 87719.027197                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 87353.531250                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          140                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          140                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          338                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          338                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     33424542                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33424542                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 98889.177515                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 98889.177515                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          331.948790                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           68173614                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              340                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         200510.629412                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   329.948790                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.644431                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.648337                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          339                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          338                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        545390372                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       545390372                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         137923                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       197066                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       135669                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq          496                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp          496                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         89319                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        89319                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       137923                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          679                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port       681186                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total             681865                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        21696                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     29010688                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total            29032384                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       106346                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                6806144                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        334083                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001841                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.042866                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              333468     99.82%     99.82% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 615      0.18%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          334083                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy       301998033                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         337994                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      226835271                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       118623                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         118623                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       118623                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        118623                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          337                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       108274                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       108618                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          337                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       108274                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       108618                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     33193440                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   9987322680                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  10020516120                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     33193440                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   9987322680                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  10020516120                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          337                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       226897                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       227241                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          337                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       226897                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       227241                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.477194                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.477986                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.477194                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.477986                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 98496.854599                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 92241.190683                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 92254.655030                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 98496.854599                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 92241.190683                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 92254.655030                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       106345                       # number of writebacks
system.cpu0.l2cache.writebacks::total          106345                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          337                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       108274                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       108611                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          337                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       108274                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       108611                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     33081219                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   9951267438                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   9984348657                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     33081219                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   9951267438                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   9984348657                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.477194                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.477955                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.477194                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.477955                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 98163.854599                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 91908.190683                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 91927.600860                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 98163.854599                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 91908.190683                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 91927.600860                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               106345                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       136103                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       136103                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       136103                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       136103                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks        90177                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total        90177                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks        90177                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total        90177                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data          496                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          496                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data          496                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          496                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        32296                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        32296                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        57022                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        57023                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   5122021185                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   5122021185                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        89318                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        89319                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.638416                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.638420                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 89825.351356                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 89823.776108                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        57022                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        57022                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   5103032859                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   5103032859                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.638416                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.638408                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 89492.351356                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 89492.351356                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data        86327                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total        86327                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          337                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        51252                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        51595                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     33193440                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4865301495                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   4898494935                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          337                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       137579                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       137922                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.372528                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.374088                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 98496.854599                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 94929.007551                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 94941.272119                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          337                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        51252                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        51589                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     33081219                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4848234579                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   4881315798                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.372528                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.374045                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 98163.854599                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 94596.007551                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 94619.314156                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2410.914139                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            454017                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          108773                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            4.173986                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    15.143847                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.031350                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     4.015669                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   190.214173                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2201.509102                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.003697                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000008                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000980                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.046439                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.537478                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.588602                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2428                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1328                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          337                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          661                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.592773                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses         7373045                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses        7373045                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 14950446192063                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  73192450284                       # Cumulative time (in ticks) in various power states
system.cpu0.thread28404.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread28404.numOps                      0                       # Number of Ops committed
system.cpu0.thread28404.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            9                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     66391029                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        66391038                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            9                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     67872206                       # number of overall hits
system.cpu1.dcache.overall_hits::total       67872215                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       343632                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        343635                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       427309                       # number of overall misses
system.cpu1.dcache.overall_misses::total       427314                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  20382328269                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20382328269                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  20382328269                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20382328269                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data           12                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     66734661                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     66734673                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data           14                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     68299515                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     68299529                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.250000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.005149                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005149                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.357143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.006256                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006256                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 59314.406892                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 59313.889065                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 47699.272117                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 47698.713988                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       297735                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            557                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   534.533214                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       226421                       # number of writebacks
system.cpu1.dcache.writebacks::total           226421                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       136016                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       136016                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       136016                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       136016                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       207616                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       207616                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data       227526                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       227526                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   9534054069                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9534054069                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  10628540487                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10628540487                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.003111                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003111                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.003331                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003331                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 45921.576704                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 45921.576704                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 46713.520595                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 46713.520595                       # average overall mshr miss latency
system.cpu1.dcache.replacements                226421                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            6                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     50478964                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       50478970                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       253627                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       253629                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  15042007935                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15042007935                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     50732591                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     50732599                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.250000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.004999                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.004999                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 59307.597121                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 59307.129449                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       135924                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       135924                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       117703                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       117703                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   4227817950                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4227817950                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.002320                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002320                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 35919.372913                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35919.372913                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            3                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     15912065                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      15912068                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        90005                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        90006                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   5340320334                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   5340320334                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     16002070                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     16002074                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.250000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.005625                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005625                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 59333.596289                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59332.937071                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           92                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           92                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        89913                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        89913                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   5306236119                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5306236119                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.005619                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005619                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 59015.227153                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 59015.227153                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      1481177                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      1481177                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data            2                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        83677                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        83679                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      1564854                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      1564856                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.053473                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.053474                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        19910                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        19910                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   1094486418                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   1094486418                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.012723                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.012723                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 54971.693521                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 54971.693521                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.036679                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           68099846                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           226933                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           300.087894                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     14950446183072                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.019915                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.016764                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000039                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.998080                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998119                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        546623165                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       546623165                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                         10                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           17                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     68154881                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        68154898                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           17                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     68154881                       # number of overall hits
system.cpu1.icache.overall_hits::total       68154898                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          480                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           482                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          480                       # number of overall misses
system.cpu1.icache.overall_misses::total          482                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     42927030                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     42927030                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     42927030                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     42927030                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           19                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     68155361                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     68155380                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           19                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     68155361                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     68155380                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.105263                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.105263                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 89431.312500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 89060.228216                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 89431.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 89060.228216                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          141                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          141                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          339                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          339                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          339                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          339                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     33811488                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     33811488                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     33811488                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     33811488                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 99738.902655                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 99738.902655                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 99738.902655                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 99738.902655                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           17                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     68154881                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       68154898                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          480                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          482                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     42927030                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     42927030                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     68155361                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     68155380                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 89431.312500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 89060.228216                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          141                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          339                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     33811488                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     33811488                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 99738.902655                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 99738.902655                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          334.250924                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           68155239                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              341                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         199868.736070                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   332.250924                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.648928                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.652834                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          339                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          338                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        545243381                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       545243381                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp         137958                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       196920                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       135754                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq          598                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp          598                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         89316                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        89316                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq       137958                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          680                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       681483                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total             682163                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        21696                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     29014656                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            29036352                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       106255                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                6800320                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        334125                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.001895                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.043485                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              333492     99.81%     99.81% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 633      0.19%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          334125                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       302073624                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         338661                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy      226900206                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       118730                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         118730                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       118730                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        118730                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          337                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       108198                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       108542                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          337                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       108198                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       108542                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     33579720                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  10028651976                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  10062231696                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     33579720                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  10028651976                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  10062231696                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          337                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data       226928                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       227272                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          337                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data       226928                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       227272                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.476794                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.477586                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.476794                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.477586                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 99643.086053                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 92687.960739                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 92703.577380                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 99643.086053                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 92687.960739                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 92703.577380                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       106253                       # number of writebacks
system.cpu1.l2cache.writebacks::total          106253                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          337                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       108198                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       108535                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          337                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       108198                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       108535                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     33467499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   9992622042                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  10026089541                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     33467499                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   9992622042                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  10026089541                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.476794                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.477556                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.476794                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.477556                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 99310.086053                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 92354.960739                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 92376.556327                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 99310.086053                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 92354.960739                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 92376.556327                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               106253                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       135995                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       135995                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       135995                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       135995                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks        90314                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total        90314                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks        90314                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total        90314                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data          598                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total          598                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data          598                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total          598                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        32493                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        32493                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        56822                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        56823                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   5124437433                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   5124437433                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        89315                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        89316                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.636198                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.636202                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 90184.038453                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 90182.451349                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        56822                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        56822                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   5105515707                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   5105515707                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.636198                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.636191                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 89851.038453                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 89851.038453                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data        86237                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        86237                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          337                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        51376                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        51719                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     33579720                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   4904214543                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   4937794263                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          337                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data       137613                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       137956                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.373337                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.374895                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 99643.086053                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 95457.305804                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 95473.506120                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          337                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        51376                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        51713                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     33467499                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   4887106335                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   4920573834                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.373337                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.374851                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 99310.086053                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 95124.305804                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 95151.583432                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2397.119694                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            454179                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          108667                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.179549                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    27.002799                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.035187                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     2.105476                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   133.379049                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2234.597184                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.006592                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000009                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000514                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.032563                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.545556                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.585234                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2414                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1326                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          386                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          596                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.589355                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         7375531                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        7375531                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 14950446192063                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  73192450284                       # Cumulative time (in ticks) in various power states
system.cpu1.thread30348.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread30348.numOps                      0                       # Number of Ops committed
system.cpu1.thread30348.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            9                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     66151030                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        66151039                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            9                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     67622968                       # number of overall hits
system.cpu2.dcache.overall_hits::total       67622977                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data       349701                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        349704                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data       441537                       # number of overall misses
system.cpu2.dcache.overall_misses::total       441542                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  21744212355                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  21744212355                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  21744212355                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  21744212355                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           12                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     66500731                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     66500743                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           14                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     68064505                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     68064519                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.250000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.005259                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005259                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.357143                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.006487                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006487                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 62179.440022                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 62178.906604                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 49246.636986                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 49246.079320                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       471901                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            831                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   567.871239                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       225942                       # number of writebacks
system.cpu2.dcache.writebacks::total           225942                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       142658                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       142658                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       142658                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       142658                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       207043                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       207043                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       226926                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       226926                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   9708072210                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9708072210                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  11019033270                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  11019033270                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.003113                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003113                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.003334                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003334                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 46889.159305                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 46889.159305                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 48557.826208                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 48557.826208                       # average overall mshr miss latency
system.cpu2.dcache.replacements                225942                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            6                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     50296210                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       50296216                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data       259951                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       259953                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  16163534286                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  16163534286                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     50556161                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     50556169                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.250000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.005142                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.005142                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 62179.157941                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 62178.679554                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       142556                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       142556                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       117395                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       117395                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   4162085082                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4162085082                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.002322                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002322                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 35453.682712                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 35453.682712                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            3                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     15854820                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      15854823                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        89750                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        89751                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   5580678069                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   5580678069                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     15944570                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     15944574                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.250000                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.005629                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005629                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 62180.257036                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 62179.564228                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          102                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          102                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        89648                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        89648                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   5545987128                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   5545987128                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.005622                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.005622                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 61864.036320                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 61864.036320                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      1471938                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      1471938                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.cpu2.data            2                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        91836                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        91838                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data      1563774                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      1563776                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.cpu2.data            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.058727                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.058728                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        19883                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        19883                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   1310961060                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   1310961060                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.012715                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.012715                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 65933.765528                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 65933.765528                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.036262                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           67850008                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           226454                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           299.619384                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     14950446183072                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.019918                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.016344                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000039                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.998079                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998118                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          369                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        544742606                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       544742606                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                         10                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           17                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     67904348                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        67904365                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           17                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     67904348                       # number of overall hits
system.cpu2.icache.overall_hits::total       67904365                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          484                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           486                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          484                       # number of overall misses
system.cpu2.icache.overall_misses::total          486                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     45651636                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     45651636                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     45651636                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     45651636                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           19                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     67904832                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     67904851                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           19                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     67904832                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     67904851                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.105263                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.105263                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 94321.561983                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 93933.407407                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 94321.561983                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 93933.407407                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          147                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          147                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          147                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          147                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          337                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          337                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          337                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          337                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     35409222                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     35409222                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     35409222                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     35409222                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 105071.875371                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 105071.875371                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 105071.875371                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 105071.875371                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           17                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     67904348                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       67904365                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          484                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          486                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     45651636                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     45651636                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     67904832                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     67904851                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 94321.561983                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 93933.407407                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          147                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          147                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          337                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          337                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     35409222                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     35409222                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 105071.875371                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 105071.875371                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          333.266975                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           67904704                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              339                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         200308.861357                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   331.266975                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.647006                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.650912                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          337                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        543239147                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       543239147                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         137621                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       196431                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       135240                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq          477                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp          477                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         89172                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        89172                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       137621                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          677                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port       679804                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total             680481                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        21632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     28953344                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total            28974976                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       105730                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                6766720                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples        332999                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.001871                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.043213                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0              332376     99.81%     99.81% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 623      0.19%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total          332999                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy       301394637                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         336663                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy      226381392                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       118775                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         118775                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       118775                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        118775                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          336                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       107674                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       108017                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          336                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       107674                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       108017                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     35180118                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  10419855048                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  10455035166                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     35180118                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  10419855048                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  10455035166                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          336                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data       226449                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       226792                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          336                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data       226449                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       226792                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.475489                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.476282                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.475489                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.476282                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 104702.732143                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 96772.248156                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 96790.645602                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 104702.732143                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 96772.248156                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 96790.645602                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       105729                       # number of writebacks
system.cpu2.l2cache.writebacks::total          105729                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          336                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       107674                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       108010                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          336                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       107674                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       108010                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     35068230                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  10383999606                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  10419067836                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     35068230                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  10383999606                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  10419067836                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.475489                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.476251                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.475489                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.476251                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 104369.732143                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 96439.248156                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 96463.918489                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 104369.732143                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 96439.248156                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 96463.918489                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               105729                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       135885                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       135885                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       135885                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       135885                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks        89947                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total        89947                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks        89947                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total        89947                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data          477                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total          477                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data          477                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total          477                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        32412                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        32412                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        56759                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        56760                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   5365110519                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   5365110519                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        89171                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        89172                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.636519                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.636523                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 94524.401751                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 94522.736416                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        56759                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        56759                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   5346209772                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   5346209772                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.636519                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.636511                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 94191.401751                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 94191.401751                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data        86363                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total        86363                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          336                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        50915                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        51257                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     35180118                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   5054744529                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   5089924647                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       137278                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       137620                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.370890                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.372453                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 104702.732143                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 99278.101326                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 99302.039663                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          336                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        50915                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        51251                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     35068230                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   5037789834                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   5072858064                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.370890                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.372410                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 104369.732143                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 98945.101326                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 98980.665041                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2418.996381                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs            453101                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          108165                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.188980                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    21.803421                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.031350                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     2.218556                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   132.619135                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2262.323919                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.005323                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000008                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000542                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.032378                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.552325                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.590575                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2436                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1200                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          612                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.594727                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses         7357781                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses        7357781                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 14950446192063                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  73192450284                       # Cumulative time (in ticks) in various power states
system.cpu2.thread30348.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread30348.numOps                      0                       # Number of Ops committed
system.cpu2.thread30348.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            9                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     66156529                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        66156538                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            9                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     67628876                       # number of overall hits
system.cpu3.dcache.overall_hits::total       67628885                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       350217                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        350220                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       441726                       # number of overall misses
system.cpu3.dcache.overall_misses::total       441731                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  21811234599                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  21811234599                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  21811234599                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  21811234599                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           12                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     66506746                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     66506758                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           14                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     68070602                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     68070616                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.250000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.005266                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005266                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.357143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.006489                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006489                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 62279.200036                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 62278.666550                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 49377.294067                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 49376.735160                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       474666                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            841                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   564.406659                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       225966                       # number of writebacks
system.cpu3.dcache.writebacks::total           225966                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       143028                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       143028                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       143028                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       143028                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       207189                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       207189                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       227076                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       227076                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   9719089848                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9719089848                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  11036982636                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  11036982636                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.003115                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003115                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.003336                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003336                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 46909.294644                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 46909.294644                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 48604.795910                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 48604.795910                       # average overall mshr miss latency
system.cpu3.dcache.replacements                225966                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            6                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     50301797                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       50301803                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       260355                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       260357                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  16239046698                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  16239046698                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     50562152                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     50562160                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.250000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.005149                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.005149                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 62372.709178                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 62372.230046                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       142923                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       142923                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       117432                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       117432                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   4181641506                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4181641506                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.002323                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002323                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 35609.046137                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 35609.046137                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            3                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     15854732                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      15854735                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        89862                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        89863                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   5572187901                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   5572187901                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     15944594                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     15944598                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.250000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.005636                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005636                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 62008.278260                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 62007.588229                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          105                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        89757                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        89757                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   5537448342                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   5537448342                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.005629                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005629                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 61693.776998                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 61693.776998                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      1472347                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      1472347                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.cpu3.data            2                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        91509                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        91511                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      1563856                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      1563858                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.cpu3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.058515                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.058516                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        19887                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        19887                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   1317892788                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   1317892788                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.012717                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.012717                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 66269.059587                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 66269.059587                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.036218                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           67856065                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           226478                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           299.614378                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     14950446183072                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.019918                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.016301                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000039                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.998079                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998118                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          369                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        544791406                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       544791406                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                         10                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           17                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     67904915                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        67904932                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           17                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     67904915                       # number of overall hits
system.cpu3.icache.overall_hits::total       67904932                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          482                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           484                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          482                       # number of overall misses
system.cpu3.icache.overall_misses::total          484                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     45938016                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     45938016                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     45938016                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     45938016                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           19                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     67905397                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     67905416                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           19                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     67905397                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     67905416                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.105263                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.105263                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 95307.087137                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 94913.256198                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 95307.087137                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 94913.256198                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          143                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          143                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          143                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          143                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          339                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          339                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          339                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          339                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     35669295                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     35669295                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     35669295                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     35669295                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 105219.159292                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 105219.159292                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 105219.159292                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 105219.159292                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           17                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     67904915                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       67904932                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          482                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          484                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     45938016                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     45938016                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     67905397                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     67905416                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 95307.087137                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 94913.256198                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          143                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          339                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     35669295                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     35669295                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 105219.159292                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 105219.159292                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          333.274945                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           67905273                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              341                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         199135.697947                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   331.274945                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.647021                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.650928                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          337                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        543243669                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       543243669                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         137664                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       196510                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       135570                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          603                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          603                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         89155                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        89155                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       137664                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          679                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       680128                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             680807                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        21632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     28956416                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            28978048                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       106117                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                6791488                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        333536                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001712                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.041340                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              332965     99.83%     99.83% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 571      0.17%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          333536                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       301469229                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         338661                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      226447326                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       118354                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         118354                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       118354                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        118354                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          336                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       108119                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       108462                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          336                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       108119                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       108462                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     35435862                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  10438837380                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  10474273242                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     35435862                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  10438837380                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  10474273242                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          336                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       226473                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       226816                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          336                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       226473                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       226816                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.477403                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.478194                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.477403                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.478194                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 105463.875000                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 96549.518401                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 96570.902639                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 105463.875000                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 96549.518401                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 96570.902639                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       106114                       # number of writebacks
system.cpu3.l2cache.writebacks::total          106114                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          336                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       108119                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       108455                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          336                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       108119                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       108455                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     35323974                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  10402833753                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  10438157727                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     35323974                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  10402833753                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  10438157727                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.477403                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.478163                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.477403                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.478163                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 105130.875000                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 96216.518401                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 96244.135605                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 105130.875000                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 96216.518401                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 96244.135605                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               106114                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       135654                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       135654                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       135654                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       135654                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks        90202                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        90202                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        90202                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        90202                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          603                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          603                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          603                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          603                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        32482                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        32482                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        56672                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        56673                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   5355778527                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   5355778527                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        89154                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        89155                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.635664                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.635668                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 94504.844138                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 94503.176592                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        56672                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        56672                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   5336906751                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   5336906751                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.635664                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.635657                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 94171.844138                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 94171.844138                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data        85872                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        85872                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          336                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        51447                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        51789                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     35435862                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   5083058853                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   5118494715                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       137319                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       137661                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.374653                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.376207                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 105463.875000                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 98801.851478                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 98833.627122                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          336                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        51447                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        51783                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     35323974                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   5065927002                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   5101250976                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.374653                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.376163                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 105130.875000                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 98468.851478                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 98512.078790                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2389.848855                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            453275                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          108519                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            4.176918                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    14.610598                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.031350                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     4.015669                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   191.743514                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2179.447725                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.003567                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000008                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000980                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.046812                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.532092                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.583459                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2405                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1166                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          300                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          655                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.587158                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         7360919                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        7360919                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 14950446192063                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  73192450284                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              206360                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        428477                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        179867                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            149764                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             227279                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            227279                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         206360                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       323253                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       323006                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       321409                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       322767                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 1290435                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     13736640                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     13725696                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     13657088                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     13715520                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 54834944                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            334951                       # Total snoops (count)
system.l3bus.snoopTraffic                    11851968                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             768591                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   768591    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               768591                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            426215358                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            72338246                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            72287962                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            71935988                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            72234018                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data         5774                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data         5744                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         5511                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         5864                       # number of demand (read+write) hits
system.l3cache.demand_hits::total               22894                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst            1                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data         5774                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data         5744                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         5511                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         5864                       # number of overall hits
system.l3cache.overall_hits::total              22894                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          336                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       102500                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          337                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       102454                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          336                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       102163                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          336                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       102255                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            410745                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          336                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       102500                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          337                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       102454                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          336                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       102163                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          336                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       102255                       # number of overall misses
system.l3cache.overall_misses::total           410745                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     31718583                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   9437350536                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     32118849                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   9479416095                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     33724575                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   9875981799                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     33979986                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   9888073029                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  38812363452                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     31718583                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   9437350536                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     32118849                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   9479416095                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     33724575                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   9875981799                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     33979986                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   9888073029                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  38812363452                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          337                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       108274                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          337                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       108198                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          336                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       107674                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          336                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       108119                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          433639                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          337                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       108274                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          337                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       108198                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          336                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       107674                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          336                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       108119                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         433639                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.997033                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.946672                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.946912                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.948818                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.945763                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.947205                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.997033                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.946672                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.946912                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.948818                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.945763                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.947205                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 94400.544643                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 92071.712546                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 95308.157270                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 92523.631044                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 100370.758929                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 96668.870325                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 101130.910714                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 96700.142086                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 94492.601132                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 94400.544643                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 92071.712546                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 95308.157270                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 92523.631044                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 100370.758929                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 96668.870325                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 101130.910714                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 96700.142086                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 94492.601132                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         185187                       # number of writebacks
system.l3cache.writebacks::total               185187                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          336                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       102500                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          337                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       102454                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          336                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       102163                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          336                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       102255                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       410717                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          336                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       102500                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          337                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       102454                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          336                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       102163                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          336                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       102255                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       410717                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     29480823                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   8754700536                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     29874429                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   8797072455                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     31486815                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   9195576219                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     31742226                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   9207054729                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  36076988232                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     29480823                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   8754700536                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     29874429                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   8797072455                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     31486815                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   9195576219                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     31742226                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   9207054729                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  36076988232                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.997033                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.946672                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.946912                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.948818                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.945763                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.947140                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.997033                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.946672                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.946912                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.948818                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.945763                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.947140                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 87740.544643                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 85411.712546                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 88648.157270                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 85863.631044                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 93710.758929                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 90008.870325                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 94470.910714                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 90040.142086                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 87839.043020                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 87740.544643                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 85411.712546                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 88648.157270                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 85863.631044                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 93710.758929                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 90008.870325                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 94470.910714                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 90040.142086                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 87839.043020                       # average overall mshr miss latency
system.l3cache.replacements                    334951                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       243290                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       243290                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       243290                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       243290                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       179867                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       179867                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       179867                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       179867                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          217                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data           25                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          113                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data           25                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              380                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        56805                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        56797                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        56646                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        56647                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         226899                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   4872033090                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   4877990127                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   5117638905                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   5109950601                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  19977612723                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        57022                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        56822                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        56759                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        56672                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       227279                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.996194                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.999560                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.998009                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.999559                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.998328                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 85767.680486                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 85884.644030                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 90344.223864                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 90206.905944                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 88046.279283                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        56805                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        56797                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        56646                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        56647                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       226895                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   4493711790                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   4499722107                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   4740376545                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   4732681581                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  18466492023                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.996194                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.999560                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.998009                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.999559                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.998310                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 79107.680486                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 79224.644030                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 83684.223864                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 83546.905944                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 81387.831477                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst            1                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         5557                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data         5719                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data         5398                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         5839                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total        22514                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          336                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        45695                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          337                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        45657                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          336                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        45517                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          336                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        45608                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       183846                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     31718583                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4565317446                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     32118849                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   4601425968                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     33724575                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   4758342894                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     33979986                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   4778122428                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  18834750729                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          337                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        51252                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          337                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        51376                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        50915                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        51447                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       206360                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.997033                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.891575                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.888683                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.893980                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.886505                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.890899                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 94400.544643                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 99908.468016                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 95308.157270                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 100782.486103                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 100370.758929                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 104539.905837                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 101130.910714                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 104765.006753                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 102448.520659                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          336                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        45695                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          337                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        45657                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          336                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        45517                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          336                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        45608                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       183822                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     29480823                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4260988746                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     29874429                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   4297350348                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     31486815                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   4455199674                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     31742226                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   4474373148                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  17610496209                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.997033                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.891575                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.888683                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.893980                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.886505                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.890783                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 87740.544643                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 93248.468016                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 88648.157270                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 94122.486103                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 93710.758929                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 97879.905837                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 94470.910714                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 98105.006753                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 95801.896449                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            59108.611712                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 446051                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               423157                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.054103                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         14951127100806                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 59108.611712                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.901926                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.901926                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65312                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          601                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         5202                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        49357                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         9983                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.996582                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             14131893                       # Number of tag accesses
system.l3cache.tags.data_accesses            14131893                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    185186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    102500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    102453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    102163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    102253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003758335094                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        10978                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        10978                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              992204                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             175417                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      410717                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     185186                       # Number of write requests accepted
system.mem_ctrls.readBursts                    410717                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   185186                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      50.11                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                410717                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               185186                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  240865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  109484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   33148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   18058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  11412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  12005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  11711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  11100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        10978                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.410548                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.462527                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    569.778544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        10977     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10978                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10978                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.863363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.820267                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.236204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6987     63.65%     63.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              167      1.52%     65.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2603     23.71%     88.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              893      8.13%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              240      2.19%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               67      0.61%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               18      0.16%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10978                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                26285888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11851904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    359.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    161.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   73192332069                       # Total gap between requests
system.mem_ctrls.avgGap                     122825.92                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        21504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      6560000                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        21568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      6556992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        21504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      6538432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        21504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      6544192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     11848064                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 293800.752449951018                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 89626717.637261837721                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 294675.159451290150                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 89585620.508198902011                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 293800.752449951018                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 89332042.477810546756                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 293800.752449951018                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 89410739.107931077480                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 161875470.529909610748                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          336                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       102500                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          337                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       102454                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          336                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       102163                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          336                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       102255                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       185186                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     16885273                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   4909454124                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     17239506                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   4953568172                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     18893087                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   5362264014                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     19147090                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   5370449749                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3593467654560                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     50253.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     47897.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     51155.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     48349.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     56229.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     52487.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     56985.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     52520.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19404639.95                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           303100                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              16599                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                     1039                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  37504                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           28                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            3                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        21504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      6560000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        21568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      6557056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        21504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      6538432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        21504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      6544320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      26287680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        21504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        21568                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        21504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        21504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        86592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     11851904                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     11851904                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          336                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       102500                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          337                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       102454                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          336                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       102163                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          336                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       102255                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         410745                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       185186                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        185186                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         1749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         4372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         1749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         1749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         1749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       293801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     89626718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       294675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     89586495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       293801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     89332042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       293801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     89412488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        359158304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         1749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         1749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         1749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         1749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       293801                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       294675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       293801                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       293801                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1183073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    161927935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       161927935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    161927935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         1749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         4372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         1749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         1749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         1749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       293801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     89626718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       294675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     89586495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       293801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     89332042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       293801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     89412488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       521086239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               410714                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              185126                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12643                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12797                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12653                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12648                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12606                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12699                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12723                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12803                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12829                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13181                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13253                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12748                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12607                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        13087                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        13047                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        12893                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        12924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        12858                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        12950                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        12993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        13002                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        12989                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        13006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        12719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        12683                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        12966                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        12988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        12803                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        12707                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         5731                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         5734                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         5764                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         5694                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         5723                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5668                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5690                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5684                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         5737                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5766                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         5959                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         5932                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         5890                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         5860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         5812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         5840                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         5831                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         5806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         5865                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         5877                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         5783                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         5778                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         5777                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         5786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         5763                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         5756                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             13483691727                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1368499048                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        20667901015                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                32829.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           50321.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              269209                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              23466                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.55                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           12.68                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       303157                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   125.786282                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    94.286931                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   159.677445                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       190504     62.84%     62.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        78799     25.99%     88.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        23046      7.60%     96.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          910      0.30%     96.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          748      0.25%     96.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1112      0.37%     97.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          933      0.31%     97.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          505      0.17%     97.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6600      2.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       303157                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              26285696                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           11848064                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              359.131197                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              161.875471                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.71                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               49.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    945496450.080046                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1256992237.905581                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1727593198.195264                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  695795330.495936                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 26093587608.314331                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 58869879185.375298                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 2546633035.161944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  92135977045.526596                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1258.817866                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3362758735                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6592250000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  63237441549                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             183846                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       185186                       # Transaction distribution
system.membus.trans_dist::CleanEvict           149764                       # Transaction distribution
system.membus.trans_dist::ReadExReq            226899                       # Transaction distribution
system.membus.trans_dist::ReadExResp           226899                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         183846                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1156440                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1156440                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1156440                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     38139584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     38139584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                38139584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            410745                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  410745    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              410745                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           494974863                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          765346750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       59514466                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     48485229                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      3017166                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     40885596                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       40803674                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.799631                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         187524                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       180362                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       164244                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        16118                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          728                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    253437805                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          598                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      3015124                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    186546270                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     1.944528                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.497882                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     73648681     39.48%     39.48% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     43613753     23.38%     62.86% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      9703298      5.20%     68.06% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     24792762     13.29%     81.35% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      8356509      4.48%     85.83% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      4537141      2.43%     88.26% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2085523      1.12%     89.38% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1747839      0.94%     90.32% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     18060764      9.68%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    186546270                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000001                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     362744499                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           52985733                       # Number of memory references committed
system.switch_cpus0.commit.loads             36998723                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          29678280                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating           1294826                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          362743103                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        66834                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass          668      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    300786245     82.92%     82.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      8971853      2.47%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     36351317     10.02%     95.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     15339590      4.23%     99.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       647406      0.18%     99.82% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       647420      0.18%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    362744499                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     18060764                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        18845906                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    105107477                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         62112955                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     30380554                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       3297178                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     37044861                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred         2067                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     668764560                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts         5109                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           59363274                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           26476315                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                37028                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 1761                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      2987261                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             509819372                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           59514466                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     41155442                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            213457530                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        6598452                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles           50                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         68173735                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          255                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    219744074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.421288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.356311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        82904886     37.73%     37.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1        12442261      5.66%     43.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2        14801585      6.74%     50.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3        11141933      5.07%     55.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        11835066      5.39%     60.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        14189886      6.46%     67.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         8393264      3.82%     70.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         4594359      2.09%     72.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        59440834     27.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    219744074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.270770                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.319499                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           68173746                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   31                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            7056171                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       32491672                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         7102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        19748                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      21387897                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache           517                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  73192460607                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       3297178                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        30889234                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       48348343                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         79905667                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     57303648                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     650174959                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        44325                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      40979443                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         43000                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      10969959                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    932659619                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1668270966                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups      1130694624                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups          6601256                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    534433689                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       398225822                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        124031351                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               781227932                       # The number of ROB reads
system.switch_cpus0.rob.writes             1265574108                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000001                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          362744499                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       59497900                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     48471653                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      3016387                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     40874197                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       40792350                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.799759                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         187440                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       180507                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       164147                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        16360                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          758                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    253371872                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          598                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      3014425                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    186554878                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.943921                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.497767                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     73682933     39.50%     39.50% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     43612083     23.38%     62.87% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      9695772      5.20%     68.07% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     24785498     13.29%     81.36% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      8357948      4.48%     85.84% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      4535816      2.43%     88.27% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2077217      1.11%     89.38% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1747289      0.94%     90.32% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     18060322      9.68%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    186554878                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249933162                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     362647894                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           52972086                       # Number of memory references committed
system.switch_cpus1.commit.loads             36989306                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          29670208                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating           1294762                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          362646498                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        66816                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass          668      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    300705761     82.92%     82.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      8969379      2.47%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     36341932     10.02%     95.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     15335392      4.23%     99.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead       647374      0.18%     99.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       647388      0.18%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    362647894                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     18060322                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        18842267                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles    105136330                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         62095986                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     30372970                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       3296405                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     37034690                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred         2068                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     668586637                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts         5115                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           59355739                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           26472740                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                37020                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 1761                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      2986552                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             509680145                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           59497900                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     41143937                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            213458274                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        6596908                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles           71                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          611                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         68155361                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          258                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    219743962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.420382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.356333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        82941568     37.74%     37.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1        12438773      5.66%     43.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2        14797380      6.73%     50.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3        11138238      5.07%     55.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        11832720      5.38%     60.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5        14186334      6.46%     67.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         8390486      3.82%     70.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4593046      2.09%     72.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        59425417     27.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    219743962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.270695                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.318866                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           68155470                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  130                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            7053861                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       32484244                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         7051                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        19643                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      21384415                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache           557                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  73192460607                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       3296405                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        30881995                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       48302771                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         79884528                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     57378259                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     650003106                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        41363                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      40969510                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         42811                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      11056778                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    932405771                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1667830088                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups      1130391950                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups          6601256                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    534291704                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       398113916                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        123997435                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               781074444                       # The number of ROB reads
system.switch_cpus1.rob.writes             1265240341                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249933162                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          362647894                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       59273674                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     48290211                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      3004696                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     40720933                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       40639302                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.799536                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         186793                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           11                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       179682                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       163435                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        16247                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          760                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    252422355                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          597                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      3002738                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    186681077                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     1.935579                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.495504                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     74214204     39.75%     39.75% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     43448940     23.27%     63.03% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      9670305      5.18%     68.21% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     24697865     13.23%     81.44% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      8322437      4.46%     85.90% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      4519154      2.42%     88.32% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2078645      1.11%     89.43% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1740769      0.93%     90.36% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     17988758      9.64%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    186681077                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249025557                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     361335980                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           52786573                       # Number of memory references committed
system.switch_cpus2.commit.loads             36861246                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29560650                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating           1293214                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          361334589                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        66582                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass          664      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    299613003     82.92%     82.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      8935740      2.47%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     36214640     10.02%     95.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     15278719      4.23%     99.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead       646606      0.18%     99.82% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       646608      0.18%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    361335980                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     17988758                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        18775551                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    105556486                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         61865389                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     30263889                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       3284362                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     36895170                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred         2062                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     666142233                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts         5109                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           59156264                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           26398571                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                36874                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1760                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      2976808                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             507801729                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           59273674                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     40989530                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            213481547                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        6572818                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles           73                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles          844                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         67904832                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          263                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    219745681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.408007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.356593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        83440136     37.97%     37.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1        12391985      5.64%     43.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2        14744624      6.71%     50.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3        11099102      5.05%     55.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        11786889      5.36%     60.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        14131804      6.43%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         8361488      3.81%     70.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         4576537      2.08%     73.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        59213116     26.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    219745681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.269674                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.310320                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           67904944                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  132                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            7030546                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       32379300                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         7015                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        19439                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      21327408                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache           831                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  73192460607                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       3284362                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        30772251                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       48101845                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         79589691                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     57997528                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     647621540                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        41362                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      40826230                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         39672                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      11843199                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    928942787                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1661716747                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups      1126235477                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups          6596150                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    532364326                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       396578377                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        123576980                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               779013064                       # The number of ROB reads
system.switch_cpus2.rob.writes             1260592924                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249025557                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          361335980                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       59273878                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     48290619                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      3004705                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     40721102                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       40639460                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.799509                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         186866                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           10                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       179512                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       163664                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        15848                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          743                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    252432108                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          597                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      3002748                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    186678808                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.935603                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.495560                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     74210213     39.75%     39.75% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     43455142     23.28%     63.03% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      9666363      5.18%     68.21% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     24696786     13.23%     81.44% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      8325221      4.46%     85.90% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      4519039      2.42%     88.32% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2072897      1.11%     89.43% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1740817      0.93%     90.36% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     17992330      9.64%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    186678808                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249025587                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     361336046                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           52786617                       # Number of memory references committed
system.switch_cpus3.commit.loads             36861266                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          29560652                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating           1293246                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          361334655                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        66582                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass          664      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    299613025     82.92%     82.92% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      8935740      2.47%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     36214644     10.02%     95.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     15278727      4.23%     99.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       646622      0.18%     99.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       646624      0.18%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    361336046                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     17992330                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        18775274                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles    105555223                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         61865751                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     30264210                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       3284358                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     36895412                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         2062                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     666150339                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts         5111                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           59162431                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           26400283                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                36884                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 1760                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      2976236                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             507805067                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           59273878                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     40989990                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            213481293                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        6572808                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles           73                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles          814                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         67905397                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          259                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    219744820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.408043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.356589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        83438774     37.97%     37.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1        12391230      5.64%     43.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        14744763      6.71%     50.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        11098803      5.05%     55.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        11787761      5.36%     60.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        14132481      6.43%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         8361172      3.80%     70.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         4576546      2.08%     73.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        59213290     26.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    219744820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.269675                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.310335                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           67905511                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  134                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023638642347                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            7030575                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       32380685                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         7023                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        19414                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      21328270                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache           841                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  73192460607                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       3284358                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        30772137                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       48110169                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         79589909                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     57988243                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     647630403                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        41104                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      40827217                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         39110                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      11832514                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    928953036                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1661743143                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1126250927                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups          6596461                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    532364382                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       396588570                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        123580043                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               779016951                       # The number of ROB reads
system.switch_cpus3.rob.writes             1260613971                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249025587                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          361336046                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
