{'data_out': {'CDeps': [[[], [], ['rst_sync'], ['we']],
                        [[], [], ['rst_sync']]],
              'CLines': [[None, None, '159:C', '161:C'],
                         [None, None, '159:C']],
              'Clocked': True,
              'DDeps': [['data_in'], []],
              'DLines': ['162:D', '160:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b4c1d6850>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b4be35e10>]}}
