{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738859286860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738859286860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 06 11:28:06 2025 " "Processing started: Thu Feb 06 11:28:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738859286860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738859286860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off display_8bits -c display_8bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off display_8bits -c display_8bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738859286860 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738859287207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738859287207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 display_8bits " "Found entity 1: display_8bits" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738859293173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738859293173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div8u.v 1 1 " "Found 1 design units, including 1 entities, in source file div8u.v" { { "Info" "ISGN_ENTITY_NAME" "1 div8u " "Found entity 1: div8u" {  } { { "div8u.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/div8u.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738859293188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738859293188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const10.v 1 1 " "Found 1 design units, including 1 entities, in source file const10.v" { { "Info" "ISGN_ENTITY_NAME" "1 const10 " "Found entity 1: const10" {  } { { "const10.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/const10.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738859293189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738859293189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp0.v 1 1 " "Found 1 design units, including 1 entities, in source file comp0.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp0 " "Found entity 1: comp0" {  } { { "comp0.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/comp0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738859293189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738859293189 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display_8bits " "Elaborating entity \"display_8bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738859293221 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "b1\[7..0\] b " "Bus \"b1\[7..0\]\" found using same base name as \"b\", which might lead to a name conflict." {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 160 992 1176 177 "b1\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1738859293221 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "b3\[7..0\] b " "Bus \"b3\[7..0\]\" found using same base name as \"b\", which might lead to a name conflict." {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 176 1152 1187 193 "b3\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1738859293221 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "b4\[3..0\] b " "Bus \"b4\[3..0\]\" found using same base name as \"b\", which might lead to a name conflict." {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 312 1008 1025 376 "b4\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1738859293221 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "c0\[7..0\] c " "Bus \"c0\[7..0\]\" found using same base name as \"c\", which might lead to a name conflict." {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 192 784 801 272 "c0\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1738859293221 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "b4\[0\] b " "Bus \"b4\[0\]\" found using same base name as \"b\", which might lead to a name conflict." {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 360 1024 1240 377 "b4\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1738859293221 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "b4\[1\] b " "Bus \"b4\[1\]\" found using same base name as \"b\", which might lead to a name conflict." {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 376 1024 1240 393 "b4\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1738859293221 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "b4\[2\] b " "Bus \"b4\[2\]\" found using same base name as \"b\", which might lead to a name conflict." {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 392 1024 1240 409 "b4\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1738859293221 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "b4\[3\] b " "Bus \"b4\[3\]\" found using same base name as \"b\", which might lead to a name conflict." {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 408 1024 1240 425 "b4\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1738859293221 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "b4\[7..0\] b " "Bus \"b4\[7..0\]\" found using same base name as \"b\", which might lead to a name conflict." {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 176 992 1037 193 "b4\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1738859293221 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "b4\[7..0\] b " "Bus \"b4\[7..0\]\" found using same base name as \"b\", which might lead to a name conflict." {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 192 1008 1025 312 "b4\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1738859293221 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "b4\[7..0\] b " "Bus \"b4\[7..0\]\" found using same base name as \"b\", which might lead to a name conflict." {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 296 1024 1080 313 "b4\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1738859293221 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "b " "Converted elements in bus name \"b\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[7..0\] b7..0 " "Converted element name(s) from \"b\[7..0\]\" to \"b7..0\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 160 400 488 177 "b\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293221 ""}  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 160 400 488 177 "b\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1738859293221 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "b0 " "Converted elements in bus name \"b0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b0\[7..0\] b07..0 " "Converted element name(s) from \"b0\[7..0\]\" to \"b07..0\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 160 664 816 177 "b0\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293221 ""}  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 160 664 816 177 "b0\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1738859293221 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "b1 " "Converted elements in bus name \"b1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b1\[7..0\] b17..0 " "Converted element name(s) from \"b1\[7..0\]\" to \"b17..0\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 160 992 1176 177 "b1\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293221 ""}  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 160 992 1176 177 "b1\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1738859293221 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "b3 " "Converted elements in bus name \"b3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b3\[7..0\] b37..0 " "Converted element name(s) from \"b3\[7..0\]\" to \"b37..0\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 176 1152 1187 193 "b3\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293221 ""}  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 176 1152 1187 193 "b3\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1738859293221 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "b4 " "Converted elements in bus name \"b4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b4\[3..0\] b43..0 " "Converted element name(s) from \"b4\[3..0\]\" to \"b43..0\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 312 1008 1025 376 "b4\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293221 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b4\[0\] b40 " "Converted element name(s) from \"b4\[0\]\" to \"b40\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 360 1024 1240 377 "b4\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293221 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b4\[1\] b41 " "Converted element name(s) from \"b4\[1\]\" to \"b41\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 376 1024 1240 393 "b4\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293221 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b4\[2\] b42 " "Converted element name(s) from \"b4\[2\]\" to \"b42\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 392 1024 1240 409 "b4\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293221 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b4\[3\] b43 " "Converted element name(s) from \"b4\[3\]\" to \"b43\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 408 1024 1240 425 "b4\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293221 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b4\[7..0\] b47..0 " "Converted element name(s) from \"b4\[7..0\]\" to \"b47..0\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 176 992 1037 193 "b4\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293221 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b4\[7..0\] b47..0 " "Converted element name(s) from \"b4\[7..0\]\" to \"b47..0\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 192 1008 1025 312 "b4\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293221 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b4\[7..0\] b47..0 " "Converted element name(s) from \"b4\[7..0\]\" to \"b47..0\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 296 1024 1080 313 "b4\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293221 ""}  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 312 1008 1025 376 "b4\[3..0\]" "" } { 360 1024 1240 377 "b4\[0\]" "" } { 376 1024 1240 393 "b4\[1\]" "" } { 392 1024 1240 409 "b4\[2\]" "" } { 408 1024 1240 425 "b4\[3\]" "" } { 176 992 1037 193 "b4\[7..0\]" "" } { 192 1008 1025 312 "b4\[7..0\]" "" } { 296 1024 1080 313 "b4\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1738859293221 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "c " "Converted elements in bus name \"c\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[7..0\] c7..0 " "Converted element name(s) from \"c\[7..0\]\" to \"c7..0\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 200 384 440 217 "c\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293221 ""}  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 200 384 440 217 "c\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1738859293221 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "c0 " "Converted elements in bus name \"c0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c0\[7..0\] c07..0 " "Converted element name(s) from \"c0\[7..0\]\" to \"c07..0\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 192 784 801 272 "c0\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293221 ""}  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 192 784 801 272 "c0\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1738859293221 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display7.bdf 1 1 " "Using design file display7.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display7 " "Found entity 1: display7" {  } { { "display7.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738859293221 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738859293221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7 display7:inst6 " "Elaborating entity \"display7\" for hierarchy \"display7:inst6\"" {  } { { "display_8bits.bdf" "inst6" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 472 712 840 632 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738859293221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div8u div8u:inst " "Elaborating entity \"div8u\" for hierarchy \"div8u:inst\"" {  } { { "display_8bits.bdf" "inst" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 152 488 664 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738859293236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide div8u:inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"div8u:inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "div8u.v" "LPM_DIVIDE_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/div8u.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738859293252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div8u:inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"div8u:inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "div8u.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/div8u.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738859293252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div8u:inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"div8u:inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 8 " "Parameter \"lpm_widthd\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 8 " "Parameter \"lpm_widthn\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293252 ""}  } { { "div8u.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/div8u.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738859293252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kes.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kes.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kes " "Found entity 1: lpm_divide_kes" {  } { { "db/lpm_divide_kes.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/db/lpm_divide_kes.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738859293283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738859293283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_kes div8u:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kes:auto_generated " "Elaborating entity \"lpm_divide_kes\" for hierarchy \"div8u:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kes:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738859293283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738859293299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738859293299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_fkh div8u:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kes:auto_generated\|sign_div_unsign_fkh:divider " "Elaborating entity \"sign_div_unsign_fkh\" for hierarchy \"div8u:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kes:auto_generated\|sign_div_unsign_fkh:divider\"" {  } { { "db/lpm_divide_kes.tdf" "divider" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/db/lpm_divide_kes.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738859293299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/db/alt_u_div_4te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738859293299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738859293299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_4te div8u:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kes:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_4te:divider " "Elaborating entity \"alt_u_div_4te\" for hierarchy \"div8u:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kes:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_4te:divider\"" {  } { { "db/sign_div_unsign_fkh.tdf" "divider" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/db/sign_div_unsign_fkh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738859293299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const10 const10:inst3 " "Elaborating entity \"const10\" for hierarchy \"const10:inst3\"" {  } { { "display_8bits.bdf" "inst3" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 192 272 384 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738859293314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant const10:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"const10:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const10.v" "LPM_CONSTANT_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/const10.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738859293330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "const10:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"const10:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const10.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/const10.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738859293330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "const10:inst3\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"const10:inst3\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 10 " "Parameter \"lpm_cvalue\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293330 ""}  } { { "const10.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/const10.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738859293330 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display7_en.bdf 1 1 " "Using design file display7_en.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display7_en " "Found entity 1: display7_en" {  } { { "display7_en.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display7_en.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738859293330 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738859293330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7_en display7_en:inst9 " "Elaborating entity \"display7_en\" for hierarchy \"display7_en:inst9\"" {  } { { "display_8bits.bdf" "inst9" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 328 1240 1336 488 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738859293330 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst3 " "Block or symbol \"OR2\" of instance \"inst3\" overlaps another block or symbol" {  } { { "display7_en.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display7_en.bdf" { { 160 744 808 208 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1738859293330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp0 comp0:inst11 " "Elaborating entity \"comp0\" for hierarchy \"comp0:inst11\"" {  } { { "display_8bits.bdf" "inst11" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 264 1080 1208 360 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738859293345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare comp0:inst11\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"comp0:inst11\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp0.v" "LPM_COMPARE_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/comp0.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738859293361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comp0:inst11\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"comp0:inst11\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp0.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/comp0.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738859293361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comp0:inst11\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"comp0:inst11\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738859293361 ""}  } { { "comp0.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/comp0.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738859293361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uji " "Found entity 1: cmpr_uji" {  } { { "db/cmpr_uji.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/db/cmpr_uji.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738859293392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738859293392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uji comp0:inst11\|lpm_compare:LPM_COMPARE_component\|cmpr_uji:auto_generated " "Elaborating entity \"cmpr_uji\" for hierarchy \"comp0:inst11\|lpm_compare:LPM_COMPARE_component\|cmpr_uji:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738859293392 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex2-5 VCC " "Pin \"hex2-5\" is stuck at VCC" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/display_8bits/display_8bits.bdf" { { 288 1736 1912 304 "hex2-5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738859294103 "|display_8bits|hex2-5"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1738859294103 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738859294149 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738859294467 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738859294467 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738859294483 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738859294483 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738859294483 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738859294483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738859294498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 06 11:28:14 2025 " "Processing ended: Thu Feb 06 11:28:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738859294498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738859294498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738859294498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738859294498 ""}
