### 1
![[hardware/converted/Slide 06/-001.png]]

### 2
![[hardware/converted/Slide 06/-002.png]]

### 3
![[hardware/converted/Slide 06/-003.png]]

### 4
![[hardware/converted/Slide 06/-004.png]]

### 5
![[hardware/converted/Slide 06/-005.png]]
aye aye
Basically very resilient components.
### 6
![[hardware/converted/Slide 06/-006.png]]

### 7
![[hardware/converted/Slide 06/-007.png]]

### 8
![[hardware/converted/Slide 06/-008.png]]
The blocks put on top of the root of trust
### 9
![[hardware/converted/Slide 06/-009.png]]

### 10
![[hardware/converted/Slide 06/-010.png]]

### 11
![[hardware/converted/Slide 06/-011.png]]

### 12
![[hardware/converted/Slide 06/-012.png]]
To design the root of trust ,we should analyze everything(any threat model approach), the properties that we want to guarantee(even in an abstract way), and out of this analysis we look if we need some specific hardware capabilities.
The ROT will be made out of modules.
### 13
![[hardware/converted/Slide 06/-013.png]]
These 3 classes are always necessary.
- RTM: be able to record and trace what is happening while the software is running
- RTS: Anything that allows to execute secure location, that we cannot directly access.
- RTR: 
### 14
![[hardware/converted/Slide 06/-014.png]]

### 15
![[hardware/converted/Slide 06/-015.png]]

### 16
![[hardware/converted/Slide 06/-016.png]]

### 17
![[hardware/converted/Slide 06/-017.png]]

### 18
![[hardware/converted/Slide 06/-018.png]]

### 19
![[hardware/converted/Slide 06/-019.png]]
TCB chooses the hardware needed to carry out each task.
### 20
![[hardware/converted/Slide 06/-020.png]]

### 21
![[hardware/converted/Slide 06/-021.png]]
The center block have:
- encryption and decryption engines
- 
### 22
![[hardware/converted/Slide 06/-022.png]]

### 23
![[hardware/converted/Slide 06/-023.png]]

### 24
![[hardware/converted/Slide 06/-024.png]]

### 25
![[hardware/converted/Slide 06/-025.png]]
the verification is mandatory and be sound, checking for integrity, with a secure digest, which can be part of the TPM.
### 26
![[hardware/converted/Slide 06/-026.png]]
We can split the boot sequence in multiple subroutines.
Each subroutine checks the next routine, in a chained fashion.
### 27
![[hardware/converted/Slide 06/-027.png]]

### 28
![[hardware/converted/Slide 06/-028.png]]

### 29
![[hardware/converted/Slide 06/-029.png]]

### 30
![[hardware/converted/Slide 06/-030.png]]
> not only 501.x
### 31
![[hardware/converted/Slide 06/-031.png]]
	They can occur both in software or hardware(which will look for the PUF, which is unique, and require to be stored in a secure way).
### 32
![[hardware/converted/Slide 06/-032.png]]

### 33
![[hardware/converted/Slide 06/-033.png]]
> This means physical protection, not only encryption, which can still be used on top of it.
### 34
![[hardware/converted/Slide 06/-034.png]]

### 35
![[hardware/converted/Slide 06/-035.png]]
this is a fundamental property of TPM, which is mandatory.
### 36
![[hardware/converted/Slide 06/-036.png]]

### 37
![[hardware/converted/Slide 06/-037.png]]
During execution we kind of virtualize the hardware by clustering the physical cores(computation components is a better description).
By doing so, the assignment of resources is more flexible, allowing to resize them too.
### 38
![[hardware/converted/Slide 06/-038.png]]
This happens in the hardware, so can work on anything that runs on top.
### 39
![[hardware/converted/Slide 06/-039.png]]

### 40
![[hardware/converted/Slide 06/-040.png]]

### 41
![[hardware/converted/Slide 06/-041.png]]

### 42
![[hardware/converted/Slide 06/-042.png]]

### 43
![[hardware/converted/Slide 06/-043.png]]
The latter can be expensive, so the former is desirable.
### 44
![[hardware/converted/Slide 06/-044.png]]

### 45
![[hardware/converted/Slide 06/-045.png]]

### 46
![[hardware/converted/Slide 06/-046.png]]

### 47
![[hardware/converted/Slide 06/-047.png]]

### 48
![[hardware/converted/Slide 06/-048.png]]

### 49
![[hardware/converted/Slide 06/-049.png]]

### 50
![[hardware/converted/Slide 06/-050.png]]

### 51
![[hardware/converted/Slide 06/-051.png]]

### 52
![[hardware/converted/Slide 06/-052.png]]

### 53
![[hardware/converted/Slide 06/-053.png]]

### 54
![[hardware/converted/Slide 06/-054.png]]

### 55
![[hardware/converted/Slide 06/-055.png]]

### 56
![[hardware/converted/Slide 06/-056.png]]

### 57
![[hardware/converted/Slide 06/-057.png]]

### 58
![[hardware/converted/Slide 06/-058.png]]

### 59
![[hardware/converted/Slide 06/-059.png]]

### 60
![[hardware/converted/Slide 06/-060.png]]

### 61
![[hardware/converted/Slide 06/-061.png]]

### 62
![[hardware/converted/Slide 06/-062.png]]

### 63
![[hardware/converted/Slide 06/-063.png]]

### 64
![[hardware/converted/Slide 06/-064.png]]

### 65
![[hardware/converted/Slide 06/-065.png]]

### 66
![[hardware/converted/Slide 06/-066.png]]

### 67
![[hardware/converted/Slide 06/-067.png]]

### 68
![[hardware/converted/Slide 06/-068.png]]
an enclave is started and stopped in a secure fashion.
### 69
![[hardware/converted/Slide 06/-069.png]]

### 70
![[hardware/converted/Slide 06/-070.png]]

### 71
![[hardware/converted/Slide 06/-071.png]]

### 72
![[hardware/converted/Slide 06/-072.png]]

### 73
![[hardware/converted/Slide 06/-073.png]]

### 74
![[hardware/converted/Slide 06/-074.png]]

### 75
![[hardware/converted/Slide 06/-075.png]]

### 76
![[hardware/converted/Slide 06/-076.png]]

### 77
![[hardware/converted/Slide 06/-077.png]]

### 78
![[hardware/converted/Slide 06/-078.png]]

### 79
![[hardware/converted/Slide 06/-079.png]]

### 80
![[hardware/converted/Slide 06/-080.png]]

### 81
![[hardware/converted/Slide 06/-081.png]]

### 82
![[hardware/converted/Slide 06/-082.png]]

### 83
![[hardware/converted/Slide 06/-083.png]]

### 84
![[hardware/converted/Slide 06/-084.png]]

### 85
![[hardware/converted/Slide 06/-085.png]]

### 86
![[hardware/converted/Slide 06/-086.png]]

### 87
![[hardware/converted/Slide 06/-087.png]]

### 88
![[hardware/converted/Slide 06/-088.png]]

### 89
![[hardware/converted/Slide 06/-089.png]]

### 90
![[hardware/converted/Slide 06/-090.png]]

### 91
![[hardware/converted/Slide 06/-091.png]]

### 92
![[hardware/converted/Slide 06/-092.png]]

### 93
![[hardware/converted/Slide 06/-093.png]]

### 94
![[hardware/converted/Slide 06/-094.png]]

### 95
![[hardware/converted/Slide 06/-095.png]]

### 96
![[hardware/converted/Slide 06/-096.png]]

### 97
![[hardware/converted/Slide 06/-097.png]]

### 98
![[hardware/converted/Slide 06/-098.png]]

### 99
![[hardware/converted/Slide 06/-099.png]]

### 100
![[hardware/converted/Slide 06/-100.png]]

### 101
![[hardware/converted/Slide 06/-101.png]]

### 102
![[hardware/converted/Slide 06/-102.png]]

### 103
![[hardware/converted/Slide 06/-103.png]]

### 104
![[hardware/converted/Slide 06/-104.png]]

### 105
![[hardware/converted/Slide 06/-105.png]]

### 106
![[hardware/converted/Slide 06/-106.png]]

### 107
![[hardware/converted/Slide 06/-107.png]]

### 108
![[hardware/converted/Slide 06/-108.png]]

### 109
![[hardware/converted/Slide 06/-109.png]]

### 110
![[hardware/converted/Slide 06/-110.png]]

### 111
![[hardware/converted/Slide 06/-111.png]]

### 112
![[hardware/converted/Slide 06/-112.png]]

### 113
![[hardware/converted/Slide 06/-113.png]]

### 114
![[hardware/converted/Slide 06/-114.png]]

### 115
![[hardware/converted/Slide 06/-115.png]]

### 116
![[hardware/converted/Slide 06/-116.png]]

### 117
![[hardware/converted/Slide 06/-117.png]]

### 118
![[hardware/converted/Slide 06/-118.png]]

### 119
![[hardware/converted/Slide 06/-119.png]]

### 120
![[hardware/converted/Slide 06/-120.png]]

### 121
![[hardware/converted/Slide 06/-121.png]]

### 122
![[hardware/converted/Slide 06/-122.png]]

### 123
![[hardware/converted/Slide 06/-123.png]]

### 124
![[hardware/converted/Slide 06/-124.png]]

