
module Demux1To4(input logic [7:0] Data,
					 input logic [1:0] sel,
					 output logic [7:0] out1,out2,out3,out4;});
			

					 always @(Data or sel)
					 begin
						case(sel)
						
							00: out1 = Data;
							01: out2 = Data;
							10: out3 = Data;
							11: out4 = Data;
						
						endcase
					 
					 end
				
endmodule 