|slc3_sramtop
SW[0] => slc3:slc.SW[0]
SW[1] => slc3:slc.SW[1]
SW[2] => slc3:slc.SW[2]
SW[3] => slc3:slc.SW[3]
SW[4] => slc3:slc.SW[4]
SW[5] => slc3:slc.SW[5]
SW[6] => slc3:slc.SW[6]
SW[7] => slc3:slc.SW[7]
SW[8] => slc3:slc.SW[8]
SW[9] => slc3:slc.SW[9]
Clk => Clk.IN2
Run => sync:button_sync[1].d
Continue => sync:button_sync[0].d
LED[0] << slc3:slc.LED[0]
LED[1] << slc3:slc.LED[1]
LED[2] << slc3:slc.LED[2]
LED[3] << slc3:slc.LED[3]
LED[4] << slc3:slc.LED[4]
LED[5] << slc3:slc.LED[5]
LED[6] << slc3:slc.LED[6]
LED[7] << slc3:slc.LED[7]
LED[8] << slc3:slc.LED[8]
LED[9] << slc3:slc.LED[9]
HEX0[0] << slc3:slc.HEX0[0]
HEX0[1] << slc3:slc.HEX0[1]
HEX0[2] << slc3:slc.HEX0[2]
HEX0[3] << slc3:slc.HEX0[3]
HEX0[4] << slc3:slc.HEX0[4]
HEX0[5] << slc3:slc.HEX0[5]
HEX0[6] << slc3:slc.HEX0[6]
HEX1[0] << slc3:slc.HEX1[0]
HEX1[1] << slc3:slc.HEX1[1]
HEX1[2] << slc3:slc.HEX1[2]
HEX1[3] << slc3:slc.HEX1[3]
HEX1[4] << slc3:slc.HEX1[4]
HEX1[5] << slc3:slc.HEX1[5]
HEX1[6] << slc3:slc.HEX1[6]
HEX2[0] << slc3:slc.HEX2[0]
HEX2[1] << slc3:slc.HEX2[1]
HEX2[2] << slc3:slc.HEX2[2]
HEX2[3] << slc3:slc.HEX2[3]
HEX2[4] << slc3:slc.HEX2[4]
HEX2[5] << slc3:slc.HEX2[5]
HEX2[6] << slc3:slc.HEX2[6]
HEX3[0] << slc3:slc.HEX3[0]
HEX3[1] << slc3:slc.HEX3[1]
HEX3[2] << slc3:slc.HEX3[2]
HEX3[3] << slc3:slc.HEX3[3]
HEX3[4] << slc3:slc.HEX3[4]
HEX3[5] << slc3:slc.HEX3[5]
HEX3[6] << slc3:slc.HEX3[6]
PC[0] << slc3:slc.PC[0]
PC[1] << slc3:slc.PC[1]
PC[2] << slc3:slc.PC[2]
PC[3] << slc3:slc.PC[3]
PC[4] << slc3:slc.PC[4]
PC[5] << slc3:slc.PC[5]
PC[6] << slc3:slc.PC[6]
PC[7] << slc3:slc.PC[7]
PC[8] << slc3:slc.PC[8]
PC[9] << slc3:slc.PC[9]
PC[10] << slc3:slc.PC[10]
PC[11] << slc3:slc.PC[11]
PC[12] << slc3:slc.PC[12]
PC[13] << slc3:slc.PC[13]
PC[14] << slc3:slc.PC[14]
PC[15] << slc3:slc.PC[15]
MAR[0] << slc3:slc.MAR[0]
MAR[1] << slc3:slc.MAR[1]
MAR[2] << slc3:slc.MAR[2]
MAR[3] << slc3:slc.MAR[3]
MAR[4] << slc3:slc.MAR[4]
MAR[5] << slc3:slc.MAR[5]
MAR[6] << slc3:slc.MAR[6]
MAR[7] << slc3:slc.MAR[7]
MAR[8] << slc3:slc.MAR[8]
MAR[9] << slc3:slc.MAR[9]
MAR[10] << slc3:slc.MAR[10]
MAR[11] << slc3:slc.MAR[11]
MAR[12] << slc3:slc.MAR[12]
MAR[13] << slc3:slc.MAR[13]
MAR[14] << slc3:slc.MAR[14]
MAR[15] << slc3:slc.MAR[15]
MDR[0] << slc3:slc.MDR[0]
MDR[1] << slc3:slc.MDR[1]
MDR[2] << slc3:slc.MDR[2]
MDR[3] << slc3:slc.MDR[3]
MDR[4] << slc3:slc.MDR[4]
MDR[5] << slc3:slc.MDR[5]
MDR[6] << slc3:slc.MDR[6]
MDR[7] << slc3:slc.MDR[7]
MDR[8] << slc3:slc.MDR[8]
MDR[9] << slc3:slc.MDR[9]
MDR[10] << slc3:slc.MDR[10]
MDR[11] << slc3:slc.MDR[11]
MDR[12] << slc3:slc.MDR[12]
MDR[13] << slc3:slc.MDR[13]
MDR[14] << slc3:slc.MDR[14]
MDR[15] << slc3:slc.MDR[15]
IR[0] << slc3:slc.IR[0]
IR[1] << slc3:slc.IR[1]
IR[2] << slc3:slc.IR[2]
IR[3] << slc3:slc.IR[3]
IR[4] << slc3:slc.IR[4]
IR[5] << slc3:slc.IR[5]
IR[6] << slc3:slc.IR[6]
IR[7] << slc3:slc.IR[7]
IR[8] << slc3:slc.IR[8]
IR[9] << slc3:slc.IR[9]
IR[10] << slc3:slc.IR[10]
IR[11] << slc3:slc.IR[11]
IR[12] << slc3:slc.IR[12]
IR[13] << slc3:slc.IR[13]
IR[14] << slc3:slc.IR[14]
IR[15] << slc3:slc.IR[15]


|slc3_sramtop|sync:button_sync[0]
Clk => q~reg0.CLK
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|sync:button_sync[1]
Clk => q~reg0.CLK
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc
SW[0] => Mem2IO:memory_subsystem.Switches[0]
SW[1] => Mem2IO:memory_subsystem.Switches[1]
SW[2] => Mem2IO:memory_subsystem.Switches[2]
SW[3] => Mem2IO:memory_subsystem.Switches[3]
SW[4] => Mem2IO:memory_subsystem.Switches[4]
SW[5] => Mem2IO:memory_subsystem.Switches[5]
SW[6] => Mem2IO:memory_subsystem.Switches[6]
SW[7] => Mem2IO:memory_subsystem.Switches[7]
SW[8] => Mem2IO:memory_subsystem.Switches[8]
SW[9] => Mem2IO:memory_subsystem.Switches[9]
Clk => datapath:d0.Clk
Clk => Mem2IO:memory_subsystem.Clk
Clk => ISDU:state_controller.Clk
Reset => datapath:d0.Reset
Reset => Mem2IO:memory_subsystem.Reset
Reset => ISDU:state_controller.Reset
Run => ISDU:state_controller.Run
Continue => ISDU:state_controller.Continue
LED[0] <= datapath:d0.LED[0]
LED[1] <= datapath:d0.LED[1]
LED[2] <= datapath:d0.LED[2]
LED[3] <= datapath:d0.LED[3]
LED[4] <= datapath:d0.LED[4]
LED[5] <= datapath:d0.LED[5]
LED[6] <= datapath:d0.LED[6]
LED[7] <= datapath:d0.LED[7]
LED[8] <= datapath:d0.LED[8]
LED[9] <= datapath:d0.LED[9]
Data_from_SRAM[0] => Mem2IO:memory_subsystem.Data_from_SRAM[0]
Data_from_SRAM[1] => Mem2IO:memory_subsystem.Data_from_SRAM[1]
Data_from_SRAM[2] => Mem2IO:memory_subsystem.Data_from_SRAM[2]
Data_from_SRAM[3] => Mem2IO:memory_subsystem.Data_from_SRAM[3]
Data_from_SRAM[4] => Mem2IO:memory_subsystem.Data_from_SRAM[4]
Data_from_SRAM[5] => Mem2IO:memory_subsystem.Data_from_SRAM[5]
Data_from_SRAM[6] => Mem2IO:memory_subsystem.Data_from_SRAM[6]
Data_from_SRAM[7] => Mem2IO:memory_subsystem.Data_from_SRAM[7]
Data_from_SRAM[8] => Mem2IO:memory_subsystem.Data_from_SRAM[8]
Data_from_SRAM[9] => Mem2IO:memory_subsystem.Data_from_SRAM[9]
Data_from_SRAM[10] => Mem2IO:memory_subsystem.Data_from_SRAM[10]
Data_from_SRAM[11] => Mem2IO:memory_subsystem.Data_from_SRAM[11]
Data_from_SRAM[12] => Mem2IO:memory_subsystem.Data_from_SRAM[12]
Data_from_SRAM[13] => Mem2IO:memory_subsystem.Data_from_SRAM[13]
Data_from_SRAM[14] => Mem2IO:memory_subsystem.Data_from_SRAM[14]
Data_from_SRAM[15] => Mem2IO:memory_subsystem.Data_from_SRAM[15]
PC[0] <= datapath:d0.PC[0]
PC[1] <= datapath:d0.PC[1]
PC[2] <= datapath:d0.PC[2]
PC[3] <= datapath:d0.PC[3]
PC[4] <= datapath:d0.PC[4]
PC[5] <= datapath:d0.PC[5]
PC[6] <= datapath:d0.PC[6]
PC[7] <= datapath:d0.PC[7]
PC[8] <= datapath:d0.PC[8]
PC[9] <= datapath:d0.PC[9]
PC[10] <= datapath:d0.PC[10]
PC[11] <= datapath:d0.PC[11]
PC[12] <= datapath:d0.PC[12]
PC[13] <= datapath:d0.PC[13]
PC[14] <= datapath:d0.PC[14]
PC[15] <= datapath:d0.PC[15]
MAR[0] <= datapath:d0.MAR[0]
MAR[1] <= datapath:d0.MAR[1]
MAR[2] <= datapath:d0.MAR[2]
MAR[3] <= datapath:d0.MAR[3]
MAR[4] <= datapath:d0.MAR[4]
MAR[5] <= datapath:d0.MAR[5]
MAR[6] <= datapath:d0.MAR[6]
MAR[7] <= datapath:d0.MAR[7]
MAR[8] <= datapath:d0.MAR[8]
MAR[9] <= datapath:d0.MAR[9]
MAR[10] <= datapath:d0.MAR[10]
MAR[11] <= datapath:d0.MAR[11]
MAR[12] <= datapath:d0.MAR[12]
MAR[13] <= datapath:d0.MAR[13]
MAR[14] <= datapath:d0.MAR[14]
MAR[15] <= datapath:d0.MAR[15]
MDR[0] <= datapath:d0.MDR[0]
MDR[1] <= datapath:d0.MDR[1]
MDR[2] <= datapath:d0.MDR[2]
MDR[3] <= datapath:d0.MDR[3]
MDR[4] <= datapath:d0.MDR[4]
MDR[5] <= datapath:d0.MDR[5]
MDR[6] <= datapath:d0.MDR[6]
MDR[7] <= datapath:d0.MDR[7]
MDR[8] <= datapath:d0.MDR[8]
MDR[9] <= datapath:d0.MDR[9]
MDR[10] <= datapath:d0.MDR[10]
MDR[11] <= datapath:d0.MDR[11]
MDR[12] <= datapath:d0.MDR[12]
MDR[13] <= datapath:d0.MDR[13]
MDR[14] <= datapath:d0.MDR[14]
MDR[15] <= datapath:d0.MDR[15]
IR[0] <= datapath:d0.IR[0]
IR[1] <= datapath:d0.IR[1]
IR[2] <= datapath:d0.IR[2]
IR[3] <= datapath:d0.IR[3]
IR[4] <= datapath:d0.IR[4]
IR[5] <= datapath:d0.IR[5]
IR[6] <= datapath:d0.IR[6]
IR[7] <= datapath:d0.IR[7]
IR[8] <= datapath:d0.IR[8]
IR[9] <= datapath:d0.IR[9]
IR[10] <= datapath:d0.IR[10]
IR[11] <= datapath:d0.IR[11]
IR[12] <= datapath:d0.IR[12]
IR[13] <= datapath:d0.IR[13]
IR[14] <= datapath:d0.IR[14]
IR[15] <= datapath:d0.IR[15]
OE <= ISDU:state_controller.Mem_OE
WE <= ISDU:state_controller.Mem_WE
HEX0[0] <= HexDriver:hex_drivers[0].Out0[0]
HEX0[1] <= HexDriver:hex_drivers[0].Out0[1]
HEX0[2] <= HexDriver:hex_drivers[0].Out0[2]
HEX0[3] <= HexDriver:hex_drivers[0].Out0[3]
HEX0[4] <= HexDriver:hex_drivers[0].Out0[4]
HEX0[5] <= HexDriver:hex_drivers[0].Out0[5]
HEX0[6] <= HexDriver:hex_drivers[0].Out0[6]
HEX1[0] <= HexDriver:hex_drivers[1].Out0[0]
HEX1[1] <= HexDriver:hex_drivers[1].Out0[1]
HEX1[2] <= HexDriver:hex_drivers[1].Out0[2]
HEX1[3] <= HexDriver:hex_drivers[1].Out0[3]
HEX1[4] <= HexDriver:hex_drivers[1].Out0[4]
HEX1[5] <= HexDriver:hex_drivers[1].Out0[5]
HEX1[6] <= HexDriver:hex_drivers[1].Out0[6]
HEX2[0] <= HexDriver:hex_drivers[2].Out0[0]
HEX2[1] <= HexDriver:hex_drivers[2].Out0[1]
HEX2[2] <= HexDriver:hex_drivers[2].Out0[2]
HEX2[3] <= HexDriver:hex_drivers[2].Out0[3]
HEX2[4] <= HexDriver:hex_drivers[2].Out0[4]
HEX2[5] <= HexDriver:hex_drivers[2].Out0[5]
HEX2[6] <= HexDriver:hex_drivers[2].Out0[6]
HEX3[0] <= HexDriver:hex_drivers[3].Out0[0]
HEX3[1] <= HexDriver:hex_drivers[3].Out0[1]
HEX3[2] <= HexDriver:hex_drivers[3].Out0[2]
HEX3[3] <= HexDriver:hex_drivers[3].Out0[3]
HEX3[4] <= HexDriver:hex_drivers[3].Out0[4]
HEX3[5] <= HexDriver:hex_drivers[3].Out0[5]
HEX3[6] <= HexDriver:hex_drivers[3].Out0[6]
ADDR[0] <= datapath:d0.MAR[0]
ADDR[1] <= datapath:d0.MAR[1]
ADDR[2] <= datapath:d0.MAR[2]
ADDR[3] <= datapath:d0.MAR[3]
ADDR[4] <= datapath:d0.MAR[4]
ADDR[5] <= datapath:d0.MAR[5]
ADDR[6] <= datapath:d0.MAR[6]
ADDR[7] <= datapath:d0.MAR[7]
ADDR[8] <= datapath:d0.MAR[8]
ADDR[9] <= datapath:d0.MAR[9]
ADDR[10] <= datapath:d0.MAR[10]
ADDR[11] <= datapath:d0.MAR[11]
ADDR[12] <= datapath:d0.MAR[12]
ADDR[13] <= datapath:d0.MAR[13]
ADDR[14] <= datapath:d0.MAR[14]
ADDR[15] <= datapath:d0.MAR[15]
Data_to_SRAM[0] <= Mem2IO:memory_subsystem.Data_to_SRAM[0]
Data_to_SRAM[1] <= Mem2IO:memory_subsystem.Data_to_SRAM[1]
Data_to_SRAM[2] <= Mem2IO:memory_subsystem.Data_to_SRAM[2]
Data_to_SRAM[3] <= Mem2IO:memory_subsystem.Data_to_SRAM[3]
Data_to_SRAM[4] <= Mem2IO:memory_subsystem.Data_to_SRAM[4]
Data_to_SRAM[5] <= Mem2IO:memory_subsystem.Data_to_SRAM[5]
Data_to_SRAM[6] <= Mem2IO:memory_subsystem.Data_to_SRAM[6]
Data_to_SRAM[7] <= Mem2IO:memory_subsystem.Data_to_SRAM[7]
Data_to_SRAM[8] <= Mem2IO:memory_subsystem.Data_to_SRAM[8]
Data_to_SRAM[9] <= Mem2IO:memory_subsystem.Data_to_SRAM[9]
Data_to_SRAM[10] <= Mem2IO:memory_subsystem.Data_to_SRAM[10]
Data_to_SRAM[11] <= Mem2IO:memory_subsystem.Data_to_SRAM[11]
Data_to_SRAM[12] <= Mem2IO:memory_subsystem.Data_to_SRAM[12]
Data_to_SRAM[13] <= Mem2IO:memory_subsystem.Data_to_SRAM[13]
Data_to_SRAM[14] <= Mem2IO:memory_subsystem.Data_to_SRAM[14]
Data_to_SRAM[15] <= Mem2IO:memory_subsystem.Data_to_SRAM[15]


|slc3_sramtop|slc3:slc|HexDriver:hex_drivers[0]
In0[0] => Decoder0.IN3
In0[1] => Decoder0.IN2
In0[2] => Decoder0.IN1
In0[3] => Decoder0.IN0
Out0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|HexDriver:hex_drivers[1]
In0[0] => Decoder0.IN3
In0[1] => Decoder0.IN2
In0[2] => Decoder0.IN1
In0[3] => Decoder0.IN0
Out0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|HexDriver:hex_drivers[2]
In0[0] => Decoder0.IN3
In0[1] => Decoder0.IN2
In0[2] => Decoder0.IN1
In0[3] => Decoder0.IN0
Out0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|HexDriver:hex_drivers[3]
In0[0] => Decoder0.IN3
In0[1] => Decoder0.IN2
In0[2] => Decoder0.IN1
In0[3] => Decoder0.IN0
Out0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|datapath:d0
Clk => REGFILE:regfile.Clk
Clk => PC:pc.Clk
Clk => MDR:mdr.Clk
Clk => MAR:mar.Clk
Clk => IR:ir.Clk
Clk => BEN:ben.Clk
Clk => LED[0]~reg0.CLK
Clk => LED[1]~reg0.CLK
Clk => LED[2]~reg0.CLK
Clk => LED[3]~reg0.CLK
Clk => LED[4]~reg0.CLK
Clk => LED[5]~reg0.CLK
Clk => LED[6]~reg0.CLK
Clk => LED[7]~reg0.CLK
Clk => LED[8]~reg0.CLK
Clk => LED[9]~reg0.CLK
Reset => REGFILE:regfile.Reset
Reset => PC:pc.Reset
Reset => BEN:ben.Reset
LD_REG => REGFILE:regfile.LD_REG
LD_PC => PC:pc.LD_PC
LD_MDR => MDR:mdr.LD_MDR
LD_MAR => MAR:mar.LD_MAR
LD_IR => IR:ir.LD_IR
LD_BEN => BEN:ben.LD_BEN
LD_CC => BEN:ben.LD_CC
LD_LED => LED.OUTPUTSELECT
LD_LED => LED.OUTPUTSELECT
LD_LED => LED.OUTPUTSELECT
LD_LED => LED.OUTPUTSELECT
LD_LED => LED.OUTPUTSELECT
LD_LED => LED.OUTPUTSELECT
LD_LED => LED.OUTPUTSELECT
LD_LED => LED.OUTPUTSELECT
LD_LED => LED.OUTPUTSELECT
LD_LED => LED.OUTPUTSELECT
GatePC => BUS_line:bus.GatePC
GateMDR => BUS_line:bus.GateMDR
GateALU => BUS_line:bus.GateALU
GateMARMUX => BUS_line:bus.GateMARMUX
ALUK[0] => ALU:alu.ALUK[0]
ALUK[1] => ALU:alu.ALUK[1]
PCMUX[0] => PCMUX:pcmux.PCMUX[0]
PCMUX[1] => PCMUX:pcmux.PCMUX[1]
ADDR2MUX[0] => MARMUX:marmux.ADDR2MUX[0]
ADDR2MUX[1] => MARMUX:marmux.ADDR2MUX[1]
DRMUX => DRMUX:drmux.DRMUX
SR1MUX => SR1MUX:sr1mux.SR1MUX
SR2MUX => SR2MUX:sr2mux.SR2MUX
ADDR1MUX => MARMUX:marmux.ADDR1MUX
MIO_EN => MIO:mioen.MIO_EN
MDR_In[0] => MIO:mioen.MDR_In[0]
MDR_In[1] => MIO:mioen.MDR_In[1]
MDR_In[2] => MIO:mioen.MDR_In[2]
MDR_In[3] => MIO:mioen.MDR_In[3]
MDR_In[4] => MIO:mioen.MDR_In[4]
MDR_In[5] => MIO:mioen.MDR_In[5]
MDR_In[6] => MIO:mioen.MDR_In[6]
MDR_In[7] => MIO:mioen.MDR_In[7]
MDR_In[8] => MIO:mioen.MDR_In[8]
MDR_In[9] => MIO:mioen.MDR_In[9]
MDR_In[10] => MIO:mioen.MDR_In[10]
MDR_In[11] => MIO:mioen.MDR_In[11]
MDR_In[12] => MIO:mioen.MDR_In[12]
MDR_In[13] => MIO:mioen.MDR_In[13]
MDR_In[14] => MIO:mioen.MDR_In[14]
MDR_In[15] => MIO:mioen.MDR_In[15]
BEN <= BEN:ben.BEN
LED[0] <= LED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= LED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= LED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= LED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= LED[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= LED[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= LED[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= LED[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[8] <= LED[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[9] <= LED[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IR[0] <= IR:ir.IR[0]
IR[1] <= IR:ir.IR[1]
IR[2] <= IR:ir.IR[2]
IR[3] <= IR:ir.IR[3]
IR[4] <= IR:ir.IR[4]
IR[5] <= IR:ir.IR[5]
IR[6] <= IR:ir.IR[6]
IR[7] <= IR:ir.IR[7]
IR[8] <= IR:ir.IR[8]
IR[9] <= IR:ir.IR[9]
IR[10] <= IR:ir.IR[10]
IR[11] <= IR:ir.IR[11]
IR[12] <= IR:ir.IR[12]
IR[13] <= IR:ir.IR[13]
IR[14] <= IR:ir.IR[14]
IR[15] <= IR:ir.IR[15]
PC[0] <= PC:pc.PC[0]
PC[1] <= PC:pc.PC[1]
PC[2] <= PC:pc.PC[2]
PC[3] <= PC:pc.PC[3]
PC[4] <= PC:pc.PC[4]
PC[5] <= PC:pc.PC[5]
PC[6] <= PC:pc.PC[6]
PC[7] <= PC:pc.PC[7]
PC[8] <= PC:pc.PC[8]
PC[9] <= PC:pc.PC[9]
PC[10] <= PC:pc.PC[10]
PC[11] <= PC:pc.PC[11]
PC[12] <= PC:pc.PC[12]
PC[13] <= PC:pc.PC[13]
PC[14] <= PC:pc.PC[14]
PC[15] <= PC:pc.PC[15]
MAR[0] <= MAR:mar.MAR[0]
MAR[1] <= MAR:mar.MAR[1]
MAR[2] <= MAR:mar.MAR[2]
MAR[3] <= MAR:mar.MAR[3]
MAR[4] <= MAR:mar.MAR[4]
MAR[5] <= MAR:mar.MAR[5]
MAR[6] <= MAR:mar.MAR[6]
MAR[7] <= MAR:mar.MAR[7]
MAR[8] <= MAR:mar.MAR[8]
MAR[9] <= MAR:mar.MAR[9]
MAR[10] <= MAR:mar.MAR[10]
MAR[11] <= MAR:mar.MAR[11]
MAR[12] <= MAR:mar.MAR[12]
MAR[13] <= MAR:mar.MAR[13]
MAR[14] <= MAR:mar.MAR[14]
MAR[15] <= MAR:mar.MAR[15]
MDR[0] <= MDR:mdr.MDR[0]
MDR[1] <= MDR:mdr.MDR[1]
MDR[2] <= MDR:mdr.MDR[2]
MDR[3] <= MDR:mdr.MDR[3]
MDR[4] <= MDR:mdr.MDR[4]
MDR[5] <= MDR:mdr.MDR[5]
MDR[6] <= MDR:mdr.MDR[6]
MDR[7] <= MDR:mdr.MDR[7]
MDR[8] <= MDR:mdr.MDR[8]
MDR[9] <= MDR:mdr.MDR[9]
MDR[10] <= MDR:mdr.MDR[10]
MDR[11] <= MDR:mdr.MDR[11]
MDR[12] <= MDR:mdr.MDR[12]
MDR[13] <= MDR:mdr.MDR[13]
MDR[14] <= MDR:mdr.MDR[14]
MDR[15] <= MDR:mdr.MDR[15]


|slc3_sramtop|slc3:slc|datapath:d0|DRMUX:drmux
DRMUX => Decoder0.IN0
IR[0] => ~NO_FANOUT~
IR[1] => ~NO_FANOUT~
IR[2] => ~NO_FANOUT~
IR[3] => ~NO_FANOUT~
IR[4] => ~NO_FANOUT~
IR[5] => ~NO_FANOUT~
IR[6] => ~NO_FANOUT~
IR[7] => ~NO_FANOUT~
IR[8] => ~NO_FANOUT~
IR[9] => DRMUX_out.DATAA
IR[10] => DRMUX_out.DATAA
IR[11] => DRMUX_out.DATAA
IR[12] => ~NO_FANOUT~
IR[13] => ~NO_FANOUT~
IR[14] => ~NO_FANOUT~
IR[15] => ~NO_FANOUT~
DRMUX_out[0] <= DRMUX_out.DB_MAX_OUTPUT_PORT_TYPE
DRMUX_out[1] <= DRMUX_out.DB_MAX_OUTPUT_PORT_TYPE
DRMUX_out[2] <= DRMUX_out.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|datapath:d0|SR1MUX:sr1mux
SR1MUX => Decoder0.IN0
IR[0] => ~NO_FANOUT~
IR[1] => ~NO_FANOUT~
IR[2] => ~NO_FANOUT~
IR[3] => ~NO_FANOUT~
IR[4] => ~NO_FANOUT~
IR[5] => ~NO_FANOUT~
IR[6] => SR1MUX_out.DATAB
IR[7] => SR1MUX_out.DATAB
IR[8] => SR1MUX_out.DATAB
IR[9] => SR1MUX_out.DATAA
IR[10] => SR1MUX_out.DATAA
IR[11] => SR1MUX_out.DATAA
IR[12] => ~NO_FANOUT~
IR[13] => ~NO_FANOUT~
IR[14] => ~NO_FANOUT~
IR[15] => ~NO_FANOUT~
SR1MUX_out[0] <= SR1MUX_out.DB_MAX_OUTPUT_PORT_TYPE
SR1MUX_out[1] <= SR1MUX_out.DB_MAX_OUTPUT_PORT_TYPE
SR1MUX_out[2] <= SR1MUX_out.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|datapath:d0|SR2MUX:sr2mux
SR2MUX => Decoder0.IN0
IR[0] => ALU_B.DATAB
IR[1] => ALU_B.DATAB
IR[2] => ALU_B.DATAB
IR[3] => ALU_B.DATAB
IR[4] => ALU_B.DATAB
IR[4] => ALU_B.DATAB
IR[4] => ALU_B.DATAB
IR[4] => ALU_B.DATAB
IR[4] => ALU_B.DATAB
IR[4] => ALU_B.DATAB
IR[4] => ALU_B.DATAB
IR[4] => ALU_B.DATAB
IR[4] => ALU_B.DATAB
IR[4] => ALU_B.DATAB
IR[4] => ALU_B.DATAB
IR[4] => ALU_B.DATAB
IR[5] => ~NO_FANOUT~
IR[6] => ~NO_FANOUT~
IR[7] => ~NO_FANOUT~
IR[8] => ~NO_FANOUT~
IR[9] => ~NO_FANOUT~
IR[10] => ~NO_FANOUT~
IR[11] => ~NO_FANOUT~
IR[12] => ~NO_FANOUT~
IR[13] => ~NO_FANOUT~
IR[14] => ~NO_FANOUT~
IR[15] => ~NO_FANOUT~
SR2_out[0] => ALU_B.DATAA
SR2_out[1] => ALU_B.DATAA
SR2_out[2] => ALU_B.DATAA
SR2_out[3] => ALU_B.DATAA
SR2_out[4] => ALU_B.DATAA
SR2_out[5] => ALU_B.DATAA
SR2_out[6] => ALU_B.DATAA
SR2_out[7] => ALU_B.DATAA
SR2_out[8] => ALU_B.DATAA
SR2_out[9] => ALU_B.DATAA
SR2_out[10] => ALU_B.DATAA
SR2_out[11] => ALU_B.DATAA
SR2_out[12] => ALU_B.DATAA
SR2_out[13] => ALU_B.DATAA
SR2_out[14] => ALU_B.DATAA
SR2_out[15] => ALU_B.DATAA
ALU_B[0] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[1] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[2] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[3] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[4] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[5] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[6] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[7] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[8] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[9] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[10] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[11] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[12] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[13] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[14] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[15] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|datapath:d0|REGFILE:regfile
Clk => reg_16:r0.Clk
Clk => reg_16:r1.Clk
Clk => reg_16:r2.Clk
Clk => reg_16:r3.Clk
Clk => reg_16:r4.Clk
Clk => reg_16:r5.Clk
Clk => reg_16:r6.Clk
Clk => reg_16:r7.Clk
Reset => reg_16:r0.Reset
Reset => reg_16:r1.Reset
Reset => reg_16:r2.Reset
Reset => reg_16:r3.Reset
Reset => reg_16:r4.Reset
Reset => reg_16:r5.Reset
Reset => reg_16:r6.Reset
Reset => reg_16:r7.Reset
LD_REG => LD[7].OUTPUTSELECT
LD_REG => LD[6].OUTPUTSELECT
LD_REG => LD[5].OUTPUTSELECT
LD_REG => LD[4].OUTPUTSELECT
LD_REG => LD[3].OUTPUTSELECT
LD_REG => LD[2].OUTPUTSELECT
LD_REG => LD[1].OUTPUTSELECT
LD_REG => LD[0].OUTPUTSELECT
DRMUX_out[0] => Decoder0.IN2
DRMUX_out[0] => Decoder1.IN2
DRMUX_out[0] => Decoder2.IN2
DRMUX_out[0] => Decoder3.IN2
DRMUX_out[0] => Decoder4.IN2
DRMUX_out[0] => Decoder5.IN2
DRMUX_out[0] => Decoder6.IN2
DRMUX_out[0] => Decoder7.IN2
DRMUX_out[1] => Decoder0.IN1
DRMUX_out[1] => Decoder1.IN1
DRMUX_out[1] => Decoder2.IN1
DRMUX_out[1] => Decoder3.IN1
DRMUX_out[1] => Decoder4.IN1
DRMUX_out[1] => Decoder5.IN1
DRMUX_out[1] => Decoder6.IN1
DRMUX_out[1] => Decoder7.IN1
DRMUX_out[2] => Decoder0.IN0
DRMUX_out[2] => Decoder1.IN0
DRMUX_out[2] => Decoder2.IN0
DRMUX_out[2] => Decoder3.IN0
DRMUX_out[2] => Decoder4.IN0
DRMUX_out[2] => Decoder5.IN0
DRMUX_out[2] => Decoder6.IN0
DRMUX_out[2] => Decoder7.IN0
SR1MUX_out[0] => SR1MUX_out[0].IN1
SR1MUX_out[1] => SR1MUX_out[1].IN1
SR1MUX_out[2] => SR1MUX_out[2].IN1
IR[0] => IR[0].IN1
IR[1] => IR[1].IN1
IR[2] => IR[2].IN1
IR[3] => ~NO_FANOUT~
IR[4] => ~NO_FANOUT~
IR[5] => ~NO_FANOUT~
IR[6] => ~NO_FANOUT~
IR[7] => ~NO_FANOUT~
IR[8] => ~NO_FANOUT~
IR[9] => ~NO_FANOUT~
IR[10] => ~NO_FANOUT~
IR[11] => ~NO_FANOUT~
IR[12] => ~NO_FANOUT~
IR[13] => ~NO_FANOUT~
IR[14] => ~NO_FANOUT~
IR[15] => ~NO_FANOUT~
BUS[0] => reg_16:r0.D_in[0]
BUS[0] => reg_16:r1.D_in[0]
BUS[0] => reg_16:r2.D_in[0]
BUS[0] => reg_16:r3.D_in[0]
BUS[0] => reg_16:r4.D_in[0]
BUS[0] => reg_16:r5.D_in[0]
BUS[0] => reg_16:r6.D_in[0]
BUS[0] => reg_16:r7.D_in[0]
BUS[1] => reg_16:r0.D_in[1]
BUS[1] => reg_16:r1.D_in[1]
BUS[1] => reg_16:r2.D_in[1]
BUS[1] => reg_16:r3.D_in[1]
BUS[1] => reg_16:r4.D_in[1]
BUS[1] => reg_16:r5.D_in[1]
BUS[1] => reg_16:r6.D_in[1]
BUS[1] => reg_16:r7.D_in[1]
BUS[2] => reg_16:r0.D_in[2]
BUS[2] => reg_16:r1.D_in[2]
BUS[2] => reg_16:r2.D_in[2]
BUS[2] => reg_16:r3.D_in[2]
BUS[2] => reg_16:r4.D_in[2]
BUS[2] => reg_16:r5.D_in[2]
BUS[2] => reg_16:r6.D_in[2]
BUS[2] => reg_16:r7.D_in[2]
BUS[3] => reg_16:r0.D_in[3]
BUS[3] => reg_16:r1.D_in[3]
BUS[3] => reg_16:r2.D_in[3]
BUS[3] => reg_16:r3.D_in[3]
BUS[3] => reg_16:r4.D_in[3]
BUS[3] => reg_16:r5.D_in[3]
BUS[3] => reg_16:r6.D_in[3]
BUS[3] => reg_16:r7.D_in[3]
BUS[4] => reg_16:r0.D_in[4]
BUS[4] => reg_16:r1.D_in[4]
BUS[4] => reg_16:r2.D_in[4]
BUS[4] => reg_16:r3.D_in[4]
BUS[4] => reg_16:r4.D_in[4]
BUS[4] => reg_16:r5.D_in[4]
BUS[4] => reg_16:r6.D_in[4]
BUS[4] => reg_16:r7.D_in[4]
BUS[5] => reg_16:r0.D_in[5]
BUS[5] => reg_16:r1.D_in[5]
BUS[5] => reg_16:r2.D_in[5]
BUS[5] => reg_16:r3.D_in[5]
BUS[5] => reg_16:r4.D_in[5]
BUS[5] => reg_16:r5.D_in[5]
BUS[5] => reg_16:r6.D_in[5]
BUS[5] => reg_16:r7.D_in[5]
BUS[6] => reg_16:r0.D_in[6]
BUS[6] => reg_16:r1.D_in[6]
BUS[6] => reg_16:r2.D_in[6]
BUS[6] => reg_16:r3.D_in[6]
BUS[6] => reg_16:r4.D_in[6]
BUS[6] => reg_16:r5.D_in[6]
BUS[6] => reg_16:r6.D_in[6]
BUS[6] => reg_16:r7.D_in[6]
BUS[7] => reg_16:r0.D_in[7]
BUS[7] => reg_16:r1.D_in[7]
BUS[7] => reg_16:r2.D_in[7]
BUS[7] => reg_16:r3.D_in[7]
BUS[7] => reg_16:r4.D_in[7]
BUS[7] => reg_16:r5.D_in[7]
BUS[7] => reg_16:r6.D_in[7]
BUS[7] => reg_16:r7.D_in[7]
BUS[8] => reg_16:r0.D_in[8]
BUS[8] => reg_16:r1.D_in[8]
BUS[8] => reg_16:r2.D_in[8]
BUS[8] => reg_16:r3.D_in[8]
BUS[8] => reg_16:r4.D_in[8]
BUS[8] => reg_16:r5.D_in[8]
BUS[8] => reg_16:r6.D_in[8]
BUS[8] => reg_16:r7.D_in[8]
BUS[9] => reg_16:r0.D_in[9]
BUS[9] => reg_16:r1.D_in[9]
BUS[9] => reg_16:r2.D_in[9]
BUS[9] => reg_16:r3.D_in[9]
BUS[9] => reg_16:r4.D_in[9]
BUS[9] => reg_16:r5.D_in[9]
BUS[9] => reg_16:r6.D_in[9]
BUS[9] => reg_16:r7.D_in[9]
BUS[10] => reg_16:r0.D_in[10]
BUS[10] => reg_16:r1.D_in[10]
BUS[10] => reg_16:r2.D_in[10]
BUS[10] => reg_16:r3.D_in[10]
BUS[10] => reg_16:r4.D_in[10]
BUS[10] => reg_16:r5.D_in[10]
BUS[10] => reg_16:r6.D_in[10]
BUS[10] => reg_16:r7.D_in[10]
BUS[11] => reg_16:r0.D_in[11]
BUS[11] => reg_16:r1.D_in[11]
BUS[11] => reg_16:r2.D_in[11]
BUS[11] => reg_16:r3.D_in[11]
BUS[11] => reg_16:r4.D_in[11]
BUS[11] => reg_16:r5.D_in[11]
BUS[11] => reg_16:r6.D_in[11]
BUS[11] => reg_16:r7.D_in[11]
BUS[12] => reg_16:r0.D_in[12]
BUS[12] => reg_16:r1.D_in[12]
BUS[12] => reg_16:r2.D_in[12]
BUS[12] => reg_16:r3.D_in[12]
BUS[12] => reg_16:r4.D_in[12]
BUS[12] => reg_16:r5.D_in[12]
BUS[12] => reg_16:r6.D_in[12]
BUS[12] => reg_16:r7.D_in[12]
BUS[13] => reg_16:r0.D_in[13]
BUS[13] => reg_16:r1.D_in[13]
BUS[13] => reg_16:r2.D_in[13]
BUS[13] => reg_16:r3.D_in[13]
BUS[13] => reg_16:r4.D_in[13]
BUS[13] => reg_16:r5.D_in[13]
BUS[13] => reg_16:r6.D_in[13]
BUS[13] => reg_16:r7.D_in[13]
BUS[14] => reg_16:r0.D_in[14]
BUS[14] => reg_16:r1.D_in[14]
BUS[14] => reg_16:r2.D_in[14]
BUS[14] => reg_16:r3.D_in[14]
BUS[14] => reg_16:r4.D_in[14]
BUS[14] => reg_16:r5.D_in[14]
BUS[14] => reg_16:r6.D_in[14]
BUS[14] => reg_16:r7.D_in[14]
BUS[15] => reg_16:r0.D_in[15]
BUS[15] => reg_16:r1.D_in[15]
BUS[15] => reg_16:r2.D_in[15]
BUS[15] => reg_16:r3.D_in[15]
BUS[15] => reg_16:r4.D_in[15]
BUS[15] => reg_16:r5.D_in[15]
BUS[15] => reg_16:r6.D_in[15]
BUS[15] => reg_16:r7.D_in[15]
ALU_A[0] <= MUX8:alua.MUX8_out
ALU_A[1] <= MUX8:alua.MUX8_out
ALU_A[2] <= MUX8:alua.MUX8_out
ALU_A[3] <= MUX8:alua.MUX8_out
ALU_A[4] <= MUX8:alua.MUX8_out
ALU_A[5] <= MUX8:alua.MUX8_out
ALU_A[6] <= MUX8:alua.MUX8_out
ALU_A[7] <= MUX8:alua.MUX8_out
ALU_A[8] <= MUX8:alua.MUX8_out
ALU_A[9] <= MUX8:alua.MUX8_out
ALU_A[10] <= MUX8:alua.MUX8_out
ALU_A[11] <= MUX8:alua.MUX8_out
ALU_A[12] <= MUX8:alua.MUX8_out
ALU_A[13] <= MUX8:alua.MUX8_out
ALU_A[14] <= MUX8:alua.MUX8_out
ALU_A[15] <= MUX8:alua.MUX8_out
SR2_out[0] <= MUX8:alub.MUX8_out
SR2_out[1] <= MUX8:alub.MUX8_out
SR2_out[2] <= MUX8:alub.MUX8_out
SR2_out[3] <= MUX8:alub.MUX8_out
SR2_out[4] <= MUX8:alub.MUX8_out
SR2_out[5] <= MUX8:alub.MUX8_out
SR2_out[6] <= MUX8:alub.MUX8_out
SR2_out[7] <= MUX8:alub.MUX8_out
SR2_out[8] <= MUX8:alub.MUX8_out
SR2_out[9] <= MUX8:alub.MUX8_out
SR2_out[10] <= MUX8:alub.MUX8_out
SR2_out[11] <= MUX8:alub.MUX8_out
SR2_out[12] <= MUX8:alub.MUX8_out
SR2_out[13] <= MUX8:alub.MUX8_out
SR2_out[14] <= MUX8:alub.MUX8_out
SR2_out[15] <= MUX8:alub.MUX8_out


|slc3_sramtop|slc3:slc|datapath:d0|REGFILE:regfile|reg_16:r0
Clk => D_out[0]~reg0.CLK
Clk => D_out[1]~reg0.CLK
Clk => D_out[2]~reg0.CLK
Clk => D_out[3]~reg0.CLK
Clk => D_out[4]~reg0.CLK
Clk => D_out[5]~reg0.CLK
Clk => D_out[6]~reg0.CLK
Clk => D_out[7]~reg0.CLK
Clk => D_out[8]~reg0.CLK
Clk => D_out[9]~reg0.CLK
Clk => D_out[10]~reg0.CLK
Clk => D_out[11]~reg0.CLK
Clk => D_out[12]~reg0.CLK
Clk => D_out[13]~reg0.CLK
Clk => D_out[14]~reg0.CLK
Clk => D_out[15]~reg0.CLK
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
D_in[0] => D_out.DATAB
D_in[1] => D_out.DATAB
D_in[2] => D_out.DATAB
D_in[3] => D_out.DATAB
D_in[4] => D_out.DATAB
D_in[5] => D_out.DATAB
D_in[6] => D_out.DATAB
D_in[7] => D_out.DATAB
D_in[8] => D_out.DATAB
D_in[9] => D_out.DATAB
D_in[10] => D_out.DATAB
D_in[11] => D_out.DATAB
D_in[12] => D_out.DATAB
D_in[13] => D_out.DATAB
D_in[14] => D_out.DATAB
D_in[15] => D_out.DATAB
D_out[0] <= D_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[1] <= D_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[2] <= D_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[3] <= D_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[4] <= D_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[5] <= D_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[6] <= D_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[7] <= D_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[8] <= D_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[9] <= D_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[10] <= D_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[11] <= D_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[12] <= D_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[13] <= D_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[14] <= D_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[15] <= D_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|datapath:d0|REGFILE:regfile|reg_16:r1
Clk => D_out[0]~reg0.CLK
Clk => D_out[1]~reg0.CLK
Clk => D_out[2]~reg0.CLK
Clk => D_out[3]~reg0.CLK
Clk => D_out[4]~reg0.CLK
Clk => D_out[5]~reg0.CLK
Clk => D_out[6]~reg0.CLK
Clk => D_out[7]~reg0.CLK
Clk => D_out[8]~reg0.CLK
Clk => D_out[9]~reg0.CLK
Clk => D_out[10]~reg0.CLK
Clk => D_out[11]~reg0.CLK
Clk => D_out[12]~reg0.CLK
Clk => D_out[13]~reg0.CLK
Clk => D_out[14]~reg0.CLK
Clk => D_out[15]~reg0.CLK
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
D_in[0] => D_out.DATAB
D_in[1] => D_out.DATAB
D_in[2] => D_out.DATAB
D_in[3] => D_out.DATAB
D_in[4] => D_out.DATAB
D_in[5] => D_out.DATAB
D_in[6] => D_out.DATAB
D_in[7] => D_out.DATAB
D_in[8] => D_out.DATAB
D_in[9] => D_out.DATAB
D_in[10] => D_out.DATAB
D_in[11] => D_out.DATAB
D_in[12] => D_out.DATAB
D_in[13] => D_out.DATAB
D_in[14] => D_out.DATAB
D_in[15] => D_out.DATAB
D_out[0] <= D_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[1] <= D_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[2] <= D_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[3] <= D_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[4] <= D_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[5] <= D_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[6] <= D_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[7] <= D_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[8] <= D_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[9] <= D_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[10] <= D_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[11] <= D_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[12] <= D_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[13] <= D_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[14] <= D_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[15] <= D_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|datapath:d0|REGFILE:regfile|reg_16:r2
Clk => D_out[0]~reg0.CLK
Clk => D_out[1]~reg0.CLK
Clk => D_out[2]~reg0.CLK
Clk => D_out[3]~reg0.CLK
Clk => D_out[4]~reg0.CLK
Clk => D_out[5]~reg0.CLK
Clk => D_out[6]~reg0.CLK
Clk => D_out[7]~reg0.CLK
Clk => D_out[8]~reg0.CLK
Clk => D_out[9]~reg0.CLK
Clk => D_out[10]~reg0.CLK
Clk => D_out[11]~reg0.CLK
Clk => D_out[12]~reg0.CLK
Clk => D_out[13]~reg0.CLK
Clk => D_out[14]~reg0.CLK
Clk => D_out[15]~reg0.CLK
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
D_in[0] => D_out.DATAB
D_in[1] => D_out.DATAB
D_in[2] => D_out.DATAB
D_in[3] => D_out.DATAB
D_in[4] => D_out.DATAB
D_in[5] => D_out.DATAB
D_in[6] => D_out.DATAB
D_in[7] => D_out.DATAB
D_in[8] => D_out.DATAB
D_in[9] => D_out.DATAB
D_in[10] => D_out.DATAB
D_in[11] => D_out.DATAB
D_in[12] => D_out.DATAB
D_in[13] => D_out.DATAB
D_in[14] => D_out.DATAB
D_in[15] => D_out.DATAB
D_out[0] <= D_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[1] <= D_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[2] <= D_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[3] <= D_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[4] <= D_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[5] <= D_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[6] <= D_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[7] <= D_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[8] <= D_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[9] <= D_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[10] <= D_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[11] <= D_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[12] <= D_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[13] <= D_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[14] <= D_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[15] <= D_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|datapath:d0|REGFILE:regfile|reg_16:r3
Clk => D_out[0]~reg0.CLK
Clk => D_out[1]~reg0.CLK
Clk => D_out[2]~reg0.CLK
Clk => D_out[3]~reg0.CLK
Clk => D_out[4]~reg0.CLK
Clk => D_out[5]~reg0.CLK
Clk => D_out[6]~reg0.CLK
Clk => D_out[7]~reg0.CLK
Clk => D_out[8]~reg0.CLK
Clk => D_out[9]~reg0.CLK
Clk => D_out[10]~reg0.CLK
Clk => D_out[11]~reg0.CLK
Clk => D_out[12]~reg0.CLK
Clk => D_out[13]~reg0.CLK
Clk => D_out[14]~reg0.CLK
Clk => D_out[15]~reg0.CLK
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
D_in[0] => D_out.DATAB
D_in[1] => D_out.DATAB
D_in[2] => D_out.DATAB
D_in[3] => D_out.DATAB
D_in[4] => D_out.DATAB
D_in[5] => D_out.DATAB
D_in[6] => D_out.DATAB
D_in[7] => D_out.DATAB
D_in[8] => D_out.DATAB
D_in[9] => D_out.DATAB
D_in[10] => D_out.DATAB
D_in[11] => D_out.DATAB
D_in[12] => D_out.DATAB
D_in[13] => D_out.DATAB
D_in[14] => D_out.DATAB
D_in[15] => D_out.DATAB
D_out[0] <= D_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[1] <= D_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[2] <= D_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[3] <= D_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[4] <= D_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[5] <= D_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[6] <= D_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[7] <= D_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[8] <= D_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[9] <= D_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[10] <= D_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[11] <= D_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[12] <= D_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[13] <= D_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[14] <= D_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[15] <= D_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|datapath:d0|REGFILE:regfile|reg_16:r4
Clk => D_out[0]~reg0.CLK
Clk => D_out[1]~reg0.CLK
Clk => D_out[2]~reg0.CLK
Clk => D_out[3]~reg0.CLK
Clk => D_out[4]~reg0.CLK
Clk => D_out[5]~reg0.CLK
Clk => D_out[6]~reg0.CLK
Clk => D_out[7]~reg0.CLK
Clk => D_out[8]~reg0.CLK
Clk => D_out[9]~reg0.CLK
Clk => D_out[10]~reg0.CLK
Clk => D_out[11]~reg0.CLK
Clk => D_out[12]~reg0.CLK
Clk => D_out[13]~reg0.CLK
Clk => D_out[14]~reg0.CLK
Clk => D_out[15]~reg0.CLK
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
D_in[0] => D_out.DATAB
D_in[1] => D_out.DATAB
D_in[2] => D_out.DATAB
D_in[3] => D_out.DATAB
D_in[4] => D_out.DATAB
D_in[5] => D_out.DATAB
D_in[6] => D_out.DATAB
D_in[7] => D_out.DATAB
D_in[8] => D_out.DATAB
D_in[9] => D_out.DATAB
D_in[10] => D_out.DATAB
D_in[11] => D_out.DATAB
D_in[12] => D_out.DATAB
D_in[13] => D_out.DATAB
D_in[14] => D_out.DATAB
D_in[15] => D_out.DATAB
D_out[0] <= D_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[1] <= D_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[2] <= D_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[3] <= D_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[4] <= D_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[5] <= D_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[6] <= D_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[7] <= D_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[8] <= D_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[9] <= D_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[10] <= D_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[11] <= D_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[12] <= D_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[13] <= D_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[14] <= D_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[15] <= D_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|datapath:d0|REGFILE:regfile|reg_16:r5
Clk => D_out[0]~reg0.CLK
Clk => D_out[1]~reg0.CLK
Clk => D_out[2]~reg0.CLK
Clk => D_out[3]~reg0.CLK
Clk => D_out[4]~reg0.CLK
Clk => D_out[5]~reg0.CLK
Clk => D_out[6]~reg0.CLK
Clk => D_out[7]~reg0.CLK
Clk => D_out[8]~reg0.CLK
Clk => D_out[9]~reg0.CLK
Clk => D_out[10]~reg0.CLK
Clk => D_out[11]~reg0.CLK
Clk => D_out[12]~reg0.CLK
Clk => D_out[13]~reg0.CLK
Clk => D_out[14]~reg0.CLK
Clk => D_out[15]~reg0.CLK
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
D_in[0] => D_out.DATAB
D_in[1] => D_out.DATAB
D_in[2] => D_out.DATAB
D_in[3] => D_out.DATAB
D_in[4] => D_out.DATAB
D_in[5] => D_out.DATAB
D_in[6] => D_out.DATAB
D_in[7] => D_out.DATAB
D_in[8] => D_out.DATAB
D_in[9] => D_out.DATAB
D_in[10] => D_out.DATAB
D_in[11] => D_out.DATAB
D_in[12] => D_out.DATAB
D_in[13] => D_out.DATAB
D_in[14] => D_out.DATAB
D_in[15] => D_out.DATAB
D_out[0] <= D_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[1] <= D_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[2] <= D_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[3] <= D_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[4] <= D_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[5] <= D_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[6] <= D_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[7] <= D_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[8] <= D_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[9] <= D_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[10] <= D_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[11] <= D_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[12] <= D_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[13] <= D_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[14] <= D_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[15] <= D_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|datapath:d0|REGFILE:regfile|reg_16:r6
Clk => D_out[0]~reg0.CLK
Clk => D_out[1]~reg0.CLK
Clk => D_out[2]~reg0.CLK
Clk => D_out[3]~reg0.CLK
Clk => D_out[4]~reg0.CLK
Clk => D_out[5]~reg0.CLK
Clk => D_out[6]~reg0.CLK
Clk => D_out[7]~reg0.CLK
Clk => D_out[8]~reg0.CLK
Clk => D_out[9]~reg0.CLK
Clk => D_out[10]~reg0.CLK
Clk => D_out[11]~reg0.CLK
Clk => D_out[12]~reg0.CLK
Clk => D_out[13]~reg0.CLK
Clk => D_out[14]~reg0.CLK
Clk => D_out[15]~reg0.CLK
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
D_in[0] => D_out.DATAB
D_in[1] => D_out.DATAB
D_in[2] => D_out.DATAB
D_in[3] => D_out.DATAB
D_in[4] => D_out.DATAB
D_in[5] => D_out.DATAB
D_in[6] => D_out.DATAB
D_in[7] => D_out.DATAB
D_in[8] => D_out.DATAB
D_in[9] => D_out.DATAB
D_in[10] => D_out.DATAB
D_in[11] => D_out.DATAB
D_in[12] => D_out.DATAB
D_in[13] => D_out.DATAB
D_in[14] => D_out.DATAB
D_in[15] => D_out.DATAB
D_out[0] <= D_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[1] <= D_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[2] <= D_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[3] <= D_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[4] <= D_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[5] <= D_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[6] <= D_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[7] <= D_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[8] <= D_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[9] <= D_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[10] <= D_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[11] <= D_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[12] <= D_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[13] <= D_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[14] <= D_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[15] <= D_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|datapath:d0|REGFILE:regfile|reg_16:r7
Clk => D_out[0]~reg0.CLK
Clk => D_out[1]~reg0.CLK
Clk => D_out[2]~reg0.CLK
Clk => D_out[3]~reg0.CLK
Clk => D_out[4]~reg0.CLK
Clk => D_out[5]~reg0.CLK
Clk => D_out[6]~reg0.CLK
Clk => D_out[7]~reg0.CLK
Clk => D_out[8]~reg0.CLK
Clk => D_out[9]~reg0.CLK
Clk => D_out[10]~reg0.CLK
Clk => D_out[11]~reg0.CLK
Clk => D_out[12]~reg0.CLK
Clk => D_out[13]~reg0.CLK
Clk => D_out[14]~reg0.CLK
Clk => D_out[15]~reg0.CLK
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
D_in[0] => D_out.DATAB
D_in[1] => D_out.DATAB
D_in[2] => D_out.DATAB
D_in[3] => D_out.DATAB
D_in[4] => D_out.DATAB
D_in[5] => D_out.DATAB
D_in[6] => D_out.DATAB
D_in[7] => D_out.DATAB
D_in[8] => D_out.DATAB
D_in[9] => D_out.DATAB
D_in[10] => D_out.DATAB
D_in[11] => D_out.DATAB
D_in[12] => D_out.DATAB
D_in[13] => D_out.DATAB
D_in[14] => D_out.DATAB
D_in[15] => D_out.DATAB
D_out[0] <= D_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[1] <= D_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[2] <= D_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[3] <= D_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[4] <= D_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[5] <= D_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[6] <= D_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[7] <= D_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[8] <= D_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[9] <= D_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[10] <= D_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[11] <= D_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[12] <= D_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[13] <= D_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[14] <= D_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[15] <= D_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|datapath:d0|REGFILE:regfile|MUX8:alua
Select[0] => Mux0.IN2
Select[0] => Mux1.IN2
Select[0] => Mux2.IN2
Select[0] => Mux3.IN2
Select[0] => Mux4.IN2
Select[0] => Mux5.IN2
Select[0] => Mux6.IN2
Select[0] => Mux7.IN2
Select[0] => Mux8.IN2
Select[0] => Mux9.IN2
Select[0] => Mux10.IN2
Select[0] => Mux11.IN2
Select[0] => Mux12.IN2
Select[0] => Mux13.IN2
Select[0] => Mux14.IN2
Select[0] => Mux15.IN2
Select[1] => Mux0.IN1
Select[1] => Mux1.IN1
Select[1] => Mux2.IN1
Select[1] => Mux3.IN1
Select[1] => Mux4.IN1
Select[1] => Mux5.IN1
Select[1] => Mux6.IN1
Select[1] => Mux7.IN1
Select[1] => Mux8.IN1
Select[1] => Mux9.IN1
Select[1] => Mux10.IN1
Select[1] => Mux11.IN1
Select[1] => Mux12.IN1
Select[1] => Mux13.IN1
Select[1] => Mux14.IN1
Select[1] => Mux15.IN1
Select[2] => Mux0.IN0
Select[2] => Mux1.IN0
Select[2] => Mux2.IN0
Select[2] => Mux3.IN0
Select[2] => Mux4.IN0
Select[2] => Mux5.IN0
Select[2] => Mux6.IN0
Select[2] => Mux7.IN0
Select[2] => Mux8.IN0
Select[2] => Mux9.IN0
Select[2] => Mux10.IN0
Select[2] => Mux11.IN0
Select[2] => Mux12.IN0
Select[2] => Mux13.IN0
Select[2] => Mux14.IN0
Select[2] => Mux15.IN0
In_000[0] => Mux15.IN3
In_000[1] => Mux14.IN3
In_000[2] => Mux13.IN3
In_000[3] => Mux12.IN3
In_000[4] => Mux11.IN3
In_000[5] => Mux10.IN3
In_000[6] => Mux9.IN3
In_000[7] => Mux8.IN3
In_000[8] => Mux7.IN3
In_000[9] => Mux6.IN3
In_000[10] => Mux5.IN3
In_000[11] => Mux4.IN3
In_000[12] => Mux3.IN3
In_000[13] => Mux2.IN3
In_000[14] => Mux1.IN3
In_000[15] => Mux0.IN3
In_001[0] => Mux15.IN4
In_001[1] => Mux14.IN4
In_001[2] => Mux13.IN4
In_001[3] => Mux12.IN4
In_001[4] => Mux11.IN4
In_001[5] => Mux10.IN4
In_001[6] => Mux9.IN4
In_001[7] => Mux8.IN4
In_001[8] => Mux7.IN4
In_001[9] => Mux6.IN4
In_001[10] => Mux5.IN4
In_001[11] => Mux4.IN4
In_001[12] => Mux3.IN4
In_001[13] => Mux2.IN4
In_001[14] => Mux1.IN4
In_001[15] => Mux0.IN4
In_010[0] => Mux15.IN5
In_010[1] => Mux14.IN5
In_010[2] => Mux13.IN5
In_010[3] => Mux12.IN5
In_010[4] => Mux11.IN5
In_010[5] => Mux10.IN5
In_010[6] => Mux9.IN5
In_010[7] => Mux8.IN5
In_010[8] => Mux7.IN5
In_010[9] => Mux6.IN5
In_010[10] => Mux5.IN5
In_010[11] => Mux4.IN5
In_010[12] => Mux3.IN5
In_010[13] => Mux2.IN5
In_010[14] => Mux1.IN5
In_010[15] => Mux0.IN5
In_011[0] => Mux15.IN6
In_011[1] => Mux14.IN6
In_011[2] => Mux13.IN6
In_011[3] => Mux12.IN6
In_011[4] => Mux11.IN6
In_011[5] => Mux10.IN6
In_011[6] => Mux9.IN6
In_011[7] => Mux8.IN6
In_011[8] => Mux7.IN6
In_011[9] => Mux6.IN6
In_011[10] => Mux5.IN6
In_011[11] => Mux4.IN6
In_011[12] => Mux3.IN6
In_011[13] => Mux2.IN6
In_011[14] => Mux1.IN6
In_011[15] => Mux0.IN6
In_100[0] => Mux15.IN7
In_100[1] => Mux14.IN7
In_100[2] => Mux13.IN7
In_100[3] => Mux12.IN7
In_100[4] => Mux11.IN7
In_100[5] => Mux10.IN7
In_100[6] => Mux9.IN7
In_100[7] => Mux8.IN7
In_100[8] => Mux7.IN7
In_100[9] => Mux6.IN7
In_100[10] => Mux5.IN7
In_100[11] => Mux4.IN7
In_100[12] => Mux3.IN7
In_100[13] => Mux2.IN7
In_100[14] => Mux1.IN7
In_100[15] => Mux0.IN7
In_101[0] => Mux15.IN8
In_101[1] => Mux14.IN8
In_101[2] => Mux13.IN8
In_101[3] => Mux12.IN8
In_101[4] => Mux11.IN8
In_101[5] => Mux10.IN8
In_101[6] => Mux9.IN8
In_101[7] => Mux8.IN8
In_101[8] => Mux7.IN8
In_101[9] => Mux6.IN8
In_101[10] => Mux5.IN8
In_101[11] => Mux4.IN8
In_101[12] => Mux3.IN8
In_101[13] => Mux2.IN8
In_101[14] => Mux1.IN8
In_101[15] => Mux0.IN8
In_110[0] => Mux15.IN9
In_110[1] => Mux14.IN9
In_110[2] => Mux13.IN9
In_110[3] => Mux12.IN9
In_110[4] => Mux11.IN9
In_110[5] => Mux10.IN9
In_110[6] => Mux9.IN9
In_110[7] => Mux8.IN9
In_110[8] => Mux7.IN9
In_110[9] => Mux6.IN9
In_110[10] => Mux5.IN9
In_110[11] => Mux4.IN9
In_110[12] => Mux3.IN9
In_110[13] => Mux2.IN9
In_110[14] => Mux1.IN9
In_110[15] => Mux0.IN9
In_111[0] => Mux15.IN10
In_111[1] => Mux14.IN10
In_111[2] => Mux13.IN10
In_111[3] => Mux12.IN10
In_111[4] => Mux11.IN10
In_111[5] => Mux10.IN10
In_111[6] => Mux9.IN10
In_111[7] => Mux8.IN10
In_111[8] => Mux7.IN10
In_111[9] => Mux6.IN10
In_111[10] => Mux5.IN10
In_111[11] => Mux4.IN10
In_111[12] => Mux3.IN10
In_111[13] => Mux2.IN10
In_111[14] => Mux1.IN10
In_111[15] => Mux0.IN10
MUX8_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|datapath:d0|REGFILE:regfile|MUX8:alub
Select[0] => Mux0.IN2
Select[0] => Mux1.IN2
Select[0] => Mux2.IN2
Select[0] => Mux3.IN2
Select[0] => Mux4.IN2
Select[0] => Mux5.IN2
Select[0] => Mux6.IN2
Select[0] => Mux7.IN2
Select[0] => Mux8.IN2
Select[0] => Mux9.IN2
Select[0] => Mux10.IN2
Select[0] => Mux11.IN2
Select[0] => Mux12.IN2
Select[0] => Mux13.IN2
Select[0] => Mux14.IN2
Select[0] => Mux15.IN2
Select[1] => Mux0.IN1
Select[1] => Mux1.IN1
Select[1] => Mux2.IN1
Select[1] => Mux3.IN1
Select[1] => Mux4.IN1
Select[1] => Mux5.IN1
Select[1] => Mux6.IN1
Select[1] => Mux7.IN1
Select[1] => Mux8.IN1
Select[1] => Mux9.IN1
Select[1] => Mux10.IN1
Select[1] => Mux11.IN1
Select[1] => Mux12.IN1
Select[1] => Mux13.IN1
Select[1] => Mux14.IN1
Select[1] => Mux15.IN1
Select[2] => Mux0.IN0
Select[2] => Mux1.IN0
Select[2] => Mux2.IN0
Select[2] => Mux3.IN0
Select[2] => Mux4.IN0
Select[2] => Mux5.IN0
Select[2] => Mux6.IN0
Select[2] => Mux7.IN0
Select[2] => Mux8.IN0
Select[2] => Mux9.IN0
Select[2] => Mux10.IN0
Select[2] => Mux11.IN0
Select[2] => Mux12.IN0
Select[2] => Mux13.IN0
Select[2] => Mux14.IN0
Select[2] => Mux15.IN0
In_000[0] => Mux15.IN3
In_000[1] => Mux14.IN3
In_000[2] => Mux13.IN3
In_000[3] => Mux12.IN3
In_000[4] => Mux11.IN3
In_000[5] => Mux10.IN3
In_000[6] => Mux9.IN3
In_000[7] => Mux8.IN3
In_000[8] => Mux7.IN3
In_000[9] => Mux6.IN3
In_000[10] => Mux5.IN3
In_000[11] => Mux4.IN3
In_000[12] => Mux3.IN3
In_000[13] => Mux2.IN3
In_000[14] => Mux1.IN3
In_000[15] => Mux0.IN3
In_001[0] => Mux15.IN4
In_001[1] => Mux14.IN4
In_001[2] => Mux13.IN4
In_001[3] => Mux12.IN4
In_001[4] => Mux11.IN4
In_001[5] => Mux10.IN4
In_001[6] => Mux9.IN4
In_001[7] => Mux8.IN4
In_001[8] => Mux7.IN4
In_001[9] => Mux6.IN4
In_001[10] => Mux5.IN4
In_001[11] => Mux4.IN4
In_001[12] => Mux3.IN4
In_001[13] => Mux2.IN4
In_001[14] => Mux1.IN4
In_001[15] => Mux0.IN4
In_010[0] => Mux15.IN5
In_010[1] => Mux14.IN5
In_010[2] => Mux13.IN5
In_010[3] => Mux12.IN5
In_010[4] => Mux11.IN5
In_010[5] => Mux10.IN5
In_010[6] => Mux9.IN5
In_010[7] => Mux8.IN5
In_010[8] => Mux7.IN5
In_010[9] => Mux6.IN5
In_010[10] => Mux5.IN5
In_010[11] => Mux4.IN5
In_010[12] => Mux3.IN5
In_010[13] => Mux2.IN5
In_010[14] => Mux1.IN5
In_010[15] => Mux0.IN5
In_011[0] => Mux15.IN6
In_011[1] => Mux14.IN6
In_011[2] => Mux13.IN6
In_011[3] => Mux12.IN6
In_011[4] => Mux11.IN6
In_011[5] => Mux10.IN6
In_011[6] => Mux9.IN6
In_011[7] => Mux8.IN6
In_011[8] => Mux7.IN6
In_011[9] => Mux6.IN6
In_011[10] => Mux5.IN6
In_011[11] => Mux4.IN6
In_011[12] => Mux3.IN6
In_011[13] => Mux2.IN6
In_011[14] => Mux1.IN6
In_011[15] => Mux0.IN6
In_100[0] => Mux15.IN7
In_100[1] => Mux14.IN7
In_100[2] => Mux13.IN7
In_100[3] => Mux12.IN7
In_100[4] => Mux11.IN7
In_100[5] => Mux10.IN7
In_100[6] => Mux9.IN7
In_100[7] => Mux8.IN7
In_100[8] => Mux7.IN7
In_100[9] => Mux6.IN7
In_100[10] => Mux5.IN7
In_100[11] => Mux4.IN7
In_100[12] => Mux3.IN7
In_100[13] => Mux2.IN7
In_100[14] => Mux1.IN7
In_100[15] => Mux0.IN7
In_101[0] => Mux15.IN8
In_101[1] => Mux14.IN8
In_101[2] => Mux13.IN8
In_101[3] => Mux12.IN8
In_101[4] => Mux11.IN8
In_101[5] => Mux10.IN8
In_101[6] => Mux9.IN8
In_101[7] => Mux8.IN8
In_101[8] => Mux7.IN8
In_101[9] => Mux6.IN8
In_101[10] => Mux5.IN8
In_101[11] => Mux4.IN8
In_101[12] => Mux3.IN8
In_101[13] => Mux2.IN8
In_101[14] => Mux1.IN8
In_101[15] => Mux0.IN8
In_110[0] => Mux15.IN9
In_110[1] => Mux14.IN9
In_110[2] => Mux13.IN9
In_110[3] => Mux12.IN9
In_110[4] => Mux11.IN9
In_110[5] => Mux10.IN9
In_110[6] => Mux9.IN9
In_110[7] => Mux8.IN9
In_110[8] => Mux7.IN9
In_110[9] => Mux6.IN9
In_110[10] => Mux5.IN9
In_110[11] => Mux4.IN9
In_110[12] => Mux3.IN9
In_110[13] => Mux2.IN9
In_110[14] => Mux1.IN9
In_110[15] => Mux0.IN9
In_111[0] => Mux15.IN10
In_111[1] => Mux14.IN10
In_111[2] => Mux13.IN10
In_111[3] => Mux12.IN10
In_111[4] => Mux11.IN10
In_111[5] => Mux10.IN10
In_111[6] => Mux9.IN10
In_111[7] => Mux8.IN10
In_111[8] => Mux7.IN10
In_111[9] => Mux6.IN10
In_111[10] => Mux5.IN10
In_111[11] => Mux4.IN10
In_111[12] => Mux3.IN10
In_111[13] => Mux2.IN10
In_111[14] => Mux1.IN10
In_111[15] => Mux0.IN10
MUX8_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MUX8_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|datapath:d0|ALU:alu
ALUK[0] => Mux0.IN4
ALUK[0] => Mux1.IN4
ALUK[0] => Mux2.IN4
ALUK[0] => Mux3.IN4
ALUK[0] => Mux4.IN4
ALUK[0] => Mux5.IN4
ALUK[0] => Mux6.IN4
ALUK[0] => Mux7.IN4
ALUK[0] => Mux8.IN4
ALUK[0] => Mux9.IN4
ALUK[0] => Mux10.IN4
ALUK[0] => Mux11.IN4
ALUK[0] => Mux12.IN4
ALUK[0] => Mux13.IN4
ALUK[0] => Mux14.IN4
ALUK[0] => Mux15.IN4
ALUK[1] => Mux0.IN3
ALUK[1] => Mux1.IN3
ALUK[1] => Mux2.IN3
ALUK[1] => Mux3.IN3
ALUK[1] => Mux4.IN3
ALUK[1] => Mux5.IN3
ALUK[1] => Mux6.IN3
ALUK[1] => Mux7.IN3
ALUK[1] => Mux8.IN3
ALUK[1] => Mux9.IN3
ALUK[1] => Mux10.IN3
ALUK[1] => Mux11.IN3
ALUK[1] => Mux12.IN3
ALUK[1] => Mux13.IN3
ALUK[1] => Mux14.IN3
ALUK[1] => Mux15.IN3
ALU_A[0] => Add0.IN16
ALU_A[0] => ALU.IN0
ALU_A[0] => Mux15.IN5
ALU_A[0] => Mux15.IN2
ALU_A[1] => Add0.IN15
ALU_A[1] => ALU.IN0
ALU_A[1] => Mux14.IN5
ALU_A[1] => Mux14.IN2
ALU_A[2] => Add0.IN14
ALU_A[2] => ALU.IN0
ALU_A[2] => Mux13.IN5
ALU_A[2] => Mux13.IN2
ALU_A[3] => Add0.IN13
ALU_A[3] => ALU.IN0
ALU_A[3] => Mux12.IN5
ALU_A[3] => Mux12.IN2
ALU_A[4] => Add0.IN12
ALU_A[4] => ALU.IN0
ALU_A[4] => Mux11.IN5
ALU_A[4] => Mux11.IN2
ALU_A[5] => Add0.IN11
ALU_A[5] => ALU.IN0
ALU_A[5] => Mux10.IN5
ALU_A[5] => Mux10.IN2
ALU_A[6] => Add0.IN10
ALU_A[6] => ALU.IN0
ALU_A[6] => Mux9.IN5
ALU_A[6] => Mux9.IN2
ALU_A[7] => Add0.IN9
ALU_A[7] => ALU.IN0
ALU_A[7] => Mux8.IN5
ALU_A[7] => Mux8.IN2
ALU_A[8] => Add0.IN8
ALU_A[8] => ALU.IN0
ALU_A[8] => Mux7.IN5
ALU_A[8] => Mux7.IN2
ALU_A[9] => Add0.IN7
ALU_A[9] => ALU.IN0
ALU_A[9] => Mux6.IN5
ALU_A[9] => Mux6.IN2
ALU_A[10] => Add0.IN6
ALU_A[10] => ALU.IN0
ALU_A[10] => Mux5.IN5
ALU_A[10] => Mux5.IN2
ALU_A[11] => Add0.IN5
ALU_A[11] => ALU.IN0
ALU_A[11] => Mux4.IN5
ALU_A[11] => Mux4.IN2
ALU_A[12] => Add0.IN4
ALU_A[12] => ALU.IN0
ALU_A[12] => Mux3.IN5
ALU_A[12] => Mux3.IN2
ALU_A[13] => Add0.IN3
ALU_A[13] => ALU.IN0
ALU_A[13] => Mux2.IN5
ALU_A[13] => Mux2.IN2
ALU_A[14] => Add0.IN2
ALU_A[14] => ALU.IN0
ALU_A[14] => Mux1.IN5
ALU_A[14] => Mux1.IN2
ALU_A[15] => Add0.IN1
ALU_A[15] => ALU.IN0
ALU_A[15] => Mux0.IN5
ALU_A[15] => Mux0.IN2
ALU_B[0] => Add0.IN32
ALU_B[0] => ALU.IN1
ALU_B[1] => Add0.IN31
ALU_B[1] => ALU.IN1
ALU_B[2] => Add0.IN30
ALU_B[2] => ALU.IN1
ALU_B[3] => Add0.IN29
ALU_B[3] => ALU.IN1
ALU_B[4] => Add0.IN28
ALU_B[4] => ALU.IN1
ALU_B[5] => Add0.IN27
ALU_B[5] => ALU.IN1
ALU_B[6] => Add0.IN26
ALU_B[6] => ALU.IN1
ALU_B[7] => Add0.IN25
ALU_B[7] => ALU.IN1
ALU_B[8] => Add0.IN24
ALU_B[8] => ALU.IN1
ALU_B[9] => Add0.IN23
ALU_B[9] => ALU.IN1
ALU_B[10] => Add0.IN22
ALU_B[10] => ALU.IN1
ALU_B[11] => Add0.IN21
ALU_B[11] => ALU.IN1
ALU_B[12] => Add0.IN20
ALU_B[12] => ALU.IN1
ALU_B[13] => Add0.IN19
ALU_B[13] => ALU.IN1
ALU_B[14] => Add0.IN18
ALU_B[14] => ALU.IN1
ALU_B[15] => Add0.IN17
ALU_B[15] => ALU.IN1
ALU[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ALU[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ALU[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ALU[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ALU[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ALU[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ALU[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ALU[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ALU[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ALU[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ALU[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALU[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ALU[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALU[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALU[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALU[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|datapath:d0|PCMUX:pcmux
PC_PP[0] => PC_PP[0].IN1
PC_PP[1] => PC_PP[1].IN1
PC_PP[2] => PC_PP[2].IN1
PC_PP[3] => PC_PP[3].IN1
PC_PP[4] => PC_PP[4].IN1
PC_PP[5] => PC_PP[5].IN1
PC_PP[6] => PC_PP[6].IN1
PC_PP[7] => PC_PP[7].IN1
PC_PP[8] => PC_PP[8].IN1
PC_PP[9] => PC_PP[9].IN1
PC_PP[10] => PC_PP[10].IN1
PC_PP[11] => PC_PP[11].IN1
PC_PP[12] => PC_PP[12].IN1
PC_PP[13] => PC_PP[13].IN1
PC_PP[14] => PC_PP[14].IN1
PC_PP[15] => PC_PP[15].IN1
BUS[0] => BUS[0].IN1
BUS[1] => BUS[1].IN1
BUS[2] => BUS[2].IN1
BUS[3] => BUS[3].IN1
BUS[4] => BUS[4].IN1
BUS[5] => BUS[5].IN1
BUS[6] => BUS[6].IN1
BUS[7] => BUS[7].IN1
BUS[8] => BUS[8].IN1
BUS[9] => BUS[9].IN1
BUS[10] => BUS[10].IN1
BUS[11] => BUS[11].IN1
BUS[12] => BUS[12].IN1
BUS[13] => BUS[13].IN1
BUS[14] => BUS[14].IN1
BUS[15] => BUS[15].IN1
MARMUX[0] => MARMUX[0].IN1
MARMUX[1] => MARMUX[1].IN1
MARMUX[2] => MARMUX[2].IN1
MARMUX[3] => MARMUX[3].IN1
MARMUX[4] => MARMUX[4].IN1
MARMUX[5] => MARMUX[5].IN1
MARMUX[6] => MARMUX[6].IN1
MARMUX[7] => MARMUX[7].IN1
MARMUX[8] => MARMUX[8].IN1
MARMUX[9] => MARMUX[9].IN1
MARMUX[10] => MARMUX[10].IN1
MARMUX[11] => MARMUX[11].IN1
MARMUX[12] => MARMUX[12].IN1
MARMUX[13] => MARMUX[13].IN1
MARMUX[14] => MARMUX[14].IN1
MARMUX[15] => MARMUX[15].IN1
PCMUX[0] => PCMUX[0].IN1
PCMUX[1] => PCMUX[1].IN1
PC_in[0] <= MUX4:pcmux0.MUX4_out
PC_in[1] <= MUX4:pcmux0.MUX4_out
PC_in[2] <= MUX4:pcmux0.MUX4_out
PC_in[3] <= MUX4:pcmux0.MUX4_out
PC_in[4] <= MUX4:pcmux0.MUX4_out
PC_in[5] <= MUX4:pcmux0.MUX4_out
PC_in[6] <= MUX4:pcmux0.MUX4_out
PC_in[7] <= MUX4:pcmux0.MUX4_out
PC_in[8] <= MUX4:pcmux0.MUX4_out
PC_in[9] <= MUX4:pcmux0.MUX4_out
PC_in[10] <= MUX4:pcmux0.MUX4_out
PC_in[11] <= MUX4:pcmux0.MUX4_out
PC_in[12] <= MUX4:pcmux0.MUX4_out
PC_in[13] <= MUX4:pcmux0.MUX4_out
PC_in[14] <= MUX4:pcmux0.MUX4_out
PC_in[15] <= MUX4:pcmux0.MUX4_out


|slc3_sramtop|slc3:slc|datapath:d0|PCMUX:pcmux|MUX4:pcmux0
Select[0] => Mux0.IN1
Select[0] => Mux1.IN1
Select[0] => Mux2.IN1
Select[0] => Mux3.IN1
Select[0] => Mux4.IN1
Select[0] => Mux5.IN1
Select[0] => Mux6.IN1
Select[0] => Mux7.IN1
Select[0] => Mux8.IN1
Select[0] => Mux9.IN1
Select[0] => Mux10.IN1
Select[0] => Mux11.IN1
Select[0] => Mux12.IN1
Select[0] => Mux13.IN1
Select[0] => Mux14.IN1
Select[0] => Mux15.IN1
Select[1] => Mux0.IN0
Select[1] => Mux1.IN0
Select[1] => Mux2.IN0
Select[1] => Mux3.IN0
Select[1] => Mux4.IN0
Select[1] => Mux5.IN0
Select[1] => Mux6.IN0
Select[1] => Mux7.IN0
Select[1] => Mux8.IN0
Select[1] => Mux9.IN0
Select[1] => Mux10.IN0
Select[1] => Mux11.IN0
Select[1] => Mux12.IN0
Select[1] => Mux13.IN0
Select[1] => Mux14.IN0
Select[1] => Mux15.IN0
In_00[0] => Mux15.IN2
In_00[1] => Mux14.IN2
In_00[2] => Mux13.IN2
In_00[3] => Mux12.IN2
In_00[4] => Mux11.IN2
In_00[5] => Mux10.IN2
In_00[6] => Mux9.IN2
In_00[7] => Mux8.IN2
In_00[8] => Mux7.IN2
In_00[9] => Mux6.IN2
In_00[10] => Mux5.IN2
In_00[11] => Mux4.IN2
In_00[12] => Mux3.IN2
In_00[13] => Mux2.IN2
In_00[14] => Mux1.IN2
In_00[15] => Mux0.IN2
In_01[0] => Mux15.IN3
In_01[1] => Mux14.IN3
In_01[2] => Mux13.IN3
In_01[3] => Mux12.IN3
In_01[4] => Mux11.IN3
In_01[5] => Mux10.IN3
In_01[6] => Mux9.IN3
In_01[7] => Mux8.IN3
In_01[8] => Mux7.IN3
In_01[9] => Mux6.IN3
In_01[10] => Mux5.IN3
In_01[11] => Mux4.IN3
In_01[12] => Mux3.IN3
In_01[13] => Mux2.IN3
In_01[14] => Mux1.IN3
In_01[15] => Mux0.IN3
In_10[0] => Mux15.IN4
In_10[1] => Mux14.IN4
In_10[2] => Mux13.IN4
In_10[3] => Mux12.IN4
In_10[4] => Mux11.IN4
In_10[5] => Mux10.IN4
In_10[6] => Mux9.IN4
In_10[7] => Mux8.IN4
In_10[8] => Mux7.IN4
In_10[9] => Mux6.IN4
In_10[10] => Mux5.IN4
In_10[11] => Mux4.IN4
In_10[12] => Mux3.IN4
In_10[13] => Mux2.IN4
In_10[14] => Mux1.IN4
In_10[15] => Mux0.IN4
In_11[0] => Mux15.IN5
In_11[1] => Mux14.IN5
In_11[2] => Mux13.IN5
In_11[3] => Mux12.IN5
In_11[4] => Mux11.IN5
In_11[5] => Mux10.IN5
In_11[6] => Mux9.IN5
In_11[7] => Mux8.IN5
In_11[8] => Mux7.IN5
In_11[9] => Mux6.IN5
In_11[10] => Mux5.IN5
In_11[11] => Mux4.IN5
In_11[12] => Mux3.IN5
In_11[13] => Mux2.IN5
In_11[14] => Mux1.IN5
In_11[15] => Mux0.IN5
MUX4_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
MUX4_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
MUX4_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
MUX4_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
MUX4_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
MUX4_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
MUX4_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
MUX4_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
MUX4_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
MUX4_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
MUX4_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
MUX4_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
MUX4_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
MUX4_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
MUX4_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MUX4_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|datapath:d0|PC:pc
Clk => reg_16:pc0.Clk
Reset => reg_16:pc0.Reset
LD_PC => reg_16:pc0.Load
PC_in[0] => reg_16:pc0.D_in[0]
PC_in[1] => reg_16:pc0.D_in[1]
PC_in[2] => reg_16:pc0.D_in[2]
PC_in[3] => reg_16:pc0.D_in[3]
PC_in[4] => reg_16:pc0.D_in[4]
PC_in[5] => reg_16:pc0.D_in[5]
PC_in[6] => reg_16:pc0.D_in[6]
PC_in[7] => reg_16:pc0.D_in[7]
PC_in[8] => reg_16:pc0.D_in[8]
PC_in[9] => reg_16:pc0.D_in[9]
PC_in[10] => reg_16:pc0.D_in[10]
PC_in[11] => reg_16:pc0.D_in[11]
PC_in[12] => reg_16:pc0.D_in[12]
PC_in[13] => reg_16:pc0.D_in[13]
PC_in[14] => reg_16:pc0.D_in[14]
PC_in[15] => reg_16:pc0.D_in[15]
PC[0] <= reg_16:pc0.D_out[0]
PC[1] <= reg_16:pc0.D_out[1]
PC[2] <= reg_16:pc0.D_out[2]
PC[3] <= reg_16:pc0.D_out[3]
PC[4] <= reg_16:pc0.D_out[4]
PC[5] <= reg_16:pc0.D_out[5]
PC[6] <= reg_16:pc0.D_out[6]
PC[7] <= reg_16:pc0.D_out[7]
PC[8] <= reg_16:pc0.D_out[8]
PC[9] <= reg_16:pc0.D_out[9]
PC[10] <= reg_16:pc0.D_out[10]
PC[11] <= reg_16:pc0.D_out[11]
PC[12] <= reg_16:pc0.D_out[12]
PC[13] <= reg_16:pc0.D_out[13]
PC[14] <= reg_16:pc0.D_out[14]
PC[15] <= reg_16:pc0.D_out[15]
PC_PP[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_PP[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_PP[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_PP[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_PP[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_PP[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_PP[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_PP[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_PP[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_PP[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_PP[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_PP[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_PP[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_PP[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_PP[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_PP[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|datapath:d0|PC:pc|reg_16:pc0
Clk => D_out[0]~reg0.CLK
Clk => D_out[1]~reg0.CLK
Clk => D_out[2]~reg0.CLK
Clk => D_out[3]~reg0.CLK
Clk => D_out[4]~reg0.CLK
Clk => D_out[5]~reg0.CLK
Clk => D_out[6]~reg0.CLK
Clk => D_out[7]~reg0.CLK
Clk => D_out[8]~reg0.CLK
Clk => D_out[9]~reg0.CLK
Clk => D_out[10]~reg0.CLK
Clk => D_out[11]~reg0.CLK
Clk => D_out[12]~reg0.CLK
Clk => D_out[13]~reg0.CLK
Clk => D_out[14]~reg0.CLK
Clk => D_out[15]~reg0.CLK
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
D_in[0] => D_out.DATAB
D_in[1] => D_out.DATAB
D_in[2] => D_out.DATAB
D_in[3] => D_out.DATAB
D_in[4] => D_out.DATAB
D_in[5] => D_out.DATAB
D_in[6] => D_out.DATAB
D_in[7] => D_out.DATAB
D_in[8] => D_out.DATAB
D_in[9] => D_out.DATAB
D_in[10] => D_out.DATAB
D_in[11] => D_out.DATAB
D_in[12] => D_out.DATAB
D_in[13] => D_out.DATAB
D_in[14] => D_out.DATAB
D_in[15] => D_out.DATAB
D_out[0] <= D_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[1] <= D_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[2] <= D_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[3] <= D_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[4] <= D_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[5] <= D_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[6] <= D_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[7] <= D_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[8] <= D_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[9] <= D_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[10] <= D_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[11] <= D_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[12] <= D_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[13] <= D_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[14] <= D_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[15] <= D_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|datapath:d0|MIO:mioen
MIO_EN => Decoder0.IN0
MDR_In[0] => MIO_out.DATAB
MDR_In[1] => MIO_out.DATAB
MDR_In[2] => MIO_out.DATAB
MDR_In[3] => MIO_out.DATAB
MDR_In[4] => MIO_out.DATAB
MDR_In[5] => MIO_out.DATAB
MDR_In[6] => MIO_out.DATAB
MDR_In[7] => MIO_out.DATAB
MDR_In[8] => MIO_out.DATAB
MDR_In[9] => MIO_out.DATAB
MDR_In[10] => MIO_out.DATAB
MDR_In[11] => MIO_out.DATAB
MDR_In[12] => MIO_out.DATAB
MDR_In[13] => MIO_out.DATAB
MDR_In[14] => MIO_out.DATAB
MDR_In[15] => MIO_out.DATAB
BUS[0] => MIO_out.DATAA
BUS[1] => MIO_out.DATAA
BUS[2] => MIO_out.DATAA
BUS[3] => MIO_out.DATAA
BUS[4] => MIO_out.DATAA
BUS[5] => MIO_out.DATAA
BUS[6] => MIO_out.DATAA
BUS[7] => MIO_out.DATAA
BUS[8] => MIO_out.DATAA
BUS[9] => MIO_out.DATAA
BUS[10] => MIO_out.DATAA
BUS[11] => MIO_out.DATAA
BUS[12] => MIO_out.DATAA
BUS[13] => MIO_out.DATAA
BUS[14] => MIO_out.DATAA
BUS[15] => MIO_out.DATAA
MIO_out[0] <= MIO_out.DB_MAX_OUTPUT_PORT_TYPE
MIO_out[1] <= MIO_out.DB_MAX_OUTPUT_PORT_TYPE
MIO_out[2] <= MIO_out.DB_MAX_OUTPUT_PORT_TYPE
MIO_out[3] <= MIO_out.DB_MAX_OUTPUT_PORT_TYPE
MIO_out[4] <= MIO_out.DB_MAX_OUTPUT_PORT_TYPE
MIO_out[5] <= MIO_out.DB_MAX_OUTPUT_PORT_TYPE
MIO_out[6] <= MIO_out.DB_MAX_OUTPUT_PORT_TYPE
MIO_out[7] <= MIO_out.DB_MAX_OUTPUT_PORT_TYPE
MIO_out[8] <= MIO_out.DB_MAX_OUTPUT_PORT_TYPE
MIO_out[9] <= MIO_out.DB_MAX_OUTPUT_PORT_TYPE
MIO_out[10] <= MIO_out.DB_MAX_OUTPUT_PORT_TYPE
MIO_out[11] <= MIO_out.DB_MAX_OUTPUT_PORT_TYPE
MIO_out[12] <= MIO_out.DB_MAX_OUTPUT_PORT_TYPE
MIO_out[13] <= MIO_out.DB_MAX_OUTPUT_PORT_TYPE
MIO_out[14] <= MIO_out.DB_MAX_OUTPUT_PORT_TYPE
MIO_out[15] <= MIO_out.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|datapath:d0|MDR:mdr
Clk => reg_16:mdr.Clk
LD_MDR => reg_16:mdr.Load
MIO_out[0] => reg_16:mdr.D_in[0]
MIO_out[1] => reg_16:mdr.D_in[1]
MIO_out[2] => reg_16:mdr.D_in[2]
MIO_out[3] => reg_16:mdr.D_in[3]
MIO_out[4] => reg_16:mdr.D_in[4]
MIO_out[5] => reg_16:mdr.D_in[5]
MIO_out[6] => reg_16:mdr.D_in[6]
MIO_out[7] => reg_16:mdr.D_in[7]
MIO_out[8] => reg_16:mdr.D_in[8]
MIO_out[9] => reg_16:mdr.D_in[9]
MIO_out[10] => reg_16:mdr.D_in[10]
MIO_out[11] => reg_16:mdr.D_in[11]
MIO_out[12] => reg_16:mdr.D_in[12]
MIO_out[13] => reg_16:mdr.D_in[13]
MIO_out[14] => reg_16:mdr.D_in[14]
MIO_out[15] => reg_16:mdr.D_in[15]
MDR[0] <= reg_16:mdr.D_out[0]
MDR[1] <= reg_16:mdr.D_out[1]
MDR[2] <= reg_16:mdr.D_out[2]
MDR[3] <= reg_16:mdr.D_out[3]
MDR[4] <= reg_16:mdr.D_out[4]
MDR[5] <= reg_16:mdr.D_out[5]
MDR[6] <= reg_16:mdr.D_out[6]
MDR[7] <= reg_16:mdr.D_out[7]
MDR[8] <= reg_16:mdr.D_out[8]
MDR[9] <= reg_16:mdr.D_out[9]
MDR[10] <= reg_16:mdr.D_out[10]
MDR[11] <= reg_16:mdr.D_out[11]
MDR[12] <= reg_16:mdr.D_out[12]
MDR[13] <= reg_16:mdr.D_out[13]
MDR[14] <= reg_16:mdr.D_out[14]
MDR[15] <= reg_16:mdr.D_out[15]


|slc3_sramtop|slc3:slc|datapath:d0|MDR:mdr|reg_16:mdr
Clk => D_out[0]~reg0.CLK
Clk => D_out[1]~reg0.CLK
Clk => D_out[2]~reg0.CLK
Clk => D_out[3]~reg0.CLK
Clk => D_out[4]~reg0.CLK
Clk => D_out[5]~reg0.CLK
Clk => D_out[6]~reg0.CLK
Clk => D_out[7]~reg0.CLK
Clk => D_out[8]~reg0.CLK
Clk => D_out[9]~reg0.CLK
Clk => D_out[10]~reg0.CLK
Clk => D_out[11]~reg0.CLK
Clk => D_out[12]~reg0.CLK
Clk => D_out[13]~reg0.CLK
Clk => D_out[14]~reg0.CLK
Clk => D_out[15]~reg0.CLK
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
D_in[0] => D_out.DATAB
D_in[1] => D_out.DATAB
D_in[2] => D_out.DATAB
D_in[3] => D_out.DATAB
D_in[4] => D_out.DATAB
D_in[5] => D_out.DATAB
D_in[6] => D_out.DATAB
D_in[7] => D_out.DATAB
D_in[8] => D_out.DATAB
D_in[9] => D_out.DATAB
D_in[10] => D_out.DATAB
D_in[11] => D_out.DATAB
D_in[12] => D_out.DATAB
D_in[13] => D_out.DATAB
D_in[14] => D_out.DATAB
D_in[15] => D_out.DATAB
D_out[0] <= D_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[1] <= D_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[2] <= D_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[3] <= D_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[4] <= D_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[5] <= D_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[6] <= D_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[7] <= D_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[8] <= D_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[9] <= D_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[10] <= D_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[11] <= D_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[12] <= D_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[13] <= D_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[14] <= D_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[15] <= D_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|datapath:d0|MAR:mar
Clk => reg_16:mar0.Clk
LD_MAR => reg_16:mar0.Load
BUS[0] => reg_16:mar0.D_in[0]
BUS[1] => reg_16:mar0.D_in[1]
BUS[2] => reg_16:mar0.D_in[2]
BUS[3] => reg_16:mar0.D_in[3]
BUS[4] => reg_16:mar0.D_in[4]
BUS[5] => reg_16:mar0.D_in[5]
BUS[6] => reg_16:mar0.D_in[6]
BUS[7] => reg_16:mar0.D_in[7]
BUS[8] => reg_16:mar0.D_in[8]
BUS[9] => reg_16:mar0.D_in[9]
BUS[10] => reg_16:mar0.D_in[10]
BUS[11] => reg_16:mar0.D_in[11]
BUS[12] => reg_16:mar0.D_in[12]
BUS[13] => reg_16:mar0.D_in[13]
BUS[14] => reg_16:mar0.D_in[14]
BUS[15] => reg_16:mar0.D_in[15]
MAR[0] <= reg_16:mar0.D_out[0]
MAR[1] <= reg_16:mar0.D_out[1]
MAR[2] <= reg_16:mar0.D_out[2]
MAR[3] <= reg_16:mar0.D_out[3]
MAR[4] <= reg_16:mar0.D_out[4]
MAR[5] <= reg_16:mar0.D_out[5]
MAR[6] <= reg_16:mar0.D_out[6]
MAR[7] <= reg_16:mar0.D_out[7]
MAR[8] <= reg_16:mar0.D_out[8]
MAR[9] <= reg_16:mar0.D_out[9]
MAR[10] <= reg_16:mar0.D_out[10]
MAR[11] <= reg_16:mar0.D_out[11]
MAR[12] <= reg_16:mar0.D_out[12]
MAR[13] <= reg_16:mar0.D_out[13]
MAR[14] <= reg_16:mar0.D_out[14]
MAR[15] <= reg_16:mar0.D_out[15]


|slc3_sramtop|slc3:slc|datapath:d0|MAR:mar|reg_16:mar0
Clk => D_out[0]~reg0.CLK
Clk => D_out[1]~reg0.CLK
Clk => D_out[2]~reg0.CLK
Clk => D_out[3]~reg0.CLK
Clk => D_out[4]~reg0.CLK
Clk => D_out[5]~reg0.CLK
Clk => D_out[6]~reg0.CLK
Clk => D_out[7]~reg0.CLK
Clk => D_out[8]~reg0.CLK
Clk => D_out[9]~reg0.CLK
Clk => D_out[10]~reg0.CLK
Clk => D_out[11]~reg0.CLK
Clk => D_out[12]~reg0.CLK
Clk => D_out[13]~reg0.CLK
Clk => D_out[14]~reg0.CLK
Clk => D_out[15]~reg0.CLK
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
D_in[0] => D_out.DATAB
D_in[1] => D_out.DATAB
D_in[2] => D_out.DATAB
D_in[3] => D_out.DATAB
D_in[4] => D_out.DATAB
D_in[5] => D_out.DATAB
D_in[6] => D_out.DATAB
D_in[7] => D_out.DATAB
D_in[8] => D_out.DATAB
D_in[9] => D_out.DATAB
D_in[10] => D_out.DATAB
D_in[11] => D_out.DATAB
D_in[12] => D_out.DATAB
D_in[13] => D_out.DATAB
D_in[14] => D_out.DATAB
D_in[15] => D_out.DATAB
D_out[0] <= D_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[1] <= D_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[2] <= D_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[3] <= D_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[4] <= D_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[5] <= D_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[6] <= D_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[7] <= D_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[8] <= D_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[9] <= D_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[10] <= D_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[11] <= D_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[12] <= D_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[13] <= D_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[14] <= D_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[15] <= D_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|datapath:d0|IR:ir
Clk => reg_16:ir0.Clk
LD_IR => reg_16:ir0.Load
BUS[0] => reg_16:ir0.D_in[0]
BUS[1] => reg_16:ir0.D_in[1]
BUS[2] => reg_16:ir0.D_in[2]
BUS[3] => reg_16:ir0.D_in[3]
BUS[4] => reg_16:ir0.D_in[4]
BUS[5] => reg_16:ir0.D_in[5]
BUS[6] => reg_16:ir0.D_in[6]
BUS[7] => reg_16:ir0.D_in[7]
BUS[8] => reg_16:ir0.D_in[8]
BUS[9] => reg_16:ir0.D_in[9]
BUS[10] => reg_16:ir0.D_in[10]
BUS[11] => reg_16:ir0.D_in[11]
BUS[12] => reg_16:ir0.D_in[12]
BUS[13] => reg_16:ir0.D_in[13]
BUS[14] => reg_16:ir0.D_in[14]
BUS[15] => reg_16:ir0.D_in[15]
IR[0] <= reg_16:ir0.D_out[0]
IR[1] <= reg_16:ir0.D_out[1]
IR[2] <= reg_16:ir0.D_out[2]
IR[3] <= reg_16:ir0.D_out[3]
IR[4] <= reg_16:ir0.D_out[4]
IR[5] <= reg_16:ir0.D_out[5]
IR[6] <= reg_16:ir0.D_out[6]
IR[7] <= reg_16:ir0.D_out[7]
IR[8] <= reg_16:ir0.D_out[8]
IR[9] <= reg_16:ir0.D_out[9]
IR[10] <= reg_16:ir0.D_out[10]
IR[11] <= reg_16:ir0.D_out[11]
IR[12] <= reg_16:ir0.D_out[12]
IR[13] <= reg_16:ir0.D_out[13]
IR[14] <= reg_16:ir0.D_out[14]
IR[15] <= reg_16:ir0.D_out[15]


|slc3_sramtop|slc3:slc|datapath:d0|IR:ir|reg_16:ir0
Clk => D_out[0]~reg0.CLK
Clk => D_out[1]~reg0.CLK
Clk => D_out[2]~reg0.CLK
Clk => D_out[3]~reg0.CLK
Clk => D_out[4]~reg0.CLK
Clk => D_out[5]~reg0.CLK
Clk => D_out[6]~reg0.CLK
Clk => D_out[7]~reg0.CLK
Clk => D_out[8]~reg0.CLK
Clk => D_out[9]~reg0.CLK
Clk => D_out[10]~reg0.CLK
Clk => D_out[11]~reg0.CLK
Clk => D_out[12]~reg0.CLK
Clk => D_out[13]~reg0.CLK
Clk => D_out[14]~reg0.CLK
Clk => D_out[15]~reg0.CLK
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Reset => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
Load => D_out.OUTPUTSELECT
D_in[0] => D_out.DATAB
D_in[1] => D_out.DATAB
D_in[2] => D_out.DATAB
D_in[3] => D_out.DATAB
D_in[4] => D_out.DATAB
D_in[5] => D_out.DATAB
D_in[6] => D_out.DATAB
D_in[7] => D_out.DATAB
D_in[8] => D_out.DATAB
D_in[9] => D_out.DATAB
D_in[10] => D_out.DATAB
D_in[11] => D_out.DATAB
D_in[12] => D_out.DATAB
D_in[13] => D_out.DATAB
D_in[14] => D_out.DATAB
D_in[15] => D_out.DATAB
D_out[0] <= D_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[1] <= D_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[2] <= D_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[3] <= D_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[4] <= D_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[5] <= D_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[6] <= D_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[7] <= D_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[8] <= D_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[9] <= D_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[10] <= D_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[11] <= D_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[12] <= D_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[13] <= D_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[14] <= D_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_out[15] <= D_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|datapath:d0|BUS_line:bus
PC[0] => BUS.DATAB
PC[1] => BUS.DATAB
PC[2] => BUS.DATAB
PC[3] => BUS.DATAB
PC[4] => BUS.DATAB
PC[5] => BUS.DATAB
PC[6] => BUS.DATAB
PC[7] => BUS.DATAB
PC[8] => BUS.DATAB
PC[9] => BUS.DATAB
PC[10] => BUS.DATAB
PC[11] => BUS.DATAB
PC[12] => BUS.DATAB
PC[13] => BUS.DATAB
PC[14] => BUS.DATAB
PC[15] => BUS.DATAB
ALU[0] => BUS.DATAB
ALU[1] => BUS.DATAB
ALU[2] => BUS.DATAB
ALU[3] => BUS.DATAB
ALU[4] => BUS.DATAB
ALU[5] => BUS.DATAB
ALU[6] => BUS.DATAB
ALU[7] => BUS.DATAB
ALU[8] => BUS.DATAB
ALU[9] => BUS.DATAB
ALU[10] => BUS.DATAB
ALU[11] => BUS.DATAB
ALU[12] => BUS.DATAB
ALU[13] => BUS.DATAB
ALU[14] => BUS.DATAB
ALU[15] => BUS.DATAB
MDR[0] => BUS.DATAB
MDR[1] => BUS.DATAB
MDR[2] => BUS.DATAB
MDR[3] => BUS.DATAB
MDR[4] => BUS.DATAB
MDR[5] => BUS.DATAB
MDR[6] => BUS.DATAB
MDR[7] => BUS.DATAB
MDR[8] => BUS.DATAB
MDR[9] => BUS.DATAB
MDR[10] => BUS.DATAB
MDR[11] => BUS.DATAB
MDR[12] => BUS.DATAB
MDR[13] => BUS.DATAB
MDR[14] => BUS.DATAB
MDR[15] => BUS.DATAB
MARMUX[0] => BUS.DATAA
MARMUX[1] => BUS.DATAA
MARMUX[2] => BUS.DATAA
MARMUX[3] => BUS.DATAA
MARMUX[4] => BUS.DATAA
MARMUX[5] => BUS.DATAA
MARMUX[6] => BUS.DATAA
MARMUX[7] => BUS.DATAA
MARMUX[8] => BUS.DATAA
MARMUX[9] => BUS.DATAA
MARMUX[10] => BUS.DATAA
MARMUX[11] => BUS.DATAA
MARMUX[12] => BUS.DATAA
MARMUX[13] => BUS.DATAA
MARMUX[14] => BUS.DATAA
MARMUX[15] => BUS.DATAA
GateMARMUX => ~NO_FANOUT~
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
BUS[0] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[1] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[2] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[3] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[4] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[5] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[6] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[7] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[8] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[9] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[10] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[11] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[12] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[13] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[14] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[15] <= BUS.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|datapath:d0|MARMUX:marmux
ADDR1MUX => Decoder0.IN0
ADDR2MUX[0] => Mux0.IN2
ADDR2MUX[0] => Mux1.IN2
ADDR2MUX[0] => Mux2.IN2
ADDR2MUX[0] => Mux3.IN2
ADDR2MUX[0] => Mux4.IN2
ADDR2MUX[0] => Mux5.IN2
ADDR2MUX[0] => Mux6.IN2
ADDR2MUX[0] => Mux7.IN2
ADDR2MUX[0] => Mux8.IN2
ADDR2MUX[0] => Mux9.IN2
ADDR2MUX[0] => Decoder1.IN1
ADDR2MUX[1] => Mux0.IN1
ADDR2MUX[1] => Mux1.IN1
ADDR2MUX[1] => Mux2.IN1
ADDR2MUX[1] => Mux3.IN1
ADDR2MUX[1] => Mux4.IN1
ADDR2MUX[1] => Mux5.IN1
ADDR2MUX[1] => Mux6.IN1
ADDR2MUX[1] => Mux7.IN1
ADDR2MUX[1] => Mux8.IN1
ADDR2MUX[1] => Mux9.IN1
ADDR2MUX[1] => Decoder1.IN0
PC[0] => ADDR1MUX_out[0].DATAA
PC[1] => ADDR1MUX_out[1].DATAA
PC[2] => ADDR1MUX_out[2].DATAA
PC[3] => ADDR1MUX_out[3].DATAA
PC[4] => ADDR1MUX_out[4].DATAA
PC[5] => ADDR1MUX_out[5].DATAA
PC[6] => ADDR1MUX_out[6].DATAA
PC[7] => ADDR1MUX_out[7].DATAA
PC[8] => ADDR1MUX_out[8].DATAA
PC[9] => ADDR1MUX_out[9].DATAA
PC[10] => ADDR1MUX_out[10].DATAA
PC[11] => ADDR1MUX_out[11].DATAA
PC[12] => ADDR1MUX_out[12].DATAA
PC[13] => ADDR1MUX_out[13].DATAA
PC[14] => ADDR1MUX_out[14].DATAA
PC[15] => ADDR1MUX_out[15].DATAA
IR[0] => ADDR2MUX_out[0].DATAA
IR[1] => ADDR2MUX_out[1].DATAA
IR[2] => ADDR2MUX_out[2].DATAA
IR[3] => ADDR2MUX_out[3].DATAA
IR[4] => ADDR2MUX_out[4].DATAA
IR[5] => Mux0.IN5
IR[5] => Mux1.IN5
IR[5] => Mux2.IN5
IR[5] => Mux3.IN5
IR[5] => Mux4.IN5
IR[5] => Mux5.IN5
IR[5] => Mux6.IN5
IR[5] => Mux7.IN5
IR[5] => Mux8.IN5
IR[5] => Mux9.IN5
IR[5] => ADDR2MUX_out[5].DATAA
IR[6] => Mux9.IN3
IR[6] => Mux9.IN4
IR[7] => Mux8.IN3
IR[7] => Mux8.IN4
IR[8] => Mux0.IN4
IR[8] => Mux1.IN4
IR[8] => Mux2.IN4
IR[8] => Mux3.IN4
IR[8] => Mux4.IN4
IR[8] => Mux5.IN4
IR[8] => Mux6.IN4
IR[8] => Mux7.IN3
IR[8] => Mux7.IN4
IR[9] => Mux6.IN3
IR[10] => Mux0.IN3
IR[10] => Mux1.IN3
IR[10] => Mux2.IN3
IR[10] => Mux3.IN3
IR[10] => Mux4.IN3
IR[10] => Mux5.IN3
IR[11] => ~NO_FANOUT~
IR[12] => ~NO_FANOUT~
IR[13] => ~NO_FANOUT~
IR[14] => ~NO_FANOUT~
IR[15] => ~NO_FANOUT~
ALU_A[0] => ADDR1MUX_out[0].DATAB
ALU_A[1] => ADDR1MUX_out[1].DATAB
ALU_A[2] => ADDR1MUX_out[2].DATAB
ALU_A[3] => ADDR1MUX_out[3].DATAB
ALU_A[4] => ADDR1MUX_out[4].DATAB
ALU_A[5] => ADDR1MUX_out[5].DATAB
ALU_A[6] => ADDR1MUX_out[6].DATAB
ALU_A[7] => ADDR1MUX_out[7].DATAB
ALU_A[8] => ADDR1MUX_out[8].DATAB
ALU_A[9] => ADDR1MUX_out[9].DATAB
ALU_A[10] => ADDR1MUX_out[10].DATAB
ALU_A[11] => ADDR1MUX_out[11].DATAB
ALU_A[12] => ADDR1MUX_out[12].DATAB
ALU_A[13] => ADDR1MUX_out[13].DATAB
ALU_A[14] => ADDR1MUX_out[14].DATAB
ALU_A[15] => ADDR1MUX_out[15].DATAB
MARMUX[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|datapath:d0|BEN:ben
Clk => CC[0].CLK
Clk => CC[1].CLK
Clk => CC[2].CLK
Clk => BEN~reg0.CLK
Reset => BEN.OUTPUTSELECT
LD_BEN => BEN.OUTPUTSELECT
LD_CC => CC[0].ENA
LD_CC => CC[1].ENA
LD_CC => CC[2].ENA
IR[0] => ~NO_FANOUT~
IR[1] => ~NO_FANOUT~
IR[2] => ~NO_FANOUT~
IR[3] => ~NO_FANOUT~
IR[4] => ~NO_FANOUT~
IR[5] => ~NO_FANOUT~
IR[6] => ~NO_FANOUT~
IR[7] => ~NO_FANOUT~
IR[8] => ~NO_FANOUT~
IR[9] => BEN.IN1
IR[10] => BEN.IN1
IR[11] => BEN.IN1
IR[12] => ~NO_FANOUT~
IR[13] => ~NO_FANOUT~
IR[14] => ~NO_FANOUT~
IR[15] => ~NO_FANOUT~
BUS[0] => Equal1.IN15
BUS[1] => Equal1.IN14
BUS[2] => Equal1.IN13
BUS[3] => Equal1.IN12
BUS[4] => Equal1.IN11
BUS[5] => Equal1.IN10
BUS[6] => Equal1.IN9
BUS[7] => Equal1.IN8
BUS[8] => Equal1.IN7
BUS[9] => Equal1.IN6
BUS[10] => Equal1.IN5
BUS[11] => Equal1.IN4
BUS[12] => Equal1.IN3
BUS[13] => Equal1.IN2
BUS[14] => Equal1.IN1
BUS[15] => CurrentNZP.OUTPUTSELECT
BUS[15] => CurrentNZP.OUTPUTSELECT
BUS[15] => Equal1.IN0
BUS[15] => CurrentNZP[0].DATAA
BUS[15] => always1.IN1
BEN <= BEN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|Mem2IO:memory_subsystem
Clk => hex_data[0].CLK
Clk => hex_data[1].CLK
Clk => hex_data[2].CLK
Clk => hex_data[3].CLK
Clk => hex_data[4].CLK
Clk => hex_data[5].CLK
Clk => hex_data[6].CLK
Clk => hex_data[7].CLK
Clk => hex_data[8].CLK
Clk => hex_data[9].CLK
Clk => hex_data[10].CLK
Clk => hex_data[11].CLK
Clk => hex_data[12].CLK
Clk => hex_data[13].CLK
Clk => hex_data[14].CLK
Clk => hex_data[15].CLK
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
ADDR[0] => Equal0.IN15
ADDR[1] => Equal0.IN14
ADDR[2] => Equal0.IN13
ADDR[3] => Equal0.IN12
ADDR[4] => Equal0.IN11
ADDR[5] => Equal0.IN10
ADDR[6] => Equal0.IN9
ADDR[7] => Equal0.IN8
ADDR[8] => Equal0.IN7
ADDR[9] => Equal0.IN6
ADDR[10] => Equal0.IN5
ADDR[11] => Equal0.IN4
ADDR[12] => Equal0.IN3
ADDR[13] => Equal0.IN2
ADDR[14] => Equal0.IN1
ADDR[15] => Equal0.IN0
OE => always0.IN0
WE => always1.IN1
WE => always0.IN1
Switches[0] => Data_to_CPU.DATAB
Switches[1] => Data_to_CPU.DATAB
Switches[2] => Data_to_CPU.DATAB
Switches[3] => Data_to_CPU.DATAB
Switches[4] => Data_to_CPU.DATAB
Switches[5] => Data_to_CPU.DATAB
Switches[6] => Data_to_CPU.DATAB
Switches[7] => Data_to_CPU.DATAB
Switches[8] => Data_to_CPU.DATAB
Switches[9] => Data_to_CPU.DATAB
Data_from_CPU[0] => hex_data.DATAB
Data_from_CPU[0] => Data_to_SRAM[0].DATAIN
Data_from_CPU[1] => hex_data.DATAB
Data_from_CPU[1] => Data_to_SRAM[1].DATAIN
Data_from_CPU[2] => hex_data.DATAB
Data_from_CPU[2] => Data_to_SRAM[2].DATAIN
Data_from_CPU[3] => hex_data.DATAB
Data_from_CPU[3] => Data_to_SRAM[3].DATAIN
Data_from_CPU[4] => hex_data.DATAB
Data_from_CPU[4] => Data_to_SRAM[4].DATAIN
Data_from_CPU[5] => hex_data.DATAB
Data_from_CPU[5] => Data_to_SRAM[5].DATAIN
Data_from_CPU[6] => hex_data.DATAB
Data_from_CPU[6] => Data_to_SRAM[6].DATAIN
Data_from_CPU[7] => hex_data.DATAB
Data_from_CPU[7] => Data_to_SRAM[7].DATAIN
Data_from_CPU[8] => hex_data.DATAB
Data_from_CPU[8] => Data_to_SRAM[8].DATAIN
Data_from_CPU[9] => hex_data.DATAB
Data_from_CPU[9] => Data_to_SRAM[9].DATAIN
Data_from_CPU[10] => hex_data.DATAB
Data_from_CPU[10] => Data_to_SRAM[10].DATAIN
Data_from_CPU[11] => hex_data.DATAB
Data_from_CPU[11] => Data_to_SRAM[11].DATAIN
Data_from_CPU[12] => hex_data.DATAB
Data_from_CPU[12] => Data_to_SRAM[12].DATAIN
Data_from_CPU[13] => hex_data.DATAB
Data_from_CPU[13] => Data_to_SRAM[13].DATAIN
Data_from_CPU[14] => hex_data.DATAB
Data_from_CPU[14] => Data_to_SRAM[14].DATAIN
Data_from_CPU[15] => hex_data.DATAB
Data_from_CPU[15] => Data_to_SRAM[15].DATAIN
Data_from_SRAM[0] => Data_to_CPU.DATAA
Data_from_SRAM[1] => Data_to_CPU.DATAA
Data_from_SRAM[2] => Data_to_CPU.DATAA
Data_from_SRAM[3] => Data_to_CPU.DATAA
Data_from_SRAM[4] => Data_to_CPU.DATAA
Data_from_SRAM[5] => Data_to_CPU.DATAA
Data_from_SRAM[6] => Data_to_CPU.DATAA
Data_from_SRAM[7] => Data_to_CPU.DATAA
Data_from_SRAM[8] => Data_to_CPU.DATAA
Data_from_SRAM[9] => Data_to_CPU.DATAA
Data_from_SRAM[10] => Data_to_CPU.DATAA
Data_from_SRAM[11] => Data_to_CPU.DATAA
Data_from_SRAM[12] => Data_to_CPU.DATAA
Data_from_SRAM[13] => Data_to_CPU.DATAA
Data_from_SRAM[14] => Data_to_CPU.DATAA
Data_from_SRAM[15] => Data_to_CPU.DATAA
Data_to_CPU[0] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[1] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[2] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[3] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[4] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[5] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[6] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[7] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[8] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[9] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[10] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[11] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[12] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[13] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[14] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[15] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[0] <= Data_from_CPU[0].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[1] <= Data_from_CPU[1].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[2] <= Data_from_CPU[2].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[3] <= Data_from_CPU[3].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[4] <= Data_from_CPU[4].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[5] <= Data_from_CPU[5].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[6] <= Data_from_CPU[6].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[7] <= Data_from_CPU[7].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[8] <= Data_from_CPU[8].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[9] <= Data_from_CPU[9].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[10] <= Data_from_CPU[10].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[11] <= Data_from_CPU[11].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[12] <= Data_from_CPU[12].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[13] <= Data_from_CPU[13].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[14] <= Data_from_CPU[14].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[15] <= Data_from_CPU[15].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= hex_data[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= hex_data[1].DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= hex_data[2].DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= hex_data[3].DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= hex_data[4].DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= hex_data[5].DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= hex_data[6].DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= hex_data[7].DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= hex_data[8].DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= hex_data[9].DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= hex_data[10].DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= hex_data[11].DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= hex_data[12].DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= hex_data[13].DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= hex_data[14].DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= hex_data[15].DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|slc3:slc|ISDU:state_controller
Clk => State~1.DATAIN
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Continue => Selector1.IN3
Continue => Selector1.IN4
Continue => Selector0.IN3
Continue => Selector3.IN3
Opcode[0] => Decoder0.IN3
Opcode[1] => Decoder0.IN2
Opcode[2] => Decoder0.IN1
Opcode[3] => Decoder0.IN0
IR_5 => SR2MUX.DATAB
IR_11 => ~NO_FANOUT~
BEN => Selector13.IN3
BEN => Selector3.IN5
LD_MAR <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
LD_MDR <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
LD_IR <= LD_IR.DB_MAX_OUTPUT_PORT_TYPE
LD_BEN <= LD_BEN.DB_MAX_OUTPUT_PORT_TYPE
LD_CC <= WideOr30.DB_MAX_OUTPUT_PORT_TYPE
LD_REG <= WideOr29.DB_MAX_OUTPUT_PORT_TYPE
LD_PC <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
LD_LED <= LD_LED.DB_MAX_OUTPUT_PORT_TYPE
GatePC <= GatePC.DB_MAX_OUTPUT_PORT_TYPE
GateMDR <= GateMDR.DB_MAX_OUTPUT_PORT_TYPE
GateALU <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
GateMARMUX <= GateMARMUX.DB_MAX_OUTPUT_PORT_TYPE
PCMUX[0] <= <GND>
PCMUX[1] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
DRMUX <= DRMUX.DB_MAX_OUTPUT_PORT_TYPE
SR1MUX <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
SR2MUX <= SR2MUX.DB_MAX_OUTPUT_PORT_TYPE
ADDR1MUX <= WideOr32.DB_MAX_OUTPUT_PORT_TYPE
ADDR2MUX[0] <= WideOr31.DB_MAX_OUTPUT_PORT_TYPE
ADDR2MUX[1] <= ADDR2MUX.DB_MAX_OUTPUT_PORT_TYPE
ALUK[0] <= ALUK.DB_MAX_OUTPUT_PORT_TYPE
ALUK[1] <= ALUK.DB_MAX_OUTPUT_PORT_TYPE
Mem_OE <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
Mem_WE <= WideOr33.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|Instantiateram:instaRam
Reset => address[0].ACLR
Reset => address[1].ACLR
Reset => address[2].ACLR
Reset => address[3].ACLR
Reset => address[4].ACLR
Reset => address[5].ACLR
Reset => address[6].ACLR
Reset => address[7].ACLR
Reset => address[8].ACLR
Reset => address[9].ACLR
Reset => address[10].ACLR
Reset => address[11].ACLR
Reset => address[12].ACLR
Reset => address[13].ACLR
Reset => address[14].ACLR
Reset => address[15].ACLR
Reset => state~3.DATAIN
Clk => address[0].CLK
Clk => address[1].CLK
Clk => address[2].CLK
Clk => address[3].CLK
Clk => address[4].CLK
Clk => address[5].CLK
Clk => address[6].CLK
Clk => address[7].CLK
Clk => address[8].CLK
Clk => address[9].CLK
Clk => address[10].CLK
Clk => address[11].CLK
Clk => address[12].CLK
Clk => address[13].CLK
Clk => address[14].CLK
Clk => address[15].CLK
Clk => state~1.DATAIN
ADDR[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
ADDR[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
ADDR[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
ADDR[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
ADDR[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
ADDR[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
ADDR[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
ADDR[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
ADDR[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
ADDR[9] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
ADDR[10] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
ADDR[11] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
ADDR[12] <= address[12].DB_MAX_OUTPUT_PORT_TYPE
ADDR[13] <= address[13].DB_MAX_OUTPUT_PORT_TYPE
ADDR[14] <= address[14].DB_MAX_OUTPUT_PORT_TYPE
ADDR[15] <= address[15].DB_MAX_OUTPUT_PORT_TYPE
wren <= wren.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_sramtop|ram:ram0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|slc3_sramtop|ram:ram0|altsyncram:altsyncram_component
wren_a => altsyncram_hag1:auto_generated.wren_a
rden_a => altsyncram_hag1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hag1:auto_generated.data_a[0]
data_a[1] => altsyncram_hag1:auto_generated.data_a[1]
data_a[2] => altsyncram_hag1:auto_generated.data_a[2]
data_a[3] => altsyncram_hag1:auto_generated.data_a[3]
data_a[4] => altsyncram_hag1:auto_generated.data_a[4]
data_a[5] => altsyncram_hag1:auto_generated.data_a[5]
data_a[6] => altsyncram_hag1:auto_generated.data_a[6]
data_a[7] => altsyncram_hag1:auto_generated.data_a[7]
data_a[8] => altsyncram_hag1:auto_generated.data_a[8]
data_a[9] => altsyncram_hag1:auto_generated.data_a[9]
data_a[10] => altsyncram_hag1:auto_generated.data_a[10]
data_a[11] => altsyncram_hag1:auto_generated.data_a[11]
data_a[12] => altsyncram_hag1:auto_generated.data_a[12]
data_a[13] => altsyncram_hag1:auto_generated.data_a[13]
data_a[14] => altsyncram_hag1:auto_generated.data_a[14]
data_a[15] => altsyncram_hag1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hag1:auto_generated.address_a[0]
address_a[1] => altsyncram_hag1:auto_generated.address_a[1]
address_a[2] => altsyncram_hag1:auto_generated.address_a[2]
address_a[3] => altsyncram_hag1:auto_generated.address_a[3]
address_a[4] => altsyncram_hag1:auto_generated.address_a[4]
address_a[5] => altsyncram_hag1:auto_generated.address_a[5]
address_a[6] => altsyncram_hag1:auto_generated.address_a[6]
address_a[7] => altsyncram_hag1:auto_generated.address_a[7]
address_a[8] => altsyncram_hag1:auto_generated.address_a[8]
address_a[9] => altsyncram_hag1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hag1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hag1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hag1:auto_generated.q_a[1]
q_a[2] <= altsyncram_hag1:auto_generated.q_a[2]
q_a[3] <= altsyncram_hag1:auto_generated.q_a[3]
q_a[4] <= altsyncram_hag1:auto_generated.q_a[4]
q_a[5] <= altsyncram_hag1:auto_generated.q_a[5]
q_a[6] <= altsyncram_hag1:auto_generated.q_a[6]
q_a[7] <= altsyncram_hag1:auto_generated.q_a[7]
q_a[8] <= altsyncram_hag1:auto_generated.q_a[8]
q_a[9] <= altsyncram_hag1:auto_generated.q_a[9]
q_a[10] <= altsyncram_hag1:auto_generated.q_a[10]
q_a[11] <= altsyncram_hag1:auto_generated.q_a[11]
q_a[12] <= altsyncram_hag1:auto_generated.q_a[12]
q_a[13] <= altsyncram_hag1:auto_generated.q_a[13]
q_a[14] <= altsyncram_hag1:auto_generated.q_a[14]
q_a[15] <= altsyncram_hag1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|slc3_sramtop|ram:ram0|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


