$comment
	File created using the following command:
		vcd file verilog.msim.vcd -direction
$end
$date
	Mon Nov 01 22:00:36 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module verilog_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end
$var wire 1 # clk_div $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * clk_div~output_o $end
$var wire 1 + clk~input_o $end
$var wire 1 , cnt2~2_combout $end
$var wire 1 - rst_n~input_o $end
$var wire 1 . cnt2~1_combout $end
$var wire 1 / cnt2~0_combout $end
$var wire 1 0 LessThan3~0_combout $end
$var wire 1 1 clk_div2~q $end
$var wire 1 2 cnt1~2_combout $end
$var wire 1 3 cnt1~1_combout $end
$var wire 1 4 cnt1~0_combout $end
$var wire 1 5 LessThan1~0_combout $end
$var wire 1 6 clk_div1~q $end
$var wire 1 7 clk_div~0_combout $end
$var wire 1 8 cnt2 [2] $end
$var wire 1 9 cnt2 [1] $end
$var wire 1 : cnt2 [0] $end
$var wire 1 ; cnt1 [2] $end
$var wire 1 < cnt1 [1] $end
$var wire 1 = cnt1 [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
1%
x&
1'
1(
1)
1*
0+
1,
0-
0.
0/
00
01
12
03
04
05
06
17
0:
09
08
0=
0<
0;
$end
#1000000
