{"vcs1":{"timestamp_begin":1747912456.423815434, "rt":9.71, "ut":9.88, "st":0.59}}
{"vcselab":{"timestamp_begin":1747912466.215600511, "rt":0.39, "ut":0.25, "st":0.13}}
{"link":{"timestamp_begin":1747912466.667788905, "rt":0.43, "ut":0.19, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747912455.760409884}
{"VCS_COMP_START_TIME": 1747912455.760409884}
{"VCS_COMP_END_TIME": 1747912467.239316812}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 525544}}
{"vcselab": {"peak_mem": 183880}}
