===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 14.0376 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.5579 ( 20.3%)    3.5579 ( 25.3%)  FIR Parser
    6.7603 ( 38.6%)    4.7109 ( 33.6%)  'firrtl.circuit' Pipeline
    1.3413 (  7.7%)    0.6712 (  4.8%)    'firrtl.module' Pipeline
    1.1632 (  6.6%)    0.5863 (  4.2%)      CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.1739 (  1.0%)    0.0906 (  0.6%)      LowerCHIRRTL
    0.1243 (  0.7%)    0.1243 (  0.9%)    InferWidths
    0.4739 (  2.7%)    0.4739 (  3.4%)    InferResets
    0.0400 (  0.2%)    0.0400 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0402 (  0.2%)    0.0402 (  0.3%)    PrefixModules
    0.3656 (  2.1%)    0.3656 (  2.6%)    LowerFIRRTLTypes
    1.8822 ( 10.7%)    0.9415 (  6.7%)    'firrtl.module' Pipeline
    0.6084 (  3.5%)    0.3140 (  2.2%)      ExpandWhens
    1.2697 (  7.2%)    0.6451 (  4.6%)      Canonicalizer
    0.2164 (  1.2%)    0.2164 (  1.5%)    Inliner
    1.2578 (  7.2%)    1.2578 (  9.0%)    IMConstProp
    0.0386 (  0.2%)    0.0386 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0004 (  0.0%)    0.0004 (  0.0%)    BlackBoxReader
    0.8747 (  5.0%)    0.4377 (  3.1%)    'firrtl.module' Pipeline
    0.8722 (  5.0%)    0.4367 (  3.1%)      Canonicalizer
    0.1771 (  1.0%)    0.1771 (  1.3%)    CreateSiFiveMetadata
    1.1068 (  6.3%)    1.1068 (  7.9%)  LowerFIRRTLToHW
    0.2581 (  1.5%)    0.2581 (  1.8%)  HWMemSimImpl
    2.8568 ( 16.3%)    1.4285 ( 10.2%)  'hw.module' Pipeline
    0.0770 (  0.4%)    0.0418 (  0.3%)    HWCleanup
    0.7824 (  4.5%)    0.3921 (  2.8%)    CSE
    0.0012 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    1.5919 (  9.1%)    0.8130 (  5.8%)    Canonicalizer
    0.0150 (  0.1%)    0.0079 (  0.1%)    HWLegalizeModules
    0.3794 (  2.2%)    0.2024 (  1.4%)    PrettifyVerilog
    2.9683 ( 16.9%)    2.9683 ( 21.1%)  ExportVerilog
    0.0045 (  0.0%)    0.0045 (  0.0%)  Rest
   17.5153 (100.0%)   14.0376 (100.0%)  Total

{
  totalTime: 14.07,
  maxMemory: 812916736
}
