<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-8332</identifier><datestamp>2013-11-25T04:06:56Z</datestamp><dc:title>Gate fringe-induced barrier lowering in underlap FinFET structures and its optimization</dc:title><dc:creator>SACHID, AB</dc:creator><dc:creator>MANOJ, CR</dc:creator><dc:creator>SHARMA, DK</dc:creator><dc:creator>RAO, VR</dc:creator><dc:subject>circuit performance</dc:subject><dc:subject>nanoscale finfets</dc:subject><dc:subject>dielectrics</dc:subject><dc:subject>mosfets</dc:subject><dc:subject>fibl</dc:subject><dc:subject>device</dc:subject><dc:subject>cmos scaling</dc:subject><dc:subject>finfet</dc:subject><dc:subject>fringe-induced barrier lowering (gfibl)</dc:subject><dc:subject>high-kappa materials</dc:subject><dc:subject>short-channel effects (sces)</dc:subject><dc:description>The difficulty to fabricate and control precisely defined doping profiles in the source/drain underlap regions of FinFETs necessitates the use of undoped gate underlap regions as the technology scales down. We present a phenomenon called the gate fringe-induced barrier lowering (GFIBL) in FinFETs with undoped underlap regions. In these FinFETs, we show that the GFIBL can be effectively used to improve I-on. We propose the use of high-kappa spacers in such FinFETs to enhance the effect of GFIBL and thereby achieve better device and circuit performance. When compared with the underlap FinFETs with Si3N4 spacers, with kappa = 20 spacers, we show that it is possible to achieve an 80% increase in I-on at iso-I-off conditions and a 15% decrease in the inverter delay for a fan-out of four.</dc:description><dc:publisher>IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC</dc:publisher><dc:date>2011-08-01T03:47:37Z</dc:date><dc:date>2011-12-26T12:53:15Z</dc:date><dc:date>2011-12-27T05:40:30Z</dc:date><dc:date>2011-08-01T03:47:37Z</dc:date><dc:date>2011-12-26T12:53:15Z</dc:date><dc:date>2011-12-27T05:40:30Z</dc:date><dc:date>2008</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE ELECTRON DEVICE LETTERS, 29(1), 128-130</dc:identifier><dc:identifier>0741-3106</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/LED.2007.911974</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/8332</dc:identifier><dc:identifier>http://hdl.handle.net/10054/8332</dc:identifier><dc:language>en</dc:language></oai_dc:dc>