// Seed: 2574834952
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wor id_3,
    output wor id_4,
    input wand id_5,
    input supply1 id_6
);
  initial id_4 = 1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input uwire id_2
);
  wire id_4;
  module_0(
      id_2, id_2, id_0, id_2, id_0, id_1, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
endmodule
module module_3 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
  module_2(
      id_20, id_11, id_5, id_9, id_8, id_19
  );
endmodule
