<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p799" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_799{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_799{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_799{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_799{left:70px;bottom:835px;letter-spacing:-0.09px;}
#t5_799{left:156px;bottom:835px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t6_799{left:70px;bottom:810px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#t7_799{left:70px;bottom:794px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#t8_799{left:70px;bottom:777px;letter-spacing:-0.16px;word-spacing:-0.9px;}
#t9_799{left:70px;bottom:760px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ta_799{left:70px;bottom:743px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_799{left:70px;bottom:726px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tc_799{left:70px;bottom:710px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#td_799{left:70px;bottom:693px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#te_799{left:70px;bottom:634px;letter-spacing:0.13px;}
#tf_799{left:152px;bottom:634px;letter-spacing:0.15px;}
#tg_799{left:70px;bottom:610px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_799{left:70px;bottom:593px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#ti_799{left:70px;bottom:569px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_799{left:70px;bottom:545px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_799{left:70px;bottom:528px;letter-spacing:-0.15px;word-spacing:-0.88px;}
#tl_799{left:70px;bottom:511px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tm_799{left:70px;bottom:494px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tn_799{left:70px;bottom:477px;letter-spacing:-0.18px;}
#to_799{left:70px;bottom:453px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_799{left:70px;bottom:436px;letter-spacing:-0.18px;word-spacing:-0.35px;}
#tq_799{left:148px;bottom:1039px;letter-spacing:-0.16px;}
#tr_799{left:282px;bottom:1039px;letter-spacing:-0.21px;}
#ts_799{left:340px;bottom:1039px;letter-spacing:-0.12px;}
#tt_799{left:340px;bottom:1022px;letter-spacing:-0.11px;}
#tu_799{left:148px;bottom:998px;letter-spacing:-0.17px;}
#tv_799{left:282px;bottom:998px;letter-spacing:-0.18px;}
#tw_799{left:340px;bottom:998px;letter-spacing:-0.12px;}
#tx_799{left:148px;bottom:973px;letter-spacing:-0.15px;}
#ty_799{left:282px;bottom:973px;letter-spacing:-0.21px;}
#tz_799{left:340px;bottom:973px;letter-spacing:-0.12px;}
#t10_799{left:340px;bottom:956px;letter-spacing:-0.11px;word-spacing:-0.66px;}
#t11_799{left:340px;bottom:940px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t12_799{left:340px;bottom:918px;letter-spacing:-0.11px;word-spacing:-0.69px;}
#t13_799{left:340px;bottom:901px;letter-spacing:-0.12px;}
#t14_799{left:340px;bottom:885px;letter-spacing:-0.12px;}
#t15_799{left:137px;bottom:392px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t16_799{left:233px;bottom:392px;letter-spacing:0.14px;word-spacing:-0.04px;}
#t17_799{left:76px;bottom:369px;letter-spacing:-0.15px;}
#t18_799{left:256px;bottom:369px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t19_799{left:475px;bottom:369px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1a_799{left:696px;bottom:369px;letter-spacing:-0.16px;}
#t1b_799{left:76px;bottom:344px;letter-spacing:-0.11px;}
#t1c_799{left:256px;bottom:344px;}
#t1d_799{left:475px;bottom:344px;}
#t1e_799{left:696px;bottom:344px;letter-spacing:-0.12px;word-spacing:-0.82px;}
#t1f_799{left:696px;bottom:328px;letter-spacing:-0.1px;}
#t1g_799{left:696px;bottom:311px;letter-spacing:-0.1px;}
#t1h_799{left:76px;bottom:286px;letter-spacing:-0.11px;}
#t1i_799{left:76px;bottom:270px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1j_799{left:256px;bottom:286px;}
#t1k_799{left:475px;bottom:286px;}
#t1l_799{left:696px;bottom:286px;letter-spacing:-0.12px;word-spacing:-0.82px;}
#t1m_799{left:696px;bottom:270px;letter-spacing:-0.1px;}
#t1n_799{left:696px;bottom:253px;letter-spacing:-0.1px;}
#t1o_799{left:76px;bottom:228px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1p_799{left:256px;bottom:228px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1q_799{left:475px;bottom:228px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1r_799{left:696px;bottom:228px;letter-spacing:-0.11px;}
#t1s_799{left:76px;bottom:204px;letter-spacing:-0.11px;}
#t1t_799{left:76px;bottom:187px;letter-spacing:-0.11px;}
#t1u_799{left:256px;bottom:204px;}
#t1v_799{left:475px;bottom:204px;}
#t1w_799{left:696px;bottom:204px;letter-spacing:-0.11px;word-spacing:-0.83px;}
#t1x_799{left:696px;bottom:187px;letter-spacing:-0.1px;}
#t1y_799{left:696px;bottom:170px;letter-spacing:-0.1px;}
#t1z_799{left:218px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t20_799{left:313px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t21_799{left:76px;bottom:1063px;letter-spacing:-0.15px;}
#t22_799{left:148px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t23_799{left:282px;bottom:1063px;letter-spacing:-0.13px;}
#t24_799{left:340px;bottom:1063px;letter-spacing:-0.13px;}

.s1_799{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_799{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_799{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_799{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_799{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_799{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s7_799{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_799{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts799" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg799Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg799" style="-webkit-user-select: none;"><object width="935" height="1210" data="799/799.svg" type="image/svg+xml" id="pdf799" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_799" class="t s1_799">Vol. 3B </span><span id="t2_799" class="t s1_799">20-85 </span>
<span id="t3_799" class="t s2_799">PERFORMANCE MONITORING </span>
<span id="t4_799" class="t s3_799">20.5.2.3 </span><span id="t5_799" class="t s3_799">Average Offcore Request Latency Measurement </span>
<span id="t6_799" class="t s4_799">Average latency for offcore transactions can be determined by using both MSR_OFFCORE_RSP registers. Using two </span>
<span id="t7_799" class="t s4_799">performance monitoring counters, program the two OFFCORE_RESPONSE event encodings into the corresponding </span>
<span id="t8_799" class="t s4_799">IA32_PERFEVTSELx MSRs. Count the weighted cycles via MSR_OFFCORE_RSP0 by programming a request type in </span>
<span id="t9_799" class="t s4_799">MSR_OFFCORE_RSP0.[15:0] and setting MSR_OFFCORE_RSP0.OUTSTANDING[38] to 1, white setting the </span>
<span id="ta_799" class="t s4_799">remaining bits to 0. Count the number of requests via MSR_OFFCORE_RSP1 by programming the same request </span>
<span id="tb_799" class="t s4_799">type from MSR_OFFCORE_RSP0 into MSR_OFFCORE_RSP1[bit 15:0], and setting MSR_OFFCORE_RSP1.ANY_RE- </span>
<span id="tc_799" class="t s4_799">SPONSE[16] = 1, while setting the remaining bits to 0. The average latency can be obtained by dividing the value </span>
<span id="td_799" class="t s4_799">of the IA32_PMCx register that counted weight cycles by the register that counted requests. </span>
<span id="te_799" class="t s5_799">20.5.3 </span><span id="tf_799" class="t s5_799">Performance Monitoring for Goldmont Microarchitecture </span>
<span id="tg_799" class="t s4_799">Intel Atom processors based on the Goldmont microarchitecture report architectural performance monitoring </span>
<span id="th_799" class="t s4_799">versionID = 4 (see Section 20.2.4) and support non-architectural monitoring capabilities described in this section. </span>
<span id="ti_799" class="t s4_799">Architectural performance monitoring version 4 capabilities are described in Section 20.2.4. </span>
<span id="tj_799" class="t s4_799">The bit fields (except bit 21) within each IA32_PERFEVTSELx MSR are defined in Figure 20-6 and described in </span>
<span id="tk_799" class="t s4_799">Section 20.2.1.1 and Section 20.2.3. The Goldmont microarchitecture does not support Hyper-Threading and thus </span>
<span id="tl_799" class="t s4_799">architectural and non-architectural performance monitoring events ignore the AnyThread qualification regardless </span>
<span id="tm_799" class="t s4_799">of its setting in the IA32_PERFEVTSELx MSR. However, Goldmont does not set the AnyThread deprecation bit </span>
<span id="tn_799" class="t s4_799">(CPUID.0AH:EDX[15]). </span>
<span id="to_799" class="t s4_799">The core PMUâ€™s capability is similar to that of the Silvermont microarchitecture described in Section 20.5.2, with </span>
<span id="tp_799" class="t s4_799">some differences and enhancements summarized in Table 20-66. </span>
<span id="tq_799" class="t s6_799">HITM </span><span id="tr_799" class="t s6_799">36 </span><span id="ts_799" class="t s6_799">Counts the number of snoops hit in the other module where modified copies were </span>
<span id="tt_799" class="t s6_799">found in other core's L1 cache. </span>
<span id="tu_799" class="t s6_799">NON_DRAM </span><span id="tv_799" class="t s6_799">37 </span><span id="tw_799" class="t s6_799">Target was non-DRAM system address. This includes MMIO transactions. </span>
<span id="tx_799" class="t s6_799">AVG_LATENCY </span><span id="ty_799" class="t s6_799">38 </span><span id="tz_799" class="t s6_799">Enable average latency measurement by counting weighted cycles of outstanding </span>
<span id="t10_799" class="t s6_799">offcore requests of the request type specified in bits 15:0 and any response (bits 37:16 </span>
<span id="t11_799" class="t s6_799">cleared to 0). </span>
<span id="t12_799" class="t s6_799">This bit is available in MSR_OFFCORE_RESP0. The weighted cycles is accumulated in the </span>
<span id="t13_799" class="t s6_799">specified programmable counter IA32_PMCx and the occurrence of specified requests </span>
<span id="t14_799" class="t s6_799">are counted in the other programmable counter. </span>
<span id="t15_799" class="t s7_799">Table 20-66. </span><span id="t16_799" class="t s7_799">Core PMU Comparison Between the Goldmont and Silvermont Microarchitectures </span>
<span id="t17_799" class="t s8_799">Box </span><span id="t18_799" class="t s8_799">Goldmont Microarchitecture </span><span id="t19_799" class="t s8_799">Silvermont Microarchitecture </span><span id="t1a_799" class="t s8_799">Comment </span>
<span id="t1b_799" class="t s6_799"># of Fixed counters per core </span><span id="t1c_799" class="t s6_799">3 </span><span id="t1d_799" class="t s6_799">3 </span><span id="t1e_799" class="t s6_799">Use CPUID to determine # </span>
<span id="t1f_799" class="t s6_799">of counters. See Section </span>
<span id="t1g_799" class="t s6_799">20.2.1. </span>
<span id="t1h_799" class="t s6_799"># of general-purpose </span>
<span id="t1i_799" class="t s6_799">counters per core </span>
<span id="t1j_799" class="t s6_799">4 </span><span id="t1k_799" class="t s6_799">2 </span><span id="t1l_799" class="t s6_799">Use CPUID to determine # </span>
<span id="t1m_799" class="t s6_799">of counters. See Section </span>
<span id="t1n_799" class="t s6_799">20.2.1. </span>
<span id="t1o_799" class="t s6_799">Counter width (R,W) </span><span id="t1p_799" class="t s6_799">R:48, W: 32/48 </span><span id="t1q_799" class="t s6_799">R:40, W:32 </span><span id="t1r_799" class="t s6_799">See Section 20.2.2. </span>
<span id="t1s_799" class="t s6_799">Architectural Performance </span>
<span id="t1t_799" class="t s6_799">Monitoring version ID </span>
<span id="t1u_799" class="t s6_799">4 </span><span id="t1v_799" class="t s6_799">3 </span><span id="t1w_799" class="t s6_799">Use CPUID to determine # </span>
<span id="t1x_799" class="t s6_799">of counters. See Section </span>
<span id="t1y_799" class="t s6_799">20.2.1. </span>
<span id="t1z_799" class="t s7_799">Table 20-65. </span><span id="t20_799" class="t s7_799">MSR_OFFCORE_RSPx Snoop Info Field Definition (Contd.) </span>
<span id="t21_799" class="t s8_799">Subtype </span><span id="t22_799" class="t s8_799">Bit Name </span><span id="t23_799" class="t s8_799">Offset </span><span id="t24_799" class="t s8_799">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
