{"name":"verible","secondary_sources":[],"schema_version":"1.1","links":{"share":{},"opt":{},"bin":{"verible-verilog-format":"verible-v0.0-3483-ga4d61b11\/bin\/verible-verilog-format","verible-verilog-kythe-extractor":"verible-v0.0-3483-ga4d61b11\/bin\/verible-verilog-kythe-extractor","verible-verilog-lint":"verible-v0.0-3483-ga4d61b11\/bin\/verible-verilog-lint","verible-verilog-ls":"verible-v0.0-3483-ga4d61b11\/bin\/verible-verilog-ls","verible-verilog-obfuscate":"verible-v0.0-3483-ga4d61b11\/bin\/verible-verilog-obfuscate","verible-verilog-preprocessor":"verible-v0.0-3483-ga4d61b11\/bin\/verible-verilog-preprocessor","verible-verilog-project":"verible-v0.0-3483-ga4d61b11\/bin\/verible-verilog-project","verible-verilog-diff":"verible-v0.0-3483-ga4d61b11\/bin\/verible-verilog-diff","verible-verilog-syntax":"verible-v0.0-3483-ga4d61b11\/bin\/verible-verilog-syntax"}},"metrics":{"start_time":1705046339928,"completion_time":1705046343406},"primary_source":{"id":"pkg:github\/chipsalliance\/verible@v0.0-3483-ga4d61b11","type":"registry+v1"}}