#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002697b144ac0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002697b12d610 .scope module, "testbench" "testbench" 3 2;
 .timescale -9 -12;
v000002697b1a1560_0 .var "clk", 0 0;
v000002697b1a1100_0 .var/i "i", 31 0;
v000002697b1a2640_0 .var/i "logfile", 31 0;
v000002697b1a21e0_0 .var "rst", 0 0;
S_000002697b12d7a0 .scope module, "dut" "cpu" 3 7, 4 3 0, S_000002697b12d610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
P_000002697b143890 .param/l "ALU_ADD" 1 4 62, C4<0000>;
P_000002697b1438c8 .param/l "ALU_AND" 1 4 64, C4<0010>;
P_000002697b143900 .param/l "ALU_OR" 1 4 63, C4<0001>;
P_000002697b143938 .param/l "ALU_SLL" 1 4 65, C4<0011>;
L_000002697b12e1e0 .functor BUFZ 32, L_000002697b1a2d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002697b1a3d90_0 .net *"_ivl_13", 0 0, L_000002697b1a1600;  1 drivers
v000002697b1a4330_0 .net *"_ivl_14", 19 0, L_000002697b1a2a00;  1 drivers
v000002697b1a3bb0_0 .net *"_ivl_17", 11 0, L_000002697b1a17e0;  1 drivers
v000002697b1a3110_0 .net *"_ivl_21", 0 0, L_000002697b1a1240;  1 drivers
v000002697b1a3e30_0 .net *"_ivl_22", 19 0, L_000002697b1a12e0;  1 drivers
v000002697b1a4f10_0 .net *"_ivl_25", 6 0, L_000002697b1a1380;  1 drivers
v000002697b1a4b50_0 .net *"_ivl_27", 4 0, L_000002697b1a14c0;  1 drivers
v000002697b1a46f0_0 .net *"_ivl_31", 0 0, L_000002697b1a1d80;  1 drivers
v000002697b1a3c50_0 .net *"_ivl_32", 18 0, L_000002697b1a16a0;  1 drivers
v000002697b1a3f70_0 .net *"_ivl_35", 0 0, L_000002697b1a1420;  1 drivers
v000002697b1a4c90_0 .net *"_ivl_37", 0 0, L_000002697b1a1e20;  1 drivers
v000002697b1a3890_0 .net *"_ivl_39", 5 0, L_000002697b1a1ec0;  1 drivers
v000002697b1a43d0_0 .net *"_ivl_41", 3 0, L_000002697b1a2140;  1 drivers
L_000002697b1c0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002697b1a3570_0 .net/2u *"_ivl_42", 0 0, L_000002697b1c0088;  1 drivers
v000002697b1a4bf0_0 .net *"_ivl_48", 31 0, L_000002697b1a2320;  1 drivers
L_000002697b1c02c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002697b1a3070_0 .net/2u *"_ivl_54", 31 0, L_000002697b1c02c8;  1 drivers
v000002697b1a31b0_0 .net "alu_a", 31 0, L_000002697b12e1e0;  1 drivers
v000002697b1a4470_0 .net "alu_b", 31 0, L_000002697b1a1ba0;  1 drivers
v000002697b1a3ed0_0 .var "alu_op", 3 0;
v000002697b1a3cf0_0 .var "alu_src_imm", 0 0;
v000002697b1a4dd0_0 .net "alu_y", 31 0, v000002697b13c8a0_0;  1 drivers
v000002697b1a37f0_0 .net "alu_zero", 0 0, L_000002697b1a1c40;  1 drivers
v000002697b1a45b0_0 .net "clk", 0 0, v000002697b1a1560_0;  1 drivers
v000002697b1a3250_0 .net "funct3", 2 0, L_000002697b1a1060;  1 drivers
v000002697b1a4ab0_0 .net "funct7", 6 0, L_000002697b1a1880;  1 drivers
v000002697b1a4010_0 .net "imm_b", 31 0, L_000002697b1a2b40;  1 drivers
v000002697b1a3b10_0 .net "imm_i", 31 0, L_000002697b1a1740;  1 drivers
v000002697b1a4510_0 .net "imm_s", 31 0, L_000002697b1a1920;  1 drivers
v000002697b1a3930_0 .net "instr", 31 0, L_000002697b12e4f0;  1 drivers
v000002697b1a40b0_0 .net "lh_signed", 31 0, L_000002697b1b7f30;  1 drivers
v000002697b1a4150_0 .var "mem_re_half", 0 0;
v000002697b1a3610_0 .var "mem_we_half", 0 0;
v000002697b1a4830_0 .var "op_is_sll", 0 0;
v000002697b1a3390_0 .net "opcode", 6 0, L_000002697b1a2aa0;  1 drivers
v000002697b1a3750_0 .var "pc", 31 0;
v000002697b1a41f0_0 .net "pc_branch", 31 0, L_000002697b1b7fd0;  1 drivers
v000002697b1a4650_0 .net "pc_next_seq", 31 0, L_000002697b1b82f0;  1 drivers
v000002697b1a4790_0 .net "rd", 4 0, L_000002697b1a2c80;  1 drivers
v000002697b1a34d0_0 .net "rd_data", 31 0, L_000002697b1b8110;  1 drivers
v000002697b1a48d0_0 .var "reg_we", 0 0;
v000002697b1a36b0_0 .net "rs1", 4 0, L_000002697b1a1f60;  1 drivers
v000002697b1a4970_0 .net "rs1_data", 31 0, L_000002697b1a2d20;  1 drivers
v000002697b1a4a10_0 .net "rs2", 4 0, L_000002697b1a11a0;  1 drivers
v000002697b1a3430_0 .net "rs2_data", 31 0, L_000002697b1a2be0;  1 drivers
v000002697b1a2f00_0 .net "rst", 0 0, v000002697b1a21e0_0;  1 drivers
v000002697b1a26e0_0 .var "take_branch_bne", 0 0;
v000002697b1a2960_0 .var "writeback_from_mem", 0 0;
E_000002697b13f060 .event posedge, v000002697b1a2f00_0, v000002697b13cc60_0;
E_000002697b13e720/0 .event anyedge, v000002697b1a3390_0, v000002697b1a3250_0, v000002697b1a4ab0_0, v000002697b1a3a70_0;
E_000002697b13e720/1 .event anyedge, v000002697b13cee0_0;
E_000002697b13e720 .event/or E_000002697b13e720/0, E_000002697b13e720/1;
L_000002697b1a2aa0 .part L_000002697b12e4f0, 0, 7;
L_000002697b1a2c80 .part L_000002697b12e4f0, 7, 5;
L_000002697b1a1060 .part L_000002697b12e4f0, 12, 3;
L_000002697b1a1f60 .part L_000002697b12e4f0, 15, 5;
L_000002697b1a11a0 .part L_000002697b12e4f0, 20, 5;
L_000002697b1a1880 .part L_000002697b12e4f0, 25, 7;
L_000002697b1a1600 .part L_000002697b12e4f0, 31, 1;
LS_000002697b1a2a00_0_0 .concat [ 1 1 1 1], L_000002697b1a1600, L_000002697b1a1600, L_000002697b1a1600, L_000002697b1a1600;
LS_000002697b1a2a00_0_4 .concat [ 1 1 1 1], L_000002697b1a1600, L_000002697b1a1600, L_000002697b1a1600, L_000002697b1a1600;
LS_000002697b1a2a00_0_8 .concat [ 1 1 1 1], L_000002697b1a1600, L_000002697b1a1600, L_000002697b1a1600, L_000002697b1a1600;
LS_000002697b1a2a00_0_12 .concat [ 1 1 1 1], L_000002697b1a1600, L_000002697b1a1600, L_000002697b1a1600, L_000002697b1a1600;
LS_000002697b1a2a00_0_16 .concat [ 1 1 1 1], L_000002697b1a1600, L_000002697b1a1600, L_000002697b1a1600, L_000002697b1a1600;
LS_000002697b1a2a00_1_0 .concat [ 4 4 4 4], LS_000002697b1a2a00_0_0, LS_000002697b1a2a00_0_4, LS_000002697b1a2a00_0_8, LS_000002697b1a2a00_0_12;
LS_000002697b1a2a00_1_4 .concat [ 4 0 0 0], LS_000002697b1a2a00_0_16;
L_000002697b1a2a00 .concat [ 16 4 0 0], LS_000002697b1a2a00_1_0, LS_000002697b1a2a00_1_4;
L_000002697b1a17e0 .part L_000002697b12e4f0, 20, 12;
L_000002697b1a1740 .concat [ 12 20 0 0], L_000002697b1a17e0, L_000002697b1a2a00;
L_000002697b1a1240 .part L_000002697b12e4f0, 31, 1;
LS_000002697b1a12e0_0_0 .concat [ 1 1 1 1], L_000002697b1a1240, L_000002697b1a1240, L_000002697b1a1240, L_000002697b1a1240;
LS_000002697b1a12e0_0_4 .concat [ 1 1 1 1], L_000002697b1a1240, L_000002697b1a1240, L_000002697b1a1240, L_000002697b1a1240;
LS_000002697b1a12e0_0_8 .concat [ 1 1 1 1], L_000002697b1a1240, L_000002697b1a1240, L_000002697b1a1240, L_000002697b1a1240;
LS_000002697b1a12e0_0_12 .concat [ 1 1 1 1], L_000002697b1a1240, L_000002697b1a1240, L_000002697b1a1240, L_000002697b1a1240;
LS_000002697b1a12e0_0_16 .concat [ 1 1 1 1], L_000002697b1a1240, L_000002697b1a1240, L_000002697b1a1240, L_000002697b1a1240;
LS_000002697b1a12e0_1_0 .concat [ 4 4 4 4], LS_000002697b1a12e0_0_0, LS_000002697b1a12e0_0_4, LS_000002697b1a12e0_0_8, LS_000002697b1a12e0_0_12;
LS_000002697b1a12e0_1_4 .concat [ 4 0 0 0], LS_000002697b1a12e0_0_16;
L_000002697b1a12e0 .concat [ 16 4 0 0], LS_000002697b1a12e0_1_0, LS_000002697b1a12e0_1_4;
L_000002697b1a1380 .part L_000002697b12e4f0, 25, 7;
L_000002697b1a14c0 .part L_000002697b12e4f0, 7, 5;
L_000002697b1a1920 .concat [ 5 7 20 0], L_000002697b1a14c0, L_000002697b1a1380, L_000002697b1a12e0;
L_000002697b1a1d80 .part L_000002697b12e4f0, 31, 1;
LS_000002697b1a16a0_0_0 .concat [ 1 1 1 1], L_000002697b1a1d80, L_000002697b1a1d80, L_000002697b1a1d80, L_000002697b1a1d80;
LS_000002697b1a16a0_0_4 .concat [ 1 1 1 1], L_000002697b1a1d80, L_000002697b1a1d80, L_000002697b1a1d80, L_000002697b1a1d80;
LS_000002697b1a16a0_0_8 .concat [ 1 1 1 1], L_000002697b1a1d80, L_000002697b1a1d80, L_000002697b1a1d80, L_000002697b1a1d80;
LS_000002697b1a16a0_0_12 .concat [ 1 1 1 1], L_000002697b1a1d80, L_000002697b1a1d80, L_000002697b1a1d80, L_000002697b1a1d80;
LS_000002697b1a16a0_0_16 .concat [ 1 1 1 0], L_000002697b1a1d80, L_000002697b1a1d80, L_000002697b1a1d80;
LS_000002697b1a16a0_1_0 .concat [ 4 4 4 4], LS_000002697b1a16a0_0_0, LS_000002697b1a16a0_0_4, LS_000002697b1a16a0_0_8, LS_000002697b1a16a0_0_12;
LS_000002697b1a16a0_1_4 .concat [ 3 0 0 0], LS_000002697b1a16a0_0_16;
L_000002697b1a16a0 .concat [ 16 3 0 0], LS_000002697b1a16a0_1_0, LS_000002697b1a16a0_1_4;
L_000002697b1a1420 .part L_000002697b12e4f0, 31, 1;
L_000002697b1a1e20 .part L_000002697b12e4f0, 7, 1;
L_000002697b1a1ec0 .part L_000002697b12e4f0, 25, 6;
L_000002697b1a2140 .part L_000002697b12e4f0, 8, 4;
LS_000002697b1a2b40_0_0 .concat [ 1 4 6 1], L_000002697b1c0088, L_000002697b1a2140, L_000002697b1a1ec0, L_000002697b1a1e20;
LS_000002697b1a2b40_0_4 .concat [ 1 19 0 0], L_000002697b1a1420, L_000002697b1a16a0;
L_000002697b1a2b40 .concat [ 12 20 0 0], LS_000002697b1a2b40_0_0, LS_000002697b1a2b40_0_4;
L_000002697b1a2320 .functor MUXZ 32, L_000002697b1a2be0, L_000002697b1a2be0, v000002697b1a4830_0, C4<>;
L_000002697b1a1ba0 .functor MUXZ 32, L_000002697b1a2320, L_000002697b1a1740, v000002697b1a3cf0_0, C4<>;
L_000002697b1b8110 .functor MUXZ 32, v000002697b13c8a0_0, L_000002697b1b7f30, v000002697b1a2960_0, C4<>;
L_000002697b1b82f0 .arith/sum 32, v000002697b1a3750_0, L_000002697b1c02c8;
L_000002697b1b7fd0 .arith/sum 32, v000002697b1a3750_0, L_000002697b1a2b40;
S_000002697b127c40 .scope module, "ALU" "alu" 4 39, 5 1 0, S_000002697b12d7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 1 "zero";
P_000002697b13bdb0 .param/l "ALU_ADD" 1 5 9, C4<0000>;
P_000002697b13bde8 .param/l "ALU_AND" 1 5 11, C4<0010>;
P_000002697b13be20 .param/l "ALU_OR" 1 5 10, C4<0001>;
P_000002697b13be58 .param/l "ALU_PASSB" 1 5 13, C4<1111>;
P_000002697b13be90 .param/l "ALU_SLL" 1 5 12, C4<0011>;
L_000002697b1c0280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002697b13cb20_0 .net/2u *"_ivl_0", 31 0, L_000002697b1c0280;  1 drivers
v000002697b13db60_0 .net "a", 31 0, L_000002697b12e1e0;  alias, 1 drivers
v000002697b13d660_0 .net "b", 31 0, L_000002697b1a1ba0;  alias, 1 drivers
v000002697b13d480_0 .net "op", 3 0, v000002697b1a3ed0_0;  1 drivers
v000002697b13c8a0_0 .var "y", 31 0;
v000002697b13cbc0_0 .net "zero", 0 0, L_000002697b1a1c40;  alias, 1 drivers
E_000002697b13e360 .event anyedge, v000002697b13d480_0, v000002697b13db60_0, v000002697b13d660_0;
L_000002697b1a1c40 .cmp/eq 32, v000002697b13c8a0_0, L_000002697b1c0280;
S_000002697b127dd0 .scope module, "DMEM" "data_mem" 4 42, 6 2 0, S_000002697b12d7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_we_half";
    .port_info 2 /INPUT 1 "mem_re_half";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "rs2_data";
    .port_info 5 /OUTPUT 32 "lh_signed";
L_000002697b12e2c0 .functor BUFZ 32, L_000002697b1a2460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002697b13c9e0_0 .net *"_ivl_11", 15 0, L_000002697b1a25a0;  1 drivers
v000002697b13d980_0 .net *"_ivl_13", 15 0, L_000002697b1a2820;  1 drivers
v000002697b13c620_0 .net *"_ivl_17", 0 0, L_000002697b1a2e60;  1 drivers
v000002697b13c4e0_0 .net *"_ivl_18", 15 0, L_000002697b1b7e90;  1 drivers
v000002697b13ca80_0 .net *"_ivl_2", 31 0, L_000002697b1a2460;  1 drivers
v000002697b13d520_0 .net *"_ivl_5", 29 0, L_000002697b1a1ce0;  1 drivers
v000002697b13d700_0 .net "addr", 31 0, v000002697b13c8a0_0;  alias, 1 drivers
v000002697b13cc60_0 .net "clk", 0 0, v000002697b1a1560_0;  alias, 1 drivers
v000002697b13c3a0_0 .net "half", 15 0, L_000002697b1a2dc0;  1 drivers
v000002697b13cd00_0 .net "half_sel", 0 0, L_000002697b1a20a0;  1 drivers
v000002697b13cda0_0 .net "lh_signed", 31 0, L_000002697b1b7f30;  alias, 1 drivers
v000002697b13c120 .array "mem", 255 0, 31 0;
v000002697b13ce40_0 .net "mem_re_half", 0 0, v000002697b1a4150_0;  1 drivers
v000002697b13d840_0 .net "mem_we_half", 0 0, v000002697b1a3610_0;  1 drivers
v000002697b13cee0_0 .net "rs2_data", 31 0, L_000002697b1a2be0;  alias, 1 drivers
v000002697b13cf80_0 .net "w", 31 0, L_000002697b12e2c0;  1 drivers
v000002697b13d020_0 .net "word_index", 7 0, L_000002697b1a2280;  1 drivers
E_000002697b13e760 .event posedge, v000002697b13cc60_0;
L_000002697b1a2280 .part v000002697b13c8a0_0, 24, 8;
L_000002697b1a2460 .array/port v000002697b13c120, L_000002697b1a1ce0;
L_000002697b1a1ce0 .part v000002697b13c8a0_0, 2, 30;
L_000002697b1a20a0 .part v000002697b13c8a0_0, 1, 1;
L_000002697b1a25a0 .part L_000002697b12e2c0, 16, 16;
L_000002697b1a2820 .part L_000002697b12e2c0, 0, 16;
L_000002697b1a2dc0 .functor MUXZ 16, L_000002697b1a2820, L_000002697b1a25a0, L_000002697b1a20a0, C4<>;
L_000002697b1a2e60 .part L_000002697b1a2dc0, 15, 1;
LS_000002697b1b7e90_0_0 .concat [ 1 1 1 1], L_000002697b1a2e60, L_000002697b1a2e60, L_000002697b1a2e60, L_000002697b1a2e60;
LS_000002697b1b7e90_0_4 .concat [ 1 1 1 1], L_000002697b1a2e60, L_000002697b1a2e60, L_000002697b1a2e60, L_000002697b1a2e60;
LS_000002697b1b7e90_0_8 .concat [ 1 1 1 1], L_000002697b1a2e60, L_000002697b1a2e60, L_000002697b1a2e60, L_000002697b1a2e60;
LS_000002697b1b7e90_0_12 .concat [ 1 1 1 1], L_000002697b1a2e60, L_000002697b1a2e60, L_000002697b1a2e60, L_000002697b1a2e60;
L_000002697b1b7e90 .concat [ 4 4 4 4], LS_000002697b1b7e90_0_0, LS_000002697b1b7e90_0_4, LS_000002697b1b7e90_0_8, LS_000002697b1b7e90_0_12;
L_000002697b1b7f30 .concat [ 16 16 0 0], L_000002697b1a2dc0, L_000002697b1b7e90;
S_000002697b11d080 .scope module, "IMEM" "instr_mem" 4 25, 7 2 0, S_000002697b12d7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_000002697b12e4f0 .functor BUFZ 32, L_000002697b1a19c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002697b13c580_0 .net *"_ivl_0", 31 0, L_000002697b1a19c0;  1 drivers
v000002697b13d160_0 .net *"_ivl_3", 29 0, L_000002697b1a2780;  1 drivers
v000002697b13c1c0_0 .net "addr", 31 0, v000002697b1a3750_0;  1 drivers
v000002697b13d200_0 .net "instr", 31 0, L_000002697b12e4f0;  alias, 1 drivers
v000002697b13c260 .array "mem", 255 0, 31 0;
L_000002697b1a19c0 .array/port v000002697b13c260, L_000002697b1a2780;
L_000002697b1a2780 .part v000002697b1a3750_0, 2, 30;
S_000002697b11d210 .scope module, "RF" "regfile" 4 28, 8 1 0, S_000002697b12d7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /INPUT 5 "rs2_addr";
    .port_info 4 /INPUT 5 "rd_addr";
    .port_info 5 /INPUT 32 "rd_data";
    .port_info 6 /OUTPUT 32 "rs1_data";
    .port_info 7 /OUTPUT 32 "rs2_data";
L_000002697b1c00d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002697b13d2a0_0 .net/2u *"_ivl_0", 4 0, L_000002697b1c00d0;  1 drivers
L_000002697b1c0160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002697b13d340_0 .net *"_ivl_11", 1 0, L_000002697b1c0160;  1 drivers
L_000002697b1c01a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002697b13dc00_0 .net/2u *"_ivl_14", 4 0, L_000002697b1c01a8;  1 drivers
v000002697b13d5c0_0 .net *"_ivl_16", 0 0, L_000002697b1a28c0;  1 drivers
L_000002697b1c01f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002697b13d7a0_0 .net/2u *"_ivl_18", 31 0, L_000002697b1c01f0;  1 drivers
v000002697b13d8e0_0 .net *"_ivl_2", 0 0, L_000002697b1a2500;  1 drivers
v000002697b13da20_0 .net *"_ivl_20", 31 0, L_000002697b1a1b00;  1 drivers
v000002697b13dac0_0 .net *"_ivl_22", 6 0, L_000002697b1a2000;  1 drivers
L_000002697b1c0238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002697b13dd40_0 .net *"_ivl_25", 1 0, L_000002697b1c0238;  1 drivers
L_000002697b1c0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002697b13dde0_0 .net/2u *"_ivl_4", 31 0, L_000002697b1c0118;  1 drivers
v000002697b13de80_0 .net *"_ivl_6", 31 0, L_000002697b1a23c0;  1 drivers
v000002697b13df20_0 .net *"_ivl_8", 6 0, L_000002697b1a1a60;  1 drivers
v000002697b13c080_0 .net "clk", 0 0, v000002697b1a1560_0;  alias, 1 drivers
v000002697b13c300_0 .var/i "i", 31 0;
v000002697b13c440_0 .net "rd_addr", 4 0, L_000002697b1a2c80;  alias, 1 drivers
v000002697b100a20_0 .net "rd_data", 31 0, L_000002697b1b8110;  alias, 1 drivers
v000002697b1a4290 .array "regs", 31 0, 31 0;
v000002697b1a4e70_0 .net "rs1_addr", 4 0, L_000002697b1a1f60;  alias, 1 drivers
v000002697b1a3a70_0 .net "rs1_data", 31 0, L_000002697b1a2d20;  alias, 1 drivers
v000002697b1a4d30_0 .net "rs2_addr", 4 0, L_000002697b1a11a0;  alias, 1 drivers
v000002697b1a32f0_0 .net "rs2_data", 31 0, L_000002697b1a2be0;  alias, 1 drivers
v000002697b1a39d0_0 .net "we", 0 0, v000002697b1a48d0_0;  1 drivers
L_000002697b1a2500 .cmp/eq 5, L_000002697b1a1f60, L_000002697b1c00d0;
L_000002697b1a23c0 .array/port v000002697b1a4290, L_000002697b1a1a60;
L_000002697b1a1a60 .concat [ 5 2 0 0], L_000002697b1a1f60, L_000002697b1c0160;
L_000002697b1a2d20 .functor MUXZ 32, L_000002697b1a23c0, L_000002697b1c0118, L_000002697b1a2500, C4<>;
L_000002697b1a28c0 .cmp/eq 5, L_000002697b1a11a0, L_000002697b1c01a8;
L_000002697b1a1b00 .array/port v000002697b1a4290, L_000002697b1a2000;
L_000002697b1a2000 .concat [ 5 2 0 0], L_000002697b1a11a0, L_000002697b1c0238;
L_000002697b1a2be0 .functor MUXZ 32, L_000002697b1a1b00, L_000002697b1c01f0, L_000002697b1a28c0, C4<>;
    .scope S_000002697b11d080;
T_0 ;
    %vpi_call/w 7 9 "$readmemb", "saida.dat", v000002697b13c260 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000002697b11d210;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002697b13c300_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002697b13c300_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002697b13c300_0;
    %store/vec4a v000002697b1a4290, 4, 0;
    %load/vec4 v000002697b13c300_0;
    %addi 1, 0, 32;
    %store/vec4 v000002697b13c300_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_000002697b11d210;
T_2 ;
    %wait E_000002697b13e760;
    %load/vec4 v000002697b1a39d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v000002697b13c440_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000002697b100a20_0;
    %load/vec4 v000002697b13c440_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002697b1a4290, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002697b127c40;
T_3 ;
    %wait E_000002697b13e360;
    %load/vec4 v000002697b13d480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000002697b13c8a0_0, 0, 32;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v000002697b13db60_0;
    %load/vec4 v000002697b13d660_0;
    %add;
    %store/vec4 v000002697b13c8a0_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v000002697b13db60_0;
    %load/vec4 v000002697b13d660_0;
    %or;
    %store/vec4 v000002697b13c8a0_0, 0, 32;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v000002697b13db60_0;
    %load/vec4 v000002697b13d660_0;
    %and;
    %store/vec4 v000002697b13c8a0_0, 0, 32;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v000002697b13db60_0;
    %load/vec4 v000002697b13d660_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002697b13c8a0_0, 0, 32;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v000002697b13d660_0;
    %store/vec4 v000002697b13c8a0_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002697b127dd0;
T_4 ;
    %wait E_000002697b13e760;
    %load/vec4 v000002697b13d840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002697b13cd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002697b13cee0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v000002697b13d700_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002697b13c120, 4, 5;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000002697b13cee0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v000002697b13d700_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002697b13c120, 0, 4;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002697b12d7a0;
T_5 ;
    %wait E_000002697b13e720;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002697b1a3ed0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002697b1a48d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002697b1a3cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002697b1a3610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002697b1a4150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002697b1a2960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002697b1a4830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002697b1a26e0_0, 0, 1;
    %load/vec4 v000002697b1a3390_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002697b1a48d0_0, 0, 1;
    %load/vec4 v000002697b1a3250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.11;
T_5.7 ;
    %load/vec4 v000002697b1a4ab0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002697b1a3ed0_0, 0, 4;
T_5.12 ;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002697b1a3ed0_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002697b1a3ed0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002697b1a4830_0, 0, 1;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002697b1a48d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002697b1a3cf0_0, 0, 1;
    %load/vec4 v000002697b1a3250_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002697b1a3ed0_0, 0, 4;
T_5.14 ;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002697b1a3cf0_0, 0, 1;
    %load/vec4 v000002697b1a3250_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002697b1a4150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002697b1a2960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002697b1a48d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002697b1a3ed0_0, 0, 4;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002697b1a3cf0_0, 0, 1;
    %load/vec4 v000002697b1a3250_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002697b1a3610_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002697b1a3ed0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002697b1a48d0_0, 0, 1;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v000002697b1a3250_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_5.16, 4;
    %load/vec4 v000002697b1a4970_0;
    %load/vec4 v000002697b1a3430_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %store/vec4 v000002697b1a26e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002697b1a48d0_0, 0, 1;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002697b12d7a0;
T_6 ;
    %wait E_000002697b13f060;
    %load/vec4 v000002697b1a2f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002697b1a3750_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002697b1a3390_0;
    %cmpi/e 99, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_6.4, 4;
    %load/vec4 v000002697b1a26e0_0;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000002697b1a41f0_0;
    %assign/vec4 v000002697b1a3750_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000002697b1a4650_0;
    %assign/vec4 v000002697b1a3750_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002697b12d610;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002697b1a1560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002697b1a21e0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_000002697b12d610;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v000002697b1a1560_0;
    %inv;
    %store/vec4 v000002697b1a1560_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_000002697b12d610;
T_9 ;
    %vpi_func 3 17 "$fopen" 32, "log.txt", "w" {0 0 0};
    %store/vec4 v000002697b1a2640_0, 0, 32;
    %load/vec4 v000002697b1a2640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %vpi_call/w 3 19 "$display", "Erro ao abrir log.txt" {0 0 0};
    %vpi_call/w 3 20 "$finish" {0 0 0};
T_9.0 ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002697b1a4290, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002697b1a4290, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002697b1a4290, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002697b1a4290, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002697b1a4290, 4, 0;
    %pushi/vec4 22136, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002697b13c120, 4, 0;
    %delay 12000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002697b1a21e0_0, 0, 1;
    %pushi/vec4 40, 0, 32;
T_9.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.3, 5;
    %jmp/1 T_9.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002697b13e760;
    %jmp T_9.2;
T_9.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 39 "$display", "\012==== REGISTERS (x0..x31) ====" {0 0 0};
    %vpi_call/w 3 40 "$fdisplay", v000002697b1a2640_0, "\012==== REGISTERS (x0..x31) ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002697b1a1100_0, 0, 32;
T_9.4 ;
    %load/vec4 v000002697b1a1100_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.5, 5;
    %vpi_call/w 3 42 "$display", "x%0d = 0x%08x (%0d)", v000002697b1a1100_0, &A<v000002697b1a4290, v000002697b1a1100_0 >, &A<v000002697b1a4290, v000002697b1a1100_0 > {0 0 0};
    %vpi_call/w 3 43 "$fdisplay", v000002697b1a2640_0, "x%0d = 0x%08x (%0d)", v000002697b1a1100_0, &A<v000002697b1a4290, v000002697b1a1100_0 >, &A<v000002697b1a4290, v000002697b1a1100_0 > {0 0 0};
    %load/vec4 v000002697b1a1100_0;
    %addi 1, 0, 32;
    %store/vec4 v000002697b1a1100_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
    %vpi_call/w 3 47 "$display", "\012==== DATA MEMORY [0..31] (word indices) ====" {0 0 0};
    %vpi_call/w 3 48 "$fdisplay", v000002697b1a2640_0, "\012==== DATA MEMORY [0..31] (word indices) ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002697b1a1100_0, 0, 32;
T_9.6 ;
    %load/vec4 v000002697b1a1100_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.7, 5;
    %vpi_call/w 3 50 "$display", "DMEM[%0d] = 0x%08x", v000002697b1a1100_0, &A<v000002697b13c120, v000002697b1a1100_0 > {0 0 0};
    %vpi_call/w 3 51 "$fdisplay", v000002697b1a2640_0, "DMEM[%0d] = 0x%08x", v000002697b1a1100_0, &A<v000002697b13c120, v000002697b1a1100_0 > {0 0 0};
    %load/vec4 v000002697b1a1100_0;
    %addi 1, 0, 32;
    %store/vec4 v000002697b1a1100_0, 0, 32;
    %jmp T_9.6;
T_9.7 ;
    %vpi_call/w 3 55 "$fclose", v000002697b1a2640_0 {0 0 0};
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "riscv_g23/testbench.v";
    "riscv_g23/cpu.v";
    "riscv_g23/alu.v";
    "riscv_g23/data_mem.v";
    "riscv_g23/instr_mem.v";
    "riscv_g23/regfile.v";
