# Working Zone Encoder
Final project for the Logic Networks course, academic year 2019/2020, graded 30/30.

The project consists in designing a synthetatizable VHDL component that can encode addresses using to the __Working Zones__ method.
The design and the methodology used to create and evalute it is described in detail in _Report.pdf_ (right now the document is only available in italian, but an English version will be provided soon).
