@article{journals/integration/PableH12,
  title = {Ultra-low-power signaling challenges for subthreshold global interconnects},
  pages = {186-196},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2011.09.001},
  author = {S. D. Pable and Mohd. Hasan}
}
@article{journals/integration/Butner87,
  title = {Evaluation of a prototype VLSI tester},
  pages = {275-288},
  year = {1987},
  volume = {5},
  journal = {Integration},
  number = {3-4},
  doi = {10.1016/0167-9260(87)90019-8},
  author = {Steven E. Butner}
}
@article{journals/integration/CasseauG12,
  title = {Design of multi-mode application-specific cores based on high-level synthesis},
  pages = {9-21},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2011.07.003},
  author = {Emmanuel Casseau and Bertrand Le Gal}
}
@article{journals/integration/KoideWONY97,
  title = {A timing-driven placement algorithm with the Elmore delay model for row-based VLSIs},
  pages = {53-77},
  year = {1997},
  volume = {24},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(97)00025-4},
  author = {Tetsushi Koide and Shin'ichi Wakabayashi and Mitsuhiro Ono and Yutaka Nishimaru and Noriyoshi Yoshida}
}
@article{journals/integration/McLaughlinBTMS12,
  title = {Fully hardware based WFQ architecture for high-speed QoS packet scheduling},
  pages = {99-109},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2011.01.001},
  author = {Kieran McLaughlin and Dwayne Burns and Ciaran Toal and Colm McKillen and Sakir Sezer}
}
@article{journals/integration/ThangarajCC10,
  title = {Rapid design space exploration using legacy design data and technology scaling trend},
  pages = {202-219},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2009.11.002},
  author = {Charles Thangaraj and Alkan Cengiz and Tom Chen}
}
@article{journals/integration/DaneshtalabBS15,
  title = {On-chip parallel and network-based systems},
  pages = {137-138},
  year = {2015},
  volume = {50},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.04.004},
  author = {Masoud Daneshtalab and Nader Bagherzadeh and Hamid Sarbazi-Azad}
}
@article{journals/integration/Spaanenburg91a,
  title = {Editorial},
  pages = {109},
  year = {1991},
  volume = {11},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(91)90013-B},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/MaityRN01,
  title = {Enumerating catastrophic fault patterns in VLSI arrays with both uni- and bidirectional links},
  pages = {157-168},
  year = {2001},
  volume = {30},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(01)00016-5},
  author = {Soumen Maity and Bimal K. Roy and Amiya Nayak}
}
@article{journals/integration/BuonannoaFSL96,
  title = {FsmTest: Functional test generation for sequential circuits},
  pages = {303-325},
  year = {1996},
  volume = {20},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(96)00006-5},
  author = {G. Buonannoa and Franco Fummi and Donatella Sciuto and Fabrizio Lombardi}
}
@article{journals/integration/TanS03,
  title = {Balanced multi-level multi-way partitioning of analog integrated circuits for hierarchical symbolic analysis},
  pages = {65-86},
  year = {2003},
  volume = {34},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(03)00002-6},
  author = {Sheldon X.-D. Tan and C.-J. Richard Shi}
}
@article{journals/integration/RioGSBB16,
  title = {Layout-aware design methodology for a 75 GHz power amplifier in a 55 nm SiGe technology},
  pages = {208-216},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.07.010},
  author = {David del Rio and Iñaki Gurutzeaga and Héctor Solar and Andoni Beriain and Roc Berenguer}
}
@article{journals/integration/MaityNR07,
  title = {Characterization, testing and reconfiguration of faults in mesh networks},
  pages = {525-535},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2006.11.002},
  author = {Soumen Maity and Amiya Nayak and S. Ramsundar}
}
@article{journals/integration/KurtzbergY85,
  title = {ACE: A congestion estimator for wiring custom chips},
  pages = {113-127},
  year = {1985},
  volume = {3},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(85)90028-8},
  author = {Jerome M. Kurtzberg and Ellen J. Yoffa}
}
@article{journals/integration/BrofferioT86,
  title = {PLA implementation of a differential predictive coder for digital television signals},
  pages = {331-343},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {4},
  doi = {10.1016/0167-9260(86)90013-1},
  author = {Sergio Cesare Brofferio and Michele Taliercio}
}
@article{journals/integration/WeyS14,
  title = {Hardware-efficient common-feedback Markov-random-field probabilistic-based noise-tolerant VLSI circuits},
  pages = {431-442},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2013.12.003},
  author = {I-Chyn Wey and Ye-Jhih Shen}
}
@article{journals/integration/LeeB09,
  title = {A variable frequency link for a power-aware network-on-chip (NoC)},
  pages = {479-485},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2009.01.002},
  author = {Seung Eun Lee and Nader Bagherzadeh}
}
@article{journals/integration/MenezesNM97,
  title = {Signal compression through spatial frequency-based motion estimation},
  pages = {115-135},
  year = {1997},
  volume = {22},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(97)00008-4},
  author = {Vinod Menezes and S. K. Nandy and Biswadip Mitra}
}
@article{journals/integration/HeuslerF91,
  title = {Transistor sizing for large combinational digital CMOS circuits},
  pages = {155-168},
  year = {1991},
  volume = {10},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(06)80013-1},
  author = {Lucas S. Heusler and Wolfgang Fichtner}
}
@article{journals/integration/BrzozowskiK08,
  title = {A new approach to power estimation and reduction in CMOS digital circuits},
  pages = {219-237},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2007.06.003},
  author = {Ireneusz Brzozowski and Andrzej Kos}
}
@article{journals/integration/FerentD14,
  title = {Analog circuit design space description based on ordered clustering of feature uniqueness and similarity},
  pages = {213-231},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2013.08.004},
  author = {Cristian Ferent and Alex Doboli}
}
@article{journals/integration/AliSASA04,
  title = {Challenges and directions for testing IC},
  pages = {17-28},
  year = {2004},
  volume = {37},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2003.09.006},
  author = {Liakot Ali and Roslina Mohd Sidek and Ishak Aris and Bambang Sunaryo Suparjo and Mohd. Alauddin Mohd. Ali}
}
@article{journals/integration/CaiSL10,
  title = {Optimization of via distribution and stacked via in multi-layered P/G networks},
  pages = {318-325},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2009.12.001},
  author = {Yici Cai and Jin Shi and Shuai Li}
}
@article{journals/integration/Elrabaa14,
  title = {A portable high-frequency digitally controlled oscillator (DCO)},
  pages = {339-346},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2013.10.009},
  author = {Muhammad E. S. Elrabaa}
}
@article{journals/integration/SarawadekarB12,
  title = {VLSI design of memory-efficient, high-speed baseline MQ coder for JPEG 2000},
  pages = {1-8},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2011.07.004},
  author = {Kishor Sarawadekar and Swapna Banerjee}
}
@article{journals/integration/LaiYC09,
  title = {Handling routability in floorplan design with twin binary trees},
  pages = {449-456},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2009.03.001},
  author = {Steve T. W. Lai and Evangeline F. Y. Young and Chris C. N. Chu}
}
@article{journals/integration/OttenB00,
  title = {Performance planning},
  pages = {1-24},
  year = {2000},
  volume = {29},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(99)00022-X},
  author = {Ralph H. J. M. Otten and Robert K. Brayton}
}
@article{journals/integration/LaPotinNRBN84,
  title = {DIF: A framework for VLSI multi-level representation},
  pages = {227-241},
  year = {1984},
  volume = {2},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(84)90043-9},
  author = {David P. LaPotin and Sani R. Nassif and Jayanth V. Rajan and Michael L. Bushnell and John A. Nestor}
}
@article{journals/integration/SalimiDN16,
  title = {A digital predistortion assisted hybrid supply modulator for envelope tracking power amplifiers},
  pages = {282-290},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.04.002},
  author = {Atefeh Salimi and Rasoul Dehghani and Abdolreza Nabavi}
}
@article{journals/integration/XuGA11,
  title = {StarPlace: A new analytic method for FPGA placement},
  pages = {192-204},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2011.02.001},
  author = {M. Xu and Gary Gréwal and Shawki Areibi}
}
@article{journals/integration/BatinaOPV03,
  title = {Hardware architectures for public key cryptography},
  pages = {1-64},
  year = {2003},
  volume = {34},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(02)00053-6},
  author = {Lejla Batina and Siddika Berna Örs and Bart Preneel and Joos Vandewalle}
}
@article{journals/integration/Bergman86,
  title = {"Introduction to nMOS and cMOS VLSI Systems Design" by Amar Mukherjee, from: Prentice-Hall, Englewood Cliffs, NJ 07632, U.S.A.},
  pages = {195-196},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(86)80011-6},
  author = {M. Bergman}
}
@article{journals/integration/GroverSL02,
  title = {Bit-level two's complement matrix multiplication},
  pages = {3-21},
  year = {2002},
  volume = {33},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(02)00020-2},
  author = {Radhika S. Grover and Weijia Shang and Qiang Li}
}
@article{journals/integration/KimK90,
  title = {A stepwise-overlapped parallel simulated annealing algorithm},
  pages = {39-54},
  year = {1990},
  volume = {10},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(05)80034-3},
  author = {Youngtak Kim and Myunghwan Kim}
}
@article{journals/integration/EfstathiouMAP14,
  title = {Efficient modulo 2n+1 multiply and multiply-add units based on modified Booth encoding},
  pages = {140-147},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2013.04.001},
  author = {Constantinos Efstathiou and Nikos K. Moshopoulos and Nicholas Axelos and Kiamal Z. Pekmestzi}
}
@article{journals/integration/MaeyerRW09,
  title = {Nyquist-criterion based design of a CT SigmaDelta-ADC with a reduced number of comparators},
  pages = {61-67},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2008.06.003},
  author = {Jeroen De Maeyer and Pieter Rombouts and Ludo Weyten}
}
@article{journals/integration/Sarrafzadeh91,
  title = {Tree placement in Cascode-Switch macros},
  pages = {127-139},
  year = {1991},
  volume = {11},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(91)90015-D},
  author = {Majid Sarrafzadeh}
}
@article{journals/integration/ElkeelanyC07,
  title = {Integrating firewire peripheral interface with an ethernet custom network processor},
  pages = {536-548},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2006.09.003},
  author = {Omar S. Elkeelany and Ghulam M. Chaudhry}
}
@article{journals/integration/UnutulmazDF15,
  title = {On the convex formulation of area for slicing floorplans},
  pages = {74-80},
  year = {2015},
  volume = {50},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.01.008},
  author = {Ahmet Unutulmaz and Günhan Dündar and Francisco V. Fernández}
}
@article{journals/integration/SatohI07,
  title = {ASIC-hardware-focused comparison for hash functions MD5, RIPEMD-160, and SHS},
  pages = {3-10},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2005.12.006},
  author = {Akashi Satoh and Tadanobu Inoue}
}
@article{journals/integration/DobkinG09,
  title = {Two-phase synchronization with sub-cycle latency},
  pages = {367-375},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2008.11.006},
  author = {Rostislav (Reuven) Dobkin and Ran Ginosar}
}
@article{journals/integration/RedaNCA13,
  title = {Post-silicon power mapping techniques for integrated circuits},
  pages = {69-79},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2011.12.001},
  author = {Sherief Reda and Abdullah Nazma Nowroz and Ryan Cochran and Stefan Angelevski}
}
@article{journals/integration/Fernandez08,
  title = {Editorial},
  pages = {317-318},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2008.04.005},
  author = {Francisco V. Fernández}
}
@article{journals/integration/Grossi92,
  title = {A fast VLSI solution for approximate string matching},
  pages = {195-206},
  year = {1992},
  volume = {13},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(92)90005-J},
  author = {Roberto Grossi}
}
@article{journals/integration/NakamuraK98,
  title = {A new approach in feature interaction testing},
  pages = {211-223},
  year = {1998},
  volume = {26},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(98)00029-7},
  author = {Masahide Nakamura and Tohru Kikuno}
}
@article{journals/integration/KollaM89,
  title = {A note on hierarchical layer-assignment},
  pages = {213-230},
  year = {1989},
  volume = {7},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(89)90002-3},
  author = {Reiner Kolla and Paul Molitor}
}
@article{journals/integration/KuchcinskiP87,
  title = {Microprogramming implementation of timed Petri nets},
  pages = {133-144},
  year = {1987},
  volume = {5},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(87)90005-8},
  author = {Krzysztof Kuchcinski and Zebo Peng}
}
@article{journals/integration/Spaanenburg89c,
  title = {Editorial},
  pages = {101},
  year = {1989},
  volume = {7},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(89)90032-1},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/BraunEW97,
  title = {Mirroring: a technique for pipelining semi-systolic and systolic arrays},
  pages = {115-130},
  year = {1997},
  volume = {23},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(97)00017-5},
  author = {Michael Braun and Guy Even and Thomas Walle}
}
@article{journals/integration/CarrilloMMCL09,
  title = {CMOS single-ended-to-differential low-noise amplifier},
  pages = {304-311},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2008.11.003},
  author = {Tomás Carrasco Carrillo and José Gabriel Macias-Montero and Aitor Osorio Martí and Javier Sieiro Córdoba and José María López-Villegas}
}
@article{journals/integration/Dufaza98,
  title = {Theoretical properties of LFSRs for built-in self test},
  pages = {17-35},
  year = {1998},
  volume = {25},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(98)00005-4},
  author = {Christian Dufaza}
}
@article{journals/integration/Ramirez-AnguloSLC08,
  title = {A power efficient and simple scheme for dynamically biasing cascode amplifiers and telescopic op-amps},
  pages = {539-543},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2008.01.002},
  author = {Jaime Ramírez-Angulo and Milind S. Sawant and Antonio J. López-Martín and Ramón González Carvajal}
}
@article{journals/integration/ArumiRF09,
  title = {Delay caused by resistive opens in interconnecting lines},
  pages = {286-293},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2008.11.001},
  author = {Daniel Arumí and Rosa Rodríguez-Montañés and Joan Figueras}
}
@article{journals/integration/GaoW99,
  title = {Shaping a VLSI wire to minimize Elmore delay with consideration of coupling capacitance},
  pages = {165-178},
  year = {1999},
  volume = {27},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(99)00005-X},
  author = {Youxin Gao and D. F. Wong}
}
@article{journals/integration/SykoraV94,
  title = {On VLSI layouts of the star graph and related networks},
  pages = {83-93},
  year = {1994},
  volume = {17},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(94)90021-3},
  author = {Ondrej Sýkora and Imrich Vrt'o}
}
@article{journals/integration/BarrosGH10,
  title = {Analog circuits optimization based on evolutionary computation techniques},
  pages = {136-155},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2009.09.001},
  author = {Manuel F. M. Barros and Jorge Guilherme and Nuno Horta}
}
@article{journals/integration/CavigliaPS87,
  title = {About folded-PLA area and folding evaluation},
  pages = {193-215},
  year = {1987},
  volume = {5},
  journal = {Integration},
  number = {3-4},
  doi = {10.1016/0167-9260(87)90015-0},
  author = {Daniele D. Caviglia and Vincenzo Piuri and Mauro Santomauro}
}
@article{journals/integration/GrazianoP08,
  title = {Statistical power supply dynamic noise prediction in hierarchical power grid and package networks},
  pages = {524-538},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2008.01.001},
  author = {Mariagrazia Graziano and Gianluca Piccinini}
}
@article{journals/integration/Yan15,
  title = {Length-constrained escape routing of differential pairs},
  pages = {158-169},
  year = {2015},
  volume = {48},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.07.006},
  author = {Jin-Tai Yan}
}
@article{journals/integration/BurbidgeT07,
  title = {Towards generic charge-pump phase-locked loop, jitter estimation techniques using indirect on chip methods},
  pages = {133-148},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2006.02.004},
  author = {Martin John Burbidge and Jim Tijou}
}
@article{journals/integration/Kundu94a,
  title = {An efficient technique for obtaining unate implementation of functions through input encoding},
  pages = {265-270},
  year = {1994},
  volume = {17},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(94)90004-3},
  author = {Sandip Kundu}
}
@article{journals/integration/TiwariAM96,
  title = {Technology mapping for low power in logic synthesis},
  pages = {243-268},
  year = {1996},
  volume = {20},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(96)00002-8},
  author = {Vivek Tiwari and Pranav Ashar and Sharad Malik}
}
@article{journals/integration/JouL89,
  title = {A new 3-layer rectilinear area router with obstacle avoidance},
  pages = {1-20},
  year = {1989},
  volume = {7},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(89)90056-4},
  author = {Jer-Min Jou and Jau-Yien Lee}
}
@article{journals/integration/Eschermann92,
  title = {Synthesis and self-test of random logic control units},
  pages = {209-230},
  year = {1992},
  volume = {13},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(92)90029-X},
  author = {Bernhard Eschermann}
}
@article{journals/integration/Agrawal98,
  title = {Design of mixed-signal systems for testability},
  pages = {141-150},
  year = {1998},
  volume = {26},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(98)00025-X},
  author = {Vishwani D. Agrawal}
}
@article{journals/integration/ShubatPS87,
  title = {Expandable arithmetic block macrocell},
  pages = {47-71},
  year = {1987},
  volume = {5},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(87)80005-6},
  author = {A. S. Shubat and J. A. Pretorias and C. Andre T. Salama}
}
@article{journals/integration/WassinkS83,
  title = {Logic gate characterization through ringoscillators},
  pages = {81-85},
  year = {1983},
  volume = {1},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(83)90008-1},
  author = {H. J. Wassink and Lambert Spaanenburg}
}
@article{journals/integration/Thiele91,
  title = {On the analysis and optimization of selftimed processor arrays},
  pages = {167-187},
  year = {1991},
  volume = {12},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(91)90034-I},
  author = {Lothar Thiele}
}
@article{journals/integration/Spaanenburg84,
  title = {Editorial},
  pages = {83},
  year = {1984},
  volume = {2},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(84)90015-4},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/BergamaschiCP91,
  title = {Scheduling under resource constraints and module assignment},
  pages = {1-19},
  year = {1991},
  volume = {12},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(91)90039-N},
  author = {Reinaldo A. Bergamaschi and Raul Camposano and Michael Payer}
}
@article{journals/integration/RihoN14,
  title = {A new extension method of retention time for memory cell on dynamic random access memory},
  pages = {329-338},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2013.10.004},
  author = {Yoshiro Riho and Kazuo Nakazato}
}
@article{journals/integration/SilvestriGM84,
  title = {An heuristic SPICE2-based approach for 2D IIL device simulation},
  pages = {121-132},
  year = {1984},
  volume = {2},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(84)90017-8},
  author = {L. Silvestri and S. Garue and M. Marchente}
}
@article{journals/integration/Keller94,
  title = {Regular layouts of butterfly networks},
  pages = {253-263},
  year = {1994},
  volume = {17},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(94)90003-5},
  author = {Jörg Keller 0001}
}
@article{journals/integration/KimC99,
  title = {Assessing merged DRAM/Logic technology},
  pages = {179-194},
  year = {1999},
  volume = {27},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(99)00006-1},
  author = {Ytong-Bin Kim and Tom W. Chen}
}
@article{journals/integration/GrayLCH94,
  title = {Circuit delay calculation considering data dependent delays},
  pages = {1-23},
  year = {1994},
  volume = {17},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(94)90017-5},
  author = {C. Thomas Gray and Wentai Liu and Ralph K. Cavin III and Hong-Yean Hsieh}
}
@article{journals/integration/AbbaszadehR92,
  title = {Implementation of a fast maximum-likelihood decoding algorithm for the extended Nordstrom-Robinson code},
  pages = {81-96},
  year = {1992},
  volume = {13},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(92)90019-U},
  author = {Ayyoob D. Abbaszadeh and Craig K. Rushforth}
}
@article{journals/integration/EvansM85,
  title = {Architectures for language recognition},
  pages = {175-187},
  year = {1985},
  volume = {3},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(85)90003-3},
  author = {R. A. Evans and J. D. Morison}
}
@article{journals/integration/SitikT14,
  title = {Iterative skew minimization for low swing clocks},
  pages = {356-364},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2013.10.007},
  author = {Can Sitik and Baris Taskin}
}
@article{journals/integration/BasuMM13,
  title = {Bitmask aware compression of NISC control words},
  pages = {131-141},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2012.02.004},
  author = {Kanad Basu and Chetan Murthy and Prabhat Mishra}
}
@article{journals/integration/XiongH07,
  title = {Full-chip multilevel routing for power and signal integrity},
  pages = {226-234},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2005.11.001},
  author = {Jinjun Xiong and Lei He}
}
@article{journals/integration/SharmaAC03,
  title = {Low-power VLSI synthesis of DSP systems},
  pages = {41-54},
  year = {2003},
  volume = {36},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(03)00031-2},
  author = {Sanjay Sharma and Sanjay Attri and R. C. Chauhan}
}
@article{journals/integration/GrasslP83,
  title = {A function-independent self-test for large programmable logic arrays},
  pages = {71-80},
  year = {1983},
  volume = {1},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(83)90007-X},
  author = {G. Grassl and Hans-Jörg Pfleiderer}
}
@article{journals/integration/HoCC06,
  title = {Multilevel routing with jumper insertion for antenna avoidance},
  pages = {420-432},
  year = {2006},
  volume = {39},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2005.08.005},
  author = {Tsung-Yi Ho and Yao-Wen Chang and Sao-Jie Chen}
}
@article{journals/integration/HulgaardBB95,
  title = {Testing asynchronous circuits: A survey},
  pages = {111-131},
  year = {1995},
  volume = {19},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(95)00012-5},
  author = {Henrik Hulgaard and Steven M. Burns and Gaetano Borriello}
}
@article{journals/integration/YmeriNM01,
  title = {Frequency-dependent mutual resistance and inductance formulas for coupled IC interconnects on an Si-SiO2 substrate},
  pages = {133-141},
  year = {2001},
  volume = {30},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(01)00014-1},
  author = {Hasan Ymeri and Bart Nauwelaers and Karen Maex}
}
@article{journals/integration/Yan15b,
  title = {Single-layer obstacle-aware routing for substrate interconnections},
  pages = {1-9},
  year = {2015},
  volume = {51},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.04.001},
  author = {Jin-Tai Yan}
}
@article{journals/integration/MohantySKP12,
  title = {Statistical DOE-ILP based power-performance-process (P3) optimization of nano-CMOS SRAM},
  pages = {33-45},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2011.07.001},
  author = {Saraju P. Mohanty and Jawar Singh and Elias Kougianos and Dhiraj K. Pradhan}
}
@article{journals/integration/ChinZGK05,
  title = {Characterization of logic circuit techniques and optimization for high-leakage CMOS technologies},
  pages = {491-504},
  year = {2005},
  volume = {38},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2004.07.011},
  author = {Phillip Chin and Charles A. Zukowski and George Gristede and Stephen V. Kosonocky}
}
@article{journals/integration/SainzR03,
  title = {Adaptable I/O pad circuit for multiple voltage units bus operation},
  pages = {83-86},
  year = {2003},
  volume = {36},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(03)00034-8},
  author = {J. A. Sainz and A. Rubio}
}
@article{journals/integration/ChouLL07,
  title = {A floating gate design for electrostatic discharge protection circuits},
  pages = {161-166},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2006.02.005},
  author = {Hung-Mu Chou and Jam-Wen Lee and Yiming Li}
}
@article{journals/integration/AhmadH13,
  title = {Low-power compact composite field AES S-Box/Inv S-Box design in 65 nm CMOS using Novel XOR Gate},
  pages = {333-344},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2012.06.002},
  author = {Nabihah Ahmad and S. M. Rezaul Hasan}
}
@article{journals/integration/StraversA92,
  title = {A processor framework customized for navigation computations},
  pages = {197-214},
  year = {1992},
  volume = {14},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(92)90026-U},
  author = {Paul Stravers and Eric Aardoom}
}
@article{journals/integration/TangBG12,
  title = {Low power dynamic logic circuit design using a pseudo dynamic buffer},
  pages = {395-404},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2011.08.003},
  author = {Fang Tang and Amine Bermak and Zhouye Gu}
}
@article{journals/integration/XydisEP09,
  title = {Designing coarse-grain reconfigurable architectures by inlining flexibility into custom arithmetic data-paths},
  pages = {486-503},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2008.12.003},
  author = {Sotirios Xydis and George Economakos and Kiamal Z. Pekmestzi}
}
@article{journals/integration/VerbitskyDGB14,
  title = {StarSync: An extendable standard-cell mesochronous synchronizer},
  pages = {250-260},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2013.09.003},
  author = {Dmitry Verbitsky and Rostislav (Reuven) Dobkin and Ran Ginosar and Salomon Beer}
}
@article{journals/integration/JangkrajarngBHS03,
  title = {IPRAIL - intellectual property reuse-based analog IC layout automation},
  pages = {237-262},
  year = {2003},
  volume = {36},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2003.08.004},
  author = {Nuttorn Jangkrajarng and Sambuddha Bhattacharya and Roy Hartono and C.-J. Richard Shi}
}
@article{journals/integration/YaghiniEB15,
  title = {On the design of hybrid routing mechanism for mesh-based network-on-chip},
  pages = {183-192},
  year = {2015},
  volume = {50},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.12.006},
  author = {Pooria M. Yaghini and Ashkan Eghbal and Nader Bagherzadeh}
}
@article{journals/integration/SunXTZR16,
  title = {Surrogating circuit design solutions with robustness metrics},
  pages = {1-9},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.07.015},
  author = {Jin Sun and Liang Xiao and Jiangshan Tian and He Zhou and Janet Roveda}
}
@article{journals/integration/LaiAH06,
  title = {Hardware implementation of a sub-pixel algorithm for real-time saw blade deflection monitoring},
  pages = {291-309},
  year = {2006},
  volume = {39},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2005.07.004},
  author = {Joanna C. K. Lai and Waleed H. Abdulla and Stephan Hussmann}
}
@article{journals/integration/FunkeHS16,
  title = {An exact algorithm for wirelength optimal placements in VLSI design},
  pages = {355-366},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.07.001},
  author = {Julia Funke and Stefan Hougardy and Jan Schneider}
}
@article{journals/integration/SakiyamaKFPV11,
  title = {Tripartite modular multiplication},
  pages = {259-269},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2011.03.008},
  author = {Kazuo Sakiyama and Miroslav Knezevic and Junfeng Fan and Bart Preneel and Ingrid Verbauwhede}
}
@article{journals/integration/ChengXRGGH14,
  title = {Statistical timing and power analysis of VLSI considering non-linear dependence},
  pages = {487-498},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2013.12.004},
  author = {Lerong Cheng and Wenyao Xu and Fengbo Ren and Fang Gong and Puneet Gupta and Lei He}
}
@article{journals/integration/EerolaN14,
  title = {High-level parameterizable area estimation modeling for ASIC designs},
  pages = {461-475},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2014.01.002},
  author = {Ville Eerola and Jari Nurmi}
}
@article{journals/integration/Annaratone85,
  title = {SPLASH: A framework for chip design and layout},
  pages = {329-345},
  year = {1985},
  volume = {3},
  journal = {Integration},
  number = {4},
  doi = {10.1016/0167-9260(85)90017-3},
  author = {Marco Annaratone}
}
@article{journals/integration/MolinaRGM09,
  title = {Performance-driven scheduling of behavioural specifications},
  pages = {294-303},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2008.11.004},
  author = {María C. Molina and Rafael Ruiz-Sautua and Pedro Garcia-Repetto and José M. Mendías}
}
@article{journals/integration/HasanBSA11,
  title = {All digital skew tolerant synchronous interfacing methods for high-performance point-to-point communications in deep sub-micron SoCs},
  pages = {22-38},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2010.05.003},
  author = {Syed Rafay Hasan and Normand Bélanger and Yvon Savaria and M. Omair Ahmad}
}
@article{journals/integration/DrechslerBD00,
  title = {OKFDD minimization by genetic algorithms with application to circuit design},
  pages = {121-139},
  year = {2000},
  volume = {28},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(99)00017-6},
  author = {Rolf Drechsler and Bernd Becker and Nicole Drechsler}
}
@article{journals/integration/MakrisO07,
  title = {On the identification of modular test requirements for low cost hierarchical test path construction},
  pages = {315-325},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2006.01.002},
  author = {Yiorgos Makris and Alex Orailoglu}
}
@article{journals/integration/MorgadoRRCFR08,
  title = {Behavioral modeling, simulation and synthesis of multi-standard wireless receivers in MATLAB/SIMULINK},
  pages = {269-280},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2007.07.001},
  author = {Alonso Morgado and V. J. Rivas and Rocio del Río and R. Castro-López and Francisco V. Fernández and José Manuel de la Rosa}
}
@article{journals/integration/EoK88,
  title = {A hardware accelerator for two-dimensional image analysis},
  pages = {329-344},
  year = {1988},
  volume = {6},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(88)90006-5},
  author = {Kil Su Eo and Chong-Min Kyung}
}
@article{journals/integration/CondoMRM15,
  title = {Exploiting generalized de-Bruijn/Kautz topologies for flexible iterative channel code decoder architectures},
  pages = {139-146},
  year = {2015},
  volume = {50},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.11.003},
  author = {Carlo Condo and Maurizio Martina and Massimo Ruo Roch and Guido Masera}
}
@article{journals/integration/BernasconiCLTV12,
  title = {Synthesis of P-circuits for logic restructuring},
  pages = {282-293},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2011.11.009},
  author = {Anna Bernasconi and Valentina Ciriani and Valentino Liberali and Gabriella Trucco and Tiziano Villa}
}
@article{journals/integration/JozwiakNF10,
  title = {Modern development methods and tools for embedded reconfigurable systems: A survey},
  pages = {1-33},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2009.06.002},
  author = {Lech Józwiak and Nadia Nedjah and Miguel Figueroa}
}
@article{journals/integration/CohoonR88,
  title = {Optimal two-terminal α-β wire routing},
  pages = {35-57},
  year = {1988},
  volume = {6},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(88)90017-X},
  author = {James P. Cohoon and Dana S. Richards}
}
@article{journals/integration/Becker98,
  title = {Testing with decision diagrams},
  pages = {5-20},
  year = {1998},
  volume = {26},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(98)00018-2},
  author = {Bernd Becker}
}
@article{journals/integration/SinghHKPSK12,
  title = {Static-switching pulse domino: A switching-aware design technique for wide fan-in dynamic multiplexers},
  pages = {253-262},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2011.11.013},
  author = {Rahul Singh and Gi-Moon Hong and Mino Kim and Jihwan Park and Woo-Yeol Shin and Suhwan Kim}
}
@article{journals/integration/CavinS83,
  title = {Microelectronic architectures and devices for signal and symbol processing},
  pages = {283-304},
  year = {1983},
  volume = {1},
  journal = {Integration},
  number = {4},
  doi = {10.1016/S0167-9260(83)80003-0},
  author = {Ralph K. Cavin III and Noel R. Strader}
}
@article{journals/integration/GinettiT90,
  title = {Compaction of CD(2k - D) control unit architectures},
  pages = {179-197},
  year = {1990},
  volume = {9},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(90)90035-Y},
  author = {Arnold Ginetti and Charles Trullemans}
}
@article{journals/integration/NedjahM07,
  title = {Embedded cryptographic hardware},
  pages = {1-2},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2005.12.005},
  author = {Nadia Nedjah and Luiza de Macedo Mourelle}
}
@article{journals/integration/GonzalezZ92,
  title = {Grid stretching algorithms for routing multiterminal nets through a rectangle},
  pages = {153-177},
  year = {1992},
  volume = {13},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(92)90003-H},
  author = {Teofilo F. Gonzalez and Si-Qing Zheng}
}
@article{journals/integration/HossainDCA15,
  title = {Synthesis-based design and implementation methodology of high-speed, high-performing unit: L2 cache unit design},
  pages = {125-136},
  year = {2015},
  volume = {49},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.10.001},
  author = {Mozammel Hossain and Chirag Desai and Tom Chen and Vikas Agarwal}
}
@article{journals/integration/HeDM10,
  title = {Signal through-the-silicon via planning and pin assignment for thermal and wire length optimization in 3D ICs},
  pages = {342-352},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2010.06.001},
  author = {Xu He and Sheqin Dong and Yuchun Ma}
}
@article{journals/integration/Rosenstiel04,
  title = {IP and design reuse},
  pages = {191-192},
  year = {2004},
  volume = {37},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2004.03.004},
  author = {Wolfgang Rosenstiel}
}
@article{journals/integration/Svensson83,
  title = {VLSI physics},
  pages = {3-19},
  year = {1983},
  volume = {1},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(83)90003-2},
  author = {Christer Svensson}
}
@article{journals/integration/FournarisK08,
  title = {Versatile multiplier architectures in GF(2k) fields using the Montgomery multiplication algorithm},
  pages = {371-384},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2007.07.004},
  author = {Apostolos P. Fournaris and Odysseas G. Koufopavlou}
}
@article{journals/integration/PovoaBLH16,
  title = {Automatic synthesis of RF front-end blocks using multi-objective evolutionary techniques},
  pages = {243-252},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.04.005},
  author = {Ricardo Povoa and Ivan Bastos and Nuno C. Lourenço and Nuno Horta}
}
@article{journals/integration/Hwang89,
  title = {Incremental algorithms for digital simulation},
  pages = {21-34},
  year = {1989},
  volume = {7},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(89)90057-6},
  author = {Sun Young Hwang}
}
@article{journals/integration/KaufmannM91,
  title = {Minimal stretching of a layout to ensure 2-layer wirability},
  pages = {339-352},
  year = {1991},
  volume = {12},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(91)90029-K},
  author = {Michael Kaufmann 0001 and Paul Molitor}
}
@article{journals/integration/TorresF16,
  title = {K Band SiGe HBT single ended active inductors},
  pages = {272-281},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.07.016},
  author = {Jorge A. Torres and João Costa Freire}
}
@article{journals/integration/DimitroulakosGMG05,
  title = {A high-throughput, memory efficient architecture for computing the tile-based 2D discrete wavelet transform for the JPEG2000},
  pages = {1-11},
  year = {2005},
  volume = {39},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2004.11.002},
  author = {Grigoris Dimitroulakos and Michalis D. Galanis and Athanasios Milidonis and Constantinos E. Goutis}
}
@article{journals/integration/YmeriNM00,
  title = {Computation of capacitance matrix for integrated circuit interconnects using semi-analytic Green's function method},
  pages = {55-63},
  year = {2000},
  volume = {30},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(00)00009-2},
  author = {Hasan Ymeri and Bart Nauwelaers and Karen Maex}
}
@article{journals/integration/XuHJZG06,
  title = {A coupling and crosstalk-considered timing-driven global routing algorithm for high-performance circuit design},
  pages = {457-473},
  year = {2006},
  volume = {39},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2005.08.006},
  author = {Jingyu Xu and Xianlong Hong and Tong Jing and Ling Zhang and Jun Gu}
}
@article{journals/integration/SpringerT91,
  title = {New methods for coloring and clique partitioning in data path allocation},
  pages = {267-292},
  year = {1991},
  volume = {12},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(91)90025-G},
  author = {David Springer and D. E. Thomas}
}
@article{journals/integration/YangK90,
  title = {An efficient algorithm for optimal PLA folding},
  pages = {271-285},
  year = {1990},
  volume = {9},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(90)90020-2},
  author = {Yeong-Yil Yang and Chong-Min Kyung}
}
@article{journals/integration/Benini04,
  title = {Guest Editorial},
  pages = {1-2},
  year = {2004},
  volume = {38},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2004.07.001},
  author = {Luca Benini}
}
@article{journals/integration/MirzaeiMM15,
  title = {Variation-aware approaches with power improvement in digital circuits},
  pages = {83-100},
  year = {2015},
  volume = {48},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.07.001},
  author = {Mohammad Mirzaei and Mahdi Mosaffa and Siamak Mohammadi}
}
@article{journals/integration/KarimlouJS16,
  title = {An Inductor-less Sub-mW Low Noise Amplifier for Wireless Sensor Network Applications},
  pages = {316-322},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.07.009},
  author = {Atiyeh Karimlou and Roya Jafarnejad and Jafar Sobhi}
}
@article{journals/integration/KumarBE04,
  title = {A methodology for low power scheduling with resources operating at multiple voltages},
  pages = {29-62},
  year = {2004},
  volume = {37},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2003.09.005},
  author = {Ashok Kumar and Magdy A. Bayoumi and Mohamed A. Elgamel}
}
@article{journals/integration/MoradiSSE09,
  title = {Vulnerability modeling of cryptographic hardware to power analysis attacks},
  pages = {468-478},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2009.01.001},
  author = {Amir Moradi and Mahmoud Salmasizadeh and Mohammad T. Manzuri Shalmani and Thomas Eisenbarth}
}
@article{journals/integration/FarshidiRBW14,
  title = {Optimal gate sizing using a self-tuning multi-objective framework},
  pages = {347-355},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2013.10.008},
  author = {Amin Farshidi and Logan M. Rakai and Laleh Behjat and David T. Westwick}
}
@article{journals/integration/Schier95,
  title = {A systolic algorithm for block-regularized RLS identification},
  pages = {85-100},
  year = {1995},
  volume = {20},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(95)00019-4},
  author = {J. Schier}
}
@article{journals/integration/VijaykumarE14,
  title = {Hardware implementation of tag-reader mutual authentication protocol for RFID systems},
  pages = {123-129},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2013.03.002},
  author = {V. R. Vijaykumar and S. Elango}
}
@article{journals/integration/ChouliarasDANRNM08,
  title = {Customization of an embedded RISC CPU with SIMD extensions for video encoding: A case study},
  pages = {135-152},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2007.02.003},
  author = {Vassilios A. Chouliaras and Vincent M. Dwyer and Shahrukh Agha and José L. Núñez-Yáñez and Dionysios I. Reisis and Konstantinos Nakos and Konstantinos Manolopoulos}
}
@article{journals/integration/SarrafzadehP87,
  title = {A bottom-up layout technique based on two-rectangle routing},
  pages = {231-246},
  year = {1987},
  volume = {5},
  journal = {Integration},
  number = {3-4},
  doi = {10.1016/0167-9260(87)90017-4},
  author = {Majid Sarrafzadeh and Franco P. Preparata}
}
@article{journals/integration/BasyurtA14,
  title = {Untrimmed 6.2 ppm/°C bulk-isolated curvature-corrected bandgap voltage reference},
  pages = {30-37},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2013.03.005},
  author = {Pinar Basak Basyurt and Devrim Yilmaz Aksin}
}
@article{journals/integration/MonchieroPSSZZ05,
  title = {Low-power branch prediction techniques for VLIW architectures: a compiler-hints based approach},
  pages = {515-524},
  year = {2005},
  volume = {38},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2004.07.012},
  author = {Matteo Monchiero and Gianluca Palermo and Mariagiovanna Sami and Cristina Silvano and Vittorio Zaccaria and Roberto Zafalon}
}
@article{journals/integration/CongP92,
  title = {A new algorithm for standard cell global routing},
  pages = {49-65},
  year = {1992},
  volume = {14},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(92)90010-V},
  author = {Jason Cong and Bryan Preas}
}
@article{journals/integration/ZhouYLZWK10,
  title = {A test set embedding approach based on twisted-ring counter with few seeds},
  pages = {81-100},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2009.06.001},
  author = {Bin Zhou and Yizheng Ye and Zhao-lin Li and Jianwei Zhang 0006 and Xin-chun Wu and Rui Ke}
}
@article{journals/integration/ClocksinL86,
  title = {Automatic determination of signal flow through MOS transistor networks},
  pages = {53-63},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(86)90037-4},
  author = {William F. Clocksin and Miriam Leeser}
}
@article{journals/integration/MalakLIDJGLT15,
  title = {Fast multidimensional optimization of analog circuits initiated by monodimensional global Peano explorations},
  pages = {198-212},
  year = {2015},
  volume = {48},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.04.002},
  author = {Akram Malak and Yao Li and Ramy Iskander and François Durbin and Farakh Javid and Jean-Marc Guebhard and Marie-Minerve Louërat and André Tissot}
}
@article{journals/integration/VaradarajanR93,
  title = {Refinement based techniques for mapping nested loop algorithms onto linear systolic arrays},
  pages = {249-277},
  year = {1993},
  volume = {14},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(93)90011-Z},
  author = {Ravi Varadarajan and Bhavani Ravichandran}
}
@article{journals/integration/DobkinGK09,
  title = {QNoC asynchronous router},
  pages = {103-115},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2008.03.001},
  author = {Rostislav (Reuven) Dobkin and Ran Ginosar and Avinoam Kolodny}
}
@article{journals/integration/JaberipurP08,
  title = {Constant-time addition with hybrid-redundant numbers: Theory and implementations},
  pages = {49-64},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2007.01.002},
  author = {Ghassem Jaberipur and Behrooz Parhami}
}
@article{journals/integration/Asyaei15,
  title = {A new leakage-tolerant domino circuit using voltage-comparison for wide fan-in gates in deep sub-micron technology},
  pages = {61-71},
  year = {2015},
  volume = {51},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.06.003},
  author = {Mohammad Asyaei}
}
@article{journals/integration/ChuavaleeB88,
  title = {VLSI layout of binary tree structures},
  pages = {83-99},
  year = {1988},
  volume = {6},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(88)90019-3},
  author = {P. Chuavalee and Laxmi N. Bhuyan}
}
@article{journals/integration/LuCLS13,
  title = {Package routability- and IR-drop-aware finger/pad planning for single chip and stacking IC designs},
  pages = {280-289},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2012.05.001},
  author = {Chao-Hung Lu and Hung-Ming Chen and Chien-Nan Jimmy Liu and Wen-Yu Shih}
}
@article{journals/integration/JaliliSWN11,
  title = {A nonlinearity error calibration technique for pipelined ADCs},
  pages = {229-241},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2011.01.004},
  author = {Armin Jalili and Sayed Masoud Sayedi and J. Jacob Wikner and Abolghasem Zeidaabadi Nezhad}
}
@article{journals/integration/PitaksanonkulTL89,
  title = {Bisection trees and half-quad trees: Memory and time efficient data structures for VLSI layout editors},
  pages = {285-300},
  year = {1989},
  volume = {8},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(89)90021-7},
  author = {Anucha Pitaksanonkul and Suchai Thanawastien and Chidchanok Lursinsap}
}
@article{journals/integration/NayakPS96,
  title = {On testing for catastrophic faults in reconfigurable arrays with arbitrary link redundancy},
  pages = {327-342},
  year = {1996},
  volume = {20},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(96)00005-3},
  author = {Amiya Nayak and Linda Pagli and Nicola Santoro}
}
@article{journals/integration/LiljebergPI04,
  title = {Self-timed communication platform for implementing high-performance systems-on-chip},
  pages = {43-67},
  year = {2004},
  volume = {38},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2004.03.001},
  author = {Pasi Liljeberg and Juha Plosila and Jouni Isoaho}
}
@article{journals/integration/TragoudasK97,
  title = {Implementing and clustering modules with complex delays},
  pages = {39-57},
  year = {1997},
  volume = {22},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(97)00004-7},
  author = {Spyros Tragoudas and Dimitrios Karayiannis}
}
@article{journals/integration/FanF11,
  title = {Efficient RC low-power bus encoding methods for crosstalk reduction},
  pages = {75-86},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2010.08.004},
  author = {Chih-Peng Fan and Chia-Hao Fang}
}
@article{journals/integration/Basir-KazeruniYGHLH13,
  title = {SPECO: Stochastic Perturbation based Clock tree Optimization considering temperature uncertainty},
  pages = {22-32},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2012.04.004},
  author = {Sina Basir-Kazeruni and Hao Yu and Fang Gong and Yu Hu and Chunchen Liu and Lei He}
}
@article{journals/integration/HiasatH03,
  title = {Bit-serial architecture for rank order and stack filters},
  pages = {3-12},
  year = {2003},
  volume = {36},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(03)00017-8},
  author = {Ahmad A. Hiasat and Omar Hasan}
}
@article{journals/integration/WilleGFDD11,
  title = {Debugging reversible circuits},
  pages = {51-61},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2010.08.002},
  author = {Robert Wille and Daniel Große and Stefan Frehse and Gerhard W. Dueck and Rolf Drechsler}
}
@article{journals/integration/WanC07,
  title = {A novel net-degree distribution model and its application to floorplanning benchmark generation},
  pages = {420-433},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2006.09.001},
  author = {Tao Wan and Malgorzata Chrzanowska-Jeske}
}
@article{journals/integration/ShawS85,
  title = {The multiple-processor PPS chip of the NON-VON 3 supercomputer},
  pages = {161-174},
  year = {1985},
  volume = {3},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(85)90002-1},
  author = {David Elliot Shaw and Theodore Sabety}
}
@article{journals/integration/LiuTYM08,
  title = {An efficient terminal and model order reduction algorithm},
  pages = {210-218},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2007.05.004},
  author = {Pu Liu and Sheldon X.-D. Tan and Boyuan Yan and Bruce McGaughy}
}
@article{journals/integration/MegsonE90,
  title = {The systolic control ring instruction processor (SCRIP)},
  pages = {287-302},
  year = {1990},
  volume = {9},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(90)90021-R},
  author = {Graham M. Megson and David J. Evans}
}
@article{journals/integration/SchlagWW84,
  title = {Maximizing pin alignment by pin permutations},
  pages = {279-307},
  year = {1984},
  volume = {2},
  journal = {Integration},
  number = {4},
  doi = {10.1016/0167-9260(84)90029-4},
  author = {Martine D. F. Schlag and Lin S. Woo and Chak-Kuen Wong}
}
@article{journals/integration/KuhnelS88,
  title = {A closer look at VLSI multiplication},
  pages = {345-359},
  year = {1988},
  volume = {6},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(88)90007-7},
  author = {Lars Kühnel and Hartmut Schmeck}
}
@article{journals/integration/FanucciFT02,
  title = {FAST: FFT ASIC automated synthesis},
  pages = {23-37},
  year = {2002},
  volume = {33},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(02)00052-4},
  author = {Luca Fanucci and Massimiliano Forliti and Pierangelo Terreni}
}
@article{journals/integration/SethA89,
  title = {A new model for computation of probabilistic testability in combinational circuits},
  pages = {49-75},
  year = {1989},
  volume = {7},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(89)90059-X},
  author = {Sharad C. Seth and Vishwani D. Agrawal}
}
@article{journals/integration/NedjahM13,
  title = {Hardware for bioinformatics applications},
  pages = {219},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2013.03.003},
  author = {Nadia Nedjah and Luiza de Macedo Mourelle}
}
@article{journals/integration/HongKKP98,
  title = {High-level synthesis techniques for functional test pattern execution1},
  pages = {161-180},
  year = {1998},
  volume = {25},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(98)00012-1},
  author = {Inki Hong and Darko Kirovski and Kevin T. Kornegay and Miodrag Potkonjak}
}
@article{journals/integration/MarescauxNMBMACVVL04,
  title = {Run-time support for heterogeneous multitasking on reconfigurable SoCs},
  pages = {107-130},
  year = {2004},
  volume = {38},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2004.03.002},
  author = {Théodore Marescaux and Vincent Nollet and Jean-Yves Mignolet and Andrei Bartic and W. Moffat and Prabhat Avasare and Paul Coene and Diederik Verkest and Serge Vernalde and Rudy Lauwereins}
}
@article{journals/integration/TsuiP98,
  title = {Accurate and efficient power simulation strategy by compacting the input vector set},
  pages = {37-52},
  year = {1998},
  volume = {25},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(98)00007-8},
  author = {Chi-Ying Tsui and Massoud Pedram}
}
@article{journals/integration/SparsoS93,
  title = {Delay-insensitive multi-ring structures},
  pages = {313-340},
  year = {1993},
  volume = {15},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(93)90035-B},
  author = {Jens Sparsø and Jørgen Staunstrup}
}
@article{journals/integration/KuoTL11,
  title = {Pattern-matching-based X-architecture zero-skew clock tree construction with X-Flip technique and via delay consideration},
  pages = {87-101},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2010.09.002},
  author = {Chung-Chieh Kuo and Chia-Chun Tsai and Trong-Yen Lee}
}
@article{journals/integration/BaruaCKB05,
  title = {An efficient architecture for lifting-based two-dimensional discrete wavelet transforms},
  pages = {341-352},
  year = {2005},
  volume = {38},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2004.07.010},
  author = {Sankar Barua and Joan Carletta and Kishore A. Kotteri and Amy E. Bell}
}
@article{journals/integration/ZhouLW016,
  title = {LOFT: A low-overhead fault-tolerant routing scheme for 3D NoCs},
  pages = {41-50},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.08.002},
  author = {Jun Zhou and Huawei Li and Tiancheng Wang and Xiaowei Li 0001}
}
@article{journals/integration/FummiS97,
  title = {A complete testing strategy based on interacting and hierarchical FSMs},
  pages = {75-93},
  year = {1997},
  volume = {23},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(97)00015-1},
  author = {Franco Fummi and Donatella Sciuto}
}
@article{journals/integration/KrammerBSN91,
  title = {Sorting on defective VLSI-arrays},
  pages = {33-48},
  year = {1991},
  volume = {12},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(91)90041-I},
  author = {Josef G. Krammer and Ernst G. Bernard and Matthias Sauer and Josef A. Nossek}
}
@article{journals/integration/KevenaarL91,
  title = {A flexible hierarchical piecewise linear simulator},
  pages = {211-235},
  year = {1991},
  volume = {12},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(91)90036-K},
  author = {Tom A. M. Kevenaar and D. M. W. Leenaerts}
}
@article{journals/integration/PalitDA08,
  title = {Crosstalk fault modeling in defective pair of interconnects},
  pages = {27-37},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2007.04.005},
  author = {Ajoy Kumar Palit and Kishore K. Duganapalli and Walter Anheier}
}
@article{journals/integration/NiLE89,
  title = {A VLSI router design for hypercube multiprocessors},
  pages = {103-125},
  year = {1989},
  volume = {7},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(89)90033-3},
  author = {Lionel M. Ni and Youran Lan and Abdol-Hossein Esfahanian}
}
@article{journals/integration/ZhangS08,
  title = {Buffering global interconnects in structured ASIC design},
  pages = {171-182},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2007.04.002},
  author = {Tianpei Zhang and Sachin S. Sapatnekar}
}
@article{journals/integration/MayilavelaneB16,
  title = {A Fast FIR filtering technique for multirate filters},
  pages = {62-70},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.07.011},
  author = {Aroutchelvame Mayilavelane and Brian Berscheid}
}
@article{journals/integration/HasanL91,
  title = {Minimum fault covering in reconfigurable arrays},
  pages = {215-234},
  year = {1991},
  volume = {11},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(91)90047-O},
  author = {Nany Hasan and C. L. Liu}
}
@article{journals/integration/HuangL91,
  title = {Minimizing the cost of repairing WSI memories},
  pages = {279-293},
  year = {1991},
  volume = {11},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(91)90050-U},
  author = {Wei-Kang Huang and Fabrizio Lombardi}
}
@article{journals/integration/TangW01,
  title = {Network flow based buffer planning},
  pages = {143-155},
  year = {2001},
  volume = {30},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(01)00015-3},
  author = {Xiaoping Tang and D. F. Wong}
}
@article{journals/integration/MoraPRC08,
  title = {Partial product reduction by using look-up tables for M×N multiplier},
  pages = {557-571},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2008.01.005},
  author = {Higinio Mora Mora and Jerónimo Mora Pascual and José-Luis Sánchez-Romero and Juan Manuel García Chamizo}
}
@article{journals/integration/ZuzekDT00,
  title = {Boolean function representation and spectral characterization using AND/OR graphs},
  pages = {101-116},
  year = {2000},
  volume = {29},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(00)00003-1},
  author = {A. Zuzek and Rolf Drechsler and Mitchell A. Thornton}
}
@article{journals/integration/Card87,
  title = {VLSI computations: from physics to algorithms},
  pages = {247-273},
  year = {1987},
  volume = {5},
  journal = {Integration},
  number = {3-4},
  doi = {10.1016/0167-9260(87)90018-6},
  author = {Howard C. Card}
}
@article{journals/integration/KefalasT15,
  title = {A high performance 5 stage pipeline architecture for the H.264/AVC deblocking filter},
  pages = {65-77},
  year = {2015},
  volume = {49},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.10.002},
  author = {Nikolaos Kefalas and George Theodoridis}
}
@article{journals/integration/ErcegovacL93,
  title = {Multiplication/ division/ square root module for massively parallel computers},
  pages = {221-234},
  year = {1993},
  volume = {16},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(93)90022-5},
  author = {Milos D. Ercegovac and Tomás Lang}
}
@article{journals/integration/ZhangHC02,
  title = {Cell selection from technology libraries for minimizing power},
  pages = {133-158},
  year = {2002},
  volume = {31},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(02)00022-6},
  author = {Yumin Zhang and Xiaobo Sharon Hu and Danny Z. Chen}
}
@article{journals/integration/MartinsLCH14,
  title = {Electromigration-aware analog Router with multilayer multiport terminal structures},
  pages = {532-547},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2014.02.003},
  author = {Ricardo Martins and Nuno C. Lourenço and António Canelas and Nuno Horta}
}
@article{journals/integration/AnsariAENAP15,
  title = {A near-threshold 7T SRAM cell with high write and read margins and low write time for sub-20 nm FinFET technologies},
  pages = {91-106},
  year = {2015},
  volume = {50},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.02.002},
  author = {Mohammad Ansari and Hassan Afzali-Kusha and Behzad Ebrahimi and Zainalabedin Navabi and Ali Afzali-Kusha and Massoud Pedram}
}
@article{journals/integration/HortensiusCM89,
  title = {VLSI computing architectures for Ising model simulation},
  pages = {155-172},
  year = {1989},
  volume = {8},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(89)90046-1},
  author = {Peter D. Hortensius and Howard C. Card and Robert D. McLeod}
}
@article{journals/integration/MorenoHFM97,
  title = {A unified approach for scheduling and allocation},
  pages = {1-35},
  year = {1997},
  volume = {23},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(97)00012-6},
  author = {R. Moreno and Román Hermida and Milagros Fernández and Hortensia Mecha}
}
@article{journals/integration/ChengSYHTG08,
  title = {A fast congestion estimator for routing with bounded detours},
  pages = {360-370},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2007.09.003},
  author = {Lerong Cheng and Xiaoyu Song and Guowu Yang and William N. N. Hung and Zhiwei Tang and Shaodi Gao}
}
@article{journals/integration/JansenR98,
  title = {An approximation algorithm for the register allocation problem},
  pages = {89-102},
  year = {1998},
  volume = {25},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(98)00008-X},
  author = {Klaus Jansen and Joachim Reiter}
}
@article{journals/integration/ZakerolhosseiniN13,
  title = {Low-power and high-speed design of a versatile bit-serial multiplier in finite fields GF(2m)},
  pages = {211-217},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2012.03.001},
  author = {Ali Zakerolhosseini and Morteza Nikooghadam}
}
@article{journals/integration/LinD08,
  title = {On VLSI design of rank-order filtering using DCRAM architecture},
  pages = {193-209},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2007.05.002},
  author = {Meng-Chun Lin and Lan-Rong Dung}
}
@article{journals/integration/MaheshwariS99,
  title = {Retiming control logic},
  pages = {33-53},
  year = {1999},
  volume = {28},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(99)00010-3},
  author = {Naresh Maheshwari and Sachin S. Sapatnekar}
}
@article{journals/integration/ChenLWC86,
  title = {Fast execution for circuit consistency verification},
  pages = {239-262},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(86)90003-9},
  author = {L. G. Chen and J. Y. Lee and J. F. Wang and K. T. Chen}
}
@article{journals/integration/SunC11,
  title = {Efficient hardware implementation of a highly-parallel 3GPP LTE/LTE-advance turbo decoder},
  pages = {305-315},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2010.07.001},
  author = {Yang Sun and Joseph R. Cavallaro}
}
@article{journals/integration/CaiSPHT08,
  title = {Large scale P/G grid transient simulation using hierarchical relaxed approach},
  pages = {153-160},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2007.04.003},
  author = {Yici Cai and Jin Shi and Zhu Pan and Xianlong Hong and Sheldon X.-D. Tan}
}
@article{journals/integration/Spaanenburg84a,
  title = {Editorial},
  pages = {189},
  year = {1984},
  volume = {2},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(84)90040-3},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/GotoMTFMNK83,
  title = {lambda, an integrated master-slice LSI CAD system},
  pages = {53-69},
  year = {1983},
  volume = {1},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(83)90006-8},
  author = {Satoshi Goto and Tsuneo Matsuda and K. Takamizawa and Tomyyuki Fujita and H. Mizumura and H. Nakamura and F. Kitajima}
}
@article{journals/integration/Dutt93,
  title = {A language for designer controlled behavioral synthesis},
  pages = {1-31},
  year = {1993},
  volume = {16},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(93)90056-I},
  author = {Nikil D. Dutt}
}
@article{journals/integration/AminzadehDL08,
  title = {Design of high-speed two-stage cascode-compensated operational amplifiers based on settling time and open-loop parameters},
  pages = {183-192},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2007.05.003},
  author = {Hamed Aminzadeh and Mohammad Danaie and Reza Lotfi}
}
@article{journals/integration/MendizabalAGSGB09,
  title = {A dual front-end for the new GPS/GALILEO generation in a 0.35 µm SiGe process},
  pages = {321-331},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2008.11.007},
  author = {Jaizki Mendizabal and Unai Alvarado and I. Guruceaga and Héctor Solar and Andrés Garcia-Alonso and Roc Berenguer}
}
@article{journals/integration/QianDWM12,
  title = {Towards accelerating irregular EDA applications with GPUs},
  pages = {46-60},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2011.05.004},
  author = {Hao Qian and Yangdong Deng and Bo D. Wang and Shuai Mu}
}
@article{journals/integration/Wilde86,
  title = {The SPIRIT of ESPRIT},
  pages = {193},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(86)80008-6},
  author = {P. De Wilde}
}
@article{journals/integration/Dlay88,
  title = {A practical IC design system for VLSI technology},
  pages = {213-227},
  year = {1988},
  volume = {6},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(88)90040-5},
  author = {Satnam Singh Dlay}
}
@article{journals/integration/KoideTWY96,
  title = {A three-layer over-the-cell multi-channel router for a new cell model},
  pages = {171-189},
  year = {1996},
  volume = {21},
  journal = {Integration},
  number = {3},
  doi = {10.1016/S0167-9260(96)00011-9},
  author = {Tetsushi Koide and Masahiro Tsuchiya and Shin'ichi Wakabayashi and Noriyoshi Yoshida}
}
@article{journals/integration/Luk85,
  title = {A greedy switch-box router},
  pages = {129-149},
  year = {1985},
  volume = {3},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(85)90029-X},
  author = {W. K. Luk}
}
@article{journals/integration/CostaMB07,
  title = {A new array architecture for signed multiplication using Gray encoded radix-2m operands},
  pages = {118-132},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2006.02.010},
  author = {Eduardo A. C. da Costa and José C. Monteiro and Sergio Bampi}
}
@article{journals/integration/Jimenez-FuentesCARLR09,
  title = {A tunable highly linear CMOS transconductor with 80 dB of SFDR},
  pages = {277-285},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2008.11.002},
  author = {Mariano Jiménez-Fuentes and Ramón González Carvajal and Lucía Acosta and Carlos Rubia-Marcos and Antonio J. López-Martín and Jaime Ramírez-Angulo}
}
@article{journals/integration/CaoO08,
  title = {Low-power state encoding for partitioned FSMs with mixed synchronous/asynchronous state memory},
  pages = {123-134},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2007.02.002},
  author = {Cao Cao and Bengt Oelmann}
}
@article{journals/integration/HambruschT92,
  title = {Minimizing total wire length during 1-dimensional compaction},
  pages = {113-144},
  year = {1992},
  volume = {14},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(92)90023-R},
  author = {Susanne E. Hambrusch and Hung-Yi Tu}
}
@article{journals/integration/BayoumiJM84,
  title = {A VLSI model for residue number system architectures},
  pages = {191-211},
  year = {1984},
  volume = {2},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(84)90041-5},
  author = {Magdy A. Bayoumi and Graham A. Jullien and William C. Miller}
}
@article{journals/integration/PaulAR06,
  title = {Low-power design techniques for scaled technologies},
  pages = {64-89},
  year = {2006},
  volume = {39},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2005.12.001},
  author = {Bipul Chandra Paul and Amit Agarwal and Kaushik Roy}
}
@article{journals/integration/PradhanKC11,
  title = {Low power finite state machine synthesis using power-gating},
  pages = {175-184},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2011.03.003},
  author = {Sambhu Nath Pradhan and M. Tilak Kumar and Santanu Chattopadhyay}
}
@article{journals/integration/HaleyGWGS09,
  title = {A dual-function mixed-signal circuit for LDPC encoding/decoding},
  pages = {332-339},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2008.09.006},
  author = {David Haley and Vincent C. Gaudet and Chris Winstead and Alex J. Grant and Christian Schlegel}
}
@article{journals/integration/DamM13,
  title = {Modeling and design of CMOS analog circuits through hierarchical abstraction},
  pages = {449-462},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2013.02.001},
  author = {Samiran Dam and Pradip Mandal}
}
@article{journals/integration/SikstromWAP87,
  title = {A high speed 2-D discrete cosine transform chip},
  pages = {159-169},
  year = {1987},
  volume = {5},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(87)90007-1},
  author = {B. Sikström and Lars Wanhammar and Morteza Afghahi and J. Pencz}
}
@article{journals/integration/KimJK16,
  title = {Optimal utilization of adjustable delay clock buffers for timing correction in designs with multiple power modes},
  pages = {91-101},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.08.005},
  author = {Juyeon Kim and Deokjin Joo and Taewhan Kim}
}
@article{journals/integration/GilCSL10,
  title = {Low-power current-reused RF front-end based on optimized transformers topology},
  pages = {230-236},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2009.10.001},
  author = {Ignacio Gil and Ignasi Cairó and Javier J. Sieiro and José María López-Villegas}
}
@article{journals/integration/SvanaesA84,
  title = {Test generation through logic programming},
  pages = {49-67},
  year = {1984},
  volume = {2},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(84)90006-3},
  author = {Dag Svanæs and Einar J. Aas}
}
@article{journals/integration/GeeWKH90,
  title = {A metal - metal matrix cell generator for multi-level metal MOS technology},
  pages = {25-47},
  year = {1990},
  volume = {9},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(90)90004-K},
  author = {P. Gee and Min-You Wu and S. M. Kang and Ibrahim N. Hajj}
}
@article{journals/integration/Molitor93,
  title = {A hierarchy preserving hierarchical bottom-up 2-layer wiring algorithm with respect to via minimization},
  pages = {73-95},
  year = {1993},
  volume = {15},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(93)90005-W},
  author = {Paul Molitor}
}
@article{journals/integration/CuestaRAH13,
  title = {3D thermal-aware floorplanner using a MOEA approximation},
  pages = {10-21},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2012.04.003},
  author = {David Cuesta and José Luis Risco-Martín and José L. Ayala and José Ignacio Hidalgo}
}
@article{journals/integration/GreenstreetMS87,
  title = {VLSI with a very low scale investment},
  pages = {125-132},
  year = {1987},
  volume = {5},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(87)90004-6},
  author = {Mark R. Greenstreet and Peter Møller-Nielsen and Jørgen Staunstrup}
}
@article{journals/integration/LengauerN86,
  title = {An analysis of ternary simulation as a tool for race detection in digital MOS circuits},
  pages = {309-330},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {4},
  doi = {10.1016/0167-9260(86)90012-X},
  author = {Thomas Lengauer and Stefan Näher}
}
@article{journals/integration/AspemyrS09,
  title = {Third-order nonlinearity vs. load impedance for CMOS low-noise amplifiers},
  pages = {89-94},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2008.09.009},
  author = {Lars Aspemyr and Henrik Sjöland}
}
@article{journals/integration/GenoveseBCNPRCS15,
  title = {Hardware implementation of a spatio-temporal average filter for real-time denoising of fluoroscopic images},
  pages = {114-124},
  year = {2015},
  volume = {49},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.10.004},
  author = {Mariangela Genovese and Paolo Bifulco and Davide De Caro and Ettore Napoli and Nicola Petra and Maria Romano and Mario Cesarelli and Antonio G. M. Strollo}
}
@article{journals/integration/SilvaS07,
  title = {Substrate model extraction using finite differences and parallel multigrid},
  pages = {447-460},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2006.05.002},
  author = {João M. S. Silva and L. Miguel Silveira}
}
@article{journals/integration/Papananos90,
  title = {A new wiring architectUre for parallel processing applications},
  pages = {71-88},
  year = {1990},
  volume = {10},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(05)80036-7},
  author = {Yannis Papananos}
}
@article{journals/integration/Jansen94,
  title = {On the complexity of allocation problems in high-level synthesis},
  pages = {241-252},
  year = {1994},
  volume = {17},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(94)90002-7},
  author = {Klaus Jansen}
}
@article{journals/integration/KomurcuPD16,
  title = {Effects of aging and compensation mechanisms in ordering based RO-PUFs},
  pages = {71-76},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.08.004},
  author = {Giray Kömürcü and Ali Emre Pusane and Günhan Dündar}
}
@article{journals/integration/Spaanenburg86,
  title = {Editorial},
  pages = {1},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(86)90033-7},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/KuboMKT05,
  title = {Equidistance routing in high-speed VLSI layout design},
  pages = {439-449},
  year = {2005},
  volume = {38},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2004.07.008},
  author = {Yukiko Kubo and Hiroshi Miyashita and Yoji Kajitani and Kazuyuki Tateishi}
}
@article{journals/integration/Spaanenburg91b,
  title = {Editorial},
  pages = {213},
  year = {1991},
  volume = {11},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(91)90046-N},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/MakW00,
  title = {A fast hypergraph min-cut algorithm for circuit partitioning},
  pages = {1-11},
  year = {2000},
  volume = {30},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(00)00008-0},
  author = {Wai-Kei Mak and D. F. Wong}
}
@article{journals/integration/LiC16,
  title = {New bit-parallel Montgomery multiplier for trinomials using squaring operation},
  pages = {142-155},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.09.007},
  author = {Yin Li and Yi-yang Chen}
}
@article{journals/integration/MohnkeMM99,
  title = {Establishing latch correspondence for sequential circuits using distinguishing signatures},
  pages = {33-46},
  year = {1999},
  volume = {27},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(98)00014-5},
  author = {Janett Mohnke and Paul Molitor and Sharad Malik}
}
@article{journals/integration/JehngCP91,
  title = {ASG: Automatic schematic generator},
  pages = {11-27},
  year = {1991},
  volume = {11},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(91)90004-5},
  author = {Yeu-Shen Jehng and Liang-Gee Chen and Tai-Ming Parng}
}
@article{journals/integration/SivananthamPGMP14,
  title = {Enhancement of test data compression with multistage encoding},
  pages = {499-509},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2013.12.001},
  author = {S. Sivanantham and M. Padmavathy and Ganga Gopakumar and P. S. Mallick and J. Raja Paul Perinbam}
}
@article{journals/integration/JingHZM10,
  title = {Statistical estimation and evaluation for communication mapping in Network-on-Chip},
  pages = {220-229},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2009.10.002},
  author = {Naifeng Jing and Weifeng He and Yongxin Zhu and Zhigang Mao}
}
@article{journals/integration/GloriaF92,
  title = {Massive parallelism in multi-level simulation of VLSI circuits},
  pages = {145-171},
  year = {1992},
  volume = {14},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(92)90024-S},
  author = {Alessandro De Gloria and Paolo Faraboschi}
}
@article{journals/integration/OlesenS84,
  title = {NORCHIP, a silicon brokers model},
  pages = {3-13},
  year = {1984},
  volume = {2},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(84)90003-8},
  author = {Ole Olesen and Christer Svensson}
}
@article{journals/integration/KoideW99,
  title = {A timing-driven floorplanning algorithm with the Elmore delay model for building block layout},
  pages = {57-76},
  year = {1999},
  volume = {27},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(98)00016-9},
  author = {Tetsushi Koide and Shin'ichi Wakabayashi}
}
@article{journals/integration/GonzalezSPRMP13,
  title = {Use of FPGA or GPU-based architectures for remotely sensed hyperspectral image processing},
  pages = {89-103},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2012.04.002},
  author = {Carlos González and Sergio Sánchez and Abel Paz and Javier Resano and Daniel Mozos and Antonio Plaza}
}
@article{journals/integration/PalBDC07,
  title = {BUSpec: A framework for generation of verification aids for standard bus protocol specifications},
  pages = {285-304},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2005.12.004},
  author = {Bhaskar Pal and Ansuman Banerjee and Pallab Dasgupta and P. P. Chakrabarti}
}
@article{journals/integration/GweeL00,
  title = {A GA with heuristic-based decoder for IC floorplanning},
  pages = {157-172},
  year = {2000},
  volume = {28},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(99)00015-2},
  author = {Bah-Hwee Gwee and Meng-Hiot Lim}
}
@article{journals/integration/WuCC04,
  title = {A clustering- and probability-based approach for time-multiplexed FPGA partitioning},
  pages = {245-265},
  year = {2004},
  volume = {38},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2004.06.003},
  author = {Guang-Ming Wu and Mango Chia-Tso Chao and Yao-Wen Chang}
}
@article{journals/integration/FennTB95,
  title = {A dual basis bit-serial systolic multiplier for GF(2m)},
  pages = {139-149},
  year = {1995},
  volume = {18},
  journal = {Integration},
  number = {2-3},
  doi = {10.1016/0167-9260(95)00007-3},
  author = {Sebastian T. J. Fenn and David Taylor and Mohammed Benaissa}
}
@article{journals/integration/WongL86,
  title = {Compacted channel routing with via placement restrictions},
  pages = {287-307},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {4},
  doi = {10.1016/0167-9260(86)90011-8},
  author = {D. F. Wong and C. L. Liu}
}
@article{journals/integration/GutubT04,
  title = {Efficient scalable VLSI architecture for Montgomery inversion in GF( p)},
  pages = {103-120},
  year = {2004},
  volume = {37},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2003.12.001},
  author = {Adnan Abdul-Aziz Gutub and Alexandre F. Tenca}
}
@article{journals/integration/ElabdK16,
  title = {Impact of technology scaling on the tuning range and phase noise of mm-wave CMOS LC-VCOs},
  pages = {195-207},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.06.008},
  author = {Salma Elabd and Waleed Khalil}
}
@article{journals/integration/LiMH13,
  title = {A memory efficient parallel layered QC-LDPC decoder for CMMB systems},
  pages = {359-368},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2013.01.001},
  author = {Jiangpeng Li and Jun Ma and Guanghui He}
}
@article{journals/integration/Shen06,
  title = {A PN-based approach to the high-level synthesis of digital systems},
  pages = {182-204},
  year = {2006},
  volume = {39},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2005.05.002},
  author = {Victor R. L. Shen}
}
@article{journals/integration/NeumannP99,
  title = {Timing driven cell replication during placement for cycle time optimization},
  pages = {131-141},
  year = {1999},
  volume = {27},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(99)00003-6},
  author = {Ingmar Neumann and Hans-Ulrich Post}
}
@article{journals/integration/SilbermanS94,
  title = {A backtracing-oriented procedure for the analysis of combinational gate-level designs},
  pages = {271-286},
  year = {1994},
  volume = {17},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(94)90005-1},
  author = {Gabriel M. Silberman and Ilan Y. Spillinger}
}
@article{journals/integration/El-MoursyF07,
  title = {Wire shaping of RLC interconnects},
  pages = {461-472},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2006.06.002},
  author = {Magdy A. El-Moursy and Eby G. Friedman}
}
@article{journals/integration/RoyNARM09,
  title = {Solving modern mixed-size placement instances},
  pages = {262-275},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2008.09.003},
  author = {Jarrod A. Roy and Aaron N. Ng and Rajat Aggarwal and Venky Ramachandran and Igor L. Markov}
}
@article{journals/integration/Parhami97,
  title = {A note on architectures for large-capacity CAMs},
  pages = {165-171},
  year = {1997},
  volume = {22},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(97)00010-2},
  author = {Behrooz Parhami}
}
@article{journals/integration/ChuXW16,
  title = {Multi-supply voltage (MSV) driven SoC floorplanning for fast design convergence},
  pages = {335-346},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.09.002},
  author = {Zhufei Chu and Yinshui Xia and Lun-Yao Wang}
}
@article{journals/integration/El-MoursyF04,
  title = {Optimum wire sizing of RLC interconnect with repeaters },
  pages = {205-225},
  year = {2004},
  volume = {38},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2004.04.001},
  author = {Magdy A. El-Moursy and Eby G. Friedman}
}
@article{journals/integration/NaviSMMJK11,
  title = {High-speed full adder based on minority function and bridge style for nanoscale},
  pages = {155-162},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2011.01.003},
  author = {Keivan Navi and Horialsadat Hossein Sajedi and Reza Faghih Mirzaee and Mohammad Hossein Moaiyeri and Ali Jalali and Omid Kavehei}
}
@article{journals/integration/ZhiLZZ13,
  title = {SmipRef: An efficient method for multi-domain clock skew scheduling},
  pages = {392-403},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2012.11.001},
  author = {Yanling Zhi and Wai-Shing Luk and Hai Zhou and Xuan Zeng}
}
@article{journals/integration/PrivatW93,
  title = {Pipelined recursive filter architectures for subband image coding},
  pages = {361-379},
  year = {1993},
  volume = {14},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(93)90015-5},
  author = {G. Privat and A. Wittmann}
}
@article{journals/integration/RajopadhyeF90,
  title = {Automating the design of systolic arrays},
  pages = {225-242},
  year = {1990},
  volume = {9},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(90)90017-U},
  author = {Sanjay V. Rajopadhye and Richard M. Fujimoto}
}
@article{journals/integration/SaberkariZMA16,
  title = {Active inductor-based tunable impedance matching network for RF power amplifier application},
  pages = {301-308},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.07.013},
  author = {Alireza Saberkari and Saman Ziabakhsh and Herminio Martínez and Eduard Alarcón}
}
@article{journals/integration/CarrilloDTA03,
  title = {1-V quasi constant-gm input/output rail-to-rail CMOS op-amp},
  pages = {161-174},
  year = {2003},
  volume = {36},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2003.08.002},
  author = {Juan M. Carrillo and J. Francisco Duque-Carrillo and Guido Torelli and José L. Ausín}
}
@article{journals/integration/HedenstiernaJ88,
  title = {A corner-based hierarchical circuit extractor},
  pages = {243-261},
  year = {1988},
  volume = {6},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(88)90002-8},
  author = {Nils Hedenstierna and Kjell O. Jeppson}
}
@article{journals/integration/SrivastavaAC05,
  title = {A simple built-in current sensor for IDDQ testing of CMOS data converters},
  pages = {579-596},
  year = {2005},
  volume = {38},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2004.10.002},
  author = {Ashok K. Srivastava and Srinivas Rao Aluri and Anand Kumar Chamakura}
}
@article{journals/integration/NasserianKMM16,
  title = {A low-power fast tag comparator by modifying charging scheme of wide fan-in dynamic OR gates},
  pages = {129-141},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.09.004},
  author = {Mahshid Nasserian and Mohammad Kafi Kangi and Mohammad Maymandi-Nejad and Farshad Moradi}
}
@article{journals/integration/Luccio85,
  title = {Access to rows and columns of a rectangular array in a concentricloop bubble memory},
  pages = {347-354},
  year = {1985},
  volume = {3},
  journal = {Integration},
  number = {4},
  doi = {10.1016/0167-9260(85)90018-5},
  author = {Fabrizio Luccio}
}
@article{journals/integration/MaityNR04,
  title = {On characterization of catastrophic faults in two-dimensional VLSI arrays},
  pages = {267-281},
  year = {2004},
  volume = {38},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2004.07.013},
  author = {Soumen Maity and Amiya Nayak and Bimal K. Roy}
}
@article{journals/integration/AsyaeiP14,
  title = {Low power wide gates for modern power efficient processors},
  pages = {272-283},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2013.08.005},
  author = {Mohammad Asyaei and Ali Peiravi}
}
@article{journals/integration/ChakrabortyDSSMMP08,
  title = {Implementation of a thermal management unit for canceling temperature-dependent clock skew variations},
  pages = {2-8},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2007.03.002},
  author = {Ashutosh Chakraborty and Karthik Duraisami and Ashoka Visweswara Sathanur and Prassanna Sithambaram and Alberto Macii and Enrico Macii and Massimo Poncino}
}
@article{journals/integration/ChenHX14,
  title = {Regularity-constrained floorplanning for multi-core processors},
  pages = {86-95},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2013.05.002},
  author = {Xi Chen and Jiang Hu and Ning Xu}
}
@article{journals/integration/GuptaCM98,
  title = {FTROM: A Silicon Compiler for Fault-tolerant ROMs},
  pages = {117-140},
  year = {1998},
  volume = {26},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(98)00024-8},
  author = {Anurag Gupta and Kanad Chakraborty and Pinaki Mazumder}
}
@article{journals/integration/Spaanenburg89b,
  title = {Editorial},
  pages = {vii},
  year = {1989},
  volume = {7},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(89)90055-2},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/SuenWL97,
  title = {VLSI architecture and implementation for FS1016 CELP decoder with reduced power and memory requirements},
  pages = {79-97},
  year = {1997},
  volume = {24},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(97)00026-6},
  author = {An-Nan Suen and Jhing-Fa Wang and Jia-Lang Lin}
}
@article{journals/integration/KanopoulosC92,
  title = {Design and implementation of a totally self-checking 16 × 16 bit array multiplier},
  pages = {215-228},
  year = {1992},
  volume = {14},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(92)90027-V},
  author = {Nick Kanopoulos and Joseph H. Carabetta}
}
@article{journals/integration/PalPP98,
  title = {An algorithm for finding a non-trivial lower bound for channel routing1},
  pages = {71-84},
  year = {1998},
  volume = {25},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(98)00004-2},
  author = {Rajat K. Pal and Sudebkumar Prasant Pal and Ajit Pal}
}
@article{journals/integration/GaneshFSS07,
  title = {Hashchip: A shared-resource multi-hash function processor architecture on FPGA},
  pages = {11-19},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2005.12.007},
  author = {T. S. Ganesh and Michael T. Frederick and T. S. B. Sudarshan and Arun K. Somani}
}
@article{journals/integration/Solana09,
  title = {Reducing test application time, test data volume and test power through Virtual Chain Partition},
  pages = {385-399},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2008.12.001},
  author = {José M. Solana}
}
@article{journals/integration/KuoH87,
  title = {An effective algorithm for optimal PLA column folding},
  pages = {217-230},
  year = {1987},
  volume = {5},
  journal = {Integration},
  number = {3-4},
  doi = {10.1016/0167-9260(87)90016-2},
  author = {Yue-Sun Kuo and T. C. Hu}
}
@article{journals/integration/LiuPD97,
  title = {State assignment based on two-dimensional placement and hypercube mapping},
  pages = {101-118},
  year = {1997},
  volume = {24},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(97)00027-8},
  author = {Shihming Liu and Massoud Pedram and Alvin M. Despain}
}
@article{journals/integration/Halaas83,
  title = {A systolic VLSI matrix for a family of fundamental searching problems},
  pages = {269-282},
  year = {1983},
  volume = {1},
  journal = {Integration},
  number = {4},
  doi = {10.1016/S0167-9260(83)80002-9},
  author = {Arne Halaas}
}
@article{journals/integration/TanT89,
  title = {Switchbox routing using score function},
  pages = {17-39},
  year = {1989},
  volume = {8},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(89)90070-9},
  author = {Kok-Phuang Tan and Tiow Seng Tan}
}
@article{journals/integration/RamanSA02,
  title = {Probability-driven routing in a datapath environment},
  pages = {159-182},
  year = {2002},
  volume = {31},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(02)00024-X},
  author = {Suresh Raman and Sachin S. Sapatnekar and Charles J. Alpert}
}
@article{journals/integration/SilvaGH09,
  title = {Reconfigurable multi-mode sigma-delta modulator for 4G mobile terminals},
  pages = {34-46},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2008.07.004},
  author = {Artur Silva and Jorge Guilherme and Nuno Horta}
}
@article{journals/integration/YangMZ10,
  title = {Formal verification of high-level data-flow synthesis designs using relational modeling and symbolic computation},
  pages = {101-112},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2009.06.003},
  author = {Zhi Yang and Guangsheng Ma and Shu Zhang}
}
@article{journals/integration/PomeranzR98,
  title = {Delay fault models for VLSI circuits1},
  pages = {21-40},
  year = {1998},
  volume = {26},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(98)00019-4},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/integration/Alia83,
  title = {VLSI systolic arrays for band matrix multiplication},
  pages = {233-249},
  year = {1983},
  volume = {1},
  journal = {Integration},
  number = {2-3},
  doi = {10.1016/S0167-9260(83)80021-2},
  author = {Giuseppe Alia}
}
@article{journals/integration/BursteinP83,
  title = {Hierarchical channel router},
  pages = {21-38},
  year = {1983},
  volume = {1},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(83)90004-4},
  author = {Michael Burstein and Richard N. Pelavin}
}
@article{journals/integration/ChenCHNAFF07,
  title = {Predictions of CMOS compatible on-chip optical interconnect},
  pages = {434-446},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2006.10.001},
  author = {Guoqing Chen and Hui Chen and Mikhail Haurylau and Nicholas Nelson and David H. Albonesi and Philippe M. Fauchet and Eby G. Friedman}
}
@article{journals/integration/RomboutsW05,
  title = {A versatile Nyquist-rate A/D converter with 16-18 bit performance for sensor readout applications},
  pages = {48-61},
  year = {2005},
  volume = {39},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2004.12.002},
  author = {Pieter Rombouts and Ludo Weyten}
}
@article{journals/integration/AliotoMP03,
  title = {Performance evaluation of the low-voltage CML D-latch topology},
  pages = {191-209},
  year = {2003},
  volume = {36},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2003.09.001},
  author = {Massimo Alioto and Rosario Mita and Gaetano Palumbo}
}
@article{journals/integration/RenovellCA85,
  title = {FSPICE: a tool for fault modelling in MOS circuits},
  pages = {245-255},
  year = {1985},
  volume = {3},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(85)90007-0},
  author = {Michel Renovell and Gaston Cambon and Daniel Auvergne}
}
@article{journals/integration/Garcia-MorenoSPBRI09,
  title = {Predictive test strategy for CMOS RF mixers},
  pages = {95-102},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2008.09.008},
  author = {Eugeni García-Moreno and Kay Suenaga and Rodrigo Picos and Sebastiàn A. Bota and Miquel Roca and Eugeni Isern}
}
@article{journals/integration/KapadiaP12,
  title = {A framework for low power synthesis of interconnection networks-on-chip with multiple voltage islands},
  pages = {271-281},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2011.11.010},
  author = {Nishit Ashok Kapadia and Sudeep Pasricha}
}
@article{journals/integration/HaighC08,
  title = {High performance set associative translation lookaside buffers for low power microprocessors},
  pages = {509-523},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2007.11.003},
  author = {Jonathan R. Haigh and Lawrence T. Clark}
}
@article{journals/integration/ZaniniAM13,
  title = {A combined sensor placement and convex optimization approach for thermal management in 3D-MPSoC with liquid cooling},
  pages = {33-43},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2011.12.003},
  author = {Francesco Zanini and David Atienza and Giovanni De Micheli}
}
@article{journals/integration/LuHZCG07,
  title = {An efficient quadratic placement based on search space traversing technology},
  pages = {253-260},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2005.10.002},
  author = {Yongqiang Lu and Xianlong Hong and Qiang Zhou and Yici Cai and Jun Gu}
}
@article{journals/integration/ChangMB08,
  title = {SafeResynth: A new technique for physical synthesis},
  pages = {544-556},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2008.01.004},
  author = {Kai-Hui Chang and Igor L. Markov and Valeria Bertacco}
}
@article{journals/integration/ScholzeEHEHAHPMS12,
  title = {A 32 GBit/s communication SoC for a waferscale neuromorphic system},
  pages = {61-75},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2011.05.003},
  author = {Stefan Scholze and Holger Eisenreich and Sebastian Höppner and Georg Ellguth and Stephan Henker and Mario Ander and Stefan Hänzsche and Johannes Partzsch and Christian Mayr and René Schüffny}
}
@article{journals/integration/Chu86,
  title = {On the models for designing VLSI asynchronous digital systems},
  pages = {99-113},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(86)80002-5},
  author = {Tam-Anh Chu}
}
@article{journals/integration/GuoCGZ14,
  title = {Simulation and design of an UWB imaging system for breast cancer detection},
  pages = {548-559},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2014.02.001},
  author = {Xiaolu Guo and Mario R. Casu and Mariagrazia Graziano and Maurizio Zamboni}
}
@article{journals/integration/Zargham92,
  title = {A simulated annealing multi-layer router},
  pages = {179-193},
  year = {1992},
  volume = {13},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(92)90004-I},
  author = {M. R. Zargham}
}
@article{journals/integration/KyungKM91,
  title = {An analytic algorithm for global circuit placement},
  pages = {191-204},
  year = {1991},
  volume = {11},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(91)90019-H},
  author = {Chong-Min Kyung and Peter V. Kraus and Dieter A. Mlynski}
}
@article{journals/integration/HuangWYY15,
  title = {A robust recognition error recovery for micro-flow cytometer by machine-learning enhanced single-frame super-resolution processing},
  pages = {208-218},
  year = {2015},
  volume = {51},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.07.004},
  author = {Xiwei Huang and Xiaolong Wang and Mei Yan and Hao Yu}
}
@article{journals/integration/FanTCH07,
  title = {Partitioning-based decoupling capacitor budgeting via sequence of linear programming},
  pages = {516-524},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2006.10.002},
  author = {Jeffrey Fan and Sheldon X.-D. Tan and Yici Cai and Xianlong Hong}
}
@article{journals/integration/BalamutKW86,
  title = {SPICE Rack - the newsletter of the SPICE users group : Volume 4, number 1, fall 1985},
  pages = {35-41},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(86)90035-0},
  author = {Morris Balamut and Ed Kinnen and Rosanne Wyleczuk}
}
@article{journals/integration/Milne83,
  title = {Circal: A calculus for circuit description},
  pages = {121-160},
  year = {1983},
  volume = {1},
  journal = {Integration},
  number = {2-3},
  doi = {10.1016/S0167-9260(83)80017-0},
  author = {George J. Milne}
}
@article{journals/integration/Drechsler02,
  title = {Verifying integrity of decision diagrams},
  pages = {61-75},
  year = {2002},
  volume = {32},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(02)00042-1},
  author = {Rolf Drechsler}
}
@article{journals/integration/MoiseevWK08,
  title = {On optimal ordering of signals in parallel wire bundles},
  pages = {253-268},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2007.06.002},
  author = {Konstantin Moiseev and Shmuel Wimer and Avinoam Kolodny}
}
@article{journals/integration/BalamutKW83,
  title = {Spice Rack},
  pages = {351-354},
  year = {1983},
  volume = {1},
  journal = {Integration},
  number = {4},
  doi = {10.1016/S0167-9260(83)80007-8},
  author = {Morris Balamut and Ed Kinnen and Rosanne Wyleczuk}
}
@article{journals/integration/PapadopoulosKPT13,
  title = {FPGA-based hardware acceleration for local complexity analysis of massive genomic data},
  pages = {230-239},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2012.10.003},
  author = {Agathoklis Papadopoulos and Ioannis Kirmitzoglou and Vasilis J. Promponas and Theocharis Theocharides}
}
@article{journals/integration/KimY03,
  title = {Systolic architectures for inversion/division using AB2 circuits in GF(2m)},
  pages = {11-24},
  year = {2003},
  volume = {35},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(03)00004-X},
  author = {Nam-Yeun Kim and Kee-Young Yoo}
}
@article{journals/integration/ChandrasekharamVS94,
  title = {Genetic algorithm for test scheduling with different objectives},
  pages = {153-161},
  year = {1994},
  volume = {17},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(94)00009-3},
  author = {R. Chandrasekharam and V. V. Vinod and S. Subramanian}
}
@article{journals/integration/BakalisVS11,
  title = {Efficient modulo 2n±1 squarers},
  pages = {163-174},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2011.03.006},
  author = {Dimitris Bakalis and Haridimos T. Vergos and A. Spyrou}
}
@article{journals/integration/GopalakrishnanB93,
  title = {Guest editors' introduction to the special issue on asynchronous systems},
  pages = {233-239},
  year = {1993},
  volume = {15},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(93)90031-7},
  author = {Ganesh Gopalakrishnan and Erik Brunvand}
}
@article{journals/integration/MuellerWL89,
  title = {An enhanced bottom-up algorithm for floorplan design},
  pages = {189-201},
  year = {1989},
  volume = {7},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(89)90036-9},
  author = {Thomas R. Mueller and D. F. Wong and C. L. Liu}
}
@article{journals/integration/JoLHC14,
  title = {Design of a coarse-grained reconfigurable architecture with floating-point support and comparative study},
  pages = {232-241},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2013.08.003},
  author = {Manhwee Jo and Dongwook Lee and Kyuseung Han and Kiyoung Choi}
}
@article{journals/integration/GuntherD02,
  title = {Minimization of free BDDs},
  pages = {41-59},
  year = {2002},
  volume = {32},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(02)00041-X},
  author = {Wolfgang Günther and Rolf Drechsler}
}
@article{journals/integration/Svensson87,
  title = {Guest editorial},
  pages = {123},
  year = {1987},
  volume = {5},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(87)90003-4},
  author = {C. Svensson}
}
@article{journals/integration/VeenD93,
  title = {Modeling computational networks by time-varying systems},
  pages = {267-291},
  year = {1993},
  volume = {16},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(93)90025-8},
  author = {Alle-Jan van der Veen and Patrick Dewilde}
}
@article{journals/integration/Grabinski89,
  title = {An algorithm for computing the signal propagation on lossy VLSI interconnect systems in the time domain},
  pages = {35-48},
  year = {1989},
  volume = {7},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(89)90058-8},
  author = {Hartmut Grabinski}
}
@article{journals/integration/Fatemi-Behbahani16,
  title = {A new approach to analysis of residue probability density function in pipelined ADCs},
  pages = {51-61},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.08.003},
  author = {Esmaeil Fatemi-Behbahani and Ebrahim Farshidi and Karim Ansari-Asl}
}
@article{journals/integration/StricklandEKZ98,
  title = {VLSI design in the 3rd dimension},
  pages = {1-16},
  year = {1998},
  volume = {25},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(98)00006-6},
  author = {Stephen Strickland and Erhan Ergin and David R. Kaeli and Paul M. Zavracky}
}
@article{journals/integration/RosenSHBB15,
  title = {A highly dependable self-adaptive mixed-signal multi-core system-on-chip architecture},
  pages = {55-71},
  year = {2015},
  volume = {48},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.04.001},
  author = {Julius von Rosen and Felix Salfelder and Lars Hedrich and Benjamin Betting and Uwe Brinkschulte}
}
@article{journals/integration/RamanathanV99,
  title = {Low-power pipelined LMS adaptive filter architectures with minimal adaptation delay1},
  pages = {1-32},
  year = {1999},
  volume = {27},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(98)00013-3},
  author = {S. Ramanathan and V. Visvanathan}
}
@article{journals/integration/AyalaSC10,
  title = {Thermal modeling and analysis of 3D multi-processor chips},
  pages = {327-341},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2010.06.002},
  author = {José L. Ayala and Arvind Sridhar and David Cuesta}
}
@article{journals/integration/VaisbandF15,
  title = {Energy efficient adaptive clustering of on-chip power delivery systems},
  pages = {1-9},
  year = {2015},
  volume = {48},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.06.003},
  author = {Inna Vaisband and Eby G. Friedman}
}
@article{journals/integration/Lin07,
  title = {Compiling concurrent programs for embedded sequential execution},
  pages = {106-117},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2006.02.008},
  author = {Bill Lin}
}
@article{journals/integration/HaoTS13,
  title = {Statistical full-chip total power estimation considering spatially correlated process variations},
  pages = {80-88},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2011.12.004},
  author = {Zhigang Hao and Sheldon X.-D. Tan and Guoyong Shi}
}
@article{journals/integration/AtienzaMPMCBS06,
  title = {Efficient system-level prototyping of power-aware dynamic memory managers for embedded systems},
  pages = {113-130},
  year = {2006},
  volume = {39},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2004.08.003},
  author = {David Atienza and Stylianos Mamagkakis and Francesco Poletti and Jose Manuel Mendias and Francky Catthoor and Luca Benini and Dimitrios Soudris}
}
@article{journals/integration/BeeftinkKKPS00,
  title = {Combinatorial cell design for CMOS libraries},
  pages = {67-93},
  year = {2000},
  volume = {29},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(99)00024-3},
  author = {Frederik Beeftink and Prabhakar Kudva and David S. Kung and Ruchir Puri and Leon Stok}
}
@article{journals/integration/LiTW09,
  title = {Hierarchical Krylov subspace based reduction of large interconnects},
  pages = {193-202},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2008.06.004},
  author = {Duo Li and Sheldon X.-D. Tan and Lifeng Wu}
}
@article{journals/integration/DalkilicP99,
  title = {Multi-schedule design space exploration: an alternative synthesis framework},
  pages = {87-112},
  year = {1999},
  volume = {27},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(99)00007-3},
  author = {Mehmet Emin Dalkiliç and Vijay Pitchumani}
}
@article{journals/integration/WuH13,
  title = {Bus-driven floorplanning with thermal consideration},
  pages = {369-381},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2012.11.002},
  author = {Po-Hsun Wu and Tsung-Yi Ho}
}
@article{journals/integration/BhatiaH00,
  title = {Bounds, designs and layouts for multi-terminal FPIC architectures},
  pages = {141-156},
  year = {2000},
  volume = {28},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(99)00011-5},
  author = {Dinesh Bhatia and James Haralambides}
}
@article{journals/integration/BashizadeS15,
  title = {P2R2: Parallel Pseudo-Round-Robin arbiter for high performance NoCs},
  pages = {173-182},
  year = {2015},
  volume = {50},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.11.002},
  author = {Ramin Bashizade and Hamid Sarbazi-Azad}
}
@article{journals/integration/LinH90,
  title = {A new algorithm for tile generation},
  pages = {259-269},
  year = {1990},
  volume = {9},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(90)90019-W},
  author = {Youn-Long Lin and Yu-Chin Hsu}
}
@article{journals/integration/MaestroRRR09,
  title = {Protection against soft errors in the space environment: A finite impulse response (FIR) filter case study},
  pages = {128-136},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2008.04.002},
  author = {Juan Antonio Maestro and Pedro Reviriego and Pilar Reyes and Oscar Ruano}
}
@article{journals/integration/LeeP02,
  title = {A protocol converter for nonblocking protocols},
  pages = {71-88},
  year = {2002},
  volume = {33},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(02)00049-4},
  author = {Young Moo Lee and Kyu Ho Park}
}
@article{journals/integration/TaberoSMM08,
  title = {Allocation heuristics and defragmentation measures for reconfigurable systems management},
  pages = {281-296},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2007.08.001},
  author = {Jesús Tabero and Julio Septién and Hortensia Mecha and Daniel Mozos}
}
@article{journals/integration/NijssenE98,
  title = {GreyHound: A methodology for utilizing datapath regularity in standard design flows},
  pages = {111-135},
  year = {1998},
  volume = {25},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(98)00010-8},
  author = {R. X. T. Nijssen and C. A. J. van Eijk}
}
@article{journals/integration/LiuL95,
  title = {Diagnosis of interconnects using a structured walking-1 approach},
  pages = {181-198},
  year = {1995},
  volume = {19},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(95)00010-1},
  author = {Tong Liu and Fabrizio Lombardi}
}
@article{journals/integration/FiloKM92,
  title = {Optimizing the control-unit through the resynchronization of operations},
  pages = {231-258},
  year = {1992},
  volume = {13},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(92)90030-3},
  author = {David Filo and David C. Ku and Giovanni De Micheli}
}
@article{journals/integration/ShawAR02,
  title = {Fault security analysis of CMOS VLSI circuits using defect-injectable VHDL models},
  pages = {77-97},
  year = {2002},
  volume = {32},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(02)00043-3},
  author = {Donald B. Shaw and Dhamin Al-Khalili and Come Rozon}
}
@article{journals/integration/AjazL15,
  title = {Efficient multi-Gb/s multi-mode LDPC decoder architecture for IEEE 802.11ad applications},
  pages = {21-36},
  year = {2015},
  volume = {51},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.05.001},
  author = {Sabooh Ajaz and Hanho Lee}
}
@article{journals/integration/TatasKST07,
  title = {Architecture design of a coarse-grain reconfigurable multiply-accumulate unit for data-intensive applications},
  pages = {74-93},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2006.02.011},
  author = {Konstantinos Tatas and George Koutroumpezis and Dimitrios Soudris and Adonios Thanailakis}
}
@article{journals/integration/CockburnB90,
  title = {Switch-level testability of the dynamic CMOS PLA},
  pages = {49-80},
  year = {1990},
  volume = {9},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(90)90005-L},
  author = {Bruce F. Cockburn and Janusz A. Brzozowski}
}
@article{journals/integration/MahabadiKKNM15,
  title = {Critical path-aware voltage island partitioning and floorplanning for hard real-time embedded systems},
  pages = {21-35},
  year = {2015},
  volume = {48},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.05.002},
  author = {Aminollah Mahabadi and Ahmad Khonsari and Behnam Khodabandeloo and Hamid Noori and Alireza Majidi}
}
@article{journals/integration/MohnkeM93,
  title = {Permutation and phase independent Boolean comparison},
  pages = {109-129},
  year = {1993},
  volume = {16},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(93)90041-A},
  author = {Janett Mohnke and Sharad Malik}
}
@article{journals/integration/Spaanenburg90b,
  title = {Editorial},
  pages = {107},
  year = {1990},
  volume = {9},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(90)90030-5},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/Abu-KhaderS06,
  title = {Systolic Galois field exponentiation in a multiple-valued logic technique},
  pages = {229-251},
  year = {2006},
  volume = {39},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2005.06.001},
  author = {Nabil Abu-Khader and Pepe Siy}
}
@article{journals/integration/AsifV12,
  title = {Performance analysis of radix-4 adders},
  pages = {111-120},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2011.09.004},
  author = {Shahzad Asif and Mark Vesterbacka}
}
@article{journals/integration/MullerSGWB06,
  title = {Low power synthesizable register files for processor and IP cores},
  pages = {131-155},
  year = {2006},
  volume = {39},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2004.08.001},
  author = {Matthias Müller and Sven Simon and Holger Gryska and Andreas Wortmann and Steffen Buch}
}
@article{journals/integration/YaoYCZS15,
  title = {SIAR: Customized real-time interactive router for analog circuits},
  pages = {170-182},
  year = {2015},
  volume = {48},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.03.001},
  author = {Hailong Yao and Fan Yang and Yici Cai and Qiang Zhou and Chiu-Wing Sham}
}
@article{journals/integration/BiverKT89,
  title = {Architectural design and realization of a single-chip Viterbi decoder},
  pages = {3-16},
  year = {1989},
  volume = {8},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(89)90069-2},
  author = {Marc Biver and Hubert Kaeslin and Carlo Tommasini}
}
@article{journals/integration/TsaiKHL12,
  title = {Discharge-path-based antenna effect detection and fixing for X-architecture clock tree},
  pages = {76-90},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2011.05.002},
  author = {Chia-Chun Tsai and Chung-Chieh Kuo and Feng-Tzu Hsu and Trong-Yen Lee}
}
@article{journals/integration/FariasNM13,
  title = {Hardware implementation of subtractive clustering for radionuclide identification},
  pages = {220-229},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2012.10.005},
  author = {Marcos Santana Farias and Nadia Nedjah and Luiza de Macedo Mourelle}
}
@article{journals/integration/PuigLH10,
  title = {Erratum to the Special Section on DCIS 2006 [Integration, the VLSI Journal, Volume 42, Issue 3, June 2009]},
  pages = {166},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2009.11.001},
  author = {Manel Puig and José María López-Villegas and Atila Herms}
}
@article{journals/integration/HubertAR15,
  title = {Impact of scaling on the soft error sensitivity of bulk, FDSOI and FinFET technologies due to atmospheric radiation},
  pages = {39-47},
  year = {2015},
  volume = {50},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.01.003},
  author = {G. Hubert and L. Artola and D. Regis}
}
@article{journals/integration/Gizdarski96,
  title = {Built-in self-test for folded bit-line Mbit DRAMs},
  pages = {95-112},
  year = {1996},
  volume = {21},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(96)00007-7},
  author = {Emil Gizdarski}
}
@article{journals/integration/GulatiJKW08,
  title = {A probabilistic method to determine the minimum leakage vector for combinational designs in the presence of random PVT variations},
  pages = {399-412},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2007.10.001},
  author = {Kanupriya Gulati and Nikhil Jayakumar and Sunil P. Khatri and D. M. H. Walker}
}
@article{journals/integration/XueLDY10,
  title = {Full-chip leakage analysis for 65 nm CMOS technology and beyond},
  pages = {353-364},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2010.05.002},
  author = {Jiying Xue and Tao Li and Yangdong Deng and Zhiping Yu}
}
@article{journals/integration/MikulaMK08,
  title = {Asynchronous control of modules activity in integrated systems for reducing peak temperatures},
  pages = {447-458},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2008.01.003},
  author = {Slawomir Mikula and Gilbert De Mey and Andrzej Kos}
}
@article{journals/integration/Otten02,
  title = {Shifts in INTEGRATION: 20 years of VLSI design},
  pages = {1-4},
  year = {2002},
  volume = {32},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(02)00080-9},
  author = {Ralph H. J. M. Otten}
}
@article{journals/integration/HassanAE05,
  title = {Design and optimization of MOS current mode logic for parameter variations},
  pages = {417-437},
  year = {2005},
  volume = {38},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2004.07.014},
  author = {Hassan Hassan and Mohab Anis and Mohamed I. Elmasry}
}
@article{journals/integration/LawY08,
  title = {Multi-bend bus driven floorplanning},
  pages = {306-316},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2007.09.002},
  author = {Jill H. Y. Law and Evangeline F. Y. Young}
}
@article{journals/integration/WuH12,
  title = {Bus-driven floorplanning with bus pin assignment and deviation minimization},
  pages = {405-426},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2011.11.012},
  author = {Po-Hsun Wu and Tsung-Yi Ho}
}
@article{journals/integration/WimerS15,
  title = {Energy efficient hybrid adder architecture},
  pages = {109-115},
  year = {2015},
  volume = {48},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.06.002},
  author = {Shmuel Wimer and Amnon Stanislavsky}
}
@article{journals/integration/HanCBCPGJHLY09,
  title = {Simulink®-based heterogeneous multiprocessor SoC design flow for mixed hardware/software refinement and simulation},
  pages = {227-245},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2008.08.003},
  author = {Sang-Il Han and Soo-Ik Chae and Lisane B. de Brisolara and Luigi Carro and Katalin Popovici and Xavier Guerin and Ahmed Amine Jerraya and Kai Huang and Lei Li and Xiaolang Yan}
}
@article{journals/integration/RamanathanVN99,
  title = {Synthesis of ASIPs for DSP algorithms},
  pages = {13-32},
  year = {1999},
  volume = {28},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(99)00009-7},
  author = {S. Ramanathan and V. Visvanathan and S. K. Nandy}
}
@article{journals/integration/WuYZW15,
  title = {Rapid estimation of the probability of SRAM failure via adaptive multi-level sliding-window statistical method},
  pages = {1-15},
  year = {2015},
  volume = {50},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.12.002},
  author = {Zhenyu Wu and Changhao Yan and Xuan Zeng and Sheng-Guo Wang}
}
@article{journals/integration/KanopoulosM85,
  title = {A single-chip adaptive delta modulator with optimum performance},
  pages = {319-328},
  year = {1985},
  volume = {3},
  journal = {Integration},
  number = {4},
  doi = {10.1016/0167-9260(85)90016-1},
  author = {Nick Kanopoulos and V. Makios}
}
@article{journals/integration/EvenRS93,
  title = {Linear test sequences for detecting functionally faulty RAM's},
  pages = {75-89},
  year = {1993},
  volume = {16},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(93)90059-L},
  author = {Guy Even and Ophir Rachman and Ilan Y. Spillinger}
}
@article{journals/integration/Vygen07,
  title = {New theoretical results on quadratic placement},
  pages = {305-314},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2005.12.012},
  author = {Jens Vygen}
}
@article{journals/integration/Piguet83,
  title = {Design methodology for full custom CMOS microcomputers},
  pages = {335-350},
  year = {1983},
  volume = {1},
  journal = {Integration},
  number = {4},
  doi = {10.1016/S0167-9260(83)80006-6},
  author = {Christian Piguet}
}
@article{journals/integration/CarrilloDAT04,
  title = {Rail-to-rail constant-gm operational amplifier for video applications},
  pages = {1-16},
  year = {2004},
  volume = {37},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2003.09.003},
  author = {Juan M. Carrillo and J. Francisco Duque-Carrillo and José L. Ausín and Guido Torelli}
}
@article{journals/integration/ErhardJ92,
  title = {Power/ground networks in VLSI: are general graphs better than trees?},
  pages = {91-109},
  year = {1992},
  volume = {14},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(92)90012-N},
  author = {Karl-Heinz Erhard and Frank M. Johannes}
}
@article{journals/integration/WeiD09,
  title = {Reconfigurable DeltaSigma modulator topology design through hierarchical mapping and constraint extraction},
  pages = {116-127},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2008.04.001},
  author = {Ying Wei and Alex Doboli}
}
@article{journals/integration/MakSCL10,
  title = {Wave-pipelined intra-chip signaling for on-FPGA communications},
  pages = {188-201},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2010.01.002},
  author = {Terrence S. T. Mak and N. Pete Sedcole and Peter Y. K. Cheung and Wayne Luk}
}
@article{journals/integration/ZhangDTD07,
  title = {Compiled code simulation of analog and mixed-signal systems using piecewise linear modeling of nonlinear parameters: A case study for DeltaSigma modulator simulation},
  pages = {193-208},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2005.09.001},
  author = {Hui Zhang and Simona Doboli and Hua Tang and Alex Doboli}
}
@article{journals/integration/LiT10,
  title = {Statistical analysis of large on-chip power grid networks by variational reduction scheme},
  pages = {167-175},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2010.01.004},
  author = {Duo Li and Sheldon X.-D. Tan}
}
@article{journals/integration/SchultzG95,
  title = {Architectures for large-capacity CAMs},
  pages = {151-171},
  year = {1995},
  volume = {18},
  journal = {Integration},
  number = {2-3},
  doi = {10.1016/0167-9260(95)00006-2},
  author = {Kenneth J. Schultz and P. Glenn Gulak}
}
@article{journals/integration/Spannenburg89,
  title = {Editorial},
  pages = {97},
  year = {1989},
  volume = {8},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(89)90042-4},
  author = {Lambert Spannenburg}
}
@article{journals/integration/KhatirEM11,
  title = {Improving the energy efficiency of reversible logic circuits by the combined use of adiabatic styles},
  pages = {12-21},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2010.09.004},
  author = {Mehrdad Khatir and Alireza Ejlali and Amir Moradi}
}
@article{journals/integration/Even97,
  title = {A real-time systolic integer multiplier},
  pages = {23-38},
  year = {1997},
  volume = {22},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(97)00003-5},
  author = {Guy Even}
}
@article{journals/integration/ChungK08,
  title = {Gate-level dual-threshold static power optimization methodology (GDSPOM) using path-based static timing analysis (STA) technique for SOC application},
  pages = {9-16},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2007.03.001},
  author = {B. Chung and J. B. Kuo}
}
@article{journals/integration/SchaafFMBTR04,
  title = {Intelligent IP retrieval driven by application requirements},
  pages = {253-287},
  year = {2004},
  volume = {37},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2004.01.002},
  author = {Martin Schaaf and Andrea Freßmann and Rainer Maximini and Ralph Bergmann and Alexander Tartakovski and Martin Radetzki}
}
@article{journals/integration/YangWTA08,
  title = {Techniques for dual forms of Reed-Muller expansion conversion},
  pages = {113-122},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2007.02.001},
  author = {M. Yang and L. Wang and J. R. Tong and A. E. A. Almaini}
}
@article{journals/integration/MendiasHP02,
  title = {A study about the efficiency of formal high-level synthesis applied to verification},
  pages = {101-131},
  year = {2002},
  volume = {31},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(02)00021-4},
  author = {José M. Mendías and Román Hermida and Olga Peñalba}
}
@article{journals/integration/PeetersSQ07,
  title = {Power and electromagnetic analysis: Improved model, consequences and comparisons},
  pages = {52-60},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2005.12.013},
  author = {Eric Peeters and François-Xavier Standaert and Jean-Jacques Quisquater}
}
@article{journals/integration/CasaleiroOF16,
  title = {A quadrature RC-oscillator with capacitive coupling},
  pages = {260-271},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.06.006},
  author = {João Casaleiro and Luís B. Oliveira and Igor M. Filanovsky}
}
@article{journals/integration/FarshidiBRF11,
  title = {A pre-placement individual net length estimation model and an application for modern circuits},
  pages = {111-122},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2010.11.003},
  author = {Amin Farshidi and Laleh Behjat and Logan M. Rakai and Bahareh Fathi}
}
@article{journals/integration/BhawmikNC89,
  title = {Selecting test methodologies for PLAs and random logic modules in VLSI circuits - an expert systems approach},
  pages = {267-281},
  year = {1989},
  volume = {7},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(89)90005-9},
  author = {Sudipta Bhawmik and V. K. Narang and Parimal Pal Chaudhuri}
}
@article{journals/integration/YanSL06,
  title = {Erratum to: "High-speed systolic architectures for finite field inversion" [Integration 38(3) (2005) 383-398]},
  pages = {474-476},
  year = {2006},
  volume = {39},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2005.04.002},
  author = {Zhiyuan Yan and Dilip V. Sarwate and Zhongzhi Liu}
}
@article{journals/integration/KraftH85,
  title = {A router for channels of nonuniform width containing preplaced wiring and obstacles},
  pages = {223-244},
  year = {1985},
  volume = {3},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(85)90006-9},
  author = {Walter Kraft and Werner Hein}
}
@article{journals/integration/LiuTWH014,
  title = {Compact thermal modeling for packaged microprocessor design with practical power maps},
  pages = {71-85},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2013.07.003},
  author = {Zao Liu and Sheldon X.-D. Tan and Hai Wang and Yingbo Hua and Ashish Gupta 0007}
}
@article{journals/integration/WangR90,
  title = {VLSI implementation of a 16-state coset code},
  pages = {303-319},
  year = {1990},
  volume = {9},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(90)90022-S},
  author = {Wei Wang and Craig K. Rushforth}
}
@article{journals/integration/PolianGB03,
  title = {Pattern-based verification of connections to intellectual property cores},
  pages = {25-44},
  year = {2003},
  volume = {35},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(03)00003-8},
  author = {Ilia Polian and Wolfgang Günther and Bernd Becker}
}
@article{journals/integration/GayRB85,
  title = {Component placement in VLSI circuits using a constant pressure Monte Carlo method},
  pages = {271-282},
  year = {1985},
  volume = {3},
  journal = {Integration},
  number = {4},
  doi = {10.1016/0167-9260(85)90014-8},
  author = {J. G. Gay and Roy Richter and B. J. Berne}
}
@article{journals/integration/LeeY02,
  title = {Systolic multiplier for Montgomery's algorithm},
  pages = {99-109},
  year = {2002},
  volume = {32},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(02)00044-5},
  author = {Keon-Jik Lee and Kee-Young Yoo}
}
@article{journals/integration/Yan14,
  title = {Fault-tolerant analysis of TMR design with noise-aware logic},
  pages = {452-460},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2014.02.002},
  author = {Jin-Tai Yan}
}
@article{journals/integration/HedenstiernaJ87,
  title = {New algorithms for increased efficiency in hierarchical design rule checking},
  pages = {319-336},
  year = {1987},
  volume = {5},
  journal = {Integration},
  number = {3-4},
  doi = {10.1016/0167-9260(87)90022-8},
  author = {Nils Hedenstierna and Kjell O. Jeppson}
}
@article{journals/integration/BeerelM92,
  title = {Semi-modularity and testability of speed-independent circuits},
  pages = {301-322},
  year = {1992},
  volume = {13},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(92)90033-U},
  author = {Peter A. Beerel and Teresa H. Y. Meng}
}
@article{journals/integration/KuangWKYJ14,
  title = {Efficient architecture and hardware implementation of hybrid fuzzy-Kalman filter for workload prediction},
  pages = {408-416},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2013.11.006},
  author = {Shiann-Rong Kuang and Kun-Yi Wu and Bao-Chen Ke and Jia-Huei Yeh and Hao-Yi Jheng}
}
@article{journals/integration/SamudraK97,
  title = {A new modeling technique for mixed-mode simulation of CMOS circuits},
  pages = {87-99},
  year = {1997},
  volume = {22},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(97)00006-0},
  author = {Ganesh Samudra and Lee Teng Kiat}
}
@article{journals/integration/MorshedzadehJP15,
  title = {Three-dimensional switchbox multiplexing in emerging 3D-FPGAs to reduce chip footprint and improve TSV usage},
  pages = {81-90},
  year = {2015},
  volume = {50},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.01.007},
  author = {Marzieh Morshedzadeh and Ali Jahanian and Payam Pourashraf}
}
@article{journals/integration/ChaoH96,
  title = {An efficient lower bound algorithm for channel routing},
  pages = {193-209},
  year = {1996},
  volume = {20},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(95)00024-0},
  author = {Heng-Yi Chao and Mary P. Harper}
}
@article{journals/integration/Deprettere93,
  title = {Example of combined algorithm development and architecture design},
  pages = {199-220},
  year = {1993},
  volume = {16},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(93)90021-4},
  author = {Ed F. Deprettere}
}
@article{journals/integration/ReffayP95,
  title = {Communication code generation in systems of affine recurrence equations},
  pages = {63-83},
  year = {1995},
  volume = {20},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(95)00018-6},
  author = {Christophe Reffay and Guy-René Perrin}
}
@article{journals/integration/KoseF12,
  title = {Efficient algorithms for fast IR drop analysis exploiting locality},
  pages = {149-161},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2011.09.003},
  author = {Selçuk Köse and Eby G. Friedman}
}
@article{journals/integration/Shenoy97,
  title = {Retiming: Theory and practice},
  pages = {1-21},
  year = {1997},
  volume = {22},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(97)00002-3},
  author = {Narendra V. Shenoy}
}
@article{journals/integration/MoradiCVPMW13,
  title = {Domino logic designs for high-performance and leakage-tolerant applications},
  pages = {247-254},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2012.04.005},
  author = {Farshad Moradi and Tuan Vu Cao and Elena I. Vatajelu and Ali Peiravi and Hamid Mahmoodi and Dag T. Wisland}
}
@article{journals/integration/Bayrakci15,
  title = {Stochastic logical effort as a variation aware delay model to estimate timing yield},
  pages = {101-108},
  year = {2015},
  volume = {48},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.07.003},
  author = {Alp Arslan Bayrakci}
}
@article{journals/integration/WangAS14,
  title = {Compact model to efficiently characterize TSV-to-transistor noise coupling in 3D ICs},
  pages = {296-306},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2013.10.006},
  author = {Hailang Wang and Mohammad H. Asgari and Emre Salman}
}
@article{journals/integration/GonzalezZ89,
  title = {Stretching and three-layer wiring planar layouts},
  pages = {111-141},
  year = {1989},
  volume = {8},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(89)90044-8},
  author = {Teofilo F. Gonzalez and Si-Qing Zheng}
}
@article{journals/integration/Curatelli91,
  title = {Region definition and ordering for macrocells with unconstrained placement},
  pages = {169-184},
  year = {1991},
  volume = {10},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(06)80014-3},
  author = {Francesco Curatelli}
}
@article{journals/integration/CicekPD14,
  title = {A novel design method for discrete time chaos based true random number generators},
  pages = {38-47},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2013.06.003},
  author = {Ihsan Cicek and Ali Emre Pusane and Günhan Dündar}
}
@article{journals/integration/BuonannoLSS93,
  title = {Fault detection in TFCMOS/DFCMOS combinational gates},
  pages = {201-227},
  year = {1993},
  volume = {15},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(93)90052-E},
  author = {Giacomo Buonanno and Fabrizio Lombardi and Donatella Sciuto and Yinan N. Shen}
}
@article{journals/integration/DionRR96,
  title = {Resource-constrained scheduling of partitioned algorithms on processor arrays},
  pages = {139-159},
  year = {1996},
  volume = {20},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(95)00022-4},
  author = {Michèle Dion and Tanguy Risset and Yves Robert}
}
@article{journals/integration/SuS90,
  title = {Optimal gate-matrix layout of CMOS functional cells},
  pages = {3-23},
  year = {1990},
  volume = {9},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(90)90003-J},
  author = {C. C. Su and Majid Sarrafzadeh}
}
@article{journals/integration/ReimannSR16,
  title = {Challenges of cell selection algorithms in industrial high performance microprocessor designs},
  pages = {347-354},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.09.001},
  author = {Tiago Reimann and Cliff C. N. Sze and Ricardo Reis}
}
@article{journals/integration/EkekweEK08,
  title = {A wide speed range and high precision position and velocity measurements chip with serial peripheral interface},
  pages = {297-305},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2007.07.002},
  author = {Ndubuisi Ekekwe and Ralph Etienne-Cummings and Peter Kazanzides}
}
@article{journals/integration/RajopadhyeS85,
  title = {Formal semantics for a symbolic IC design technique: Examples and applications},
  pages = {13-32},
  year = {1985},
  volume = {3},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(85)90052-5},
  author = {Sanjay V. Rajopadhye and P. A. Subrahmanyam}
}
@article{journals/integration/MicconiMP15,
  title = {System-level synthesis of multi-ASIP platforms using an uncertainty model},
  pages = {118-138},
  year = {2015},
  volume = {51},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.07.006},
  author = {Laura Micconi and Jan Madsen and Paul Pop}
}
@article{journals/integration/Lavenier93,
  title = {An integrated 2D systolic array for spelling correction},
  pages = {97-111},
  year = {1993},
  volume = {15},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(93)90006-X},
  author = {Dominique Lavenier}
}
@article{journals/integration/Larsson87,
  title = {Semantics of a hardware specification language and related transformation rules},
  pages = {145-158},
  year = {1987},
  volume = {5},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(87)90006-X},
  author = {Tony Larsson}
}
@article{journals/integration/MiyashitaAU86,
  title = {An automatic cell pattern generation system for CMOS transistor-pair array LSI},
  pages = {115-133},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(86)80003-7},
  author = {Hiroshi Miyashita and Tohru Adachi and Kazuhiro Ueda}
}
@article{journals/integration/XiaoC12,
  title = {Exact custom instruction enumeration for extensible processors},
  pages = {263-270},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2011.11.011},
  author = {Chenglong Xiao and Emmanuel Casseau}
}
@article{journals/integration/Kagaris03,
  title = {On minimum delay clustering without replication},
  pages = {27-39},
  year = {2003},
  volume = {36},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(03)00030-0},
  author = {Dimitri Kagaris}
}
@article{journals/integration/TalayDD09,
  title = {A Sigma-Delta ADC design automation tool with embedded performance estimator},
  pages = {181-192},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2008.06.002},
  author = {Selçuk Talay and Engin Deniz Diktas and Günhan Dündar}
}
@article{journals/integration/ZhangA07,
  title = {An efficient multiplier-less architecture for 2-D convolution with quadrant symmetric kernels},
  pages = {490-502},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2006.07.001},
  author = {Ming Z. Zhang and Vijayan K. Asari}
}
@article{journals/integration/FavatiLR91,
  title = {VLSI implementation of the capacitance matrix method},
  pages = {3-9},
  year = {1991},
  volume = {11},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(91)90003-4},
  author = {Paola Favati and Grazia Lotti and Francesco Romani}
}
@article{journals/integration/EzzedineTS88,
  title = {A 16-bit specialized processor design},
  pages = {101-110},
  year = {1988},
  volume = {6},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(88)90020-X},
  author = {Toufic Ezzedine and Veronique Tempier and Georges Sagnes}
}
@article{journals/integration/ModarressiTS15,
  title = {Improving the performance of packet-switched networks-on-chip by SDM-based adaptive shortcut paths},
  pages = {193-204},
  year = {2015},
  volume = {50},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.10.003},
  author = {Mehdi Modarressi and Nasibeh Teimouri and Hamid Sarbazi-Azad}
}
@article{journals/integration/HancuS88,
  title = {Implementing probabilistic algorithms on VLSI architectures},
  pages = {59-82},
  year = {1988},
  volume = {6},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(88)90018-1},
  author = {Marius V. A. Hâncu and Kenneth C. Smith}
}
@article{journals/integration/Majzoub15,
  title = {Reducing random-dopant fluctuation impact using footer transistors in many-core systems},
  pages = {46-54},
  year = {2015},
  volume = {48},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.06.005},
  author = {Sohaib Majzoub}
}
@article{journals/integration/Lang86,
  title = {The instruction systolic array - a parallel architecture for VLSI},
  pages = {65-74},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(86)90038-6},
  author = {Hans-Werner Lang}
}
@article{journals/integration/Hiasat03,
  title = {An arithmetic residue to binary conversion technique},
  pages = {13-25},
  year = {2003},
  volume = {36},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(03)00018-X},
  author = {Ahmad A. Hiasat}
}
@article{journals/integration/IsmaeelDM96,
  title = {Assignment and allocation of highly testable data paths under scan optimization},
  pages = {191-207},
  year = {1996},
  volume = {21},
  journal = {Integration},
  number = {3},
  doi = {10.1016/S0167-9260(96)00013-2},
  author = {Asad A. Ismaeel and Muhammad K. Dhodhi and Rajan Mathew}
}
@article{journals/integration/AyalaO14,
  title = {VLSI for the new era},
  pages = {295},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2013.12.002},
  author = {José L. Ayala and Katzalin Olcoz}
}
@article{journals/integration/ChukwudebeGD91,
  title = {Sparse matrix superchip: A reconfigurable architecture for VLSI processing arrays},
  pages = {29-42},
  year = {1991},
  volume = {11},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(91)90005-6},
  author = {G. A. Chukwudebe and Raouf N. Gorgui-Naguib and Satnam Singh Dlay}
}
@article{journals/integration/AartsBHL86,
  title = {Parallel implementations of the statistical cooling algorithm},
  pages = {209-238},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(86)90002-7},
  author = {Emile H. L. Aarts and Frans M. J. de Bont and Erik H. A. Habers and Peter J. M. van Laarhoven}
}
@article{journals/integration/TragoudasT93,
  title = {River routing and density minimization for channels with interchangeable terminals},
  pages = {151-178},
  year = {1993},
  volume = {15},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(93)90050-M},
  author = {Spyros Tragoudas and Ioannis G. Tollis}
}
@article{journals/integration/ZhaoYCSC14,
  title = {Fast and scalable parallel layout decomposition in double patterning lithography},
  pages = {175-183},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2013.09.002},
  author = {Wei Zhao and Hailong Yao and Yici Cai and Subarna Sinha and Charles Chiang}
}
@article{journals/integration/Spaanenburg84b,
  title = {Editorial},
  pages = {277},
  year = {1984},
  volume = {2},
  journal = {Integration},
  number = {4},
  doi = {10.1016/0167-9260(84)90028-2},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/Seidel99,
  title = {High-speed redundant reciprocal approximation},
  pages = {1-12},
  year = {1999},
  volume = {28},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(99)00008-5},
  author = {Peter-Michael Seidel}
}
@article{journals/integration/KimYM12,
  title = {Variable wordlength soft-decision Viterbi decoder for power-efficient wireless LAN},
  pages = {132-140},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2011.10.002},
  author = {Jaeseong Kim and Shingo Yoshizawa and Yoshikazu Miyanaga}
}
@article{journals/integration/Char86,
  title = {Computer algebra and logic programming},
  pages = {271-274},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(86)90005-2},
  author = {Bruce W. Char}
}
@article{journals/integration/ElkeelanyC04,
  title = {Direct connect device core: design and applications},
  pages = {83-102},
  year = {2004},
  volume = {37},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2003.11.002},
  author = {Omar S. Elkeelany and Ghulam M. Chaudhry}
}
@article{journals/integration/JaJa91,
  title = {Parallel algorithms for VLSI routing},
  pages = {305-320},
  year = {1991},
  volume = {12},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(91)90027-I},
  author = {Joseph JáJá}
}
@article{journals/integration/KimL95,
  title = {A new approach to the multiport memory allocation problem in data path synthesis},
  pages = {133-160},
  year = {1995},
  volume = {19},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(95)00009-5},
  author = {Taewhan Kim and C. L. Liu}
}
@article{journals/integration/JiangSZL03,
  title = {An improved circuit-partitioning algorithm based on min-cut equivalence relation},
  pages = {55-68},
  year = {2003},
  volume = {36},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(03)00032-4},
  author = {Xianyang Jiang and Xubang Shen and Tianxu Zhang and Huayu Liu}
}
@article{journals/integration/KamalASP15,
  title = {Design of NBTI-resilient extensible processors},
  pages = {22-34},
  year = {2015},
  volume = {49},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.12.001},
  author = {Mehdi Kamal and Ali Afzali-Kusha and Saeed Safari and Massoud Pedram}
}
@article{journals/integration/ChenJ97,
  title = {Serial diagnostic fault simulation for synchronous sequential circuits},
  pages = {157-170},
  year = {1997},
  volume = {23},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(97)00020-5},
  author = {Shung-Chih Chen and Jer-Min Jou}
}
@article{journals/integration/MoonenC95,
  title = {Algorithms and parallel VLSI architectures},
  pages = {1-2},
  year = {1995},
  volume = {20},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(95)00014-3},
  author = {Marc Moonen and Francky Catthoor}
}
@article{journals/integration/CodenottiRL85,
  title = {VLSI implementation of iterative methods for the solution of linear systems},
  pages = {211-221},
  year = {1985},
  volume = {3},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(85)90005-7},
  author = {Bruno Codenotti and Francesco Romani and Grazia Lotti}
}
@article{journals/integration/LursinsapG89,
  title = {Power routing in channelless floorplan layouts},
  pages = {249-268},
  year = {1989},
  volume = {8},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(89)90019-9},
  author = {Chidchanok Lursinsap and Daniel Gajski}
}
@article{journals/integration/ChenW97a,
  title = {A graph theoretic approach to feed-through pin assignment},
  pages = {147-158},
  year = {1997},
  volume = {24},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(97)00030-8},
  author = {Y. P. Chen and D. F. Wong}
}
@article{journals/integration/LuCS12,
  title = {A new clock network synthesizer for modern VLSI designs},
  pages = {121-131},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2011.11.001},
  author = {Jingwei Lu and Wing-Kai Chow and Chiu-Wing Sham}
}
@article{journals/integration/FanucciSB01,
  title = {A parametric VLSI architecture for video motion estimation},
  pages = {79-100},
  year = {2001},
  volume = {31},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(01)00023-2},
  author = {Luca Fanucci and Sergio Saponara and Lorenzo Bertini}
}
@article{journals/integration/CuratelliA89,
  title = {A reconfigurable wiring algorithm for three-layer maze routing},
  pages = {127-149},
  year = {1989},
  volume = {7},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(89)90034-5},
  author = {Francesco Curatelli and P. Antognetti}
}
@article{journals/integration/VenkateswaranM94,
  title = {A survey of DA techniques for PLD and FPGA based systems},
  pages = {191-240},
  year = {1994},
  volume = {17},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(94)90001-9},
  author = {Raja Venkateswaran and Pinaki Mazumder}
}
@article{journals/integration/BrownG95,
  title = {The design of parallel square-root covariance Kalman filters using algorithm engineering},
  pages = {101-119},
  year = {1995},
  volume = {20},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(95)00020-8},
  author = {D. W. Brown and F. M. F. Gaston}
}
@article{journals/integration/NaderiSS09,
  title = {A low-power 2GHz data conversion using delta modulation for portable application},
  pages = {68-76},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2008.08.002},
  author = {Ali Naderi and Mohamad Sawan and Yvon Savaria}
}
@article{journals/integration/BrzozowskiY87,
  title = {Combinational static CMOS networks},
  pages = {103-122},
  year = {1987},
  volume = {5},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(87)90002-2},
  author = {Janusz A. Brzozowski and Michael Yoeli}
}
@article{journals/integration/Rathmell86,
  title = {Information flow in VLSI design},
  pages = {185-191},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(86)80007-4},
  author = {J. G. Rathmell}
}
@article{journals/integration/Ezz-EldinEH15,
  title = {High Throughput Asynchronous NoC Design under High Process Variation},
  pages = {1-13},
  year = {2015},
  volume = {49},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.10.006},
  author = {Rabab Ezz-Eldin and Magdy A. El-Moursy and Hesham F. A. Hamed}
}
@article{journals/integration/KumarKC12,
  title = {Customizing completely specified pattern set targeting dynamic and leakage power reduction during testing},
  pages = {211-221},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2011.08.001},
  author = {S. Krishna Kumar and Subhadip Kundu and Santanu Chattopadhyay}
}
@article{journals/integration/Spaanenburg91,
  title = {Editorial},
  pages = {1},
  year = {1991},
  volume = {11},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(91)90002-3},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/GajS11,
  title = {Hardware architectures for algebra, cryptology, and number theory},
  pages = {257-258},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2011.04.002},
  author = {Kris Gaj and Rainer Steinwandt}
}
@article{journals/integration/VisariusLKH04,
  title = {Generic integration infrastructure for IP-based design processes and tools with a unified XML format},
  pages = {289-321},
  year = {2004},
  volume = {37},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2004.01.001},
  author = {Markus Visarius and Johannes Lessmann and Frank Kelso and Wolfram Hardt}
}
@article{journals/integration/Rajopadhye93,
  title = {An improved systolic algorithm for the algebraic path problem},
  pages = {279-296},
  year = {1993},
  volume = {14},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(93)90012-2},
  author = {Sanjay Rajopadhye}
}
@article{journals/integration/DrechslerG01,
  title = {History-based dynamic BDD minimization},
  pages = {51-63},
  year = {2001},
  volume = {31},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(01)00021-9},
  author = {Rolf Drechsler and Wolfgang Günther}
}
@article{journals/integration/YuW85,
  title = {Interval-graph-based PLA folding},
  pages = {33-48},
  year = {1985},
  volume = {3},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(85)90053-7},
  author = {Qingjian Yu and Omar Wing}
}
@article{journals/integration/LiuL91,
  title = {FLORA: A data path allocator based on branch-and-bound search},
  pages = {43-66},
  year = {1991},
  volume = {11},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(91)90006-7},
  author = {Ta-Yung Liu and Youn-Long Lin}
}
@article{journals/integration/MavaddatM91,
  title = {On compiling behaviour to silicon: a formal language approach},
  pages = {239-266},
  year = {1991},
  volume = {12},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(91)90024-F},
  author = {Farhad Mavaddat and M. Mahmood}
}
@article{journals/integration/BrachtendorfL00,
  title = {An accurate model for the transient simulation of lossy interconnects based on a novel discretization formula},
  pages = {117-129},
  year = {2000},
  volume = {29},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(00)00004-3},
  author = {Hans Georg Brachtendorf and Rainer Laur}
}
@article{journals/integration/SantosMV16,
  title = {Substrate noise isolation improvement in a single-well standard CMOS process},
  pages = {122-128},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.09.006},
  author = {Pedro Mendonça dos Santos and Luís Mendes and João Caldinhas Vaz}
}
@article{journals/integration/Even96,
  title = {The Retiming Lemma: A simple proof and applications},
  pages = {123-137},
  year = {1996},
  volume = {20},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(95)00021-6},
  author = {Guy Even}
}
@article{journals/integration/VeceCO15,
  title = {Transaction-level power analysis of VLSI digital systems},
  pages = {116-126},
  year = {2015},
  volume = {50},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.02.003},
  author = {Giovanni B. Vece and Massimo Conti and Simone Orcioni}
}
@article{journals/integration/GhoshF05,
  title = {Detection probabilities of interconnect breaks: an analysis},
  pages = {451-465},
  year = {2005},
  volume = {38},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2004.07.003},
  author = {Shalini Ghosh and F. Joel Ferguson}
}
@article{journals/integration/HarikumarW15,
  title = {A 10-bit 50 MS/s SAR ADC in 65 nm CMOS with on-chip reference voltage buffer},
  pages = {28-38},
  year = {2015},
  volume = {50},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.01.002},
  author = {Prakash Harikumar and J. Jacob Wikner}
}
@article{journals/integration/HaqueSBM06,
  title = {Design of a high-speed, low-noise CMOS data output buffer},
  pages = {252-266},
  year = {2006},
  volume = {39},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2005.07.001},
  author = {Rezaul Haque and Andrzej Sendrowski and Bob Baltar and Saad Monasa}
}
@article{journals/integration/KarpovskyL83,
  title = {Detection and identification of input/output stuck-at and bridging faults in combinational and sequential VLSI networks by universal tests},
  pages = {211-232},
  year = {1983},
  volume = {1},
  journal = {Integration},
  number = {2-3},
  doi = {10.1016/S0167-9260(83)80020-0},
  author = {Mark G. Karpovsky and Lev B. Levitin}
}
@article{journals/integration/Berkel92,
  title = {Beware the isochronic fork},
  pages = {103-128},
  year = {1992},
  volume = {13},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(92)90001-F},
  author = {Kees van Berkel}
}
@article{journals/integration/WilsonI09,
  title = {Input match and load tank digital calibration of an inductively degenerated CMOS LNA},
  pages = {3-9},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2007.12.003},
  author = {James Wilson and Mohammed Ismail}
}
@article{journals/integration/TangF00,
  title = {Delay and noise estimation of CMOS logic gates driving coupled resistive-capacitive interconnections},
  pages = {131-165},
  year = {2000},
  volume = {29},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(00)00005-5},
  author = {Kevin T. Tang and Eby G. Friedman}
}
@article{journals/integration/LiesenbergK83,
  title = {An autolayout system for a hierarchical i.c. design environment},
  pages = {107-119},
  year = {1983},
  volume = {1},
  journal = {Integration},
  number = {2-3},
  doi = {10.1016/S0167-9260(83)80016-9},
  author = {H. K. E. Liesenberg and D. J. Kinniment}
}
@article{journals/integration/JosephP89,
  title = {Feed-through river routing},
  pages = {41-50},
  year = {1989},
  volume = {8},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(89)90071-0},
  author = {Amnon Joseph and Ron Y. Pinter}
}
@article{journals/integration/TabbaraTBN00,
  title = {Integration of retiming with architectural floorplanning},
  pages = {25-43},
  year = {2000},
  volume = {29},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(99)00021-8},
  author = {Abdallah Tabbara and Bassam Tabbara and Robert K. Brayton and A. Richard Newton}
}
@article{journals/integration/DhanwadaDNV06,
  title = {Hierarchical constraint transformation based on genetic optimization for analog system synthesis},
  pages = {267-290},
  year = {2006},
  volume = {39},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2005.07.003},
  author = {Nagu R. Dhanwada and Alex Doboli and Adrián Núñez-Aldana and Ranga Vemuri}
}
@article{journals/integration/JullienWM93,
  title = {VLSI implementations of number theoretic techniques in signal processing},
  pages = {293-313},
  year = {1993},
  volume = {16},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(93)90026-9},
  author = {Graham A. Jullien and Neil M. Wigley and William C. Miller}
}
@article{journals/integration/BouridanePDH89,
  title = {CMOS VLSI circuits of pipeline sections for 32 and 64-point Fermat number transformers},
  pages = {51-64},
  year = {1989},
  volume = {8},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(89)90072-2},
  author = {A. Bouridane and A. Pajayakrit and Satnam Singh Dlay and A. G. J. Holt}
}
@article{journals/integration/Wunderlich98,
  title = {BIST for systems-on-a-chip},
  pages = {55-78},
  year = {1998},
  volume = {26},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(98)00021-2},
  author = {Hans-Joachim Wunderlich}
}
@article{journals/integration/EvenMS00,
  title = {A dual precision IEEE floating-point multiplier},
  pages = {167-180},
  year = {2000},
  volume = {29},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(00)00006-7},
  author = {Guy Even and Silvia M. Müller and Peter-Michael Seidel}
}
@article{journals/integration/JenningsK98,
  title = {Comparison of the VLSI cost/performance properties of two Reed-Solomon decoding algorithms1},
  pages = {103-110},
  year = {1998},
  volume = {25},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(98)00009-1},
  author = {Sylvia M. Jennings and Joep L. W. Kessels}
}
@article{journals/integration/ChowLYS14,
  title = {Obstacle-avoiding rectilinear Steiner tree construction in sequential and parallel approach},
  pages = {105-114},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2013.08.001},
  author = {Wing-Kai Chow and Liang Li and Evangeline F. Y. Young and Chiu-Wing Sham}
}
@article{journals/integration/SegundoQAEHV09,
  title = {A PLL-based synthesizer for tunable digital clock generation in a continuous-time SigmaDelta A/D converter},
  pages = {24-33},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2008.07.002},
  author = {Jokin Segundo and Luis Quintanilla and Jesús Arias and Lourdes Enríquez and Jesús M. Hernández-Mangas and José Vicente}
}
@article{journals/integration/Cremers84,
  title = {On programming VLSI concurrent array processors},
  pages = {15-26},
  year = {1984},
  volume = {2},
  number = {1},
  journal = {Integration},
  doi = {10.1016/0167-9260(84)90004-X},
  author = {Armin B. Cremers and Sun-Yuan Kung}
}
@article{journals/integration/Park12,
  title = {Explicit formulae of polynomial basis squarer for pentanomials using weakly dual basis},
  pages = {205-210},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2011.07.005},
  author = {Sun-Mi Park}
}
@article{journals/integration/ChenW97,
  title = {On retiming for FPGA logic module minimization},
  pages = {135-145},
  year = {1997},
  volume = {24},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(97)00029-1},
  author = {Y. P. Chen and D. F. Wong}
}
@article{journals/integration/JahanianZS11,
  title = {Improved predictability, timing yield and power consumption using hierarchical highways-on-chip planning methodology},
  pages = {123-135},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2010.10.001},
  author = {Ali Jahanian and Morteza Saheb Zamani and Hamid Safizadeh}
}
@article{journals/integration/MargalaW04,
  title = {New approach to design for reusability of arithmetic cores in systems-on-chip},
  pages = {185-203},
  year = {2004},
  volume = {38},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2004.01.004},
  author = {Martin Margala and Hongfan Wang}
}
@article{journals/integration/ArislandAN84,
  title = {VLSI parallel shift sort algorithm and design},
  pages = {331-347},
  year = {1984},
  volume = {2},
  journal = {Integration},
  number = {4},
  doi = {10.1016/0167-9260(84)90031-2},
  author = {Kjell Øystein Arisland and Anne Cathrine Aasbø and Are Nundal}
}
@article{journals/integration/RaseenPA06,
  title = {An efficient estimation of the ROBDD's complexity},
  pages = {211-228},
  year = {2006},
  volume = {39},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2005.06.002},
  author = {Mohamed Raseen and P. W. Chandana Prasad and Ali Assi}
}
@article{journals/integration/BergamaschiCP92,
  title = {Allocation algorithms based on path analysis},
  pages = {283-299},
  year = {1992},
  volume = {13},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(92)90032-T},
  author = {Reinaldo A. Bergamaschi and Raul Camposano and Michael Payer}
}
@article{journals/integration/LeeK14,
  title = {Algorithms for TSV resource sharing and optimization in designing 3D stacked ICs},
  pages = {184-194},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2013.11.001},
  author = {Byunghyun Lee and Taewhan Kim}
}
@article{journals/integration/Groen86,
  title = {"X/OPEN Portability Guide" by the X/OPEN Group, from: Elsevier SciencePublishers B.V., Book Order Department, P.O. Box 211, 1000 AE Amsterdam, The Netherlands},
  pages = {195},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(86)80010-4},
  author = {H. Groen}
}
@article{journals/integration/IskanderLK13,
  title = {Hierarchical sizing and biasing of analog firm intellectual properties},
  pages = {172-188},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2012.01.001},
  author = {Ramy Iskander and Marie-Minerve Louërat and Andreas Kaiser}
}
@article{journals/integration/RjoubK04,
  title = {Multithreshold voltage low-swing/low-voltage techniques in logic gates},
  pages = {283-298},
  year = {2004},
  volume = {38},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2004.07.017},
  author = {Abdoul Rjoub and Odysseas G. Koufopavlou}
}
@article{journals/integration/AbdelhadiGKF13,
  title = {Timing-driven variation-aware synthesis of hybrid mesh/tree clock distribution networks},
  pages = {382-391},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2012.12.001},
  author = {Ameer Abdelhadi and Ran Ginosar and Avinoam Kolodny and Eby G. Friedman}
}
@article{journals/integration/AliotoPP11,
  title = {Optimized design of parallel carry-select adders},
  pages = {62-74},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2010.08.003},
  author = {Massimo Alioto and Gaetano Palumbo and Massimo Poli}
}
@article{journals/integration/TsuiAC08,
  title = {Minimizing the dynamic and sub-threshold leakage power consumption using least leakage vector-assisted technology mapping},
  pages = {76-86},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2007.01.001},
  author = {Chi-Ying Tsui and Robert Yi-Ching Au and Ricky Yiu-kee Choi}
}
@article{journals/integration/EnbodyD89,
  title = {SPYDER: a serial/parallel goal-directed router},
  pages = {151-187},
  year = {1989},
  volume = {7},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(89)90035-7},
  author = {Richard J. Enbody and David H. C. Du}
}
@article{journals/integration/VasiljevicY12,
  title = {Analysis and architecture design of scalable fractional motion estimation for H.264 encoding},
  pages = {427-438},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2011.11.017},
  author = {Jasmina Vasiljevic and Andy Gean Ye}
}
@article{journals/integration/HeTZLWS16,
  title = {Parallel GMRES solver for fast analysis of large linear dynamic systems on GPU platforms},
  pages = {10-22},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.07.005},
  author = {Kai He and Sheldon X.-D. Tan and Hengyang Zhao and Xuexin Liu and Hai Wang and Guoyong Shi}
}
@article{journals/integration/CongD94,
  title = {On nominal delay minimization in LUT-based FPGA technology mapping},
  pages = {73-94},
  year = {1994},
  volume = {18},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(94)90012-4},
  author = {Jason Cong and Yuzheng Ding}
}
@article{journals/integration/EngelsWAM06,
  title = {A comprehensive performance macro-modeling of on-chip RC interconnects considering line shielding effects},
  pages = {433-456},
  year = {2006},
  volume = {39},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2005.08.007},
  author = {Sylvain Engels and Robin Wilson and Nadine Azémard and Philippe Maurine}
}
@article{journals/integration/BelghadrJ14,
  title = {Metro-on-FPGA: A feasible solution to improve the congestion and routing resource management in future FPGAs},
  pages = {96-104},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2013.07.002},
  author = {A. Belghadr and A. Jahanian}
}
@article{journals/integration/Soudan10,
  title = {Reducing signal timing variations in inter-core busses},
  pages = {237-249},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2009.09.002},
  author = {Bassel Soudan}
}
@article{journals/integration/Lavenier00,
  title = {An FPGA systolic array using pseudo-random bit generators for computing Goldbach partitions},
  pages = {77-89},
  year = {2000},
  volume = {30},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(00)00011-0},
  author = {Dominique Lavenier}
}
@article{journals/integration/AlpertK95,
  title = {Recent directions in netlist partitioning: a survey},
  pages = {1-81},
  year = {1995},
  volume = {19},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/0167-9260(95)00008-4},
  author = {Charles J. Alpert and Andrew B. Kahng}
}
@article{journals/integration/GrissomCWPKZOML15,
  title = {An open-source compiler and PCB synthesis tool for digital microfluidic biochips},
  pages = {169-193},
  year = {2015},
  volume = {51},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.01.004},
  author = {Daniel Grissom and Christopher Curtis and Skyler Windh and Calvin Phung and Navin Kumar and Zachary Zimmerman and Kenneth O'Neal and Jeffrey McDaniel and Nick Liao and Philip Brisk}
}
@article{journals/integration/SinghB07,
  title = {An area-efficient timing closure technique for FPGAs using Shannon's expansion},
  pages = {167-173},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2006.02.009},
  author = {Deshanand P. Singh and Stephen Dean Brown}
}
@article{journals/integration/KavousianosNFG99,
  title = {New efficient totally self-checking Berger code checkers},
  pages = {101-118},
  year = {1999},
  volume = {28},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(99)00013-9},
  author = {Xrysovalantis Kavousianos and Dimitris Nikolos and G. Foukarakis and T. Gnardellis}
}
@article{journals/integration/BouletDRR94,
  title = {(Pen)-ultimate tiling?},
  pages = {33-51},
  year = {1994},
  volume = {17},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(94)90019-1},
  author = {Pierre Boulet and Alain Darte and Tanguy Risset and Yves Robert}
}
@article{journals/integration/FujiyoshiKI07,
  title = {A fast algorithm for rectilinear block packing based on selected sequence-pair},
  pages = {274-284},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2006.01.003},
  author = {Kunihiro Fujiyoshi and Chikaaki Kodama and Akira Ikeda}
}
@article{journals/integration/WangZMYJD15,
  title = {An efficient runtime power allocation scheme for many-core systems inspired from auction theory},
  pages = {147-157},
  year = {2015},
  volume = {50},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.11.001},
  author = {Xiaohang Wang and Baoxin Zhao and Terrence S. T. Mak and Mei Yang and Yingtao Jiang and Masoud Daneshtalab}
}
@article{journals/integration/GirardLPS97,
  title = {A non-iterative gate resizing algorithm for high reduction in power consumption},
  pages = {37-52},
  year = {1997},
  volume = {24},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(97)00024-2},
  author = {Patrick Girard and Christian Landrault and Serge Pravossoudovitch and D. Severac}
}
@article{journals/integration/Darte92,
  title = {Erratum to: Regular partitioning for synthesizing fixed-size systolic arrays},
  pages = {97-98},
  year = {1992},
  volume = {13},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(92)90020-Y},
  author = {Alain Darte}
}
@article{journals/integration/Spaanenburg83a,
  title = {Editorial},
  pages = {105},
  year = {1983},
  volume = {1},
  journal = {Integration},
  number = {2-3},
  doi = {10.1016/S0167-9260(83)80015-7},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/SerafySS14,
  title = {A geometric approach to chip-scale TSV shield placement for the reduction of TSV coupling in 3D-ICs},
  pages = {307-317},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2013.11.004},
  author = {Caleb Serafy and Bing Shi and Ankur Srivastava}
}
@article{journals/integration/ChandrasettyA15,
  title = {Resource efficient LDPC decoders for multimedia communication},
  pages = {213-220},
  year = {2015},
  volume = {48},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.09.002},
  author = {Vikram Arkalgud Chandrasetty and Syed Mahfuzul Aziz}
}
@article{journals/integration/Spaanenburg86b,
  title = {Editorial},
  pages = {285},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {4},
  doi = {10.1016/0167-9260(86)90010-6},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/HoeS91,
  title = {GaAs pipelined dynamic logic},
  pages = {93-105},
  year = {1991},
  volume = {12},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(91)90044-L},
  author = {David H. K. Hoe and C. Andre T. Salama}
}
@article{journals/integration/ShenCHHL08,
  title = {Zero skew clock routing in X-architecture based on an improved greedy matching algorithm},
  pages = {426-438},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2007.10.004},
  author = {Weixiang Shen and Yici Cai and Xianlong Hong and Jiang Hu and Bing Lu}
}
@article{journals/integration/ElhajiZMDT13,
  title = {A low-power oriented architecture for H.264 variable block size motion estimation based on a resource sharing scheme},
  pages = {404-412},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2012.09.001},
  author = {Majdi Elhaji and Abdelkrim Zitouni and Samy Meftali and Jean-Luc Dekeyser and Rached Tourki}
}
@article{journals/integration/VergosBE10,
  title = {Fast modulo 2n+1 multi-operand adders and residue generators},
  pages = {42-48},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2009.04.002},
  author = {Haridimos T. Vergos and Dimitris Bakalis and Costas Efstathiou}
}
@article{journals/integration/RoyRM12,
  title = {Generalized high speed Itoh-Tsujii multiplicative inversion architecture for FPGAs},
  pages = {307-315},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2011.11.007},
  author = {Sujoy Sinha Roy and Chester Rebeiro and Debdeep Mukhopadhyay}
}
@article{journals/integration/NittaKH85,
  title = {Test generation by activation and defect-drive (TEGAD)},
  pages = {3-12},
  year = {1985},
  volume = {3},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(85)90051-3},
  author = {Susumu Nitta and Masahiko Kawamura and Kanji Hirabayashi}
}
@article{journals/integration/Lombardi88,
  title = {Reconfiguration of hexagonal arrays by diagonal deletion},
  pages = {263-290},
  year = {1988},
  volume = {6},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(88)90003-X},
  author = {Fabrizio Lombardi}
}
@article{journals/integration/PeiraviA12,
  title = {Robust low leakage controlled keeper by current-comparison domino for wide fan-in gates},
  pages = {22-32},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2011.07.002},
  author = {Ali Peiravi and Mohammad Asyaei}
}
@article{journals/integration/MafiMS15,
  title = {A statistics-based digital background calibration technique for pipelined ADCs},
  pages = {149-157},
  year = {2015},
  volume = {51},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.07.014},
  author = {Hamidreza Mafi and Reza Mohammadi and Hossein Shamsi}
}
@article{journals/integration/AtienzaAMPBM08,
  title = {Network-on-Chip design and synthesis outlook},
  pages = {340-359},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2007.12.002},
  author = {David Atienza and Federico Angiolini and Srinivasan Murali and Antonio Pullini and Luca Benini and Giovanni De Micheli}
}
@article{journals/integration/StandaertPRQ07,
  title = {FPGA implementations of the ICEBERG block cipher},
  pages = {20-27},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2005.12.008},
  author = {François-Xavier Standaert and Gilles Piret and Gaël Rouvroy and Jean-Jacques Quisquater}
}
@article{journals/integration/ZiavrasGB07,
  title = {Coprocessor design to support MPI primitives in configurable multiprocessors},
  pages = {235-252},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2005.10.001},
  author = {Sotirios G. Ziavras and Alexandros V. Gerbessiotis and Rohan Bafna}
}
@article{journals/integration/LiuPW16,
  title = {A wideband RF receiver with extended statistical element selection based harmonic rejection calibration},
  pages = {185-194},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.06.001},
  author = {Renzhi Liu and Lawrence T. Pileggi and Jeffrey A. Weldon}
}
@article{journals/integration/Grass85,
  title = {Some results on the design of regular structured sequential circuits},
  pages = {189-210},
  year = {1985},
  volume = {3},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(85)90004-5},
  author = {Werner Grass}
}
@article{journals/integration/TabriziB08,
  title = {An ASIC design and formal analysis of a novel pipelined and parallel sorting accelerator},
  pages = {65-75},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2007.01.004},
  author = {Nozar Tabrizi and Nader Bagherzadeh}
}
@article{journals/integration/FerreiraS92,
  title = {Achieving optimality for gate matrix layout and PLA folding: a graph theoretic approach},
  pages = {173-195},
  year = {1992},
  volume = {14},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(92)90025-T},
  author = {A. G. Ferreira and S. W. Song}
}
@article{journals/integration/Ho09,
  title = {PIXAR: A performance-driven X-architecture router based on a novel multilevel framework},
  pages = {400-408},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2008.12.002},
  author = {Tsung-Yi Ho}
}
@article{journals/integration/WilleSMD14,
  title = {Trading off circuit lines and gate costs in the synthesis of reversible logic},
  pages = {284-294},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2013.08.002},
  author = {Robert Wille and Mathias Soeken and D. Michael Miller and Rolf Drechsler}
}
@article{journals/integration/BasinBL91,
  title = {Formally verified synthesis of combinational CMOS circuits},
  pages = {235-250},
  year = {1991},
  volume = {11},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(91)90048-P},
  author = {David A. Basin and Geoffrey M. Brown and Miriam Leeser}
}
@article{journals/integration/Chu93,
  title = {CLASS: a CAD system for automatic synthesis and verification of asynchronous finite state machines},
  pages = {263-289},
  year = {1993},
  volume = {15},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(93)90033-9},
  author = {Tam-Anh Chu}
}
@article{journals/integration/MarkovSS07,
  title = {Special issue on System-Level Interconnect Prediction},
  pages = {381},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2006.12.002},
  author = {Igor L. Markov and Louis Scheffer and Dirk Stroobandt}
}
@article{journals/integration/SmithDYHF01,
  title = {Delay-insensitive gate-level pipelining},
  pages = {103-131},
  year = {2001},
  volume = {30},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(01)00013-X},
  author = {Scott C. Smith and Ronald F. DeMara and Jiann S. Yuan and M. Hagedorn and D. Ferguson}
}
@article{journals/integration/DevadasK91,
  title = {An automata-theoretic approach to behavioral equivalence},
  pages = {109-129},
  year = {1991},
  volume = {12},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(91)90032-G},
  author = {Srinivas Devadas and Kurt Keutzer}
}
@article{journals/integration/BayoumiJM83,
  title = {An area-time efficient NMOS adder},
  pages = {317-334},
  year = {1983},
  volume = {1},
  journal = {Integration},
  number = {4},
  doi = {10.1016/S0167-9260(83)80005-4},
  author = {Magdy A. Bayoumi and Graham A. Jullien and William C. Miller}
}
@article{journals/integration/Al-KhaliliAA88,
  title = {An algorithm for polygon conversion to boxes for VLSI layouts},
  pages = {291-308},
  year = {1988},
  volume = {6},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(88)90004-1},
  author = {Asim J. Al-Khalili and Dhamin Al-Khalili and K. Ammar}
}
@article{journals/integration/GotzeH95,
  title = {An algorithm and architecture based on orthonormal μ-rotations for computing the symmetric EVD},
  pages = {21-39},
  year = {1995},
  volume = {20},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(95)00016-X},
  author = {Jürgen Götze and Gerben J. Hekstra}
}
@article{journals/integration/LeeTH93,
  title = {VLSI implementation of an M-array image filter based on shift register array},
  pages = {91-103},
  year = {1993},
  volume = {16},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(93)90060-P},
  author = {Chen-Yi Lee and Jer-Min Tsai and Shih-Chieh Hsu}
}
@article{journals/integration/Zhou90,
  title = {An optimum channel routing algorithm in the restricted wire overlap model},
  pages = {163-177},
  year = {1990},
  volume = {9},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(90)90034-X},
  author = {Dian Zhou}
}
@article{journals/integration/ChauB93,
  title = {Parallel implementations of direction finding algorithms on networks of general purpose DSP processors},
  pages = {247-266},
  year = {1993},
  volume = {16},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(93)90024-7},
  author = {Paul M. Chau and Sati Banerjee}
}
@article{journals/integration/AksoyLCFM12,
  title = {High-level algorithms for the optimization of gate-level area in digit-serial multiple constant multiplications},
  pages = {294-306},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2011.11.008},
  author = {Levent Aksoy and Cristiano Lazzari and Eduardo Costa and Paulo F. Flores and José Monteiro}
}
@article{journals/integration/DamaseviciusS04,
  title = {Application of the object-oriented principles for hardware and embedded system design},
  pages = {309-339},
  year = {2004},
  volume = {38},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2004.08.005},
  author = {Robertas Damasevicius and Vytautas Stuikys}
}
@article{journals/integration/Groeneveld93,
  title = {Necessary and sufficient conditions for the routability of classical channels},
  pages = {59-74},
  year = {1993},
  volume = {16},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(93)90058-K},
  author = {Patrick Groeneveld}
}
@article{journals/integration/NielsenM93,
  title = {Design of a delay-insensitive multiply-accumulate unit},
  pages = {291-311},
  year = {1993},
  volume = {15},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(93)90034-A},
  author = {Christian D. Nielsen and Alain J. Martin}
}
@article{journals/integration/HsiaoCF90,
  title = {A new control strategy for an artificial intelligence approach to VLSI layout compaction},
  pages = {55-70},
  year = {1990},
  volume = {10},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(05)80035-5},
  author = {Pei-Yung Hsiao and H. F. Steven Chen and Wu-Shiung Feng}
}
@article{journals/integration/Ezz-EldinEH16,
  title = {Corrigendum to "High throughput asynchronous NoC design under high process variation" [Integr. VLSI J. (2015) 1-13]},
  pages = {334},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.11.002},
  author = {Rabab Ezz-Eldin and Magdy A. El-Moursy and Hesham F. A. Hamed}
}
@article{journals/integration/MoraesCMMO04,
  title = {HERMES: an infrastructure for low area overhead packet-switching networks on chip},
  pages = {69-93},
  year = {2004},
  volume = {38},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2004.03.003},
  author = {Fernando Gehm Moraes and Ney Calazans and Aline Mello and Leandro Möller and Luciano Ost}
}
@article{journals/integration/DesoeteV02,
  title = {A reversible carry-look-ahead adder using control gates},
  pages = {89-104},
  year = {2002},
  volume = {33},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(02)00051-2},
  author = {Bart Desoete and Alexis De Vos}
}
@article{journals/integration/JerinicM04,
  title = {Safe integration of parameterized IP},
  pages = {193-221},
  year = {2004},
  volume = {37},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2003.12.002},
  author = {Vasco Jerinic and Dietmar Müller}
}
@article{journals/integration/YeZZWL11,
  title = {Test data compression using alternating variable run-length code},
  pages = {103-110},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2010.11.004},
  author = {Bo Ye and Qian Zhao and Duo Zhou and Xiaohua Wang and Min Luo}
}
@article{journals/integration/SaveNP13,
  title = {Solution of PDEs-electrically coupled systems with electrical analogy},
  pages = {427-440},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2012.10.002},
  author = {Yogesh Dilip Save and H. Narayanan and Sachin B. Patkar}
}
@article{journals/integration/YangC90,
  title = {Universal syndrome-testable design of programmable logic arrays},
  pages = {3-8},
  year = {1990},
  volume = {10},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(05)80031-8},
  author = {Ted C. Yang and Che W. Chiou}
}
@article{journals/integration/RamzanD15,
  title = {RF calibration of on-chip DfT chain by DC stimuli and statistical multivariate regression technique},
  pages = {14-21},
  year = {2015},
  volume = {49},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.11.006},
  author = {Rashad Ramzan and Jerzy J. Dabrowski}
}
@article{journals/integration/SiderisP13,
  title = {A column parity based fault detection mechanism for FIFO buffers},
  pages = {265-279},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2012.03.004},
  author = {Isidoros Sideris and Kiamal Z. Pekmestzi}
}
@article{journals/integration/JunsangsriHL16,
  title = {Design of a hybrid non-volatile SRAM cell for concurrent SEU detection and correction},
  pages = {156-167},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.09.005},
  author = {Pilin Junsangsri and Jie Han and Fabrizio Lombardi}
}
@article{journals/integration/ShinkaiHO13,
  title = {A gate-delay model focusing on current fluctuation over wide range of process-voltage-temperature variations},
  pages = {345-358},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2013.01.003},
  author = {Kenichi Shinkai and Masanori Hashimoto and Takao Onoye}
}
@article{journals/integration/VazquezMCGM12,
  title = {An 8-bit 19 MS/s low-power 0.35 μm CMOS pipelined ADC for DVB-H},
  pages = {222-227},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2011.10.003},
  author = {Bernardo Palomo Vázquez and Fernando Muñoz Chavero and Ramón González Carvajal and J. R. Garcia and Fernando J. Marquez}
}
@article{journals/integration/Smith05,
  title = {Development of a large word-width high-speed asynchronous multiply and accumulate unit},
  pages = {12-28},
  year = {2005},
  volume = {39},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2004.11.001},
  author = {S. C. Smith}
}
@article{journals/integration/KuM91,
  title = {Constrained resource sharing and conflict resolution in Hebe},
  pages = {131-165},
  year = {1991},
  volume = {12},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(91)90033-H},
  author = {David C. Ku and Giovanni De Micheli}
}
@article{journals/integration/Spaanenburg83b,
  title = {Editorial},
  pages = {267},
  year = {1983},
  volume = {1},
  journal = {Integration},
  number = {4},
  doi = {10.1016/S0167-9260(83)80001-7},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/SrinivasanC07,
  title = {Integer linear programming and heuristic techniques for system-level low power scheduling on multiprocessor architectures under throughput constraints},
  pages = {326-354},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2006.01.001},
  author = {Krishnan Srinivasan and Karam S. Chatha}
}
@article{journals/integration/KallakuriDD07,
  title = {Applying stochastic modeling to bus arbitration for systems-on-chip},
  pages = {183-191},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2006.02.001},
  author = {Sankalp Kallakuri and Alex Doboli and Simona Doboli}
}
@article{journals/integration/ZhangL11,
  title = {Directly performance-constrained template-based layout retargeting and optimization for analog integrated circuits},
  pages = {1-11},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2010.09.003},
  author = {Lihong Zhang and Zheng Liu}
}
@article{journals/integration/ChaudhurySC09,
  title = {Genetic algorithm-based FSM synthesis with area-power trade-offs},
  pages = {376-384},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2008.11.005},
  author = {Saurabh Chaudhury and Krishna Teja Sistla and Santanu Chattopadhyay}
}
@article{journals/integration/DorrigivJ14,
  title = {Low area/power decimal addition with carry-select correction and carry-select sum-digits},
  pages = {443-451},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2014.01.004},
  author = {Morteza Dorrigiv and Ghassem Jaberipur}
}
@article{journals/integration/WangWW02,
  title = {Chip design of MFCC extraction for speech recognition},
  pages = {111-131},
  year = {2002},
  volume = {32},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(02)00045-7},
  author = {Jia-Ching Wang and Jhing-Fa Wang and Yu-Sheng Weng}
}
@article{journals/integration/HsuLC15,
  title = {Crosstalk-aware multi-bit flip-flop generation for power optimization},
  pages = {146-157},
  year = {2015},
  volume = {48},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.08.002},
  author = {Chih-Cheng Hsu and Mark Po-Hung Lin and Yao-Tsung Chang}
}
@article{journals/integration/YangDLNSV07,
  title = {Preface},
  pages = {61},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2006.11.001},
  author = {Laurence Tianruo Yang and José G. Delgado-Frias and Yiming Li and Mohammed Y. Niamat and Dimitrios Soudris and Srinivasa Vemuru}
}
@article{journals/integration/Kappen91,
  title = {An efficient heuristic for standard-cell placement},
  pages = {251-269},
  year = {1991},
  volume = {10},
  journal = {Integration},
  number = {3},
  doi = {10.1016/S0167-9260(05)80021-5},
  author = {H. J. Kappen}
}
@article{journals/integration/LiuC88,
  title = {Rasterization theory, architectures, and implementations for a class of two-dimensional problems},
  pages = {179-199},
  year = {1988},
  volume = {6},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(88)90038-7},
  author = {Wentai Liu and Ralph K. Cavin III}
}
@article{journals/integration/SchultzG97,
  title = {Authors' reply to "A note on architectures for large-capacity CAMs"},
  pages = {173-176},
  year = {1997},
  volume = {22},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(97)00011-4},
  author = {Kenneth J. Schultz and P. Glenn Gulak}
}
@article{journals/integration/SylvesterAS08,
  title = {Variability in nanometer CMOS: Impact, analysis, and minimization},
  pages = {319-339},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2007.09.001},
  author = {Dennis Sylvester and Kanak Agarwal and Saumil Shah}
}
@article{journals/integration/CongW90,
  title = {Generating more compactable channel routing solutions},
  pages = {199-214},
  year = {1990},
  volume = {9},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(90)90036-Z},
  author = {Jingsheng Cong and D. F. Wong}
}
@article{journals/integration/RoyRD12,
  title = {Two-level clustering-based techniques for intelligent droplet routing in digital microfluidic biochips},
  pages = {316-330},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2011.11.006},
  author = {Pranab Roy and Hafizur Rahaman and Parthasarathi Dasgupta}
}
@article{journals/integration/ZhaoFLX15,
  title = {Transconductance improvement method for low-voltage bulk-driven input stage},
  pages = {98-103},
  year = {2015},
  volume = {49},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.11.005},
  author = {Xiao Zhao and Huajun Fang and Tong Ling and Jun Xu}
}
@article{journals/integration/Wang86,
  title = {VLSI architecture for device simulation},
  pages = {135-153},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(86)80004-9},
  author = {Cheng T. Wang}
}
@article{journals/integration/Lee08,
  title = {Low-complexity bit-parallel systolic multipliers over GF(2m)},
  pages = {106-112},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2007.05.001},
  author = {Chiou-Yng Lee}
}
@article{journals/integration/PekmestziM01,
  title = {A bit-interleaved systolic architecture for a high-speed RSA system},
  pages = {169-175},
  year = {2001},
  volume = {30},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(01)00017-7},
  author = {Kiamal Z. Pekmestzi and Nikos K. Moshopoulos}
}
@article{journals/integration/HsuK88,
  title = {ALSO: A system for chip floorplan design},
  pages = {127-146},
  year = {1988},
  volume = {6},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(88)90036-3},
  author = {Y. C. Hsu and William J. Kubitz}
}
@article{journals/integration/PavlidisF08,
  title = {Timing-driven via placement heuristics for three-dimensional ICs},
  pages = {489-508},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2007.11.002},
  author = {Vasilis F. Pavlidis and Eby G. Friedman}
}
@article{journals/integration/LiuZLM10,
  title = {A high performance MQ encoder architecture in JPEG2000},
  pages = {305-317},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2010.01.001},
  author = {Kai Liu and Yu Zhou and Yunsong Li and Jian Feng Ma}
}
@article{journals/integration/YungALK84,
  title = {A recursive design methodology for VLSI: Theory and example},
  pages = {213-225},
  year = {1984},
  volume = {2},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(84)90042-7},
  author = {N. H. C. Yung and C. R. Allen and H. K. E. Liesenberg and D. J. Kinniment}
}
@article{journals/integration/JenK89,
  title = {Multi-dimensional parallel computing structures for regular iterative algorithms},
  pages = {331-340},
  year = {1989},
  volume = {8},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(89)90024-2},
  author = {Chein-Wei Jen and Ding-Ming Kwai}
}
@article{journals/integration/DhongT92,
  title = {Ultrafast single phase dynamic CMOS PLA},
  pages = {67-79},
  year = {1992},
  volume = {13},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(92)90018-T},
  author = {Y. B. Dhong and C. P. Tsang}
}
@article{journals/integration/KaivaniJ10,
  title = {Fully redundant decimal addition and subtraction using stored-unibit encoding},
  pages = {34-41},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2009.04.001},
  author = {Amir Kaivani and Ghassem Jaberipur}
}
@article{journals/integration/KoukounisTPT14,
  title = {A high performance hardware architecture for portable, low-power retinal vessel segmentation},
  pages = {377-386},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2013.11.005},
  author = {Dimitris Koukounis and Christos Ttofis and Agathoklis Papadopoulos and Theocharis Theocharides}
}
@article{journals/integration/XuHJCG03,
  title = {An efficient hierarchical timing-driven Steiner tree algorithm for global routing},
  pages = {69-84},
  year = {2003},
  volume = {35},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(03)00029-4},
  author = {Jingyu Xu and Xianlong Hong and Tong Jing and Yici Cai and Jun Gu}
}
@article{journals/integration/FerentD11,
  title = {Measuring the uniqueness and variety of analog circuit design features},
  pages = {39-50},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2010.06.003},
  author = {Cristian Ferent and Alex Doboli}
}
@article{journals/integration/DepuydtGM94,
  title = {Scheduling with register constraints for DSP architectures},
  pages = {95-120},
  year = {1994},
  volume = {18},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(94)90013-2},
  author = {Francis Depuydt and Gert Goossens and Hugo De Man}
}
@article{journals/integration/NiknafsM13,
  title = {Synthesis and optimization of multiple-valued combinational and sequential reversible circuits with don't cares},
  pages = {189-196},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2012.01.002},
  author = {Aliakbar Niknafs and Majid Mohammadi}
}
@article{journals/integration/QianCY13,
  title = {An efficient channel clustering and flow rate allocation algorithm for non-uniform microfluidic cooling of 3D integrated circuits},
  pages = {57-68},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2011.12.005},
  author = {Hanhua Qian and Chip-Hong Chang and Hao Yu}
}
@article{journals/integration/MeijsF84,
  title = {VLSI circuit reconstruction from mask topology},
  pages = {85-119},
  year = {1984},
  volume = {2},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(84)90016-6},
  author = {N. P. van der Meijs and J. T. Fokkema}
}
@article{journals/integration/Spaanenburg87b,
  title = {Editorial},
  pages = {191},
  year = {1987},
  volume = {5},
  journal = {Integration},
  number = {3-4},
  doi = {10.1016/0167-9260(87)90014-9},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/Wimer14,
  title = {Planar CMOS to multi-gate layout conversion for maximal fin utilization},
  pages = {115-122},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2013.03.004},
  author = {Shmuel Wimer}
}
@article{journals/integration/AsharGD92,
  title = {Boolean satisfiability and equivalence checking using general Binary Decision Diagrams},
  pages = {1-16},
  year = {1992},
  volume = {13},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(92)90015-Q},
  author = {Pranav Ashar and Abhijit Ghosh and Srinivas Devadas}
}
@article{journals/integration/KagarisTM00,
  title = {Test-set partitioning for multi-weighted random LFSRs},
  pages = {65-75},
  year = {2000},
  volume = {30},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(00)00010-9},
  author = {Dimitri Kagaris and Spyros Tragoudas and Amitava Majumdar}
}
@article{journals/integration/SadriBB15,
  title = {Temperature variation aware multi-scale delay, power and thermal analysis at RT and gate level},
  pages = {35-48},
  year = {2015},
  volume = {49},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.10.005},
  author = {MohammadSadegh Sadri and Andrea Bartolini and Luca Benini}
}
@article{journals/integration/Edward84,
  title = {On improving the quality of simple graphics},
  pages = {349-355},
  year = {1984},
  volume = {2},
  journal = {Integration},
  number = {4},
  doi = {10.1016/0167-9260(84)90032-4},
  author = {L. N. M. Edward}
}
@article{journals/integration/BeckerHHS95,
  title = {On the testability of iterative logic arrays},
  pages = {201-218},
  year = {1995},
  volume = {18},
  journal = {Integration},
  number = {2-3},
  doi = {10.1016/0167-9260(95)00002-W},
  author = {Bernd Becker and Ralf Hahn and Joachim Hartmann and Uwe Sparmann}
}
@article{journals/integration/MichailATG14,
  title = {On the development of high-throughput and area-efficient multi-mode cryptographic hash designs in FPGAs},
  pages = {387-407},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2014.02.004},
  author = {Harris E. Michail and Georgios Athanasiou and George Theodoridis and Costas E. Goutis}
}
@article{journals/integration/Spaanenburg85a,
  title = {Editorial},
  pages = {73},
  year = {1985},
  volume = {3},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(85)90025-2},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/Mak84,
  title = {Optimization of programmable logic arrays},
  pages = {149-162},
  year = {1984},
  volume = {2},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(84)90019-1},
  author = {Rudolf H. Mak}
}
@article{journals/integration/ChenX15,
  title = {A fast model for analysis and improvement of gate-level circuit reliability},
  pages = {107-115},
  year = {2015},
  volume = {50},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.02.005},
  author = {Chunhong Chen and Ran Xiao}
}
@article{journals/integration/SchlagLW83,
  title = {An algorithm for optimal two-dimensional compaction of VLSI layouts},
  pages = {179-209},
  year = {1983},
  volume = {1},
  journal = {Integration},
  number = {2-3},
  doi = {10.1016/S0167-9260(83)80019-4},
  author = {Martine D. F. Schlag and Yuh-Zen Liao and C. K. Wong}
}
@article{journals/integration/SallemPFF16,
  title = {A hybrid approach for the sensitivity analysis of integrated inductors},
  pages = {237-242},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.04.006},
  author = {Amin Sallem and Pedro Pereira and M. Helena Fino and Mourad Fakhfakh}
}
@article{journals/integration/Ganley97,
  title = {Accuracy and fidelity of fast net length estimates},
  pages = {151-155},
  year = {1997},
  volume = {23},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(97)00019-9},
  author = {Joseph L. Ganley}
}
@article{journals/integration/TongZS06,
  title = {Simulation for a novel vertical SOI configuration},
  pages = {205-210},
  year = {2006},
  volume = {39},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2005.05.001},
  author = {J. Tong and X. Zou and X. B. Shen}
}
@article{journals/integration/HabibiBM14,
  title = {A digital array based bit serial processor for arbitrary window size kernel convolution in vision sensors},
  pages = {417-430},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2013.11.007},
  author = {Mehdi Habibi and Alireza Bafandeh and Muhammad Ali Montazerolghaem}
}
@article{journals/integration/AlkarS04,
  title = {A hardware version of the RSA using the Montgomery's algorithm with systolic arrays},
  pages = {299-307},
  year = {2004},
  volume = {38},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2004.07.018},
  author = {Ali Ziya Alkar and Remziye Sönmez}
}
@article{journals/integration/McKinneyG89,
  title = {VLSI design of an FFT processor network},
  pages = {301-320},
  year = {1989},
  volume = {8},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(89)90022-9},
  author = {Brian C. McKinney and Fayez El Guibaly}
}
@article{journals/integration/Lombardi89,
  title = {On a new class of C-testable systolic arrays},
  pages = {269-283},
  year = {1989},
  volume = {8},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(89)90020-5},
  author = {Fabrizio Lombardi}
}
@article{journals/integration/WagnerCCJ04,
  title = {Strategies for the integration of hardware and software IP components in embedded systems-on-chip},
  pages = {223-252},
  year = {2004},
  volume = {37},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2003.12.005},
  author = {Flávio Rech Wagner and Wander O. Cesário and Luigi Carro and Ahmed Amine Jerraya}
}
@article{journals/integration/ChandrasettyA12,
  title = {An area efficient LDPC decoder using a reduced complexity min-sum algorithm},
  pages = {141-148},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2011.08.002},
  author = {Vikram Arkalgud Chandrasetty and Syed Mahfuzul Aziz}
}
@article{journals/integration/AliaBM84,
  title = {A fast near optimum VLSI implementation of FFT using residue number systems},
  pages = {133-147},
  year = {1984},
  volume = {2},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(84)90018-X},
  author = {Giuseppe Alia and Ferruccio Barsi and Enrico Martinelli}
}
@article{journals/integration/WidmayerWW88,
  title = {Maximizing pin alignment in semi-custom chip circuit layout},
  pages = {3-33},
  year = {1988},
  volume = {6},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(88)90016-8},
  author = {Peter Widmayer and Lin S. Woo and C. K. Wong}
}
@article{journals/integration/GanleyC99,
  title = {Provably good moat routing},
  pages = {47-56},
  year = {1999},
  volume = {27},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(98)00015-7},
  author = {Joseph L. Ganley and James P. Cohoon}
}
@article{journals/integration/QuinnP03,
  title = {Capacitor matching insensitive algorithmic ADC requiring no calibrations},
  pages = {211-228},
  year = {2003},
  volume = {36},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2003.09.004},
  author = {Patrick Quinn and Maxim Pribytko}
}
@article{journals/integration/Yurdakul05,
  title = {Multiplierless implementation of 2-D FIR filters},
  pages = {597-613},
  year = {2005},
  volume = {38},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2004.10.003},
  author = {Arda Yurdakul}
}
@article{journals/integration/Spaanenburg87,
  title = {Editorial},
  pages = {1},
  year = {1987},
  volume = {5},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(87)80002-0},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/Spaanenburg89,
  title = {Editorial},
  pages = {1},
  year = {1989},
  volume = {8},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(89)90068-0},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/NgoAZT08,
  title = {Design of a systolic-pipelined architecture for real-time enhancement of color video stream based on an illuminance-reflectance model},
  pages = {474-488},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2007.12.001},
  author = {Hau T. Ngo and Vijayan K. Asari and Ming Z. Zhang and Li Tao}
}
@article{journals/integration/DrechslerGH02,
  title = {Minimization of Word-Level Decision Diagrams},
  pages = {39-70},
  year = {2002},
  volume = {33},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(02)00047-0},
  author = {Rolf Drechsler and Wolfgang Günther and Stefan Höreth}
}
@article{journals/integration/Ben-ItzhakCK15,
  title = {Average latency and link utilization analysis of heterogeneous wormhole NoCs},
  pages = {92-106},
  year = {2015},
  volume = {51},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.07.002},
  author = {Yaniv Ben-Itzhak and Israel Cidon and Avinoam Kolodny}
}
@article{journals/integration/VoudourisSP08,
  title = {Exact ESCT minimization for functions of up to six input variables},
  pages = {87-105},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2007.01.003},
  author = {Dimitrios Voudouris and Marinos Sampson and George K. Papakonstantinou}
}
@article{journals/integration/GerbauxS92,
  title = {Automatic synthesis of large Moore sequencers},
  pages = {259-281},
  year = {1992},
  volume = {13},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(92)90031-S},
  author = {Laurent Gerbaux and Gabriele Saucier}
}
@article{journals/integration/EvenL97,
  title = {Overcoming chip-to-chip delays and clock skews},
  pages = {119-133},
  year = {1997},
  volume = {24},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(97)00028-X},
  author = {Guy Even and Ami Litman}
}
@article{journals/integration/Joyce89,
  title = {Formal specification and verification of microprocessor systems},
  pages = {247-266},
  year = {1989},
  volume = {7},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(89)90004-7},
  author = {Jeffrey J. Joyce}
}
@article{journals/integration/Schultz97,
  title = {Content-addressable memory core cells A survey},
  pages = {171-188},
  year = {1997},
  volume = {23},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(97)00021-7},
  author = {Kenneth J. Schultz}
}
@article{journals/integration/LiLZHLX11,
  title = {Capture-power-aware test data compression using selective encoding},
  pages = {205-216},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2011.01.005},
  author = {Jia Li and Xiao Liu and Yubin Zhang and Yu Hu and Xiaowei Li 0001 and Qiang Xu}
}
@article{journals/integration/YakovlevKSK96,
  title = {Modelling, analysis and synthesis of asynchronous control circuits using Petri nets},
  pages = {143-170},
  year = {1996},
  volume = {21},
  journal = {Integration},
  number = {3},
  doi = {10.1016/S0167-9260(96)00010-7},
  author = {Alexandre Yakovlev and Albert Koelmans and Alexei L. Semenov and D. J. Kinniment}
}
@article{journals/integration/Moraga84,
  title = {On a case of symbiosis between systolic arrays},
  pages = {243-253},
  year = {1984},
  volume = {2},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(84)90044-0},
  author = {Claudio Moraga}
}
@article{journals/integration/ShahrouryW09,
  title = {A 1-V RF-CMOS LNA design utilizing the technique of capacitive feedback matching network},
  pages = {83-88},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2008.09.007},
  author = {Fadi Riad Shahroury and Chung-Yu Wu}
}
@article{journals/integration/EbadiASI07,
  title = {Design and implementation of reconfigurable and flexible test access mechanism for system-on-chip},
  pages = {149-160},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2006.02.002},
  author = {Zahra Sadat Ebadi and Alireza Nasiri Avanaki and Resve Saleh and André Ivanov}
}
@article{journals/integration/KimS98,
  title = {Sequential test generators: past, present and future},
  pages = {41-54},
  year = {1998},
  volume = {26},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(98)00020-0},
  author = {Yong Chang Kim and Kewal K. Saluja}
}
@article{journals/integration/AgrawalG09,
  title = {Incremental analysis of large VLSI Layouts},
  pages = {203-216},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2008.06.005},
  author = {Akash Agrawal and Prosenjit Gupta}
}
@article{journals/integration/XieWP14,
  title = {Designing soft-edge flip-flop-based linear pipelines operating in multiple supply voltage regimes},
  pages = {318-328},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2013.11.003},
  author = {Qing Xie and Yanzhi Wang and Massoud Pedram}
}
@article{journals/integration/ZarghamSCLSJG10,
  title = {Scaling of analog LDPC decoders in sub-100 nm CMOS processes},
  pages = {365-377},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2010.05.001},
  author = {Meysam Zargham and Christian Schlegel and Jorge Pérez Chamorro and Cyril Lahuec and Fabrice Seguin and Michel Jézéquel and Vincent C. Gaudet}
}
@article{journals/integration/Nicolaidis98,
  title = {On-line testing for VLSI: state of the art and trends},
  pages = {197-209},
  year = {1998},
  volume = {26},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(98)00028-5},
  author = {Michael Nicolaidis}
}
@article{journals/integration/CarterSJN90,
  title = {Cell matrix methodologies for integrated circuit design},
  pages = {81-97},
  year = {1990},
  volume = {9},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(90)90006-M},
  author = {Tony M. Carter and Kent F. Smith and Steven R. Jacobs and Richard M. Neff}
}
@article{journals/integration/AftabjahaniM09,
  title = {Timing analysis with compact variation-aware standard cell models},
  pages = {312-320},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2008.11.008},
  author = {Seyed-Abdollah Aftabjahani and Linda S. Milor}
}
@article{journals/integration/ShaphirPW14,
  title = {Cell-based interconnect migration by hierarchical optimization},
  pages = {161-174},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2013.10.003},
  author = {Eugene Shaphir and Ron Y. Pinter and Shmuel Wimer}
}
@article{journals/integration/Spaanenburg85c,
  title = {Editorial},
  pages = {269},
  year = {1985},
  volume = {3},
  journal = {Integration},
  number = {4},
  doi = {10.1016/0167-9260(85)90013-6},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/RoewerKSMPS04,
  title = {A programmable inductive position sensor interface circuit},
  pages = {227-243},
  year = {2004},
  volume = {38},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2004.06.002},
  author = {Falk Roewer and Ulrich Kleine and Klaus-Eberhard Salzwedel and Felix Mednikov and Chhrisitan Pfaffinger and Martin Sellen}
}
@article{journals/integration/Bayoumi86,
  title = {Lower bounds for VLSI implementation of residue number system architectures},
  pages = {263-269},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(86)90004-0},
  author = {Magdy A. Bayoumi}
}
@article{journals/integration/AtienzaRAMCVL08,
  title = {Joint hardware-software leakage minimization approach for the register file of VLIW embedded architectures},
  pages = {38-48},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2007.04.004},
  author = {David Atienza and Praveen Raghavan and José Luis Ayala and Giovanni De Micheli and Francky Catthoor and Diederik Verkest and Marisa López-Vallejo}
}
@article{journals/integration/SelimisFMK09,
  title = {Improved throughput bit-serial multiplier for GF(2m) fields},
  pages = {217-226},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2008.07.003},
  author = {George N. Selimis and Apostolos P. Fournaris and Harris E. Michail and Odysseas G. Koufopavlou}
}
@article{journals/integration/RouzeyreES89,
  title = {Operators allocation in the silicon compiler SCOOP},
  pages = {99-109},
  year = {1989},
  volume = {8},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(89)90043-6},
  author = {Bruno Rouzeyre and Toufic Ezzedine and Georges Sagnes}
}
@article{journals/integration/SegundoNM13,
  title = {A scalable parallel reconfigurable hardware architecture for DNA matching},
  pages = {240-246},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2013.01.002},
  author = {Edgar J. Garcia Neto Segundo and Nadia Nedjah and Luiza de Macedo Mourelle}
}
@article{journals/integration/AzemardMV08,
  title = {Editorial},
  pages = {1},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2007.06.004},
  author = {Nadine Azémard and Philippe Maurine and Johan Vounckx}
}
@article{journals/integration/VellankiBC05,
  title = {Quality-of-service and error control techniques for mesh-based network-on-chip architectures},
  pages = {353-382},
  year = {2005},
  volume = {38},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2004.07.009},
  author = {Praveen Vellanki and Nilanjan Banerjee and Karam S. Chatha}
}
@article{journals/integration/LukQ93,
  title = {Analysis of a linearly constrained least squares algorithm for adaptive beamforming},
  pages = {235-245},
  year = {1993},
  volume = {16},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(93)90023-6},
  author = {Franklin T. Luk and Sanzheng Qiao}
}
@article{journals/integration/CharieteBGW15,
  title = {A design space exploration methodology for customizing on-chip communication architectures: Towards fractal NoCs},
  pages = {158-172},
  year = {2015},
  volume = {50},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.11.007},
  author = {Abderrahim Chariete and Mohamed Bakhouya and Jaafar Gaber and Maxime Wack}
}
@article{journals/integration/BergstraK83,
  title = {A proof rule for restoring logic circuits},
  pages = {161-178},
  year = {1983},
  volume = {1},
  journal = {Integration},
  number = {2-3},
  doi = {10.1016/S0167-9260(83)80018-2},
  author = {Jan A. Bergstra and Jan Willem Klop}
}
@article{journals/integration/ParkCHS14,
  title = {New efficient bit-parallel polynomial basis multiplier for special pentanomials},
  pages = {130-139},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2013.03.001},
  author = {Sun-Mi Park and Ku-Young Chang and Dowon Hong and Changho Seo}
}
@article{journals/integration/ShahrjerdiHKA05,
  title = {Optimization of the VT control method for low-power ultra-thin double-gate SOI logic circuits},
  pages = {505-513},
  year = {2005},
  volume = {38},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2004.07.004},
  author = {Davood Shahrjerdi and Bahman Hekmatshoar and Ali Khaki-Firooz and Ali Afzali-Kusha}
}
@article{journals/integration/EvansM89,
  title = {Systolic block LU decompositions},
  pages = {65-90},
  year = {1989},
  volume = {8},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(89)90073-4},
  author = {David J. Evans and Konstantinos G. Margaritis}
}
@article{journals/integration/Lopez-MorilloC0MRO13,
  title = {Compact low-power implementation for continuous-time ΣΔ modulators},
  pages = {441-448},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2012.10.001},
  author = {Enrique Lopez-Morillo and Fernando Muñoz Chavero and Antonio Torralba 0002 and Fernando J. Marquez and I. Rebollo and José Ramón García Oya}
}
@article{journals/integration/Shiue05,
  title = {Novel state minimization and state assignment in finite state machine design for low-power portable devices},
  pages = {549-570},
  year = {2005},
  volume = {38},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2004.08.004},
  author = {Wen-Tsong Shiue}
}
@article{journals/integration/LinKL10,
  title = {Design and analysis of a 32 nm PVT tolerant CMOS SRAM cell for low leakage and high stability},
  pages = {176-187},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2010.01.003},
  author = {Sheng Lin and Yong-Bin Kim and Fabrizio Lombardi}
}
@article{journals/integration/TingLL05,
  title = {Ringed bit-parallel systolic multipliers over a class of fields GF(2m)},
  pages = {571-578},
  year = {2005},
  volume = {38},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2004.10.001},
  author = {Yeun-Renn Ting and Erl-Huei Lu and Ya-Cheng Lu}
}
@article{journals/integration/LeeK06,
  title = {ASLIC: A low power CMOS analog circuit design automation},
  pages = {157-181},
  year = {2006},
  volume = {39},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2005.04.001},
  author = {Jihyun Lee and Yong-Bin Kim}
}
@article{journals/integration/FranchiniGSVV09,
  title = {An embedded, FPGA-based computer graphics coprocessor with native geometric algebra support},
  pages = {346-355},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2008.09.010},
  author = {Silvia Franchini and Antonio Gentile and Filippo Sorbello and Giorgio Vassallo and Salvatore Vitabile}
}
@article{journals/integration/Spaanenburg86a,
  title = {Editorial},
  pages = {97},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(86)80001-3},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/LodiLS91,
  title = {A 2d channel router for the diagonal model},
  pages = {111-125},
  year = {1991},
  volume = {11},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(91)90014-C},
  author = {Elena Lodi and Fabrizio Luccio and Xiaoyu Song}
}
@article{journals/integration/KarmakarC15,
  title = {Window-based peak power model and Particle Swarm Optimization guided 3-dimensional bin packing for SoC test scheduling},
  pages = {61-73},
  year = {2015},
  volume = {50},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.01.006},
  author = {Rajit Karmakar and Santanu Chattopadhyay}
}
@article{journals/integration/KuoCS89,
  title = {Fast algorithm for optimal layer assignment},
  pages = {231-245},
  year = {1989},
  volume = {7},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(89)90003-5},
  author = {Yue-Sun Kuo and T. C. Chern and Wei-Kuan Shih}
}
@article{journals/integration/LeeCF95,
  title = {Reliability and wirability optimizations for module placement on a convectively cooled printed wiring board},
  pages = {173-186},
  year = {1995},
  volume = {18},
  journal = {Integration},
  number = {2-3},
  doi = {10.1016/0167-9260(95)00005-Z},
  author = {Jing Lee and Jung-Hua Chou and Shen-Li Fu}
}
@article{journals/integration/AdapaTM11,
  title = {Improved diagnosis using enhanced fault dominance},
  pages = {217-228},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2011.01.002},
  author = {Rajsekhar Adapa and Spyros Tragoudas and Maria K. Michael}
}
@article{journals/integration/OuzounovRHWR07,
  title = {Design of MOS transconductors with low noise and low harmonic distortion for minimum current consumption},
  pages = {365-379},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2006.03.001},
  author = {Sotir Ouzounov and Engel Roza and Hans Hegt and Gerard v. d. Weide and Arthur H. M. van Roermund}
}
@article{journals/integration/TrikiWAP15,
  title = {Hierarchical power management of a system with autonomously power-managed components using reinforcement learning},
  pages = {10-20},
  year = {2015},
  volume = {48},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.06.001},
  author = {Maryam Triki and Yanzhi Wang and Ahmed C. Ammari and Massoud Pedram}
}
@article{journals/integration/GuoYZCCDGKM05,
  title = {A 10 GHz 4: 1 MUX and 1: 4 DEMUX implemented by a Gigahertz SiGe FPGA for fast ADC},
  pages = {525-540},
  year = {2005},
  volume = {38},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2004.07.005},
  author = {Jong-Ru Guo and Chao You and Kuan Zhou and Michael Chu and Peter F. Curran and Jiedong Diao and Bryan S. Goda and Russell P. Kraft and John F. McDonald}
}
@article{journals/integration/YanC12,
  title = {New optimal layer assignment for bus-oriented escape routing},
  pages = {341-347},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2011.11.004},
  author = {Jin-Tai Yan and Zhi-Wei Chen}
}
@article{journals/integration/ChidambaramPV03,
  title = {Erratum to "VLSI based fuzzy logic controller enabled adaptive interactive multiple model for target tracking" [Integration 35 (2003) 1-10]},
  pages = {155},
  year = {2003},
  volume = {36},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2003.08.003},
  author = {Ramesh Chidambaram and V. Sai Prithvi and V. Vaidehi}
}
@article{journals/integration/Belloeil-DupuisCM13,
  title = {Exploring redundant arithmetics in computer-aided design of arithmetic datapaths},
  pages = {104-118},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2012.02.002},
  author = {Sophie Belloeil-Dupuis and Roselyne Chotin-Avot and Habib Mehrez}
}
@article{journals/integration/XieN15,
  title = {An all-digital self-calibrated delay-line based temperature sensor for VLSI thermal sensing and management},
  pages = {107-117},
  year = {2015},
  volume = {51},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.07.008},
  author = {Shuang Xie and Wai Tung Ng}
}
@article{journals/integration/KougianosM15,
  title = {A nature-inspired firefly algorithm based approach for nanoscale leakage optimal RTL structure},
  pages = {46-60},
  year = {2015},
  volume = {51},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.05.004},
  author = {Elias Kougianos and Saraju P. Mohanty}
}
@article{journals/integration/Fernandez03,
  title = {Analog and mixed-signal IC design and design methodologies},
  pages = {157-159},
  year = {2003},
  volume = {36},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2003.09.002},
  author = {Francisco V. Fernández}
}
@article{journals/integration/LuceM98,
  title = {Systolic-based parallel architecture for the longest common subsequences problem},
  pages = {53-70},
  year = {1998},
  volume = {25},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(98)00003-0},
  author = {Guillaume Luce and Jean Frédéric Myoupo}
}
@article{journals/integration/GopalakrishnanFAM89,
  title = {HOP: A process model for synchronous hardware; semantics and experiments in process composition},
  pages = {209-247},
  year = {1989},
  volume = {8},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(89)90018-7},
  author = {Ganesh Gopalakrishnan and Richard M. Fujimoto and Venkatesh Akella and Narayana Mani}
}
@article{journals/integration/OhPP97,
  title = {Constructing minimal spanning/Steiner trees with bounded path length},
  pages = {137-163},
  year = {1997},
  volume = {22},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(97)00009-6},
  author = {Jaewon Oh and Iksoo Pyo and Massoud Pedram}
}
@article{journals/integration/CoussyCBBM07,
  title = {Constrained algorithmic IP design for system-on-chip},
  pages = {94-105},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2006.02.003},
  author = {Philippe Coussy and Emmanuel Casseau and Pierre Bomel and Adel Baganne and Eric Martin 0001}
}
@article{journals/integration/SaberkariKSY16,
  title = {gm-boosted flat gain UWB low noise amplifier with active inductor-based input matching network},
  pages = {323-333},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.06.002},
  author = {Alireza Saberkari and Shima Kazemi and Vahideh Shirmohammadli and M. C. E. Yagoub}
}
@article{journals/integration/DaveOS10,
  title = {Constant addition with flagged binary adder architectures},
  pages = {258-267},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2010.03.001},
  author = {Vibhuti B. Dave and Erdal Oruklu and Jafar Saniie}
}
@article{journals/integration/JinWL15,
  title = {On optimizing system energy of voltage-frequency island based 3-D multi-core SoCs under thermal constraints},
  pages = {36-45},
  year = {2015},
  volume = {48},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.05.001},
  author = {Song Jin and Yu Wang and Tongna Liu}
}
@article{journals/integration/AkinBSL14,
  title = {Dynamically adaptive real-time disparity estimation hardware using iterative refinement},
  pages = {365-376},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2013.11.002},
  author = {Abdulkadir Akin and Ipek Baz and Alexandre Schmid and Yusuf Leblebici}
}
@article{journals/integration/Balasubramanian16,
  title = {Comments on "Dual-rail asynchronous logic multi-level implementation"},
  pages = {34-40},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.08.001},
  author = {P. Balasubramanian}
}
@article{journals/integration/IvanovP92,
  title = {Performance of signature analysis: a survey of bounds, exact, and heuristic algorithms},
  pages = {17-38},
  year = {1992},
  volume = {13},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(92)90016-R},
  author = {André Ivanov and Slawomir Pilarski}
}
@article{journals/integration/Jarvinen11,
  title = {Optimized FPGA-based elliptic curve cryptography processor for high-speed applications},
  pages = {270-279},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2010.08.001},
  author = {Kimmo Järvinen}
}
@article{journals/integration/YaoL90,
  title = {PLA logic minimization by simulated annealing},
  pages = {243-257},
  year = {1990},
  volume = {9},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(90)90018-V},
  author = {Xianjin Yao and C. L. Liu}
}
@article{journals/integration/CardPM86,
  title = {Contributions to VLSI computational complexity theory from bounds on current density},
  pages = {175-183},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(86)80006-2},
  author = {Howard C. Card and Werner Pries and Robert D. McLeod}
}
@article{journals/integration/HoVW91,
  title = {Planar topological routing of pad nets},
  pages = {295-316},
  year = {1991},
  volume = {11},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(91)90051-L},
  author = {Jan-Ming Ho and Gopalakrishnan Vijayan and C. K. Wong}
}
@article{journals/integration/PelzB91,
  title = {Efficient fracturing of all angle shaped VLSI mask pattern data},
  pages = {143-154},
  year = {1991},
  volume = {10},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(06)80012-X},
  author = {Georg Pelz and Volker Meyer zu Bexten}
}
@article{journals/integration/YuW84,
  title = {PLMAP - A piecewise linear MOS circuit analysis program},
  pages = {27-48},
  year = {1984},
  volume = {2},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(84)90005-1},
  author = {Qingjian Yu and Omar Wing}
}
@article{journals/integration/ChenY13,
  title = {Routability-constrained multi-bit flip-flop construction for clock power reduction},
  pages = {290-300},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2012.03.002},
  author = {Zhi-Wei Chen and Jin-Tai Yan}
}
@article{journals/integration/GhoshJ98,
  title = {High-level test synthesis: a survey},
  pages = {79-99},
  year = {1998},
  volume = {26},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(98)00022-4},
  author = {Indradeep Ghosh and Niraj K. Jha}
}
@article{journals/integration/AklM88,
  title = {On the bit complexity of parallel computations},
  pages = {201-212},
  year = {1988},
  volume = {6},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(88)90039-9},
  author = {Selim G. Akl and Henk Meijer}
}
@article{journals/integration/CalzolariFS92,
  title = {An analytical investigation on the propagation delay in ring oscillators},
  pages = {129-152},
  year = {1992},
  volume = {13},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(92)90002-G},
  author = {Pier Ugo Calzolari and E. Franchi and Giovanni Soncini}
}
@article{journals/integration/LiaoLS90,
  title = {Planar subset of multi-terminal nets},
  pages = {19-37},
  year = {1990},
  volume = {10},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(05)80033-1},
  author = {Kuo-Feng Liao and D. T. Lee and Majid Sarrafzadeh}
}
@article{journals/integration/SharmaAC04,
  title = {Joint channel estimation and data detection under fading on reconfigurable fabric},
  pages = {177-189},
  year = {2004},
  volume = {37},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2004.01.006},
  author = {Sanjay Sharma and Sanjay Attri and R. C. Chauhan}
}
@article{journals/integration/Payer91,
  title = {Partitioning and ordering of CMOS circuits for switch level analysis},
  pages = {113-141},
  year = {1991},
  volume = {10},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(06)80011-8},
  author = {Michael Payer}
}
@article{journals/integration/ThakurW96,
  title = {Simultaneous area and delay minimum K-LUT mapping for K-exact networks},
  pages = {287-302},
  year = {1996},
  volume = {20},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(96)00004-1},
  author = {Shashidhar Thakur and D. F. Wong}
}
@article{journals/integration/AartsBKR91,
  title = {An efficient macro-cell placement algorithm},
  pages = {299-317},
  year = {1991},
  volume = {10},
  journal = {Integration},
  number = {3},
  doi = {10.1016/S0167-9260(05)80023-9},
  author = {Emile H. L. Aarts and F. M. J. de Bont and Jan H. M. Korst and J. M. J. Rongen}
}
@article{journals/integration/BolotinCGK04,
  title = {Cost considerations in network on chip},
  pages = {19-42},
  year = {2004},
  volume = {38},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2004.03.006},
  author = {Evgeny Bolotin and Israel Cidon and Ran Ginosar and Avinoam Kolodny}
}
@article{journals/integration/KahnW10,
  title = {Reducing leakage power with BTB access prediction},
  pages = {49-57},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2009.05.001},
  author = {Roger Kahn and Shlomo Weiss}
}
@article{journals/integration/Tollis91,
  title = {Wiring in uniform grids and two-colorable maps},
  pages = {189-210},
  year = {1991},
  volume = {12},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(91)90035-J},
  author = {Ioannis G. Tollis}
}
@article{journals/integration/Spaanenburg85,
  title = {Editorial},
  pages = {1},
  year = {1985},
  volume = {3},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(85)90050-1},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/Kabbani10,
  title = {Logical effort based dynamic power estimation and optimization of static CMOS circuits},
  pages = {279-288},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2010.02.002},
  author = {A. Kabbani}
}
@article{journals/integration/Bar-OrEL03,
  title = {Generation of representative input vectors for parametric designs: from low precision to high precision},
  pages = {69-82},
  year = {2003},
  volume = {36},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(03)00033-6},
  author = {Shahar Bar-Or and Guy Even and Yariv Levin}
}
@article{journals/integration/Lierop85,
  title = {A flexible bottom-up approach for layout generation},
  pages = {49-59},
  year = {1985},
  volume = {3},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(85)90054-9},
  author = {Marloes L. P. van Lierop}
}
@article{journals/integration/Lee10,
  title = {Concurrent error detection architectures for Gaussian normal basis multiplication over GF(2m)},
  pages = {113-123},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2009.07.002},
  author = {Chiou-Yng Lee}
}
@article{journals/integration/ElesKP96,
  title = {Synthesis of systems specified as interacting VHDL processes},
  pages = {113-138},
  year = {1996},
  volume = {21},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(96)00012-0},
  author = {Petru Eles and Krzysztof Kuchcinski and Zebo Peng}
}
@article{journals/integration/SuKT93,
  title = {Adaptable quad tree techniques},
  pages = {51-71},
  year = {1993},
  volume = {15},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(93)90004-V},
  author = {S. J. Su and Y. S. Kuo and J. C. Tsay}
}
@article{journals/integration/SmithDYFL04,
  title = {Optimization of NULL convention self-timed circuits},
  pages = {135-165},
  year = {2004},
  volume = {37},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2003.12.004},
  author = {Scott C. Smith and Ronald F. DeMara and Jiann S. Yuan and D. Ferguson and D. Lamb}
}
@article{journals/integration/AymerichGRCG12,
  title = {Impact of positive bias temperature instability (PBTI) on 3T1D-DRAM cells},
  pages = {246-252},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2011.11.014},
  author = {Nivard Aymerich and Shrikanth Ganapathy and Antonio Rubio and Ramon Canal and Antonio González 0001}
}
@article{journals/integration/WeiDH07,
  title = {APWL-Y: An accurate and efficient wirelength estimation technique for hexagon/triangle placement},
  pages = {406-419},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2006.09.002},
  author = {Yaoguang Wei and Sheqin Dong and Xianlong Hong}
}
@article{journals/integration/GuilleyHP07,
  title = {A fast pipelined multi-mode DES architecture operating in IP representation},
  pages = {479-489},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2006.06.004},
  author = {Sylvain Guilley and Philippe Hoogvorst and Renaud Pacalet}
}
@article{journals/integration/KunduM14,
  title = {ISGP: Iterative sequential geometric programming for precise and robust CMOS analog circuit sizing},
  pages = {510-531},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2014.01.001},
  author = {Sudip Kundu and Pradip Mandal}
}
@article{journals/integration/DiYD06,
  title = {Improving power-awareness of pipelined array multipliers using two-dimensional pipeline gating and its application on FIR design},
  pages = {90-112},
  year = {2006},
  volume = {39},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2004.08.002},
  author = {Jia Di and Jiann S. Yuan and Ronald F. DeMara}
}
@article{journals/integration/AloqeelyAA97,
  title = {A new approach for the design of linear systolic arrays for computing third-order cumulants},
  pages = {1-17},
  year = {1997},
  volume = {24},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(97)80001-6},
  author = {Mohammed A. Aloqeely and Mohammed A. Al-Turaigi and Saleh A. Alshebeili}
}
@article{journals/integration/MatobaLHM91,
  title = {A rapid turnaround design of a high speed VLSI search processor},
  pages = {319-337},
  year = {1991},
  volume = {10},
  journal = {Integration},
  number = {3},
  doi = {10.1016/S0167-9260(05)80024-0},
  author = {Takako Matoba and Kuo Chi Lee and Gary E. Herman and William H. Mansfield Jr.}
}
@article{journals/integration/Vuillemin83,
  title = {A very fast multiplication algorithm for VLSI implementation},
  pages = {39-52},
  year = {1983},
  volume = {1},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(83)90005-6},
  author = {Jean Vuillemin}
}
@article{journals/integration/ImanaHT13,
  title = {Low complexity bit-parallel polynomial basis multipliers over binary fields for special irreducible pentanomials},
  pages = {197-210},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2011.12.006},
  author = {José Luis Imaña and Román Hermida and Francisco Tirado}
}
@article{journals/integration/SeoYK15,
  title = {A new parallel hardware architecture for high-performance stereo matching calculation},
  pages = {81-91},
  year = {2015},
  volume = {51},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.06.005},
  author = {Young-Ho Seo and Ji-Sang Yoo and Dong-Wook Kim}
}
@article{journals/integration/ForoutanTNM14,
  title = {Design of two Low-Power full adder cells using GDI structure and hybrid CMOS logic style},
  pages = {48-61},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2013.05.001},
  author = {Vahid Foroutan and MohammadReza Taheri and Keivan Navi and Arash Azizi Mazreah}
}
@article{journals/integration/MartensG09,
  title = {ANTIGONE: Top-down creation of analog-to-digital converter architectures},
  pages = {10-23},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2008.07.001},
  author = {Ewout Martens and Georges G. E. Gielen}
}
@article{journals/integration/Spaanenburg89a,
  title = {Editorial},
  pages = {207},
  year = {1989},
  volume = {8},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(89)90017-5},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/SolarBNGAL09,
  title = {A fully integrated 23.2dBm P1dB CMOS power amplifier for the IEEE 802.11a with 29% PAE},
  pages = {77-82},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2008.09.005},
  author = {Héctor Solar and Roc Berenguer and Joaquín de No and Iñaki Gurutzeaga and Unai Alvarado and Jon Legarda}
}
@article{journals/integration/Spaanenburg91c,
  title = {Editorial},
  pages = {i},
  year = {1991},
  volume = {10},
  journal = {Integration},
  number = {3},
  doi = {10.1016/S0167-9260(05)80019-7},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/HasanGH16,
  title = {Clock domain crossing (CDC) in 3D-SICs: Semi QDI asynchronous vs loosely synchronous},
  pages = {367-380},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.05.002},
  author = {Syed Rafay Hasan and Waqas Gul and Osman Hasan}
}
@article{journals/integration/RavikumarS91,
  title = {VYUHA: A detailed router for multiple routing models},
  pages = {141-157},
  year = {1991},
  volume = {11},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(91)90016-E},
  author = {C. P. Ravikumar and Sarma Sastry}
}
@article{journals/integration/AlexiouSK94,
  title = {On the design of a high-performance, expandable, sorting engine},
  pages = {121-135},
  year = {1994},
  volume = {18},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(94)90014-0},
  author = {George Alexiou and Dimitrios Stiliadis and Nick Kanopoulos}
}
@article{journals/integration/HuangML07,
  title = {Analysis of missing and additional cell defects in sequential quantum-dot cellular automata},
  pages = {503-515},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2006.08.001},
  author = {Jing Huang and Mariam Momenzadeh and Fabrizio Lombardi}
}
@article{journals/integration/ShengD13,
  title = {Multi-bend bus-driven floorplanning considering fixed-outline constraints},
  pages = {142-152},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2012.02.006},
  author = {Wenxu Sheng and Sheqin Dong}
}
@article{journals/integration/ChenY10,
  title = {Multi-layer floorplanning for stacked ICs: Configuration number and fixed-outline constraints},
  pages = {378-388},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2010.04.001},
  author = {Song Chen and Takeshi Yoshimura}
}
@article{journals/integration/TzionasTT96,
  title = {A hybrid cellular automaton/neural network classifier for multi-valued patterns and its VLSI implementation},
  pages = {211-237},
  year = {1996},
  volume = {20},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(95)00025-9},
  author = {Panagiotis Tzionas and Antonios Thanailakis and Philippos Tsalides}
}
@article{journals/integration/Simion93,
  title = {2.0 V Bipolar/CMOS differential logic methodology for iterative network implementation},
  pages = {163-177},
  year = {1993},
  volume = {16},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(93)90044-D},
  author = {Viorica Simion}
}
@article{journals/integration/OuCL15,
  title = {An energy-efficient, high-precision SFP LPFIR filter engine for digital hearing aids},
  pages = {230-238},
  year = {2015},
  volume = {48},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.06.004},
  author = {Shih-Hao Ou and Kuo-Chiang Chang and Chih-Wei Liu}
}
@article{journals/integration/CilardoF16,
  title = {Design automation for application-specific on-chip interconnects: A survey},
  pages = {102-121},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.07.017},
  author = {Alessandro Cilardo and Edoardo Fusella}
}
@article{journals/integration/Thang91,
  title = {A logic minimization algorithm of functions with large DC-set},
  pages = {317-327},
  year = {1991},
  volume = {11},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(91)90052-M},
  author = {N. Q. Thang}
}
@article{journals/integration/Bruck94,
  title = {Dingo-XT: A technology description language for analog and digital IC layout},
  pages = {53-81},
  year = {1994},
  volume = {17},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(94)90020-5},
  author = {Rainer Brück 0001}
}
@article{journals/integration/PanWWY98,
  title = {On the optimal four-way switch box routing structures of FPGA greedy routing architectures1},
  pages = {137-159},
  year = {1998},
  volume = {25},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(98)00011-X},
  author = {Jiaofeng Pan and Yu-Liang Wu and C. K. Wong and Guiying Yan}
}
@article{journals/integration/FellowsL91,
  title = {Fast search algorithms for layout permutation problems},
  pages = {321-337},
  year = {1991},
  volume = {12},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(91)90028-J},
  author = {Michael R. Fellows and Michael A. Langston}
}
@article{journals/integration/KhandelwalS07,
  title = {Active mode leakage reduction using fine-grained forward body biasing strategy},
  pages = {561-570},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2006.12.003},
  author = {Vishal Khandelwal and Ankur Srivastava}
}
@article{journals/integration/VakilotojarB97,
  title = {RTL verification of timed asynchronous and heterogeneous systems using symbolic model checking},
  pages = {19-35},
  year = {1997},
  volume = {24},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(97)00023-0},
  author = {Vida Vakilotojar and Peter A. Beerel}
}
@article{journals/integration/PaulS02,
  title = {To Booth or not to Booth},
  pages = {5-40},
  year = {2002},
  volume = {32},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(02)00040-8},
  author = {Wolfgang J. Paul and Peter-Michael Seidel}
}
@article{journals/integration/0001CCB15,
  title = {Waste-aware single-target dilution of a biochemical fluid using digital microfluidic biochips},
  pages = {194-207},
  year = {2015},
  volume = {51},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.12.004},
  author = {Sudip Roy 0001 and Partha Pratim Chakrabarti and Krishnendu Chakrabarty and Bhargab B. Bhattacharya}
}
@article{journals/integration/MiTY09,
  title = {Multiple block structure-preserving reduced order modeling of interconnect circuits},
  pages = {158-168},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2008.04.006},
  author = {Ning Mi and Sheldon X.-D. Tan and Boyuan Yan}
}
@article{journals/integration/ShenTMC10,
  title = {Statistical modeling and analysis of chip-level leakage power by spectral stochastic method},
  pages = {156-165},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2009.09.003},
  author = {Ruijing Shen and Sheldon X.-D. Tan and Ning Mi and Yici Cai}
}
@article{journals/integration/LorenzelliY96,
  title = {An integral matrix-based technique for systematic systolic design},
  pages = {269-285},
  year = {1996},
  volume = {20},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(96)00003-X},
  author = {Flavio Lorenzelli and Kung Yao}
}
@article{journals/integration/ChenK91,
  title = {iCOACH: A circuit optimization aid for CMOS high-performance circuits},
  pages = {185-212},
  year = {1991},
  volume = {10},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(06)80015-5},
  author = {H. Y. Chen and Sung-Mo Kang}
}
@article{journals/integration/CirianiLP03,
  title = {Synthesis of integer multipliers in sum of pseudoproducts form},
  pages = {103-119},
  year = {2003},
  volume = {36},
  journal = {Integration},
  number = {3},
  doi = {10.1016/S0167-9260(03)00050-6},
  author = {Valentina Ciriani and Fabrizio Luccio and Linda Pagli}
}
@article{journals/integration/LimSJ89,
  title = {VLSI implementation of a digital image threshold selection architecture},
  pages = {77-91},
  year = {1989},
  volume = {7},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(89)90060-6},
  author = {P. K. Lim and Maher A. Sid-Ahmed and Graham A. Jullien}
}
@article{journals/integration/Massicotte00,
  title = {A parallel VLSI architecture of Kalman-filter-based algorithms for signal reconstruction},
  pages = {185-196},
  year = {2000},
  volume = {28},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(99)00018-8},
  author = {Daniel Massicotte}
}
@article{journals/integration/HsuR94,
  title = {A computer-aided design framework for modeling and simulation of VLSI interconnections and packaging},
  pages = {163-187},
  year = {1994},
  volume = {17},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(94)00010-7},
  author = {Pochang Hsu and Jerzy W. Rozenblit}
}
@article{journals/integration/LiuWYLLWLF09,
  title = {Analog circuit optimization system based on hybrid evolutionary algorithms},
  pages = {137-148},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2008.04.003},
  author = {Bo Liu and Yan Wang and Zhiping Yu and Leibo Liu and Miao Li and Zheng Wang and Jing Lu and Francisco V. Fernández}
}
@article{journals/integration/YangC90a,
  title = {Testable PLA design with minimal overheads},
  pages = {9-18},
  year = {1990},
  volume = {10},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(05)80032-X},
  author = {Ted C. Yang and Che W. Chiou}
}
@article{journals/integration/RaviKumarS89,
  title = {A hardware accelerator for hierarchical VLSI routing},
  pages = {283-302},
  year = {1989},
  volume = {7},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(89)90006-0},
  author = {C. P. Ravikumar and Sarma Sastry}
}
@article{journals/integration/KuM91a,
  title = {Optimal synthesis of control logic from behavioral specifications},
  pages = {271-298},
  year = {1991},
  volume = {10},
  journal = {Integration},
  number = {3},
  doi = {10.1016/S0167-9260(05)80022-7},
  author = {David C. Ku and Giovanni De Micheli}
}
@article{journals/integration/Lousberg89,
  title = {Two terminal channel routing using at most density plus two tracks},
  pages = {321-330},
  year = {1989},
  volume = {8},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(89)90023-0},
  author = {G. E. A. Lousberg}
}
@article{journals/integration/SudhakarM97,
  title = {A modified noising algorithm for the graph partitioning problem},
  pages = {101-113},
  year = {1997},
  volume = {22},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(97)00007-2},
  author = {V. Sudhakar and C. Siva Ram Murthy}
}
@article{journals/integration/SchieleKU93,
  title = {Insertion of jog series in layout compaction},
  pages = {149-162},
  year = {1993},
  volume = {16},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(93)90043-C},
  author = {Werner L. Schiele and Thomas Krüger and Matthias C. Utesch}
}
@article{journals/integration/SaberkariAS13,
  title = {Fast transient current-steering CMOS LDO regulator based on current feedback amplifier},
  pages = {165-171},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2012.02.001},
  author = {Alireza Saberkari and Eduard Alarcón and Shahriar B. Shokouhi}
}
@article{journals/integration/Glas97,
  title = {An embedded CDMA-receiver A design example},
  pages = {95-111},
  year = {1997},
  volume = {23},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(97)00016-3},
  author = {Jack P. F. Glas}
}
@article{journals/integration/FiorelliP16,
  title = {Semi-empirical RF MOST model for CMOS 65 nm technologies: Theory, extraction method and validation},
  pages = {228-236},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.07.018},
  author = {Rafaella Fiorelli and Eduardo J. Peralías}
}
@article{journals/integration/Elkeelany09,
  title = {On chip novel video streaming system for bi-network multicasting protocols},
  pages = {356-366},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2008.10.001},
  author = {Omar S. Elkeelany}
}
@article{journals/integration/ShragowitzK87,
  title = {A global router based on a multicommodity flow model},
  pages = {3-16},
  year = {1987},
  volume = {5},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(87)80003-2},
  author = {Eugene Shragowitz and S. Keel}
}
@article{journals/integration/YanSL05,
  title = {High-speed systolic architectures for finite field inversion},
  pages = {383-398},
  year = {2005},
  volume = {38},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2004.07.006},
  author = {Zhiyuan Yan and Dilip V. Sarwate and Zhongzhi Liu}
}
@article{journals/integration/RoyCD12,
  title = {SAT based timing analysis for fixed and rise/fall gate delay models},
  pages = {357-364},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2011.03.007},
  author = {Suchismita Roy and P. P. Chakrabarti and Pallab Dasgupta}
}
@article{journals/integration/AbdulrahmanT08,
  title = {Low-power multi-core ATPG to target concurrency},
  pages = {459-473},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2007.11.001},
  author = {Arkan Abdulrahman and Spyros Tragoudas}
}
@article{journals/integration/VinodLMM10,
  title = {An improved common subexpression elimination method for reducing logic operators in FIR filter implementations without increasing logic depth},
  pages = {124-135},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2009.07.001},
  author = {Achutavarrier Prasad Vinod and Edmund Ming-Kit Lai and Douglas L. Maskell and Pramod Kumar Meher}
}
@article{journals/integration/GhonoodiNG16,
  title = {Analysis of frequency and amplitude in CMOS differential ring oscillators},
  pages = {253-259},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.07.004},
  author = {Hojat Ghonoodi and Hossein Miar Naimi and Mohammad Gholami}
}
@article{journals/integration/DasDK13,
  title = {A formal framework for interfacing mixed-timing systems},
  pages = {255-264},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2012.06.001},
  author = {Shirshendu Das and Parasara Sridhar Duggirala and Hemangee K. Kapoor}
}
@article{journals/integration/Mesgarzadeh14,
  title = {Simultaneous switching noise reduction by resonant clock distribution networks},
  pages = {242-249},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2013.10.002},
  author = {Behzad Mesgarzadeh}
}
@article{journals/integration/Castro-LopezLIF09,
  title = {AMS/RF-CMOS circuit design for wireless transceivers},
  pages = {1-2},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2008.09.001},
  author = {R. Castro-López and Delia Rodríguez de Llera and Mohammed Ismail and Francisco V. Fernández}
}
@article{journals/integration/GizopoulosNP96,
  title = {Testing CMOS combinational iterative logic arrays for realistic faults},
  pages = {209-228},
  year = {1996},
  volume = {21},
  journal = {Integration},
  number = {3},
  doi = {10.1016/S0167-9260(96)00000-4},
  author = {Dimitris Gizopoulos and Dimitris Nikolos and Antonis M. Paschalis}
}
@article{journals/integration/PalumboP08,
  title = {AMOLED pixel driver circuits based on poly-Si TFTs: A comparison},
  pages = {439-446},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2007.10.003},
  author = {Gaetano Palumbo and Melita Pennisi}
}
@article{journals/integration/Stok94,
  title = {Data path synthesis},
  pages = {1-71},
  year = {1994},
  volume = {18},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(94)90011-6},
  author = {Leon Stok}
}
@article{journals/integration/ZhouZCH09,
  title = {An MTCMOS technology for low-power physical design},
  pages = {340-345},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2008.09.004},
  author = {Qiang Zhou and Xin Zhao and Yici Cai and Xianlong Hong}
}
@article{journals/integration/PerezCMRLGT16,
  title = {FPGA-based test bed for measurement of AM/AM and AM/PM distortion and modeling memory effects in RF PAs},
  pages = {291-300},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.06.007},
  author = {Jose-Cruz Nuñez Perez and José Ricardo Cardenas-Valdez and Katherine Montoya-Villegas and J. Apolinar Reynoso-Hernández and José Raúl Loo-Yau and Christian Gontrand and Esteban Tlelo-Cuautle}
}
@article{journals/integration/VergosE09,
  title = {Efficient modulo 2n+1 adder architectures},
  pages = {149-157},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2008.04.004},
  author = {Haridimos T. Vergos and Costas Efstathiou}
}
@article{journals/integration/OkobiahMK14,
  title = {Nano-CMOS thermal sensor design optimization for efficient temperature measurement},
  pages = {195-203},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2013.10.001},
  author = {Oghenekarho Okobiah and Saraju P. Mohanty and Elias Kougianos}
}
@article{journals/integration/BoleyL91,
  title = {A well conditioned checksum scheme for algorithmic fault tolerance},
  pages = {21-32},
  year = {1991},
  volume = {12},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(91)90040-R},
  author = {Daniel L. Boley and Franklin T. Luk}
}
@article{journals/integration/FathipourSMA14,
  title = {High slew rate current mode transconductance error amplifier for low quiescent current output-capacitorless CMOS LDO regulator},
  pages = {204-212},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2013.10.005},
  author = {Rasoul Fathipour and Alireza Saberkari and Herminio Martínez and Eduard Alarcón}
}
@article{journals/integration/SeyediACUHV12,
  title = {Circuit design of a dual-versioning L1 data cache},
  pages = {237-245},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2011.11.015},
  author = {Azam Seyedi and Adrià Armejach and Adrián Cristal and Osman S. Unsal and Ibrahim Hur and Mateo Valero}
}
@article{journals/integration/MahmoodSB95,
  title = {Systolic algorithms for solving a sparse system of linear equations in circuit simulation},
  pages = {83-107},
  year = {1995},
  volume = {19},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/0167-9260(95)00003-X},
  author = {Ausif Mahmood and Sean M. Sparks and William I. Baker}
}
@article{journals/integration/BrelsfordLF14,
  title = {Energy efficient computation: A silicon perspective},
  pages = {1-11},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2013.07.001},
  author = {Kevin Brelsford and Serafín A. Pérez López and Santiago Fernández-Gomez}
}
@article{journals/integration/SheibanyradG08,
  title = {Two efficient synchronous <--> asynchronous converters well-suited for networks-on-chip in GALS architectures},
  pages = {17-26},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2007.04.006},
  author = {Abbas Sheibanyrad and Alain Greiner}
}
@article{journals/integration/WangW93,
  title = {Graph-based techniques to speed up floorplan area optimization},
  pages = {179-199},
  year = {1993},
  volume = {15},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(93)90051-D},
  author = {Ting-Chi Wang and D. F. Wong}
}
@article{journals/integration/GenoveseNCPS14,
  title = {Analysis and comparison of Direct Digital Frequency Synthesizers implemented on FPGA},
  pages = {261-271},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2013.09.001},
  author = {Mariangela Genovese and Ettore Napoli and Davide De Caro and Nicola Petra and Antonio G. M. Strollo}
}
@article{journals/integration/Svensson86,
  title = {Signal resynchronization in VLSI systems},
  pages = {75-80},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(86)90039-8},
  author = {Christer Svensson}
}
@article{journals/integration/HussainJ12,
  title = {A read-decoupled gated-ground SRAM architecture for low-power embedded memories},
  pages = {229-236},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2011.11.016},
  author = {Wasim Hussain and Shah M. Jahinuzzaman}
}
@article{journals/integration/StatterC16,
  title = {A novel high-throughput method for table look-up based analog design automation},
  pages = {168-181},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.09.003},
  author = {Yishai Statter and Tom Chen}
}
@article{journals/integration/Roy06,
  title = {Guest Editorial},
  pages = {63},
  year = {2006},
  volume = {39},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2005.12.003},
  author = {Kaushik Roy}
}
@article{journals/integration/GallantA99,
  title = {Synthesis of low-power CMOS circuits using hybrid topologies},
  pages = {143-163},
  year = {1999},
  volume = {27},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(99)00004-8},
  author = {Michael Gallant and Dhamin Al-Khalili}
}
@article{journals/integration/SheuJWL93,
  title = {The determination of the cycle length in high level synthesis},
  pages = {131-148},
  year = {1993},
  volume = {16},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(93)90042-B},
  author = {Ming-Hwa Sheu and Yuan-Long Jeang and Jhing-Fa Wang and Jau-Yien Lee}
}
@article{journals/integration/TraynorM87,
  title = {Design rule checking and VLSI},
  pages = {289-302},
  year = {1987},
  volume = {5},
  journal = {Integration},
  number = {3-4},
  doi = {10.1016/0167-9260(87)90020-4},
  author = {O. P. Traynor and J. R. Malone}
}
@article{journals/integration/Spaanenburg90c,
  title = {Editorial},
  pages = {223},
  year = {1990},
  volume = {9},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(90)90016-T},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/0005LZYZ13,
  title = {Post-routing layer assignment for double patterning with timing critical paths consideration},
  pages = {153-164},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2012.02.003},
  author = {Jian Sun 0005 and Yinghai Lu and Hai Zhou and Changhao Yan and Xuan Zeng}
}
@article{journals/integration/Kundu94,
  title = {An incremental algorithm for identification of longest (shortest) paths},
  pages = {25-31},
  year = {1994},
  volume = {17},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(94)90018-3},
  author = {Sandip Kundu}
}
@article{journals/integration/TingLL04,
  title = {Low complexity bit-parallel systolic architecture for computing C+AB2 over a class of GF(2m)},
  pages = {167-176},
  year = {2004},
  volume = {37},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2004.01.003},
  author = {Yeun-Renn Ting and Erl-Huei Lu and Jau-Yien Lee}
}
@article{journals/integration/WuLL13,
  title = {Fast, compact and symmetric modular exponentiation architecture by common-multiplicand Montgomery modular multiplications},
  pages = {323-332},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2012.09.002},
  author = {Tao Wu and Shuguo Li and Litian Liu}
}
@article{journals/integration/ZhanE12,
  title = {A new scheme of test data compression based on equal-run-length coding (ERLC)},
  pages = {91-98},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2011.05.001},
  author = {Wenfa Zhan and Aiman El-Maleh}
}
@article{journals/integration/LeongL87,
  title = {Algorithms for permutation channel routing},
  pages = {17-45},
  year = {1987},
  volume = {5},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(87)80004-4},
  author = {H. W. Leong and C. L. Liu}
}
@article{journals/integration/Bertossi90,
  title = {A VLSI system for string matching},
  pages = {129-139},
  year = {1990},
  volume = {9},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(90)90032-V},
  author = {Alan A. Bertossi}
}
@article{journals/integration/DijkHD95,
  title = {Scalable parallel processor array for Jacobi-type matrix computations},
  pages = {41-61},
  year = {1995},
  volume = {20},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(95)00017-8},
  author = {Hylke W. van Dijk and Gerben J. Hekstra and Ed F. Deprettere}
}
@article{journals/integration/EshghabadiBNMM16,
  title = {Post-process die-level electromagnetic field analysis on microwave CMOS low-noise amplifier for first-pass silicon fabrication success},
  pages = {217-227},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.03.001},
  author = {Farshad Eshghabadi and Fatemeh Banitorfian and Norlaili Mohd Noh and Mohd Tafir Mustaffa and Asrulnizam Abd Manaf}
}
@article{journals/integration/TahirDGH95,
  title = {Fault tolerant arithmetic unit using duplication and residue codes},
  pages = {187-200},
  year = {1995},
  volume = {18},
  journal = {Integration},
  number = {2-3},
  doi = {10.1016/0167-9260(95)00004-Y},
  author = {Jamel M. Tahir and Satnam Singh Dlay and Raouf N. Gorgui-Naguib and Oliver R. Hinton}
}
@article{journals/integration/GirardLPR95,
  title = {Delay fault diagnosis in sequential circuits based on path tracing},
  pages = {199-218},
  year = {1995},
  volume = {19},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(95)00013-7},
  author = {Patrick Girard and Christian Landrault and Serge Pravossoudovitch and B. Rodriguez}
}
@article{journals/integration/MorgenshteinYKF14,
  title = {Full-Swing Gate Diffusion Input logic - Case-study of low-power CLA adder design},
  pages = {62-70},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2013.04.002},
  author = {Arkadiy Morgenshtein and Viacheslav Yuzhaninov and Alexey Kovshilovsky and Alexander Fish}
}
@article{journals/integration/ShawAR06,
  title = {Automatic generation of defect injectable VHDL fault models for ASIC standard cell libraries},
  pages = {382-406},
  year = {2006},
  volume = {39},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2005.08.002},
  author = {Donald B. Shaw and Dhamin Al-Khalili and Come Rozon}
}
@article{journals/integration/AlegreCPM09,
  title = {Fast-response low-ripple envelope follower},
  pages = {169-174},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2008.05.001},
  author = {Juan Pablo Alegre and Santiago Celma and Jose Maria Garcia del Pozo and Nicolás J. Medrano-Marqués}
}
@article{journals/integration/YuschikK85,
  title = {Top-down design of a VLSI digital filter bank},
  pages = {75-91},
  year = {1985},
  volume = {3},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(85)90026-4},
  author = {Matthew Yuschik and Hideaki Kobayashi}
}
@article{journals/integration/Coudert94,
  title = {Two-level logic minimization: an overview},
  pages = {97-140},
  year = {1994},
  volume = {17},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(94)00007-7},
  author = {Olivier Coudert}
}
@article{journals/integration/WangJS07,
  title = {Scheduling and optimal voltage selection with multiple supply voltages under resource constraints},
  pages = {174-182},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2006.02.006},
  author = {Ling Wang and Yingtao Jiang and Henry Selvaraj}
}
@article{journals/integration/Gries04,
  title = {Methods for evaluating and covering the design space during early design development},
  pages = {131-183},
  year = {2004},
  volume = {38},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2004.06.001},
  author = {Matthias Gries}
}
@article{journals/integration/MarquezMCGLSG14,
  title = {A novel autozeroing technique for flash Analog-to-Digital converters},
  pages = {23-29},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2013.06.002},
  author = {Fernando J. Marquez and Fernando Muñoz Chavero and Ramón González Carvajal and José Ramón García Oya and Enrique Lopez-Morillo and Antonio Jesús Torralba Silgado and Juan Antonio Gómez Galán}
}
@article{journals/integration/Spaanenburg89d,
  title = {Editorial},
  pages = {211},
  year = {1989},
  volume = {7},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(89)90001-1},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/Schiele85,
  title = {Automatic design rule adaptation of leaf cell layouts},
  pages = {93-112},
  year = {1985},
  volume = {3},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(85)90027-6},
  author = {Werner L. Schiele}
}
@article{journals/integration/DuttaW97,
  title = {Fast analytical approximations of the transient response of coupled lossy interconnects in VLSI circuits with frequency-dependent parameters for higher hierarchical simulation levels},
  pages = {59-85},
  year = {1997},
  volume = {22},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(97)00005-9},
  author = {Lohit S. Dutta and Thomas-M. Winkel}
}
@article{journals/integration/Wolf93,
  title = {FSM decomposition for pipelined data},
  pages = {117-131},
  year = {1993},
  volume = {15},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(93)90048-H},
  author = {Wayne Wolf}
}
@article{journals/integration/BrandonHBGCHGBGZRBES08,
  title = {A scalable LDPC decoder ASIC architecture with bit-serial message exchange},
  pages = {385-398},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2007.07.003},
  author = {Tyler L. Brandon and Robert Hang and Gary Block and Vincent C. Gaudet and Bruce F. Cockburn and Sheryl L. Howard and Christian Giasson and Keith Boyle and Paul Goud and Siavash Sheikh Zeinoddin and Anthony Rapley and Stephen Bates and Duncan G. Elliott and Christian Schlegel}
}
@article{journals/integration/SatoO87,
  title = {Applications of computational geometry to VLSI layout pattern design},
  pages = {303-317},
  year = {1987},
  volume = {5},
  journal = {Integration},
  number = {3-4},
  doi = {10.1016/0167-9260(87)90021-6},
  author = {Masao Sato and Tatsuo Ohtsuki}
}
@article{journals/integration/Gok07,
  title = {A novel IEEE rounding algorithm for high-speed floating-point multipliers},
  pages = {549-560},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2006.12.001},
  author = {Mustafa Gök}
}
@article{journals/integration/Spaanenburg90,
  title = {Editorial},
  pages = {1},
  year = {1990},
  volume = {10},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(05)80030-6},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/Mehlhorn84,
  title = {AT2-optimal VLSI integer division and integer square rooting},
  pages = {163-167},
  year = {1984},
  volume = {2},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(84)90020-8},
  author = {Kurt Mehlhorn}
}
@article{journals/integration/Srisa-anLC00,
  title = {A hardware implementation of realloc function},
  pages = {173-184},
  year = {2000},
  volume = {28},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(99)00016-4},
  author = {Witawas Srisa-an and Chia-Tien Dan Lo and J. Morris Chang}
}
@article{journals/integration/BastosOGOS16,
  title = {Noise canceling LNA with gain enhancement by using double feedback},
  pages = {309-315},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.07.003},
  author = {Ivan Bastos and Luís Bica Oliveira and João Goes and João P. Oliveira and Manuel Medeiros Silva}
}
@article{journals/integration/ClaesenSDJPM89,
  title = {Efficient false path elimination algorithms for timing verification by event graph preprocessing},
  pages = {173-187},
  year = {1989},
  volume = {8},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(89)90047-3},
  author = {Luc J. M. Claesen and J. P. Schupp and P. Das and P. Johannes and S. Perremans and Hugo De Man}
}
@article{journals/integration/Luk93,
  title = {Systematic serialisation of array-based architectures},
  pages = {333-360},
  year = {1993},
  volume = {14},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(93)90014-4},
  author = {W. W. C. Luk}
}
@article{journals/integration/HodjatBHV07,
  title = {HW/SW co-design of a hyperelliptic curve cryptosystem using a microcode instruction set coprocessor},
  pages = {45-51},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2005.12.011},
  author = {Alireza Hodjat and Lejla Batina and David Hwang and Ingrid Verbauwhede}
}
@article{journals/integration/XueL92,
  title = {The synthesis of control signals for one-dimensional systolic arrays},
  pages = {1-32},
  year = {1992},
  volume = {14},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(92)90008-M},
  author = {Jingling Xue and Christian Lengauer}
}
@article{journals/integration/UnverenA04,
  title = {An evolutionary constraint satisfaction solution for over the cell channel routing},
  pages = {121-133},
  year = {2004},
  volume = {37},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2003.12.003},
  author = {Ahmet Ünveren and Adnan Acan}
}
@article{journals/integration/HassouneMFL07,
  title = {Dynamic differential self-timed logic families for robust and low-power security ICs},
  pages = {355-364},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2006.04.001},
  author = {Ilham Hassoune and François Macé and Denis Flandre and Jean-Didier Legat}
}
@article{journals/integration/CodenottiR87,
  title = {A compact and modular VLSI design for the solution of general sparse linear systems},
  pages = {77-86},
  year = {1987},
  volume = {5},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(87)80007-X},
  author = {Bruno Codenotti and Francesco Romani}
}
@article{journals/integration/NayakPS93,
  title = {Efficient construction of catastrophic patterns for VLSI reconfigurable arrays},
  pages = {133-150},
  year = {1993},
  volume = {15},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(93)90049-I},
  author = {Amiya Nayak and Linda Pagli and Nicola Santoro}
}
@article{journals/integration/YamasakiNS09,
  title = {A low-power switched-current CDMA matched filter employing MOS linear matching cell with on-chip A/D converter},
  pages = {254-261},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2008.09.002},
  author = {Toshihiko Yamasaki and Tomoyuki Nakayama and Tadashi Shibata}
}
@article{journals/integration/NowickDDH93,
  title = {The design of a high-performance cache controller: a case study in asynchronous synthesis},
  pages = {241-262},
  year = {1993},
  volume = {15},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(93)90032-8},
  author = {Steven M. Nowick and Mark E. Dean and David L. Dill and Mark Horowitz}
}
@article{journals/integration/SafariJE06,
  title = {A parameterized graph-based framework for high-level test synthesis},
  pages = {363-381},
  year = {2006},
  volume = {39},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2005.08.004},
  author = {Saeed Safari and Amir-Hossein Jahangir and Hadi Esmaeilzadeh}
}
@article{journals/integration/Abu-KhaderS05,
  title = {Systolic product-sum circuit for GF((22)m) using neuron MOSFETs},
  pages = {29-47},
  year = {2005},
  volume = {39},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2004.12.001},
  author = {Nabil Abu-Khader and Pepe Siy}
}
@article{journals/integration/ZhouLZYYZ15,
  title = {Multi-parameter clock skew scheduling},
  pages = {129-137},
  year = {2015},
  volume = {48},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.07.005},
  author = {Xingbao Zhou and Wai-Shing Luk and Hai Zhou and Fan Yang and Changhao Yan and Xuan Zeng}
}
@article{journals/integration/GroteluschenDZ93,
  title = {Full-wave analysis and analytical formulas for the line parameters of transmission lines on semiconductor substrates},
  pages = {33-58},
  year = {1993},
  volume = {16},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(93)90057-J},
  author = {E. Grotelüschen and L. S. Dutta and S. Zaage}
}
@article{journals/integration/Gullichsen85,
  title = {Heuristic circuit simulation using PROLOG},
  pages = {283-318},
  year = {1985},
  volume = {3},
  journal = {Integration},
  number = {4},
  doi = {10.1016/0167-9260(85)90015-X},
  author = {Eric Gullichsen}
}
@article{journals/integration/YanZH09,
  title = {Thermal aware placement in 3D ICs using quadratic uniformity modeling approach},
  pages = {175-180},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2008.06.001},
  author = {Haixia Yan and Qiang Zhou and Xianlong Hong}
}
@article{journals/integration/Spaanenburg83,
  title = {Editorial},
  pages = {1},
  year = {1983},
  volume = {1},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(83)90002-0},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/DesaiHC09,
  title = {Reducing process variation impact on replica-timed static random access memory sense timing},
  pages = {437-448},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2009.03.002},
  author = {Nishith N. Desai and Jonathan R. Haigh and Lawrence T. Clark}
}
@article{journals/integration/FigueiredoA12,
  title = {A dynamic jitter model to evaluate uncertainty trends with technology scaling},
  pages = {162-171},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2011.11.002},
  author = {Monica Figueiredo and Rui L. Aguiar}
}
@article{journals/integration/RuppEBG11,
  title = {Hardware SLE solvers: Efficient building blocks for cryptographic and cryptanalyticapplications},
  pages = {290-304},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2010.09.001},
  author = {Andy Rupp and Thomas Eisenbarth and Andrey Bogdanov and Oliver Grieb}
}
@article{journals/integration/SalujaL84,
  title = {Testable design of large random access memories},
  pages = {309-330},
  year = {1984},
  volume = {2},
  journal = {Integration},
  number = {4},
  doi = {10.1016/0167-9260(84)90030-0},
  author = {Kewal K. Saluja and Kim Thang Le}
}
@article{journals/integration/MukhopadhyayKDPM10,
  title = {A static verification approach for architectural integration of mixed-signal integrated circuits},
  pages = {58-71},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2009.05.002},
  author = {Rajdeep Mukhopadhyay and Anvesh Komuravelli and Pallab Dasgupta and S. K. Panda and Siddhartha Mukhopadhyay}
}
@article{journals/integration/LourencoCPMH15,
  title = {Floorplan-aware analog IC sizing and optimization based on topological constraints},
  pages = {183-197},
  year = {2015},
  volume = {48},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.07.002},
  author = {Nuno C. Lourenço and António Canelas and Ricardo Povoa and Ricardo Martins and Nuno Horta}
}
@article{journals/integration/QuintonR93,
  title = {Introduction to the special issue on algorithms and architectures},
  pages = {i-iii},
  year = {1993},
  volume = {14},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(93)90009-2},
  author = {Patrice Quinton and Yves Robert}
}
@article{journals/integration/XuF15,
  title = {Scaling trends of power noise in 3-D ICs},
  pages = {139-148},
  year = {2015},
  volume = {51},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.07.007},
  author = {Kan Xu and Eby G. Friedman}
}
@article{journals/integration/Marek-Sadowska92,
  title = {Switch box routing: a retrospective},
  pages = {39-65},
  year = {1992},
  volume = {13},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(92)90017-S},
  author = {Malgorzata Marek-Sadowska}
}
@article{journals/integration/FanBV11,
  title = {Design and design methods for unified multiplier and inverter and its application for HECC},
  pages = {280-289},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2011.04.001},
  author = {Junfeng Fan and Lejla Batina and Ingrid Verbauwhede}
}
@article{journals/integration/CasuM15,
  title = {A synchronous latency-insensitive RISC for better than worst-case design},
  pages = {72-82},
  year = {2015},
  volume = {48},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.01.003},
  author = {Mario R. Casu and Paolo Mantovani}
}
@article{journals/integration/SrivastavaV03,
  title = {Quaternary to binary bit conversion CMOS integrated circuit design using multiple-input floating gate MOSFETS},
  pages = {87-101},
  year = {2003},
  volume = {36},
  journal = {Integration},
  number = {3},
  doi = {10.1016/S0167-9260(03)00049-X},
  author = {A. Srivastava and H. N. Venkata}
}
@article{journals/integration/CongHKM96,
  title = {Performance optimization of VLSI interconnect layout},
  pages = {1-94},
  year = {1996},
  volume = {21},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(96)00008-9},
  author = {Jason Cong and Lei He and Cheng-Kok Koh and Patrick H. Madden}
}
@article{journals/integration/YoungW97,
  title = {How good are slicing floorplans?},
  pages = {61-73},
  year = {1997},
  volume = {23},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(97)00014-X},
  author = {F. Y. Young and D. F. Wong}
}
@article{journals/integration/SonmezD11,
  title = {Simulation-based analog and RF circuit synthesis using a modified evolutionary strategies algorithm},
  pages = {144-154},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2010.11.001},
  author = {Özsun S. Sönmez and Günhan Dündar}
}
@article{journals/integration/Tjarnstrom90,
  title = {Switch-level simulation based on local decisions},
  pages = {321-338},
  year = {1990},
  volume = {9},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(90)90023-T},
  author = {Robert Tjärnström}
}
@article{journals/integration/BissiPBS08,
  title = {A Viterbi decoder architecture for a standard-agile and reprogrammable transceiver},
  pages = {161-170},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2007.04.001},
  author = {Lucia Bissi and Pisana Placidi and Giuseppe Baruffa and Andrea Scorzoni}
}
@article{journals/integration/Chen02,
  title = {A fuzzy search block-matching chip for motion estimation},
  pages = {133-147},
  year = {2002},
  volume = {32},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(02)00046-9},
  author = {Pei-Yin Chen}
}
@article{journals/integration/MaHDCCG01,
  title = {Floorplanning with abutment constraints based on corner block list},
  pages = {65-77},
  year = {2001},
  volume = {31},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(01)00022-0},
  author = {Yuchun Ma and Xianlong Hong and Sheqin Dong and Yici Cai and Chung-Kuan Cheng and Jun Gu}
}
@article{journals/integration/Yan15a,
  title = {Assignment of inter-die signals in a simplified wiring model for die-stacking SiP designs},
  pages = {78-86},
  year = {2015},
  volume = {49},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.12.007},
  author = {Jin-Tai Yan}
}
@article{journals/integration/ChatterjeeS12,
  title = {Design of a high performance Binary Edwards Curve based processor secured against side channel analysis},
  pages = {331-340},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2011.11.005},
  author = {Ayantika Chatterjee and Indranil Sengupta}
}
@article{journals/integration/Cardenas-Valdez15,
  title = {Modeling memory effects in RF power amplifiers applied to a digital pre-distortion algorithm and emulated on a DSP-FPGA board},
  pages = {49-64},
  year = {2015},
  volume = {49},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.12.005},
  author = {José Ricardo Cardenas-Valdez and Jose-Cruz Nuñez Perez and José Alejandro Galaviz-Aguilar and Andrés Calvillo-Téllez and Christian Gontrand and J. Apolinar Reynoso-Hernández and Esteban Tlelo-Cuautle}
}
@article{journals/integration/ElleithyBD91,
  title = {VLSI implementation of a systolic database machine for relational algebra and hashing},
  pages = {169-190},
  year = {1991},
  volume = {11},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(91)90018-G},
  author = {Khaled M. Elleithy and Magdy A. Bayoumi and Lois M. L. Delcambre}
}
@article{journals/integration/FerreIRRF98,
  title = {IDDQ testing: state of the art and future trends},
  pages = {167-196},
  year = {1998},
  volume = {26},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(98)00027-3},
  author = {Antoni Ferré and Eugeni Isern and Josep Rius and Rosa Rodríguez-Montañés and Joan Figueras}
}
@article{journals/integration/WuTT03,
  title = {FPGA implementation of a near computation free image compression scheme based on adaptive decimation},
  pages = {121-143},
  year = {2003},
  volume = {36},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2003.08.005},
  author = {Angus Wu and Peter W. M. Tsang and Johnson Tang}
}
@article{journals/integration/GonzalezM00,
  title = {Redundant arithmetic, algorithms and implementations},
  pages = {13-53},
  year = {2000},
  volume = {30},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(00)00015-8},
  author = {Alejandro F. González and Pinaki Mazumder}
}
@article{journals/integration/YangWA16,
  title = {A novel bus transfer mode (AS transfer) and a performance evaluation methodology},
  pages = {23-33},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.07.012},
  author = {Xiaokun Yang and Nansong Wu and Jean H. Andrian}
}
@article{journals/integration/PeiLJL015,
  title = {An on-chip frequency programmable test clock generation and application method for small delay defect detection},
  pages = {87-97},
  year = {2015},
  volume = {49},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.12.003},
  author = {Songwei Pei and Huawei Li and Song Jin and Jun Liu and Xiaowei Li 0001}
}
@article{journals/integration/JongeneelO00,
  title = {Technology mapping for area and speed},
  pages = {45-66},
  year = {2000},
  volume = {29},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(99)00023-1},
  author = {Dirk-Jan Jongeneel and Ralph H. J. M. Otten}
}
@article{journals/integration/Spaanenburg88,
  title = {Editorial},
  pages = {1},
  year = {1988},
  volume = {6},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(88)90015-6},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/ZhangCPC15,
  title = {NBTI alleviation on FinFET-made GPUs by utilizing device heterogeneity},
  pages = {10-20},
  year = {2015},
  volume = {51},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.04.003},
  author = {Ying Zhang and Sui Chen and Lu Peng and Shaoming Chen}
}
@article{journals/integration/SchultzHS89,
  title = {A microprogrammable processor using single poly EPROM},
  pages = {189-199},
  year = {1989},
  volume = {8},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(89)90048-5},
  author = {Kenneth J. Schultz and David H. K. Hoe and C. Andre T. Salama}
}
@article{journals/integration/AminS89,
  title = {Test generation and fault detection for VLSI PPL circuits},
  pages = {303-324},
  year = {1989},
  volume = {7},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(89)90007-2},
  author = {Alaaeldin A. M. Amin and Kent F. Smith}
}
@article{journals/integration/CoatesDS93,
  title = {The Post Office experience: designing a large asynchronous chip},
  pages = {341-366},
  year = {1993},
  volume = {15},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(93)90036-C},
  author = {Bill Coates and Al Davis and Ken Stevens}
}
@article{journals/integration/ChanMS91,
  title = {Macro-cell and module placement by genetic adaptive search with bitmap-represented chromosome},
  pages = {49-77},
  year = {1991},
  volume = {12},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(91)90042-J},
  author = {Heming Chan and Pinaki Mazumder and Khushro Shahookar}
}
@article{journals/integration/KaushikSA07,
  title = {Waveform analysis and delay prediction for a CMOS gate driving RLC interconnect load},
  pages = {394-405},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2006.06.001},
  author = {Brajesh Kumar Kaushik and Sankar Sarkar and Rajendra Prasad Agarwal}
}
@article{journals/integration/JaJaO83,
  title = {An architecture for a VLSI FFT processor},
  pages = {305-316},
  year = {1983},
  volume = {1},
  journal = {Integration},
  number = {4},
  doi = {10.1016/S0167-9260(83)80004-2},
  author = {Joseph JáJá and Robert Michael Owens}
}
@article{journals/integration/PetersonS86,
  title = {MASHER: An automatic VLSI layout system},
  pages = {3-33},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(86)90034-9},
  author = {John C. Peterson and Kent F. Smith}
}
@article{journals/integration/InoueF98,
  title = {An approach to test synthesis from higher level},
  pages = {101-116},
  year = {1998},
  volume = {26},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(98)00023-6},
  author = {Michiko Inoue and Hideo Fujiwara}
}
@article{journals/integration/AzmiEYS03,
  title = {FPGA based multi-standard configurable FSK demodulator},
  pages = {145-154},
  year = {2003},
  volume = {36},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2003.08.006},
  author = {Haytham Azmi and Hamed Elsimary and M. Ibrahim Youssef and Ahmad Safwat}
}
@article{journals/integration/Darte91,
  title = {Regular partitioning for synthesizing fixed-size systolic arrays},
  pages = {293-304},
  year = {1991},
  volume = {12},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(91)90026-H},
  author = {Alain Darte}
}
@article{journals/integration/WangYT12,
  title = {Fast timing analysis of clock networks considering environmental uncertainty},
  pages = {376-387},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2011.03.001},
  author = {Hai Wang and Hao Yu and Sheldon X.-D. Tan}
}
@article{journals/integration/PaaskePS91,
  title = {An area-efficient path memory structure for VLSI implementation of high speed Viterbi decoders},
  pages = {79-91},
  year = {1991},
  volume = {12},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(91)90043-K},
  author = {Erik Paaske and Steen Pedersen and Jens Sparsø}
}
@article{journals/integration/TsiatouhasMHNA02,
  title = {A new technique for IDDQ testing in nanometer technologies},
  pages = {183-194},
  year = {2002},
  volume = {31},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(02)00023-8},
  author = {Y. Tsiatouhas and Yiannis Moisiadis and Th. Haniotakis and Dimitris Nikolos and Angela Arapoyanni}
}
@article{journals/integration/MatakiasTAH15,
  title = {A current monitoring technique for IDDQ testing in digital integrated circuits},
  pages = {48-60},
  year = {2015},
  volume = {50},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.01.005},
  author = {Sotirios Matakias and Yiorgos Tsiatouhas and Angela Arapoyanni and Themistoklis Haniotakis}
}
@article{journals/integration/GuptaK06,
  title = {Automation of clock distribution network design for digital integrated circuits using divide and conquer technique},
  pages = {407-419},
  year = {2006},
  volume = {39},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2005.08.001},
  author = {Anu Gupta and Bipin Kulkarni}
}
@article{journals/integration/TzionasTT93,
  title = {2-Dimensional minimum cost path planning using a cellular automaton architecture},
  pages = {179-194},
  year = {1993},
  volume = {16},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(93)90045-E},
  author = {Panagiotis Tzionas and Philippos Tsalides and Antonios Thanailakis}
}
@article{journals/integration/Spaanenburg90a,
  title = {Editorial},
  pages = {1},
  year = {1990},
  volume = {9},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(90)90002-I},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/BarsiM91,
  title = {A VLSI architecture for RNS with MI adders},
  pages = {67-83},
  year = {1991},
  volume = {11},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(91)90007-8},
  author = {Ferruccio Barsi and Enrico Martinelli}
}
@article{journals/integration/SanthaV07,
  title = {Design of efficient architectures for 1-D and 2-D DLMS adaptive filters},
  pages = {209-225},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2005.10.003},
  author = {K. R. Santha and V. Vaidehi}
}
@article{journals/integration/LodiLP89,
  title = {Channel routing for strictly multiterminal nets},
  pages = {143-153},
  year = {1989},
  volume = {8},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(89)90045-X},
  author = {Elena Lodi and Fabrizio Luccio and Linda Pagli}
}
@article{journals/integration/YangS06,
  title = {FROSTY: A program for fast extraction of high-level structural representation from circuit description for industrial CMOS circuits},
  pages = {311-339},
  year = {2006},
  volume = {39},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2005.07.002},
  author = {Lei Yang and C.-J. Richard Shi}
}
@article{journals/integration/VainioHN87,
  title = {Integrated FIR median hybrid filter},
  pages = {171-177},
  year = {1987},
  volume = {5},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(87)90008-3},
  author = {Olli Vainio and Pekka Heinonen and Yrjö Neuvo}
}
@article{journals/integration/KerinsMP07,
  title = {Versatile hardware architectures for GF(pm) arithmetic in public key cryptography},
  pages = {28-35},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2005.12.009},
  author = {Tim Kerins and William P. Marnane and Emanuel M. Popovici}
}
@article{journals/integration/SankaranarayananMHRHSS13,
  title = {Architectural implications of spatial thermal filtering},
  pages = {44-56},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2011.12.002},
  author = {Karthik Sankaranarayanan and Brett H. Meyer and Wei Huang and Robert J. Ribando and Hossein Haj-Hariri and Mircea R. Stan and Kevin Skadron}
}
@article{journals/integration/SampsonKVP12,
  title = {Exact ESOP expressions for incompletely specified functions},
  pages = {197-204},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2011.10.001},
  author = {Marinos Sampson and Marios Kalathas and Dimitrios Voudouris and George K. Papakonstantinou}
}
@article{journals/integration/KimL07,
  title = {LFSR multipliers over GF(2m) defined by all-one polynomial},
  pages = {473-478},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2006.06.003},
  author = {Hyun-Sung Kim and Sung-Woon Lee}
}
@article{journals/integration/KamoulakosCTA00,
  title = {Management of charge pump circuits},
  pages = {91-101},
  year = {2000},
  volume = {30},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(00)00012-2},
  author = {G. Kamoulakos and A. Chrisanthopoulos and Y. Tsiatouhas and Angela Arapoyanni}
}
@article{journals/integration/Yan12,
  title = {Resource-constrained link insertion for delay reduction},
  pages = {349-356},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2012.02.007},
  author = {Jin-Tai Yan}
}
@article{journals/integration/HeirmanDADTSC07,
  title = {Predicting reconfigurable interconnect performance in distributed shared-memory systems},
  pages = {382-393},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2006.05.001},
  author = {Wim Heirman and Joni Dambre and Iñigo Artundo and Christof Debaes and Hugo Thienpont and Dirk Stroobandt and Jan M. Van Campenhout}
}
@article{journals/integration/Jovanovic92,
  title = {Flexible optimal channel routing for critical nets},
  pages = {67-90},
  year = {1992},
  volume = {14},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(92)90011-M},
  author = {Antonije D. Jovanovic}
}
@article{journals/integration/YanHHWM16,
  title = {High performance parallel turbo decoder with configurable interleaving network for LTE application},
  pages = {77-90},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.05.003},
  author = {Zhiting Yan and Guanghui He and Weifeng He and Shuaijie Wang and Zhigang Mao}
}
@article{journals/integration/AsharDK93,
  title = {Path-delay-fault testability properties of multiplexor-based networks},
  pages = {1-23},
  year = {1993},
  volume = {15},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(93)90002-T},
  author = {Pranav Ashar and Srinivas Devadas and Kurt Keutzer}
}
@article{journals/integration/SantosHG14,
  title = {A survey on nonlinear analog-to-digital converters},
  pages = {12-22},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2013.06.001},
  author = {Mauro Santos and Nuno Horta and Jorge Guilherme}
}
@article{journals/integration/Sirakoulis04,
  title = {A TCAD system for VLSI implementation of the CVD process using VHDL},
  pages = {63-81},
  year = {2004},
  volume = {37},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2003.11.001},
  author = {Georgios Ch. Sirakoulis}
}
@article{journals/integration/WatsonA15,
  title = {Memory customisations for image processing applications targeting MPSoCs},
  pages = {72-80},
  year = {2015},
  volume = {51},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.06.004},
  author = {David Watson and Ali Ahmadinia}
}
@article{journals/integration/GonzalezZ94,
  title = {Single phase three-layer channel routing algorithms},
  pages = {141-151},
  year = {1994},
  volume = {17},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(94)00008-5},
  author = {Teofilo F. Gonzalez and Si-Qing Zheng}
}
@article{journals/integration/PanditMP10,
  title = {An automated high-level topology generation procedure for continuous-time SigmaDelta modulator},
  pages = {289-304},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2010.02.001},
  author = {Soumya Pandit and Chittaranjan A. Mandal and Amit Patra}
}
@article{journals/integration/RocaS16,
  title = {Introduction to the special issue on Radio Frequency Integrated Circuits (RFIC) design techniques},
  pages = {183-184},
  year = {2016},
  volume = {52},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.11.001},
  author = {Elisenda Roca and Javier Sieiro}
}
@article{journals/integration/McWhirterP93,
  title = {Orthogonal lattice algorithms for adaptive filtering and beamforming},
  pages = {231-247},
  year = {1993},
  volume = {14},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(93)90010-A},
  author = {John G. McWhirter and Ian K. Proudler}
}
@article{journals/integration/MathewCSYP15,
  title = {A novel memristor based physically unclonable function},
  pages = {37-45},
  year = {2015},
  volume = {51},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.05.005},
  author = {Jimson Mathew and Rajat Subhra Chakraborty and Durga Prasad Sahoo and Yuanfan Yang and Dhiraj K. Pradhan}
}
@article{journals/integration/BarrioMMMH13,
  title = {A fragmentation aware High-Level Synthesis flow for low power heterogenous datapaths},
  pages = {119-130},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2012.02.005},
  author = {Alberto A. Del Barrio and Seda Ogrenci Memik and María C. Molina and José M. Mendías and Román Hermida}
}
@article{journals/integration/WuZYTZ13,
  title = {An efficient method for gradient-aware dummy fill synthesis},
  pages = {301-309},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2012.04.001},
  author = {Peng Wu and Hai Zhou and Changhao Yan and Jun Tao and Xuan Zeng}
}
@article{journals/integration/CorsonelloFP15,
  title = {Power supply noise in accurate delay model for the sub-threshold domain},
  pages = {127-136},
  year = {2015},
  volume = {50},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.02.001},
  author = {Pasquale Corsonello and Fabio Frustaci and Stefania Perri}
}
@article{journals/integration/Soma98,
  title = {Mixed-signal on-chip timing measurements},
  pages = {151-165},
  year = {1998},
  volume = {26},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(98)00026-1},
  author = {Mani Soma}
}
@article{journals/integration/Eijk97,
  title = {A BDD-based verification method for large synthesized circuits},
  pages = {131-149},
  year = {1997},
  volume = {23},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(97)00018-7},
  author = {C. A. J. van Eijk}
}
@article{journals/integration/VanpouckeM95,
  title = {Factored spherical subspace tracking},
  pages = {3-19},
  year = {1995},
  volume = {20},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(95)00015-1},
  author = {Filiep J. Vanpoucke and Marc Moonen}
}
@article{journals/integration/PiguetD91,
  title = {Design methodologies and CAD tools},
  pages = {219-250},
  year = {1991},
  volume = {10},
  journal = {Integration},
  number = {3},
  doi = {10.1016/S0167-9260(05)80020-3},
  author = {Christian Piguet and Evert Dijkstra}
}
@article{journals/integration/ValkodaiM97,
  title = {Modeling and designing silicon thin-film inductors and transformers using HSPICE for RFIC applications},
  pages = {159-171},
  year = {1997},
  volume = {24},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(97)00031-X},
  author = {Aravind R. Valkodai and Tajinder Manku}
}
@article{journals/integration/AinMDM13,
  title = {Post-silicon debugging of PMU integration errors using behavioral models},
  pages = {310-321},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2012.03.003},
  author = {Antara Ain and Subhankar Mukherjee and Pallab Dasgupta and Siddhartha Mukhopadhyay}
}
@article{journals/integration/RamalingamSNNOP12,
  title = {An accurate sparse-matrix based framework for statistical static timing analysis},
  pages = {365-375},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2011.03.002},
  author = {Anand Ramalingam and Ashish Kumar Singh and Sani R. Nassif and Gi-Joon Nam and Michael Orshansky and David Z. Pan}
}
@article{journals/integration/DoKS07,
  title = {Timing modeling of latch-controlled sub-systems},
  pages = {62-73},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2006.02.007},
  author = {Kyung Tae Do and Young Hwan Kim and Haeng Seon Son}
}
@article{journals/integration/RajeS97,
  title = {Scheduling with multiple voltages},
  pages = {37-59},
  year = {1997},
  volume = {23},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(97)00013-8},
  author = {Salil Raje and Majid Sarrafzadeh}
}
@article{journals/integration/CarrilloTPVD10,
  title = {Single-pair bulk-driven CMOS input stage: A compact low-voltage analog cell for scaled technologies},
  pages = {251-257},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2010.03.002},
  author = {Juan M. Carrillo and Guido Torelli and Raquel Pérez-Aloe and José M. Valverde and J. Francisco Duque-Carrillo}
}
@article{journals/integration/Spaanenburg85b,
  title = {Editorial},
  pages = {159},
  year = {1985},
  volume = {3},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(85)90001-X},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/MartensG08,
  title = {Classification of analog synthesis tools based on their architecture selection mechanisms},
  pages = {238-252},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2007.06.001},
  author = {Ewout Martens and Georges G. E. Gielen}
}
@article{journals/integration/Sciuto91,
  title = {Testability conditions for two-dimensional bilateral arrays},
  pages = {251-278},
  year = {1991},
  volume = {11},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(91)90049-Q},
  author = {Donatella Sciuto}
}
@article{journals/integration/Gielen02,
  title = {Editorial},
  pages = {1-2},
  year = {2002},
  volume = {33},
  journal = {Integration},
  number = {1-2},
  doi = {10.1016/S0167-9260(02)00081-0},
  author = {Georges G. E. Gielen}
}
@article{journals/integration/StroobandtDC99,
  title = {Generating new benchmark designs using a multi-terminal net model},
  pages = {113-129},
  year = {1999},
  volume = {27},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(99)00002-4},
  author = {Dirk Stroobandt and Jo Depreitere and Jan Van Campenhout}
}
@article{journals/integration/JingHFHHY08,
  title = {A full-scale solution to the rectilinear obstacle-avoiding Steiner problem},
  pages = {413-425},
  year = {2008},
  volume = {41},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2007.10.002},
  author = {Tom Tong Jing and Yu Hu and Zhe Feng 0002 and Xianlong Hong and Xiaodong Hu and Guiying Yan}
}
@article{journals/integration/KimC03,
  title = {Variable radix-2 multibit coding for 400 Mpixel/s DCT/IDCT of HDTV video decoder},
  pages = {47-67},
  year = {2003},
  volume = {35},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(03)00016-6},
  author = {Dae Won Kim and Jun Rim Choi}
}
@article{journals/integration/Chakravarty90,
  title = {Testing of non-feedback bridging faults},
  pages = {109-127},
  year = {1990},
  volume = {9},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(90)90031-U},
  author = {Sreejit Chakravarty}
}
@article{journals/integration/NikitinS07,
  title = {VHDL-AMS based modeling and simulation of mixed-technology microsystems: a tutorial},
  pages = {261-273},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2005.12.002},
  author = {Pavel V. Nikitin and C.-J. Richard Shi}
}
@article{journals/integration/TakahashiK92,
  title = {Peel-the-box: a concept of switch-box routing and tractable problems},
  pages = {33-47},
  year = {1992},
  volume = {14},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(92)90009-N},
  author = {Atsushi Takahashi 0001 and Yoji Kajitani}
}
@article{journals/integration/PamunuwaOZMJT04,
  title = {A study on the implementation of 2-D mesh-based networks-on-chip in the nanometre regime},
  pages = {3-17},
  year = {2004},
  volume = {38},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2004.03.005},
  author = {Dinesh Pamunuwa and Johnny Öberg and Li-Rong Zheng and Mikael Millberg and Axel Jantsch and Hannu Tenhunen}
}
@article{journals/integration/Chidambaram03,
  title = {VLSI based fuzzy logic controller enabled adaptive interactive multiple model for target tracking},
  pages = {1-10},
  year = {2003},
  volume = {35},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(02)00048-2},
  author = {Ramesh Chidambaram}
}
@article{journals/integration/CatthoorMV88,
  title = {SAMURAI: A general and efficient simulated-annealing schedule with fully adaptive annealing parameters},
  pages = {147-178},
  year = {1988},
  volume = {6},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(88)90037-5},
  author = {Francky Catthoor and Hugo De Man and Joos Vandewalle}
}
@article{journals/integration/LiMZCXH13,
  title = {Thermal-aware P/G TSV planning for IR drop reduction in 3D ICs},
  pages = {1-9},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2012.05.002},
  author = {Zuowei Li and Yuchun Ma and Qiang Zhou and Yici Cai and Yuan Xie 0001 and Tingting Huang}
}
@article{journals/integration/AndersonB93,
  title = {Assessing partitioning/ scheduling/storage trade-offs for regular iterative algorithms},
  pages = {25-50},
  year = {1993},
  volume = {15},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(93)90003-U},
  author = {Mark Anderson and Francine Berman}
}
@article{journals/integration/Vergos12,
  title = {Area-time efficient end-around inverted carry adders},
  pages = {388-394},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2011.11.003},
  author = {Haridimos T. Vergos}
}
@article{journals/integration/OlcozTM99,
  title = {Unified data path allocation and BIST intrusion},
  pages = {55-99},
  year = {1999},
  volume = {28},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(99)00012-7},
  author = {Katzalin Olcoz and Francisco Tirado and Hortensia Mecha}
}
@article{journals/integration/CrepaldiCGZ09,
  title = {A mixed-signal demodulator for a low-complexity IR-UWB receiver: Methodology, simulation and design},
  pages = {47-60},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2008.07.005},
  author = {Marco Crepaldi and Mario R. Casu and Mariagrazia Graziano and Maurizio Zamboni}
}
@article{journals/integration/KagarisT99,
  title = {Maximum weighted independent sets on transitive graphs and applications1},
  pages = {77-86},
  year = {1999},
  volume = {27},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(98)00017-0},
  author = {Dimitri Kagaris and Spyros Tragoudas}
}
@article{journals/integration/GaoL95,
  title = {Minimum crosstalk switchbox routing},
  pages = {161-180},
  year = {1995},
  volume = {19},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(95)00011-3},
  author = {Tong Gao and C. L. Liu}
}
@article{journals/integration/SubramaniamRC15,
  title = {Finite-point method for efficient timing characterization of sequential elements},
  pages = {104-113},
  year = {2015},
  volume = {49},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.11.004},
  author = {Anupama R. Subramaniam and Janet Roveda and Yu Cao}
}
@article{journals/integration/TimmermannHHR91,
  title = {A new addition scheme and fast scaling factor compensation methods for CORDIC algorithms},
  pages = {85-100},
  year = {1991},
  volume = {11},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(91)90008-9},
  author = {Dirk Timmermann and Helmut Hahn and Bedrich J. Hosticka and Bernold Rix}
}
@article{journals/integration/RavichandranLN05,
  title = {Automatic cell placement for quantum-dot cellular automata},
  pages = {541-548},
  year = {2005},
  volume = {38},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2004.07.002},
  author = {Ramprasad Ravichandran and Sung Kyu Lim and Michael T. Niemier}
}
@article{journals/integration/LotfiTAS03,
  title = {Low-power design techniques for low-voltage fast-settling operational amplifiers in switched-capacitor applications},
  pages = {175-189},
  year = {2003},
  volume = {36},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2003.08.001},
  author = {Reza Lotfi and Mohammad Taherzadeh-Sani and M. Yaser Azizi and Omid Shoaei}
}
@article{journals/integration/AlistarP15,
  title = {Synthesis of biochemical applications on digital microfluidic biochips with operation execution time variability},
  pages = {158-168},
  year = {2015},
  volume = {51},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.02.004},
  author = {Mirela Alistar and Paul Pop}
}
@article{journals/integration/LemberskiF14,
  title = {Dual-rail asynchronous logic multi-level implementation},
  pages = {148-159},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2013.02.002},
  author = {Igor Lemberski and Petr Fiser}
}
@article{journals/integration/AdyaMV06,
  title = {On whitespace and stability in physical synthesis},
  pages = {340-362},
  year = {2006},
  volume = {39},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2005.08.003},
  author = {Saurabh N. Adya and Igor L. Markov and Paul G. Villarrubia}
}
@article{journals/integration/GertnerS90,
  title = {VLSI architectures to compute the Wigner Distribution},
  pages = {141-161},
  year = {1990},
  volume = {9},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(90)90033-W},
  author = {Izidor Gertner and Moshe Shamash}
}
@article{journals/integration/SethA89a,
  title = {A new model for computation of probabilistic testability in combinational circuits},
  pages = {325},
  year = {1989},
  volume = {7},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(89)90008-4},
  author = {Sharad C. Seth and Vishwani D. Agrawal}
}
@article{journals/integration/LukDM90,
  title = {Partitioning and floor-planning for data-path chip (microprocessor) layout},
  pages = {89-108},
  year = {1990},
  volume = {10},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(05)80037-9},
  author = {Wing K. Luk and Alvar A. Dean and John W. Mathews}
}
@article{journals/integration/TseK88,
  title = {A graph-based heuristic channel router},
  pages = {309-328},
  year = {1988},
  volume = {6},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(88)90005-3},
  author = {C.-L. Tse and W. Kinsner}
}
@article{journals/integration/ShamY09,
  title = {Block flipping and white space distribution for wirelength minimization},
  pages = {246-253},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2008.08.001},
  author = {Chiu-Wing Sham and Evangeline F. Y. Young}
}
@article{journals/integration/Spaanenburg87a,
  title = {Editorial},
  pages = {101},
  year = {1987},
  volume = {5},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(87)90001-0},
  author = {Lambert Spaanenburg}
}
@article{journals/integration/SouaniATT00,
  title = {VLSI design of 1-D DWT architecture with parallel filters},
  pages = {181-207},
  year = {2000},
  volume = {29},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(00)00007-9},
  author = {Chokri Souani and Mohamed Abid and Kholdoun Torki and Rached Tourki}
}
@article{journals/integration/PatooghyMF10,
  title = {A low-overhead and reliable switch architecture for Network-on-Chips},
  pages = {268-278},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2010.02.003},
  author = {Ahmad Patooghy and Seyed Ghassem Miremadi and Mahdi Fazeli}
}
@article{journals/integration/Nnolim15,
  title = {Log-hybrid architecture for tonal correction combined with modified un-sharp masking filter algorithm for colour image enhancement},
  pages = {221-229},
  year = {2015},
  volume = {48},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.09.001},
  author = {Uche A. Nnolim}
}
@article{journals/integration/Korver96,
  title = {A discrete formalization of switch-level circuit behavior},
  pages = {161-192},
  year = {1996},
  volume = {20},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(95)00023-2},
  author = {Wilbert H. F. J. Körver}
}
@article{journals/integration/JevticC12,
  title = {A complete dynamic power estimation model for data-paths in FPGA DSP designs},
  pages = {172-185},
  year = {2012},
  volume = {45},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2011.09.002},
  author = {Ruzica Jevtic and Carlos Carreras}
}
@article{journals/integration/TeichT93,
  title = {Partitioning of processor arrays: a piecewise regular approach},
  pages = {297-332},
  year = {1993},
  volume = {14},
  journal = {Integration},
  number = {3},
  doi = {10.1016/0167-9260(93)90013-3},
  author = {Jürgen Teich and Lothar Thiele}
}
@article{journals/integration/Siguenza-TortosaAN04,
  title = {Issues in the development of a practical NoC: the Proteo concept},
  pages = {95-105},
  year = {2004},
  volume = {38},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2004.07.015},
  author = {David A. Sigüenza-Tortosa and Tapani Ahonen and Jari Nurmi}
}
@article{journals/integration/DijkstraP86,
  title = {On minimizing memory in systolic arrays for the dynamic time warping algorithm},
  pages = {155-173},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {2},
  doi = {10.1016/S0167-9260(86)80005-0},
  author = {Evert Dijkstra and Christian Piguet}
}
@article{journals/integration/JiangX15,
  title = {ADPLL design parameters determinations through noise modeling},
  pages = {138-145},
  year = {2015},
  volume = {48},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.08.001},
  author = {Bo Jiang and Tian Xia}
}
@article{journals/integration/Li87,
  title = {SYSIM: a simulation tool for systolic processors},
  pages = {73-76},
  year = {1987},
  volume = {5},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(87)80006-8},
  author = {Tao Li}
}
@article{journals/integration/ForzanP09,
  title = {Statistical static timing analysis: A survey},
  pages = {409-435},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2008.10.002},
  author = {Cristiano Forzan and Davide Pandini}
}
@article{journals/integration/JinHLL11,
  title = {Statistical lifetime reliability optimization considering joint effect of process variation and aging},
  pages = {185-191},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2011.03.004},
  author = {Song Jin and Yinhe Han and Huawei Li and Xiaowei Li 0001}
}
@article{journals/integration/CriadoVSP10,
  title = {A new methodology to implement the AES algorithm using partial and dynamic reconfiguration},
  pages = {72-80},
  year = {2010},
  volume = {43},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2009.05.003},
  author = {José M. Granado Criado and Miguel A. Vega-Rodríguez and Juan Manuel Sánchez-Pérez and Juan Antonio Gómez Pulido}
}
@article{journals/integration/WangHYC11,
  title = {A new CMOS wideband low noise amplifier with gain control},
  pages = {136-143},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {2},
  doi = {10.1016/j.vlsi.2010.11.002},
  author = {San-Fu Wang and Yuh-Shyan Hwang and Shou-Chung Yan and Jiann-Jong Chen}
}
@article{journals/integration/ChaudharyR91,
  title = {Routing in and around a rectangle using the overlap model},
  pages = {159-167},
  year = {1991},
  volume = {11},
  journal = {Integration},
  number = {2},
  doi = {10.1016/0167-9260(91)90017-F},
  author = {Kamal Chaudhary and Peter Robinson 0001}
}
@article{journals/integration/SalmehM05,
  title = {Complete automatic Q tuning system on a chip},
  pages = {399-415},
  year = {2005},
  volume = {38},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2004.07.016},
  author = {Roghoyeh Salmeh and Brent Maundy}
}
@article{journals/integration/WongC11,
  title = {Power efficient multi-stage CMOS rectifier design for UHF RFID tags},
  pages = {242-255},
  year = {2011},
  volume = {44},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2011.03.005},
  author = {Shu-Yi Wong and Chunhong Chen}
}
@article{journals/integration/MazreahS13,
  title = {Low-leakage soft error tolerant port-less configuration memory cells for FPGAs},
  pages = {413-426},
  year = {2013},
  volume = {46},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2012.08.001},
  author = {Arash Azizi Mazreah and Mohammad T. Manzuri Shalmani}
}
@article{journals/integration/NaviMFTK09,
  title = {A novel low-power full-adder cell for low voltage},
  pages = {457-467},
  year = {2009},
  volume = {42},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2009.02.001},
  author = {Keivan Navi and Mehrdad Maeen and Vahid Foroutan and Somayeh Timarchi and Omid Kavehei}
}
@article{journals/integration/NedjahM07a,
  title = {Efficient and secure cryptographic systems based on addition chains: Hardware design vs. software/hardware co-design},
  pages = {36-44},
  year = {2007},
  volume = {40},
  journal = {Integration},
  number = {1},
  doi = {10.1016/j.vlsi.2005.12.010},
  author = {Nadia Nedjah and Luiza de Macedo Mourelle}
}
@article{journals/integration/VorgR04,
  title = {Automation of IP qualification and IP exchange},
  pages = {323-352},
  year = {2004},
  volume = {37},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2004.01.005},
  author = {Andreas Vörg and Wolfgang Rosenstiel}
}
@article{journals/integration/FummiMP05,
  title = {Logic-level mapping of high-level faults},
  pages = {467-490},
  year = {2005},
  volume = {38},
  journal = {Integration},
  number = {3},
  doi = {10.1016/j.vlsi.2004.07.007},
  author = {Franco Fummi and Cristina Marconcini and Graziano Pravadelli}
}
@article{journals/integration/FarkhaniPM15,
  title = {A new write assist technique for SRAM design in 65 nm CMOS technology},
  pages = {16-27},
  year = {2015},
  volume = {50},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2015.01.001},
  author = {Hooman Farkhani and Ali Peiravi and Farshad Moradi}
}
@article{journals/integration/HuangD86,
  title = {Yield optimization in wafer scale circuits with hierarchical redundancies},
  pages = {43-51},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {1},
  doi = {10.1016/0167-9260(86)90036-2},
  author = {J. S. T. Huang and J. M. Daughton}
}
@article{journals/integration/ChowdhuryB86,
  title = {An O(n) algorithm for width determination of power/ground routes for VLSI circuits},
  pages = {345-355},
  year = {1986},
  volume = {4},
  journal = {Integration},
  number = {4},
  doi = {10.1016/0167-9260(86)90014-3},
  author = {Salim U. Chowdhury and Melvin A. Breuer}
}
@article{journals/integration/MoiseevWK15,
  title = {Timing-constrained power minimization in VLSI circuits by simultaneous multilayer wire spacing},
  pages = {116-128},
  year = {2015},
  volume = {48},
  journal = {Integration},
  doi = {10.1016/j.vlsi.2014.03.002},
  author = {Konstantin Moiseev and Shmuel Wimer and Avinoam Kolodny}
}
@article{journals/integration/HuS01,
  title = {A survey on multi-net global routing for integrated circuits},
  pages = {1-49},
  year = {2001},
  volume = {31},
  journal = {Integration},
  number = {1},
  doi = {10.1016/S0167-9260(01)00020-7},
  author = {Jiang Hu and Sachin S. Sapatnekar}
}
@article{journals/integration/ParkK14,
  title = {Edge layer embedding algorithm for mitigating on-package variation in 3D clock tree synthesis},
  pages = {476-486},
  year = {2014},
  volume = {47},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2013.12.005},
  author = {Sangdo Park and Taewhan Kim}
}
@article{journals/integration/GuerraDEGLRDR03,
  title = {A modem in CMOS technology for data communication on the low-voltage power line},
  pages = {229-236},
  year = {2003},
  volume = {36},
  journal = {Integration},
  number = {4},
  doi = {10.1016/j.vlsi.2003.09.007},
  author = {Oscar Guerra and Carlos M. Domínguez-Matas and Sara Escalera and José M. García-González and Gustavo Liñán and Rocio del Río and Manuel Delgado-Restituto and Ángel Rodríguez-Vázquez}
}
