NDContentPage.OnToolTipsLoaded({1320:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1320\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_tlm_b_initiator_socket<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> T=uvm_tlm_generic_payload)</span></div></div></div><div class=\"TTSummary\">IS-A forward port; has no backward path except via the payload contents</div></div>",1324:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1324\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_tlm_b_target_socket<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> IMP=<span class=\"SHKeyword\">int</span>, <span class=\"SHKeyword\">type</span> T=uvm_tlm_generic_payload)</span></div></div></div><div class=\"TTSummary\">IS-A forward imp; has no backward path except via the payload contents.</div></div>",1328:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1328\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_tlm_nb_initiator_socket<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> IMP=<span class=\"SHKeyword\">int</span>, <span class=\"SHKeyword\">type</span> T=uvm_tlm_generic_payload, <span class=\"SHKeyword\">type</span> P=uvm_tlm_phase_e)</span></div></div></div><div class=\"TTSummary\">IS-A forward port; HAS-A backward imp</div></div>",1332:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1332\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_tlm_nb_target_socket<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> IMP=<span class=\"SHKeyword\">int</span>, <span class=\"SHKeyword\">type</span> T=uvm_tlm_generic_payload, <span class=\"SHKeyword\">type</span> P=uvm_tlm_phase_e)</span></div></div></div><div class=\"TTSummary\">IS-A forward imp; HAS-A backward port</div></div>",1336:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1336\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_tlm_b_passthrough_initiator_socket<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> T=uvm_tlm_generic_payload)</span></div></div></div><div class=\"TTSummary\">IS-A forward port;</div></div>",1337:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1337\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_tlm_b_passthrough_target_socket<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> T=uvm_tlm_generic_payload)</span></div></div></div><div class=\"TTSummary\">IS-A forward export;</div></div>",1338:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1338\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_tlm_nb_passthrough_initiator_socket<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> T=uvm_tlm_generic_payload, <span class=\"SHKeyword\">type</span> P=uvm_tlm_phase_e)</span></div></div></div><div class=\"TTSummary\">IS-A forward port; HAS-A backward export</div></div>",1339:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1339\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_tlm_nb_passthrough_target_socket<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> T=uvm_tlm_generic_payload, <span class=\"SHKeyword\">type</span> P=uvm_tlm_phase_e)</span></div></div></div><div class=\"TTSummary\">IS-A forward export; HAS-A backward port</div></div>"});