/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 * Tool: INTERNAL/regs/xgs/generate-pmd.pl
 *
 *
 * Copyright 2018-2025 Broadcom. All rights reserved.
 * The term 'Broadcom' refers to Broadcom Inc. and/or its subsidiaries.
 * 
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License 
 * version 2 as published by the Free Software Foundation.
 * 
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 * 
 * A copy of the GNU General Public License version 2 (GPLv2) can
 * be found in the LICENSES folder.
 *
 * This file provides PMD field defines for BCM78910_A0.
 *
 ******************************************************************************/

#ifndef BCM78910_A0_PMD_FIELD_H
#define BCM78910_A0_PMD_FIELD_H

/* RXPMD defines */
#define BCM78910_A0_RXPMD_REASON                                     0
#define BCM78910_A0_RXPMD_REASON_TYPE                                1
#define BCM78910_A0_RXPMD_I2E_CLASSID                                2
#define BCM78910_A0_RXPMD_RX_BFD_SESSION_INDEX                       3
#define BCM78910_A0_RXPMD_I2E_CLASSID_TYPE                           4
#define BCM78910_A0_RXPMD_RX_BFD_START_OFFSET_TYPE                   5
#define BCM78910_A0_RXPMD_RX_BFD_START_OFFSET                        6
#define BCM78910_A0_RXPMD_CPU_COS                                    7
#define BCM78910_A0_RXPMD_QUEUE_NUM                                  8
#define BCM78910_A0_RXPMD_ING_L3_INTF                                9
#define BCM78910_A0_RXPMD_INCOMING_TAG_STATUS                        10
#define BCM78910_A0_RXPMD_ING_OTAG_ACTION                            11
#define BCM78910_A0_RXPMD_PKT_LENGTH                                 12
#define BCM78910_A0_RXPMD_O_NHI                                      13
#define BCM78910_A0_RXPMD_INCOMING_OPAQUE_TAG_STATUS                 14
#define BCM78910_A0_RXPMD_BPDU                                       15
#define BCM78910_A0_RXPMD_CHANGE_DSCP                                16
#define BCM78910_A0_RXPMD_CHANGE_ECN                                 17
#define BCM78910_A0_RXPMD_DLB_ID_VALID                               18
#define BCM78910_A0_RXPMD_DO_NOT_CHANGE_TTL                          19
#define BCM78910_A0_RXPMD_DSCP                                       20
#define BCM78910_A0_RXPMD_SPECIAL_PACKET_TYPE                        21
#define BCM78910_A0_RXPMD_ECN                                        22
#define BCM78910_A0_RXPMD_IP_ROUTED                                  23
#define BCM78910_A0_RXPMD_L3ONLY                                     24
#define BCM78910_A0_RXPMD_MATCHED_RULE                               25
#define BCM78910_A0_RXPMD_MATCHED_RULE_EP                            26
#define BCM78910_A0_RXPMD_IS_EGR_TS                                  27
#define BCM78910_A0_RXPMD_MTP_INDEX                                  28
#define BCM78910_A0_RXPMD_OUTER_CFI                                  29
#define BCM78910_A0_RXPMD_OUTER_PRI                                  30
#define BCM78910_A0_RXPMD_OUTER_VID                                  31
#define BCM78910_A0_RXPMD_REPLICATION_OR_NHOP_INDEX                  32
#define BCM78910_A0_RXPMD_MODIFIED_PKT                               33
#define BCM78910_A0_RXPMD_ENTROPY_LABEL                              34
#define BCM78910_A0_RXPMD_SPECIAL_PACKET_INDICATOR                   35
#define BCM78910_A0_RXPMD_SRC_PORT_NUM                               36
#define BCM78910_A0_RXPMD_SWITCH                                     37
#define BCM78910_A0_RXPMD_TIMESTAMP                                  38
#define BCM78910_A0_RXPMD_TIMESTAMP_HI                               39
#define BCM78910_A0_RXPMD_IEEE_802_1AS_TIMESTAMP_ENABLED             40
#define BCM78910_A0_RXPMD_TUNNEL_DECAP_TYPE                          41
#define BCM78910_A0_RXPMD_UC_SW_COPY_DROPPED                         42
#define BCM78910_A0_RXPMD_UNICAST_QUEUE                              43
#define BCM78910_A0_RXPMD_INCOMING_INT_HDR_TYPE                      44
#define BCM78910_A0_RXPMD_DLB_ID                                     45
#define BCM78910_A0_RXPMD_MODULE_HDR                                 46
#define BCM78910_A0_RXPMD_COUNT                                      47

/* RXPMD name map */
#define BCM78910_A0_RXPMD_NAME_MAP_INIT \
    {"REASON", BCM78910_A0_RXPMD_REASON}, \
    {"REASON_TYPE", BCM78910_A0_RXPMD_REASON_TYPE}, \
    {"I2E_CLASSID", BCM78910_A0_RXPMD_I2E_CLASSID}, \
    {"RX_BFD_SESSION_INDEX", BCM78910_A0_RXPMD_RX_BFD_SESSION_INDEX}, \
    {"I2E_CLASSID_TYPE", BCM78910_A0_RXPMD_I2E_CLASSID_TYPE}, \
    {"RX_BFD_START_OFFSET_TYPE", BCM78910_A0_RXPMD_RX_BFD_START_OFFSET_TYPE}, \
    {"RX_BFD_START_OFFSET", BCM78910_A0_RXPMD_RX_BFD_START_OFFSET}, \
    {"CPU_COS", BCM78910_A0_RXPMD_CPU_COS}, \
    {"QUEUE_NUM", BCM78910_A0_RXPMD_QUEUE_NUM}, \
    {"ING_L3_INTF", BCM78910_A0_RXPMD_ING_L3_INTF}, \
    {"INCOMING_TAG_STATUS", BCM78910_A0_RXPMD_INCOMING_TAG_STATUS}, \
    {"ING_OTAG_ACTION", BCM78910_A0_RXPMD_ING_OTAG_ACTION}, \
    {"PKT_LENGTH", BCM78910_A0_RXPMD_PKT_LENGTH}, \
    {"O_NHI", BCM78910_A0_RXPMD_O_NHI}, \
    {"INCOMING_OPAQUE_TAG_STATUS", BCM78910_A0_RXPMD_INCOMING_OPAQUE_TAG_STATUS}, \
    {"BPDU", BCM78910_A0_RXPMD_BPDU}, \
    {"CHANGE_DSCP", BCM78910_A0_RXPMD_CHANGE_DSCP}, \
    {"CHANGE_ECN", BCM78910_A0_RXPMD_CHANGE_ECN}, \
    {"DLB_ID_VALID", BCM78910_A0_RXPMD_DLB_ID_VALID}, \
    {"DO_NOT_CHANGE_TTL", BCM78910_A0_RXPMD_DO_NOT_CHANGE_TTL}, \
    {"DSCP", BCM78910_A0_RXPMD_DSCP}, \
    {"SPECIAL_PACKET_TYPE", BCM78910_A0_RXPMD_SPECIAL_PACKET_TYPE}, \
    {"ECN", BCM78910_A0_RXPMD_ECN}, \
    {"IP_ROUTED", BCM78910_A0_RXPMD_IP_ROUTED}, \
    {"L3ONLY", BCM78910_A0_RXPMD_L3ONLY}, \
    {"MATCHED_RULE", BCM78910_A0_RXPMD_MATCHED_RULE}, \
    {"MATCHED_RULE_EP", BCM78910_A0_RXPMD_MATCHED_RULE_EP}, \
    {"IS_EGR_TS", BCM78910_A0_RXPMD_IS_EGR_TS}, \
    {"MTP_INDEX", BCM78910_A0_RXPMD_MTP_INDEX}, \
    {"OUTER_CFI", BCM78910_A0_RXPMD_OUTER_CFI}, \
    {"OUTER_PRI", BCM78910_A0_RXPMD_OUTER_PRI}, \
    {"OUTER_VID", BCM78910_A0_RXPMD_OUTER_VID}, \
    {"REPLICATION_OR_NHOP_INDEX", BCM78910_A0_RXPMD_REPLICATION_OR_NHOP_INDEX}, \
    {"MODIFIED_PKT", BCM78910_A0_RXPMD_MODIFIED_PKT}, \
    {"ENTROPY_LABEL", BCM78910_A0_RXPMD_ENTROPY_LABEL}, \
    {"SPECIAL_PACKET_INDICATOR", BCM78910_A0_RXPMD_SPECIAL_PACKET_INDICATOR}, \
    {"SRC_PORT_NUM", BCM78910_A0_RXPMD_SRC_PORT_NUM}, \
    {"SWITCH", BCM78910_A0_RXPMD_SWITCH}, \
    {"TIMESTAMP", BCM78910_A0_RXPMD_TIMESTAMP}, \
    {"TIMESTAMP_HI", BCM78910_A0_RXPMD_TIMESTAMP_HI}, \
    {"IEEE_802_1AS_TIMESTAMP_ENABLED", BCM78910_A0_RXPMD_IEEE_802_1AS_TIMESTAMP_ENABLED}, \
    {"TUNNEL_DECAP_TYPE", BCM78910_A0_RXPMD_TUNNEL_DECAP_TYPE}, \
    {"UC_SW_COPY_DROPPED", BCM78910_A0_RXPMD_UC_SW_COPY_DROPPED}, \
    {"UNICAST_QUEUE", BCM78910_A0_RXPMD_UNICAST_QUEUE}, \
    {"INCOMING_INT_HDR_TYPE", BCM78910_A0_RXPMD_INCOMING_INT_HDR_TYPE}, \
    {"DLB_ID", BCM78910_A0_RXPMD_DLB_ID}, \
    {"MODULE_HDR", BCM78910_A0_RXPMD_MODULE_HDR}, \
    {"COUNT", BCM78910_A0_RXPMD_COUNT}

/*!
 * \name BCM78910_A0_RXPMD_REASON_TYPE encodings.
 * \anchor BCM78910_A0_RXPMD_REASON_TYPE_XXX
 */
/*! \{ */
#define BCM78910_A0_RXPMD_REASON_TYPE_CTC_INITIATED_FROM_IP          0
#define BCM78910_A0_RXPMD_REASON_TYPE_CTC_INITIATED_FROM_EP          1
/*! \} */

/*! BCM78910_A0_RXPMD_REASON_TYPE encoding name strings maps. */
#define BCM78910_A0_RXPMD_REASON_TYPE_NAME_MAP_INIT \
    {"CTC_INITIATED_FROM_IP", BCM78910_A0_RXPMD_REASON_TYPE_CTC_INITIATED_FROM_IP},\
    {"CTC_INITIATED_FROM_EP", BCM78910_A0_RXPMD_REASON_TYPE_CTC_INITIATED_FROM_EP},\
    {NULL, 0}

/* RX_REASON defines */
#define BCM78910_A0_RX_REASON_CPU_INVALID_REASON                     0
#define BCM78910_A0_RX_REASON_CPU_SLF                                1
#define BCM78910_A0_RX_REASON_CPU_DLF                                2
#define BCM78910_A0_RX_REASON_CPU_L2MOVE                             3
#define BCM78910_A0_RX_REASON_CPU_L2CPU                              4
#define BCM78910_A0_RX_REASON_CPU_L3SRC_MISS                         5
#define BCM78910_A0_RX_REASON_CPU_L3DST_MISS                         6
#define BCM78910_A0_RX_REASON_CPU_L3SRC_MOVE                         7
#define BCM78910_A0_RX_REASON_CPU_MC_MISS                            8
#define BCM78910_A0_RX_REASON_CPU_IPMC_MISS                          9
#define BCM78910_A0_RX_REASON_CPU_FFP                                10
#define BCM78910_A0_RX_REASON_CPU_L3HDR_ERR                          11
#define BCM78910_A0_RX_REASON_CPU_PROTOCOL_PKT                       12
#define BCM78910_A0_RX_REASON_CPU_DOS_ATTACK                         13
#define BCM78910_A0_RX_REASON_CPU_MARTIAN_ADDR                       14
#define BCM78910_A0_RX_REASON_CPU_TUNNEL_ERR                         15
#define BCM78910_A0_RX_REASON_CPU_SFLOW_SRC                          16
#define BCM78910_A0_RX_REASON_CPU_SFLOW_DST                          17
#define BCM78910_A0_RX_REASON_ICMP_REDIRECT                          18
#define BCM78910_A0_RX_REASON_L3_SLOWPATH                            19
#define BCM78910_A0_RX_REASON_PARITY_ERROR                           20
#define BCM78910_A0_RX_REASON_L3_MTU_CHECK_FAIL                      21
#define BCM78910_A0_RX_REASON_MPLS_TTL_CHECK                         22
#define BCM78910_A0_RX_REASON_MPLS_LABEL_MISS                        23
#define BCM78910_A0_RX_REASON_MPLS_INVALID_ACTION                    24
#define BCM78910_A0_RX_REASON_MPLS_INVALID_PAYLOAD                   25
#define BCM78910_A0_RX_REASON_CPU_VFP                                26
#define BCM78910_A0_RX_REASON_PBT_NONUC_PKT                          27
#define BCM78910_A0_RX_REASON_L3_NEXT_HOP                            28
#define BCM78910_A0_RX_REASON_MY_STATION                             29
#define BCM78910_A0_RX_REASON_TIME_SYNC                              30
#define BCM78910_A0_RX_REASON_TUNNEL_DECAP_ECN_ERROR                 31
#define BCM78910_A0_RX_REASON_BFD_SLOWPATH                           32
#define BCM78910_A0_RX_REASON_BFD_ERROR                              33
#define BCM78910_A0_RX_REASON_PACKET_TRACE_TO_CPU                    34
#define BCM78910_A0_RX_REASON_MPLS_UNKNOWN_CONTROL_PKT               35
#define BCM78910_A0_RX_REASON_MPLS_ALERT_LABEL                       36
#define BCM78910_A0_RX_REASON_CPU_IPMC_INTERFACE_MISMATCH            37
#define BCM78910_A0_RX_REASON_DLB_MONITOR                            38
#define BCM78910_A0_RX_REASON_CPU_SFLOW_FLEX                         39
#define BCM78910_A0_RX_REASON_CPU_UVLAN                              40
#define BCM78910_A0_RX_REASON_SRV6_ERROR                             41
#define BCM78910_A0_RX_REASON_VXLAN_VN_ID_MISS                       42
#define BCM78910_A0_RX_REASON_VXLAN_SIP_MISS                         43
#define BCM78910_A0_RX_REASON_ADAPT_MISS                             44
#define BCM78910_A0_RX_REASON_INVALID_GSH_NON_GSH                    45
#define BCM78910_A0_RX_REASON_APU_POLICY_CTC                         46
#define BCM78910_A0_RX_REASON_DELAYED_CTC                            47
#define BCM78910_A0_RX_REASON_PORT_DOWN                              48
#define BCM78910_A0_RX_REASON_SRV6_CONTROL_PKT                       49
#define BCM78910_A0_RX_REASON_OUI_COMPRESSION_MISS                   50
#define BCM78910_A0_RX_REASON_COUNT                                  51

/* RX_REASON name map */
#define BCM78910_A0_RX_REASON_NAME_MAP_INIT \
    {"CPU_INVALID_REASON", BCM78910_A0_RX_REASON_CPU_INVALID_REASON}, \
    {"CPU_SLF", BCM78910_A0_RX_REASON_CPU_SLF}, \
    {"CPU_DLF", BCM78910_A0_RX_REASON_CPU_DLF}, \
    {"CPU_L2MOVE", BCM78910_A0_RX_REASON_CPU_L2MOVE}, \
    {"CPU_L2CPU", BCM78910_A0_RX_REASON_CPU_L2CPU}, \
    {"CPU_L3SRC_MISS", BCM78910_A0_RX_REASON_CPU_L3SRC_MISS}, \
    {"CPU_L3DST_MISS", BCM78910_A0_RX_REASON_CPU_L3DST_MISS}, \
    {"CPU_L3SRC_MOVE", BCM78910_A0_RX_REASON_CPU_L3SRC_MOVE}, \
    {"CPU_MC_MISS", BCM78910_A0_RX_REASON_CPU_MC_MISS}, \
    {"CPU_IPMC_MISS", BCM78910_A0_RX_REASON_CPU_IPMC_MISS}, \
    {"CPU_FFP", BCM78910_A0_RX_REASON_CPU_FFP}, \
    {"CPU_L3HDR_ERR", BCM78910_A0_RX_REASON_CPU_L3HDR_ERR}, \
    {"CPU_PROTOCOL_PKT", BCM78910_A0_RX_REASON_CPU_PROTOCOL_PKT}, \
    {"CPU_DOS_ATTACK", BCM78910_A0_RX_REASON_CPU_DOS_ATTACK}, \
    {"CPU_MARTIAN_ADDR", BCM78910_A0_RX_REASON_CPU_MARTIAN_ADDR}, \
    {"CPU_TUNNEL_ERR", BCM78910_A0_RX_REASON_CPU_TUNNEL_ERR}, \
    {"CPU_SFLOW_SRC", BCM78910_A0_RX_REASON_CPU_SFLOW_SRC}, \
    {"CPU_SFLOW_DST", BCM78910_A0_RX_REASON_CPU_SFLOW_DST}, \
    {"ICMP_REDIRECT", BCM78910_A0_RX_REASON_ICMP_REDIRECT}, \
    {"L3_SLOWPATH", BCM78910_A0_RX_REASON_L3_SLOWPATH}, \
    {"PARITY_ERROR", BCM78910_A0_RX_REASON_PARITY_ERROR}, \
    {"L3_MTU_CHECK_FAIL", BCM78910_A0_RX_REASON_L3_MTU_CHECK_FAIL}, \
    {"MPLS_TTL_CHECK", BCM78910_A0_RX_REASON_MPLS_TTL_CHECK}, \
    {"MPLS_LABEL_MISS", BCM78910_A0_RX_REASON_MPLS_LABEL_MISS}, \
    {"MPLS_INVALID_ACTION", BCM78910_A0_RX_REASON_MPLS_INVALID_ACTION}, \
    {"MPLS_INVALID_PAYLOAD", BCM78910_A0_RX_REASON_MPLS_INVALID_PAYLOAD}, \
    {"CPU_VFP", BCM78910_A0_RX_REASON_CPU_VFP}, \
    {"PBT_NONUC_PKT", BCM78910_A0_RX_REASON_PBT_NONUC_PKT}, \
    {"L3_NEXT_HOP", BCM78910_A0_RX_REASON_L3_NEXT_HOP}, \
    {"MY_STATION", BCM78910_A0_RX_REASON_MY_STATION}, \
    {"TIME_SYNC", BCM78910_A0_RX_REASON_TIME_SYNC}, \
    {"TUNNEL_DECAP_ECN_ERROR", BCM78910_A0_RX_REASON_TUNNEL_DECAP_ECN_ERROR}, \
    {"BFD_SLOWPATH", BCM78910_A0_RX_REASON_BFD_SLOWPATH}, \
    {"BFD_ERROR", BCM78910_A0_RX_REASON_BFD_ERROR}, \
    {"PACKET_TRACE_TO_CPU", BCM78910_A0_RX_REASON_PACKET_TRACE_TO_CPU}, \
    {"MPLS_UNKNOWN_CONTROL_PKT", BCM78910_A0_RX_REASON_MPLS_UNKNOWN_CONTROL_PKT}, \
    {"MPLS_ALERT_LABEL", BCM78910_A0_RX_REASON_MPLS_ALERT_LABEL}, \
    {"CPU_IPMC_INTERFACE_MISMATCH", BCM78910_A0_RX_REASON_CPU_IPMC_INTERFACE_MISMATCH}, \
    {"DLB_MONITOR", BCM78910_A0_RX_REASON_DLB_MONITOR}, \
    {"CPU_SFLOW_FLEX", BCM78910_A0_RX_REASON_CPU_SFLOW_FLEX}, \
    {"CPU_UVLAN", BCM78910_A0_RX_REASON_CPU_UVLAN}, \
    {"SRV6_ERROR", BCM78910_A0_RX_REASON_SRV6_ERROR}, \
    {"VXLAN_VN_ID_MISS", BCM78910_A0_RX_REASON_VXLAN_VN_ID_MISS}, \
    {"VXLAN_SIP_MISS", BCM78910_A0_RX_REASON_VXLAN_SIP_MISS}, \
    {"ADAPT_MISS", BCM78910_A0_RX_REASON_ADAPT_MISS}, \
    {"INVALID_GSH_NON_GSH", BCM78910_A0_RX_REASON_INVALID_GSH_NON_GSH}, \
    {"APU_POLICY_CTC", BCM78910_A0_RX_REASON_APU_POLICY_CTC}, \
    {"DELAYED_CTC", BCM78910_A0_RX_REASON_DELAYED_CTC}, \
    {"PORT_DOWN", BCM78910_A0_RX_REASON_PORT_DOWN}, \
    {"SRV6_CONTROL_PKT", BCM78910_A0_RX_REASON_SRV6_CONTROL_PKT}, \
    {"OUI_COMPRESSION_MISS", BCM78910_A0_RX_REASON_OUI_COMPRESSION_MISS}, \
    {"COUNT", BCM78910_A0_RX_REASON_COUNT}

/* EP_RX_REASON defines */
#define BCM78910_A0_EP_RX_REASON_EP_CTC                              0
#define BCM78910_A0_EP_RX_REASON_COUNT                               1

/* EP_RX_REASON name map */
#define BCM78910_A0_EP_RX_REASON_NAME_MAP_INIT \
    {"EP_CTC", BCM78910_A0_EP_RX_REASON_EP_CTC}, \
    {"COUNT", BCM78910_A0_EP_RX_REASON_COUNT}

/* TXPMD defines */
#define BCM78910_A0_TXPMD_CPU_TX_ECMP_MEMBER_ID                      0
#define BCM78910_A0_TXPMD_CPU_TX_MCAST_LB_INDEX                      1
#define BCM78910_A0_TXPMD_CPU_TX_COOKIE                              2
#define BCM78910_A0_TXPMD_CPU_TX_COOKIE_VALID                        3
#define BCM78910_A0_TXPMD_CPU_TX_DESTINATION                         4
#define BCM78910_A0_TXPMD_CPU_TX_DESTINATION_TYPE                    5
#define BCM78910_A0_TXPMD_CPU_TX_DP                                  6
#define BCM78910_A0_TXPMD_CPU_TX_INPUT_PRI                           7
#define BCM78910_A0_TXPMD_CPU_TX_INT_CN                              8
#define BCM78910_A0_TXPMD_CPU_TX_INT_PRI                             9
#define BCM78910_A0_TXPMD_CPU_TX_MCAST_LB_INDEX_VLD                  10
#define BCM78910_A0_TXPMD_CPU_TX_PKT_PROFILE                         11
#define BCM78910_A0_TXPMD_CPU_TX_QOS_FIELDS_VLD                      12
#define BCM78910_A0_TXPMD_CPU_TX_ROUTED_PKT                          13
#define BCM78910_A0_TXPMD_CPU_TX_SVP                                 14
#define BCM78910_A0_TXPMD_CPU_TX_VRF                                 15
#define BCM78910_A0_TXPMD_CPU_TX_VRF_VALID                           16
#define BCM78910_A0_TXPMD_SOBMH_FROM_CPU_COOKIE_7_0                  17
#define BCM78910_A0_TXPMD_SOBMH_FROM_CPU_IEEE1588_TIMESTAMP_HDR_OFFSET 18
#define BCM78910_A0_TXPMD_SOBMH_FROM_CPU_COOKIE_8                    19
#define BCM78910_A0_TXPMD_SOBMH_FROM_CPU_IEEE1588_REGEN_UDP_CHECKSUM 20
#define BCM78910_A0_TXPMD_SOBMH_FROM_CPU_CELL_ERROR                  21
#define BCM78910_A0_TXPMD_SOBMH_FROM_CPU_CNG                         22
#define BCM78910_A0_TXPMD_SOBMH_FROM_CPU_COS                         23
#define BCM78910_A0_TXPMD_SOBMH_FROM_CPU_DESTINATION                 24
#define BCM78910_A0_TXPMD_SOBMH_FROM_CPU_DESTINATION_TYPE            25
#define BCM78910_A0_TXPMD_SOBMH_FROM_CPU_IEEE1588_INGRESS_TIMESTAMP_SIGN 26
#define BCM78910_A0_TXPMD_SOBMH_FROM_CPU_IEEE1588_ONE_STEP_ENABLE    27
#define BCM78910_A0_TXPMD_SOBMH_FROM_CPU_INPUT_PRI                   28
#define BCM78910_A0_TXPMD_SOBMH_FROM_CPU_RQE_Q_NUM                   29
#define BCM78910_A0_TXPMD_SOBMH_FROM_CPU_SPAP                        30
#define BCM78910_A0_TXPMD_SOBMH_FROM_CPU_SPID                        31
#define BCM78910_A0_TXPMD_SOBMH_FROM_CPU_SPID_OVERRIDE               32
#define BCM78910_A0_TXPMD_SOBMH_FROM_CPU_SRC_MODID                   33
#define BCM78910_A0_TXPMD_SOBMH_FROM_CPU_TX_TS                       34
#define BCM78910_A0_TXPMD_SOBMH_FROM_CPU_UNICAST                     35
#define BCM78910_A0_TXPMD_SOBMH_FROM_CPU_WRED_MARK_ELIGIBLE          36
#define BCM78910_A0_TXPMD_SOBMH_FROM_CPU_WRED_RESPONSE               37
#define BCM78910_A0_TXPMD_HEADER_TYPE                                38
#define BCM78910_A0_TXPMD_START                                      39
#define BCM78910_A0_TXPMD_COUNT                                      40

/* TXPMD name map */
#define BCM78910_A0_TXPMD_NAME_MAP_INIT \
    {"CPU_TX::ECMP_MEMBER_ID", BCM78910_A0_TXPMD_CPU_TX_ECMP_MEMBER_ID}, \
    {"CPU_TX::MCAST_LB_INDEX", BCM78910_A0_TXPMD_CPU_TX_MCAST_LB_INDEX}, \
    {"CPU_TX::COOKIE", BCM78910_A0_TXPMD_CPU_TX_COOKIE}, \
    {"CPU_TX::COOKIE_VALID", BCM78910_A0_TXPMD_CPU_TX_COOKIE_VALID}, \
    {"CPU_TX::DESTINATION", BCM78910_A0_TXPMD_CPU_TX_DESTINATION}, \
    {"CPU_TX::DESTINATION_TYPE", BCM78910_A0_TXPMD_CPU_TX_DESTINATION_TYPE}, \
    {"CPU_TX::DP", BCM78910_A0_TXPMD_CPU_TX_DP}, \
    {"CPU_TX::INPUT_PRI", BCM78910_A0_TXPMD_CPU_TX_INPUT_PRI}, \
    {"CPU_TX::INT_CN", BCM78910_A0_TXPMD_CPU_TX_INT_CN}, \
    {"CPU_TX::INT_PRI", BCM78910_A0_TXPMD_CPU_TX_INT_PRI}, \
    {"CPU_TX::MCAST_LB_INDEX_VLD", BCM78910_A0_TXPMD_CPU_TX_MCAST_LB_INDEX_VLD}, \
    {"CPU_TX::PKT_PROFILE", BCM78910_A0_TXPMD_CPU_TX_PKT_PROFILE}, \
    {"CPU_TX::QOS_FIELDS_VLD", BCM78910_A0_TXPMD_CPU_TX_QOS_FIELDS_VLD}, \
    {"CPU_TX::ROUTED_PKT", BCM78910_A0_TXPMD_CPU_TX_ROUTED_PKT}, \
    {"CPU_TX::SVP", BCM78910_A0_TXPMD_CPU_TX_SVP}, \
    {"CPU_TX::VRF", BCM78910_A0_TXPMD_CPU_TX_VRF}, \
    {"CPU_TX::VRF_VALID", BCM78910_A0_TXPMD_CPU_TX_VRF_VALID}, \
    {"SOBMH_FROM_CPU::COOKIE_7_0", BCM78910_A0_TXPMD_SOBMH_FROM_CPU_COOKIE_7_0}, \
    {"SOBMH_FROM_CPU::IEEE1588_TIMESTAMP_HDR_OFFSET", BCM78910_A0_TXPMD_SOBMH_FROM_CPU_IEEE1588_TIMESTAMP_HDR_OFFSET}, \
    {"SOBMH_FROM_CPU::COOKIE_8", BCM78910_A0_TXPMD_SOBMH_FROM_CPU_COOKIE_8}, \
    {"SOBMH_FROM_CPU::IEEE1588_REGEN_UDP_CHECKSUM", BCM78910_A0_TXPMD_SOBMH_FROM_CPU_IEEE1588_REGEN_UDP_CHECKSUM}, \
    {"SOBMH_FROM_CPU::CELL_ERROR", BCM78910_A0_TXPMD_SOBMH_FROM_CPU_CELL_ERROR}, \
    {"SOBMH_FROM_CPU::CNG", BCM78910_A0_TXPMD_SOBMH_FROM_CPU_CNG}, \
    {"SOBMH_FROM_CPU::COS", BCM78910_A0_TXPMD_SOBMH_FROM_CPU_COS}, \
    {"SOBMH_FROM_CPU::DESTINATION", BCM78910_A0_TXPMD_SOBMH_FROM_CPU_DESTINATION}, \
    {"SOBMH_FROM_CPU::DESTINATION_TYPE", BCM78910_A0_TXPMD_SOBMH_FROM_CPU_DESTINATION_TYPE}, \
    {"SOBMH_FROM_CPU::IEEE1588_INGRESS_TIMESTAMP_SIGN", BCM78910_A0_TXPMD_SOBMH_FROM_CPU_IEEE1588_INGRESS_TIMESTAMP_SIGN}, \
    {"SOBMH_FROM_CPU::IEEE1588_ONE_STEP_ENABLE", BCM78910_A0_TXPMD_SOBMH_FROM_CPU_IEEE1588_ONE_STEP_ENABLE}, \
    {"SOBMH_FROM_CPU::INPUT_PRI", BCM78910_A0_TXPMD_SOBMH_FROM_CPU_INPUT_PRI}, \
    {"SOBMH_FROM_CPU::RQE_Q_NUM", BCM78910_A0_TXPMD_SOBMH_FROM_CPU_RQE_Q_NUM}, \
    {"SOBMH_FROM_CPU::SPAP", BCM78910_A0_TXPMD_SOBMH_FROM_CPU_SPAP}, \
    {"SOBMH_FROM_CPU::SPID", BCM78910_A0_TXPMD_SOBMH_FROM_CPU_SPID}, \
    {"SOBMH_FROM_CPU::SPID_OVERRIDE", BCM78910_A0_TXPMD_SOBMH_FROM_CPU_SPID_OVERRIDE}, \
    {"SOBMH_FROM_CPU::SRC_MODID", BCM78910_A0_TXPMD_SOBMH_FROM_CPU_SRC_MODID}, \
    {"SOBMH_FROM_CPU::TX_TS", BCM78910_A0_TXPMD_SOBMH_FROM_CPU_TX_TS}, \
    {"SOBMH_FROM_CPU::UNICAST", BCM78910_A0_TXPMD_SOBMH_FROM_CPU_UNICAST}, \
    {"SOBMH_FROM_CPU::WRED_MARK_ELIGIBLE", BCM78910_A0_TXPMD_SOBMH_FROM_CPU_WRED_MARK_ELIGIBLE}, \
    {"SOBMH_FROM_CPU::WRED_RESPONSE", BCM78910_A0_TXPMD_SOBMH_FROM_CPU_WRED_RESPONSE}, \
    {"HEADER_TYPE", BCM78910_A0_TXPMD_HEADER_TYPE}, \
    {"START", BCM78910_A0_TXPMD_START}, \
    {"COUNT", BCM78910_A0_TXPMD_COUNT}

/*!
 * \name BCM78910_A0_TXPMD_CPU_TX_DESTINATION_TYPE encodings.
 * \anchor BCM78910_A0_TXPMD_CPU_TX_DESTINATION_TYPE_XXX
 */
/*! \{ */
#define BCM78910_A0_TXPMD_CPU_TX_DESTINATION_TYPE_EGRESS_PORT        0
#define BCM78910_A0_TXPMD_CPU_TX_DESTINATION_TYPE_NHI                1
#define BCM78910_A0_TXPMD_CPU_TX_DESTINATION_TYPE_ECMP               2
#define BCM78910_A0_TXPMD_CPU_TX_DESTINATION_TYPE_ECMP_MEMBER        3
#define BCM78910_A0_TXPMD_CPU_TX_DESTINATION_TYPE_IPMC               4
#define BCM78910_A0_TXPMD_CPU_TX_DESTINATION_TYPE_L2MC               5
#define BCM78910_A0_TXPMD_CPU_TX_DESTINATION_TYPE_VLAN_FLOOD         6
#define BCM78910_A0_TXPMD_CPU_TX_DESTINATION_TYPE_LAG_ID             8
#define BCM78910_A0_TXPMD_CPU_TX_DESTINATION_TYPE_FORWARD            15
/*! \} */

/*! BCM78910_A0_TXPMD_CPU_TX_DESTINATION_TYPE encoding name strings maps. */
#define BCM78910_A0_TXPMD_CPU_TX_DESTINATION_TYPE_NAME_MAP_INIT \
    {"EGRESS_PORT", BCM78910_A0_TXPMD_CPU_TX_DESTINATION_TYPE_EGRESS_PORT},\
    {"NHI", BCM78910_A0_TXPMD_CPU_TX_DESTINATION_TYPE_NHI},\
    {"ECMP", BCM78910_A0_TXPMD_CPU_TX_DESTINATION_TYPE_ECMP},\
    {"ECMP_MEMBER", BCM78910_A0_TXPMD_CPU_TX_DESTINATION_TYPE_ECMP_MEMBER},\
    {"IPMC", BCM78910_A0_TXPMD_CPU_TX_DESTINATION_TYPE_IPMC},\
    {"L2MC", BCM78910_A0_TXPMD_CPU_TX_DESTINATION_TYPE_L2MC},\
    {"VLAN_FLOOD", BCM78910_A0_TXPMD_CPU_TX_DESTINATION_TYPE_VLAN_FLOOD},\
    {"LAG_ID", BCM78910_A0_TXPMD_CPU_TX_DESTINATION_TYPE_LAG_ID},\
    {"FORWARD", BCM78910_A0_TXPMD_CPU_TX_DESTINATION_TYPE_FORWARD},\
    {NULL, 0}

/*!
 * \name BCM78910_A0_TXPMD_CPU_TX_DP encodings.
 * \anchor BCM78910_A0_TXPMD_CPU_TX_DP_XXX
 */
/*! \{ */
#define BCM78910_A0_TXPMD_CPU_TX_DP_GREEN                            0
#define BCM78910_A0_TXPMD_CPU_TX_DP_RED                              1
#define BCM78910_A0_TXPMD_CPU_TX_DP_YELLOW                           3
/*! \} */

/*! BCM78910_A0_TXPMD_CPU_TX_DP encoding name strings maps. */
#define BCM78910_A0_TXPMD_CPU_TX_DP_NAME_MAP_INIT \
    {"GREEN", BCM78910_A0_TXPMD_CPU_TX_DP_GREEN},\
    {"RED", BCM78910_A0_TXPMD_CPU_TX_DP_RED},\
    {"YELLOW", BCM78910_A0_TXPMD_CPU_TX_DP_YELLOW},\
    {NULL, 0}

/*!
 * \name BCM78910_A0_TXPMD_SOBMH_FROM_CPU_DESTINATION_TYPE encodings.
 * \anchor BCM78910_A0_TXPMD_SOBMH_FROM_CPU_DESTINATION_TYPE_XXX
 */
/*! \{ */
#define BCM78910_A0_TXPMD_SOBMH_FROM_CPU_DESTINATION_TYPE_EGRESS_PORT 0
#define BCM78910_A0_TXPMD_SOBMH_FROM_CPU_DESTINATION_TYPE_L2_PBM     7
#define BCM78910_A0_TXPMD_SOBMH_FROM_CPU_DESTINATION_TYPE_INVALID    15
/*! \} */

/*! BCM78910_A0_TXPMD_SOBMH_FROM_CPU_DESTINATION_TYPE encoding name strings maps. */
#define BCM78910_A0_TXPMD_SOBMH_FROM_CPU_DESTINATION_TYPE_NAME_MAP_INIT \
    {"EGRESS_PORT", BCM78910_A0_TXPMD_SOBMH_FROM_CPU_DESTINATION_TYPE_EGRESS_PORT},\
    {"L2_PBM", BCM78910_A0_TXPMD_SOBMH_FROM_CPU_DESTINATION_TYPE_L2_PBM},\
    {"INVALID", BCM78910_A0_TXPMD_SOBMH_FROM_CPU_DESTINATION_TYPE_INVALID},\
    {NULL, 0}

/*!
 * \name BCM78910_A0_TXPMD_HEADER_TYPE encodings.
 * \anchor BCM78910_A0_TXPMD_HEADER_TYPE_XXX
 */
/*! \{ */
#define BCM78910_A0_TXPMD_HEADER_TYPE_RESERVED                       0
#define BCM78910_A0_TXPMD_HEADER_TYPE_SOBMH                          1
#define BCM78910_A0_TXPMD_HEADER_TYPE_CPU_TX                         2
#define BCM78910_A0_TXPMD_HEADER_TYPE_CTC                            3
#define BCM78910_A0_TXPMD_HEADER_TYPE_MIRROR                         4
#define BCM78910_A0_TXPMD_HEADER_TYPE_RESERVED_1                     5
#define BCM78910_A0_TXPMD_HEADER_TYPE_ETH_TYPE_NONE                  6
#define BCM78910_A0_TXPMD_HEADER_TYPE_ETH_TYPE_IP_ETH_CLASSIC        7
#define BCM78910_A0_TXPMD_HEADER_TYPE_ETH_TYPE_EP_ETH_CLASSIC        8
#define BCM78910_A0_TXPMD_HEADER_TYPE_ETH_TYPE_IP_S_MOD              9
#define BCM78910_A0_TXPMD_HEADER_TYPE_ETH_TYPE_EP_S_MOD              10
#define BCM78910_A0_TXPMD_HEADER_TYPE_ETH_TYPE_EP_REDIRECT_IFA_PROBE_INIT 11
#define BCM78910_A0_TXPMD_HEADER_TYPE_ETH_TYPE_EP_REDIRECT_OTHER     12
#define BCM78910_A0_TXPMD_HEADER_TYPE_MIRROR_TO_CPU                  13
#define BCM78910_A0_TXPMD_HEADER_TYPE_IFA_EP_REDIRECT_IFA_PROBE_INIT 14
#define BCM78910_A0_TXPMD_HEADER_TYPE_DOP                            15
/*! \} */

/*! BCM78910_A0_TXPMD_HEADER_TYPE encoding name strings maps. */
#define BCM78910_A0_TXPMD_HEADER_TYPE_NAME_MAP_INIT \
    {"RESERVED", BCM78910_A0_TXPMD_HEADER_TYPE_RESERVED},\
    {"SOBMH", BCM78910_A0_TXPMD_HEADER_TYPE_SOBMH},\
    {"CPU_TX", BCM78910_A0_TXPMD_HEADER_TYPE_CPU_TX},\
    {"CTC", BCM78910_A0_TXPMD_HEADER_TYPE_CTC},\
    {"MIRROR", BCM78910_A0_TXPMD_HEADER_TYPE_MIRROR},\
    {"RESERVED_1", BCM78910_A0_TXPMD_HEADER_TYPE_RESERVED_1},\
    {"ETH_TYPE_NONE", BCM78910_A0_TXPMD_HEADER_TYPE_ETH_TYPE_NONE},\
    {"ETH_TYPE_IP_ETH_CLASSIC", BCM78910_A0_TXPMD_HEADER_TYPE_ETH_TYPE_IP_ETH_CLASSIC},\
    {"ETH_TYPE_EP_ETH_CLASSIC", BCM78910_A0_TXPMD_HEADER_TYPE_ETH_TYPE_EP_ETH_CLASSIC},\
    {"ETH_TYPE_IP_S_MOD", BCM78910_A0_TXPMD_HEADER_TYPE_ETH_TYPE_IP_S_MOD},\
    {"ETH_TYPE_EP_S_MOD", BCM78910_A0_TXPMD_HEADER_TYPE_ETH_TYPE_EP_S_MOD},\
    {"ETH_TYPE_EP_REDIRECT_IFA_PROBE_INIT", BCM78910_A0_TXPMD_HEADER_TYPE_ETH_TYPE_EP_REDIRECT_IFA_PROBE_INIT},\
    {"ETH_TYPE_EP_REDIRECT_OTHER", BCM78910_A0_TXPMD_HEADER_TYPE_ETH_TYPE_EP_REDIRECT_OTHER},\
    {"MIRROR_TO_CPU", BCM78910_A0_TXPMD_HEADER_TYPE_MIRROR_TO_CPU},\
    {"IFA_EP_REDIRECT_IFA_PROBE_INIT", BCM78910_A0_TXPMD_HEADER_TYPE_IFA_EP_REDIRECT_IFA_PROBE_INIT},\
    {"DOP", BCM78910_A0_TXPMD_HEADER_TYPE_DOP},\
    {NULL, 0}

/*!
 * \name BCM78910_A0_TXPMD_START encodings.
 * \anchor BCM78910_A0_TXPMD_START_XXX
 */
/*! \{ */
#define BCM78910_A0_TXPMD_START_INTERNAL                             2
/*! \} */

/*! BCM78910_A0_TXPMD_START encoding name strings maps. */
#define BCM78910_A0_TXPMD_START_NAME_MAP_INIT \
    {"INTERNAL", BCM78910_A0_TXPMD_START_INTERNAL},\
    {NULL, 0}

/* LBHDR defines */
#define BCM78910_A0_LBHDR_PKT_PROFILE                                0
#define BCM78910_A0_LBHDR_QOS_FIELD_VALID                            1
#define BCM78910_A0_LBHDR_VFI_VALID_MD_ETH                           2
#define BCM78910_A0_LBHDR_VRF_VALID                                  3
#define BCM78910_A0_LBHDR_VFI_MD_ETH                                 4
#define BCM78910_A0_LBHDR_VRF                                        5
#define BCM78910_A0_LBHDR_PP_PORT                                    6
#define BCM78910_A0_LBHDR_VISIBILITY_PKT                             7
#define BCM78910_A0_LBHDR_ROUTED_PKT                                 8
#define BCM78910_A0_LBHDR_OPAQUE_OBJECT                              9
#define BCM78910_A0_LBHDR_QOS_FIELD_ETH                              10
#define BCM78910_A0_LBHDR_INT_PRI_ETH                                11
#define BCM78910_A0_LBHDR_INT_CN_ETH                                 12
#define BCM78910_A0_LBHDR_CNG_ETH                                    13
#define BCM78910_A0_LBHDR_INPUT_PRIORITY_MD_ETH                      14
#define BCM78910_A0_LBHDR_HEADER_TYPE                                15
#define BCM78910_A0_LBHDR_START                                      16
#define BCM78910_A0_LBHDR_COUNT                                      17

/* LBHDR name map */
#define BCM78910_A0_LBHDR_NAME_MAP_INIT \
    {"PKT_PROFILE", BCM78910_A0_LBHDR_PKT_PROFILE}, \
    {"QOS_FIELD_VALID", BCM78910_A0_LBHDR_QOS_FIELD_VALID}, \
    {"VFI_VALID_MD_ETH", BCM78910_A0_LBHDR_VFI_VALID_MD_ETH}, \
    {"VRF_VALID", BCM78910_A0_LBHDR_VRF_VALID}, \
    {"VFI_MD_ETH", BCM78910_A0_LBHDR_VFI_MD_ETH}, \
    {"VRF", BCM78910_A0_LBHDR_VRF}, \
    {"PP_PORT", BCM78910_A0_LBHDR_PP_PORT}, \
    {"VISIBILITY_PKT", BCM78910_A0_LBHDR_VISIBILITY_PKT}, \
    {"ROUTED_PKT", BCM78910_A0_LBHDR_ROUTED_PKT}, \
    {"OPAQUE_OBJECT", BCM78910_A0_LBHDR_OPAQUE_OBJECT}, \
    {"QOS_FIELD_ETH", BCM78910_A0_LBHDR_QOS_FIELD_ETH}, \
    {"INT_PRI_ETH", BCM78910_A0_LBHDR_INT_PRI_ETH}, \
    {"INT_CN_ETH", BCM78910_A0_LBHDR_INT_CN_ETH}, \
    {"CNG_ETH", BCM78910_A0_LBHDR_CNG_ETH}, \
    {"INPUT_PRIORITY_MD_ETH", BCM78910_A0_LBHDR_INPUT_PRIORITY_MD_ETH}, \
    {"HEADER_TYPE", BCM78910_A0_LBHDR_HEADER_TYPE}, \
    {"START", BCM78910_A0_LBHDR_START}, \
    {"COUNT", BCM78910_A0_LBHDR_COUNT}

/*!
 * \name BCM78910_A0_LBHDR_HEADER_TYPE encodings.
 * \anchor BCM78910_A0_LBHDR_HEADER_TYPE_XXX
 */
/*! \{ */
#define BCM78910_A0_LBHDR_HEADER_TYPE_LOOPBACK_MH                    7
/*! \} */

/*! BCM78910_A0_LBHDR_HEADER_TYPE encoding name strings maps. */
#define BCM78910_A0_LBHDR_HEADER_TYPE_NAME_MAP_INIT \
    {"LOOPBACK_MH", BCM78910_A0_LBHDR_HEADER_TYPE_LOOPBACK_MH},\
    {NULL, 0}

/*!
 * \name BCM78910_A0_LBHDR_START encodings.
 * \anchor BCM78910_A0_LBHDR_START_XXX
 */
/*! \{ */
#define BCM78910_A0_LBHDR_START_INTERNAL                             2
/*! \} */

/*! BCM78910_A0_LBHDR_START encoding name strings maps. */
#define BCM78910_A0_LBHDR_START_NAME_MAP_INIT \
    {"INTERNAL", BCM78910_A0_LBHDR_START_INTERNAL},\
    {NULL, 0}

#endif /* BCM78910_A0_PMD_FIELD_H */
