
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/vedant/Practicals/AdvanceCA/Assignments/Assignment2/traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980493 heartbeat IPC: 3.35515 cumulative IPC: 3.35515 (Simulation time: 0 hr 0 min 49 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362443 heartbeat IPC: 2.95687 cumulative IPC: 3.14345 (Simulation time: 0 hr 1 min 40 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8127026 (Simulation time: 0 hr 2 min 8 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 25778870 heartbeat IPC: 0.515028 cumulative IPC: 0.283256 (Simulation time: 0 hr 2 min 58 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 61890763 heartbeat IPC: 0.276917 cumulative IPC: 0.278998 (Simulation time: 0 hr 4 min 24 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 97411854 heartbeat IPC: 0.281523 cumulative IPC: 0.280003 (Simulation time: 0 hr 5 min 37 sec) 
Finished CPU 0 instructions: 25000000 cycles: 89284846 cumulative IPC: 0.280003 (Simulation time: 0 hr 5 min 37 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.280003 instructions: 25000000 cycles: 89284846
cpu0_DTLB TOTAL     ACCESS:    6313874  HIT:    5876294  MISS:     437580
cpu0_DTLB LOAD      ACCESS:    5889065  HIT:    5608846  MISS:     280219
cpu0_DTLB RFO       ACCESS:     424809  HIT:     267448  MISS:     157361
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3394 cycles
cpu0_ITLB TOTAL     ACCESS:    2383414  HIT:    2383414  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383414  HIT:    2383414  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10709  HIT:      10709  MISS:          0
cpu0_L1I LOAD      ACCESS:      10709  HIT:      10709  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437580  HIT:     432150  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280219  HIT:     275533  MISS:       4686
cpu0_STLB RFO       ACCESS:     157361  HIT:     156617  MISS:        744
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 181.396 cycles
cpu0_L1D TOTAL     ACCESS:    6193939  HIT:    4951750  MISS:    1242189
cpu0_L1D LOAD      ACCESS:    5558518  HIT:    4432727  MISS:    1125791
cpu0_L1D RFO       ACCESS:     630018  HIT:     515570  MISS:     114448
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5403  HIT:       3453  MISS:       1950
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 124.605 cycles
cpu0_L2C TOTAL     ACCESS:    3015626  HIT:    1857709  MISS:    1157917
cpu0_L2C LOAD      ACCESS:    1125785  HIT:     153498  MISS:     972287
cpu0_L2C RFO       ACCESS:     114442  HIT:      75827  MISS:      38615
cpu0_L2C PREFETCH  ACCESS:    1425369  HIT:    1280816  MISS:     144553
cpu0_L2C WRITEBACK ACCESS:     348080  HIT:     346149  MISS:       1931
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1419  MISS:        531
cpu0_L2C PREFETCH  REQUESTED:    1865713  ISSUED:    1435537  USEFUL:     127075  USELESS:      17438
cpu0_L2C AVERAGE MISS LATENCY: 128.359 cycles
LLC TOTAL     ACCESS:    1396225  HIT:     790639  MISS:     605586
LLC LOAD      ACCESS:     972286  HIT:     412521  MISS:     559765
LLC RFO       ACCESS:      38615  HIT:      12928  MISS:      25687
LLC PREFETCH  ACCESS:     144775  HIT:     126413  MISS:      18362
LLC WRITEBACK ACCESS:     240018  HIT:     238472  MISS:       1546
LLC TRANSLATION ACCESS:        531  HIT:        305  MISS:        226
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 205.621 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      47637  ROW_BUFFER_MISS:     556084
 DBUS AVG_CONGESTED_CYCLE:    3.95075
 WQ ROW_BUFFER_HIT:      45840  ROW_BUFFER_MISS:     158572  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.1988
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

