Compact implementation of ZPU processor in Verilog.

Original sources taken from: https://github.com/alvieboy/ZPUino-HDL/tree/master/zpu/hdl/avalanche
