<!-- Compiled by morty-0.9.0 / 2025-10-23 18:03:00.852860877 -05:00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Documentation</h1>
<h2 id="packages">Packages</h2>
<table>
<tr><td><a class="package" href="package.cf_math_pkg.html">cf_math_pkg</a></td><td><p>cf_math_pkg: Constant Function Implementations of Mathematical Functions for HDL Elaboration</p>
</td></tr><tr><td><a class="package" href="package.axi_pkg.html">axi_pkg</a></td><td><p>Contains all necessary type definitions, constants, and generally useful functions.</p>
</td></tr><tr><td><a class="package" href="package.idma_pkg.html">idma_pkg</a></td><td><p>iDMA Package</p>
</td></tr><tr><td><a class="package" href="package.idma_desc64_reg_pkg.html">idma_desc64_reg_pkg</a></td><td></td></tr><tr><td><a class="package" href="package.idma_reg32_3d_reg_pkg.html">idma_reg32_3d_reg_pkg</a></td><td></td></tr><tr><td><a class="package" href="package.idma_reg64_2d_reg_pkg.html">idma_reg64_2d_reg_pkg</a></td><td></td></tr><tr><td><a class="package" href="package.idma_reg64_1d_reg_pkg.html">idma_reg64_1d_reg_pkg</a></td><td></td></tr></table>
<h2 id="modules">Modules</h2>
<table>
<tr><td><a class="module" href="module.fifo_v3.html">fifo_v3</a></td><td></td></tr><tr><td><a class="module" href="module.passthrough_stream_fifo.html">passthrough_stream_fifo</a></td><td><p>Stream FIFO that does not cut the timing path. When full; pushing data is allowed if in</p>
</td></tr><tr><td><a class="module" href="module.spill_register_flushable.html">spill_register_flushable</a></td><td><p>A register with handshakes that completely cuts any combinational paths</p>
</td></tr><tr><td><a class="module" href="module.stream_fork.html">stream_fork</a></td><td></td></tr><tr><td><a class="module" href="module.stream_join_dynamic.html">stream_join_dynamic</a></td><td></td></tr><tr><td><a class="module" href="module.stream_fifo.html">stream_fifo</a></td><td></td></tr><tr><td><a class="module" href="module.stream_join.html">stream_join</a></td><td><p>Stream join: Joins a parametrizable number of input streams (i.e., valid-ready handshaking with</p>
</td></tr><tr><td><a class="module" href="module.fall_through_register.html">fall_through_register</a></td><td></td></tr><tr><td><a class="module" href="module.stream_fifo_optimal_wrap.html">stream_fifo_optimal_wrap</a></td><td><p>Optimal implementation of a stream FIFO based on the common cells modules.</p>
</td></tr><tr><td><a class="module" href="module.idma_axi_write.html">idma_axi_write</a></td><td><p>Implementing the AXI4 write task in the iDMA transport layer.</p>
</td></tr><tr><td><a class="module" href="module.idma_dataflow_element.html">idma_dataflow_element</a></td><td><p>A byte-granular buffer holding data while it is copied.</p>
</td></tr><tr><td><a class="module" href="module.idma_init_read.html">idma_init_read</a></td><td><p>Implementing the INIT read task in the iDMA transport layer.</p>
</td></tr><tr><td><a class="module" href="module.idma_init_write.html">idma_init_write</a></td><td><p>Implementing the INIT write task in the iDMA transport layer.</p>
</td></tr><tr><td><a class="module" href="module.idma_legalizer_page_splitter.html">idma_legalizer_page_splitter</a></td><td><p>Legalizer module implementing a page splitter</p>
</td></tr><tr><td><a class="module" href="module.idma_obi_read.html">idma_obi_read</a></td><td><p>Implementing the OBI read task in the iDMA transport layer.</p>
</td></tr><tr><td><a class="module" href="module.idma_transport_layer_rw_axi.html">idma_transport_layer_rw_axi</a></td><td><p>Implementing the transport layer in the iDMA backend.</p>
</td></tr><tr><td><a class="module" href="module.idma_transport_layer_r_obi_w_axi.html">idma_transport_layer_r_obi_w_axi</a></td><td><p>Implementing the transport layer in the iDMA backend.</p>
</td></tr><tr><td><a class="module" href="module.idma_transport_layer_r_axi_w_obi.html">idma_transport_layer_r_axi_w_obi</a></td><td><p>Implementing the transport layer in the iDMA backend.</p>
</td></tr><tr><td><a class="module" href="module.idma_transport_layer_rw_axi_rw_axis.html">idma_transport_layer_rw_axi_rw_axis</a></td><td><p>Implementing the transport layer in the iDMA backend.</p>
</td></tr><tr><td><a class="module" href="module.idma_transport_layer_r_obi_rw_init_w_axi.html">idma_transport_layer_r_obi_rw_init_w_axi</a></td><td><p>Implementing the transport layer in the iDMA backend.</p>
</td></tr><tr><td><a class="module" href="module.idma_transport_layer_r_axi_rw_init_rw_obi.html">idma_transport_layer_r_axi_rw_init_rw_obi</a></td><td><p>Implementing the transport layer in the iDMA backend.</p>
</td></tr><tr><td><a class="module" href="module.idma_legalizer_rw_axi.html">idma_legalizer_rw_axi</a></td><td><p>Legalizes a generic 1D transfer according to the rules given by the</p>
</td></tr><tr><td><a class="module" href="module.idma_legalizer_r_obi_w_axi.html">idma_legalizer_r_obi_w_axi</a></td><td><p>Legalizes a generic 1D transfer according to the rules given by the</p>
</td></tr><tr><td><a class="module" href="module.idma_legalizer_r_axi_w_obi.html">idma_legalizer_r_axi_w_obi</a></td><td><p>Legalizes a generic 1D transfer according to the rules given by the</p>
</td></tr><tr><td><a class="module" href="module.idma_legalizer_rw_axi_rw_axis.html">idma_legalizer_rw_axi_rw_axis</a></td><td><p>Legalizes a generic 1D transfer according to the rules given by the</p>
</td></tr><tr><td><a class="module" href="module.idma_legalizer_r_obi_rw_init_w_axi.html">idma_legalizer_r_obi_rw_init_w_axi</a></td><td><p>Legalizes a generic 1D transfer according to the rules given by the</p>
</td></tr><tr><td><a class="module" href="module.idma_legalizer_r_axi_rw_init_rw_obi.html">idma_legalizer_r_axi_rw_init_rw_obi</a></td><td><p>Legalizes a generic 1D transfer according to the rules given by the</p>
</td></tr><tr><td><a class="module" href="module.idma_backend_rw_axi.html">idma_backend_rw_axi</a></td><td><p>The iDMA backend implements an arbitrary 1D copy engine</p>
</td></tr><tr><td><a class="module" href="module.idma_backend_r_obi_w_axi.html">idma_backend_r_obi_w_axi</a></td><td><p>The iDMA backend implements an arbitrary 1D copy engine</p>
</td></tr><tr><td><a class="module" href="module.idma_backend_r_axi_w_obi.html">idma_backend_r_axi_w_obi</a></td><td><p>The iDMA backend implements an arbitrary 1D copy engine</p>
</td></tr><tr><td><a class="module" href="module.idma_backend_rw_axi_rw_axis.html">idma_backend_rw_axi_rw_axis</a></td><td><p>The iDMA backend implements an arbitrary 1D copy engine</p>
</td></tr><tr><td><a class="module" href="module.idma_backend_r_obi_rw_init_w_axi.html">idma_backend_r_obi_rw_init_w_axi</a></td><td><p>The iDMA backend implements an arbitrary 1D copy engine</p>
</td></tr><tr><td><a class="module" href="module.idma_backend_r_axi_rw_init_rw_obi.html">idma_backend_r_axi_rw_init_rw_obi</a></td><td><p>The iDMA backend implements an arbitrary 1D copy engine</p>
</td></tr><tr><td><a class="module" href="module.idma_backend_synth_rw_axi.html">idma_backend_synth_rw_axi</a></td><td><p>Synthesis wrapper for the iDMA backend. Unpacks all the interfaces to simple logic vectors</p>
</td></tr><tr><td><a class="module" href="module.idma_backend_synth_r_obi_w_axi.html">idma_backend_synth_r_obi_w_axi</a></td><td><p>Synthesis wrapper for the iDMA backend. Unpacks all the interfaces to simple logic vectors</p>
</td></tr><tr><td><a class="module" href="module.idma_backend_synth_r_axi_w_obi.html">idma_backend_synth_r_axi_w_obi</a></td><td><p>Synthesis wrapper for the iDMA backend. Unpacks all the interfaces to simple logic vectors</p>
</td></tr><tr><td><a class="module" href="module.idma_backend_synth_rw_axi_rw_axis.html">idma_backend_synth_rw_axi_rw_axis</a></td><td><p>Synthesis wrapper for the iDMA backend. Unpacks all the interfaces to simple logic vectors</p>
</td></tr><tr><td><a class="module" href="module.idma_backend_synth_r_obi_rw_init_w_axi.html">idma_backend_synth_r_obi_rw_init_w_axi</a></td><td><p>Synthesis wrapper for the iDMA backend. Unpacks all the interfaces to simple logic vectors</p>
</td></tr><tr><td><a class="module" href="module.idma_backend_synth_r_axi_rw_init_rw_obi.html">idma_backend_synth_r_axi_rw_init_rw_obi</a></td><td><p>Synthesis wrapper for the iDMA backend. Unpacks all the interfaces to simple logic vectors</p>
</td></tr><tr><td><a class="module" href="module.idma_desc64_reg_top.html">idma_desc64_reg_top</a></td><td></td></tr><tr><td><a class="module" href="module.idma_desc64_reg_top_intf.html">idma_desc64_reg_top_intf</a></td><td></td></tr><tr><td><a class="module" href="module.idma_reg32_3d_reg_top.html">idma_reg32_3d_reg_top</a></td><td></td></tr><tr><td><a class="module" href="module.idma_reg32_3d_reg_top_intf.html">idma_reg32_3d_reg_top_intf</a></td><td></td></tr><tr><td><a class="module" href="module.idma_reg64_2d_reg_top.html">idma_reg64_2d_reg_top</a></td><td></td></tr><tr><td><a class="module" href="module.idma_reg64_2d_reg_top_intf.html">idma_reg64_2d_reg_top_intf</a></td><td></td></tr><tr><td><a class="module" href="module.idma_reg64_1d_reg_top.html">idma_reg64_1d_reg_top</a></td><td></td></tr><tr><td><a class="module" href="module.idma_reg64_1d_reg_top_intf.html">idma_reg64_1d_reg_top_intf</a></td><td></td></tr><tr><td><a class="module" href="module.idma_reg32_3d.html">idma_reg32_3d</a></td><td><p>Description: Register-based front-end for iDMA</p>
</td></tr><tr><td><a class="module" href="module.idma_reg64_2d.html">idma_reg64_2d</a></td><td><p>Description: Register-based front-end for iDMA</p>
</td></tr><tr><td><a class="module" href="module.idma_reg64_1d.html">idma_reg64_1d</a></td><td><p>Description: Register-based front-end for iDMA</p>
</td></tr></table>
</section>
</body>
</html>
