Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1cb2518d62f744acada288cc62e41152 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 29 differs from formal bit length 32 for port 'i_option1' [C:/Users/18123/Desktop/lab05/lab05.srcs/sources_1/imports/new/CPU.v:231]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sign_extender_default
Compiling module xil_defaultlib.shift2bits
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.pc_updater
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux3to1
Compiling module xil_defaultlib.mux3to1(DATA_WIDTH=5)
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
