{
  "name": "core_arch::x86::avx512f::_mm256_maskz_fixupimm_ps",
  "safe": false,
  "callees": {
    "core_arch::x86::__m256::as_f32x8": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f32x8": "Constructor"
      }
    },
    "core_arch::x86::__m256i::as_i32x8": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i32x8": "Constructor"
      }
    },
    "core_arch::x86::avx512f::vfixupimmpsz256": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256": [
      "Plain"
    ],
    "core_arch::simd::f32x8": [
      "Plain"
    ],
    "core_arch::x86::__m256i": [
      "Plain"
    ],
    "core_arch::simd::i32x8": [
      "Plain"
    ]
  },
  "path": 8022,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:6350:1: 6364:2",
  "src": "pub fn _mm256_maskz_fixupimm_ps<const IMM8: i32>(\n    k: __mmask8,\n    a: __m256,\n    b: __m256,\n    c: __m256i,\n) -> __m256 {\n    unsafe {\n        static_assert_uimm_bits!(IMM8, 8);\n        let a = a.as_f32x8();\n        let b = b.as_f32x8();\n        let c = c.as_i32x8();\n        let r = vfixupimmpsz256(a, b, c, IMM8, k);\n        transmute(r)\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm256_maskz_fixupimm_ps(_1: u8, _2: core_arch::x86::__m256, _3: core_arch::x86::__m256, _4: core_arch::x86::__m256i) -> core_arch::x86::__m256 {\n    let mut _0: core_arch::x86::__m256;\n    let  _5: core_arch::simd::f32x8;\n    let  _6: core_arch::simd::f32x8;\n    let  _7: core_arch::simd::i32x8;\n    let  _8: core_arch::simd::f32x8;\n    debug k => _1;\n    debug a => _2;\n    debug b => _3;\n    debug c => _4;\n    debug a => _5;\n    debug b => _6;\n    debug c => _7;\n    debug r => _8;\n    bb0: {\n        _5 = core_arch::x86::__m256::as_f32x8(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _6 = core_arch::x86::__m256::as_f32x8(_3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _7 = core_arch::x86::__m256i::as_i32x8(_4) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _8 = core_arch::x86::avx512f::vfixupimmpsz256(_5, _6, _7, IMM8, _1) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _0 = _8 as core_arch::x86::__m256;\n        return;\n    }\n}\n",
  "doc": " Fix up packed single-precision (32-bit) floating-point elements in a and b using packed 32-bit integers in c, and store the results in dst using zeromask k (elements are zeroed out when the corresponding mask bit is not set). imm8 is used to set the required flags reporting.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_maskz_fixupimm_ps&expand=2498)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}