#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Dec  3 19:12:00 2024
# Process ID: 20636
# Current directory: C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/Project/FT600_245_Example.runs/impl_1
# Command line: vivado.exe -log fpga_top_ft600_loopback.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fpga_top_ft600_loopback.tcl -notrace
# Log file: C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/Project/FT600_245_Example.runs/impl_1/fpga_top_ft600_loopback.vdi
# Journal file: C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/Project/FT600_245_Example.runs/impl_1\vivado.jou
# Running On: M_Laptop, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 14, Host memory: 33946 MB
#-----------------------------------------------------------
source fpga_top_ft600_loopback.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 484.824 ; gain = 179.375
Command: link_design -top fpga_top_ft600_loopback -part xcku3p-ffva676-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku3p-ffva676-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 1609.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 911 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/Project/FT600_245_Example.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ftdi_ila/inst'
Finished Parsing XDC File [c:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/Project/FT600_245_Example.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ftdi_ila/inst'
Parsing XDC File [c:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/Project/FT600_245_Example.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ftdi_ila/inst'
Finished Parsing XDC File [c:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/Project/FT600_245_Example.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ftdi_ila/inst'
Parsing XDC File [c:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/Project/FT600_245_Example.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_sysclk/inst'
Finished Parsing XDC File [c:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/Project/FT600_245_Example.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_sysclk/inst'
Parsing XDC File [c:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/Project/FT600_245_Example.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_sysclk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/Project/FT600_245_Example.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/Project/FT600_245_Example.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [c:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/Project/FT600_245_Example.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_sysclk/inst'
Parsing XDC File [c:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/Project/FT600_245_Example.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'ftdi_data_be_vio'
Finished Parsing XDC File [c:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/Project/FT600_245_Example.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'ftdi_data_be_vio'
Parsing XDC File [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/fpga_ft600_example/constraint_ft600.xdc]
Finished Parsing XDC File [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/fpga_ft600_example/constraint_ft600.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2089.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 549 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 528 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 4 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM64M => RAM64M (RAMD64E(x4)): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 12 instances

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 2089.258 ; gain = 1515.043
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 18 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2089.258 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10fb8d118

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2109.691 ; gain = 20.434

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2538.418 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2538.418 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: f274edef

Time (s): cpu = 00:00:03 ; elapsed = 00:02:30 . Memory (MB): peak = 2538.418 ; gain = 29.340
Phase 1.1 Core Generation And Design Setup | Checksum: f274edef

Time (s): cpu = 00:00:03 ; elapsed = 00:02:30 . Memory (MB): peak = 2538.418 ; gain = 29.340

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: f274edef

Time (s): cpu = 00:00:03 ; elapsed = 00:02:31 . Memory (MB): peak = 2538.418 ; gain = 29.340
Phase 1 Initialization | Checksum: f274edef

Time (s): cpu = 00:00:03 ; elapsed = 00:02:31 . Memory (MB): peak = 2538.418 ; gain = 29.340

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: f274edef

Time (s): cpu = 00:00:03 ; elapsed = 00:02:31 . Memory (MB): peak = 2538.418 ; gain = 29.340

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: f274edef

Time (s): cpu = 00:00:03 ; elapsed = 00:02:31 . Memory (MB): peak = 2538.418 ; gain = 29.340
Phase 2 Timer Update And Timing Data Collection | Checksum: f274edef

Time (s): cpu = 00:00:03 ; elapsed = 00:02:31 . Memory (MB): peak = 2538.418 ; gain = 29.340

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 22 pins
INFO: [Opt 31-138] Pushed 8 inverter(s) to 592 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 162f4b0a9

Time (s): cpu = 00:00:03 ; elapsed = 00:02:31 . Memory (MB): peak = 2538.418 ; gain = 29.340
Retarget | Checksum: 162f4b0a9
INFO: [Opt 31-389] Phase Retarget created 18 cells and removed 35 cells
INFO: [Opt 31-1021] In phase Retarget, 103 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b751e152

Time (s): cpu = 00:00:03 ; elapsed = 00:02:31 . Memory (MB): peak = 2538.418 ; gain = 29.340
Constant propagation | Checksum: 1b751e152
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 12 cells
INFO: [Opt 31-1021] In phase Constant propagation, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1d57f88cf

Time (s): cpu = 00:00:03 ; elapsed = 00:02:32 . Memory (MB): peak = 2538.418 ; gain = 29.340
Sweep | Checksum: 1d57f88cf
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Sweep, 1408 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1d57f88cf

Time (s): cpu = 00:00:04 ; elapsed = 00:02:32 . Memory (MB): peak = 2538.418 ; gain = 29.340
BUFG optimization | Checksum: 1d57f88cf
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from ftdi_ila/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ftdi_ila/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ftdi_ila/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ftdi_ila/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ftdi_ila/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ftdi_ila/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ftdi_ila/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ftdi_ila/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ftdi_ila/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ftdi_ila/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ftdi_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ftdi_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ftdi_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ftdi_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ftdi_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ftdi_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ftdi_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ftdi_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ftdi_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1d57f88cf

Time (s): cpu = 00:00:04 ; elapsed = 00:02:32 . Memory (MB): peak = 2538.418 ; gain = 29.340
Shift Register Optimization | Checksum: 1d57f88cf
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1d57f88cf

Time (s): cpu = 00:00:04 ; elapsed = 00:02:32 . Memory (MB): peak = 2538.418 ; gain = 29.340
Post Processing Netlist | Checksum: 1d57f88cf
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 75 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1d483f798

Time (s): cpu = 00:00:04 ; elapsed = 00:02:33 . Memory (MB): peak = 2538.418 ; gain = 29.340

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2538.418 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1d483f798

Time (s): cpu = 00:00:04 ; elapsed = 00:02:33 . Memory (MB): peak = 2538.418 ; gain = 29.340
Phase 9 Finalization | Checksum: 1d483f798

Time (s): cpu = 00:00:04 ; elapsed = 00:02:33 . Memory (MB): peak = 2538.418 ; gain = 29.340
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              18  |              35  |                                            103  |
|  Constant propagation         |               0  |              12  |                                             67  |
|  Sweep                        |               0  |              32  |                                           1408  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             75  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1d483f798

Time (s): cpu = 00:00:04 ; elapsed = 00:02:33 . Memory (MB): peak = 2538.418 ; gain = 29.340
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2538.418 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 100 BRAM(s) out of a total of 103 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 196 newly gated: 1 Total Ports: 206
Ending PowerOpt Patch Enables Task | Checksum: 1df06611e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3150.828 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1df06611e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3150.828 ; gain = 612.410

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 17af26d01

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3150.828 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3150.828 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 17af26d01

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3150.828 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3150.828 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 17af26d01

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3150.828 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:03:09 . Memory (MB): peak = 3150.828 ; gain = 1061.570
INFO: [runtcl-4] Executing : report_drc -file fpga_top_ft600_loopback_drc_opted.rpt -pb fpga_top_ft600_loopback_drc_opted.pb -rpx fpga_top_ft600_loopback_drc_opted.rpx
Command: report_drc -file fpga_top_ft600_loopback_drc_opted.rpt -pb fpga_top_ft600_loopback_drc_opted.pb -rpx fpga_top_ft600_loopback_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/Project/FT600_245_Example.runs/impl_1/fpga_top_ft600_loopback_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3150.828 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3150.828 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 3150.828 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 3150.828 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3150.828 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 3150.828 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.277 . Memory (MB): peak = 3150.828 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/Project/FT600_245_Example.runs/impl_1/fpga_top_ft600_loopback_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3150.828 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 18 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3150.828 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 138b029ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3150.828 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3150.828 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1aebcc696

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 3933.648 ; gain = 782.820

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 262cb74c8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 3933.648 ; gain = 782.820

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 262cb74c8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 3933.648 ; gain = 782.820
Phase 1 Placer Initialization | Checksum: 262cb74c8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 3933.648 ; gain = 782.820

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1b419eb7f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 3933.648 ; gain = 782.820

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 20537045a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 3933.648 ; gain = 782.820

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 20537045a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 3933.648 ; gain = 782.820

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1e7d3b4ad

Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 3933.648 ; gain = 782.820

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1e7d3b4ad

Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 3933.648 ; gain = 782.820
Phase 2.1.1 Partition Driven Placement | Checksum: 1e7d3b4ad

Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 3933.648 ; gain = 782.820
Phase 2.1 Floorplanning | Checksum: 28ddeede8

Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 3933.648 ; gain = 782.820

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 28ddeede8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 3933.648 ; gain = 782.820

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 28ddeede8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 3933.648 ; gain = 782.820

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1f857525f

Time (s): cpu = 00:01:31 ; elapsed = 00:01:31 . Memory (MB): peak = 3933.648 ; gain = 782.820

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 397 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 181 nets or LUTs. Breaked 0 LUT, combined 181 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 5 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3933.648 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            181  |                   181  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            181  |                   181  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 17b52425e

Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 3933.648 ; gain = 782.820
Phase 2.4 Global Placement Core | Checksum: 259c0b8bb

Time (s): cpu = 00:01:46 ; elapsed = 00:01:45 . Memory (MB): peak = 3933.648 ; gain = 782.820
Phase 2 Global Placement | Checksum: 259c0b8bb

Time (s): cpu = 00:01:46 ; elapsed = 00:01:45 . Memory (MB): peak = 3933.648 ; gain = 782.820

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2b85d36e1

Time (s): cpu = 00:01:59 ; elapsed = 00:01:56 . Memory (MB): peak = 3933.648 ; gain = 782.820

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2c0b58d71

Time (s): cpu = 00:02:00 ; elapsed = 00:01:57 . Memory (MB): peak = 3933.648 ; gain = 782.820

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2dd06dbf2

Time (s): cpu = 00:02:31 ; elapsed = 00:02:21 . Memory (MB): peak = 3933.648 ; gain = 782.820

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 28c543c87

Time (s): cpu = 00:02:42 ; elapsed = 00:02:31 . Memory (MB): peak = 3933.648 ; gain = 782.820
Phase 3.3.2 Slice Area Swap | Checksum: 28c543c87

Time (s): cpu = 00:02:42 ; elapsed = 00:02:32 . Memory (MB): peak = 3933.648 ; gain = 782.820
Phase 3.3 Small Shape DP | Checksum: 1f8a0ee08

Time (s): cpu = 00:03:08 ; elapsed = 00:02:52 . Memory (MB): peak = 3933.648 ; gain = 782.820

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1c6a7560f

Time (s): cpu = 00:03:09 ; elapsed = 00:02:52 . Memory (MB): peak = 3933.648 ; gain = 782.820

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 22804c6e8

Time (s): cpu = 00:03:09 ; elapsed = 00:02:52 . Memory (MB): peak = 3933.648 ; gain = 782.820

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1fd6b3835

Time (s): cpu = 00:03:14 ; elapsed = 00:02:58 . Memory (MB): peak = 3933.648 ; gain = 782.820
Phase 3 Detail Placement | Checksum: 1fd6b3835

Time (s): cpu = 00:03:14 ; elapsed = 00:02:58 . Memory (MB): peak = 3933.648 ; gain = 782.820

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d81c19d8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.637 | TNS=-35.308 |
Phase 1 Physical Synthesis Initialization | Checksum: 10dbc08a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.554 . Memory (MB): peak = 3969.230 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 10dbc08a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.720 . Memory (MB): peak = 3969.230 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: d81c19d8

Time (s): cpu = 00:03:35 ; elapsed = 00:03:16 . Memory (MB): peak = 3969.230 ; gain = 818.402

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.566. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 14e4b9a62

Time (s): cpu = 00:03:58 ; elapsed = 00:03:56 . Memory (MB): peak = 3969.230 ; gain = 818.402

Time (s): cpu = 00:03:58 ; elapsed = 00:03:56 . Memory (MB): peak = 3969.230 ; gain = 818.402
Phase 4.1 Post Commit Optimization | Checksum: 14e4b9a62

Time (s): cpu = 00:03:58 ; elapsed = 00:03:56 . Memory (MB): peak = 3969.230 ; gain = 818.402
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4013.445 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21ed9c2ed

Time (s): cpu = 00:04:16 ; elapsed = 00:04:14 . Memory (MB): peak = 4013.445 ; gain = 862.617

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 21ed9c2ed

Time (s): cpu = 00:04:16 ; elapsed = 00:04:14 . Memory (MB): peak = 4013.445 ; gain = 862.617
Phase 4.3 Placer Reporting | Checksum: 21ed9c2ed

Time (s): cpu = 00:04:16 ; elapsed = 00:04:14 . Memory (MB): peak = 4013.445 ; gain = 862.617

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4013.445 ; gain = 0.000

Time (s): cpu = 00:04:16 ; elapsed = 00:04:14 . Memory (MB): peak = 4013.445 ; gain = 862.617
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2c28f7d1c

Time (s): cpu = 00:04:16 ; elapsed = 00:04:14 . Memory (MB): peak = 4013.445 ; gain = 862.617
Ending Placer Task | Checksum: 23f8c2052

Time (s): cpu = 00:04:16 ; elapsed = 00:04:14 . Memory (MB): peak = 4013.445 ; gain = 862.617
95 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:20 ; elapsed = 00:04:17 . Memory (MB): peak = 4013.445 ; gain = 862.617
INFO: [runtcl-4] Executing : report_io -file fpga_top_ft600_loopback_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 4013.445 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file fpga_top_ft600_loopback_utilization_placed.rpt -pb fpga_top_ft600_loopback_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fpga_top_ft600_loopback_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 4013.445 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.115 . Memory (MB): peak = 4013.445 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4013.445 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4013.445 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 4013.445 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 4013.445 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 4013.445 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4013.445 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/Project/FT600_245_Example.runs/impl_1/fpga_top_ft600_loopback_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4013.445 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.00s |  WALL: 3.97s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4013.445 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.566 | TNS=-33.777 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e69b4684

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4013.445 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.566 | TNS=-33.777 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1e69b4684

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4013.445 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.566 | TNS=-33.777 |
INFO: [Physopt 32-663] Processed net u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg_n_0_[9].  Re-placed instance u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[9]
INFO: [Physopt 32-735] Processed net u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg_n_0_[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.538 | TNS=-33.733 |
INFO: [Physopt 32-663] Processed net u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg_n_0_[7].  Re-placed instance u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[7]
INFO: [Physopt 32-735] Processed net u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.535 | TNS=-33.719 |
INFO: [Physopt 32-702] Processed net u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ftdi_ila/inst/PROBE_PIPE.shift_probes[0][26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ftdi_ila/inst/PROBE_PIPE.shift_probes_reg[0][26]_xlnx_opt_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ftdi_ila/inst/PROBE_PIPE.shift_probes[0][26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ftdi_ila/inst/PROBE_PIPE.shift_probes_reg[0][26]_xlnx_opt_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.535 | TNS=-33.719 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4013.445 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 1e69b4684

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 4013.445 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.535 | TNS=-33.719 |
INFO: [Physopt 32-702] Processed net u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ftdi_ila/inst/PROBE_PIPE.shift_probes[0][26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ftdi_ila/inst/PROBE_PIPE.shift_probes_reg[0][26]_xlnx_opt_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ftdi_ila/inst/PROBE_PIPE.shift_probes[0][26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ftdi_ila/inst/PROBE_PIPE.shift_probes_reg[0][26]_xlnx_opt_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.535 | TNS=-33.719 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4013.445 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 1e69b4684

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 4013.445 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4013.445 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4013.445 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.535 | TNS=-33.719 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.031  |          0.058  |            0  |              0  |                     2  |           0  |           2  |  00:00:06  |
|  Total          |          0.031  |          0.058  |            0  |              0  |                     2  |           0  |           3  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4013.445 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 24577525d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 4013.445 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
136 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 4013.445 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.185 . Memory (MB): peak = 4013.445 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4013.445 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4013.445 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 4013.445 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 4013.445 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 4013.445 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4013.445 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/Project/FT600_245_Example.runs/impl_1/fpga_top_ft600_loopback_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c001284d ConstDB: 0 ShapeSum: 72b8784d RouteDB: d08e288b
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4013.445 ; gain = 0.000
Post Restoration Checksum: NetGraph: f673f593 | NumContArr: c0d330fe | Constraints: b6e93a86 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 330d95bb4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4013.445 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 330d95bb4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 4013.445 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 330d95bb4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 4013.445 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 227af0ae2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 4073.559 ; gain = 60.113

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 144d765c3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4073.559 ; gain = 60.113
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.683 | TNS=-37.043| WHS=-0.914 | THS=-49.034|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 15d221d50

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 4073.559 ; gain = 60.113
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.683 | TNS=-42.644| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 174772219

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 4073.559 ; gain = 60.113

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000144206 %
  Global Horizontal Routing Utilization  = 0.00177374 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10799
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9543
  Number of Partially Routed Nets     = 1256
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1bc857270

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 4132.539 ; gain = 119.094

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1bc857270

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 4132.539 ; gain = 119.094

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1f0d91204

Time (s): cpu = 00:03:01 ; elapsed = 00:01:26 . Memory (MB): peak = 4697.129 ; gain = 683.684
Phase 3 Initial Routing | Checksum: 166c2be72

Time (s): cpu = 00:03:05 ; elapsed = 00:01:33 . Memory (MB): peak = 4697.129 ; gain = 683.684
INFO: [Route 35-580] Design has 63 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+====================+====================================================+
| Launch Setup Clock | Launch Hold Clock  | Pin                                                |
+====================+====================+====================================================+
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | ftdi_ila/inst/PROBE_PIPE.shift_probes_reg[0][26]/D |
| ftdi_clk           | ftdi_clk           | ftdi_ila/inst/PROBE_PIPE.shift_probes_reg[0][18]/D |
| ftdi_clk           | ftdi_clk           | ftdi_ila/inst/PROBE_PIPE.shift_probes_reg[0][11]/D |
| ftdi_clk           | ftdi_clk           | ftdi_ila/inst/PROBE_PIPE.shift_probes_reg[0][10]/D |
| ftdi_clk           | ftdi_clk           | ftdi_ila/inst/PROBE_PIPE.shift_probes_reg[0][4]/D  |
+--------------------+--------------------+----------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2701
 Number of Nodes with overlaps = 232
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.645 | TNS=-109.328| WHS=-1.548 | THS=-14.902|

Phase 4.1 Global Iteration 0 | Checksum: 1c980f18e

Time (s): cpu = 00:19:20 ; elapsed = 00:07:32 . Memory (MB): peak = 5873.328 ; gain = 1859.883

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.778 | TNS=-87.520| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1134a67ed

Time (s): cpu = 01:02:20 ; elapsed = 00:36:09 . Memory (MB): peak = 5873.328 ; gain = 1859.883

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.629 | TNS=-44.659| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1dee2b0cd

Time (s): cpu = 01:02:20 ; elapsed = 00:36:10 . Memory (MB): peak = 5873.328 ; gain = 1859.883
Phase 4 Rip-up And Reroute | Checksum: 1dee2b0cd

Time (s): cpu = 01:02:20 ; elapsed = 00:36:10 . Memory (MB): peak = 5873.328 ; gain = 1859.883

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d31c8b0b

Time (s): cpu = 01:02:21 ; elapsed = 00:36:11 . Memory (MB): peak = 5873.328 ; gain = 1859.883
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.629 | TNS=-47.736| WHS=-1.548 | THS=-77.578|


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 10fddd966

Time (s): cpu = 01:02:21 ; elapsed = 00:36:12 . Memory (MB): peak = 5873.328 ; gain = 1859.883
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.629 | TNS=-47.736| WHS=-1.548 | THS=-77.578|

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 15450e8a1

Time (s): cpu = 01:02:21 ; elapsed = 00:36:12 . Memory (MB): peak = 5873.328 ; gain = 1859.883

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15450e8a1

Time (s): cpu = 01:02:21 ; elapsed = 00:36:12 . Memory (MB): peak = 5873.328 ; gain = 1859.883
Phase 5 Delay and Skew Optimization | Checksum: 15450e8a1

Time (s): cpu = 01:02:21 ; elapsed = 00:36:12 . Memory (MB): peak = 5873.328 ; gain = 1859.883

Phase 6 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.81563 %
  Global Horizontal Routing Utilization  = 0.912345 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 43.662%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 37.9147%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.6923%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 38.4615%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 6 Route finalize | Checksum: 15450e8a1

Time (s): cpu = 01:02:22 ; elapsed = 00:36:13 . Memory (MB): peak = 5873.328 ; gain = 1859.883

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 15450e8a1

Time (s): cpu = 01:02:22 ; elapsed = 00:36:13 . Memory (MB): peak = 5873.328 ; gain = 1859.883

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 15450e8a1

Time (s): cpu = 01:02:22 ; elapsed = 00:36:13 . Memory (MB): peak = 5873.328 ; gain = 1859.883

Phase 9 Resolve XTalk
Phase 9 Resolve XTalk | Checksum: 15450e8a1

Time (s): cpu = 01:02:22 ; elapsed = 00:36:13 . Memory (MB): peak = 5873.328 ; gain = 1859.883

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 16f15b6b5

Time (s): cpu = 01:02:22 ; elapsed = 00:36:14 . Memory (MB): peak = 5873.328 ; gain = 1859.883
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.629 | TNS=-47.736| WHS=-1.548 | THS=-77.578|

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 16f15b6b5

Time (s): cpu = 01:02:22 ; elapsed = 00:36:14 . Memory (MB): peak = 5873.328 ; gain = 1859.883
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.629 | TNS=-47.723 | WHS=-1.548 | THS=-77.571 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 16f15b6b5

Time (s): cpu = 01:02:25 ; elapsed = 00:36:23 . Memory (MB): peak = 5873.328 ; gain = 1859.883
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.629 | TNS=-47.723 | WHS=-1.548 | THS=-77.571 |
INFO: [Physopt 32-952] Improved path group WNS = -1.606. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg_n_0_[6].
INFO: [Physopt 32-952] Improved path group WNS = -1.596. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey[7].
INFO: [Physopt 32-952] Improved path group WNS = -1.592. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg_n_0_[1].
INFO: [Physopt 32-952] Improved path group WNS = -1.591. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey[3].
INFO: [Physopt 32-952] Improved path group WNS = -1.590. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg_n_0_[5].
INFO: [Physopt 32-952] Improved path group WNS = -1.588. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg_n_0_[3].
INFO: [Physopt 32-952] Improved path group WNS = -1.584. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg_n_0_[7].
INFO: [Physopt 32-952] Improved path group WNS = -1.582. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg_n_0_[2].
INFO: [Physopt 32-952] Improved path group WNS = -1.580. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg_n_0_[10].
INFO: [Physopt 32-952] Improved path group WNS = -1.557. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg_n_0_[6].
INFO: [Physopt 32-952] Improved path group WNS = -1.550. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey[7].
INFO: [Physopt 32-952] Improved path group WNS = -1.543. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg_n_0_[1].
INFO: [Physopt 32-952] Improved path group WNS = -1.543. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey[3].
INFO: [Physopt 32-952] Improved path group WNS = -1.542. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg_n_0_[7].
INFO: [Physopt 32-952] Improved path group WNS = -1.531. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg_n_0_[5].
INFO: [Physopt 32-952] Improved path group WNS = -1.517. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg_n_0_[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.494. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg_n_0_[6].
INFO: [Physopt 32-952] Improved path group WNS = -1.487. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey[7].
INFO: [Physopt 32-952] Improved path group WNS = -1.482. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg_n_0_[1].
INFO: [Physopt 32-952] Improved path group WNS = -1.480. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg_n_0_[5].
INFO: [Physopt 32-952] Improved path group WNS = -1.480. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey[3].
INFO: [Physopt 32-952] Improved path group WNS = -1.473. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg_n_0_[7].
INFO: [Physopt 32-952] Improved path group WNS = -1.461. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.432. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg_n_0_[6].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ftdi_clk. Processed net: u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg_n_0_[6].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_clk_wiz_0. Processed net: ftdi_data_be_vio/inst/PROBE_IN_INST/probe_in_reg[13].
INFO: [Physopt 32-952] Improved path group WNS = -0.817. Path group: clk_out1_clk_wiz_0. Processed net: u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[17]_0[13].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_clk_wiz_0. Processed net: ftdi_ila/inst/PROBE_PIPE.shift_probes[0][9].
INFO: [Physopt 32-952] Improved path group WNS = -0.815. Path group: clk_out2_clk_wiz_0. Processed net: u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[17]_0[9].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_clk_wiz_0. Processed net: ftdi_data_be_vio/inst/PROBE_IN_INST/probe_in_reg[8].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_clk_wiz_0. Processed net: u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[17]_0[8].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_clk_wiz_0. Processed net: u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_data[8].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_clk_wiz_0. Processed net: ftdi_ila/inst/PROBE_PIPE.shift_probes[0][5].
INFO: [Physopt 32-952] Improved path group WNS = -0.809. Path group: clk_out2_clk_wiz_0. Processed net: u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[17]_0[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_clk_wiz_0. Processed net: ftdi_ila/inst/PROBE_PIPE.shift_probes[0][8].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.432 | TNS=-40.126 | WHS=-1.548 | THS=-74.443 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 5873.328 ; gain = 0.000
Phase 11.2 Critical Path Optimization | Checksum: 28dd1bffd

Time (s): cpu = 01:02:27 ; elapsed = 00:36:27 . Memory (MB): peak = 5873.328 ; gain = 1859.883
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 5873.328 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.432 | TNS=-40.126 | WHS=-1.548 | THS=-74.443 |
Phase 11 Physical Synthesis in Router | Checksum: 29f84bd7f

Time (s): cpu = 01:02:27 ; elapsed = 00:36:28 . Memory (MB): peak = 5873.328 ; gain = 1859.883
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: fff339bc

Time (s): cpu = 01:02:27 ; elapsed = 00:36:28 . Memory (MB): peak = 5873.328 ; gain = 1859.883
Ending Routing Task | Checksum: fff339bc

Time (s): cpu = 01:02:28 ; elapsed = 00:36:28 . Memory (MB): peak = 5873.328 ; gain = 1859.883
INFO: [Common 17-83] Releasing license: Implementation
194 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 01:02:32 ; elapsed = 00:36:31 . Memory (MB): peak = 5873.328 ; gain = 1859.883
INFO: [runtcl-4] Executing : report_drc -file fpga_top_ft600_loopback_drc_routed.rpt -pb fpga_top_ft600_loopback_drc_routed.pb -rpx fpga_top_ft600_loopback_drc_routed.rpx
Command: report_drc -file fpga_top_ft600_loopback_drc_routed.rpt -pb fpga_top_ft600_loopback_drc_routed.pb -rpx fpga_top_ft600_loopback_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/Project/FT600_245_Example.runs/impl_1/fpga_top_ft600_loopback_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fpga_top_ft600_loopback_methodology_drc_routed.rpt -pb fpga_top_ft600_loopback_methodology_drc_routed.pb -rpx fpga_top_ft600_loopback_methodology_drc_routed.rpx
Command: report_methodology -file fpga_top_ft600_loopback_methodology_drc_routed.rpt -pb fpga_top_ft600_loopback_methodology_drc_routed.pb -rpx fpga_top_ft600_loopback_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/Project/FT600_245_Example.runs/impl_1/fpga_top_ft600_loopback_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fpga_top_ft600_loopback_power_routed.rpt -pb fpga_top_ft600_loopback_power_summary_routed.pb -rpx fpga_top_ft600_loopback_power_routed.rpx
Command: report_power -file fpga_top_ft600_loopback_power_routed.rpt -pb fpga_top_ft600_loopback_power_summary_routed.pb -rpx fpga_top_ft600_loopback_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
204 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 5873.328 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file fpga_top_ft600_loopback_route_status.rpt -pb fpga_top_ft600_loopback_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_ft600_loopback_timing_summary_routed.rpt -pb fpga_top_ft600_loopback_timing_summary_routed.pb -rpx fpga_top_ft600_loopback_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file fpga_top_ft600_loopback_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fpga_top_ft600_loopback_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fpga_top_ft600_loopback_bus_skew_routed.rpt -pb fpga_top_ft600_loopback_bus_skew_routed.pb -rpx fpga_top_ft600_loopback_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.118 . Memory (MB): peak = 5873.328 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5873.328 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5873.328 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.280 . Memory (MB): peak = 5873.328 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 5873.328 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 5873.328 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5873.328 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/Project/FT600_245_Example.runs/impl_1/fpga_top_ft600_loopback_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 19:57:41 2024...
