INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week2/testy/testy.srcs/sources_1/imports/CPE 233/Verilog_FSM_Template v1_00-1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_template
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week2/testy/testy.srcs/sources_1/imports/CPE 233/cntr_up_clr_nb_v1_03.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cntr_up_clr_nb
