Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Dec  4 11:13:12 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file adder_timing_summary_routed.rpt -pb adder_timing_summary_routed.pb -rpx adder_timing_summary_routed.rpx -warn_on_violation
| Design       : adder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_controller/U_clk_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.411        0.000                      0                   18        0.369        0.000                      0                   18        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.411        0.000                      0                   18        0.369        0.000                      0                   18        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 1.949ns (54.378%)  route 1.635ns (45.622%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.629     5.150    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y32         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_fnd_controller/U_clk_div/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.691     6.297    U_fnd_controller/U_clk_div/r_counter[1]
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.934 r  U_fnd_controller/U_clk_div/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.934    U_fnd_controller/U_clk_div/r_counter0_carry_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  U_fnd_controller/U_clk_div/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.051    U_fnd_controller/U_clk_div/r_counter0_carry__0_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  U_fnd_controller/U_clk_div/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.168    U_fnd_controller/U_clk_div/r_counter0_carry__1_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.483 r  U_fnd_controller/U_clk_div/r_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.944     8.427    U_fnd_controller/U_clk_div/r_counter0_carry__2_n_4
    SLICE_X65Y32         LUT5 (Prop_lut5_I4_O)        0.307     8.734 r  U_fnd_controller/U_clk_div/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.734    U_fnd_controller/U_clk_div/r_counter_0[16]
    SLICE_X65Y32         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.511    14.852    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y32         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[16]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X65Y32         FDCE (Setup_fdce_C_D)        0.031    15.146    U_fnd_controller/U_clk_div/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.714ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 1.867ns (56.922%)  route 1.413ns (43.078%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.629     5.150    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y32         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_fnd_controller/U_clk_div/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.691     6.297    U_fnd_controller/U_clk_div/r_counter[1]
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.934 r  U_fnd_controller/U_clk_div/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.934    U_fnd_controller/U_clk_div/r_counter0_carry_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  U_fnd_controller/U_clk_div/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.051    U_fnd_controller/U_clk_div/r_counter0_carry__0_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  U_fnd_controller/U_clk_div/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.168    U_fnd_controller/U_clk_div/r_counter0_carry__1_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.407 r  U_fnd_controller/U_clk_div/r_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.722     8.129    U_fnd_controller/U_clk_div/r_counter0_carry__2_n_5
    SLICE_X65Y32         LUT5 (Prop_lut5_I4_O)        0.301     8.430 r  U_fnd_controller/U_clk_div/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.430    U_fnd_controller/U_clk_div/r_counter_0[15]
    SLICE_X65Y32         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.511    14.852    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y32         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[15]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X65Y32         FDCE (Setup_fdce_C_D)        0.029    15.144    U_fnd_controller/U_clk_div/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  6.714    

Slack (MET) :             6.783ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 1.841ns (57.685%)  route 1.350ns (42.315%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.629     5.150    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y32         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_fnd_controller/U_clk_div/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.691     6.297    U_fnd_controller/U_clk_div/r_counter[1]
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.934 r  U_fnd_controller/U_clk_div/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.934    U_fnd_controller/U_clk_div/r_counter0_carry_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  U_fnd_controller/U_clk_div/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.051    U_fnd_controller/U_clk_div/r_counter0_carry__0_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  U_fnd_controller/U_clk_div/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.168    U_fnd_controller/U_clk_div/r_counter0_carry__1_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.387 r  U_fnd_controller/U_clk_div/r_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.659     8.047    U_fnd_controller/U_clk_div/r_counter0_carry__2_n_7
    SLICE_X65Y35         LUT5 (Prop_lut5_I4_O)        0.295     8.342 r  U_fnd_controller/U_clk_div/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.342    U_fnd_controller/U_clk_div/r_counter_0[13]
    SLICE_X65Y35         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.514    14.855    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y35         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[13]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X65Y35         FDCE (Setup_fdce_C_D)        0.031    15.125    U_fnd_controller/U_clk_div/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.783    

Slack (MET) :             6.789ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 1.832ns (57.562%)  route 1.351ns (42.438%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.629     5.150    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y32         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_fnd_controller/U_clk_div/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.691     6.297    U_fnd_controller/U_clk_div/r_counter[1]
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.934 r  U_fnd_controller/U_clk_div/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.934    U_fnd_controller/U_clk_div/r_counter0_carry_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  U_fnd_controller/U_clk_div/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.051    U_fnd_controller/U_clk_div/r_counter0_carry__0_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.366 r  U_fnd_controller/U_clk_div/r_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.659     8.026    U_fnd_controller/U_clk_div/r_counter0_carry__1_n_4
    SLICE_X65Y34         LUT5 (Prop_lut5_I4_O)        0.307     8.333 r  U_fnd_controller/U_clk_div/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.333    U_fnd_controller/U_clk_div/r_counter_0[12]
    SLICE_X65Y34         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.513    14.854    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y34         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[12]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X65Y34         FDCE (Setup_fdce_C_D)        0.029    15.122    U_fnd_controller/U_clk_div/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  6.789    

Slack (MET) :             6.796ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.704ns (22.197%)  route 2.468ns (77.803%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.631     5.152    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y34         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDCE (Prop_fdce_C_Q)         0.456     5.608 r  U_fnd_controller/U_clk_div/r_counter_reg[12]/Q
                         net (fo=2, routed)           1.131     6.740    U_fnd_controller/U_clk_div/r_counter[12]
    SLICE_X65Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.864 r  U_fnd_controller/U_clk_div/r_counter[16]_i_4/O
                         net (fo=17, routed)          1.336     8.200    U_fnd_controller/U_clk_div/r_counter[16]_i_4_n_0
    SLICE_X65Y31         LUT5 (Prop_lut5_I2_O)        0.124     8.324 r  U_fnd_controller/U_clk_div/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     8.324    U_fnd_controller/U_clk_div/r_counter_0[4]
    SLICE_X65Y31         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.509    14.850    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y31         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[4]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y31         FDCE (Setup_fdce_C_D)        0.031    15.120    U_fnd_controller/U_clk_div/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.796    

Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.704ns (22.187%)  route 2.469ns (77.813%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.631     5.152    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y34         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDCE (Prop_fdce_C_Q)         0.456     5.608 r  U_fnd_controller/U_clk_div/r_counter_reg[12]/Q
                         net (fo=2, routed)           1.131     6.740    U_fnd_controller/U_clk_div/r_counter[12]
    SLICE_X65Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.864 r  U_fnd_controller/U_clk_div/r_counter[16]_i_4/O
                         net (fo=17, routed)          1.338     8.201    U_fnd_controller/U_clk_div/r_counter[16]_i_4_n_0
    SLICE_X65Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.325 r  U_fnd_controller/U_clk_div/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.325    U_fnd_controller/U_clk_div/r_counter_0[1]
    SLICE_X65Y32         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.511    14.852    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y32         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[1]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X65Y32         FDCE (Setup_fdce_C_D)        0.032    15.123    U_fnd_controller/U_clk_div/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  6.798    

Slack (MET) :             6.868ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 1.724ns (55.511%)  route 1.382ns (44.489%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.629     5.150    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y32         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_fnd_controller/U_clk_div/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.691     6.297    U_fnd_controller/U_clk_div/r_counter[1]
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.934 r  U_fnd_controller/U_clk_div/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.934    U_fnd_controller/U_clk_div/r_counter0_carry_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  U_fnd_controller/U_clk_div/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.051    U_fnd_controller/U_clk_div/r_counter0_carry__0_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.270 r  U_fnd_controller/U_clk_div/r_counter0_carry__1/O[0]
                         net (fo=1, routed)           0.690     7.961    U_fnd_controller/U_clk_div/r_counter0_carry__1_n_7
    SLICE_X65Y34         LUT5 (Prop_lut5_I4_O)        0.295     8.256 r  U_fnd_controller/U_clk_div/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.256    U_fnd_controller/U_clk_div/r_counter_0[9]
    SLICE_X65Y34         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.513    14.854    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y34         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[9]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X65Y34         FDCE (Setup_fdce_C_D)        0.031    15.124    U_fnd_controller/U_clk_div/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                  6.868    

Slack (MET) :             6.890ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 1.750ns (56.729%)  route 1.335ns (43.271%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.629     5.150    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y32         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_fnd_controller/U_clk_div/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.691     6.297    U_fnd_controller/U_clk_div/r_counter[1]
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.934 r  U_fnd_controller/U_clk_div/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.934    U_fnd_controller/U_clk_div/r_counter0_carry_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  U_fnd_controller/U_clk_div/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.051    U_fnd_controller/U_clk_div/r_counter0_carry__0_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.290 r  U_fnd_controller/U_clk_div/r_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.644     7.934    U_fnd_controller/U_clk_div/r_counter0_carry__1_n_5
    SLICE_X65Y35         LUT5 (Prop_lut5_I4_O)        0.301     8.235 r  U_fnd_controller/U_clk_div/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.235    U_fnd_controller/U_clk_div/r_counter_0[11]
    SLICE_X65Y35         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.514    14.855    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y35         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[11]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X65Y35         FDCE (Setup_fdce_C_D)        0.031    15.125    U_fnd_controller/U_clk_div/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                                  6.890    

Slack (MET) :             6.940ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 1.839ns (60.614%)  route 1.195ns (39.386%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.629     5.150    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y32         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_fnd_controller/U_clk_div/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.691     6.297    U_fnd_controller/U_clk_div/r_counter[1]
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.934 r  U_fnd_controller/U_clk_div/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.934    U_fnd_controller/U_clk_div/r_counter0_carry_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  U_fnd_controller/U_clk_div/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.051    U_fnd_controller/U_clk_div/r_counter0_carry__0_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.374 r  U_fnd_controller/U_clk_div/r_counter0_carry__1/O[1]
                         net (fo=1, routed)           0.504     7.878    U_fnd_controller/U_clk_div/r_counter0_carry__1_n_6
    SLICE_X65Y34         LUT5 (Prop_lut5_I4_O)        0.306     8.184 r  U_fnd_controller/U_clk_div/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.184    U_fnd_controller/U_clk_div/r_counter_0[10]
    SLICE_X65Y34         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.513    14.854    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y34         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[10]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X65Y34         FDCE (Setup_fdce_C_D)        0.031    15.124    U_fnd_controller/U_clk_div/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  6.940    

Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 1.715ns (56.566%)  route 1.317ns (43.434%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.629     5.150    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y32         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_fnd_controller/U_clk_div/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.691     6.297    U_fnd_controller/U_clk_div/r_counter[1]
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.934 r  U_fnd_controller/U_clk_div/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.934    U_fnd_controller/U_clk_div/r_counter0_carry_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.249 r  U_fnd_controller/U_clk_div/r_counter0_carry__0/O[3]
                         net (fo=1, routed)           0.626     7.875    U_fnd_controller/U_clk_div/r_counter0_carry__0_n_4
    SLICE_X65Y33         LUT5 (Prop_lut5_I4_O)        0.307     8.182 r  U_fnd_controller/U_clk_div/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.182    U_fnd_controller/U_clk_div/r_counter_0[8]
    SLICE_X65Y33         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.512    14.853    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y33         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[8]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X65Y33         FDCE (Setup_fdce_C_D)        0.032    15.124    U_fnd_controller/U_clk_div/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -8.182    
  -------------------------------------------------------------------
                         slack                                  6.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.231ns (48.862%)  route 0.242ns (51.138%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.473    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y33         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_fnd_controller/U_clk_div/r_counter_reg[6]/Q
                         net (fo=2, routed)           0.126     1.740    U_fnd_controller/U_clk_div/r_counter[6]
    SLICE_X65Y31         LUT4 (Prop_lut4_I2_O)        0.045     1.785 r  U_fnd_controller/U_clk_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.116     1.901    U_fnd_controller/U_clk_div/r_counter[16]_i_2_n_0
    SLICE_X65Y31         LUT5 (Prop_lut5_I0_O)        0.045     1.946 r  U_fnd_controller/U_clk_div/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.946    U_fnd_controller/U_clk_div/r_counter_0[4]
    SLICE_X65Y31         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.857     1.984    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y31         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[4]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X65Y31         FDCE (Hold_fdce_C_D)         0.092     1.577    U_fnd_controller/U_clk_div/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.231ns (47.222%)  route 0.258ns (52.778%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.473    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y33         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  U_fnd_controller/U_clk_div/r_counter_reg[7]/Q
                         net (fo=2, routed)           0.118     1.732    U_fnd_controller/U_clk_div/r_counter[7]
    SLICE_X65Y34         LUT4 (Prop_lut4_I0_O)        0.045     1.777 r  U_fnd_controller/U_clk_div/r_counter[16]_i_5/O
                         net (fo=17, routed)          0.140     1.917    U_fnd_controller/U_clk_div/r_counter[16]_i_5_n_0
    SLICE_X65Y34         LUT5 (Prop_lut5_I3_O)        0.045     1.962 r  U_fnd_controller/U_clk_div/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.962    U_fnd_controller/U_clk_div/r_counter_0[10]
    SLICE_X65Y34         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     1.987    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y34         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[10]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X65Y34         FDCE (Hold_fdce_C_D)         0.092     1.580    U_fnd_controller/U_clk_div/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.231ns (47.426%)  route 0.256ns (52.574%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y32         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  U_fnd_controller/U_clk_div/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.146     1.759    U_fnd_controller/U_clk_div/r_counter[15]
    SLICE_X65Y32         LUT5 (Prop_lut5_I1_O)        0.045     1.804 r  U_fnd_controller/U_clk_div/r_counter[16]_i_3/O
                         net (fo=17, routed)          0.110     1.914    U_fnd_controller/U_clk_div/r_counter[16]_i_3_n_0
    SLICE_X65Y32         LUT5 (Prop_lut5_I1_O)        0.045     1.959 r  U_fnd_controller/U_clk_div/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.959    U_fnd_controller/U_clk_div/r_counter_0[16]
    SLICE_X65Y32         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.858     1.985    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y32         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[16]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y32         FDCE (Hold_fdce_C_D)         0.092     1.564    U_fnd_controller/U_clk_div/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.231ns (47.329%)  route 0.257ns (52.671%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y32         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  U_fnd_controller/U_clk_div/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.146     1.759    U_fnd_controller/U_clk_div/r_counter[15]
    SLICE_X65Y32         LUT5 (Prop_lut5_I1_O)        0.045     1.804 r  U_fnd_controller/U_clk_div/r_counter[16]_i_3/O
                         net (fo=17, routed)          0.111     1.915    U_fnd_controller/U_clk_div/r_counter[16]_i_3_n_0
    SLICE_X65Y32         LUT5 (Prop_lut5_I1_O)        0.045     1.960 r  U_fnd_controller/U_clk_div/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.960    U_fnd_controller/U_clk_div/r_counter_0[15]
    SLICE_X65Y32         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.858     1.985    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y32         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[15]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y32         FDCE (Hold_fdce_C_D)         0.091     1.563    U_fnd_controller/U_clk_div/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.231ns (43.224%)  route 0.303ns (56.776%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.591     1.474    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y35         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_fnd_controller/U_clk_div/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.210     1.825    U_fnd_controller/U_clk_div/r_counter[11]
    SLICE_X65Y35         LUT4 (Prop_lut4_I1_O)        0.045     1.870 r  U_fnd_controller/U_clk_div/r_counter[16]_i_4/O
                         net (fo=17, routed)          0.094     1.964    U_fnd_controller/U_clk_div/r_counter[16]_i_4_n_0
    SLICE_X65Y35         LUT5 (Prop_lut5_I2_O)        0.045     2.009 r  U_fnd_controller/U_clk_div/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     2.009    U_fnd_controller/U_clk_div/r_counter_0[13]
    SLICE_X65Y35         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.861     1.988    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y35         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[13]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y35         FDCE (Hold_fdce_C_D)         0.092     1.566    U_fnd_controller/U_clk_div/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.231ns (41.396%)  route 0.327ns (58.604%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y32         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  U_fnd_controller/U_clk_div/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.146     1.759    U_fnd_controller/U_clk_div/r_counter[15]
    SLICE_X65Y32         LUT5 (Prop_lut5_I1_O)        0.045     1.804 r  U_fnd_controller/U_clk_div/r_counter[16]_i_3/O
                         net (fo=17, routed)          0.181     1.985    U_fnd_controller/U_clk_div/r_counter[16]_i_3_n_0
    SLICE_X65Y33         LUT5 (Prop_lut5_I1_O)        0.045     2.030 r  U_fnd_controller/U_clk_div/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.030    U_fnd_controller/U_clk_div/r_counter_0[7]
    SLICE_X65Y33         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.986    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y33         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[7]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X65Y33         FDCE (Hold_fdce_C_D)         0.092     1.579    U_fnd_controller/U_clk_div/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.231ns (41.175%)  route 0.330ns (58.825%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y32         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  U_fnd_controller/U_clk_div/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.146     1.759    U_fnd_controller/U_clk_div/r_counter[15]
    SLICE_X65Y32         LUT5 (Prop_lut5_I1_O)        0.045     1.804 r  U_fnd_controller/U_clk_div/r_counter[16]_i_3/O
                         net (fo=17, routed)          0.184     1.988    U_fnd_controller/U_clk_div/r_counter[16]_i_3_n_0
    SLICE_X65Y33         LUT5 (Prop_lut5_I1_O)        0.045     2.033 r  U_fnd_controller/U_clk_div/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.033    U_fnd_controller/U_clk_div/r_counter_0[8]
    SLICE_X65Y33         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.986    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y33         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[8]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X65Y33         FDCE (Hold_fdce_C_D)         0.092     1.579    U_fnd_controller/U_clk_div/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.231ns (40.129%)  route 0.345ns (59.871%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y32         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  U_fnd_controller/U_clk_div/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.146     1.759    U_fnd_controller/U_clk_div/r_counter[15]
    SLICE_X65Y32         LUT5 (Prop_lut5_I1_O)        0.045     1.804 r  U_fnd_controller/U_clk_div/r_counter[16]_i_3/O
                         net (fo=17, routed)          0.199     2.003    U_fnd_controller/U_clk_div/r_counter[16]_i_3_n_0
    SLICE_X65Y34         LUT5 (Prop_lut5_I1_O)        0.045     2.048 r  U_fnd_controller/U_clk_div/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.048    U_fnd_controller/U_clk_div/r_counter_0[9]
    SLICE_X65Y34         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     1.987    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y34         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[9]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X65Y34         FDCE (Hold_fdce_C_D)         0.092     1.580    U_fnd_controller/U_clk_div/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.231ns (40.112%)  route 0.345ns (59.888%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.473    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y33         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  U_fnd_controller/U_clk_div/r_counter_reg[7]/Q
                         net (fo=2, routed)           0.118     1.732    U_fnd_controller/U_clk_div/r_counter[7]
    SLICE_X65Y34         LUT4 (Prop_lut4_I0_O)        0.045     1.777 r  U_fnd_controller/U_clk_div/r_counter[16]_i_5/O
                         net (fo=17, routed)          0.227     2.004    U_fnd_controller/U_clk_div/r_counter[16]_i_5_n_0
    SLICE_X65Y32         LUT5 (Prop_lut5_I3_O)        0.045     2.049 r  U_fnd_controller/U_clk_div/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.049    U_fnd_controller/U_clk_div/r_counter_0[1]
    SLICE_X65Y32         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.858     1.985    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y32         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[1]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X65Y32         FDCE (Hold_fdce_C_D)         0.092     1.578    U_fnd_controller/U_clk_div/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.231ns (38.792%)  route 0.364ns (61.208%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.473    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y33         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  U_fnd_controller/U_clk_div/r_counter_reg[7]/Q
                         net (fo=2, routed)           0.118     1.732    U_fnd_controller/U_clk_div/r_counter[7]
    SLICE_X65Y34         LUT4 (Prop_lut4_I0_O)        0.045     1.777 r  U_fnd_controller/U_clk_div/r_counter[16]_i_5/O
                         net (fo=17, routed)          0.246     2.024    U_fnd_controller/U_clk_div/r_counter[16]_i_5_n_0
    SLICE_X65Y35         LUT5 (Prop_lut5_I3_O)        0.045     2.069 r  U_fnd_controller/U_clk_div/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.069    U_fnd_controller/U_clk_div/r_counter_0[11]
    SLICE_X65Y35         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.861     1.988    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y35         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[11]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X65Y35         FDCE (Hold_fdce_C_D)         0.092     1.581    U_fnd_controller/U_clk_div/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.487    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y35   U_fnd_controller/U_clk_div/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y32   U_fnd_controller/U_clk_div/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y34   U_fnd_controller/U_clk_div/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y35   U_fnd_controller/U_clk_div/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y34   U_fnd_controller/U_clk_div/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y35   U_fnd_controller/U_clk_div/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y35   U_fnd_controller/U_clk_div/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y32   U_fnd_controller/U_clk_div/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y32   U_fnd_controller/U_clk_div/r_counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y35   U_fnd_controller/U_clk_div/r_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y34   U_fnd_controller/U_clk_div/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y35   U_fnd_controller/U_clk_div/r_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y34   U_fnd_controller/U_clk_div/r_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y35   U_fnd_controller/U_clk_div/r_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y35   U_fnd_controller/U_clk_div/r_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31   U_fnd_controller/U_clk_div/r_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31   U_fnd_controller/U_clk_div/r_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31   U_fnd_controller/U_clk_div/r_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   U_fnd_controller/U_clk_div/r_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y32   U_fnd_controller/U_clk_div/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y34   U_fnd_controller/U_clk_div/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y34   U_fnd_controller/U_clk_div/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y32   U_fnd_controller/U_clk_div/r_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y32   U_fnd_controller/U_clk_div/r_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y32   U_fnd_controller/U_clk_div/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   U_fnd_controller/U_clk_div/r_counter_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   U_fnd_controller/U_clk_div/r_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   U_fnd_controller/U_clk_div/r_counter_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   U_fnd_controller/U_clk_div/r_counter_reg[6]/C



