
Mission CLCD-Joystick.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080a0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  08008240  08008240  00018240  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008664  08008664  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008664  08008664  00018664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800866c  0800866c  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800866c  0800866c  0001866c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008670  08008670  00018670  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08008674  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000304  200001d4  08008848  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004d8  08008848  000204d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011c46  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000281d  00000000  00000000  00031e8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001138  00000000  00000000  000346b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d8e  00000000  00000000  000357e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018ee1  00000000  00000000  00036576  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014e7f  00000000  00000000  0004f457  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009e4be  00000000  00000000  000642d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005b6c  00000000  00000000  00102794  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  00108300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008228 	.word	0x08008228

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08008228 	.word	0x08008228

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b970 	b.w	8000eb0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9e08      	ldr	r6, [sp, #32]
 8000bee:	460d      	mov	r5, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	460f      	mov	r7, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4694      	mov	ip, r2
 8000bfc:	d965      	bls.n	8000cca <__udivmoddi4+0xe2>
 8000bfe:	fab2 f382 	clz	r3, r2
 8000c02:	b143      	cbz	r3, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c08:	f1c3 0220 	rsb	r2, r3, #32
 8000c0c:	409f      	lsls	r7, r3
 8000c0e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c12:	4317      	orrs	r7, r2
 8000c14:	409c      	lsls	r4, r3
 8000c16:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c1a:	fa1f f58c 	uxth.w	r5, ip
 8000c1e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c22:	0c22      	lsrs	r2, r4, #16
 8000c24:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c28:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c2c:	fb01 f005 	mul.w	r0, r1, r5
 8000c30:	4290      	cmp	r0, r2
 8000c32:	d90a      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c34:	eb1c 0202 	adds.w	r2, ip, r2
 8000c38:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c3c:	f080 811c 	bcs.w	8000e78 <__udivmoddi4+0x290>
 8000c40:	4290      	cmp	r0, r2
 8000c42:	f240 8119 	bls.w	8000e78 <__udivmoddi4+0x290>
 8000c46:	3902      	subs	r1, #2
 8000c48:	4462      	add	r2, ip
 8000c4a:	1a12      	subs	r2, r2, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c5a:	fb00 f505 	mul.w	r5, r0, r5
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	d90a      	bls.n	8000c78 <__udivmoddi4+0x90>
 8000c62:	eb1c 0404 	adds.w	r4, ip, r4
 8000c66:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c6a:	f080 8107 	bcs.w	8000e7c <__udivmoddi4+0x294>
 8000c6e:	42a5      	cmp	r5, r4
 8000c70:	f240 8104 	bls.w	8000e7c <__udivmoddi4+0x294>
 8000c74:	4464      	add	r4, ip
 8000c76:	3802      	subs	r0, #2
 8000c78:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7c:	1b64      	subs	r4, r4, r5
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11e      	cbz	r6, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40dc      	lsrs	r4, r3
 8000c84:	2300      	movs	r3, #0
 8000c86:	e9c6 4300 	strd	r4, r3, [r6]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d908      	bls.n	8000ca4 <__udivmoddi4+0xbc>
 8000c92:	2e00      	cmp	r6, #0
 8000c94:	f000 80ed 	beq.w	8000e72 <__udivmoddi4+0x28a>
 8000c98:	2100      	movs	r1, #0
 8000c9a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca4:	fab3 f183 	clz	r1, r3
 8000ca8:	2900      	cmp	r1, #0
 8000caa:	d149      	bne.n	8000d40 <__udivmoddi4+0x158>
 8000cac:	42ab      	cmp	r3, r5
 8000cae:	d302      	bcc.n	8000cb6 <__udivmoddi4+0xce>
 8000cb0:	4282      	cmp	r2, r0
 8000cb2:	f200 80f8 	bhi.w	8000ea6 <__udivmoddi4+0x2be>
 8000cb6:	1a84      	subs	r4, r0, r2
 8000cb8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	4617      	mov	r7, r2
 8000cc0:	2e00      	cmp	r6, #0
 8000cc2:	d0e2      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cc8:	e7df      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cca:	b902      	cbnz	r2, 8000cce <__udivmoddi4+0xe6>
 8000ccc:	deff      	udf	#255	; 0xff
 8000cce:	fab2 f382 	clz	r3, r2
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f040 8090 	bne.w	8000df8 <__udivmoddi4+0x210>
 8000cd8:	1a8a      	subs	r2, r1, r2
 8000cda:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cde:	fa1f fe8c 	uxth.w	lr, ip
 8000ce2:	2101      	movs	r1, #1
 8000ce4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000ce8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cec:	0c22      	lsrs	r2, r4, #16
 8000cee:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000cf2:	fb0e f005 	mul.w	r0, lr, r5
 8000cf6:	4290      	cmp	r0, r2
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x124>
 8000cfa:	eb1c 0202 	adds.w	r2, ip, r2
 8000cfe:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0x122>
 8000d04:	4290      	cmp	r0, r2
 8000d06:	f200 80cb 	bhi.w	8000ea0 <__udivmoddi4+0x2b8>
 8000d0a:	4645      	mov	r5, r8
 8000d0c:	1a12      	subs	r2, r2, r0
 8000d0e:	b2a4      	uxth	r4, r4
 8000d10:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d14:	fb07 2210 	mls	r2, r7, r0, r2
 8000d18:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d1c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d20:	45a6      	cmp	lr, r4
 8000d22:	d908      	bls.n	8000d36 <__udivmoddi4+0x14e>
 8000d24:	eb1c 0404 	adds.w	r4, ip, r4
 8000d28:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x14c>
 8000d2e:	45a6      	cmp	lr, r4
 8000d30:	f200 80bb 	bhi.w	8000eaa <__udivmoddi4+0x2c2>
 8000d34:	4610      	mov	r0, r2
 8000d36:	eba4 040e 	sub.w	r4, r4, lr
 8000d3a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d3e:	e79f      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d40:	f1c1 0720 	rsb	r7, r1, #32
 8000d44:	408b      	lsls	r3, r1
 8000d46:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d4a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d4e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d52:	fa20 f307 	lsr.w	r3, r0, r7
 8000d56:	40fd      	lsrs	r5, r7
 8000d58:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d5c:	4323      	orrs	r3, r4
 8000d5e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d62:	fa1f fe8c 	uxth.w	lr, ip
 8000d66:	fb09 5518 	mls	r5, r9, r8, r5
 8000d6a:	0c1c      	lsrs	r4, r3, #16
 8000d6c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d70:	fb08 f50e 	mul.w	r5, r8, lr
 8000d74:	42a5      	cmp	r5, r4
 8000d76:	fa02 f201 	lsl.w	r2, r2, r1
 8000d7a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d7e:	d90b      	bls.n	8000d98 <__udivmoddi4+0x1b0>
 8000d80:	eb1c 0404 	adds.w	r4, ip, r4
 8000d84:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d88:	f080 8088 	bcs.w	8000e9c <__udivmoddi4+0x2b4>
 8000d8c:	42a5      	cmp	r5, r4
 8000d8e:	f240 8085 	bls.w	8000e9c <__udivmoddi4+0x2b4>
 8000d92:	f1a8 0802 	sub.w	r8, r8, #2
 8000d96:	4464      	add	r4, ip
 8000d98:	1b64      	subs	r4, r4, r5
 8000d9a:	b29d      	uxth	r5, r3
 8000d9c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da0:	fb09 4413 	mls	r4, r9, r3, r4
 8000da4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000da8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	d908      	bls.n	8000dc2 <__udivmoddi4+0x1da>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000db8:	d26c      	bcs.n	8000e94 <__udivmoddi4+0x2ac>
 8000dba:	45a6      	cmp	lr, r4
 8000dbc:	d96a      	bls.n	8000e94 <__udivmoddi4+0x2ac>
 8000dbe:	3b02      	subs	r3, #2
 8000dc0:	4464      	add	r4, ip
 8000dc2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dc6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dca:	eba4 040e 	sub.w	r4, r4, lr
 8000dce:	42ac      	cmp	r4, r5
 8000dd0:	46c8      	mov	r8, r9
 8000dd2:	46ae      	mov	lr, r5
 8000dd4:	d356      	bcc.n	8000e84 <__udivmoddi4+0x29c>
 8000dd6:	d053      	beq.n	8000e80 <__udivmoddi4+0x298>
 8000dd8:	b156      	cbz	r6, 8000df0 <__udivmoddi4+0x208>
 8000dda:	ebb0 0208 	subs.w	r2, r0, r8
 8000dde:	eb64 040e 	sbc.w	r4, r4, lr
 8000de2:	fa04 f707 	lsl.w	r7, r4, r7
 8000de6:	40ca      	lsrs	r2, r1
 8000de8:	40cc      	lsrs	r4, r1
 8000dea:	4317      	orrs	r7, r2
 8000dec:	e9c6 7400 	strd	r7, r4, [r6]
 8000df0:	4618      	mov	r0, r3
 8000df2:	2100      	movs	r1, #0
 8000df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df8:	f1c3 0120 	rsb	r1, r3, #32
 8000dfc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e00:	fa20 f201 	lsr.w	r2, r0, r1
 8000e04:	fa25 f101 	lsr.w	r1, r5, r1
 8000e08:	409d      	lsls	r5, r3
 8000e0a:	432a      	orrs	r2, r5
 8000e0c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e18:	fb07 1510 	mls	r5, r7, r0, r1
 8000e1c:	0c11      	lsrs	r1, r2, #16
 8000e1e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e22:	fb00 f50e 	mul.w	r5, r0, lr
 8000e26:	428d      	cmp	r5, r1
 8000e28:	fa04 f403 	lsl.w	r4, r4, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x258>
 8000e2e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e32:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e36:	d22f      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e38:	428d      	cmp	r5, r1
 8000e3a:	d92d      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e3c:	3802      	subs	r0, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1b49      	subs	r1, r1, r5
 8000e42:	b292      	uxth	r2, r2
 8000e44:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e48:	fb07 1115 	mls	r1, r7, r5, r1
 8000e4c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e50:	fb05 f10e 	mul.w	r1, r5, lr
 8000e54:	4291      	cmp	r1, r2
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x282>
 8000e58:	eb1c 0202 	adds.w	r2, ip, r2
 8000e5c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e60:	d216      	bcs.n	8000e90 <__udivmoddi4+0x2a8>
 8000e62:	4291      	cmp	r1, r2
 8000e64:	d914      	bls.n	8000e90 <__udivmoddi4+0x2a8>
 8000e66:	3d02      	subs	r5, #2
 8000e68:	4462      	add	r2, ip
 8000e6a:	1a52      	subs	r2, r2, r1
 8000e6c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e70:	e738      	b.n	8000ce4 <__udivmoddi4+0xfc>
 8000e72:	4631      	mov	r1, r6
 8000e74:	4630      	mov	r0, r6
 8000e76:	e708      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000e78:	4639      	mov	r1, r7
 8000e7a:	e6e6      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e7c:	4610      	mov	r0, r2
 8000e7e:	e6fb      	b.n	8000c78 <__udivmoddi4+0x90>
 8000e80:	4548      	cmp	r0, r9
 8000e82:	d2a9      	bcs.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e84:	ebb9 0802 	subs.w	r8, r9, r2
 8000e88:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e8c:	3b01      	subs	r3, #1
 8000e8e:	e7a3      	b.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e90:	4645      	mov	r5, r8
 8000e92:	e7ea      	b.n	8000e6a <__udivmoddi4+0x282>
 8000e94:	462b      	mov	r3, r5
 8000e96:	e794      	b.n	8000dc2 <__udivmoddi4+0x1da>
 8000e98:	4640      	mov	r0, r8
 8000e9a:	e7d1      	b.n	8000e40 <__udivmoddi4+0x258>
 8000e9c:	46d0      	mov	r8, sl
 8000e9e:	e77b      	b.n	8000d98 <__udivmoddi4+0x1b0>
 8000ea0:	3d02      	subs	r5, #2
 8000ea2:	4462      	add	r2, ip
 8000ea4:	e732      	b.n	8000d0c <__udivmoddi4+0x124>
 8000ea6:	4608      	mov	r0, r1
 8000ea8:	e70a      	b.n	8000cc0 <__udivmoddi4+0xd8>
 8000eaa:	4464      	add	r4, ip
 8000eac:	3802      	subs	r0, #2
 8000eae:	e742      	b.n	8000d36 <__udivmoddi4+0x14e>

08000eb0 <__aeabi_idiv0>:
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop

08000eb4 <i2c_init>:
#define I2C_ADDR 0x4E	//0x27 << 1

I2C_HandleTypeDef *hi2c = NULL;

int i2c_init(I2C_HandleTypeDef *p)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
	hi2c = p;
 8000ebc:	4a04      	ldr	r2, [pc, #16]	; (8000ed0 <i2c_init+0x1c>)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	6013      	str	r3, [r2, #0]
}
 8000ec2:	bf00      	nop
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	370c      	adds	r7, #12
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr
 8000ed0:	200001f0 	.word	0x200001f0

08000ed4 <i2c_scan>:

int i2c_scan()
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
	if(hi2c == NULL) return;
 8000eda:	4b17      	ldr	r3, [pc, #92]	; (8000f38 <i2c_scan+0x64>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d024      	beq.n	8000f2c <i2c_scan+0x58>
	for(int addr=0;addr<128;addr++)
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	607b      	str	r3, [r7, #4]
 8000ee6:	e01d      	b.n	8000f24 <i2c_scan+0x50>
	{
		if(HAL_I2C_IsDeviceReady(hi2c, addr, 1, 10) == HAL_OK)
 8000ee8:	4b13      	ldr	r3, [pc, #76]	; (8000f38 <i2c_scan+0x64>)
 8000eea:	6818      	ldr	r0, [r3, #0]
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	b299      	uxth	r1, r3
 8000ef0:	230a      	movs	r3, #10
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	f002 fb70 	bl	80035d8 <HAL_I2C_IsDeviceReady>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d104      	bne.n	8000f08 <i2c_scan+0x34>
		{
			printf("  %02x ", addr);
 8000efe:	6879      	ldr	r1, [r7, #4]
 8000f00:	480e      	ldr	r0, [pc, #56]	; (8000f3c <i2c_scan+0x68>)
 8000f02:	f004 ffc5 	bl	8005e90 <iprintf>
 8000f06:	e002      	b.n	8000f0e <i2c_scan+0x3a>
		}
		else
		{
			printf("  .  ");
 8000f08:	480d      	ldr	r0, [pc, #52]	; (8000f40 <i2c_scan+0x6c>)
 8000f0a:	f004 ffc1 	bl	8005e90 <iprintf>
		}
		if((addr % 16) == 0) printf("\r\n");
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	f003 030f 	and.w	r3, r3, #15
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d102      	bne.n	8000f1e <i2c_scan+0x4a>
 8000f18:	480a      	ldr	r0, [pc, #40]	; (8000f44 <i2c_scan+0x70>)
 8000f1a:	f005 f81f 	bl	8005f5c <puts>
	for(int addr=0;addr<128;addr++)
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	3301      	adds	r3, #1
 8000f22:	607b      	str	r3, [r7, #4]
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2b7f      	cmp	r3, #127	; 0x7f
 8000f28:	ddde      	ble.n	8000ee8 <i2c_scan+0x14>
 8000f2a:	e000      	b.n	8000f2e <i2c_scan+0x5a>
	if(hi2c == NULL) return;
 8000f2c:	bf00      	nop
	}
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	200001f0 	.word	0x200001f0
 8000f3c:	08008240 	.word	0x08008240
 8000f40:	08008248 	.word	0x08008248
 8000f44:	08008250 	.word	0x08008250

08000f48 <lcd_command>:


void lcd_command(char cmd)	// cmd_bit : abcd efgh
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b086      	sub	sp, #24
 8000f4c:	af02      	add	r7, sp, #8
 8000f4e:	4603      	mov	r3, r0
 8000f50:	71fb      	strb	r3, [r7, #7]
	char n1, n2, n3, n4, dd[4];
	n1 = cmd & 0xf0;	// n1 : abcd 0000 , upper nibble, up 4bits remain, low 4bits go away
 8000f52:	79fb      	ldrb	r3, [r7, #7]
 8000f54:	f023 030f 	bic.w	r3, r3, #15
 8000f58:	73fb      	strb	r3, [r7, #15]
	n2 = (cmd & 0x0f) << 4;	// n2 : efgh 0000 , lower nibble, low 4bits remain,   (cmd << 4) is also same
 8000f5a:	79fb      	ldrb	r3, [r7, #7]
 8000f5c:	011b      	lsls	r3, r3, #4
 8000f5e:	73bb      	strb	r3, [r7, #14]
	n3 = (1<<3)|(1<<2)|0|0; //RW|EN_1|NC|RS; 0x0c
 8000f60:	230c      	movs	r3, #12
 8000f62:	737b      	strb	r3, [r7, #13]
	n4 = (1<<3)|  0   |0|0; //RW|EN_0|NC|RS; 0x08
 8000f64:	2308      	movs	r3, #8
 8000f66:	733b      	strb	r3, [r7, #12]
	dd[0] = n1 | n3;
 8000f68:	7bfa      	ldrb	r2, [r7, #15]
 8000f6a:	7b7b      	ldrb	r3, [r7, #13]
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	b2db      	uxtb	r3, r3
 8000f70:	723b      	strb	r3, [r7, #8]
	dd[1] = n1 | n4;
 8000f72:	7bfa      	ldrb	r2, [r7, #15]
 8000f74:	7b3b      	ldrb	r3, [r7, #12]
 8000f76:	4313      	orrs	r3, r2
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	727b      	strb	r3, [r7, #9]
	dd[2] = n2 | n3;
 8000f7c:	7bba      	ldrb	r2, [r7, #14]
 8000f7e:	7b7b      	ldrb	r3, [r7, #13]
 8000f80:	4313      	orrs	r3, r2
 8000f82:	b2db      	uxtb	r3, r3
 8000f84:	72bb      	strb	r3, [r7, #10]
	dd[3] = n2 | n4;
 8000f86:	7bba      	ldrb	r2, [r7, #14]
 8000f88:	7b3b      	ldrb	r3, [r7, #12]
 8000f8a:	4313      	orrs	r3, r2
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(hi2c, I2C_ADDR, dd, 4, 10);
 8000f90:	4b06      	ldr	r3, [pc, #24]	; (8000fac <lcd_command+0x64>)
 8000f92:	6818      	ldr	r0, [r3, #0]
 8000f94:	f107 0208 	add.w	r2, r7, #8
 8000f98:	230a      	movs	r3, #10
 8000f9a:	9300      	str	r3, [sp, #0]
 8000f9c:	2304      	movs	r3, #4
 8000f9e:	214e      	movs	r1, #78	; 0x4e
 8000fa0:	f002 fa1c 	bl	80033dc <HAL_I2C_Master_Transmit>
}
 8000fa4:	bf00      	nop
 8000fa6:	3710      	adds	r7, #16
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	200001f0 	.word	0x200001f0

08000fb0 <lcd_data>:
void lcd_data(char ch)  //control signal, read,write / enable / 1(high) / resistor select  : 4bits
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b086      	sub	sp, #24
 8000fb4:	af02      	add	r7, sp, #8
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	71fb      	strb	r3, [r7, #7]
	char n1, n2, n3, n4, dd[4];
	n1 = ch & 0xf0;	// n1 : abcd 0000 , upper nibble, up 4bits remain, low 4bits go away
 8000fba:	79fb      	ldrb	r3, [r7, #7]
 8000fbc:	f023 030f 	bic.w	r3, r3, #15
 8000fc0:	73fb      	strb	r3, [r7, #15]
	n2 = (ch & 0x0f) << 4;	// n2 : efgh 0000 , lower nibble, low 4bits remain,   (cmd << 4) is also same
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	011b      	lsls	r3, r3, #4
 8000fc6:	73bb      	strb	r3, [r7, #14]
	n3 = (1<<3)|(1<<2)|0|(1<<0); //RW|EN_1|NC|RS; 0x0c
 8000fc8:	230d      	movs	r3, #13
 8000fca:	737b      	strb	r3, [r7, #13]
	n4 = (1<<3)|  0   |0|(1<<0); //RW|EN_0|NC|RS; 0x08
 8000fcc:	2309      	movs	r3, #9
 8000fce:	733b      	strb	r3, [r7, #12]
	dd[0] = n1 | n3;
 8000fd0:	7bfa      	ldrb	r2, [r7, #15]
 8000fd2:	7b7b      	ldrb	r3, [r7, #13]
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	723b      	strb	r3, [r7, #8]
	dd[1] = n1 | n4;
 8000fda:	7bfa      	ldrb	r2, [r7, #15]
 8000fdc:	7b3b      	ldrb	r3, [r7, #12]
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	727b      	strb	r3, [r7, #9]
	dd[2] = n2 | n3;
 8000fe4:	7bba      	ldrb	r2, [r7, #14]
 8000fe6:	7b7b      	ldrb	r3, [r7, #13]
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	72bb      	strb	r3, [r7, #10]
	dd[3] = n2 | n4;
 8000fee:	7bba      	ldrb	r2, [r7, #14]
 8000ff0:	7b3b      	ldrb	r3, [r7, #12]
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(hi2c, I2C_ADDR, dd, 4, 10);
 8000ff8:	4b06      	ldr	r3, [pc, #24]	; (8001014 <lcd_data+0x64>)
 8000ffa:	6818      	ldr	r0, [r3, #0]
 8000ffc:	f107 0208 	add.w	r2, r7, #8
 8001000:	230a      	movs	r3, #10
 8001002:	9300      	str	r3, [sp, #0]
 8001004:	2304      	movs	r3, #4
 8001006:	214e      	movs	r1, #78	; 0x4e
 8001008:	f002 f9e8 	bl	80033dc <HAL_I2C_Master_Transmit>

}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	200001f0 	.word	0x200001f0

08001018 <lcd_init>:
void lcd_init()
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	lcd_command(0x01); // screen clear
 800101c:	2001      	movs	r0, #1
 800101e:	f7ff ff93 	bl	8000f48 <lcd_command>
	lcd_command(0x02); // cursor home
 8001022:	2002      	movs	r0, #2
 8001024:	f7ff ff90 	bl	8000f48 <lcd_command>
	lcd_command(0x06);
 8001028:	2006      	movs	r0, #6
 800102a:	f7ff ff8d 	bl	8000f48 <lcd_command>
	lcd_command(0x0f);
 800102e:	200f      	movs	r0, #15
 8001030:	f7ff ff8a 	bl	8000f48 <lcd_command>
	HAL_Delay(10);
 8001034:	200a      	movs	r0, #10
 8001036:	f000 fe2f 	bl	8001c98 <HAL_Delay>
}
 800103a:	bf00      	nop
 800103c:	bd80      	pop	{r7, pc}

0800103e <lcd_print>:

void lcd_print(char *str)
{
 800103e:	b580      	push	{r7, lr}
 8001040:	b082      	sub	sp, #8
 8001042:	af00      	add	r7, sp, #0
 8001044:	6078      	str	r0, [r7, #4]
	while(*str) lcd_data(*str++);
 8001046:	e006      	b.n	8001056 <lcd_print+0x18>
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	1c5a      	adds	r2, r3, #1
 800104c:	607a      	str	r2, [r7, #4]
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	4618      	mov	r0, r3
 8001052:	f7ff ffad 	bl	8000fb0 <lcd_data>
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d1f4      	bne.n	8001048 <lcd_print+0xa>
}
 800105e:	bf00      	nop
 8001060:	bf00      	nop
 8001062:	3708      	adds	r7, #8
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}

08001068 <lcd_printEx>:

void lcd_printEx(char *str, int ln)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
 8001070:	6039      	str	r1, [r7, #0]
	if(ln == 0) lcd_command (0x80);		//1000 0000
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d102      	bne.n	800107e <lcd_printEx+0x16>
 8001078:	2080      	movs	r0, #128	; 0x80
 800107a:	f7ff ff65 	bl	8000f48 <lcd_command>
	if(ln == 1) lcd_command (0xc0);		//1100 0000
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	2b01      	cmp	r3, #1
 8001082:	d102      	bne.n	800108a <lcd_printEx+0x22>
 8001084:	20c0      	movs	r0, #192	; 0xc0
 8001086:	f7ff ff5f 	bl	8000f48 <lcd_command>
	lcd_print(str);
 800108a:	6878      	ldr	r0, [r7, #4]
 800108c:	f7ff ffd7 	bl	800103e <lcd_print>
}
 8001090:	bf00      	nop
 8001092:	3708      	adds	r7, #8
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}

08001098 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b088      	sub	sp, #32
 800109c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800109e:	f000 fd89 	bl	8001bb4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010a2:	f000 f877 	bl	8001194 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010a6:	f000 fa09 	bl	80014bc <MX_GPIO_Init>
  MX_DMA_Init();
 80010aa:	f000 f9e7 	bl	800147c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80010ae:	f000 f9bb 	bl	8001428 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80010b2:	f000 f8d9 	bl	8001268 <MX_ADC1_Init>
  MX_I2C2_Init();
 80010b6:	f000 f93b 	bl	8001330 <MX_I2C2_Init>
  MX_TIM3_Init();
 80010ba:	f000 f967 	bl	800138c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  ProgramStart("LCD1602 - Mission");
 80010be:	482b      	ldr	r0, [pc, #172]	; (800116c <main+0xd4>)
 80010c0:	f000 faa0 	bl	8001604 <ProgramStart>


  i2c_init(&hi2c2);
 80010c4:	482a      	ldr	r0, [pc, #168]	; (8001170 <main+0xd8>)
 80010c6:	f7ff fef5 	bl	8000eb4 <i2c_init>
  i2c_scan();
 80010ca:	f7ff ff03 	bl	8000ed4 <i2c_scan>

  lcd_init(); HAL_Delay(100);
 80010ce:	f7ff ffa3 	bl	8001018 <lcd_init>
 80010d2:	2064      	movs	r0, #100	; 0x64
 80010d4:	f000 fde0 	bl	8001c98 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		HAL_ADC_Start_DMA(&hadc1, val, 2);
 80010d8:	2202      	movs	r2, #2
 80010da:	4926      	ldr	r1, [pc, #152]	; (8001174 <main+0xdc>)
 80010dc:	4826      	ldr	r0, [pc, #152]	; (8001178 <main+0xe0>)
 80010de:	f000 fe43 	bl	8001d68 <HAL_ADC_Start_DMA>
		HAL_TIM_Base_Start(&htim3);
 80010e2:	4826      	ldr	r0, [pc, #152]	; (800117c <main+0xe4>)
 80010e4:	f003 faea 	bl	80046bc <HAL_TIM_Base_Start>

		double tm = (240.0/4096.0) * val[0]- 40.0;	//float caaculating should take a point (.)
 80010e8:	4b22      	ldr	r3, [pc, #136]	; (8001174 <main+0xdc>)
 80010ea:	881b      	ldrh	r3, [r3, #0]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff fa21 	bl	8000534 <__aeabi_i2d>
 80010f2:	f04f 0200 	mov.w	r2, #0
 80010f6:	4b22      	ldr	r3, [pc, #136]	; (8001180 <main+0xe8>)
 80010f8:	f7ff fa86 	bl	8000608 <__aeabi_dmul>
 80010fc:	4602      	mov	r2, r0
 80010fe:	460b      	mov	r3, r1
 8001100:	4610      	mov	r0, r2
 8001102:	4619      	mov	r1, r3
 8001104:	f04f 0200 	mov.w	r2, #0
 8001108:	4b1e      	ldr	r3, [pc, #120]	; (8001184 <main+0xec>)
 800110a:	f7ff f8c5 	bl	8000298 <__aeabi_dsub>
 800110e:	4602      	mov	r2, r0
 8001110:	460b      	mov	r3, r1
 8001112:	e9c7 2306 	strd	r2, r3, [r7, #24]
		double hm = (100.0/4096.0) * val[1];
 8001116:	4b17      	ldr	r3, [pc, #92]	; (8001174 <main+0xdc>)
 8001118:	885b      	ldrh	r3, [r3, #2]
 800111a:	4618      	mov	r0, r3
 800111c:	f7ff fa0a 	bl	8000534 <__aeabi_i2d>
 8001120:	f04f 0200 	mov.w	r2, #0
 8001124:	4b18      	ldr	r3, [pc, #96]	; (8001188 <main+0xf0>)
 8001126:	f7ff fa6f 	bl	8000608 <__aeabi_dmul>
 800112a:	4602      	mov	r2, r0
 800112c:	460b      	mov	r3, r1
 800112e:	e9c7 2304 	strd	r2, r3, [r7, #16]
	  sprintf( buffer, "Temp : %-6.1f", tm);  //buffer : word save space
 8001132:	4638      	mov	r0, r7
 8001134:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001138:	4914      	ldr	r1, [pc, #80]	; (800118c <main+0xf4>)
 800113a:	f004 ff17 	bl	8005f6c <siprintf>
	  lcd_printEx(buffer, 0);
 800113e:	463b      	mov	r3, r7
 8001140:	2100      	movs	r1, #0
 8001142:	4618      	mov	r0, r3
 8001144:	f7ff ff90 	bl	8001068 <lcd_printEx>
	  HAL_Delay(150);
 8001148:	2096      	movs	r0, #150	; 0x96
 800114a:	f000 fda5 	bl	8001c98 <HAL_Delay>
	  sprintf( buffer, "Humi : %-4.1f", hm);  //4.1 : 1 in 4 is decimal
 800114e:	4638      	mov	r0, r7
 8001150:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001154:	490e      	ldr	r1, [pc, #56]	; (8001190 <main+0xf8>)
 8001156:	f004 ff09 	bl	8005f6c <siprintf>
	  lcd_printEx(buffer, 1);
 800115a:	463b      	mov	r3, r7
 800115c:	2101      	movs	r1, #1
 800115e:	4618      	mov	r0, r3
 8001160:	f7ff ff82 	bl	8001068 <lcd_printEx>
	  HAL_Delay(150);
 8001164:	2096      	movs	r0, #150	; 0x96
 8001166:	f000 fd97 	bl	8001c98 <HAL_Delay>
  {
 800116a:	e7b5      	b.n	80010d8 <main+0x40>
 800116c:	08008254 	.word	0x08008254
 8001170:	2000029c 	.word	0x2000029c
 8001174:	20000380 	.word	0x20000380
 8001178:	200001f4 	.word	0x200001f4
 800117c:	200002f0 	.word	0x200002f0
 8001180:	3fae0000 	.word	0x3fae0000
 8001184:	40440000 	.word	0x40440000
 8001188:	3f990000 	.word	0x3f990000
 800118c:	08008268 	.word	0x08008268
 8001190:	08008278 	.word	0x08008278

08001194 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b094      	sub	sp, #80	; 0x50
 8001198:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800119a:	f107 0320 	add.w	r3, r7, #32
 800119e:	2230      	movs	r2, #48	; 0x30
 80011a0:	2100      	movs	r1, #0
 80011a2:	4618      	mov	r0, r3
 80011a4:	f004 ffda 	bl	800615c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011a8:	f107 030c 	add.w	r3, r7, #12
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	605a      	str	r2, [r3, #4]
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	60da      	str	r2, [r3, #12]
 80011b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011b8:	2300      	movs	r3, #0
 80011ba:	60bb      	str	r3, [r7, #8]
 80011bc:	4b28      	ldr	r3, [pc, #160]	; (8001260 <SystemClock_Config+0xcc>)
 80011be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c0:	4a27      	ldr	r2, [pc, #156]	; (8001260 <SystemClock_Config+0xcc>)
 80011c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011c6:	6413      	str	r3, [r2, #64]	; 0x40
 80011c8:	4b25      	ldr	r3, [pc, #148]	; (8001260 <SystemClock_Config+0xcc>)
 80011ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011d0:	60bb      	str	r3, [r7, #8]
 80011d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011d4:	2300      	movs	r3, #0
 80011d6:	607b      	str	r3, [r7, #4]
 80011d8:	4b22      	ldr	r3, [pc, #136]	; (8001264 <SystemClock_Config+0xd0>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a21      	ldr	r2, [pc, #132]	; (8001264 <SystemClock_Config+0xd0>)
 80011de:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80011e2:	6013      	str	r3, [r2, #0]
 80011e4:	4b1f      	ldr	r3, [pc, #124]	; (8001264 <SystemClock_Config+0xd0>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011ec:	607b      	str	r3, [r7, #4]
 80011ee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011f0:	2302      	movs	r3, #2
 80011f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011f4:	2301      	movs	r3, #1
 80011f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011f8:	2310      	movs	r3, #16
 80011fa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011fc:	2302      	movs	r3, #2
 80011fe:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001200:	2300      	movs	r3, #0
 8001202:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001204:	2310      	movs	r3, #16
 8001206:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001208:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800120c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800120e:	2304      	movs	r3, #4
 8001210:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001212:	2304      	movs	r3, #4
 8001214:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001216:	f107 0320 	add.w	r3, r7, #32
 800121a:	4618      	mov	r0, r3
 800121c:	f002 fd66 	bl	8003cec <HAL_RCC_OscConfig>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001226:	f000 f9c5 	bl	80015b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800122a:	230f      	movs	r3, #15
 800122c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800122e:	2302      	movs	r3, #2
 8001230:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001232:	2300      	movs	r3, #0
 8001234:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001236:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800123a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800123c:	2300      	movs	r3, #0
 800123e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001240:	f107 030c 	add.w	r3, r7, #12
 8001244:	2102      	movs	r1, #2
 8001246:	4618      	mov	r0, r3
 8001248:	f002 ffc8 	bl	80041dc <HAL_RCC_ClockConfig>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001252:	f000 f9af 	bl	80015b4 <Error_Handler>
  }
}
 8001256:	bf00      	nop
 8001258:	3750      	adds	r7, #80	; 0x50
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	40023800 	.word	0x40023800
 8001264:	40007000 	.word	0x40007000

08001268 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b084      	sub	sp, #16
 800126c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800126e:	463b      	mov	r3, r7
 8001270:	2200      	movs	r2, #0
 8001272:	601a      	str	r2, [r3, #0]
 8001274:	605a      	str	r2, [r3, #4]
 8001276:	609a      	str	r2, [r3, #8]
 8001278:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800127a:	4b2b      	ldr	r3, [pc, #172]	; (8001328 <MX_ADC1_Init+0xc0>)
 800127c:	4a2b      	ldr	r2, [pc, #172]	; (800132c <MX_ADC1_Init+0xc4>)
 800127e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001280:	4b29      	ldr	r3, [pc, #164]	; (8001328 <MX_ADC1_Init+0xc0>)
 8001282:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001286:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001288:	4b27      	ldr	r3, [pc, #156]	; (8001328 <MX_ADC1_Init+0xc0>)
 800128a:	2200      	movs	r2, #0
 800128c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800128e:	4b26      	ldr	r3, [pc, #152]	; (8001328 <MX_ADC1_Init+0xc0>)
 8001290:	2201      	movs	r2, #1
 8001292:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001294:	4b24      	ldr	r3, [pc, #144]	; (8001328 <MX_ADC1_Init+0xc0>)
 8001296:	2200      	movs	r2, #0
 8001298:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 800129a:	4b23      	ldr	r3, [pc, #140]	; (8001328 <MX_ADC1_Init+0xc0>)
 800129c:	2201      	movs	r2, #1
 800129e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 80012a2:	4b21      	ldr	r3, [pc, #132]	; (8001328 <MX_ADC1_Init+0xc0>)
 80012a4:	2201      	movs	r2, #1
 80012a6:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80012a8:	4b1f      	ldr	r3, [pc, #124]	; (8001328 <MX_ADC1_Init+0xc0>)
 80012aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80012ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 80012b0:	4b1d      	ldr	r3, [pc, #116]	; (8001328 <MX_ADC1_Init+0xc0>)
 80012b2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80012b6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012b8:	4b1b      	ldr	r3, [pc, #108]	; (8001328 <MX_ADC1_Init+0xc0>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80012be:	4b1a      	ldr	r3, [pc, #104]	; (8001328 <MX_ADC1_Init+0xc0>)
 80012c0:	2202      	movs	r2, #2
 80012c2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012c4:	4b18      	ldr	r3, [pc, #96]	; (8001328 <MX_ADC1_Init+0xc0>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012cc:	4b16      	ldr	r3, [pc, #88]	; (8001328 <MX_ADC1_Init+0xc0>)
 80012ce:	2201      	movs	r2, #1
 80012d0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012d2:	4815      	ldr	r0, [pc, #84]	; (8001328 <MX_ADC1_Init+0xc0>)
 80012d4:	f000 fd04 	bl	8001ce0 <HAL_ADC_Init>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <MX_ADC1_Init+0x7a>
  {
    Error_Handler();
 80012de:	f000 f969 	bl	80015b4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80012e2:	2301      	movs	r3, #1
 80012e4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80012e6:	2301      	movs	r3, #1
 80012e8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80012ea:	2300      	movs	r3, #0
 80012ec:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012ee:	463b      	mov	r3, r7
 80012f0:	4619      	mov	r1, r3
 80012f2:	480d      	ldr	r0, [pc, #52]	; (8001328 <MX_ADC1_Init+0xc0>)
 80012f4:	f000 fe46 	bl	8001f84 <HAL_ADC_ConfigChannel>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 80012fe:	f000 f959 	bl	80015b4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001302:	2300      	movs	r3, #0
 8001304:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001306:	2302      	movs	r3, #2
 8001308:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800130a:	463b      	mov	r3, r7
 800130c:	4619      	mov	r1, r3
 800130e:	4806      	ldr	r0, [pc, #24]	; (8001328 <MX_ADC1_Init+0xc0>)
 8001310:	f000 fe38 	bl	8001f84 <HAL_ADC_ConfigChannel>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 800131a:	f000 f94b 	bl	80015b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800131e:	bf00      	nop
 8001320:	3710      	adds	r7, #16
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	200001f4 	.word	0x200001f4
 800132c:	40012000 	.word	0x40012000

08001330 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001334:	4b12      	ldr	r3, [pc, #72]	; (8001380 <MX_I2C2_Init+0x50>)
 8001336:	4a13      	ldr	r2, [pc, #76]	; (8001384 <MX_I2C2_Init+0x54>)
 8001338:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800133a:	4b11      	ldr	r3, [pc, #68]	; (8001380 <MX_I2C2_Init+0x50>)
 800133c:	4a12      	ldr	r2, [pc, #72]	; (8001388 <MX_I2C2_Init+0x58>)
 800133e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001340:	4b0f      	ldr	r3, [pc, #60]	; (8001380 <MX_I2C2_Init+0x50>)
 8001342:	2200      	movs	r2, #0
 8001344:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001346:	4b0e      	ldr	r3, [pc, #56]	; (8001380 <MX_I2C2_Init+0x50>)
 8001348:	2200      	movs	r2, #0
 800134a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800134c:	4b0c      	ldr	r3, [pc, #48]	; (8001380 <MX_I2C2_Init+0x50>)
 800134e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001352:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001354:	4b0a      	ldr	r3, [pc, #40]	; (8001380 <MX_I2C2_Init+0x50>)
 8001356:	2200      	movs	r2, #0
 8001358:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800135a:	4b09      	ldr	r3, [pc, #36]	; (8001380 <MX_I2C2_Init+0x50>)
 800135c:	2200      	movs	r2, #0
 800135e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001360:	4b07      	ldr	r3, [pc, #28]	; (8001380 <MX_I2C2_Init+0x50>)
 8001362:	2200      	movs	r2, #0
 8001364:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001366:	4b06      	ldr	r3, [pc, #24]	; (8001380 <MX_I2C2_Init+0x50>)
 8001368:	2200      	movs	r2, #0
 800136a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800136c:	4804      	ldr	r0, [pc, #16]	; (8001380 <MX_I2C2_Init+0x50>)
 800136e:	f001 fef1 	bl	8003154 <HAL_I2C_Init>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001378:	f000 f91c 	bl	80015b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800137c:	bf00      	nop
 800137e:	bd80      	pop	{r7, pc}
 8001380:	2000029c 	.word	0x2000029c
 8001384:	40005800 	.word	0x40005800
 8001388:	000186a0 	.word	0x000186a0

0800138c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b086      	sub	sp, #24
 8001390:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001392:	f107 0308 	add.w	r3, r7, #8
 8001396:	2200      	movs	r2, #0
 8001398:	601a      	str	r2, [r3, #0]
 800139a:	605a      	str	r2, [r3, #4]
 800139c:	609a      	str	r2, [r3, #8]
 800139e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013a0:	463b      	mov	r3, r7
 80013a2:	2200      	movs	r2, #0
 80013a4:	601a      	str	r2, [r3, #0]
 80013a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013a8:	4b1d      	ldr	r3, [pc, #116]	; (8001420 <MX_TIM3_Init+0x94>)
 80013aa:	4a1e      	ldr	r2, [pc, #120]	; (8001424 <MX_TIM3_Init+0x98>)
 80013ac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4200-1;
 80013ae:	4b1c      	ldr	r3, [pc, #112]	; (8001420 <MX_TIM3_Init+0x94>)
 80013b0:	f241 0267 	movw	r2, #4199	; 0x1067
 80013b4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013b6:	4b1a      	ldr	r3, [pc, #104]	; (8001420 <MX_TIM3_Init+0x94>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80013bc:	4b18      	ldr	r3, [pc, #96]	; (8001420 <MX_TIM3_Init+0x94>)
 80013be:	f240 32e7 	movw	r2, #999	; 0x3e7
 80013c2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013c4:	4b16      	ldr	r3, [pc, #88]	; (8001420 <MX_TIM3_Init+0x94>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013ca:	4b15      	ldr	r3, [pc, #84]	; (8001420 <MX_TIM3_Init+0x94>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80013d0:	4813      	ldr	r0, [pc, #76]	; (8001420 <MX_TIM3_Init+0x94>)
 80013d2:	f003 f923 	bl	800461c <HAL_TIM_Base_Init>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80013dc:	f000 f8ea 	bl	80015b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013e4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80013e6:	f107 0308 	add.w	r3, r7, #8
 80013ea:	4619      	mov	r1, r3
 80013ec:	480c      	ldr	r0, [pc, #48]	; (8001420 <MX_TIM3_Init+0x94>)
 80013ee:	f003 f9bf 	bl	8004770 <HAL_TIM_ConfigClockSource>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80013f8:	f000 f8dc 	bl	80015b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80013fc:	2320      	movs	r3, #32
 80013fe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001400:	2300      	movs	r3, #0
 8001402:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001404:	463b      	mov	r3, r7
 8001406:	4619      	mov	r1, r3
 8001408:	4805      	ldr	r0, [pc, #20]	; (8001420 <MX_TIM3_Init+0x94>)
 800140a:	f003 fb9f 	bl	8004b4c <HAL_TIMEx_MasterConfigSynchronization>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001414:	f000 f8ce 	bl	80015b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001418:	bf00      	nop
 800141a:	3718      	adds	r7, #24
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	200002f0 	.word	0x200002f0
 8001424:	40000400 	.word	0x40000400

08001428 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800142c:	4b11      	ldr	r3, [pc, #68]	; (8001474 <MX_USART2_UART_Init+0x4c>)
 800142e:	4a12      	ldr	r2, [pc, #72]	; (8001478 <MX_USART2_UART_Init+0x50>)
 8001430:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001432:	4b10      	ldr	r3, [pc, #64]	; (8001474 <MX_USART2_UART_Init+0x4c>)
 8001434:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001438:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800143a:	4b0e      	ldr	r3, [pc, #56]	; (8001474 <MX_USART2_UART_Init+0x4c>)
 800143c:	2200      	movs	r2, #0
 800143e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001440:	4b0c      	ldr	r3, [pc, #48]	; (8001474 <MX_USART2_UART_Init+0x4c>)
 8001442:	2200      	movs	r2, #0
 8001444:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001446:	4b0b      	ldr	r3, [pc, #44]	; (8001474 <MX_USART2_UART_Init+0x4c>)
 8001448:	2200      	movs	r2, #0
 800144a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800144c:	4b09      	ldr	r3, [pc, #36]	; (8001474 <MX_USART2_UART_Init+0x4c>)
 800144e:	220c      	movs	r2, #12
 8001450:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001452:	4b08      	ldr	r3, [pc, #32]	; (8001474 <MX_USART2_UART_Init+0x4c>)
 8001454:	2200      	movs	r2, #0
 8001456:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001458:	4b06      	ldr	r3, [pc, #24]	; (8001474 <MX_USART2_UART_Init+0x4c>)
 800145a:	2200      	movs	r2, #0
 800145c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800145e:	4805      	ldr	r0, [pc, #20]	; (8001474 <MX_USART2_UART_Init+0x4c>)
 8001460:	f003 fbe2 	bl	8004c28 <HAL_UART_Init>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800146a:	f000 f8a3 	bl	80015b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800146e:	bf00      	nop
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	20000338 	.word	0x20000338
 8001478:	40004400 	.word	0x40004400

0800147c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001482:	2300      	movs	r3, #0
 8001484:	607b      	str	r3, [r7, #4]
 8001486:	4b0c      	ldr	r3, [pc, #48]	; (80014b8 <MX_DMA_Init+0x3c>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148a:	4a0b      	ldr	r2, [pc, #44]	; (80014b8 <MX_DMA_Init+0x3c>)
 800148c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001490:	6313      	str	r3, [r2, #48]	; 0x30
 8001492:	4b09      	ldr	r3, [pc, #36]	; (80014b8 <MX_DMA_Init+0x3c>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001496:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800149a:	607b      	str	r3, [r7, #4]
 800149c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800149e:	2200      	movs	r2, #0
 80014a0:	2100      	movs	r1, #0
 80014a2:	2038      	movs	r0, #56	; 0x38
 80014a4:	f001 f8f9 	bl	800269a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80014a8:	2038      	movs	r0, #56	; 0x38
 80014aa:	f001 f912 	bl	80026d2 <HAL_NVIC_EnableIRQ>

}
 80014ae:	bf00      	nop
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	40023800 	.word	0x40023800

080014bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b08a      	sub	sp, #40	; 0x28
 80014c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c2:	f107 0314 	add.w	r3, r7, #20
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	605a      	str	r2, [r3, #4]
 80014cc:	609a      	str	r2, [r3, #8]
 80014ce:	60da      	str	r2, [r3, #12]
 80014d0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014d2:	2300      	movs	r3, #0
 80014d4:	613b      	str	r3, [r7, #16]
 80014d6:	4b34      	ldr	r3, [pc, #208]	; (80015a8 <MX_GPIO_Init+0xec>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014da:	4a33      	ldr	r2, [pc, #204]	; (80015a8 <MX_GPIO_Init+0xec>)
 80014dc:	f043 0304 	orr.w	r3, r3, #4
 80014e0:	6313      	str	r3, [r2, #48]	; 0x30
 80014e2:	4b31      	ldr	r3, [pc, #196]	; (80015a8 <MX_GPIO_Init+0xec>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e6:	f003 0304 	and.w	r3, r3, #4
 80014ea:	613b      	str	r3, [r7, #16]
 80014ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014ee:	2300      	movs	r3, #0
 80014f0:	60fb      	str	r3, [r7, #12]
 80014f2:	4b2d      	ldr	r3, [pc, #180]	; (80015a8 <MX_GPIO_Init+0xec>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f6:	4a2c      	ldr	r2, [pc, #176]	; (80015a8 <MX_GPIO_Init+0xec>)
 80014f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014fc:	6313      	str	r3, [r2, #48]	; 0x30
 80014fe:	4b2a      	ldr	r3, [pc, #168]	; (80015a8 <MX_GPIO_Init+0xec>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001502:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001506:	60fb      	str	r3, [r7, #12]
 8001508:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800150a:	2300      	movs	r3, #0
 800150c:	60bb      	str	r3, [r7, #8]
 800150e:	4b26      	ldr	r3, [pc, #152]	; (80015a8 <MX_GPIO_Init+0xec>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001512:	4a25      	ldr	r2, [pc, #148]	; (80015a8 <MX_GPIO_Init+0xec>)
 8001514:	f043 0301 	orr.w	r3, r3, #1
 8001518:	6313      	str	r3, [r2, #48]	; 0x30
 800151a:	4b23      	ldr	r3, [pc, #140]	; (80015a8 <MX_GPIO_Init+0xec>)
 800151c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151e:	f003 0301 	and.w	r3, r3, #1
 8001522:	60bb      	str	r3, [r7, #8]
 8001524:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001526:	2300      	movs	r3, #0
 8001528:	607b      	str	r3, [r7, #4]
 800152a:	4b1f      	ldr	r3, [pc, #124]	; (80015a8 <MX_GPIO_Init+0xec>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152e:	4a1e      	ldr	r2, [pc, #120]	; (80015a8 <MX_GPIO_Init+0xec>)
 8001530:	f043 0302 	orr.w	r3, r3, #2
 8001534:	6313      	str	r3, [r2, #48]	; 0x30
 8001536:	4b1c      	ldr	r3, [pc, #112]	; (80015a8 <MX_GPIO_Init+0xec>)
 8001538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153a:	f003 0302 	and.w	r3, r3, #2
 800153e:	607b      	str	r3, [r7, #4]
 8001540:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001542:	2200      	movs	r2, #0
 8001544:	2120      	movs	r1, #32
 8001546:	4819      	ldr	r0, [pc, #100]	; (80015ac <MX_GPIO_Init+0xf0>)
 8001548:	f001 fdea 	bl	8003120 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800154c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001550:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001552:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001556:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001558:	2300      	movs	r3, #0
 800155a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800155c:	f107 0314 	add.w	r3, r7, #20
 8001560:	4619      	mov	r1, r3
 8001562:	4813      	ldr	r0, [pc, #76]	; (80015b0 <MX_GPIO_Init+0xf4>)
 8001564:	f001 fc40 	bl	8002de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001568:	2320      	movs	r3, #32
 800156a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800156c:	2301      	movs	r3, #1
 800156e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001570:	2300      	movs	r3, #0
 8001572:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001574:	2300      	movs	r3, #0
 8001576:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001578:	f107 0314 	add.w	r3, r7, #20
 800157c:	4619      	mov	r1, r3
 800157e:	480b      	ldr	r0, [pc, #44]	; (80015ac <MX_GPIO_Init+0xf0>)
 8001580:	f001 fc32 	bl	8002de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : zaxis_Pin */
  GPIO_InitStruct.Pin = zaxis_Pin;
 8001584:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001588:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800158a:	2300      	movs	r3, #0
 800158c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800158e:	2301      	movs	r3, #1
 8001590:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(zaxis_GPIO_Port, &GPIO_InitStruct);
 8001592:	f107 0314 	add.w	r3, r7, #20
 8001596:	4619      	mov	r1, r3
 8001598:	4804      	ldr	r0, [pc, #16]	; (80015ac <MX_GPIO_Init+0xf0>)
 800159a:	f001 fc25 	bl	8002de8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800159e:	bf00      	nop
 80015a0:	3728      	adds	r7, #40	; 0x28
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	40023800 	.word	0x40023800
 80015ac:	40020000 	.word	0x40020000
 80015b0:	40020800 	.word	0x40020800

080015b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015b8:	b672      	cpsid	i
}
 80015ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015bc:	e7fe      	b.n	80015bc <Error_Handler+0x8>
	...

080015c0 <__io_putchar>:
extern UART_HandleTypeDef huart2;
//I2C_HandleTypeDef *hi2c = NULL;


int __io_putchar(int ch)  //4byte
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, &ch, 1, 10);
 80015c8:	1d39      	adds	r1, r7, #4
 80015ca:	230a      	movs	r3, #10
 80015cc:	2201      	movs	r2, #1
 80015ce:	4804      	ldr	r0, [pc, #16]	; (80015e0 <__io_putchar+0x20>)
 80015d0:	f003 fb7a 	bl	8004cc8 <HAL_UART_Transmit>
	return ch;
 80015d4:	687b      	ldr	r3, [r7, #4]
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	20000338 	.word	0x20000338

080015e4 <Standby>:

void Standby()
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
		while(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)); //wait until B1 == 0 (Press)
 80015e8:	bf00      	nop
 80015ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015ee:	4804      	ldr	r0, [pc, #16]	; (8001600 <Standby+0x1c>)
 80015f0:	f001 fd7e 	bl	80030f0 <HAL_GPIO_ReadPin>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d1f7      	bne.n	80015ea <Standby+0x6>
}
 80015fa:	bf00      	nop
 80015fc:	bf00      	nop
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	40020800 	.word	0x40020800

08001604 <ProgramStart>:

void ProgramStart (char* str)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]


	//printf("\033[2J\033[0;0H");
	cls();
 800160c:	f000 f816 	bl	800163c <cls>
	Cursor(0,0);
 8001610:	2100      	movs	r1, #0
 8001612:	2000      	movs	r0, #0
 8001614:	f000 f81c 	bl	8001650 <Cursor>
	printf("Program Name - %s\r\n", str);
 8001618:	6879      	ldr	r1, [r7, #4]
 800161a:	4806      	ldr	r0, [pc, #24]	; (8001634 <ProgramStart+0x30>)
 800161c:	f004 fc38 	bl	8005e90 <iprintf>
	printf("Press Blue-button(B1) to Start...\r\n");
 8001620:	4805      	ldr	r0, [pc, #20]	; (8001638 <ProgramStart+0x34>)
 8001622:	f004 fc9b 	bl	8005f5c <puts>
	Standby();
 8001626:	f7ff ffdd 	bl	80015e4 <Standby>
}
 800162a:	bf00      	nop
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	08008288 	.word	0x08008288
 8001638:	0800829c 	.word	0x0800829c

0800163c <cls>:

void cls()
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
	printf("\033[2J");
 8001640:	4802      	ldr	r0, [pc, #8]	; (800164c <cls+0x10>)
 8001642:	f004 fc25 	bl	8005e90 <iprintf>
}
 8001646:	bf00      	nop
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	080082c0 	.word	0x080082c0

08001650 <Cursor>:
void Cursor(int x, int y)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b088      	sub	sp, #32
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]
	char buf[20];
	sprintf(buf, "\033[%d;%dH", y, x);
 800165a:	f107 000c 	add.w	r0, r7, #12
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	683a      	ldr	r2, [r7, #0]
 8001662:	4906      	ldr	r1, [pc, #24]	; (800167c <Cursor+0x2c>)
 8001664:	f004 fc82 	bl	8005f6c <siprintf>
	puts(buf);
 8001668:	f107 030c 	add.w	r3, r7, #12
 800166c:	4618      	mov	r0, r3
 800166e:	f004 fc75 	bl	8005f5c <puts>
}
 8001672:	bf00      	nop
 8001674:	3720      	adds	r7, #32
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	080082c8 	.word	0x080082c8

08001680 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001686:	2300      	movs	r3, #0
 8001688:	607b      	str	r3, [r7, #4]
 800168a:	4b10      	ldr	r3, [pc, #64]	; (80016cc <HAL_MspInit+0x4c>)
 800168c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800168e:	4a0f      	ldr	r2, [pc, #60]	; (80016cc <HAL_MspInit+0x4c>)
 8001690:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001694:	6453      	str	r3, [r2, #68]	; 0x44
 8001696:	4b0d      	ldr	r3, [pc, #52]	; (80016cc <HAL_MspInit+0x4c>)
 8001698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800169a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800169e:	607b      	str	r3, [r7, #4]
 80016a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016a2:	2300      	movs	r3, #0
 80016a4:	603b      	str	r3, [r7, #0]
 80016a6:	4b09      	ldr	r3, [pc, #36]	; (80016cc <HAL_MspInit+0x4c>)
 80016a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016aa:	4a08      	ldr	r2, [pc, #32]	; (80016cc <HAL_MspInit+0x4c>)
 80016ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016b0:	6413      	str	r3, [r2, #64]	; 0x40
 80016b2:	4b06      	ldr	r3, [pc, #24]	; (80016cc <HAL_MspInit+0x4c>)
 80016b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ba:	603b      	str	r3, [r7, #0]
 80016bc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80016be:	2007      	movs	r0, #7
 80016c0:	f000 ffe0 	bl	8002684 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016c4:	bf00      	nop
 80016c6:	3708      	adds	r7, #8
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	40023800 	.word	0x40023800

080016d0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b08a      	sub	sp, #40	; 0x28
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d8:	f107 0314 	add.w	r3, r7, #20
 80016dc:	2200      	movs	r2, #0
 80016de:	601a      	str	r2, [r3, #0]
 80016e0:	605a      	str	r2, [r3, #4]
 80016e2:	609a      	str	r2, [r3, #8]
 80016e4:	60da      	str	r2, [r3, #12]
 80016e6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a2f      	ldr	r2, [pc, #188]	; (80017ac <HAL_ADC_MspInit+0xdc>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d157      	bne.n	80017a2 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80016f2:	2300      	movs	r3, #0
 80016f4:	613b      	str	r3, [r7, #16]
 80016f6:	4b2e      	ldr	r3, [pc, #184]	; (80017b0 <HAL_ADC_MspInit+0xe0>)
 80016f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016fa:	4a2d      	ldr	r2, [pc, #180]	; (80017b0 <HAL_ADC_MspInit+0xe0>)
 80016fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001700:	6453      	str	r3, [r2, #68]	; 0x44
 8001702:	4b2b      	ldr	r3, [pc, #172]	; (80017b0 <HAL_ADC_MspInit+0xe0>)
 8001704:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001706:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800170a:	613b      	str	r3, [r7, #16]
 800170c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800170e:	2300      	movs	r3, #0
 8001710:	60fb      	str	r3, [r7, #12]
 8001712:	4b27      	ldr	r3, [pc, #156]	; (80017b0 <HAL_ADC_MspInit+0xe0>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001716:	4a26      	ldr	r2, [pc, #152]	; (80017b0 <HAL_ADC_MspInit+0xe0>)
 8001718:	f043 0301 	orr.w	r3, r3, #1
 800171c:	6313      	str	r3, [r2, #48]	; 0x30
 800171e:	4b24      	ldr	r3, [pc, #144]	; (80017b0 <HAL_ADC_MspInit+0xe0>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001722:	f003 0301 	and.w	r3, r3, #1
 8001726:	60fb      	str	r3, [r7, #12]
 8001728:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800172a:	2303      	movs	r3, #3
 800172c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800172e:	2303      	movs	r3, #3
 8001730:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001732:	2300      	movs	r3, #0
 8001734:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001736:	f107 0314 	add.w	r3, r7, #20
 800173a:	4619      	mov	r1, r3
 800173c:	481d      	ldr	r0, [pc, #116]	; (80017b4 <HAL_ADC_MspInit+0xe4>)
 800173e:	f001 fb53 	bl	8002de8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001742:	4b1d      	ldr	r3, [pc, #116]	; (80017b8 <HAL_ADC_MspInit+0xe8>)
 8001744:	4a1d      	ldr	r2, [pc, #116]	; (80017bc <HAL_ADC_MspInit+0xec>)
 8001746:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001748:	4b1b      	ldr	r3, [pc, #108]	; (80017b8 <HAL_ADC_MspInit+0xe8>)
 800174a:	2200      	movs	r2, #0
 800174c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800174e:	4b1a      	ldr	r3, [pc, #104]	; (80017b8 <HAL_ADC_MspInit+0xe8>)
 8001750:	2200      	movs	r2, #0
 8001752:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001754:	4b18      	ldr	r3, [pc, #96]	; (80017b8 <HAL_ADC_MspInit+0xe8>)
 8001756:	2200      	movs	r2, #0
 8001758:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800175a:	4b17      	ldr	r3, [pc, #92]	; (80017b8 <HAL_ADC_MspInit+0xe8>)
 800175c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001760:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001762:	4b15      	ldr	r3, [pc, #84]	; (80017b8 <HAL_ADC_MspInit+0xe8>)
 8001764:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001768:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800176a:	4b13      	ldr	r3, [pc, #76]	; (80017b8 <HAL_ADC_MspInit+0xe8>)
 800176c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001770:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001772:	4b11      	ldr	r3, [pc, #68]	; (80017b8 <HAL_ADC_MspInit+0xe8>)
 8001774:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001778:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800177a:	4b0f      	ldr	r3, [pc, #60]	; (80017b8 <HAL_ADC_MspInit+0xe8>)
 800177c:	2200      	movs	r2, #0
 800177e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001780:	4b0d      	ldr	r3, [pc, #52]	; (80017b8 <HAL_ADC_MspInit+0xe8>)
 8001782:	2200      	movs	r2, #0
 8001784:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001786:	480c      	ldr	r0, [pc, #48]	; (80017b8 <HAL_ADC_MspInit+0xe8>)
 8001788:	f000 ffbe 	bl	8002708 <HAL_DMA_Init>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001792:	f7ff ff0f 	bl	80015b4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4a07      	ldr	r2, [pc, #28]	; (80017b8 <HAL_ADC_MspInit+0xe8>)
 800179a:	639a      	str	r2, [r3, #56]	; 0x38
 800179c:	4a06      	ldr	r2, [pc, #24]	; (80017b8 <HAL_ADC_MspInit+0xe8>)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80017a2:	bf00      	nop
 80017a4:	3728      	adds	r7, #40	; 0x28
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	40012000 	.word	0x40012000
 80017b0:	40023800 	.word	0x40023800
 80017b4:	40020000 	.word	0x40020000
 80017b8:	2000023c 	.word	0x2000023c
 80017bc:	40026410 	.word	0x40026410

080017c0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b08a      	sub	sp, #40	; 0x28
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c8:	f107 0314 	add.w	r3, r7, #20
 80017cc:	2200      	movs	r2, #0
 80017ce:	601a      	str	r2, [r3, #0]
 80017d0:	605a      	str	r2, [r3, #4]
 80017d2:	609a      	str	r2, [r3, #8]
 80017d4:	60da      	str	r2, [r3, #12]
 80017d6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a22      	ldr	r2, [pc, #136]	; (8001868 <HAL_I2C_MspInit+0xa8>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d13d      	bne.n	800185e <HAL_I2C_MspInit+0x9e>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017e2:	2300      	movs	r3, #0
 80017e4:	613b      	str	r3, [r7, #16]
 80017e6:	4b21      	ldr	r3, [pc, #132]	; (800186c <HAL_I2C_MspInit+0xac>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ea:	4a20      	ldr	r2, [pc, #128]	; (800186c <HAL_I2C_MspInit+0xac>)
 80017ec:	f043 0302 	orr.w	r3, r3, #2
 80017f0:	6313      	str	r3, [r2, #48]	; 0x30
 80017f2:	4b1e      	ldr	r3, [pc, #120]	; (800186c <HAL_I2C_MspInit+0xac>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	f003 0302 	and.w	r3, r3, #2
 80017fa:	613b      	str	r3, [r7, #16]
 80017fc:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB9     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80017fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001802:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001804:	2312      	movs	r3, #18
 8001806:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001808:	2300      	movs	r3, #0
 800180a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800180c:	2303      	movs	r3, #3
 800180e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001810:	2304      	movs	r3, #4
 8001812:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001814:	f107 0314 	add.w	r3, r7, #20
 8001818:	4619      	mov	r1, r3
 800181a:	4815      	ldr	r0, [pc, #84]	; (8001870 <HAL_I2C_MspInit+0xb0>)
 800181c:	f001 fae4 	bl	8002de8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001820:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001824:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001826:	2312      	movs	r3, #18
 8001828:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182a:	2300      	movs	r3, #0
 800182c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800182e:	2303      	movs	r3, #3
 8001830:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8001832:	2309      	movs	r3, #9
 8001834:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001836:	f107 0314 	add.w	r3, r7, #20
 800183a:	4619      	mov	r1, r3
 800183c:	480c      	ldr	r0, [pc, #48]	; (8001870 <HAL_I2C_MspInit+0xb0>)
 800183e:	f001 fad3 	bl	8002de8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001842:	2300      	movs	r3, #0
 8001844:	60fb      	str	r3, [r7, #12]
 8001846:	4b09      	ldr	r3, [pc, #36]	; (800186c <HAL_I2C_MspInit+0xac>)
 8001848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184a:	4a08      	ldr	r2, [pc, #32]	; (800186c <HAL_I2C_MspInit+0xac>)
 800184c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001850:	6413      	str	r3, [r2, #64]	; 0x40
 8001852:	4b06      	ldr	r3, [pc, #24]	; (800186c <HAL_I2C_MspInit+0xac>)
 8001854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001856:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800185a:	60fb      	str	r3, [r7, #12]
 800185c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800185e:	bf00      	nop
 8001860:	3728      	adds	r7, #40	; 0x28
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	40005800 	.word	0x40005800
 800186c:	40023800 	.word	0x40023800
 8001870:	40020400 	.word	0x40020400

08001874 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001874:	b480      	push	{r7}
 8001876:	b085      	sub	sp, #20
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a0b      	ldr	r2, [pc, #44]	; (80018b0 <HAL_TIM_Base_MspInit+0x3c>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d10d      	bne.n	80018a2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001886:	2300      	movs	r3, #0
 8001888:	60fb      	str	r3, [r7, #12]
 800188a:	4b0a      	ldr	r3, [pc, #40]	; (80018b4 <HAL_TIM_Base_MspInit+0x40>)
 800188c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800188e:	4a09      	ldr	r2, [pc, #36]	; (80018b4 <HAL_TIM_Base_MspInit+0x40>)
 8001890:	f043 0302 	orr.w	r3, r3, #2
 8001894:	6413      	str	r3, [r2, #64]	; 0x40
 8001896:	4b07      	ldr	r3, [pc, #28]	; (80018b4 <HAL_TIM_Base_MspInit+0x40>)
 8001898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189a:	f003 0302 	and.w	r3, r3, #2
 800189e:	60fb      	str	r3, [r7, #12]
 80018a0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80018a2:	bf00      	nop
 80018a4:	3714      	adds	r7, #20
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	40000400 	.word	0x40000400
 80018b4:	40023800 	.word	0x40023800

080018b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b08a      	sub	sp, #40	; 0x28
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c0:	f107 0314 	add.w	r3, r7, #20
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	605a      	str	r2, [r3, #4]
 80018ca:	609a      	str	r2, [r3, #8]
 80018cc:	60da      	str	r2, [r3, #12]
 80018ce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a19      	ldr	r2, [pc, #100]	; (800193c <HAL_UART_MspInit+0x84>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d12b      	bne.n	8001932 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018da:	2300      	movs	r3, #0
 80018dc:	613b      	str	r3, [r7, #16]
 80018de:	4b18      	ldr	r3, [pc, #96]	; (8001940 <HAL_UART_MspInit+0x88>)
 80018e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e2:	4a17      	ldr	r2, [pc, #92]	; (8001940 <HAL_UART_MspInit+0x88>)
 80018e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018e8:	6413      	str	r3, [r2, #64]	; 0x40
 80018ea:	4b15      	ldr	r3, [pc, #84]	; (8001940 <HAL_UART_MspInit+0x88>)
 80018ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018f2:	613b      	str	r3, [r7, #16]
 80018f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018f6:	2300      	movs	r3, #0
 80018f8:	60fb      	str	r3, [r7, #12]
 80018fa:	4b11      	ldr	r3, [pc, #68]	; (8001940 <HAL_UART_MspInit+0x88>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fe:	4a10      	ldr	r2, [pc, #64]	; (8001940 <HAL_UART_MspInit+0x88>)
 8001900:	f043 0301 	orr.w	r3, r3, #1
 8001904:	6313      	str	r3, [r2, #48]	; 0x30
 8001906:	4b0e      	ldr	r3, [pc, #56]	; (8001940 <HAL_UART_MspInit+0x88>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190a:	f003 0301 	and.w	r3, r3, #1
 800190e:	60fb      	str	r3, [r7, #12]
 8001910:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001912:	230c      	movs	r3, #12
 8001914:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001916:	2302      	movs	r3, #2
 8001918:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191a:	2300      	movs	r3, #0
 800191c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800191e:	2303      	movs	r3, #3
 8001920:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001922:	2307      	movs	r3, #7
 8001924:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001926:	f107 0314 	add.w	r3, r7, #20
 800192a:	4619      	mov	r1, r3
 800192c:	4805      	ldr	r0, [pc, #20]	; (8001944 <HAL_UART_MspInit+0x8c>)
 800192e:	f001 fa5b 	bl	8002de8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001932:	bf00      	nop
 8001934:	3728      	adds	r7, #40	; 0x28
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	40004400 	.word	0x40004400
 8001940:	40023800 	.word	0x40023800
 8001944:	40020000 	.word	0x40020000

08001948 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800194c:	e7fe      	b.n	800194c <NMI_Handler+0x4>

0800194e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800194e:	b480      	push	{r7}
 8001950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001952:	e7fe      	b.n	8001952 <HardFault_Handler+0x4>

08001954 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001958:	e7fe      	b.n	8001958 <MemManage_Handler+0x4>

0800195a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800195a:	b480      	push	{r7}
 800195c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800195e:	e7fe      	b.n	800195e <BusFault_Handler+0x4>

08001960 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001964:	e7fe      	b.n	8001964 <UsageFault_Handler+0x4>

08001966 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001966:	b480      	push	{r7}
 8001968:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800196a:	bf00      	nop
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001978:	bf00      	nop
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr

08001982 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001982:	b480      	push	{r7}
 8001984:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001986:	bf00      	nop
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr

08001990 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001994:	f000 f960 	bl	8001c58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001998:	bf00      	nop
 800199a:	bd80      	pop	{r7, pc}

0800199c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80019a0:	4802      	ldr	r0, [pc, #8]	; (80019ac <DMA2_Stream0_IRQHandler+0x10>)
 80019a2:	f000 ffb7 	bl	8002914 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80019a6:	bf00      	nop
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	2000023c 	.word	0x2000023c

080019b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  return 1;
 80019b4:	2301      	movs	r3, #1
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr

080019c0 <_kill>:

int _kill(int pid, int sig)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019ca:	f004 fc19 	bl	8006200 <__errno>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2216      	movs	r2, #22
 80019d2:	601a      	str	r2, [r3, #0]
  return -1;
 80019d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3708      	adds	r7, #8
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}

080019e0 <_exit>:

void _exit (int status)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019e8:	f04f 31ff 	mov.w	r1, #4294967295
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	f7ff ffe7 	bl	80019c0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80019f2:	e7fe      	b.n	80019f2 <_exit+0x12>

080019f4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b086      	sub	sp, #24
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	60f8      	str	r0, [r7, #12]
 80019fc:	60b9      	str	r1, [r7, #8]
 80019fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a00:	2300      	movs	r3, #0
 8001a02:	617b      	str	r3, [r7, #20]
 8001a04:	e00a      	b.n	8001a1c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a06:	f3af 8000 	nop.w
 8001a0a:	4601      	mov	r1, r0
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	1c5a      	adds	r2, r3, #1
 8001a10:	60ba      	str	r2, [r7, #8]
 8001a12:	b2ca      	uxtb	r2, r1
 8001a14:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	3301      	adds	r3, #1
 8001a1a:	617b      	str	r3, [r7, #20]
 8001a1c:	697a      	ldr	r2, [r7, #20]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	dbf0      	blt.n	8001a06 <_read+0x12>
  }

  return len;
 8001a24:	687b      	ldr	r3, [r7, #4]
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3718      	adds	r7, #24
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}

08001a2e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a2e:	b580      	push	{r7, lr}
 8001a30:	b086      	sub	sp, #24
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	60f8      	str	r0, [r7, #12]
 8001a36:	60b9      	str	r1, [r7, #8]
 8001a38:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	617b      	str	r3, [r7, #20]
 8001a3e:	e009      	b.n	8001a54 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	1c5a      	adds	r2, r3, #1
 8001a44:	60ba      	str	r2, [r7, #8]
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff fdb9 	bl	80015c0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	3301      	adds	r3, #1
 8001a52:	617b      	str	r3, [r7, #20]
 8001a54:	697a      	ldr	r2, [r7, #20]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	dbf1      	blt.n	8001a40 <_write+0x12>
  }
  return len;
 8001a5c:	687b      	ldr	r3, [r7, #4]
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3718      	adds	r7, #24
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}

08001a66 <_close>:

int _close(int file)
{
 8001a66:	b480      	push	{r7}
 8001a68:	b083      	sub	sp, #12
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a6e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	370c      	adds	r7, #12
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr

08001a7e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a7e:	b480      	push	{r7}
 8001a80:	b083      	sub	sp, #12
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	6078      	str	r0, [r7, #4]
 8001a86:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a8e:	605a      	str	r2, [r3, #4]
  return 0;
 8001a90:	2300      	movs	r3, #0
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr

08001a9e <_isatty>:

int _isatty(int file)
{
 8001a9e:	b480      	push	{r7}
 8001aa0:	b083      	sub	sp, #12
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001aa6:	2301      	movs	r3, #1
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	370c      	adds	r7, #12
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr

08001ab4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b085      	sub	sp, #20
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	60f8      	str	r0, [r7, #12]
 8001abc:	60b9      	str	r1, [r7, #8]
 8001abe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ac0:	2300      	movs	r3, #0
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3714      	adds	r7, #20
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
	...

08001ad0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b086      	sub	sp, #24
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ad8:	4a14      	ldr	r2, [pc, #80]	; (8001b2c <_sbrk+0x5c>)
 8001ada:	4b15      	ldr	r3, [pc, #84]	; (8001b30 <_sbrk+0x60>)
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ae4:	4b13      	ldr	r3, [pc, #76]	; (8001b34 <_sbrk+0x64>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d102      	bne.n	8001af2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001aec:	4b11      	ldr	r3, [pc, #68]	; (8001b34 <_sbrk+0x64>)
 8001aee:	4a12      	ldr	r2, [pc, #72]	; (8001b38 <_sbrk+0x68>)
 8001af0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001af2:	4b10      	ldr	r3, [pc, #64]	; (8001b34 <_sbrk+0x64>)
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	4413      	add	r3, r2
 8001afa:	693a      	ldr	r2, [r7, #16]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d207      	bcs.n	8001b10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b00:	f004 fb7e 	bl	8006200 <__errno>
 8001b04:	4603      	mov	r3, r0
 8001b06:	220c      	movs	r2, #12
 8001b08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b0e:	e009      	b.n	8001b24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b10:	4b08      	ldr	r3, [pc, #32]	; (8001b34 <_sbrk+0x64>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b16:	4b07      	ldr	r3, [pc, #28]	; (8001b34 <_sbrk+0x64>)
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4413      	add	r3, r2
 8001b1e:	4a05      	ldr	r2, [pc, #20]	; (8001b34 <_sbrk+0x64>)
 8001b20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b22:	68fb      	ldr	r3, [r7, #12]
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3718      	adds	r7, #24
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	20020000 	.word	0x20020000
 8001b30:	00000400 	.word	0x00000400
 8001b34:	20000384 	.word	0x20000384
 8001b38:	200004d8 	.word	0x200004d8

08001b3c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b40:	4b06      	ldr	r3, [pc, #24]	; (8001b5c <SystemInit+0x20>)
 8001b42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b46:	4a05      	ldr	r2, [pc, #20]	; (8001b5c <SystemInit+0x20>)
 8001b48:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b4c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b50:	bf00      	nop
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	e000ed00 	.word	0xe000ed00

08001b60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b60:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b98 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b64:	f7ff ffea 	bl	8001b3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b68:	480c      	ldr	r0, [pc, #48]	; (8001b9c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b6a:	490d      	ldr	r1, [pc, #52]	; (8001ba0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b6c:	4a0d      	ldr	r2, [pc, #52]	; (8001ba4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b70:	e002      	b.n	8001b78 <LoopCopyDataInit>

08001b72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b76:	3304      	adds	r3, #4

08001b78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b7c:	d3f9      	bcc.n	8001b72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b7e:	4a0a      	ldr	r2, [pc, #40]	; (8001ba8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b80:	4c0a      	ldr	r4, [pc, #40]	; (8001bac <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b84:	e001      	b.n	8001b8a <LoopFillZerobss>

08001b86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b88:	3204      	adds	r2, #4

08001b8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b8c:	d3fb      	bcc.n	8001b86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b8e:	f004 fb3d 	bl	800620c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b92:	f7ff fa81 	bl	8001098 <main>
  bx  lr    
 8001b96:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b98:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ba0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001ba4:	08008674 	.word	0x08008674
  ldr r2, =_sbss
 8001ba8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001bac:	200004d8 	.word	0x200004d8

08001bb0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bb0:	e7fe      	b.n	8001bb0 <ADC_IRQHandler>
	...

08001bb4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bb8:	4b0e      	ldr	r3, [pc, #56]	; (8001bf4 <HAL_Init+0x40>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a0d      	ldr	r2, [pc, #52]	; (8001bf4 <HAL_Init+0x40>)
 8001bbe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bc2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bc4:	4b0b      	ldr	r3, [pc, #44]	; (8001bf4 <HAL_Init+0x40>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a0a      	ldr	r2, [pc, #40]	; (8001bf4 <HAL_Init+0x40>)
 8001bca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001bce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bd0:	4b08      	ldr	r3, [pc, #32]	; (8001bf4 <HAL_Init+0x40>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a07      	ldr	r2, [pc, #28]	; (8001bf4 <HAL_Init+0x40>)
 8001bd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bda:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bdc:	2003      	movs	r0, #3
 8001bde:	f000 fd51 	bl	8002684 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001be2:	2000      	movs	r0, #0
 8001be4:	f000 f808 	bl	8001bf8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001be8:	f7ff fd4a 	bl	8001680 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bec:	2300      	movs	r3, #0
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	40023c00 	.word	0x40023c00

08001bf8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c00:	4b12      	ldr	r3, [pc, #72]	; (8001c4c <HAL_InitTick+0x54>)
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	4b12      	ldr	r3, [pc, #72]	; (8001c50 <HAL_InitTick+0x58>)
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	4619      	mov	r1, r3
 8001c0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c16:	4618      	mov	r0, r3
 8001c18:	f000 fd69 	bl	80026ee <HAL_SYSTICK_Config>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e00e      	b.n	8001c44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2b0f      	cmp	r3, #15
 8001c2a:	d80a      	bhi.n	8001c42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	6879      	ldr	r1, [r7, #4]
 8001c30:	f04f 30ff 	mov.w	r0, #4294967295
 8001c34:	f000 fd31 	bl	800269a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c38:	4a06      	ldr	r2, [pc, #24]	; (8001c54 <HAL_InitTick+0x5c>)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	e000      	b.n	8001c44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3708      	adds	r7, #8
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	20000000 	.word	0x20000000
 8001c50:	20000008 	.word	0x20000008
 8001c54:	20000004 	.word	0x20000004

08001c58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c5c:	4b06      	ldr	r3, [pc, #24]	; (8001c78 <HAL_IncTick+0x20>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	461a      	mov	r2, r3
 8001c62:	4b06      	ldr	r3, [pc, #24]	; (8001c7c <HAL_IncTick+0x24>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4413      	add	r3, r2
 8001c68:	4a04      	ldr	r2, [pc, #16]	; (8001c7c <HAL_IncTick+0x24>)
 8001c6a:	6013      	str	r3, [r2, #0]
}
 8001c6c:	bf00      	nop
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop
 8001c78:	20000008 	.word	0x20000008
 8001c7c:	20000388 	.word	0x20000388

08001c80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  return uwTick;
 8001c84:	4b03      	ldr	r3, [pc, #12]	; (8001c94 <HAL_GetTick+0x14>)
 8001c86:	681b      	ldr	r3, [r3, #0]
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop
 8001c94:	20000388 	.word	0x20000388

08001c98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b084      	sub	sp, #16
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ca0:	f7ff ffee 	bl	8001c80 <HAL_GetTick>
 8001ca4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cb0:	d005      	beq.n	8001cbe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cb2:	4b0a      	ldr	r3, [pc, #40]	; (8001cdc <HAL_Delay+0x44>)
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	4413      	add	r3, r2
 8001cbc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001cbe:	bf00      	nop
 8001cc0:	f7ff ffde 	bl	8001c80 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	68fa      	ldr	r2, [r7, #12]
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d8f7      	bhi.n	8001cc0 <HAL_Delay+0x28>
  {
  }
}
 8001cd0:	bf00      	nop
 8001cd2:	bf00      	nop
 8001cd4:	3710      	adds	r7, #16
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	20000008 	.word	0x20000008

08001ce0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d101      	bne.n	8001cf6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e033      	b.n	8001d5e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d109      	bne.n	8001d12 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f7ff fce6 	bl	80016d0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2200      	movs	r2, #0
 8001d08:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d16:	f003 0310 	and.w	r3, r3, #16
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d118      	bne.n	8001d50 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d22:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001d26:	f023 0302 	bic.w	r3, r3, #2
 8001d2a:	f043 0202 	orr.w	r2, r3, #2
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f000 fa58 	bl	80021e8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d42:	f023 0303 	bic.w	r3, r3, #3
 8001d46:	f043 0201 	orr.w	r2, r3, #1
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	641a      	str	r2, [r3, #64]	; 0x40
 8001d4e:	e001      	b.n	8001d54 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001d50:	2301      	movs	r3, #1
 8001d52:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2200      	movs	r2, #0
 8001d58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001d5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3710      	adds	r7, #16
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
	...

08001d68 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b086      	sub	sp, #24
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	60f8      	str	r0, [r7, #12]
 8001d70:	60b9      	str	r1, [r7, #8]
 8001d72:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001d74:	2300      	movs	r3, #0
 8001d76:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	d101      	bne.n	8001d86 <HAL_ADC_Start_DMA+0x1e>
 8001d82:	2302      	movs	r3, #2
 8001d84:	e0ce      	b.n	8001f24 <HAL_ADC_Start_DMA+0x1bc>
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	2201      	movs	r2, #1
 8001d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	f003 0301 	and.w	r3, r3, #1
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d018      	beq.n	8001dce <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	689a      	ldr	r2, [r3, #8]
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f042 0201 	orr.w	r2, r2, #1
 8001daa:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001dac:	4b5f      	ldr	r3, [pc, #380]	; (8001f2c <HAL_ADC_Start_DMA+0x1c4>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a5f      	ldr	r2, [pc, #380]	; (8001f30 <HAL_ADC_Start_DMA+0x1c8>)
 8001db2:	fba2 2303 	umull	r2, r3, r2, r3
 8001db6:	0c9a      	lsrs	r2, r3, #18
 8001db8:	4613      	mov	r3, r2
 8001dba:	005b      	lsls	r3, r3, #1
 8001dbc:	4413      	add	r3, r2
 8001dbe:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8001dc0:	e002      	b.n	8001dc8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	3b01      	subs	r3, #1
 8001dc6:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d1f9      	bne.n	8001dc2 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ddc:	d107      	bne.n	8001dee <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	689a      	ldr	r2, [r3, #8]
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001dec:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	f003 0301 	and.w	r3, r3, #1
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	f040 8086 	bne.w	8001f0a <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e02:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001e06:	f023 0301 	bic.w	r3, r3, #1
 8001e0a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d007      	beq.n	8001e30 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e24:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e28:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e34:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e3c:	d106      	bne.n	8001e4c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e42:	f023 0206 	bic.w	r2, r3, #6
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	645a      	str	r2, [r3, #68]	; 0x44
 8001e4a:	e002      	b.n	8001e52 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	2200      	movs	r2, #0
 8001e56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e5a:	4b36      	ldr	r3, [pc, #216]	; (8001f34 <HAL_ADC_Start_DMA+0x1cc>)
 8001e5c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e62:	4a35      	ldr	r2, [pc, #212]	; (8001f38 <HAL_ADC_Start_DMA+0x1d0>)
 8001e64:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e6a:	4a34      	ldr	r2, [pc, #208]	; (8001f3c <HAL_ADC_Start_DMA+0x1d4>)
 8001e6c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e72:	4a33      	ldr	r2, [pc, #204]	; (8001f40 <HAL_ADC_Start_DMA+0x1d8>)
 8001e74:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001e7e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	685a      	ldr	r2, [r3, #4]
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001e8e:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	689a      	ldr	r2, [r3, #8]
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001e9e:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	334c      	adds	r3, #76	; 0x4c
 8001eaa:	4619      	mov	r1, r3
 8001eac:	68ba      	ldr	r2, [r7, #8]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	f000 fcd8 	bl	8002864 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f003 031f 	and.w	r3, r3, #31
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d10f      	bne.n	8001ee0 <HAL_ADC_Start_DMA+0x178>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d129      	bne.n	8001f22 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	689a      	ldr	r2, [r3, #8]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001edc:	609a      	str	r2, [r3, #8]
 8001ede:	e020      	b.n	8001f22 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a17      	ldr	r2, [pc, #92]	; (8001f44 <HAL_ADC_Start_DMA+0x1dc>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d11b      	bne.n	8001f22 <HAL_ADC_Start_DMA+0x1ba>
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d114      	bne.n	8001f22 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	689a      	ldr	r2, [r3, #8]
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001f06:	609a      	str	r2, [r3, #8]
 8001f08:	e00b      	b.n	8001f22 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0e:	f043 0210 	orr.w	r2, r3, #16
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f1a:	f043 0201 	orr.w	r2, r3, #1
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001f22:	2300      	movs	r3, #0
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3718      	adds	r7, #24
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	20000000 	.word	0x20000000
 8001f30:	431bde83 	.word	0x431bde83
 8001f34:	40012300 	.word	0x40012300
 8001f38:	080023e1 	.word	0x080023e1
 8001f3c:	0800249b 	.word	0x0800249b
 8001f40:	080024b7 	.word	0x080024b7
 8001f44:	40012000 	.word	0x40012000

08001f48 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001f50:	bf00      	nop
 8001f52:	370c      	adds	r7, #12
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr

08001f5c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b083      	sub	sp, #12
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001f64:	bf00      	nop
 8001f66:	370c      	adds	r7, #12
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr

08001f70 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001f78:	bf00      	nop
 8001f7a:	370c      	adds	r7, #12
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr

08001f84 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b085      	sub	sp, #20
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d101      	bne.n	8001fa0 <HAL_ADC_ConfigChannel+0x1c>
 8001f9c:	2302      	movs	r3, #2
 8001f9e:	e113      	b.n	80021c8 <HAL_ADC_ConfigChannel+0x244>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	2b09      	cmp	r3, #9
 8001fae:	d925      	bls.n	8001ffc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	68d9      	ldr	r1, [r3, #12]
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	b29b      	uxth	r3, r3
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	4613      	mov	r3, r2
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	4413      	add	r3, r2
 8001fc4:	3b1e      	subs	r3, #30
 8001fc6:	2207      	movs	r2, #7
 8001fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fcc:	43da      	mvns	r2, r3
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	400a      	ands	r2, r1
 8001fd4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	68d9      	ldr	r1, [r3, #12]
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	689a      	ldr	r2, [r3, #8]
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	b29b      	uxth	r3, r3
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	4603      	mov	r3, r0
 8001fea:	005b      	lsls	r3, r3, #1
 8001fec:	4403      	add	r3, r0
 8001fee:	3b1e      	subs	r3, #30
 8001ff0:	409a      	lsls	r2, r3
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	430a      	orrs	r2, r1
 8001ff8:	60da      	str	r2, [r3, #12]
 8001ffa:	e022      	b.n	8002042 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	6919      	ldr	r1, [r3, #16]
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	b29b      	uxth	r3, r3
 8002008:	461a      	mov	r2, r3
 800200a:	4613      	mov	r3, r2
 800200c:	005b      	lsls	r3, r3, #1
 800200e:	4413      	add	r3, r2
 8002010:	2207      	movs	r2, #7
 8002012:	fa02 f303 	lsl.w	r3, r2, r3
 8002016:	43da      	mvns	r2, r3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	400a      	ands	r2, r1
 800201e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	6919      	ldr	r1, [r3, #16]
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	689a      	ldr	r2, [r3, #8]
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	b29b      	uxth	r3, r3
 8002030:	4618      	mov	r0, r3
 8002032:	4603      	mov	r3, r0
 8002034:	005b      	lsls	r3, r3, #1
 8002036:	4403      	add	r3, r0
 8002038:	409a      	lsls	r2, r3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	430a      	orrs	r2, r1
 8002040:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	2b06      	cmp	r3, #6
 8002048:	d824      	bhi.n	8002094 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	685a      	ldr	r2, [r3, #4]
 8002054:	4613      	mov	r3, r2
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	4413      	add	r3, r2
 800205a:	3b05      	subs	r3, #5
 800205c:	221f      	movs	r2, #31
 800205e:	fa02 f303 	lsl.w	r3, r2, r3
 8002062:	43da      	mvns	r2, r3
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	400a      	ands	r2, r1
 800206a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	b29b      	uxth	r3, r3
 8002078:	4618      	mov	r0, r3
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	685a      	ldr	r2, [r3, #4]
 800207e:	4613      	mov	r3, r2
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	4413      	add	r3, r2
 8002084:	3b05      	subs	r3, #5
 8002086:	fa00 f203 	lsl.w	r2, r0, r3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	430a      	orrs	r2, r1
 8002090:	635a      	str	r2, [r3, #52]	; 0x34
 8002092:	e04c      	b.n	800212e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	2b0c      	cmp	r3, #12
 800209a:	d824      	bhi.n	80020e6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	685a      	ldr	r2, [r3, #4]
 80020a6:	4613      	mov	r3, r2
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	4413      	add	r3, r2
 80020ac:	3b23      	subs	r3, #35	; 0x23
 80020ae:	221f      	movs	r2, #31
 80020b0:	fa02 f303 	lsl.w	r3, r2, r3
 80020b4:	43da      	mvns	r2, r3
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	400a      	ands	r2, r1
 80020bc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	b29b      	uxth	r3, r3
 80020ca:	4618      	mov	r0, r3
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	685a      	ldr	r2, [r3, #4]
 80020d0:	4613      	mov	r3, r2
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	4413      	add	r3, r2
 80020d6:	3b23      	subs	r3, #35	; 0x23
 80020d8:	fa00 f203 	lsl.w	r2, r0, r3
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	430a      	orrs	r2, r1
 80020e2:	631a      	str	r2, [r3, #48]	; 0x30
 80020e4:	e023      	b.n	800212e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685a      	ldr	r2, [r3, #4]
 80020f0:	4613      	mov	r3, r2
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	4413      	add	r3, r2
 80020f6:	3b41      	subs	r3, #65	; 0x41
 80020f8:	221f      	movs	r2, #31
 80020fa:	fa02 f303 	lsl.w	r3, r2, r3
 80020fe:	43da      	mvns	r2, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	400a      	ands	r2, r1
 8002106:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	b29b      	uxth	r3, r3
 8002114:	4618      	mov	r0, r3
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	685a      	ldr	r2, [r3, #4]
 800211a:	4613      	mov	r3, r2
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	4413      	add	r3, r2
 8002120:	3b41      	subs	r3, #65	; 0x41
 8002122:	fa00 f203 	lsl.w	r2, r0, r3
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	430a      	orrs	r2, r1
 800212c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800212e:	4b29      	ldr	r3, [pc, #164]	; (80021d4 <HAL_ADC_ConfigChannel+0x250>)
 8002130:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a28      	ldr	r2, [pc, #160]	; (80021d8 <HAL_ADC_ConfigChannel+0x254>)
 8002138:	4293      	cmp	r3, r2
 800213a:	d10f      	bne.n	800215c <HAL_ADC_ConfigChannel+0x1d8>
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2b12      	cmp	r3, #18
 8002142:	d10b      	bne.n	800215c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a1d      	ldr	r2, [pc, #116]	; (80021d8 <HAL_ADC_ConfigChannel+0x254>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d12b      	bne.n	80021be <HAL_ADC_ConfigChannel+0x23a>
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a1c      	ldr	r2, [pc, #112]	; (80021dc <HAL_ADC_ConfigChannel+0x258>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d003      	beq.n	8002178 <HAL_ADC_ConfigChannel+0x1f4>
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2b11      	cmp	r3, #17
 8002176:	d122      	bne.n	80021be <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a11      	ldr	r2, [pc, #68]	; (80021dc <HAL_ADC_ConfigChannel+0x258>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d111      	bne.n	80021be <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800219a:	4b11      	ldr	r3, [pc, #68]	; (80021e0 <HAL_ADC_ConfigChannel+0x25c>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4a11      	ldr	r2, [pc, #68]	; (80021e4 <HAL_ADC_ConfigChannel+0x260>)
 80021a0:	fba2 2303 	umull	r2, r3, r2, r3
 80021a4:	0c9a      	lsrs	r2, r3, #18
 80021a6:	4613      	mov	r3, r2
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	4413      	add	r3, r2
 80021ac:	005b      	lsls	r3, r3, #1
 80021ae:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80021b0:	e002      	b.n	80021b8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	3b01      	subs	r3, #1
 80021b6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d1f9      	bne.n	80021b2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 80021c6:	2300      	movs	r3, #0
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3714      	adds	r7, #20
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr
 80021d4:	40012300 	.word	0x40012300
 80021d8:	40012000 	.word	0x40012000
 80021dc:	10000012 	.word	0x10000012
 80021e0:	20000000 	.word	0x20000000
 80021e4:	431bde83 	.word	0x431bde83

080021e8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b085      	sub	sp, #20
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021f0:	4b79      	ldr	r3, [pc, #484]	; (80023d8 <ADC_Init+0x1f0>)
 80021f2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	685a      	ldr	r2, [r3, #4]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	431a      	orrs	r2, r3
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	685a      	ldr	r2, [r3, #4]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800221c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	6859      	ldr	r1, [r3, #4]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	691b      	ldr	r3, [r3, #16]
 8002228:	021a      	lsls	r2, r3, #8
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	430a      	orrs	r2, r1
 8002230:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	685a      	ldr	r2, [r3, #4]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002240:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	6859      	ldr	r1, [r3, #4]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	689a      	ldr	r2, [r3, #8]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	430a      	orrs	r2, r1
 8002252:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	689a      	ldr	r2, [r3, #8]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002262:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	6899      	ldr	r1, [r3, #8]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	68da      	ldr	r2, [r3, #12]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	430a      	orrs	r2, r1
 8002274:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800227a:	4a58      	ldr	r2, [pc, #352]	; (80023dc <ADC_Init+0x1f4>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d022      	beq.n	80022c6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	689a      	ldr	r2, [r3, #8]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800228e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	6899      	ldr	r1, [r3, #8]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	430a      	orrs	r2, r1
 80022a0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	689a      	ldr	r2, [r3, #8]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80022b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	6899      	ldr	r1, [r3, #8]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	430a      	orrs	r2, r1
 80022c2:	609a      	str	r2, [r3, #8]
 80022c4:	e00f      	b.n	80022e6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	689a      	ldr	r2, [r3, #8]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80022d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	689a      	ldr	r2, [r3, #8]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80022e4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	689a      	ldr	r2, [r3, #8]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f022 0202 	bic.w	r2, r2, #2
 80022f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	6899      	ldr	r1, [r3, #8]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	7e1b      	ldrb	r3, [r3, #24]
 8002300:	005a      	lsls	r2, r3, #1
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	430a      	orrs	r2, r1
 8002308:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d01b      	beq.n	800234c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	685a      	ldr	r2, [r3, #4]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002322:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	685a      	ldr	r2, [r3, #4]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002332:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	6859      	ldr	r1, [r3, #4]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800233e:	3b01      	subs	r3, #1
 8002340:	035a      	lsls	r2, r3, #13
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	430a      	orrs	r2, r1
 8002348:	605a      	str	r2, [r3, #4]
 800234a:	e007      	b.n	800235c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	685a      	ldr	r2, [r3, #4]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800235a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800236a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	69db      	ldr	r3, [r3, #28]
 8002376:	3b01      	subs	r3, #1
 8002378:	051a      	lsls	r2, r3, #20
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	430a      	orrs	r2, r1
 8002380:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	689a      	ldr	r2, [r3, #8]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002390:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	6899      	ldr	r1, [r3, #8]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800239e:	025a      	lsls	r2, r3, #9
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	430a      	orrs	r2, r1
 80023a6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	689a      	ldr	r2, [r3, #8]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80023b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	6899      	ldr	r1, [r3, #8]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	695b      	ldr	r3, [r3, #20]
 80023c2:	029a      	lsls	r2, r3, #10
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	430a      	orrs	r2, r1
 80023ca:	609a      	str	r2, [r3, #8]
}
 80023cc:	bf00      	nop
 80023ce:	3714      	adds	r7, #20
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr
 80023d8:	40012300 	.word	0x40012300
 80023dc:	0f000001 	.word	0x0f000001

080023e0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b084      	sub	sp, #16
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023ec:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d13c      	bne.n	8002474 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fe:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002410:	2b00      	cmp	r3, #0
 8002412:	d12b      	bne.n	800246c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002418:	2b00      	cmp	r3, #0
 800241a:	d127      	bne.n	800246c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002422:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002426:	2b00      	cmp	r3, #0
 8002428:	d006      	beq.n	8002438 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002434:	2b00      	cmp	r3, #0
 8002436:	d119      	bne.n	800246c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	685a      	ldr	r2, [r3, #4]
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f022 0220 	bic.w	r2, r2, #32
 8002446:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002458:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800245c:	2b00      	cmp	r3, #0
 800245e:	d105      	bne.n	800246c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002464:	f043 0201 	orr.w	r2, r3, #1
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800246c:	68f8      	ldr	r0, [r7, #12]
 800246e:	f7ff fd6b 	bl	8001f48 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002472:	e00e      	b.n	8002492 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002478:	f003 0310 	and.w	r3, r3, #16
 800247c:	2b00      	cmp	r3, #0
 800247e:	d003      	beq.n	8002488 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002480:	68f8      	ldr	r0, [r7, #12]
 8002482:	f7ff fd75 	bl	8001f70 <HAL_ADC_ErrorCallback>
}
 8002486:	e004      	b.n	8002492 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800248c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800248e:	6878      	ldr	r0, [r7, #4]
 8002490:	4798      	blx	r3
}
 8002492:	bf00      	nop
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}

0800249a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800249a:	b580      	push	{r7, lr}
 800249c:	b084      	sub	sp, #16
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024a6:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80024a8:	68f8      	ldr	r0, [r7, #12]
 80024aa:	f7ff fd57 	bl	8001f5c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80024ae:	bf00      	nop
 80024b0:	3710      	adds	r7, #16
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}

080024b6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80024b6:	b580      	push	{r7, lr}
 80024b8:	b084      	sub	sp, #16
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024c2:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	2240      	movs	r2, #64	; 0x40
 80024c8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ce:	f043 0204 	orr.w	r2, r3, #4
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80024d6:	68f8      	ldr	r0, [r7, #12]
 80024d8:	f7ff fd4a 	bl	8001f70 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80024dc:	bf00      	nop
 80024de:	3710      	adds	r7, #16
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}

080024e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b085      	sub	sp, #20
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	f003 0307 	and.w	r3, r3, #7
 80024f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024f4:	4b0c      	ldr	r3, [pc, #48]	; (8002528 <__NVIC_SetPriorityGrouping+0x44>)
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024fa:	68ba      	ldr	r2, [r7, #8]
 80024fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002500:	4013      	ands	r3, r2
 8002502:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800250c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002510:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002514:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002516:	4a04      	ldr	r2, [pc, #16]	; (8002528 <__NVIC_SetPriorityGrouping+0x44>)
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	60d3      	str	r3, [r2, #12]
}
 800251c:	bf00      	nop
 800251e:	3714      	adds	r7, #20
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr
 8002528:	e000ed00 	.word	0xe000ed00

0800252c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002530:	4b04      	ldr	r3, [pc, #16]	; (8002544 <__NVIC_GetPriorityGrouping+0x18>)
 8002532:	68db      	ldr	r3, [r3, #12]
 8002534:	0a1b      	lsrs	r3, r3, #8
 8002536:	f003 0307 	and.w	r3, r3, #7
}
 800253a:	4618      	mov	r0, r3
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr
 8002544:	e000ed00 	.word	0xe000ed00

08002548 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	4603      	mov	r3, r0
 8002550:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002556:	2b00      	cmp	r3, #0
 8002558:	db0b      	blt.n	8002572 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800255a:	79fb      	ldrb	r3, [r7, #7]
 800255c:	f003 021f 	and.w	r2, r3, #31
 8002560:	4907      	ldr	r1, [pc, #28]	; (8002580 <__NVIC_EnableIRQ+0x38>)
 8002562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002566:	095b      	lsrs	r3, r3, #5
 8002568:	2001      	movs	r0, #1
 800256a:	fa00 f202 	lsl.w	r2, r0, r2
 800256e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002572:	bf00      	nop
 8002574:	370c      	adds	r7, #12
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	e000e100 	.word	0xe000e100

08002584 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002584:	b480      	push	{r7}
 8002586:	b083      	sub	sp, #12
 8002588:	af00      	add	r7, sp, #0
 800258a:	4603      	mov	r3, r0
 800258c:	6039      	str	r1, [r7, #0]
 800258e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002590:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002594:	2b00      	cmp	r3, #0
 8002596:	db0a      	blt.n	80025ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	b2da      	uxtb	r2, r3
 800259c:	490c      	ldr	r1, [pc, #48]	; (80025d0 <__NVIC_SetPriority+0x4c>)
 800259e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a2:	0112      	lsls	r2, r2, #4
 80025a4:	b2d2      	uxtb	r2, r2
 80025a6:	440b      	add	r3, r1
 80025a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025ac:	e00a      	b.n	80025c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	b2da      	uxtb	r2, r3
 80025b2:	4908      	ldr	r1, [pc, #32]	; (80025d4 <__NVIC_SetPriority+0x50>)
 80025b4:	79fb      	ldrb	r3, [r7, #7]
 80025b6:	f003 030f 	and.w	r3, r3, #15
 80025ba:	3b04      	subs	r3, #4
 80025bc:	0112      	lsls	r2, r2, #4
 80025be:	b2d2      	uxtb	r2, r2
 80025c0:	440b      	add	r3, r1
 80025c2:	761a      	strb	r2, [r3, #24]
}
 80025c4:	bf00      	nop
 80025c6:	370c      	adds	r7, #12
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr
 80025d0:	e000e100 	.word	0xe000e100
 80025d4:	e000ed00 	.word	0xe000ed00

080025d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025d8:	b480      	push	{r7}
 80025da:	b089      	sub	sp, #36	; 0x24
 80025dc:	af00      	add	r7, sp, #0
 80025de:	60f8      	str	r0, [r7, #12]
 80025e0:	60b9      	str	r1, [r7, #8]
 80025e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	f003 0307 	and.w	r3, r3, #7
 80025ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025ec:	69fb      	ldr	r3, [r7, #28]
 80025ee:	f1c3 0307 	rsb	r3, r3, #7
 80025f2:	2b04      	cmp	r3, #4
 80025f4:	bf28      	it	cs
 80025f6:	2304      	movcs	r3, #4
 80025f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	3304      	adds	r3, #4
 80025fe:	2b06      	cmp	r3, #6
 8002600:	d902      	bls.n	8002608 <NVIC_EncodePriority+0x30>
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	3b03      	subs	r3, #3
 8002606:	e000      	b.n	800260a <NVIC_EncodePriority+0x32>
 8002608:	2300      	movs	r3, #0
 800260a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800260c:	f04f 32ff 	mov.w	r2, #4294967295
 8002610:	69bb      	ldr	r3, [r7, #24]
 8002612:	fa02 f303 	lsl.w	r3, r2, r3
 8002616:	43da      	mvns	r2, r3
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	401a      	ands	r2, r3
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002620:	f04f 31ff 	mov.w	r1, #4294967295
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	fa01 f303 	lsl.w	r3, r1, r3
 800262a:	43d9      	mvns	r1, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002630:	4313      	orrs	r3, r2
         );
}
 8002632:	4618      	mov	r0, r3
 8002634:	3724      	adds	r7, #36	; 0x24
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr
	...

08002640 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	3b01      	subs	r3, #1
 800264c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002650:	d301      	bcc.n	8002656 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002652:	2301      	movs	r3, #1
 8002654:	e00f      	b.n	8002676 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002656:	4a0a      	ldr	r2, [pc, #40]	; (8002680 <SysTick_Config+0x40>)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	3b01      	subs	r3, #1
 800265c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800265e:	210f      	movs	r1, #15
 8002660:	f04f 30ff 	mov.w	r0, #4294967295
 8002664:	f7ff ff8e 	bl	8002584 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002668:	4b05      	ldr	r3, [pc, #20]	; (8002680 <SysTick_Config+0x40>)
 800266a:	2200      	movs	r2, #0
 800266c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800266e:	4b04      	ldr	r3, [pc, #16]	; (8002680 <SysTick_Config+0x40>)
 8002670:	2207      	movs	r2, #7
 8002672:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002674:	2300      	movs	r3, #0
}
 8002676:	4618      	mov	r0, r3
 8002678:	3708      	adds	r7, #8
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	e000e010 	.word	0xe000e010

08002684 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800268c:	6878      	ldr	r0, [r7, #4]
 800268e:	f7ff ff29 	bl	80024e4 <__NVIC_SetPriorityGrouping>
}
 8002692:	bf00      	nop
 8002694:	3708      	adds	r7, #8
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}

0800269a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800269a:	b580      	push	{r7, lr}
 800269c:	b086      	sub	sp, #24
 800269e:	af00      	add	r7, sp, #0
 80026a0:	4603      	mov	r3, r0
 80026a2:	60b9      	str	r1, [r7, #8]
 80026a4:	607a      	str	r2, [r7, #4]
 80026a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026a8:	2300      	movs	r3, #0
 80026aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026ac:	f7ff ff3e 	bl	800252c <__NVIC_GetPriorityGrouping>
 80026b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026b2:	687a      	ldr	r2, [r7, #4]
 80026b4:	68b9      	ldr	r1, [r7, #8]
 80026b6:	6978      	ldr	r0, [r7, #20]
 80026b8:	f7ff ff8e 	bl	80025d8 <NVIC_EncodePriority>
 80026bc:	4602      	mov	r2, r0
 80026be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026c2:	4611      	mov	r1, r2
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7ff ff5d 	bl	8002584 <__NVIC_SetPriority>
}
 80026ca:	bf00      	nop
 80026cc:	3718      	adds	r7, #24
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}

080026d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026d2:	b580      	push	{r7, lr}
 80026d4:	b082      	sub	sp, #8
 80026d6:	af00      	add	r7, sp, #0
 80026d8:	4603      	mov	r3, r0
 80026da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7ff ff31 	bl	8002548 <__NVIC_EnableIRQ>
}
 80026e6:	bf00      	nop
 80026e8:	3708      	adds	r7, #8
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}

080026ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026ee:	b580      	push	{r7, lr}
 80026f0:	b082      	sub	sp, #8
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f7ff ffa2 	bl	8002640 <SysTick_Config>
 80026fc:	4603      	mov	r3, r0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3708      	adds	r7, #8
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
	...

08002708 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b086      	sub	sp, #24
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002710:	2300      	movs	r3, #0
 8002712:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002714:	f7ff fab4 	bl	8001c80 <HAL_GetTick>
 8002718:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d101      	bne.n	8002724 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002720:	2301      	movs	r3, #1
 8002722:	e099      	b.n	8002858 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2202      	movs	r2, #2
 8002728:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2200      	movs	r2, #0
 8002730:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f022 0201 	bic.w	r2, r2, #1
 8002742:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002744:	e00f      	b.n	8002766 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002746:	f7ff fa9b 	bl	8001c80 <HAL_GetTick>
 800274a:	4602      	mov	r2, r0
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	1ad3      	subs	r3, r2, r3
 8002750:	2b05      	cmp	r3, #5
 8002752:	d908      	bls.n	8002766 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2220      	movs	r2, #32
 8002758:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2203      	movs	r2, #3
 800275e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002762:	2303      	movs	r3, #3
 8002764:	e078      	b.n	8002858 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f003 0301 	and.w	r3, r3, #1
 8002770:	2b00      	cmp	r3, #0
 8002772:	d1e8      	bne.n	8002746 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800277c:	697a      	ldr	r2, [r7, #20]
 800277e:	4b38      	ldr	r3, [pc, #224]	; (8002860 <HAL_DMA_Init+0x158>)
 8002780:	4013      	ands	r3, r2
 8002782:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	685a      	ldr	r2, [r3, #4]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002792:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	691b      	ldr	r3, [r3, #16]
 8002798:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800279e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	699b      	ldr	r3, [r3, #24]
 80027a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a1b      	ldr	r3, [r3, #32]
 80027b0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027b2:	697a      	ldr	r2, [r7, #20]
 80027b4:	4313      	orrs	r3, r2
 80027b6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027bc:	2b04      	cmp	r3, #4
 80027be:	d107      	bne.n	80027d0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c8:	4313      	orrs	r3, r2
 80027ca:	697a      	ldr	r2, [r7, #20]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	697a      	ldr	r2, [r7, #20]
 80027d6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	695b      	ldr	r3, [r3, #20]
 80027de:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	f023 0307 	bic.w	r3, r3, #7
 80027e6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ec:	697a      	ldr	r2, [r7, #20]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f6:	2b04      	cmp	r3, #4
 80027f8:	d117      	bne.n	800282a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027fe:	697a      	ldr	r2, [r7, #20]
 8002800:	4313      	orrs	r3, r2
 8002802:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002808:	2b00      	cmp	r3, #0
 800280a:	d00e      	beq.n	800282a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800280c:	6878      	ldr	r0, [r7, #4]
 800280e:	f000 fa6f 	bl	8002cf0 <DMA_CheckFifoParam>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d008      	beq.n	800282a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2240      	movs	r2, #64	; 0x40
 800281c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2201      	movs	r2, #1
 8002822:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002826:	2301      	movs	r3, #1
 8002828:	e016      	b.n	8002858 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	697a      	ldr	r2, [r7, #20]
 8002830:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002832:	6878      	ldr	r0, [r7, #4]
 8002834:	f000 fa26 	bl	8002c84 <DMA_CalcBaseAndBitshift>
 8002838:	4603      	mov	r3, r0
 800283a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002840:	223f      	movs	r2, #63	; 0x3f
 8002842:	409a      	lsls	r2, r3
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2201      	movs	r2, #1
 8002852:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002856:	2300      	movs	r3, #0
}
 8002858:	4618      	mov	r0, r3
 800285a:	3718      	adds	r7, #24
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}
 8002860:	f010803f 	.word	0xf010803f

08002864 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b086      	sub	sp, #24
 8002868:	af00      	add	r7, sp, #0
 800286a:	60f8      	str	r0, [r7, #12]
 800286c:	60b9      	str	r1, [r7, #8]
 800286e:	607a      	str	r2, [r7, #4]
 8002870:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002872:	2300      	movs	r3, #0
 8002874:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800287a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002882:	2b01      	cmp	r3, #1
 8002884:	d101      	bne.n	800288a <HAL_DMA_Start_IT+0x26>
 8002886:	2302      	movs	r3, #2
 8002888:	e040      	b.n	800290c <HAL_DMA_Start_IT+0xa8>
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	2201      	movs	r2, #1
 800288e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002898:	b2db      	uxtb	r3, r3
 800289a:	2b01      	cmp	r3, #1
 800289c:	d12f      	bne.n	80028fe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2202      	movs	r2, #2
 80028a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2200      	movs	r2, #0
 80028aa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	68b9      	ldr	r1, [r7, #8]
 80028b2:	68f8      	ldr	r0, [r7, #12]
 80028b4:	f000 f9b8 	bl	8002c28 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028bc:	223f      	movs	r2, #63	; 0x3f
 80028be:	409a      	lsls	r2, r3
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f042 0216 	orr.w	r2, r2, #22
 80028d2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d007      	beq.n	80028ec <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f042 0208 	orr.w	r2, r2, #8
 80028ea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f042 0201 	orr.w	r2, r2, #1
 80028fa:	601a      	str	r2, [r3, #0]
 80028fc:	e005      	b.n	800290a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2200      	movs	r2, #0
 8002902:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002906:	2302      	movs	r3, #2
 8002908:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800290a:	7dfb      	ldrb	r3, [r7, #23]
}
 800290c:	4618      	mov	r0, r3
 800290e:	3718      	adds	r7, #24
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}

08002914 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b086      	sub	sp, #24
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800291c:	2300      	movs	r3, #0
 800291e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002920:	4b8e      	ldr	r3, [pc, #568]	; (8002b5c <HAL_DMA_IRQHandler+0x248>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a8e      	ldr	r2, [pc, #568]	; (8002b60 <HAL_DMA_IRQHandler+0x24c>)
 8002926:	fba2 2303 	umull	r2, r3, r2, r3
 800292a:	0a9b      	lsrs	r3, r3, #10
 800292c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002932:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800293e:	2208      	movs	r2, #8
 8002940:	409a      	lsls	r2, r3
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	4013      	ands	r3, r2
 8002946:	2b00      	cmp	r3, #0
 8002948:	d01a      	beq.n	8002980 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f003 0304 	and.w	r3, r3, #4
 8002954:	2b00      	cmp	r3, #0
 8002956:	d013      	beq.n	8002980 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f022 0204 	bic.w	r2, r2, #4
 8002966:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800296c:	2208      	movs	r2, #8
 800296e:	409a      	lsls	r2, r3
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002978:	f043 0201 	orr.w	r2, r3, #1
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002984:	2201      	movs	r2, #1
 8002986:	409a      	lsls	r2, r3
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	4013      	ands	r3, r2
 800298c:	2b00      	cmp	r3, #0
 800298e:	d012      	beq.n	80029b6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	695b      	ldr	r3, [r3, #20]
 8002996:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800299a:	2b00      	cmp	r3, #0
 800299c:	d00b      	beq.n	80029b6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029a2:	2201      	movs	r2, #1
 80029a4:	409a      	lsls	r2, r3
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029ae:	f043 0202 	orr.w	r2, r3, #2
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029ba:	2204      	movs	r2, #4
 80029bc:	409a      	lsls	r2, r3
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	4013      	ands	r3, r2
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d012      	beq.n	80029ec <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 0302 	and.w	r3, r3, #2
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d00b      	beq.n	80029ec <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029d8:	2204      	movs	r2, #4
 80029da:	409a      	lsls	r2, r3
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029e4:	f043 0204 	orr.w	r2, r3, #4
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029f0:	2210      	movs	r2, #16
 80029f2:	409a      	lsls	r2, r3
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	4013      	ands	r3, r2
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d043      	beq.n	8002a84 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 0308 	and.w	r3, r3, #8
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d03c      	beq.n	8002a84 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a0e:	2210      	movs	r2, #16
 8002a10:	409a      	lsls	r2, r3
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d018      	beq.n	8002a56 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d108      	bne.n	8002a44 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d024      	beq.n	8002a84 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	4798      	blx	r3
 8002a42:	e01f      	b.n	8002a84 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d01b      	beq.n	8002a84 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a50:	6878      	ldr	r0, [r7, #4]
 8002a52:	4798      	blx	r3
 8002a54:	e016      	b.n	8002a84 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d107      	bne.n	8002a74 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f022 0208 	bic.w	r2, r2, #8
 8002a72:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d003      	beq.n	8002a84 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a88:	2220      	movs	r2, #32
 8002a8a:	409a      	lsls	r2, r3
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	4013      	ands	r3, r2
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	f000 808f 	beq.w	8002bb4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 0310 	and.w	r3, r3, #16
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	f000 8087 	beq.w	8002bb4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aaa:	2220      	movs	r2, #32
 8002aac:	409a      	lsls	r2, r3
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	2b05      	cmp	r3, #5
 8002abc:	d136      	bne.n	8002b2c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f022 0216 	bic.w	r2, r2, #22
 8002acc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	695a      	ldr	r2, [r3, #20]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002adc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d103      	bne.n	8002aee <HAL_DMA_IRQHandler+0x1da>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d007      	beq.n	8002afe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f022 0208 	bic.w	r2, r2, #8
 8002afc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b02:	223f      	movs	r2, #63	; 0x3f
 8002b04:	409a      	lsls	r2, r3
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d07e      	beq.n	8002c20 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	4798      	blx	r3
        }
        return;
 8002b2a:	e079      	b.n	8002c20 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d01d      	beq.n	8002b76 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d10d      	bne.n	8002b64 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d031      	beq.n	8002bb4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	4798      	blx	r3
 8002b58:	e02c      	b.n	8002bb4 <HAL_DMA_IRQHandler+0x2a0>
 8002b5a:	bf00      	nop
 8002b5c:	20000000 	.word	0x20000000
 8002b60:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d023      	beq.n	8002bb4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b70:	6878      	ldr	r0, [r7, #4]
 8002b72:	4798      	blx	r3
 8002b74:	e01e      	b.n	8002bb4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d10f      	bne.n	8002ba4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f022 0210 	bic.w	r2, r2, #16
 8002b92:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2201      	movs	r2, #1
 8002b98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d003      	beq.n	8002bb4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bb0:	6878      	ldr	r0, [r7, #4]
 8002bb2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d032      	beq.n	8002c22 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bc0:	f003 0301 	and.w	r3, r3, #1
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d022      	beq.n	8002c0e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2205      	movs	r2, #5
 8002bcc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f022 0201 	bic.w	r2, r2, #1
 8002bde:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	3301      	adds	r3, #1
 8002be4:	60bb      	str	r3, [r7, #8]
 8002be6:	697a      	ldr	r2, [r7, #20]
 8002be8:	429a      	cmp	r2, r3
 8002bea:	d307      	bcc.n	8002bfc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 0301 	and.w	r3, r3, #1
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d1f2      	bne.n	8002be0 <HAL_DMA_IRQHandler+0x2cc>
 8002bfa:	e000      	b.n	8002bfe <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002bfc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2201      	movs	r2, #1
 8002c02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d005      	beq.n	8002c22 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	4798      	blx	r3
 8002c1e:	e000      	b.n	8002c22 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002c20:	bf00      	nop
    }
  }
}
 8002c22:	3718      	adds	r7, #24
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}

08002c28 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b085      	sub	sp, #20
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	60f8      	str	r0, [r7, #12]
 8002c30:	60b9      	str	r1, [r7, #8]
 8002c32:	607a      	str	r2, [r7, #4]
 8002c34:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002c44:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	683a      	ldr	r2, [r7, #0]
 8002c4c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	2b40      	cmp	r3, #64	; 0x40
 8002c54:	d108      	bne.n	8002c68 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	68ba      	ldr	r2, [r7, #8]
 8002c64:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002c66:	e007      	b.n	8002c78 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	68ba      	ldr	r2, [r7, #8]
 8002c6e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	687a      	ldr	r2, [r7, #4]
 8002c76:	60da      	str	r2, [r3, #12]
}
 8002c78:	bf00      	nop
 8002c7a:	3714      	adds	r7, #20
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c82:	4770      	bx	lr

08002c84 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b085      	sub	sp, #20
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	3b10      	subs	r3, #16
 8002c94:	4a14      	ldr	r2, [pc, #80]	; (8002ce8 <DMA_CalcBaseAndBitshift+0x64>)
 8002c96:	fba2 2303 	umull	r2, r3, r2, r3
 8002c9a:	091b      	lsrs	r3, r3, #4
 8002c9c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002c9e:	4a13      	ldr	r2, [pc, #76]	; (8002cec <DMA_CalcBaseAndBitshift+0x68>)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	4413      	add	r3, r2
 8002ca4:	781b      	ldrb	r3, [r3, #0]
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2b03      	cmp	r3, #3
 8002cb0:	d909      	bls.n	8002cc6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002cba:	f023 0303 	bic.w	r3, r3, #3
 8002cbe:	1d1a      	adds	r2, r3, #4
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	659a      	str	r2, [r3, #88]	; 0x58
 8002cc4:	e007      	b.n	8002cd6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002cce:	f023 0303 	bic.w	r3, r3, #3
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3714      	adds	r7, #20
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr
 8002ce6:	bf00      	nop
 8002ce8:	aaaaaaab 	.word	0xaaaaaaab
 8002cec:	080082ec 	.word	0x080082ec

08002cf0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b085      	sub	sp, #20
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d00:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	699b      	ldr	r3, [r3, #24]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d11f      	bne.n	8002d4a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	2b03      	cmp	r3, #3
 8002d0e:	d856      	bhi.n	8002dbe <DMA_CheckFifoParam+0xce>
 8002d10:	a201      	add	r2, pc, #4	; (adr r2, 8002d18 <DMA_CheckFifoParam+0x28>)
 8002d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d16:	bf00      	nop
 8002d18:	08002d29 	.word	0x08002d29
 8002d1c:	08002d3b 	.word	0x08002d3b
 8002d20:	08002d29 	.word	0x08002d29
 8002d24:	08002dbf 	.word	0x08002dbf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d046      	beq.n	8002dc2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d38:	e043      	b.n	8002dc2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d3e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002d42:	d140      	bne.n	8002dc6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d48:	e03d      	b.n	8002dc6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	699b      	ldr	r3, [r3, #24]
 8002d4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d52:	d121      	bne.n	8002d98 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	2b03      	cmp	r3, #3
 8002d58:	d837      	bhi.n	8002dca <DMA_CheckFifoParam+0xda>
 8002d5a:	a201      	add	r2, pc, #4	; (adr r2, 8002d60 <DMA_CheckFifoParam+0x70>)
 8002d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d60:	08002d71 	.word	0x08002d71
 8002d64:	08002d77 	.word	0x08002d77
 8002d68:	08002d71 	.word	0x08002d71
 8002d6c:	08002d89 	.word	0x08002d89
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	73fb      	strb	r3, [r7, #15]
      break;
 8002d74:	e030      	b.n	8002dd8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d025      	beq.n	8002dce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d86:	e022      	b.n	8002dce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d8c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002d90:	d11f      	bne.n	8002dd2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002d96:	e01c      	b.n	8002dd2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d903      	bls.n	8002da6 <DMA_CheckFifoParam+0xb6>
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	2b03      	cmp	r3, #3
 8002da2:	d003      	beq.n	8002dac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002da4:	e018      	b.n	8002dd8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	73fb      	strb	r3, [r7, #15]
      break;
 8002daa:	e015      	b.n	8002dd8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d00e      	beq.n	8002dd6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	73fb      	strb	r3, [r7, #15]
      break;
 8002dbc:	e00b      	b.n	8002dd6 <DMA_CheckFifoParam+0xe6>
      break;
 8002dbe:	bf00      	nop
 8002dc0:	e00a      	b.n	8002dd8 <DMA_CheckFifoParam+0xe8>
      break;
 8002dc2:	bf00      	nop
 8002dc4:	e008      	b.n	8002dd8 <DMA_CheckFifoParam+0xe8>
      break;
 8002dc6:	bf00      	nop
 8002dc8:	e006      	b.n	8002dd8 <DMA_CheckFifoParam+0xe8>
      break;
 8002dca:	bf00      	nop
 8002dcc:	e004      	b.n	8002dd8 <DMA_CheckFifoParam+0xe8>
      break;
 8002dce:	bf00      	nop
 8002dd0:	e002      	b.n	8002dd8 <DMA_CheckFifoParam+0xe8>
      break;   
 8002dd2:	bf00      	nop
 8002dd4:	e000      	b.n	8002dd8 <DMA_CheckFifoParam+0xe8>
      break;
 8002dd6:	bf00      	nop
    }
  } 
  
  return status; 
 8002dd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3714      	adds	r7, #20
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop

08002de8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b089      	sub	sp, #36	; 0x24
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
 8002df0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002df2:	2300      	movs	r3, #0
 8002df4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002df6:	2300      	movs	r3, #0
 8002df8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002dfe:	2300      	movs	r3, #0
 8002e00:	61fb      	str	r3, [r7, #28]
 8002e02:	e159      	b.n	80030b8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e04:	2201      	movs	r2, #1
 8002e06:	69fb      	ldr	r3, [r7, #28]
 8002e08:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	697a      	ldr	r2, [r7, #20]
 8002e14:	4013      	ands	r3, r2
 8002e16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e18:	693a      	ldr	r2, [r7, #16]
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	f040 8148 	bne.w	80030b2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	f003 0303 	and.w	r3, r3, #3
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d005      	beq.n	8002e3a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d130      	bne.n	8002e9c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e40:	69fb      	ldr	r3, [r7, #28]
 8002e42:	005b      	lsls	r3, r3, #1
 8002e44:	2203      	movs	r2, #3
 8002e46:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4a:	43db      	mvns	r3, r3
 8002e4c:	69ba      	ldr	r2, [r7, #24]
 8002e4e:	4013      	ands	r3, r2
 8002e50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	68da      	ldr	r2, [r3, #12]
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	005b      	lsls	r3, r3, #1
 8002e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5e:	69ba      	ldr	r2, [r7, #24]
 8002e60:	4313      	orrs	r3, r2
 8002e62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	69ba      	ldr	r2, [r7, #24]
 8002e68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e70:	2201      	movs	r2, #1
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	fa02 f303 	lsl.w	r3, r2, r3
 8002e78:	43db      	mvns	r3, r3
 8002e7a:	69ba      	ldr	r2, [r7, #24]
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	091b      	lsrs	r3, r3, #4
 8002e86:	f003 0201 	and.w	r2, r3, #1
 8002e8a:	69fb      	ldr	r3, [r7, #28]
 8002e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e90:	69ba      	ldr	r2, [r7, #24]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	69ba      	ldr	r2, [r7, #24]
 8002e9a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f003 0303 	and.w	r3, r3, #3
 8002ea4:	2b03      	cmp	r3, #3
 8002ea6:	d017      	beq.n	8002ed8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	005b      	lsls	r3, r3, #1
 8002eb2:	2203      	movs	r2, #3
 8002eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb8:	43db      	mvns	r3, r3
 8002eba:	69ba      	ldr	r2, [r7, #24]
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	689a      	ldr	r2, [r3, #8]
 8002ec4:	69fb      	ldr	r3, [r7, #28]
 8002ec6:	005b      	lsls	r3, r3, #1
 8002ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ecc:	69ba      	ldr	r2, [r7, #24]
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	69ba      	ldr	r2, [r7, #24]
 8002ed6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f003 0303 	and.w	r3, r3, #3
 8002ee0:	2b02      	cmp	r3, #2
 8002ee2:	d123      	bne.n	8002f2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	08da      	lsrs	r2, r3, #3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	3208      	adds	r2, #8
 8002eec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ef0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	f003 0307 	and.w	r3, r3, #7
 8002ef8:	009b      	lsls	r3, r3, #2
 8002efa:	220f      	movs	r2, #15
 8002efc:	fa02 f303 	lsl.w	r3, r2, r3
 8002f00:	43db      	mvns	r3, r3
 8002f02:	69ba      	ldr	r2, [r7, #24]
 8002f04:	4013      	ands	r3, r2
 8002f06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	691a      	ldr	r2, [r3, #16]
 8002f0c:	69fb      	ldr	r3, [r7, #28]
 8002f0e:	f003 0307 	and.w	r3, r3, #7
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	fa02 f303 	lsl.w	r3, r2, r3
 8002f18:	69ba      	ldr	r2, [r7, #24]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	08da      	lsrs	r2, r3, #3
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	3208      	adds	r2, #8
 8002f26:	69b9      	ldr	r1, [r7, #24]
 8002f28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	005b      	lsls	r3, r3, #1
 8002f36:	2203      	movs	r2, #3
 8002f38:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3c:	43db      	mvns	r3, r3
 8002f3e:	69ba      	ldr	r2, [r7, #24]
 8002f40:	4013      	ands	r3, r2
 8002f42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f003 0203 	and.w	r2, r3, #3
 8002f4c:	69fb      	ldr	r3, [r7, #28]
 8002f4e:	005b      	lsls	r3, r3, #1
 8002f50:	fa02 f303 	lsl.w	r3, r2, r3
 8002f54:	69ba      	ldr	r2, [r7, #24]
 8002f56:	4313      	orrs	r3, r2
 8002f58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	69ba      	ldr	r2, [r7, #24]
 8002f5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	f000 80a2 	beq.w	80030b2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f6e:	2300      	movs	r3, #0
 8002f70:	60fb      	str	r3, [r7, #12]
 8002f72:	4b57      	ldr	r3, [pc, #348]	; (80030d0 <HAL_GPIO_Init+0x2e8>)
 8002f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f76:	4a56      	ldr	r2, [pc, #344]	; (80030d0 <HAL_GPIO_Init+0x2e8>)
 8002f78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f7c:	6453      	str	r3, [r2, #68]	; 0x44
 8002f7e:	4b54      	ldr	r3, [pc, #336]	; (80030d0 <HAL_GPIO_Init+0x2e8>)
 8002f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f86:	60fb      	str	r3, [r7, #12]
 8002f88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f8a:	4a52      	ldr	r2, [pc, #328]	; (80030d4 <HAL_GPIO_Init+0x2ec>)
 8002f8c:	69fb      	ldr	r3, [r7, #28]
 8002f8e:	089b      	lsrs	r3, r3, #2
 8002f90:	3302      	adds	r3, #2
 8002f92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f98:	69fb      	ldr	r3, [r7, #28]
 8002f9a:	f003 0303 	and.w	r3, r3, #3
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	220f      	movs	r2, #15
 8002fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa6:	43db      	mvns	r3, r3
 8002fa8:	69ba      	ldr	r2, [r7, #24]
 8002faa:	4013      	ands	r3, r2
 8002fac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a49      	ldr	r2, [pc, #292]	; (80030d8 <HAL_GPIO_Init+0x2f0>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d019      	beq.n	8002fea <HAL_GPIO_Init+0x202>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a48      	ldr	r2, [pc, #288]	; (80030dc <HAL_GPIO_Init+0x2f4>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d013      	beq.n	8002fe6 <HAL_GPIO_Init+0x1fe>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a47      	ldr	r2, [pc, #284]	; (80030e0 <HAL_GPIO_Init+0x2f8>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d00d      	beq.n	8002fe2 <HAL_GPIO_Init+0x1fa>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a46      	ldr	r2, [pc, #280]	; (80030e4 <HAL_GPIO_Init+0x2fc>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d007      	beq.n	8002fde <HAL_GPIO_Init+0x1f6>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a45      	ldr	r2, [pc, #276]	; (80030e8 <HAL_GPIO_Init+0x300>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d101      	bne.n	8002fda <HAL_GPIO_Init+0x1f2>
 8002fd6:	2304      	movs	r3, #4
 8002fd8:	e008      	b.n	8002fec <HAL_GPIO_Init+0x204>
 8002fda:	2307      	movs	r3, #7
 8002fdc:	e006      	b.n	8002fec <HAL_GPIO_Init+0x204>
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e004      	b.n	8002fec <HAL_GPIO_Init+0x204>
 8002fe2:	2302      	movs	r3, #2
 8002fe4:	e002      	b.n	8002fec <HAL_GPIO_Init+0x204>
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e000      	b.n	8002fec <HAL_GPIO_Init+0x204>
 8002fea:	2300      	movs	r3, #0
 8002fec:	69fa      	ldr	r2, [r7, #28]
 8002fee:	f002 0203 	and.w	r2, r2, #3
 8002ff2:	0092      	lsls	r2, r2, #2
 8002ff4:	4093      	lsls	r3, r2
 8002ff6:	69ba      	ldr	r2, [r7, #24]
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ffc:	4935      	ldr	r1, [pc, #212]	; (80030d4 <HAL_GPIO_Init+0x2ec>)
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	089b      	lsrs	r3, r3, #2
 8003002:	3302      	adds	r3, #2
 8003004:	69ba      	ldr	r2, [r7, #24]
 8003006:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800300a:	4b38      	ldr	r3, [pc, #224]	; (80030ec <HAL_GPIO_Init+0x304>)
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	43db      	mvns	r3, r3
 8003014:	69ba      	ldr	r2, [r7, #24]
 8003016:	4013      	ands	r3, r2
 8003018:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003022:	2b00      	cmp	r3, #0
 8003024:	d003      	beq.n	800302e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003026:	69ba      	ldr	r2, [r7, #24]
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	4313      	orrs	r3, r2
 800302c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800302e:	4a2f      	ldr	r2, [pc, #188]	; (80030ec <HAL_GPIO_Init+0x304>)
 8003030:	69bb      	ldr	r3, [r7, #24]
 8003032:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003034:	4b2d      	ldr	r3, [pc, #180]	; (80030ec <HAL_GPIO_Init+0x304>)
 8003036:	68db      	ldr	r3, [r3, #12]
 8003038:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	43db      	mvns	r3, r3
 800303e:	69ba      	ldr	r2, [r7, #24]
 8003040:	4013      	ands	r3, r2
 8003042:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d003      	beq.n	8003058 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003050:	69ba      	ldr	r2, [r7, #24]
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	4313      	orrs	r3, r2
 8003056:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003058:	4a24      	ldr	r2, [pc, #144]	; (80030ec <HAL_GPIO_Init+0x304>)
 800305a:	69bb      	ldr	r3, [r7, #24]
 800305c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800305e:	4b23      	ldr	r3, [pc, #140]	; (80030ec <HAL_GPIO_Init+0x304>)
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	43db      	mvns	r3, r3
 8003068:	69ba      	ldr	r2, [r7, #24]
 800306a:	4013      	ands	r3, r2
 800306c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d003      	beq.n	8003082 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800307a:	69ba      	ldr	r2, [r7, #24]
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	4313      	orrs	r3, r2
 8003080:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003082:	4a1a      	ldr	r2, [pc, #104]	; (80030ec <HAL_GPIO_Init+0x304>)
 8003084:	69bb      	ldr	r3, [r7, #24]
 8003086:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003088:	4b18      	ldr	r3, [pc, #96]	; (80030ec <HAL_GPIO_Init+0x304>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	43db      	mvns	r3, r3
 8003092:	69ba      	ldr	r2, [r7, #24]
 8003094:	4013      	ands	r3, r2
 8003096:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d003      	beq.n	80030ac <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80030a4:	69ba      	ldr	r2, [r7, #24]
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	4313      	orrs	r3, r2
 80030aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80030ac:	4a0f      	ldr	r2, [pc, #60]	; (80030ec <HAL_GPIO_Init+0x304>)
 80030ae:	69bb      	ldr	r3, [r7, #24]
 80030b0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	3301      	adds	r3, #1
 80030b6:	61fb      	str	r3, [r7, #28]
 80030b8:	69fb      	ldr	r3, [r7, #28]
 80030ba:	2b0f      	cmp	r3, #15
 80030bc:	f67f aea2 	bls.w	8002e04 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80030c0:	bf00      	nop
 80030c2:	bf00      	nop
 80030c4:	3724      	adds	r7, #36	; 0x24
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	40023800 	.word	0x40023800
 80030d4:	40013800 	.word	0x40013800
 80030d8:	40020000 	.word	0x40020000
 80030dc:	40020400 	.word	0x40020400
 80030e0:	40020800 	.word	0x40020800
 80030e4:	40020c00 	.word	0x40020c00
 80030e8:	40021000 	.word	0x40021000
 80030ec:	40013c00 	.word	0x40013c00

080030f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b085      	sub	sp, #20
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
 80030f8:	460b      	mov	r3, r1
 80030fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	691a      	ldr	r2, [r3, #16]
 8003100:	887b      	ldrh	r3, [r7, #2]
 8003102:	4013      	ands	r3, r2
 8003104:	2b00      	cmp	r3, #0
 8003106:	d002      	beq.n	800310e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003108:	2301      	movs	r3, #1
 800310a:	73fb      	strb	r3, [r7, #15]
 800310c:	e001      	b.n	8003112 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800310e:	2300      	movs	r3, #0
 8003110:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003112:	7bfb      	ldrb	r3, [r7, #15]
}
 8003114:	4618      	mov	r0, r3
 8003116:	3714      	adds	r7, #20
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr

08003120 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003120:	b480      	push	{r7}
 8003122:	b083      	sub	sp, #12
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
 8003128:	460b      	mov	r3, r1
 800312a:	807b      	strh	r3, [r7, #2]
 800312c:	4613      	mov	r3, r2
 800312e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003130:	787b      	ldrb	r3, [r7, #1]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d003      	beq.n	800313e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003136:	887a      	ldrh	r2, [r7, #2]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800313c:	e003      	b.n	8003146 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800313e:	887b      	ldrh	r3, [r7, #2]
 8003140:	041a      	lsls	r2, r3, #16
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	619a      	str	r2, [r3, #24]
}
 8003146:	bf00      	nop
 8003148:	370c      	adds	r7, #12
 800314a:	46bd      	mov	sp, r7
 800314c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003150:	4770      	bx	lr
	...

08003154 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b084      	sub	sp, #16
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d101      	bne.n	8003166 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e12b      	b.n	80033be <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800316c:	b2db      	uxtb	r3, r3
 800316e:	2b00      	cmp	r3, #0
 8003170:	d106      	bne.n	8003180 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2200      	movs	r2, #0
 8003176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f7fe fb20 	bl	80017c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2224      	movs	r2, #36	; 0x24
 8003184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f022 0201 	bic.w	r2, r2, #1
 8003196:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80031a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80031b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80031b8:	f001 fa08 	bl	80045cc <HAL_RCC_GetPCLK1Freq>
 80031bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	4a81      	ldr	r2, [pc, #516]	; (80033c8 <HAL_I2C_Init+0x274>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d807      	bhi.n	80031d8 <HAL_I2C_Init+0x84>
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	4a80      	ldr	r2, [pc, #512]	; (80033cc <HAL_I2C_Init+0x278>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	bf94      	ite	ls
 80031d0:	2301      	movls	r3, #1
 80031d2:	2300      	movhi	r3, #0
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	e006      	b.n	80031e6 <HAL_I2C_Init+0x92>
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	4a7d      	ldr	r2, [pc, #500]	; (80033d0 <HAL_I2C_Init+0x27c>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	bf94      	ite	ls
 80031e0:	2301      	movls	r3, #1
 80031e2:	2300      	movhi	r3, #0
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d001      	beq.n	80031ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e0e7      	b.n	80033be <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	4a78      	ldr	r2, [pc, #480]	; (80033d4 <HAL_I2C_Init+0x280>)
 80031f2:	fba2 2303 	umull	r2, r3, r2, r3
 80031f6:	0c9b      	lsrs	r3, r3, #18
 80031f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	68ba      	ldr	r2, [r7, #8]
 800320a:	430a      	orrs	r2, r1
 800320c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	6a1b      	ldr	r3, [r3, #32]
 8003214:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	4a6a      	ldr	r2, [pc, #424]	; (80033c8 <HAL_I2C_Init+0x274>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d802      	bhi.n	8003228 <HAL_I2C_Init+0xd4>
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	3301      	adds	r3, #1
 8003226:	e009      	b.n	800323c <HAL_I2C_Init+0xe8>
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800322e:	fb02 f303 	mul.w	r3, r2, r3
 8003232:	4a69      	ldr	r2, [pc, #420]	; (80033d8 <HAL_I2C_Init+0x284>)
 8003234:	fba2 2303 	umull	r2, r3, r2, r3
 8003238:	099b      	lsrs	r3, r3, #6
 800323a:	3301      	adds	r3, #1
 800323c:	687a      	ldr	r2, [r7, #4]
 800323e:	6812      	ldr	r2, [r2, #0]
 8003240:	430b      	orrs	r3, r1
 8003242:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	69db      	ldr	r3, [r3, #28]
 800324a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800324e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	495c      	ldr	r1, [pc, #368]	; (80033c8 <HAL_I2C_Init+0x274>)
 8003258:	428b      	cmp	r3, r1
 800325a:	d819      	bhi.n	8003290 <HAL_I2C_Init+0x13c>
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	1e59      	subs	r1, r3, #1
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	005b      	lsls	r3, r3, #1
 8003266:	fbb1 f3f3 	udiv	r3, r1, r3
 800326a:	1c59      	adds	r1, r3, #1
 800326c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003270:	400b      	ands	r3, r1
 8003272:	2b00      	cmp	r3, #0
 8003274:	d00a      	beq.n	800328c <HAL_I2C_Init+0x138>
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	1e59      	subs	r1, r3, #1
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	005b      	lsls	r3, r3, #1
 8003280:	fbb1 f3f3 	udiv	r3, r1, r3
 8003284:	3301      	adds	r3, #1
 8003286:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800328a:	e051      	b.n	8003330 <HAL_I2C_Init+0x1dc>
 800328c:	2304      	movs	r3, #4
 800328e:	e04f      	b.n	8003330 <HAL_I2C_Init+0x1dc>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d111      	bne.n	80032bc <HAL_I2C_Init+0x168>
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	1e58      	subs	r0, r3, #1
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6859      	ldr	r1, [r3, #4]
 80032a0:	460b      	mov	r3, r1
 80032a2:	005b      	lsls	r3, r3, #1
 80032a4:	440b      	add	r3, r1
 80032a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80032aa:	3301      	adds	r3, #1
 80032ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	bf0c      	ite	eq
 80032b4:	2301      	moveq	r3, #1
 80032b6:	2300      	movne	r3, #0
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	e012      	b.n	80032e2 <HAL_I2C_Init+0x18e>
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	1e58      	subs	r0, r3, #1
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6859      	ldr	r1, [r3, #4]
 80032c4:	460b      	mov	r3, r1
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	440b      	add	r3, r1
 80032ca:	0099      	lsls	r1, r3, #2
 80032cc:	440b      	add	r3, r1
 80032ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80032d2:	3301      	adds	r3, #1
 80032d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032d8:	2b00      	cmp	r3, #0
 80032da:	bf0c      	ite	eq
 80032dc:	2301      	moveq	r3, #1
 80032de:	2300      	movne	r3, #0
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d001      	beq.n	80032ea <HAL_I2C_Init+0x196>
 80032e6:	2301      	movs	r3, #1
 80032e8:	e022      	b.n	8003330 <HAL_I2C_Init+0x1dc>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	689b      	ldr	r3, [r3, #8]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d10e      	bne.n	8003310 <HAL_I2C_Init+0x1bc>
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	1e58      	subs	r0, r3, #1
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6859      	ldr	r1, [r3, #4]
 80032fa:	460b      	mov	r3, r1
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	440b      	add	r3, r1
 8003300:	fbb0 f3f3 	udiv	r3, r0, r3
 8003304:	3301      	adds	r3, #1
 8003306:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800330a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800330e:	e00f      	b.n	8003330 <HAL_I2C_Init+0x1dc>
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	1e58      	subs	r0, r3, #1
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6859      	ldr	r1, [r3, #4]
 8003318:	460b      	mov	r3, r1
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	440b      	add	r3, r1
 800331e:	0099      	lsls	r1, r3, #2
 8003320:	440b      	add	r3, r1
 8003322:	fbb0 f3f3 	udiv	r3, r0, r3
 8003326:	3301      	adds	r3, #1
 8003328:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800332c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003330:	6879      	ldr	r1, [r7, #4]
 8003332:	6809      	ldr	r1, [r1, #0]
 8003334:	4313      	orrs	r3, r2
 8003336:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	69da      	ldr	r2, [r3, #28]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6a1b      	ldr	r3, [r3, #32]
 800334a:	431a      	orrs	r2, r3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	430a      	orrs	r2, r1
 8003352:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800335e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	6911      	ldr	r1, [r2, #16]
 8003366:	687a      	ldr	r2, [r7, #4]
 8003368:	68d2      	ldr	r2, [r2, #12]
 800336a:	4311      	orrs	r1, r2
 800336c:	687a      	ldr	r2, [r7, #4]
 800336e:	6812      	ldr	r2, [r2, #0]
 8003370:	430b      	orrs	r3, r1
 8003372:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	695a      	ldr	r2, [r3, #20]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	699b      	ldr	r3, [r3, #24]
 8003386:	431a      	orrs	r2, r3
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	430a      	orrs	r2, r1
 800338e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f042 0201 	orr.w	r2, r2, #1
 800339e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2200      	movs	r2, #0
 80033a4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2220      	movs	r2, #32
 80033aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2200      	movs	r2, #0
 80033b2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80033bc:	2300      	movs	r3, #0
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3710      	adds	r7, #16
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	000186a0 	.word	0x000186a0
 80033cc:	001e847f 	.word	0x001e847f
 80033d0:	003d08ff 	.word	0x003d08ff
 80033d4:	431bde83 	.word	0x431bde83
 80033d8:	10624dd3 	.word	0x10624dd3

080033dc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b088      	sub	sp, #32
 80033e0:	af02      	add	r7, sp, #8
 80033e2:	60f8      	str	r0, [r7, #12]
 80033e4:	607a      	str	r2, [r7, #4]
 80033e6:	461a      	mov	r2, r3
 80033e8:	460b      	mov	r3, r1
 80033ea:	817b      	strh	r3, [r7, #10]
 80033ec:	4613      	mov	r3, r2
 80033ee:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80033f0:	f7fe fc46 	bl	8001c80 <HAL_GetTick>
 80033f4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	2b20      	cmp	r3, #32
 8003400:	f040 80e0 	bne.w	80035c4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	9300      	str	r3, [sp, #0]
 8003408:	2319      	movs	r3, #25
 800340a:	2201      	movs	r2, #1
 800340c:	4970      	ldr	r1, [pc, #448]	; (80035d0 <HAL_I2C_Master_Transmit+0x1f4>)
 800340e:	68f8      	ldr	r0, [r7, #12]
 8003410:	f000 fa92 	bl	8003938 <I2C_WaitOnFlagUntilTimeout>
 8003414:	4603      	mov	r3, r0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d001      	beq.n	800341e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800341a:	2302      	movs	r3, #2
 800341c:	e0d3      	b.n	80035c6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003424:	2b01      	cmp	r3, #1
 8003426:	d101      	bne.n	800342c <HAL_I2C_Master_Transmit+0x50>
 8003428:	2302      	movs	r3, #2
 800342a:	e0cc      	b.n	80035c6 <HAL_I2C_Master_Transmit+0x1ea>
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2201      	movs	r2, #1
 8003430:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0301 	and.w	r3, r3, #1
 800343e:	2b01      	cmp	r3, #1
 8003440:	d007      	beq.n	8003452 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f042 0201 	orr.w	r2, r2, #1
 8003450:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003460:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	2221      	movs	r2, #33	; 0x21
 8003466:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2210      	movs	r2, #16
 800346e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	2200      	movs	r2, #0
 8003476:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	893a      	ldrh	r2, [r7, #8]
 8003482:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003488:	b29a      	uxth	r2, r3
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	4a50      	ldr	r2, [pc, #320]	; (80035d4 <HAL_I2C_Master_Transmit+0x1f8>)
 8003492:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003494:	8979      	ldrh	r1, [r7, #10]
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	6a3a      	ldr	r2, [r7, #32]
 800349a:	68f8      	ldr	r0, [r7, #12]
 800349c:	f000 f9ca 	bl	8003834 <I2C_MasterRequestWrite>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d001      	beq.n	80034aa <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e08d      	b.n	80035c6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034aa:	2300      	movs	r3, #0
 80034ac:	613b      	str	r3, [r7, #16]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	695b      	ldr	r3, [r3, #20]
 80034b4:	613b      	str	r3, [r7, #16]
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	699b      	ldr	r3, [r3, #24]
 80034bc:	613b      	str	r3, [r7, #16]
 80034be:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80034c0:	e066      	b.n	8003590 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034c2:	697a      	ldr	r2, [r7, #20]
 80034c4:	6a39      	ldr	r1, [r7, #32]
 80034c6:	68f8      	ldr	r0, [r7, #12]
 80034c8:	f000 fb50 	bl	8003b6c <I2C_WaitOnTXEFlagUntilTimeout>
 80034cc:	4603      	mov	r3, r0
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d00d      	beq.n	80034ee <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d6:	2b04      	cmp	r3, #4
 80034d8:	d107      	bne.n	80034ea <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034e8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e06b      	b.n	80035c6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f2:	781a      	ldrb	r2, [r3, #0]
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034fe:	1c5a      	adds	r2, r3, #1
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003508:	b29b      	uxth	r3, r3
 800350a:	3b01      	subs	r3, #1
 800350c:	b29a      	uxth	r2, r3
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003516:	3b01      	subs	r3, #1
 8003518:	b29a      	uxth	r2, r3
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	695b      	ldr	r3, [r3, #20]
 8003524:	f003 0304 	and.w	r3, r3, #4
 8003528:	2b04      	cmp	r3, #4
 800352a:	d11b      	bne.n	8003564 <HAL_I2C_Master_Transmit+0x188>
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003530:	2b00      	cmp	r3, #0
 8003532:	d017      	beq.n	8003564 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003538:	781a      	ldrb	r2, [r3, #0]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003544:	1c5a      	adds	r2, r3, #1
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800354e:	b29b      	uxth	r3, r3
 8003550:	3b01      	subs	r3, #1
 8003552:	b29a      	uxth	r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800355c:	3b01      	subs	r3, #1
 800355e:	b29a      	uxth	r2, r3
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003564:	697a      	ldr	r2, [r7, #20]
 8003566:	6a39      	ldr	r1, [r7, #32]
 8003568:	68f8      	ldr	r0, [r7, #12]
 800356a:	f000 fb47 	bl	8003bfc <I2C_WaitOnBTFFlagUntilTimeout>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d00d      	beq.n	8003590 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003578:	2b04      	cmp	r3, #4
 800357a:	d107      	bne.n	800358c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800358a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e01a      	b.n	80035c6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003594:	2b00      	cmp	r3, #0
 8003596:	d194      	bne.n	80034c2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2220      	movs	r2, #32
 80035ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2200      	movs	r2, #0
 80035b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2200      	movs	r2, #0
 80035bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80035c0:	2300      	movs	r3, #0
 80035c2:	e000      	b.n	80035c6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80035c4:	2302      	movs	r3, #2
  }
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3718      	adds	r7, #24
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	00100002 	.word	0x00100002
 80035d4:	ffff0000 	.word	0xffff0000

080035d8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b08a      	sub	sp, #40	; 0x28
 80035dc:	af02      	add	r7, sp, #8
 80035de:	60f8      	str	r0, [r7, #12]
 80035e0:	607a      	str	r2, [r7, #4]
 80035e2:	603b      	str	r3, [r7, #0]
 80035e4:	460b      	mov	r3, r1
 80035e6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80035e8:	f7fe fb4a 	bl	8001c80 <HAL_GetTick>
 80035ec:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80035ee:	2300      	movs	r3, #0
 80035f0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	2b20      	cmp	r3, #32
 80035fc:	f040 8111 	bne.w	8003822 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003600:	69fb      	ldr	r3, [r7, #28]
 8003602:	9300      	str	r3, [sp, #0]
 8003604:	2319      	movs	r3, #25
 8003606:	2201      	movs	r2, #1
 8003608:	4988      	ldr	r1, [pc, #544]	; (800382c <HAL_I2C_IsDeviceReady+0x254>)
 800360a:	68f8      	ldr	r0, [r7, #12]
 800360c:	f000 f994 	bl	8003938 <I2C_WaitOnFlagUntilTimeout>
 8003610:	4603      	mov	r3, r0
 8003612:	2b00      	cmp	r3, #0
 8003614:	d001      	beq.n	800361a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003616:	2302      	movs	r3, #2
 8003618:	e104      	b.n	8003824 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003620:	2b01      	cmp	r3, #1
 8003622:	d101      	bne.n	8003628 <HAL_I2C_IsDeviceReady+0x50>
 8003624:	2302      	movs	r3, #2
 8003626:	e0fd      	b.n	8003824 <HAL_I2C_IsDeviceReady+0x24c>
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2201      	movs	r2, #1
 800362c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 0301 	and.w	r3, r3, #1
 800363a:	2b01      	cmp	r3, #1
 800363c:	d007      	beq.n	800364e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f042 0201 	orr.w	r2, r2, #1
 800364c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800365c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2224      	movs	r2, #36	; 0x24
 8003662:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2200      	movs	r2, #0
 800366a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	4a70      	ldr	r2, [pc, #448]	; (8003830 <HAL_I2C_IsDeviceReady+0x258>)
 8003670:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003680:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003682:	69fb      	ldr	r3, [r7, #28]
 8003684:	9300      	str	r3, [sp, #0]
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	2200      	movs	r2, #0
 800368a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800368e:	68f8      	ldr	r0, [r7, #12]
 8003690:	f000 f952 	bl	8003938 <I2C_WaitOnFlagUntilTimeout>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d00d      	beq.n	80036b6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036a8:	d103      	bne.n	80036b2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036b0:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e0b6      	b.n	8003824 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80036b6:	897b      	ldrh	r3, [r7, #10]
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	461a      	mov	r2, r3
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80036c4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80036c6:	f7fe fadb 	bl	8001c80 <HAL_GetTick>
 80036ca:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	695b      	ldr	r3, [r3, #20]
 80036d2:	f003 0302 	and.w	r3, r3, #2
 80036d6:	2b02      	cmp	r3, #2
 80036d8:	bf0c      	ite	eq
 80036da:	2301      	moveq	r3, #1
 80036dc:	2300      	movne	r3, #0
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	695b      	ldr	r3, [r3, #20]
 80036e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036f0:	bf0c      	ite	eq
 80036f2:	2301      	moveq	r3, #1
 80036f4:	2300      	movne	r3, #0
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80036fa:	e025      	b.n	8003748 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80036fc:	f7fe fac0 	bl	8001c80 <HAL_GetTick>
 8003700:	4602      	mov	r2, r0
 8003702:	69fb      	ldr	r3, [r7, #28]
 8003704:	1ad3      	subs	r3, r2, r3
 8003706:	683a      	ldr	r2, [r7, #0]
 8003708:	429a      	cmp	r2, r3
 800370a:	d302      	bcc.n	8003712 <HAL_I2C_IsDeviceReady+0x13a>
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d103      	bne.n	800371a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	22a0      	movs	r2, #160	; 0xa0
 8003716:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	695b      	ldr	r3, [r3, #20]
 8003720:	f003 0302 	and.w	r3, r3, #2
 8003724:	2b02      	cmp	r3, #2
 8003726:	bf0c      	ite	eq
 8003728:	2301      	moveq	r3, #1
 800372a:	2300      	movne	r3, #0
 800372c:	b2db      	uxtb	r3, r3
 800372e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	695b      	ldr	r3, [r3, #20]
 8003736:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800373a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800373e:	bf0c      	ite	eq
 8003740:	2301      	moveq	r3, #1
 8003742:	2300      	movne	r3, #0
 8003744:	b2db      	uxtb	r3, r3
 8003746:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800374e:	b2db      	uxtb	r3, r3
 8003750:	2ba0      	cmp	r3, #160	; 0xa0
 8003752:	d005      	beq.n	8003760 <HAL_I2C_IsDeviceReady+0x188>
 8003754:	7dfb      	ldrb	r3, [r7, #23]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d102      	bne.n	8003760 <HAL_I2C_IsDeviceReady+0x188>
 800375a:	7dbb      	ldrb	r3, [r7, #22]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d0cd      	beq.n	80036fc <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2220      	movs	r2, #32
 8003764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	695b      	ldr	r3, [r3, #20]
 800376e:	f003 0302 	and.w	r3, r3, #2
 8003772:	2b02      	cmp	r3, #2
 8003774:	d129      	bne.n	80037ca <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003784:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003786:	2300      	movs	r3, #0
 8003788:	613b      	str	r3, [r7, #16]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	695b      	ldr	r3, [r3, #20]
 8003790:	613b      	str	r3, [r7, #16]
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	699b      	ldr	r3, [r3, #24]
 8003798:	613b      	str	r3, [r7, #16]
 800379a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800379c:	69fb      	ldr	r3, [r7, #28]
 800379e:	9300      	str	r3, [sp, #0]
 80037a0:	2319      	movs	r3, #25
 80037a2:	2201      	movs	r2, #1
 80037a4:	4921      	ldr	r1, [pc, #132]	; (800382c <HAL_I2C_IsDeviceReady+0x254>)
 80037a6:	68f8      	ldr	r0, [r7, #12]
 80037a8:	f000 f8c6 	bl	8003938 <I2C_WaitOnFlagUntilTimeout>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d001      	beq.n	80037b6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e036      	b.n	8003824 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2220      	movs	r2, #32
 80037ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80037c6:	2300      	movs	r3, #0
 80037c8:	e02c      	b.n	8003824 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037d8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80037e2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	9300      	str	r3, [sp, #0]
 80037e8:	2319      	movs	r3, #25
 80037ea:	2201      	movs	r2, #1
 80037ec:	490f      	ldr	r1, [pc, #60]	; (800382c <HAL_I2C_IsDeviceReady+0x254>)
 80037ee:	68f8      	ldr	r0, [r7, #12]
 80037f0:	f000 f8a2 	bl	8003938 <I2C_WaitOnFlagUntilTimeout>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d001      	beq.n	80037fe <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e012      	b.n	8003824 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80037fe:	69bb      	ldr	r3, [r7, #24]
 8003800:	3301      	adds	r3, #1
 8003802:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003804:	69ba      	ldr	r2, [r7, #24]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	429a      	cmp	r2, r3
 800380a:	f4ff af32 	bcc.w	8003672 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	2220      	movs	r2, #32
 8003812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e000      	b.n	8003824 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003822:	2302      	movs	r3, #2
  }
}
 8003824:	4618      	mov	r0, r3
 8003826:	3720      	adds	r7, #32
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}
 800382c:	00100002 	.word	0x00100002
 8003830:	ffff0000 	.word	0xffff0000

08003834 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b088      	sub	sp, #32
 8003838:	af02      	add	r7, sp, #8
 800383a:	60f8      	str	r0, [r7, #12]
 800383c:	607a      	str	r2, [r7, #4]
 800383e:	603b      	str	r3, [r7, #0]
 8003840:	460b      	mov	r3, r1
 8003842:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003848:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	2b08      	cmp	r3, #8
 800384e:	d006      	beq.n	800385e <I2C_MasterRequestWrite+0x2a>
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	2b01      	cmp	r3, #1
 8003854:	d003      	beq.n	800385e <I2C_MasterRequestWrite+0x2a>
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800385c:	d108      	bne.n	8003870 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800386c:	601a      	str	r2, [r3, #0]
 800386e:	e00b      	b.n	8003888 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003874:	2b12      	cmp	r3, #18
 8003876:	d107      	bne.n	8003888 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003886:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	9300      	str	r3, [sp, #0]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003894:	68f8      	ldr	r0, [r7, #12]
 8003896:	f000 f84f 	bl	8003938 <I2C_WaitOnFlagUntilTimeout>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d00d      	beq.n	80038bc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038ae:	d103      	bne.n	80038b8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038b6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80038b8:	2303      	movs	r3, #3
 80038ba:	e035      	b.n	8003928 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	691b      	ldr	r3, [r3, #16]
 80038c0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80038c4:	d108      	bne.n	80038d8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80038c6:	897b      	ldrh	r3, [r7, #10]
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	461a      	mov	r2, r3
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80038d4:	611a      	str	r2, [r3, #16]
 80038d6:	e01b      	b.n	8003910 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80038d8:	897b      	ldrh	r3, [r7, #10]
 80038da:	11db      	asrs	r3, r3, #7
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	f003 0306 	and.w	r3, r3, #6
 80038e2:	b2db      	uxtb	r3, r3
 80038e4:	f063 030f 	orn	r3, r3, #15
 80038e8:	b2da      	uxtb	r2, r3
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	687a      	ldr	r2, [r7, #4]
 80038f4:	490e      	ldr	r1, [pc, #56]	; (8003930 <I2C_MasterRequestWrite+0xfc>)
 80038f6:	68f8      	ldr	r0, [r7, #12]
 80038f8:	f000 f898 	bl	8003a2c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038fc:	4603      	mov	r3, r0
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d001      	beq.n	8003906 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	e010      	b.n	8003928 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003906:	897b      	ldrh	r3, [r7, #10]
 8003908:	b2da      	uxtb	r2, r3
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	687a      	ldr	r2, [r7, #4]
 8003914:	4907      	ldr	r1, [pc, #28]	; (8003934 <I2C_MasterRequestWrite+0x100>)
 8003916:	68f8      	ldr	r0, [r7, #12]
 8003918:	f000 f888 	bl	8003a2c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800391c:	4603      	mov	r3, r0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d001      	beq.n	8003926 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	e000      	b.n	8003928 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003926:	2300      	movs	r3, #0
}
 8003928:	4618      	mov	r0, r3
 800392a:	3718      	adds	r7, #24
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}
 8003930:	00010008 	.word	0x00010008
 8003934:	00010002 	.word	0x00010002

08003938 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b084      	sub	sp, #16
 800393c:	af00      	add	r7, sp, #0
 800393e:	60f8      	str	r0, [r7, #12]
 8003940:	60b9      	str	r1, [r7, #8]
 8003942:	603b      	str	r3, [r7, #0]
 8003944:	4613      	mov	r3, r2
 8003946:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003948:	e048      	b.n	80039dc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003950:	d044      	beq.n	80039dc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003952:	f7fe f995 	bl	8001c80 <HAL_GetTick>
 8003956:	4602      	mov	r2, r0
 8003958:	69bb      	ldr	r3, [r7, #24]
 800395a:	1ad3      	subs	r3, r2, r3
 800395c:	683a      	ldr	r2, [r7, #0]
 800395e:	429a      	cmp	r2, r3
 8003960:	d302      	bcc.n	8003968 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d139      	bne.n	80039dc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	0c1b      	lsrs	r3, r3, #16
 800396c:	b2db      	uxtb	r3, r3
 800396e:	2b01      	cmp	r3, #1
 8003970:	d10d      	bne.n	800398e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	695b      	ldr	r3, [r3, #20]
 8003978:	43da      	mvns	r2, r3
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	4013      	ands	r3, r2
 800397e:	b29b      	uxth	r3, r3
 8003980:	2b00      	cmp	r3, #0
 8003982:	bf0c      	ite	eq
 8003984:	2301      	moveq	r3, #1
 8003986:	2300      	movne	r3, #0
 8003988:	b2db      	uxtb	r3, r3
 800398a:	461a      	mov	r2, r3
 800398c:	e00c      	b.n	80039a8 <I2C_WaitOnFlagUntilTimeout+0x70>
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	699b      	ldr	r3, [r3, #24]
 8003994:	43da      	mvns	r2, r3
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	4013      	ands	r3, r2
 800399a:	b29b      	uxth	r3, r3
 800399c:	2b00      	cmp	r3, #0
 800399e:	bf0c      	ite	eq
 80039a0:	2301      	moveq	r3, #1
 80039a2:	2300      	movne	r3, #0
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	461a      	mov	r2, r3
 80039a8:	79fb      	ldrb	r3, [r7, #7]
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d116      	bne.n	80039dc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2200      	movs	r2, #0
 80039b2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2220      	movs	r2, #32
 80039b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2200      	movs	r2, #0
 80039c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c8:	f043 0220 	orr.w	r2, r3, #32
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2200      	movs	r2, #0
 80039d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	e023      	b.n	8003a24 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	0c1b      	lsrs	r3, r3, #16
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d10d      	bne.n	8003a02 <I2C_WaitOnFlagUntilTimeout+0xca>
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	695b      	ldr	r3, [r3, #20]
 80039ec:	43da      	mvns	r2, r3
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	4013      	ands	r3, r2
 80039f2:	b29b      	uxth	r3, r3
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	bf0c      	ite	eq
 80039f8:	2301      	moveq	r3, #1
 80039fa:	2300      	movne	r3, #0
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	461a      	mov	r2, r3
 8003a00:	e00c      	b.n	8003a1c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	699b      	ldr	r3, [r3, #24]
 8003a08:	43da      	mvns	r2, r3
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	b29b      	uxth	r3, r3
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	bf0c      	ite	eq
 8003a14:	2301      	moveq	r3, #1
 8003a16:	2300      	movne	r3, #0
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	461a      	mov	r2, r3
 8003a1c:	79fb      	ldrb	r3, [r7, #7]
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d093      	beq.n	800394a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a22:	2300      	movs	r3, #0
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3710      	adds	r7, #16
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	60f8      	str	r0, [r7, #12]
 8003a34:	60b9      	str	r1, [r7, #8]
 8003a36:	607a      	str	r2, [r7, #4]
 8003a38:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a3a:	e071      	b.n	8003b20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	695b      	ldr	r3, [r3, #20]
 8003a42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a4a:	d123      	bne.n	8003a94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a5a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003a64:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2220      	movs	r2, #32
 8003a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2200      	movs	r2, #0
 8003a78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a80:	f043 0204 	orr.w	r2, r3, #4
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e067      	b.n	8003b64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a9a:	d041      	beq.n	8003b20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a9c:	f7fe f8f0 	bl	8001c80 <HAL_GetTick>
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	1ad3      	subs	r3, r2, r3
 8003aa6:	687a      	ldr	r2, [r7, #4]
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d302      	bcc.n	8003ab2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d136      	bne.n	8003b20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	0c1b      	lsrs	r3, r3, #16
 8003ab6:	b2db      	uxtb	r3, r3
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d10c      	bne.n	8003ad6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	695b      	ldr	r3, [r3, #20]
 8003ac2:	43da      	mvns	r2, r3
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	b29b      	uxth	r3, r3
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	bf14      	ite	ne
 8003ace:	2301      	movne	r3, #1
 8003ad0:	2300      	moveq	r3, #0
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	e00b      	b.n	8003aee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	699b      	ldr	r3, [r3, #24]
 8003adc:	43da      	mvns	r2, r3
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	b29b      	uxth	r3, r3
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	bf14      	ite	ne
 8003ae8:	2301      	movne	r3, #1
 8003aea:	2300      	moveq	r3, #0
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d016      	beq.n	8003b20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2200      	movs	r2, #0
 8003af6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2220      	movs	r2, #32
 8003afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2200      	movs	r2, #0
 8003b04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b0c:	f043 0220 	orr.w	r2, r3, #32
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2200      	movs	r2, #0
 8003b18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	e021      	b.n	8003b64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	0c1b      	lsrs	r3, r3, #16
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d10c      	bne.n	8003b44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	695b      	ldr	r3, [r3, #20]
 8003b30:	43da      	mvns	r2, r3
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	4013      	ands	r3, r2
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	bf14      	ite	ne
 8003b3c:	2301      	movne	r3, #1
 8003b3e:	2300      	moveq	r3, #0
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	e00b      	b.n	8003b5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	699b      	ldr	r3, [r3, #24]
 8003b4a:	43da      	mvns	r2, r3
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	4013      	ands	r3, r2
 8003b50:	b29b      	uxth	r3, r3
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	bf14      	ite	ne
 8003b56:	2301      	movne	r3, #1
 8003b58:	2300      	moveq	r3, #0
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	f47f af6d 	bne.w	8003a3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003b62:	2300      	movs	r3, #0
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3710      	adds	r7, #16
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}

08003b6c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b084      	sub	sp, #16
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	60f8      	str	r0, [r7, #12]
 8003b74:	60b9      	str	r1, [r7, #8]
 8003b76:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b78:	e034      	b.n	8003be4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b7a:	68f8      	ldr	r0, [r7, #12]
 8003b7c:	f000 f886 	bl	8003c8c <I2C_IsAcknowledgeFailed>
 8003b80:	4603      	mov	r3, r0
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d001      	beq.n	8003b8a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e034      	b.n	8003bf4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b90:	d028      	beq.n	8003be4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b92:	f7fe f875 	bl	8001c80 <HAL_GetTick>
 8003b96:	4602      	mov	r2, r0
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	1ad3      	subs	r3, r2, r3
 8003b9c:	68ba      	ldr	r2, [r7, #8]
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d302      	bcc.n	8003ba8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d11d      	bne.n	8003be4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	695b      	ldr	r3, [r3, #20]
 8003bae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bb2:	2b80      	cmp	r3, #128	; 0x80
 8003bb4:	d016      	beq.n	8003be4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2220      	movs	r2, #32
 8003bc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd0:	f043 0220 	orr.w	r2, r3, #32
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e007      	b.n	8003bf4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bee:	2b80      	cmp	r3, #128	; 0x80
 8003bf0:	d1c3      	bne.n	8003b7a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003bf2:	2300      	movs	r3, #0
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	3710      	adds	r7, #16
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bd80      	pop	{r7, pc}

08003bfc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b084      	sub	sp, #16
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	60f8      	str	r0, [r7, #12]
 8003c04:	60b9      	str	r1, [r7, #8]
 8003c06:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003c08:	e034      	b.n	8003c74 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003c0a:	68f8      	ldr	r0, [r7, #12]
 8003c0c:	f000 f83e 	bl	8003c8c <I2C_IsAcknowledgeFailed>
 8003c10:	4603      	mov	r3, r0
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d001      	beq.n	8003c1a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e034      	b.n	8003c84 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c20:	d028      	beq.n	8003c74 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c22:	f7fe f82d 	bl	8001c80 <HAL_GetTick>
 8003c26:	4602      	mov	r2, r0
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	68ba      	ldr	r2, [r7, #8]
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d302      	bcc.n	8003c38 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d11d      	bne.n	8003c74 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	695b      	ldr	r3, [r3, #20]
 8003c3e:	f003 0304 	and.w	r3, r3, #4
 8003c42:	2b04      	cmp	r3, #4
 8003c44:	d016      	beq.n	8003c74 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2220      	movs	r2, #32
 8003c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2200      	movs	r2, #0
 8003c58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c60:	f043 0220 	orr.w	r2, r3, #32
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e007      	b.n	8003c84 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	695b      	ldr	r3, [r3, #20]
 8003c7a:	f003 0304 	and.w	r3, r3, #4
 8003c7e:	2b04      	cmp	r3, #4
 8003c80:	d1c3      	bne.n	8003c0a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003c82:	2300      	movs	r3, #0
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	3710      	adds	r7, #16
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bd80      	pop	{r7, pc}

08003c8c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	695b      	ldr	r3, [r3, #20]
 8003c9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ca2:	d11b      	bne.n	8003cdc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003cac:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2220      	movs	r2, #32
 8003cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc8:	f043 0204 	orr.w	r2, r3, #4
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e000      	b.n	8003cde <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003cdc:	2300      	movs	r3, #0
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	370c      	adds	r7, #12
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr
	...

08003cec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b086      	sub	sp, #24
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d101      	bne.n	8003cfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e267      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 0301 	and.w	r3, r3, #1
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d075      	beq.n	8003df6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003d0a:	4b88      	ldr	r3, [pc, #544]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	f003 030c 	and.w	r3, r3, #12
 8003d12:	2b04      	cmp	r3, #4
 8003d14:	d00c      	beq.n	8003d30 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d16:	4b85      	ldr	r3, [pc, #532]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003d1e:	2b08      	cmp	r3, #8
 8003d20:	d112      	bne.n	8003d48 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d22:	4b82      	ldr	r3, [pc, #520]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d2a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d2e:	d10b      	bne.n	8003d48 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d30:	4b7e      	ldr	r3, [pc, #504]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d05b      	beq.n	8003df4 <HAL_RCC_OscConfig+0x108>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d157      	bne.n	8003df4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	e242      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d50:	d106      	bne.n	8003d60 <HAL_RCC_OscConfig+0x74>
 8003d52:	4b76      	ldr	r3, [pc, #472]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a75      	ldr	r2, [pc, #468]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d5c:	6013      	str	r3, [r2, #0]
 8003d5e:	e01d      	b.n	8003d9c <HAL_RCC_OscConfig+0xb0>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d68:	d10c      	bne.n	8003d84 <HAL_RCC_OscConfig+0x98>
 8003d6a:	4b70      	ldr	r3, [pc, #448]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a6f      	ldr	r2, [pc, #444]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d74:	6013      	str	r3, [r2, #0]
 8003d76:	4b6d      	ldr	r3, [pc, #436]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a6c      	ldr	r2, [pc, #432]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d80:	6013      	str	r3, [r2, #0]
 8003d82:	e00b      	b.n	8003d9c <HAL_RCC_OscConfig+0xb0>
 8003d84:	4b69      	ldr	r3, [pc, #420]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a68      	ldr	r2, [pc, #416]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d8e:	6013      	str	r3, [r2, #0]
 8003d90:	4b66      	ldr	r3, [pc, #408]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a65      	ldr	r2, [pc, #404]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d013      	beq.n	8003dcc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003da4:	f7fd ff6c 	bl	8001c80 <HAL_GetTick>
 8003da8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003daa:	e008      	b.n	8003dbe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dac:	f7fd ff68 	bl	8001c80 <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	2b64      	cmp	r3, #100	; 0x64
 8003db8:	d901      	bls.n	8003dbe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e207      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dbe:	4b5b      	ldr	r3, [pc, #364]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d0f0      	beq.n	8003dac <HAL_RCC_OscConfig+0xc0>
 8003dca:	e014      	b.n	8003df6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dcc:	f7fd ff58 	bl	8001c80 <HAL_GetTick>
 8003dd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dd2:	e008      	b.n	8003de6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dd4:	f7fd ff54 	bl	8001c80 <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	2b64      	cmp	r3, #100	; 0x64
 8003de0:	d901      	bls.n	8003de6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	e1f3      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003de6:	4b51      	ldr	r3, [pc, #324]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d1f0      	bne.n	8003dd4 <HAL_RCC_OscConfig+0xe8>
 8003df2:	e000      	b.n	8003df6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003df4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 0302 	and.w	r3, r3, #2
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d063      	beq.n	8003eca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003e02:	4b4a      	ldr	r3, [pc, #296]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	f003 030c 	and.w	r3, r3, #12
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00b      	beq.n	8003e26 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e0e:	4b47      	ldr	r3, [pc, #284]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003e16:	2b08      	cmp	r3, #8
 8003e18:	d11c      	bne.n	8003e54 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e1a:	4b44      	ldr	r3, [pc, #272]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d116      	bne.n	8003e54 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e26:	4b41      	ldr	r3, [pc, #260]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 0302 	and.w	r3, r3, #2
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d005      	beq.n	8003e3e <HAL_RCC_OscConfig+0x152>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d001      	beq.n	8003e3e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e1c7      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e3e:	4b3b      	ldr	r3, [pc, #236]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	691b      	ldr	r3, [r3, #16]
 8003e4a:	00db      	lsls	r3, r3, #3
 8003e4c:	4937      	ldr	r1, [pc, #220]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e52:	e03a      	b.n	8003eca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d020      	beq.n	8003e9e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e5c:	4b34      	ldr	r3, [pc, #208]	; (8003f30 <HAL_RCC_OscConfig+0x244>)
 8003e5e:	2201      	movs	r2, #1
 8003e60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e62:	f7fd ff0d 	bl	8001c80 <HAL_GetTick>
 8003e66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e68:	e008      	b.n	8003e7c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e6a:	f7fd ff09 	bl	8001c80 <HAL_GetTick>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	1ad3      	subs	r3, r2, r3
 8003e74:	2b02      	cmp	r3, #2
 8003e76:	d901      	bls.n	8003e7c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003e78:	2303      	movs	r3, #3
 8003e7a:	e1a8      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e7c:	4b2b      	ldr	r3, [pc, #172]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 0302 	and.w	r3, r3, #2
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d0f0      	beq.n	8003e6a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e88:	4b28      	ldr	r3, [pc, #160]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	691b      	ldr	r3, [r3, #16]
 8003e94:	00db      	lsls	r3, r3, #3
 8003e96:	4925      	ldr	r1, [pc, #148]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	600b      	str	r3, [r1, #0]
 8003e9c:	e015      	b.n	8003eca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e9e:	4b24      	ldr	r3, [pc, #144]	; (8003f30 <HAL_RCC_OscConfig+0x244>)
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ea4:	f7fd feec 	bl	8001c80 <HAL_GetTick>
 8003ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eaa:	e008      	b.n	8003ebe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003eac:	f7fd fee8 	bl	8001c80 <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	2b02      	cmp	r3, #2
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e187      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ebe:	4b1b      	ldr	r3, [pc, #108]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0302 	and.w	r3, r3, #2
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d1f0      	bne.n	8003eac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 0308 	and.w	r3, r3, #8
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d036      	beq.n	8003f44 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	695b      	ldr	r3, [r3, #20]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d016      	beq.n	8003f0c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ede:	4b15      	ldr	r3, [pc, #84]	; (8003f34 <HAL_RCC_OscConfig+0x248>)
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ee4:	f7fd fecc 	bl	8001c80 <HAL_GetTick>
 8003ee8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003eea:	e008      	b.n	8003efe <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003eec:	f7fd fec8 	bl	8001c80 <HAL_GetTick>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	2b02      	cmp	r3, #2
 8003ef8:	d901      	bls.n	8003efe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003efa:	2303      	movs	r3, #3
 8003efc:	e167      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003efe:	4b0b      	ldr	r3, [pc, #44]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003f00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f02:	f003 0302 	and.w	r3, r3, #2
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d0f0      	beq.n	8003eec <HAL_RCC_OscConfig+0x200>
 8003f0a:	e01b      	b.n	8003f44 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f0c:	4b09      	ldr	r3, [pc, #36]	; (8003f34 <HAL_RCC_OscConfig+0x248>)
 8003f0e:	2200      	movs	r2, #0
 8003f10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f12:	f7fd feb5 	bl	8001c80 <HAL_GetTick>
 8003f16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f18:	e00e      	b.n	8003f38 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f1a:	f7fd feb1 	bl	8001c80 <HAL_GetTick>
 8003f1e:	4602      	mov	r2, r0
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	1ad3      	subs	r3, r2, r3
 8003f24:	2b02      	cmp	r3, #2
 8003f26:	d907      	bls.n	8003f38 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003f28:	2303      	movs	r3, #3
 8003f2a:	e150      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
 8003f2c:	40023800 	.word	0x40023800
 8003f30:	42470000 	.word	0x42470000
 8003f34:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f38:	4b88      	ldr	r3, [pc, #544]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003f3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f3c:	f003 0302 	and.w	r3, r3, #2
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d1ea      	bne.n	8003f1a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0304 	and.w	r3, r3, #4
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	f000 8097 	beq.w	8004080 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f52:	2300      	movs	r3, #0
 8003f54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f56:	4b81      	ldr	r3, [pc, #516]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d10f      	bne.n	8003f82 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f62:	2300      	movs	r3, #0
 8003f64:	60bb      	str	r3, [r7, #8]
 8003f66:	4b7d      	ldr	r3, [pc, #500]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6a:	4a7c      	ldr	r2, [pc, #496]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003f6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f70:	6413      	str	r3, [r2, #64]	; 0x40
 8003f72:	4b7a      	ldr	r3, [pc, #488]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f7a:	60bb      	str	r3, [r7, #8]
 8003f7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f82:	4b77      	ldr	r3, [pc, #476]	; (8004160 <HAL_RCC_OscConfig+0x474>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d118      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f8e:	4b74      	ldr	r3, [pc, #464]	; (8004160 <HAL_RCC_OscConfig+0x474>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a73      	ldr	r2, [pc, #460]	; (8004160 <HAL_RCC_OscConfig+0x474>)
 8003f94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f9a:	f7fd fe71 	bl	8001c80 <HAL_GetTick>
 8003f9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fa0:	e008      	b.n	8003fb4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fa2:	f7fd fe6d 	bl	8001c80 <HAL_GetTick>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	1ad3      	subs	r3, r2, r3
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d901      	bls.n	8003fb4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003fb0:	2303      	movs	r3, #3
 8003fb2:	e10c      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fb4:	4b6a      	ldr	r3, [pc, #424]	; (8004160 <HAL_RCC_OscConfig+0x474>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d0f0      	beq.n	8003fa2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d106      	bne.n	8003fd6 <HAL_RCC_OscConfig+0x2ea>
 8003fc8:	4b64      	ldr	r3, [pc, #400]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003fca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fcc:	4a63      	ldr	r2, [pc, #396]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003fce:	f043 0301 	orr.w	r3, r3, #1
 8003fd2:	6713      	str	r3, [r2, #112]	; 0x70
 8003fd4:	e01c      	b.n	8004010 <HAL_RCC_OscConfig+0x324>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	2b05      	cmp	r3, #5
 8003fdc:	d10c      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x30c>
 8003fde:	4b5f      	ldr	r3, [pc, #380]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003fe0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fe2:	4a5e      	ldr	r2, [pc, #376]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003fe4:	f043 0304 	orr.w	r3, r3, #4
 8003fe8:	6713      	str	r3, [r2, #112]	; 0x70
 8003fea:	4b5c      	ldr	r3, [pc, #368]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003fec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fee:	4a5b      	ldr	r2, [pc, #364]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003ff0:	f043 0301 	orr.w	r3, r3, #1
 8003ff4:	6713      	str	r3, [r2, #112]	; 0x70
 8003ff6:	e00b      	b.n	8004010 <HAL_RCC_OscConfig+0x324>
 8003ff8:	4b58      	ldr	r3, [pc, #352]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003ffa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ffc:	4a57      	ldr	r2, [pc, #348]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003ffe:	f023 0301 	bic.w	r3, r3, #1
 8004002:	6713      	str	r3, [r2, #112]	; 0x70
 8004004:	4b55      	ldr	r3, [pc, #340]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8004006:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004008:	4a54      	ldr	r2, [pc, #336]	; (800415c <HAL_RCC_OscConfig+0x470>)
 800400a:	f023 0304 	bic.w	r3, r3, #4
 800400e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d015      	beq.n	8004044 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004018:	f7fd fe32 	bl	8001c80 <HAL_GetTick>
 800401c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800401e:	e00a      	b.n	8004036 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004020:	f7fd fe2e 	bl	8001c80 <HAL_GetTick>
 8004024:	4602      	mov	r2, r0
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	1ad3      	subs	r3, r2, r3
 800402a:	f241 3288 	movw	r2, #5000	; 0x1388
 800402e:	4293      	cmp	r3, r2
 8004030:	d901      	bls.n	8004036 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e0cb      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004036:	4b49      	ldr	r3, [pc, #292]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8004038:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800403a:	f003 0302 	and.w	r3, r3, #2
 800403e:	2b00      	cmp	r3, #0
 8004040:	d0ee      	beq.n	8004020 <HAL_RCC_OscConfig+0x334>
 8004042:	e014      	b.n	800406e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004044:	f7fd fe1c 	bl	8001c80 <HAL_GetTick>
 8004048:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800404a:	e00a      	b.n	8004062 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800404c:	f7fd fe18 	bl	8001c80 <HAL_GetTick>
 8004050:	4602      	mov	r2, r0
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	1ad3      	subs	r3, r2, r3
 8004056:	f241 3288 	movw	r2, #5000	; 0x1388
 800405a:	4293      	cmp	r3, r2
 800405c:	d901      	bls.n	8004062 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800405e:	2303      	movs	r3, #3
 8004060:	e0b5      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004062:	4b3e      	ldr	r3, [pc, #248]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8004064:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004066:	f003 0302 	and.w	r3, r3, #2
 800406a:	2b00      	cmp	r3, #0
 800406c:	d1ee      	bne.n	800404c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800406e:	7dfb      	ldrb	r3, [r7, #23]
 8004070:	2b01      	cmp	r3, #1
 8004072:	d105      	bne.n	8004080 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004074:	4b39      	ldr	r3, [pc, #228]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8004076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004078:	4a38      	ldr	r2, [pc, #224]	; (800415c <HAL_RCC_OscConfig+0x470>)
 800407a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800407e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	699b      	ldr	r3, [r3, #24]
 8004084:	2b00      	cmp	r3, #0
 8004086:	f000 80a1 	beq.w	80041cc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800408a:	4b34      	ldr	r3, [pc, #208]	; (800415c <HAL_RCC_OscConfig+0x470>)
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	f003 030c 	and.w	r3, r3, #12
 8004092:	2b08      	cmp	r3, #8
 8004094:	d05c      	beq.n	8004150 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	699b      	ldr	r3, [r3, #24]
 800409a:	2b02      	cmp	r3, #2
 800409c:	d141      	bne.n	8004122 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800409e:	4b31      	ldr	r3, [pc, #196]	; (8004164 <HAL_RCC_OscConfig+0x478>)
 80040a0:	2200      	movs	r2, #0
 80040a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040a4:	f7fd fdec 	bl	8001c80 <HAL_GetTick>
 80040a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040aa:	e008      	b.n	80040be <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040ac:	f7fd fde8 	bl	8001c80 <HAL_GetTick>
 80040b0:	4602      	mov	r2, r0
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	d901      	bls.n	80040be <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80040ba:	2303      	movs	r3, #3
 80040bc:	e087      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040be:	4b27      	ldr	r3, [pc, #156]	; (800415c <HAL_RCC_OscConfig+0x470>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d1f0      	bne.n	80040ac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	69da      	ldr	r2, [r3, #28]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6a1b      	ldr	r3, [r3, #32]
 80040d2:	431a      	orrs	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d8:	019b      	lsls	r3, r3, #6
 80040da:	431a      	orrs	r2, r3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040e0:	085b      	lsrs	r3, r3, #1
 80040e2:	3b01      	subs	r3, #1
 80040e4:	041b      	lsls	r3, r3, #16
 80040e6:	431a      	orrs	r2, r3
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ec:	061b      	lsls	r3, r3, #24
 80040ee:	491b      	ldr	r1, [pc, #108]	; (800415c <HAL_RCC_OscConfig+0x470>)
 80040f0:	4313      	orrs	r3, r2
 80040f2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040f4:	4b1b      	ldr	r3, [pc, #108]	; (8004164 <HAL_RCC_OscConfig+0x478>)
 80040f6:	2201      	movs	r2, #1
 80040f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040fa:	f7fd fdc1 	bl	8001c80 <HAL_GetTick>
 80040fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004100:	e008      	b.n	8004114 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004102:	f7fd fdbd 	bl	8001c80 <HAL_GetTick>
 8004106:	4602      	mov	r2, r0
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	1ad3      	subs	r3, r2, r3
 800410c:	2b02      	cmp	r3, #2
 800410e:	d901      	bls.n	8004114 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004110:	2303      	movs	r3, #3
 8004112:	e05c      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004114:	4b11      	ldr	r3, [pc, #68]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d0f0      	beq.n	8004102 <HAL_RCC_OscConfig+0x416>
 8004120:	e054      	b.n	80041cc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004122:	4b10      	ldr	r3, [pc, #64]	; (8004164 <HAL_RCC_OscConfig+0x478>)
 8004124:	2200      	movs	r2, #0
 8004126:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004128:	f7fd fdaa 	bl	8001c80 <HAL_GetTick>
 800412c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800412e:	e008      	b.n	8004142 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004130:	f7fd fda6 	bl	8001c80 <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	2b02      	cmp	r3, #2
 800413c:	d901      	bls.n	8004142 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	e045      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004142:	4b06      	ldr	r3, [pc, #24]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800414a:	2b00      	cmp	r3, #0
 800414c:	d1f0      	bne.n	8004130 <HAL_RCC_OscConfig+0x444>
 800414e:	e03d      	b.n	80041cc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	699b      	ldr	r3, [r3, #24]
 8004154:	2b01      	cmp	r3, #1
 8004156:	d107      	bne.n	8004168 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e038      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
 800415c:	40023800 	.word	0x40023800
 8004160:	40007000 	.word	0x40007000
 8004164:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004168:	4b1b      	ldr	r3, [pc, #108]	; (80041d8 <HAL_RCC_OscConfig+0x4ec>)
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	699b      	ldr	r3, [r3, #24]
 8004172:	2b01      	cmp	r3, #1
 8004174:	d028      	beq.n	80041c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004180:	429a      	cmp	r2, r3
 8004182:	d121      	bne.n	80041c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800418e:	429a      	cmp	r2, r3
 8004190:	d11a      	bne.n	80041c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004192:	68fa      	ldr	r2, [r7, #12]
 8004194:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004198:	4013      	ands	r3, r2
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800419e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d111      	bne.n	80041c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ae:	085b      	lsrs	r3, r3, #1
 80041b0:	3b01      	subs	r3, #1
 80041b2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d107      	bne.n	80041c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041c2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d001      	beq.n	80041cc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e000      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80041cc:	2300      	movs	r3, #0
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	3718      	adds	r7, #24
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
 80041d6:	bf00      	nop
 80041d8:	40023800 	.word	0x40023800

080041dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b084      	sub	sp, #16
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
 80041e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d101      	bne.n	80041f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	e0cc      	b.n	800438a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80041f0:	4b68      	ldr	r3, [pc, #416]	; (8004394 <HAL_RCC_ClockConfig+0x1b8>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0307 	and.w	r3, r3, #7
 80041f8:	683a      	ldr	r2, [r7, #0]
 80041fa:	429a      	cmp	r2, r3
 80041fc:	d90c      	bls.n	8004218 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041fe:	4b65      	ldr	r3, [pc, #404]	; (8004394 <HAL_RCC_ClockConfig+0x1b8>)
 8004200:	683a      	ldr	r2, [r7, #0]
 8004202:	b2d2      	uxtb	r2, r2
 8004204:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004206:	4b63      	ldr	r3, [pc, #396]	; (8004394 <HAL_RCC_ClockConfig+0x1b8>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 0307 	and.w	r3, r3, #7
 800420e:	683a      	ldr	r2, [r7, #0]
 8004210:	429a      	cmp	r2, r3
 8004212:	d001      	beq.n	8004218 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	e0b8      	b.n	800438a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0302 	and.w	r3, r3, #2
 8004220:	2b00      	cmp	r3, #0
 8004222:	d020      	beq.n	8004266 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 0304 	and.w	r3, r3, #4
 800422c:	2b00      	cmp	r3, #0
 800422e:	d005      	beq.n	800423c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004230:	4b59      	ldr	r3, [pc, #356]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	4a58      	ldr	r2, [pc, #352]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 8004236:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800423a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f003 0308 	and.w	r3, r3, #8
 8004244:	2b00      	cmp	r3, #0
 8004246:	d005      	beq.n	8004254 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004248:	4b53      	ldr	r3, [pc, #332]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	4a52      	ldr	r2, [pc, #328]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 800424e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004252:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004254:	4b50      	ldr	r3, [pc, #320]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	494d      	ldr	r1, [pc, #308]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 8004262:	4313      	orrs	r3, r2
 8004264:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f003 0301 	and.w	r3, r3, #1
 800426e:	2b00      	cmp	r3, #0
 8004270:	d044      	beq.n	80042fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	2b01      	cmp	r3, #1
 8004278:	d107      	bne.n	800428a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800427a:	4b47      	ldr	r3, [pc, #284]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d119      	bne.n	80042ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e07f      	b.n	800438a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	2b02      	cmp	r3, #2
 8004290:	d003      	beq.n	800429a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004296:	2b03      	cmp	r3, #3
 8004298:	d107      	bne.n	80042aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800429a:	4b3f      	ldr	r3, [pc, #252]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d109      	bne.n	80042ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e06f      	b.n	800438a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042aa:	4b3b      	ldr	r3, [pc, #236]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 0302 	and.w	r3, r3, #2
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d101      	bne.n	80042ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e067      	b.n	800438a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042ba:	4b37      	ldr	r3, [pc, #220]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	f023 0203 	bic.w	r2, r3, #3
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	4934      	ldr	r1, [pc, #208]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 80042c8:	4313      	orrs	r3, r2
 80042ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042cc:	f7fd fcd8 	bl	8001c80 <HAL_GetTick>
 80042d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042d2:	e00a      	b.n	80042ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042d4:	f7fd fcd4 	bl	8001c80 <HAL_GetTick>
 80042d8:	4602      	mov	r2, r0
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	1ad3      	subs	r3, r2, r3
 80042de:	f241 3288 	movw	r2, #5000	; 0x1388
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d901      	bls.n	80042ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042e6:	2303      	movs	r3, #3
 80042e8:	e04f      	b.n	800438a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042ea:	4b2b      	ldr	r3, [pc, #172]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	f003 020c 	and.w	r2, r3, #12
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d1eb      	bne.n	80042d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042fc:	4b25      	ldr	r3, [pc, #148]	; (8004394 <HAL_RCC_ClockConfig+0x1b8>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 0307 	and.w	r3, r3, #7
 8004304:	683a      	ldr	r2, [r7, #0]
 8004306:	429a      	cmp	r2, r3
 8004308:	d20c      	bcs.n	8004324 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800430a:	4b22      	ldr	r3, [pc, #136]	; (8004394 <HAL_RCC_ClockConfig+0x1b8>)
 800430c:	683a      	ldr	r2, [r7, #0]
 800430e:	b2d2      	uxtb	r2, r2
 8004310:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004312:	4b20      	ldr	r3, [pc, #128]	; (8004394 <HAL_RCC_ClockConfig+0x1b8>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f003 0307 	and.w	r3, r3, #7
 800431a:	683a      	ldr	r2, [r7, #0]
 800431c:	429a      	cmp	r2, r3
 800431e:	d001      	beq.n	8004324 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	e032      	b.n	800438a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0304 	and.w	r3, r3, #4
 800432c:	2b00      	cmp	r3, #0
 800432e:	d008      	beq.n	8004342 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004330:	4b19      	ldr	r3, [pc, #100]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	4916      	ldr	r1, [pc, #88]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 800433e:	4313      	orrs	r3, r2
 8004340:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f003 0308 	and.w	r3, r3, #8
 800434a:	2b00      	cmp	r3, #0
 800434c:	d009      	beq.n	8004362 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800434e:	4b12      	ldr	r3, [pc, #72]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	691b      	ldr	r3, [r3, #16]
 800435a:	00db      	lsls	r3, r3, #3
 800435c:	490e      	ldr	r1, [pc, #56]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 800435e:	4313      	orrs	r3, r2
 8004360:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004362:	f000 f821 	bl	80043a8 <HAL_RCC_GetSysClockFreq>
 8004366:	4602      	mov	r2, r0
 8004368:	4b0b      	ldr	r3, [pc, #44]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	091b      	lsrs	r3, r3, #4
 800436e:	f003 030f 	and.w	r3, r3, #15
 8004372:	490a      	ldr	r1, [pc, #40]	; (800439c <HAL_RCC_ClockConfig+0x1c0>)
 8004374:	5ccb      	ldrb	r3, [r1, r3]
 8004376:	fa22 f303 	lsr.w	r3, r2, r3
 800437a:	4a09      	ldr	r2, [pc, #36]	; (80043a0 <HAL_RCC_ClockConfig+0x1c4>)
 800437c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800437e:	4b09      	ldr	r3, [pc, #36]	; (80043a4 <HAL_RCC_ClockConfig+0x1c8>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4618      	mov	r0, r3
 8004384:	f7fd fc38 	bl	8001bf8 <HAL_InitTick>

  return HAL_OK;
 8004388:	2300      	movs	r3, #0
}
 800438a:	4618      	mov	r0, r3
 800438c:	3710      	adds	r7, #16
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}
 8004392:	bf00      	nop
 8004394:	40023c00 	.word	0x40023c00
 8004398:	40023800 	.word	0x40023800
 800439c:	080082d4 	.word	0x080082d4
 80043a0:	20000000 	.word	0x20000000
 80043a4:	20000004 	.word	0x20000004

080043a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043ac:	b094      	sub	sp, #80	; 0x50
 80043ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80043b0:	2300      	movs	r3, #0
 80043b2:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 80043b4:	2300      	movs	r3, #0
 80043b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 80043b8:	2300      	movs	r3, #0
 80043ba:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80043bc:	2300      	movs	r3, #0
 80043be:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80043c0:	4b79      	ldr	r3, [pc, #484]	; (80045a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	f003 030c 	and.w	r3, r3, #12
 80043c8:	2b08      	cmp	r3, #8
 80043ca:	d00d      	beq.n	80043e8 <HAL_RCC_GetSysClockFreq+0x40>
 80043cc:	2b08      	cmp	r3, #8
 80043ce:	f200 80e1 	bhi.w	8004594 <HAL_RCC_GetSysClockFreq+0x1ec>
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d002      	beq.n	80043dc <HAL_RCC_GetSysClockFreq+0x34>
 80043d6:	2b04      	cmp	r3, #4
 80043d8:	d003      	beq.n	80043e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80043da:	e0db      	b.n	8004594 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80043dc:	4b73      	ldr	r3, [pc, #460]	; (80045ac <HAL_RCC_GetSysClockFreq+0x204>)
 80043de:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80043e0:	e0db      	b.n	800459a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80043e2:	4b73      	ldr	r3, [pc, #460]	; (80045b0 <HAL_RCC_GetSysClockFreq+0x208>)
 80043e4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80043e6:	e0d8      	b.n	800459a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80043e8:	4b6f      	ldr	r3, [pc, #444]	; (80045a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80043f0:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80043f2:	4b6d      	ldr	r3, [pc, #436]	; (80045a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d063      	beq.n	80044c6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043fe:	4b6a      	ldr	r3, [pc, #424]	; (80045a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	099b      	lsrs	r3, r3, #6
 8004404:	2200      	movs	r2, #0
 8004406:	63bb      	str	r3, [r7, #56]	; 0x38
 8004408:	63fa      	str	r2, [r7, #60]	; 0x3c
 800440a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800440c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004410:	633b      	str	r3, [r7, #48]	; 0x30
 8004412:	2300      	movs	r3, #0
 8004414:	637b      	str	r3, [r7, #52]	; 0x34
 8004416:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800441a:	4622      	mov	r2, r4
 800441c:	462b      	mov	r3, r5
 800441e:	f04f 0000 	mov.w	r0, #0
 8004422:	f04f 0100 	mov.w	r1, #0
 8004426:	0159      	lsls	r1, r3, #5
 8004428:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800442c:	0150      	lsls	r0, r2, #5
 800442e:	4602      	mov	r2, r0
 8004430:	460b      	mov	r3, r1
 8004432:	4621      	mov	r1, r4
 8004434:	1a51      	subs	r1, r2, r1
 8004436:	6139      	str	r1, [r7, #16]
 8004438:	4629      	mov	r1, r5
 800443a:	eb63 0301 	sbc.w	r3, r3, r1
 800443e:	617b      	str	r3, [r7, #20]
 8004440:	f04f 0200 	mov.w	r2, #0
 8004444:	f04f 0300 	mov.w	r3, #0
 8004448:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800444c:	4659      	mov	r1, fp
 800444e:	018b      	lsls	r3, r1, #6
 8004450:	4651      	mov	r1, sl
 8004452:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004456:	4651      	mov	r1, sl
 8004458:	018a      	lsls	r2, r1, #6
 800445a:	4651      	mov	r1, sl
 800445c:	ebb2 0801 	subs.w	r8, r2, r1
 8004460:	4659      	mov	r1, fp
 8004462:	eb63 0901 	sbc.w	r9, r3, r1
 8004466:	f04f 0200 	mov.w	r2, #0
 800446a:	f04f 0300 	mov.w	r3, #0
 800446e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004472:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004476:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800447a:	4690      	mov	r8, r2
 800447c:	4699      	mov	r9, r3
 800447e:	4623      	mov	r3, r4
 8004480:	eb18 0303 	adds.w	r3, r8, r3
 8004484:	60bb      	str	r3, [r7, #8]
 8004486:	462b      	mov	r3, r5
 8004488:	eb49 0303 	adc.w	r3, r9, r3
 800448c:	60fb      	str	r3, [r7, #12]
 800448e:	f04f 0200 	mov.w	r2, #0
 8004492:	f04f 0300 	mov.w	r3, #0
 8004496:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800449a:	4629      	mov	r1, r5
 800449c:	024b      	lsls	r3, r1, #9
 800449e:	4621      	mov	r1, r4
 80044a0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80044a4:	4621      	mov	r1, r4
 80044a6:	024a      	lsls	r2, r1, #9
 80044a8:	4610      	mov	r0, r2
 80044aa:	4619      	mov	r1, r3
 80044ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80044ae:	2200      	movs	r2, #0
 80044b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80044b2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80044b4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80044b8:	f7fc fb7e 	bl	8000bb8 <__aeabi_uldivmod>
 80044bc:	4602      	mov	r2, r0
 80044be:	460b      	mov	r3, r1
 80044c0:	4613      	mov	r3, r2
 80044c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80044c4:	e058      	b.n	8004578 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044c6:	4b38      	ldr	r3, [pc, #224]	; (80045a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	099b      	lsrs	r3, r3, #6
 80044cc:	2200      	movs	r2, #0
 80044ce:	4618      	mov	r0, r3
 80044d0:	4611      	mov	r1, r2
 80044d2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80044d6:	623b      	str	r3, [r7, #32]
 80044d8:	2300      	movs	r3, #0
 80044da:	627b      	str	r3, [r7, #36]	; 0x24
 80044dc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80044e0:	4642      	mov	r2, r8
 80044e2:	464b      	mov	r3, r9
 80044e4:	f04f 0000 	mov.w	r0, #0
 80044e8:	f04f 0100 	mov.w	r1, #0
 80044ec:	0159      	lsls	r1, r3, #5
 80044ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80044f2:	0150      	lsls	r0, r2, #5
 80044f4:	4602      	mov	r2, r0
 80044f6:	460b      	mov	r3, r1
 80044f8:	4641      	mov	r1, r8
 80044fa:	ebb2 0a01 	subs.w	sl, r2, r1
 80044fe:	4649      	mov	r1, r9
 8004500:	eb63 0b01 	sbc.w	fp, r3, r1
 8004504:	f04f 0200 	mov.w	r2, #0
 8004508:	f04f 0300 	mov.w	r3, #0
 800450c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004510:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004514:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004518:	ebb2 040a 	subs.w	r4, r2, sl
 800451c:	eb63 050b 	sbc.w	r5, r3, fp
 8004520:	f04f 0200 	mov.w	r2, #0
 8004524:	f04f 0300 	mov.w	r3, #0
 8004528:	00eb      	lsls	r3, r5, #3
 800452a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800452e:	00e2      	lsls	r2, r4, #3
 8004530:	4614      	mov	r4, r2
 8004532:	461d      	mov	r5, r3
 8004534:	4643      	mov	r3, r8
 8004536:	18e3      	adds	r3, r4, r3
 8004538:	603b      	str	r3, [r7, #0]
 800453a:	464b      	mov	r3, r9
 800453c:	eb45 0303 	adc.w	r3, r5, r3
 8004540:	607b      	str	r3, [r7, #4]
 8004542:	f04f 0200 	mov.w	r2, #0
 8004546:	f04f 0300 	mov.w	r3, #0
 800454a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800454e:	4629      	mov	r1, r5
 8004550:	028b      	lsls	r3, r1, #10
 8004552:	4621      	mov	r1, r4
 8004554:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004558:	4621      	mov	r1, r4
 800455a:	028a      	lsls	r2, r1, #10
 800455c:	4610      	mov	r0, r2
 800455e:	4619      	mov	r1, r3
 8004560:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004562:	2200      	movs	r2, #0
 8004564:	61bb      	str	r3, [r7, #24]
 8004566:	61fa      	str	r2, [r7, #28]
 8004568:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800456c:	f7fc fb24 	bl	8000bb8 <__aeabi_uldivmod>
 8004570:	4602      	mov	r2, r0
 8004572:	460b      	mov	r3, r1
 8004574:	4613      	mov	r3, r2
 8004576:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004578:	4b0b      	ldr	r3, [pc, #44]	; (80045a8 <HAL_RCC_GetSysClockFreq+0x200>)
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	0c1b      	lsrs	r3, r3, #16
 800457e:	f003 0303 	and.w	r3, r3, #3
 8004582:	3301      	adds	r3, #1
 8004584:	005b      	lsls	r3, r3, #1
 8004586:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8004588:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800458a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800458c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004590:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004592:	e002      	b.n	800459a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004594:	4b05      	ldr	r3, [pc, #20]	; (80045ac <HAL_RCC_GetSysClockFreq+0x204>)
 8004596:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004598:	bf00      	nop
    }
  }
  return sysclockfreq;
 800459a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800459c:	4618      	mov	r0, r3
 800459e:	3750      	adds	r7, #80	; 0x50
 80045a0:	46bd      	mov	sp, r7
 80045a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80045a6:	bf00      	nop
 80045a8:	40023800 	.word	0x40023800
 80045ac:	00f42400 	.word	0x00f42400
 80045b0:	007a1200 	.word	0x007a1200

080045b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045b4:	b480      	push	{r7}
 80045b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045b8:	4b03      	ldr	r3, [pc, #12]	; (80045c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80045ba:	681b      	ldr	r3, [r3, #0]
}
 80045bc:	4618      	mov	r0, r3
 80045be:	46bd      	mov	sp, r7
 80045c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c4:	4770      	bx	lr
 80045c6:	bf00      	nop
 80045c8:	20000000 	.word	0x20000000

080045cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80045d0:	f7ff fff0 	bl	80045b4 <HAL_RCC_GetHCLKFreq>
 80045d4:	4602      	mov	r2, r0
 80045d6:	4b05      	ldr	r3, [pc, #20]	; (80045ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	0a9b      	lsrs	r3, r3, #10
 80045dc:	f003 0307 	and.w	r3, r3, #7
 80045e0:	4903      	ldr	r1, [pc, #12]	; (80045f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045e2:	5ccb      	ldrb	r3, [r1, r3]
 80045e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	40023800 	.word	0x40023800
 80045f0:	080082e4 	.word	0x080082e4

080045f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80045f8:	f7ff ffdc 	bl	80045b4 <HAL_RCC_GetHCLKFreq>
 80045fc:	4602      	mov	r2, r0
 80045fe:	4b05      	ldr	r3, [pc, #20]	; (8004614 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	0b5b      	lsrs	r3, r3, #13
 8004604:	f003 0307 	and.w	r3, r3, #7
 8004608:	4903      	ldr	r1, [pc, #12]	; (8004618 <HAL_RCC_GetPCLK2Freq+0x24>)
 800460a:	5ccb      	ldrb	r3, [r1, r3]
 800460c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004610:	4618      	mov	r0, r3
 8004612:	bd80      	pop	{r7, pc}
 8004614:	40023800 	.word	0x40023800
 8004618:	080082e4 	.word	0x080082e4

0800461c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b082      	sub	sp, #8
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d101      	bne.n	800462e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	e041      	b.n	80046b2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004634:	b2db      	uxtb	r3, r3
 8004636:	2b00      	cmp	r3, #0
 8004638:	d106      	bne.n	8004648 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2200      	movs	r2, #0
 800463e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f7fd f916 	bl	8001874 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2202      	movs	r2, #2
 800464c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	3304      	adds	r3, #4
 8004658:	4619      	mov	r1, r3
 800465a:	4610      	mov	r0, r2
 800465c:	f000 f950 	bl	8004900 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2201      	movs	r2, #1
 8004664:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2201      	movs	r2, #1
 8004674:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2201      	movs	r2, #1
 8004684:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80046b0:	2300      	movs	r3, #0
}
 80046b2:	4618      	mov	r0, r3
 80046b4:	3708      	adds	r7, #8
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bd80      	pop	{r7, pc}
	...

080046bc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80046bc:	b480      	push	{r7}
 80046be:	b085      	sub	sp, #20
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046ca:	b2db      	uxtb	r3, r3
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d001      	beq.n	80046d4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	e03c      	b.n	800474e <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2202      	movs	r2, #2
 80046d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a1e      	ldr	r2, [pc, #120]	; (800475c <HAL_TIM_Base_Start+0xa0>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d018      	beq.n	8004718 <HAL_TIM_Base_Start+0x5c>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046ee:	d013      	beq.n	8004718 <HAL_TIM_Base_Start+0x5c>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a1a      	ldr	r2, [pc, #104]	; (8004760 <HAL_TIM_Base_Start+0xa4>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d00e      	beq.n	8004718 <HAL_TIM_Base_Start+0x5c>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a19      	ldr	r2, [pc, #100]	; (8004764 <HAL_TIM_Base_Start+0xa8>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d009      	beq.n	8004718 <HAL_TIM_Base_Start+0x5c>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a17      	ldr	r2, [pc, #92]	; (8004768 <HAL_TIM_Base_Start+0xac>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d004      	beq.n	8004718 <HAL_TIM_Base_Start+0x5c>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a16      	ldr	r2, [pc, #88]	; (800476c <HAL_TIM_Base_Start+0xb0>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d111      	bne.n	800473c <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	f003 0307 	and.w	r3, r3, #7
 8004722:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2b06      	cmp	r3, #6
 8004728:	d010      	beq.n	800474c <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f042 0201 	orr.w	r2, r2, #1
 8004738:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800473a:	e007      	b.n	800474c <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f042 0201 	orr.w	r2, r2, #1
 800474a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800474c:	2300      	movs	r3, #0
}
 800474e:	4618      	mov	r0, r3
 8004750:	3714      	adds	r7, #20
 8004752:	46bd      	mov	sp, r7
 8004754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004758:	4770      	bx	lr
 800475a:	bf00      	nop
 800475c:	40010000 	.word	0x40010000
 8004760:	40000400 	.word	0x40000400
 8004764:	40000800 	.word	0x40000800
 8004768:	40000c00 	.word	0x40000c00
 800476c:	40014000 	.word	0x40014000

08004770 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b084      	sub	sp, #16
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800477a:	2300      	movs	r3, #0
 800477c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004784:	2b01      	cmp	r3, #1
 8004786:	d101      	bne.n	800478c <HAL_TIM_ConfigClockSource+0x1c>
 8004788:	2302      	movs	r3, #2
 800478a:	e0b4      	b.n	80048f6 <HAL_TIM_ConfigClockSource+0x186>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2201      	movs	r2, #1
 8004790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2202      	movs	r2, #2
 8004798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80047aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80047b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	68ba      	ldr	r2, [r7, #8]
 80047ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047c4:	d03e      	beq.n	8004844 <HAL_TIM_ConfigClockSource+0xd4>
 80047c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047ca:	f200 8087 	bhi.w	80048dc <HAL_TIM_ConfigClockSource+0x16c>
 80047ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047d2:	f000 8086 	beq.w	80048e2 <HAL_TIM_ConfigClockSource+0x172>
 80047d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047da:	d87f      	bhi.n	80048dc <HAL_TIM_ConfigClockSource+0x16c>
 80047dc:	2b70      	cmp	r3, #112	; 0x70
 80047de:	d01a      	beq.n	8004816 <HAL_TIM_ConfigClockSource+0xa6>
 80047e0:	2b70      	cmp	r3, #112	; 0x70
 80047e2:	d87b      	bhi.n	80048dc <HAL_TIM_ConfigClockSource+0x16c>
 80047e4:	2b60      	cmp	r3, #96	; 0x60
 80047e6:	d050      	beq.n	800488a <HAL_TIM_ConfigClockSource+0x11a>
 80047e8:	2b60      	cmp	r3, #96	; 0x60
 80047ea:	d877      	bhi.n	80048dc <HAL_TIM_ConfigClockSource+0x16c>
 80047ec:	2b50      	cmp	r3, #80	; 0x50
 80047ee:	d03c      	beq.n	800486a <HAL_TIM_ConfigClockSource+0xfa>
 80047f0:	2b50      	cmp	r3, #80	; 0x50
 80047f2:	d873      	bhi.n	80048dc <HAL_TIM_ConfigClockSource+0x16c>
 80047f4:	2b40      	cmp	r3, #64	; 0x40
 80047f6:	d058      	beq.n	80048aa <HAL_TIM_ConfigClockSource+0x13a>
 80047f8:	2b40      	cmp	r3, #64	; 0x40
 80047fa:	d86f      	bhi.n	80048dc <HAL_TIM_ConfigClockSource+0x16c>
 80047fc:	2b30      	cmp	r3, #48	; 0x30
 80047fe:	d064      	beq.n	80048ca <HAL_TIM_ConfigClockSource+0x15a>
 8004800:	2b30      	cmp	r3, #48	; 0x30
 8004802:	d86b      	bhi.n	80048dc <HAL_TIM_ConfigClockSource+0x16c>
 8004804:	2b20      	cmp	r3, #32
 8004806:	d060      	beq.n	80048ca <HAL_TIM_ConfigClockSource+0x15a>
 8004808:	2b20      	cmp	r3, #32
 800480a:	d867      	bhi.n	80048dc <HAL_TIM_ConfigClockSource+0x16c>
 800480c:	2b00      	cmp	r3, #0
 800480e:	d05c      	beq.n	80048ca <HAL_TIM_ConfigClockSource+0x15a>
 8004810:	2b10      	cmp	r3, #16
 8004812:	d05a      	beq.n	80048ca <HAL_TIM_ConfigClockSource+0x15a>
 8004814:	e062      	b.n	80048dc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004826:	f000 f971 	bl	8004b0c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004832:	68bb      	ldr	r3, [r7, #8]
 8004834:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004838:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	68ba      	ldr	r2, [r7, #8]
 8004840:	609a      	str	r2, [r3, #8]
      break;
 8004842:	e04f      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004854:	f000 f95a 	bl	8004b0c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	689a      	ldr	r2, [r3, #8]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004866:	609a      	str	r2, [r3, #8]
      break;
 8004868:	e03c      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004876:	461a      	mov	r2, r3
 8004878:	f000 f8ce 	bl	8004a18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	2150      	movs	r1, #80	; 0x50
 8004882:	4618      	mov	r0, r3
 8004884:	f000 f927 	bl	8004ad6 <TIM_ITRx_SetConfig>
      break;
 8004888:	e02c      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004896:	461a      	mov	r2, r3
 8004898:	f000 f8ed 	bl	8004a76 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	2160      	movs	r1, #96	; 0x60
 80048a2:	4618      	mov	r0, r3
 80048a4:	f000 f917 	bl	8004ad6 <TIM_ITRx_SetConfig>
      break;
 80048a8:	e01c      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048b6:	461a      	mov	r2, r3
 80048b8:	f000 f8ae 	bl	8004a18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	2140      	movs	r1, #64	; 0x40
 80048c2:	4618      	mov	r0, r3
 80048c4:	f000 f907 	bl	8004ad6 <TIM_ITRx_SetConfig>
      break;
 80048c8:	e00c      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681a      	ldr	r2, [r3, #0]
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4619      	mov	r1, r3
 80048d4:	4610      	mov	r0, r2
 80048d6:	f000 f8fe 	bl	8004ad6 <TIM_ITRx_SetConfig>
      break;
 80048da:	e003      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	73fb      	strb	r3, [r7, #15]
      break;
 80048e0:	e000      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80048e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2200      	movs	r2, #0
 80048f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80048f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3710      	adds	r7, #16
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}
	...

08004900 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004900:	b480      	push	{r7}
 8004902:	b085      	sub	sp, #20
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
 8004908:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	4a3a      	ldr	r2, [pc, #232]	; (80049fc <TIM_Base_SetConfig+0xfc>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d00f      	beq.n	8004938 <TIM_Base_SetConfig+0x38>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800491e:	d00b      	beq.n	8004938 <TIM_Base_SetConfig+0x38>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	4a37      	ldr	r2, [pc, #220]	; (8004a00 <TIM_Base_SetConfig+0x100>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d007      	beq.n	8004938 <TIM_Base_SetConfig+0x38>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	4a36      	ldr	r2, [pc, #216]	; (8004a04 <TIM_Base_SetConfig+0x104>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d003      	beq.n	8004938 <TIM_Base_SetConfig+0x38>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	4a35      	ldr	r2, [pc, #212]	; (8004a08 <TIM_Base_SetConfig+0x108>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d108      	bne.n	800494a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800493e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	68fa      	ldr	r2, [r7, #12]
 8004946:	4313      	orrs	r3, r2
 8004948:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	4a2b      	ldr	r2, [pc, #172]	; (80049fc <TIM_Base_SetConfig+0xfc>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d01b      	beq.n	800498a <TIM_Base_SetConfig+0x8a>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004958:	d017      	beq.n	800498a <TIM_Base_SetConfig+0x8a>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4a28      	ldr	r2, [pc, #160]	; (8004a00 <TIM_Base_SetConfig+0x100>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d013      	beq.n	800498a <TIM_Base_SetConfig+0x8a>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	4a27      	ldr	r2, [pc, #156]	; (8004a04 <TIM_Base_SetConfig+0x104>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d00f      	beq.n	800498a <TIM_Base_SetConfig+0x8a>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	4a26      	ldr	r2, [pc, #152]	; (8004a08 <TIM_Base_SetConfig+0x108>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d00b      	beq.n	800498a <TIM_Base_SetConfig+0x8a>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	4a25      	ldr	r2, [pc, #148]	; (8004a0c <TIM_Base_SetConfig+0x10c>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d007      	beq.n	800498a <TIM_Base_SetConfig+0x8a>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4a24      	ldr	r2, [pc, #144]	; (8004a10 <TIM_Base_SetConfig+0x110>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d003      	beq.n	800498a <TIM_Base_SetConfig+0x8a>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	4a23      	ldr	r2, [pc, #140]	; (8004a14 <TIM_Base_SetConfig+0x114>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d108      	bne.n	800499c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004990:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	68db      	ldr	r3, [r3, #12]
 8004996:	68fa      	ldr	r2, [r7, #12]
 8004998:	4313      	orrs	r3, r2
 800499a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	695b      	ldr	r3, [r3, #20]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	68fa      	ldr	r2, [r7, #12]
 80049ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	689a      	ldr	r2, [r3, #8]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	4a0e      	ldr	r2, [pc, #56]	; (80049fc <TIM_Base_SetConfig+0xfc>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d103      	bne.n	80049d0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	691a      	ldr	r2, [r3, #16]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	691b      	ldr	r3, [r3, #16]
 80049da:	f003 0301 	and.w	r3, r3, #1
 80049de:	2b01      	cmp	r3, #1
 80049e0:	d105      	bne.n	80049ee <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	691b      	ldr	r3, [r3, #16]
 80049e6:	f023 0201 	bic.w	r2, r3, #1
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	611a      	str	r2, [r3, #16]
  }
}
 80049ee:	bf00      	nop
 80049f0:	3714      	adds	r7, #20
 80049f2:	46bd      	mov	sp, r7
 80049f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f8:	4770      	bx	lr
 80049fa:	bf00      	nop
 80049fc:	40010000 	.word	0x40010000
 8004a00:	40000400 	.word	0x40000400
 8004a04:	40000800 	.word	0x40000800
 8004a08:	40000c00 	.word	0x40000c00
 8004a0c:	40014000 	.word	0x40014000
 8004a10:	40014400 	.word	0x40014400
 8004a14:	40014800 	.word	0x40014800

08004a18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b087      	sub	sp, #28
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	60f8      	str	r0, [r7, #12]
 8004a20:	60b9      	str	r1, [r7, #8]
 8004a22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	6a1b      	ldr	r3, [r3, #32]
 8004a28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	6a1b      	ldr	r3, [r3, #32]
 8004a2e:	f023 0201 	bic.w	r2, r3, #1
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	699b      	ldr	r3, [r3, #24]
 8004a3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	011b      	lsls	r3, r3, #4
 8004a48:	693a      	ldr	r2, [r7, #16]
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	f023 030a 	bic.w	r3, r3, #10
 8004a54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a56:	697a      	ldr	r2, [r7, #20]
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	693a      	ldr	r2, [r7, #16]
 8004a62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	697a      	ldr	r2, [r7, #20]
 8004a68:	621a      	str	r2, [r3, #32]
}
 8004a6a:	bf00      	nop
 8004a6c:	371c      	adds	r7, #28
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr

08004a76 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a76:	b480      	push	{r7}
 8004a78:	b087      	sub	sp, #28
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	60f8      	str	r0, [r7, #12]
 8004a7e:	60b9      	str	r1, [r7, #8]
 8004a80:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	6a1b      	ldr	r3, [r3, #32]
 8004a86:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	6a1b      	ldr	r3, [r3, #32]
 8004a8c:	f023 0210 	bic.w	r2, r3, #16
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	699b      	ldr	r3, [r3, #24]
 8004a98:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004aa0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	031b      	lsls	r3, r3, #12
 8004aa6:	693a      	ldr	r2, [r7, #16]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004ab2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	011b      	lsls	r3, r3, #4
 8004ab8:	697a      	ldr	r2, [r7, #20]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	693a      	ldr	r2, [r7, #16]
 8004ac2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	697a      	ldr	r2, [r7, #20]
 8004ac8:	621a      	str	r2, [r3, #32]
}
 8004aca:	bf00      	nop
 8004acc:	371c      	adds	r7, #28
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad4:	4770      	bx	lr

08004ad6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ad6:	b480      	push	{r7}
 8004ad8:	b085      	sub	sp, #20
 8004ada:	af00      	add	r7, sp, #0
 8004adc:	6078      	str	r0, [r7, #4]
 8004ade:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004aec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004aee:	683a      	ldr	r2, [r7, #0]
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	4313      	orrs	r3, r2
 8004af4:	f043 0307 	orr.w	r3, r3, #7
 8004af8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	68fa      	ldr	r2, [r7, #12]
 8004afe:	609a      	str	r2, [r3, #8]
}
 8004b00:	bf00      	nop
 8004b02:	3714      	adds	r7, #20
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr

08004b0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b087      	sub	sp, #28
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	60f8      	str	r0, [r7, #12]
 8004b14:	60b9      	str	r1, [r7, #8]
 8004b16:	607a      	str	r2, [r7, #4]
 8004b18:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	021a      	lsls	r2, r3, #8
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	431a      	orrs	r2, r3
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	4313      	orrs	r3, r2
 8004b34:	697a      	ldr	r2, [r7, #20]
 8004b36:	4313      	orrs	r3, r2
 8004b38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	697a      	ldr	r2, [r7, #20]
 8004b3e:	609a      	str	r2, [r3, #8]
}
 8004b40:	bf00      	nop
 8004b42:	371c      	adds	r7, #28
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr

08004b4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b085      	sub	sp, #20
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
 8004b54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b5c:	2b01      	cmp	r3, #1
 8004b5e:	d101      	bne.n	8004b64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b60:	2302      	movs	r3, #2
 8004b62:	e050      	b.n	8004c06 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2202      	movs	r2, #2
 8004b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	68fa      	ldr	r2, [r7, #12]
 8004b92:	4313      	orrs	r3, r2
 8004b94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	68fa      	ldr	r2, [r7, #12]
 8004b9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a1c      	ldr	r2, [pc, #112]	; (8004c14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d018      	beq.n	8004bda <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bb0:	d013      	beq.n	8004bda <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a18      	ldr	r2, [pc, #96]	; (8004c18 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d00e      	beq.n	8004bda <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a16      	ldr	r2, [pc, #88]	; (8004c1c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d009      	beq.n	8004bda <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a15      	ldr	r2, [pc, #84]	; (8004c20 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d004      	beq.n	8004bda <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a13      	ldr	r2, [pc, #76]	; (8004c24 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d10c      	bne.n	8004bf4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004be0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	68ba      	ldr	r2, [r7, #8]
 8004be8:	4313      	orrs	r3, r2
 8004bea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	68ba      	ldr	r2, [r7, #8]
 8004bf2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c04:	2300      	movs	r3, #0
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3714      	adds	r7, #20
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c10:	4770      	bx	lr
 8004c12:	bf00      	nop
 8004c14:	40010000 	.word	0x40010000
 8004c18:	40000400 	.word	0x40000400
 8004c1c:	40000800 	.word	0x40000800
 8004c20:	40000c00 	.word	0x40000c00
 8004c24:	40014000 	.word	0x40014000

08004c28 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b082      	sub	sp, #8
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d101      	bne.n	8004c3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e042      	b.n	8004cc0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d106      	bne.n	8004c54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f7fc fe32 	bl	80018b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2224      	movs	r2, #36	; 0x24
 8004c58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	68da      	ldr	r2, [r3, #12]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c6a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f000 f973 	bl	8004f58 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	691a      	ldr	r2, [r3, #16]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004c80:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	695a      	ldr	r2, [r3, #20]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004c90:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	68da      	ldr	r2, [r3, #12]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004ca0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2220      	movs	r2, #32
 8004cac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2220      	movs	r2, #32
 8004cb4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004cbe:	2300      	movs	r3, #0
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	3708      	adds	r7, #8
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd80      	pop	{r7, pc}

08004cc8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b08a      	sub	sp, #40	; 0x28
 8004ccc:	af02      	add	r7, sp, #8
 8004cce:	60f8      	str	r0, [r7, #12]
 8004cd0:	60b9      	str	r1, [r7, #8]
 8004cd2:	603b      	str	r3, [r7, #0]
 8004cd4:	4613      	mov	r3, r2
 8004cd6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ce2:	b2db      	uxtb	r3, r3
 8004ce4:	2b20      	cmp	r3, #32
 8004ce6:	d175      	bne.n	8004dd4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d002      	beq.n	8004cf4 <HAL_UART_Transmit+0x2c>
 8004cee:	88fb      	ldrh	r3, [r7, #6]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d101      	bne.n	8004cf8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	e06e      	b.n	8004dd6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2221      	movs	r2, #33	; 0x21
 8004d02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d06:	f7fc ffbb 	bl	8001c80 <HAL_GetTick>
 8004d0a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	88fa      	ldrh	r2, [r7, #6]
 8004d10:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	88fa      	ldrh	r2, [r7, #6]
 8004d16:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d20:	d108      	bne.n	8004d34 <HAL_UART_Transmit+0x6c>
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	691b      	ldr	r3, [r3, #16]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d104      	bne.n	8004d34 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	61bb      	str	r3, [r7, #24]
 8004d32:	e003      	b.n	8004d3c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004d3c:	e02e      	b.n	8004d9c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	9300      	str	r3, [sp, #0]
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	2200      	movs	r2, #0
 8004d46:	2180      	movs	r1, #128	; 0x80
 8004d48:	68f8      	ldr	r0, [r7, #12]
 8004d4a:	f000 f848 	bl	8004dde <UART_WaitOnFlagUntilTimeout>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d005      	beq.n	8004d60 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2220      	movs	r2, #32
 8004d58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8004d5c:	2303      	movs	r3, #3
 8004d5e:	e03a      	b.n	8004dd6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004d60:	69fb      	ldr	r3, [r7, #28]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d10b      	bne.n	8004d7e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004d66:	69bb      	ldr	r3, [r7, #24]
 8004d68:	881b      	ldrh	r3, [r3, #0]
 8004d6a:	461a      	mov	r2, r3
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d74:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004d76:	69bb      	ldr	r3, [r7, #24]
 8004d78:	3302      	adds	r3, #2
 8004d7a:	61bb      	str	r3, [r7, #24]
 8004d7c:	e007      	b.n	8004d8e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d7e:	69fb      	ldr	r3, [r7, #28]
 8004d80:	781a      	ldrb	r2, [r3, #0]
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004d88:	69fb      	ldr	r3, [r7, #28]
 8004d8a:	3301      	adds	r3, #1
 8004d8c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d92:	b29b      	uxth	r3, r3
 8004d94:	3b01      	subs	r3, #1
 8004d96:	b29a      	uxth	r2, r3
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004da0:	b29b      	uxth	r3, r3
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d1cb      	bne.n	8004d3e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	9300      	str	r3, [sp, #0]
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	2200      	movs	r2, #0
 8004dae:	2140      	movs	r1, #64	; 0x40
 8004db0:	68f8      	ldr	r0, [r7, #12]
 8004db2:	f000 f814 	bl	8004dde <UART_WaitOnFlagUntilTimeout>
 8004db6:	4603      	mov	r3, r0
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d005      	beq.n	8004dc8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2220      	movs	r2, #32
 8004dc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8004dc4:	2303      	movs	r3, #3
 8004dc6:	e006      	b.n	8004dd6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2220      	movs	r2, #32
 8004dcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	e000      	b.n	8004dd6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004dd4:	2302      	movs	r3, #2
  }
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	3720      	adds	r7, #32
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd80      	pop	{r7, pc}

08004dde <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004dde:	b580      	push	{r7, lr}
 8004de0:	b086      	sub	sp, #24
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	60f8      	str	r0, [r7, #12]
 8004de6:	60b9      	str	r1, [r7, #8]
 8004de8:	603b      	str	r3, [r7, #0]
 8004dea:	4613      	mov	r3, r2
 8004dec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dee:	e03b      	b.n	8004e68 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004df0:	6a3b      	ldr	r3, [r7, #32]
 8004df2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004df6:	d037      	beq.n	8004e68 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004df8:	f7fc ff42 	bl	8001c80 <HAL_GetTick>
 8004dfc:	4602      	mov	r2, r0
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	1ad3      	subs	r3, r2, r3
 8004e02:	6a3a      	ldr	r2, [r7, #32]
 8004e04:	429a      	cmp	r2, r3
 8004e06:	d302      	bcc.n	8004e0e <UART_WaitOnFlagUntilTimeout+0x30>
 8004e08:	6a3b      	ldr	r3, [r7, #32]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d101      	bne.n	8004e12 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004e0e:	2303      	movs	r3, #3
 8004e10:	e03a      	b.n	8004e88 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	68db      	ldr	r3, [r3, #12]
 8004e18:	f003 0304 	and.w	r3, r3, #4
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d023      	beq.n	8004e68 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	2b80      	cmp	r3, #128	; 0x80
 8004e24:	d020      	beq.n	8004e68 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	2b40      	cmp	r3, #64	; 0x40
 8004e2a:	d01d      	beq.n	8004e68 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f003 0308 	and.w	r3, r3, #8
 8004e36:	2b08      	cmp	r3, #8
 8004e38:	d116      	bne.n	8004e68 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	617b      	str	r3, [r7, #20]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	617b      	str	r3, [r7, #20]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	617b      	str	r3, [r7, #20]
 8004e4e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e50:	68f8      	ldr	r0, [r7, #12]
 8004e52:	f000 f81d 	bl	8004e90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2208      	movs	r2, #8
 8004e5a:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	e00f      	b.n	8004e88 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	681a      	ldr	r2, [r3, #0]
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	4013      	ands	r3, r2
 8004e72:	68ba      	ldr	r2, [r7, #8]
 8004e74:	429a      	cmp	r2, r3
 8004e76:	bf0c      	ite	eq
 8004e78:	2301      	moveq	r3, #1
 8004e7a:	2300      	movne	r3, #0
 8004e7c:	b2db      	uxtb	r3, r3
 8004e7e:	461a      	mov	r2, r3
 8004e80:	79fb      	ldrb	r3, [r7, #7]
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d0b4      	beq.n	8004df0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e86:	2300      	movs	r3, #0
}
 8004e88:	4618      	mov	r0, r3
 8004e8a:	3718      	adds	r7, #24
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bd80      	pop	{r7, pc}

08004e90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b095      	sub	sp, #84	; 0x54
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	330c      	adds	r3, #12
 8004e9e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ea0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ea2:	e853 3f00 	ldrex	r3, [r3]
 8004ea6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eaa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004eae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	330c      	adds	r3, #12
 8004eb6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004eb8:	643a      	str	r2, [r7, #64]	; 0x40
 8004eba:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ebc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004ebe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004ec0:	e841 2300 	strex	r3, r2, [r1]
 8004ec4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004ec6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d1e5      	bne.n	8004e98 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	3314      	adds	r3, #20
 8004ed2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ed4:	6a3b      	ldr	r3, [r7, #32]
 8004ed6:	e853 3f00 	ldrex	r3, [r3]
 8004eda:	61fb      	str	r3, [r7, #28]
   return(result);
 8004edc:	69fb      	ldr	r3, [r7, #28]
 8004ede:	f023 0301 	bic.w	r3, r3, #1
 8004ee2:	64bb      	str	r3, [r7, #72]	; 0x48
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	3314      	adds	r3, #20
 8004eea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004eec:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004eee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004ef2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ef4:	e841 2300 	strex	r3, r2, [r1]
 8004ef8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d1e5      	bne.n	8004ecc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	d119      	bne.n	8004f3c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	330c      	adds	r3, #12
 8004f0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	e853 3f00 	ldrex	r3, [r3]
 8004f16:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	f023 0310 	bic.w	r3, r3, #16
 8004f1e:	647b      	str	r3, [r7, #68]	; 0x44
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	330c      	adds	r3, #12
 8004f26:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004f28:	61ba      	str	r2, [r7, #24]
 8004f2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f2c:	6979      	ldr	r1, [r7, #20]
 8004f2e:	69ba      	ldr	r2, [r7, #24]
 8004f30:	e841 2300 	strex	r3, r2, [r1]
 8004f34:	613b      	str	r3, [r7, #16]
   return(result);
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d1e5      	bne.n	8004f08 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2220      	movs	r2, #32
 8004f40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004f4a:	bf00      	nop
 8004f4c:	3754      	adds	r7, #84	; 0x54
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f54:	4770      	bx	lr
	...

08004f58 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f5c:	b0c0      	sub	sp, #256	; 0x100
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	691b      	ldr	r3, [r3, #16]
 8004f6c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f74:	68d9      	ldr	r1, [r3, #12]
 8004f76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	ea40 0301 	orr.w	r3, r0, r1
 8004f80:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004f82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f86:	689a      	ldr	r2, [r3, #8]
 8004f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f8c:	691b      	ldr	r3, [r3, #16]
 8004f8e:	431a      	orrs	r2, r3
 8004f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f94:	695b      	ldr	r3, [r3, #20]
 8004f96:	431a      	orrs	r2, r3
 8004f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f9c:	69db      	ldr	r3, [r3, #28]
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004fa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004fb0:	f021 010c 	bic.w	r1, r1, #12
 8004fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004fbe:	430b      	orrs	r3, r1
 8004fc0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004fc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	695b      	ldr	r3, [r3, #20]
 8004fca:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004fce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fd2:	6999      	ldr	r1, [r3, #24]
 8004fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	ea40 0301 	orr.w	r3, r0, r1
 8004fde:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	4b8f      	ldr	r3, [pc, #572]	; (8005224 <UART_SetConfig+0x2cc>)
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	d005      	beq.n	8004ff8 <UART_SetConfig+0xa0>
 8004fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	4b8d      	ldr	r3, [pc, #564]	; (8005228 <UART_SetConfig+0x2d0>)
 8004ff4:	429a      	cmp	r2, r3
 8004ff6:	d104      	bne.n	8005002 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004ff8:	f7ff fafc 	bl	80045f4 <HAL_RCC_GetPCLK2Freq>
 8004ffc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005000:	e003      	b.n	800500a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005002:	f7ff fae3 	bl	80045cc <HAL_RCC_GetPCLK1Freq>
 8005006:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800500a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800500e:	69db      	ldr	r3, [r3, #28]
 8005010:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005014:	f040 810c 	bne.w	8005230 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005018:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800501c:	2200      	movs	r2, #0
 800501e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005022:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005026:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800502a:	4622      	mov	r2, r4
 800502c:	462b      	mov	r3, r5
 800502e:	1891      	adds	r1, r2, r2
 8005030:	65b9      	str	r1, [r7, #88]	; 0x58
 8005032:	415b      	adcs	r3, r3
 8005034:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005036:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800503a:	4621      	mov	r1, r4
 800503c:	eb12 0801 	adds.w	r8, r2, r1
 8005040:	4629      	mov	r1, r5
 8005042:	eb43 0901 	adc.w	r9, r3, r1
 8005046:	f04f 0200 	mov.w	r2, #0
 800504a:	f04f 0300 	mov.w	r3, #0
 800504e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005052:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005056:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800505a:	4690      	mov	r8, r2
 800505c:	4699      	mov	r9, r3
 800505e:	4623      	mov	r3, r4
 8005060:	eb18 0303 	adds.w	r3, r8, r3
 8005064:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005068:	462b      	mov	r3, r5
 800506a:	eb49 0303 	adc.w	r3, r9, r3
 800506e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005072:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	2200      	movs	r2, #0
 800507a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800507e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005082:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005086:	460b      	mov	r3, r1
 8005088:	18db      	adds	r3, r3, r3
 800508a:	653b      	str	r3, [r7, #80]	; 0x50
 800508c:	4613      	mov	r3, r2
 800508e:	eb42 0303 	adc.w	r3, r2, r3
 8005092:	657b      	str	r3, [r7, #84]	; 0x54
 8005094:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005098:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800509c:	f7fb fd8c 	bl	8000bb8 <__aeabi_uldivmod>
 80050a0:	4602      	mov	r2, r0
 80050a2:	460b      	mov	r3, r1
 80050a4:	4b61      	ldr	r3, [pc, #388]	; (800522c <UART_SetConfig+0x2d4>)
 80050a6:	fba3 2302 	umull	r2, r3, r3, r2
 80050aa:	095b      	lsrs	r3, r3, #5
 80050ac:	011c      	lsls	r4, r3, #4
 80050ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80050b2:	2200      	movs	r2, #0
 80050b4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80050b8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80050bc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80050c0:	4642      	mov	r2, r8
 80050c2:	464b      	mov	r3, r9
 80050c4:	1891      	adds	r1, r2, r2
 80050c6:	64b9      	str	r1, [r7, #72]	; 0x48
 80050c8:	415b      	adcs	r3, r3
 80050ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80050cc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80050d0:	4641      	mov	r1, r8
 80050d2:	eb12 0a01 	adds.w	sl, r2, r1
 80050d6:	4649      	mov	r1, r9
 80050d8:	eb43 0b01 	adc.w	fp, r3, r1
 80050dc:	f04f 0200 	mov.w	r2, #0
 80050e0:	f04f 0300 	mov.w	r3, #0
 80050e4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80050e8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80050ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80050f0:	4692      	mov	sl, r2
 80050f2:	469b      	mov	fp, r3
 80050f4:	4643      	mov	r3, r8
 80050f6:	eb1a 0303 	adds.w	r3, sl, r3
 80050fa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80050fe:	464b      	mov	r3, r9
 8005100:	eb4b 0303 	adc.w	r3, fp, r3
 8005104:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	2200      	movs	r2, #0
 8005110:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005114:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005118:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800511c:	460b      	mov	r3, r1
 800511e:	18db      	adds	r3, r3, r3
 8005120:	643b      	str	r3, [r7, #64]	; 0x40
 8005122:	4613      	mov	r3, r2
 8005124:	eb42 0303 	adc.w	r3, r2, r3
 8005128:	647b      	str	r3, [r7, #68]	; 0x44
 800512a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800512e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005132:	f7fb fd41 	bl	8000bb8 <__aeabi_uldivmod>
 8005136:	4602      	mov	r2, r0
 8005138:	460b      	mov	r3, r1
 800513a:	4611      	mov	r1, r2
 800513c:	4b3b      	ldr	r3, [pc, #236]	; (800522c <UART_SetConfig+0x2d4>)
 800513e:	fba3 2301 	umull	r2, r3, r3, r1
 8005142:	095b      	lsrs	r3, r3, #5
 8005144:	2264      	movs	r2, #100	; 0x64
 8005146:	fb02 f303 	mul.w	r3, r2, r3
 800514a:	1acb      	subs	r3, r1, r3
 800514c:	00db      	lsls	r3, r3, #3
 800514e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005152:	4b36      	ldr	r3, [pc, #216]	; (800522c <UART_SetConfig+0x2d4>)
 8005154:	fba3 2302 	umull	r2, r3, r3, r2
 8005158:	095b      	lsrs	r3, r3, #5
 800515a:	005b      	lsls	r3, r3, #1
 800515c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005160:	441c      	add	r4, r3
 8005162:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005166:	2200      	movs	r2, #0
 8005168:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800516c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005170:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005174:	4642      	mov	r2, r8
 8005176:	464b      	mov	r3, r9
 8005178:	1891      	adds	r1, r2, r2
 800517a:	63b9      	str	r1, [r7, #56]	; 0x38
 800517c:	415b      	adcs	r3, r3
 800517e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005180:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005184:	4641      	mov	r1, r8
 8005186:	1851      	adds	r1, r2, r1
 8005188:	6339      	str	r1, [r7, #48]	; 0x30
 800518a:	4649      	mov	r1, r9
 800518c:	414b      	adcs	r3, r1
 800518e:	637b      	str	r3, [r7, #52]	; 0x34
 8005190:	f04f 0200 	mov.w	r2, #0
 8005194:	f04f 0300 	mov.w	r3, #0
 8005198:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800519c:	4659      	mov	r1, fp
 800519e:	00cb      	lsls	r3, r1, #3
 80051a0:	4651      	mov	r1, sl
 80051a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80051a6:	4651      	mov	r1, sl
 80051a8:	00ca      	lsls	r2, r1, #3
 80051aa:	4610      	mov	r0, r2
 80051ac:	4619      	mov	r1, r3
 80051ae:	4603      	mov	r3, r0
 80051b0:	4642      	mov	r2, r8
 80051b2:	189b      	adds	r3, r3, r2
 80051b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80051b8:	464b      	mov	r3, r9
 80051ba:	460a      	mov	r2, r1
 80051bc:	eb42 0303 	adc.w	r3, r2, r3
 80051c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80051c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	2200      	movs	r2, #0
 80051cc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80051d0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80051d4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80051d8:	460b      	mov	r3, r1
 80051da:	18db      	adds	r3, r3, r3
 80051dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80051de:	4613      	mov	r3, r2
 80051e0:	eb42 0303 	adc.w	r3, r2, r3
 80051e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051e6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80051ea:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80051ee:	f7fb fce3 	bl	8000bb8 <__aeabi_uldivmod>
 80051f2:	4602      	mov	r2, r0
 80051f4:	460b      	mov	r3, r1
 80051f6:	4b0d      	ldr	r3, [pc, #52]	; (800522c <UART_SetConfig+0x2d4>)
 80051f8:	fba3 1302 	umull	r1, r3, r3, r2
 80051fc:	095b      	lsrs	r3, r3, #5
 80051fe:	2164      	movs	r1, #100	; 0x64
 8005200:	fb01 f303 	mul.w	r3, r1, r3
 8005204:	1ad3      	subs	r3, r2, r3
 8005206:	00db      	lsls	r3, r3, #3
 8005208:	3332      	adds	r3, #50	; 0x32
 800520a:	4a08      	ldr	r2, [pc, #32]	; (800522c <UART_SetConfig+0x2d4>)
 800520c:	fba2 2303 	umull	r2, r3, r2, r3
 8005210:	095b      	lsrs	r3, r3, #5
 8005212:	f003 0207 	and.w	r2, r3, #7
 8005216:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4422      	add	r2, r4
 800521e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005220:	e106      	b.n	8005430 <UART_SetConfig+0x4d8>
 8005222:	bf00      	nop
 8005224:	40011000 	.word	0x40011000
 8005228:	40011400 	.word	0x40011400
 800522c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005230:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005234:	2200      	movs	r2, #0
 8005236:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800523a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800523e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005242:	4642      	mov	r2, r8
 8005244:	464b      	mov	r3, r9
 8005246:	1891      	adds	r1, r2, r2
 8005248:	6239      	str	r1, [r7, #32]
 800524a:	415b      	adcs	r3, r3
 800524c:	627b      	str	r3, [r7, #36]	; 0x24
 800524e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005252:	4641      	mov	r1, r8
 8005254:	1854      	adds	r4, r2, r1
 8005256:	4649      	mov	r1, r9
 8005258:	eb43 0501 	adc.w	r5, r3, r1
 800525c:	f04f 0200 	mov.w	r2, #0
 8005260:	f04f 0300 	mov.w	r3, #0
 8005264:	00eb      	lsls	r3, r5, #3
 8005266:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800526a:	00e2      	lsls	r2, r4, #3
 800526c:	4614      	mov	r4, r2
 800526e:	461d      	mov	r5, r3
 8005270:	4643      	mov	r3, r8
 8005272:	18e3      	adds	r3, r4, r3
 8005274:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005278:	464b      	mov	r3, r9
 800527a:	eb45 0303 	adc.w	r3, r5, r3
 800527e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005282:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	2200      	movs	r2, #0
 800528a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800528e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005292:	f04f 0200 	mov.w	r2, #0
 8005296:	f04f 0300 	mov.w	r3, #0
 800529a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800529e:	4629      	mov	r1, r5
 80052a0:	008b      	lsls	r3, r1, #2
 80052a2:	4621      	mov	r1, r4
 80052a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80052a8:	4621      	mov	r1, r4
 80052aa:	008a      	lsls	r2, r1, #2
 80052ac:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80052b0:	f7fb fc82 	bl	8000bb8 <__aeabi_uldivmod>
 80052b4:	4602      	mov	r2, r0
 80052b6:	460b      	mov	r3, r1
 80052b8:	4b60      	ldr	r3, [pc, #384]	; (800543c <UART_SetConfig+0x4e4>)
 80052ba:	fba3 2302 	umull	r2, r3, r3, r2
 80052be:	095b      	lsrs	r3, r3, #5
 80052c0:	011c      	lsls	r4, r3, #4
 80052c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80052c6:	2200      	movs	r2, #0
 80052c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80052cc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80052d0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80052d4:	4642      	mov	r2, r8
 80052d6:	464b      	mov	r3, r9
 80052d8:	1891      	adds	r1, r2, r2
 80052da:	61b9      	str	r1, [r7, #24]
 80052dc:	415b      	adcs	r3, r3
 80052de:	61fb      	str	r3, [r7, #28]
 80052e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80052e4:	4641      	mov	r1, r8
 80052e6:	1851      	adds	r1, r2, r1
 80052e8:	6139      	str	r1, [r7, #16]
 80052ea:	4649      	mov	r1, r9
 80052ec:	414b      	adcs	r3, r1
 80052ee:	617b      	str	r3, [r7, #20]
 80052f0:	f04f 0200 	mov.w	r2, #0
 80052f4:	f04f 0300 	mov.w	r3, #0
 80052f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80052fc:	4659      	mov	r1, fp
 80052fe:	00cb      	lsls	r3, r1, #3
 8005300:	4651      	mov	r1, sl
 8005302:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005306:	4651      	mov	r1, sl
 8005308:	00ca      	lsls	r2, r1, #3
 800530a:	4610      	mov	r0, r2
 800530c:	4619      	mov	r1, r3
 800530e:	4603      	mov	r3, r0
 8005310:	4642      	mov	r2, r8
 8005312:	189b      	adds	r3, r3, r2
 8005314:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005318:	464b      	mov	r3, r9
 800531a:	460a      	mov	r2, r1
 800531c:	eb42 0303 	adc.w	r3, r2, r3
 8005320:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005324:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	2200      	movs	r2, #0
 800532c:	67bb      	str	r3, [r7, #120]	; 0x78
 800532e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005330:	f04f 0200 	mov.w	r2, #0
 8005334:	f04f 0300 	mov.w	r3, #0
 8005338:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800533c:	4649      	mov	r1, r9
 800533e:	008b      	lsls	r3, r1, #2
 8005340:	4641      	mov	r1, r8
 8005342:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005346:	4641      	mov	r1, r8
 8005348:	008a      	lsls	r2, r1, #2
 800534a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800534e:	f7fb fc33 	bl	8000bb8 <__aeabi_uldivmod>
 8005352:	4602      	mov	r2, r0
 8005354:	460b      	mov	r3, r1
 8005356:	4611      	mov	r1, r2
 8005358:	4b38      	ldr	r3, [pc, #224]	; (800543c <UART_SetConfig+0x4e4>)
 800535a:	fba3 2301 	umull	r2, r3, r3, r1
 800535e:	095b      	lsrs	r3, r3, #5
 8005360:	2264      	movs	r2, #100	; 0x64
 8005362:	fb02 f303 	mul.w	r3, r2, r3
 8005366:	1acb      	subs	r3, r1, r3
 8005368:	011b      	lsls	r3, r3, #4
 800536a:	3332      	adds	r3, #50	; 0x32
 800536c:	4a33      	ldr	r2, [pc, #204]	; (800543c <UART_SetConfig+0x4e4>)
 800536e:	fba2 2303 	umull	r2, r3, r2, r3
 8005372:	095b      	lsrs	r3, r3, #5
 8005374:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005378:	441c      	add	r4, r3
 800537a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800537e:	2200      	movs	r2, #0
 8005380:	673b      	str	r3, [r7, #112]	; 0x70
 8005382:	677a      	str	r2, [r7, #116]	; 0x74
 8005384:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005388:	4642      	mov	r2, r8
 800538a:	464b      	mov	r3, r9
 800538c:	1891      	adds	r1, r2, r2
 800538e:	60b9      	str	r1, [r7, #8]
 8005390:	415b      	adcs	r3, r3
 8005392:	60fb      	str	r3, [r7, #12]
 8005394:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005398:	4641      	mov	r1, r8
 800539a:	1851      	adds	r1, r2, r1
 800539c:	6039      	str	r1, [r7, #0]
 800539e:	4649      	mov	r1, r9
 80053a0:	414b      	adcs	r3, r1
 80053a2:	607b      	str	r3, [r7, #4]
 80053a4:	f04f 0200 	mov.w	r2, #0
 80053a8:	f04f 0300 	mov.w	r3, #0
 80053ac:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80053b0:	4659      	mov	r1, fp
 80053b2:	00cb      	lsls	r3, r1, #3
 80053b4:	4651      	mov	r1, sl
 80053b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80053ba:	4651      	mov	r1, sl
 80053bc:	00ca      	lsls	r2, r1, #3
 80053be:	4610      	mov	r0, r2
 80053c0:	4619      	mov	r1, r3
 80053c2:	4603      	mov	r3, r0
 80053c4:	4642      	mov	r2, r8
 80053c6:	189b      	adds	r3, r3, r2
 80053c8:	66bb      	str	r3, [r7, #104]	; 0x68
 80053ca:	464b      	mov	r3, r9
 80053cc:	460a      	mov	r2, r1
 80053ce:	eb42 0303 	adc.w	r3, r2, r3
 80053d2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80053d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	2200      	movs	r2, #0
 80053dc:	663b      	str	r3, [r7, #96]	; 0x60
 80053de:	667a      	str	r2, [r7, #100]	; 0x64
 80053e0:	f04f 0200 	mov.w	r2, #0
 80053e4:	f04f 0300 	mov.w	r3, #0
 80053e8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80053ec:	4649      	mov	r1, r9
 80053ee:	008b      	lsls	r3, r1, #2
 80053f0:	4641      	mov	r1, r8
 80053f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80053f6:	4641      	mov	r1, r8
 80053f8:	008a      	lsls	r2, r1, #2
 80053fa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80053fe:	f7fb fbdb 	bl	8000bb8 <__aeabi_uldivmod>
 8005402:	4602      	mov	r2, r0
 8005404:	460b      	mov	r3, r1
 8005406:	4b0d      	ldr	r3, [pc, #52]	; (800543c <UART_SetConfig+0x4e4>)
 8005408:	fba3 1302 	umull	r1, r3, r3, r2
 800540c:	095b      	lsrs	r3, r3, #5
 800540e:	2164      	movs	r1, #100	; 0x64
 8005410:	fb01 f303 	mul.w	r3, r1, r3
 8005414:	1ad3      	subs	r3, r2, r3
 8005416:	011b      	lsls	r3, r3, #4
 8005418:	3332      	adds	r3, #50	; 0x32
 800541a:	4a08      	ldr	r2, [pc, #32]	; (800543c <UART_SetConfig+0x4e4>)
 800541c:	fba2 2303 	umull	r2, r3, r2, r3
 8005420:	095b      	lsrs	r3, r3, #5
 8005422:	f003 020f 	and.w	r2, r3, #15
 8005426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4422      	add	r2, r4
 800542e:	609a      	str	r2, [r3, #8]
}
 8005430:	bf00      	nop
 8005432:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005436:	46bd      	mov	sp, r7
 8005438:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800543c:	51eb851f 	.word	0x51eb851f

08005440 <__cvt>:
 8005440:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005444:	ec55 4b10 	vmov	r4, r5, d0
 8005448:	2d00      	cmp	r5, #0
 800544a:	460e      	mov	r6, r1
 800544c:	4619      	mov	r1, r3
 800544e:	462b      	mov	r3, r5
 8005450:	bfbb      	ittet	lt
 8005452:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005456:	461d      	movlt	r5, r3
 8005458:	2300      	movge	r3, #0
 800545a:	232d      	movlt	r3, #45	; 0x2d
 800545c:	700b      	strb	r3, [r1, #0]
 800545e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005460:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005464:	4691      	mov	r9, r2
 8005466:	f023 0820 	bic.w	r8, r3, #32
 800546a:	bfbc      	itt	lt
 800546c:	4622      	movlt	r2, r4
 800546e:	4614      	movlt	r4, r2
 8005470:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005474:	d005      	beq.n	8005482 <__cvt+0x42>
 8005476:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800547a:	d100      	bne.n	800547e <__cvt+0x3e>
 800547c:	3601      	adds	r6, #1
 800547e:	2102      	movs	r1, #2
 8005480:	e000      	b.n	8005484 <__cvt+0x44>
 8005482:	2103      	movs	r1, #3
 8005484:	ab03      	add	r3, sp, #12
 8005486:	9301      	str	r3, [sp, #4]
 8005488:	ab02      	add	r3, sp, #8
 800548a:	9300      	str	r3, [sp, #0]
 800548c:	ec45 4b10 	vmov	d0, r4, r5
 8005490:	4653      	mov	r3, sl
 8005492:	4632      	mov	r2, r6
 8005494:	f000 ff6c 	bl	8006370 <_dtoa_r>
 8005498:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800549c:	4607      	mov	r7, r0
 800549e:	d102      	bne.n	80054a6 <__cvt+0x66>
 80054a0:	f019 0f01 	tst.w	r9, #1
 80054a4:	d022      	beq.n	80054ec <__cvt+0xac>
 80054a6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80054aa:	eb07 0906 	add.w	r9, r7, r6
 80054ae:	d110      	bne.n	80054d2 <__cvt+0x92>
 80054b0:	783b      	ldrb	r3, [r7, #0]
 80054b2:	2b30      	cmp	r3, #48	; 0x30
 80054b4:	d10a      	bne.n	80054cc <__cvt+0x8c>
 80054b6:	2200      	movs	r2, #0
 80054b8:	2300      	movs	r3, #0
 80054ba:	4620      	mov	r0, r4
 80054bc:	4629      	mov	r1, r5
 80054be:	f7fb fb0b 	bl	8000ad8 <__aeabi_dcmpeq>
 80054c2:	b918      	cbnz	r0, 80054cc <__cvt+0x8c>
 80054c4:	f1c6 0601 	rsb	r6, r6, #1
 80054c8:	f8ca 6000 	str.w	r6, [sl]
 80054cc:	f8da 3000 	ldr.w	r3, [sl]
 80054d0:	4499      	add	r9, r3
 80054d2:	2200      	movs	r2, #0
 80054d4:	2300      	movs	r3, #0
 80054d6:	4620      	mov	r0, r4
 80054d8:	4629      	mov	r1, r5
 80054da:	f7fb fafd 	bl	8000ad8 <__aeabi_dcmpeq>
 80054de:	b108      	cbz	r0, 80054e4 <__cvt+0xa4>
 80054e0:	f8cd 900c 	str.w	r9, [sp, #12]
 80054e4:	2230      	movs	r2, #48	; 0x30
 80054e6:	9b03      	ldr	r3, [sp, #12]
 80054e8:	454b      	cmp	r3, r9
 80054ea:	d307      	bcc.n	80054fc <__cvt+0xbc>
 80054ec:	9b03      	ldr	r3, [sp, #12]
 80054ee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80054f0:	1bdb      	subs	r3, r3, r7
 80054f2:	4638      	mov	r0, r7
 80054f4:	6013      	str	r3, [r2, #0]
 80054f6:	b004      	add	sp, #16
 80054f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054fc:	1c59      	adds	r1, r3, #1
 80054fe:	9103      	str	r1, [sp, #12]
 8005500:	701a      	strb	r2, [r3, #0]
 8005502:	e7f0      	b.n	80054e6 <__cvt+0xa6>

08005504 <__exponent>:
 8005504:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005506:	4603      	mov	r3, r0
 8005508:	2900      	cmp	r1, #0
 800550a:	bfb8      	it	lt
 800550c:	4249      	neglt	r1, r1
 800550e:	f803 2b02 	strb.w	r2, [r3], #2
 8005512:	bfb4      	ite	lt
 8005514:	222d      	movlt	r2, #45	; 0x2d
 8005516:	222b      	movge	r2, #43	; 0x2b
 8005518:	2909      	cmp	r1, #9
 800551a:	7042      	strb	r2, [r0, #1]
 800551c:	dd2a      	ble.n	8005574 <__exponent+0x70>
 800551e:	f10d 0207 	add.w	r2, sp, #7
 8005522:	4617      	mov	r7, r2
 8005524:	260a      	movs	r6, #10
 8005526:	4694      	mov	ip, r2
 8005528:	fb91 f5f6 	sdiv	r5, r1, r6
 800552c:	fb06 1415 	mls	r4, r6, r5, r1
 8005530:	3430      	adds	r4, #48	; 0x30
 8005532:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005536:	460c      	mov	r4, r1
 8005538:	2c63      	cmp	r4, #99	; 0x63
 800553a:	f102 32ff 	add.w	r2, r2, #4294967295
 800553e:	4629      	mov	r1, r5
 8005540:	dcf1      	bgt.n	8005526 <__exponent+0x22>
 8005542:	3130      	adds	r1, #48	; 0x30
 8005544:	f1ac 0402 	sub.w	r4, ip, #2
 8005548:	f802 1c01 	strb.w	r1, [r2, #-1]
 800554c:	1c41      	adds	r1, r0, #1
 800554e:	4622      	mov	r2, r4
 8005550:	42ba      	cmp	r2, r7
 8005552:	d30a      	bcc.n	800556a <__exponent+0x66>
 8005554:	f10d 0209 	add.w	r2, sp, #9
 8005558:	eba2 020c 	sub.w	r2, r2, ip
 800555c:	42bc      	cmp	r4, r7
 800555e:	bf88      	it	hi
 8005560:	2200      	movhi	r2, #0
 8005562:	4413      	add	r3, r2
 8005564:	1a18      	subs	r0, r3, r0
 8005566:	b003      	add	sp, #12
 8005568:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800556a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800556e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005572:	e7ed      	b.n	8005550 <__exponent+0x4c>
 8005574:	2330      	movs	r3, #48	; 0x30
 8005576:	3130      	adds	r1, #48	; 0x30
 8005578:	7083      	strb	r3, [r0, #2]
 800557a:	70c1      	strb	r1, [r0, #3]
 800557c:	1d03      	adds	r3, r0, #4
 800557e:	e7f1      	b.n	8005564 <__exponent+0x60>

08005580 <_printf_float>:
 8005580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005584:	ed2d 8b02 	vpush	{d8}
 8005588:	b08d      	sub	sp, #52	; 0x34
 800558a:	460c      	mov	r4, r1
 800558c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005590:	4616      	mov	r6, r2
 8005592:	461f      	mov	r7, r3
 8005594:	4605      	mov	r5, r0
 8005596:	f000 fde9 	bl	800616c <_localeconv_r>
 800559a:	f8d0 a000 	ldr.w	sl, [r0]
 800559e:	4650      	mov	r0, sl
 80055a0:	f7fa fe6e 	bl	8000280 <strlen>
 80055a4:	2300      	movs	r3, #0
 80055a6:	930a      	str	r3, [sp, #40]	; 0x28
 80055a8:	6823      	ldr	r3, [r4, #0]
 80055aa:	9305      	str	r3, [sp, #20]
 80055ac:	f8d8 3000 	ldr.w	r3, [r8]
 80055b0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80055b4:	3307      	adds	r3, #7
 80055b6:	f023 0307 	bic.w	r3, r3, #7
 80055ba:	f103 0208 	add.w	r2, r3, #8
 80055be:	f8c8 2000 	str.w	r2, [r8]
 80055c2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80055c6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80055ca:	9307      	str	r3, [sp, #28]
 80055cc:	f8cd 8018 	str.w	r8, [sp, #24]
 80055d0:	ee08 0a10 	vmov	s16, r0
 80055d4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80055d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055dc:	4b9e      	ldr	r3, [pc, #632]	; (8005858 <_printf_float+0x2d8>)
 80055de:	f04f 32ff 	mov.w	r2, #4294967295
 80055e2:	f7fb faab 	bl	8000b3c <__aeabi_dcmpun>
 80055e6:	bb88      	cbnz	r0, 800564c <_printf_float+0xcc>
 80055e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055ec:	4b9a      	ldr	r3, [pc, #616]	; (8005858 <_printf_float+0x2d8>)
 80055ee:	f04f 32ff 	mov.w	r2, #4294967295
 80055f2:	f7fb fa85 	bl	8000b00 <__aeabi_dcmple>
 80055f6:	bb48      	cbnz	r0, 800564c <_printf_float+0xcc>
 80055f8:	2200      	movs	r2, #0
 80055fa:	2300      	movs	r3, #0
 80055fc:	4640      	mov	r0, r8
 80055fe:	4649      	mov	r1, r9
 8005600:	f7fb fa74 	bl	8000aec <__aeabi_dcmplt>
 8005604:	b110      	cbz	r0, 800560c <_printf_float+0x8c>
 8005606:	232d      	movs	r3, #45	; 0x2d
 8005608:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800560c:	4a93      	ldr	r2, [pc, #588]	; (800585c <_printf_float+0x2dc>)
 800560e:	4b94      	ldr	r3, [pc, #592]	; (8005860 <_printf_float+0x2e0>)
 8005610:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005614:	bf94      	ite	ls
 8005616:	4690      	movls	r8, r2
 8005618:	4698      	movhi	r8, r3
 800561a:	2303      	movs	r3, #3
 800561c:	6123      	str	r3, [r4, #16]
 800561e:	9b05      	ldr	r3, [sp, #20]
 8005620:	f023 0304 	bic.w	r3, r3, #4
 8005624:	6023      	str	r3, [r4, #0]
 8005626:	f04f 0900 	mov.w	r9, #0
 800562a:	9700      	str	r7, [sp, #0]
 800562c:	4633      	mov	r3, r6
 800562e:	aa0b      	add	r2, sp, #44	; 0x2c
 8005630:	4621      	mov	r1, r4
 8005632:	4628      	mov	r0, r5
 8005634:	f000 f9da 	bl	80059ec <_printf_common>
 8005638:	3001      	adds	r0, #1
 800563a:	f040 8090 	bne.w	800575e <_printf_float+0x1de>
 800563e:	f04f 30ff 	mov.w	r0, #4294967295
 8005642:	b00d      	add	sp, #52	; 0x34
 8005644:	ecbd 8b02 	vpop	{d8}
 8005648:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800564c:	4642      	mov	r2, r8
 800564e:	464b      	mov	r3, r9
 8005650:	4640      	mov	r0, r8
 8005652:	4649      	mov	r1, r9
 8005654:	f7fb fa72 	bl	8000b3c <__aeabi_dcmpun>
 8005658:	b140      	cbz	r0, 800566c <_printf_float+0xec>
 800565a:	464b      	mov	r3, r9
 800565c:	2b00      	cmp	r3, #0
 800565e:	bfbc      	itt	lt
 8005660:	232d      	movlt	r3, #45	; 0x2d
 8005662:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005666:	4a7f      	ldr	r2, [pc, #508]	; (8005864 <_printf_float+0x2e4>)
 8005668:	4b7f      	ldr	r3, [pc, #508]	; (8005868 <_printf_float+0x2e8>)
 800566a:	e7d1      	b.n	8005610 <_printf_float+0x90>
 800566c:	6863      	ldr	r3, [r4, #4]
 800566e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005672:	9206      	str	r2, [sp, #24]
 8005674:	1c5a      	adds	r2, r3, #1
 8005676:	d13f      	bne.n	80056f8 <_printf_float+0x178>
 8005678:	2306      	movs	r3, #6
 800567a:	6063      	str	r3, [r4, #4]
 800567c:	9b05      	ldr	r3, [sp, #20]
 800567e:	6861      	ldr	r1, [r4, #4]
 8005680:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005684:	2300      	movs	r3, #0
 8005686:	9303      	str	r3, [sp, #12]
 8005688:	ab0a      	add	r3, sp, #40	; 0x28
 800568a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800568e:	ab09      	add	r3, sp, #36	; 0x24
 8005690:	ec49 8b10 	vmov	d0, r8, r9
 8005694:	9300      	str	r3, [sp, #0]
 8005696:	6022      	str	r2, [r4, #0]
 8005698:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800569c:	4628      	mov	r0, r5
 800569e:	f7ff fecf 	bl	8005440 <__cvt>
 80056a2:	9b06      	ldr	r3, [sp, #24]
 80056a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80056a6:	2b47      	cmp	r3, #71	; 0x47
 80056a8:	4680      	mov	r8, r0
 80056aa:	d108      	bne.n	80056be <_printf_float+0x13e>
 80056ac:	1cc8      	adds	r0, r1, #3
 80056ae:	db02      	blt.n	80056b6 <_printf_float+0x136>
 80056b0:	6863      	ldr	r3, [r4, #4]
 80056b2:	4299      	cmp	r1, r3
 80056b4:	dd41      	ble.n	800573a <_printf_float+0x1ba>
 80056b6:	f1ab 0302 	sub.w	r3, fp, #2
 80056ba:	fa5f fb83 	uxtb.w	fp, r3
 80056be:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80056c2:	d820      	bhi.n	8005706 <_printf_float+0x186>
 80056c4:	3901      	subs	r1, #1
 80056c6:	465a      	mov	r2, fp
 80056c8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80056cc:	9109      	str	r1, [sp, #36]	; 0x24
 80056ce:	f7ff ff19 	bl	8005504 <__exponent>
 80056d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80056d4:	1813      	adds	r3, r2, r0
 80056d6:	2a01      	cmp	r2, #1
 80056d8:	4681      	mov	r9, r0
 80056da:	6123      	str	r3, [r4, #16]
 80056dc:	dc02      	bgt.n	80056e4 <_printf_float+0x164>
 80056de:	6822      	ldr	r2, [r4, #0]
 80056e0:	07d2      	lsls	r2, r2, #31
 80056e2:	d501      	bpl.n	80056e8 <_printf_float+0x168>
 80056e4:	3301      	adds	r3, #1
 80056e6:	6123      	str	r3, [r4, #16]
 80056e8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d09c      	beq.n	800562a <_printf_float+0xaa>
 80056f0:	232d      	movs	r3, #45	; 0x2d
 80056f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056f6:	e798      	b.n	800562a <_printf_float+0xaa>
 80056f8:	9a06      	ldr	r2, [sp, #24]
 80056fa:	2a47      	cmp	r2, #71	; 0x47
 80056fc:	d1be      	bne.n	800567c <_printf_float+0xfc>
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d1bc      	bne.n	800567c <_printf_float+0xfc>
 8005702:	2301      	movs	r3, #1
 8005704:	e7b9      	b.n	800567a <_printf_float+0xfa>
 8005706:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800570a:	d118      	bne.n	800573e <_printf_float+0x1be>
 800570c:	2900      	cmp	r1, #0
 800570e:	6863      	ldr	r3, [r4, #4]
 8005710:	dd0b      	ble.n	800572a <_printf_float+0x1aa>
 8005712:	6121      	str	r1, [r4, #16]
 8005714:	b913      	cbnz	r3, 800571c <_printf_float+0x19c>
 8005716:	6822      	ldr	r2, [r4, #0]
 8005718:	07d0      	lsls	r0, r2, #31
 800571a:	d502      	bpl.n	8005722 <_printf_float+0x1a2>
 800571c:	3301      	adds	r3, #1
 800571e:	440b      	add	r3, r1
 8005720:	6123      	str	r3, [r4, #16]
 8005722:	65a1      	str	r1, [r4, #88]	; 0x58
 8005724:	f04f 0900 	mov.w	r9, #0
 8005728:	e7de      	b.n	80056e8 <_printf_float+0x168>
 800572a:	b913      	cbnz	r3, 8005732 <_printf_float+0x1b2>
 800572c:	6822      	ldr	r2, [r4, #0]
 800572e:	07d2      	lsls	r2, r2, #31
 8005730:	d501      	bpl.n	8005736 <_printf_float+0x1b6>
 8005732:	3302      	adds	r3, #2
 8005734:	e7f4      	b.n	8005720 <_printf_float+0x1a0>
 8005736:	2301      	movs	r3, #1
 8005738:	e7f2      	b.n	8005720 <_printf_float+0x1a0>
 800573a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800573e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005740:	4299      	cmp	r1, r3
 8005742:	db05      	blt.n	8005750 <_printf_float+0x1d0>
 8005744:	6823      	ldr	r3, [r4, #0]
 8005746:	6121      	str	r1, [r4, #16]
 8005748:	07d8      	lsls	r0, r3, #31
 800574a:	d5ea      	bpl.n	8005722 <_printf_float+0x1a2>
 800574c:	1c4b      	adds	r3, r1, #1
 800574e:	e7e7      	b.n	8005720 <_printf_float+0x1a0>
 8005750:	2900      	cmp	r1, #0
 8005752:	bfd4      	ite	le
 8005754:	f1c1 0202 	rsble	r2, r1, #2
 8005758:	2201      	movgt	r2, #1
 800575a:	4413      	add	r3, r2
 800575c:	e7e0      	b.n	8005720 <_printf_float+0x1a0>
 800575e:	6823      	ldr	r3, [r4, #0]
 8005760:	055a      	lsls	r2, r3, #21
 8005762:	d407      	bmi.n	8005774 <_printf_float+0x1f4>
 8005764:	6923      	ldr	r3, [r4, #16]
 8005766:	4642      	mov	r2, r8
 8005768:	4631      	mov	r1, r6
 800576a:	4628      	mov	r0, r5
 800576c:	47b8      	blx	r7
 800576e:	3001      	adds	r0, #1
 8005770:	d12c      	bne.n	80057cc <_printf_float+0x24c>
 8005772:	e764      	b.n	800563e <_printf_float+0xbe>
 8005774:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005778:	f240 80e0 	bls.w	800593c <_printf_float+0x3bc>
 800577c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005780:	2200      	movs	r2, #0
 8005782:	2300      	movs	r3, #0
 8005784:	f7fb f9a8 	bl	8000ad8 <__aeabi_dcmpeq>
 8005788:	2800      	cmp	r0, #0
 800578a:	d034      	beq.n	80057f6 <_printf_float+0x276>
 800578c:	4a37      	ldr	r2, [pc, #220]	; (800586c <_printf_float+0x2ec>)
 800578e:	2301      	movs	r3, #1
 8005790:	4631      	mov	r1, r6
 8005792:	4628      	mov	r0, r5
 8005794:	47b8      	blx	r7
 8005796:	3001      	adds	r0, #1
 8005798:	f43f af51 	beq.w	800563e <_printf_float+0xbe>
 800579c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80057a0:	429a      	cmp	r2, r3
 80057a2:	db02      	blt.n	80057aa <_printf_float+0x22a>
 80057a4:	6823      	ldr	r3, [r4, #0]
 80057a6:	07d8      	lsls	r0, r3, #31
 80057a8:	d510      	bpl.n	80057cc <_printf_float+0x24c>
 80057aa:	ee18 3a10 	vmov	r3, s16
 80057ae:	4652      	mov	r2, sl
 80057b0:	4631      	mov	r1, r6
 80057b2:	4628      	mov	r0, r5
 80057b4:	47b8      	blx	r7
 80057b6:	3001      	adds	r0, #1
 80057b8:	f43f af41 	beq.w	800563e <_printf_float+0xbe>
 80057bc:	f04f 0800 	mov.w	r8, #0
 80057c0:	f104 091a 	add.w	r9, r4, #26
 80057c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057c6:	3b01      	subs	r3, #1
 80057c8:	4543      	cmp	r3, r8
 80057ca:	dc09      	bgt.n	80057e0 <_printf_float+0x260>
 80057cc:	6823      	ldr	r3, [r4, #0]
 80057ce:	079b      	lsls	r3, r3, #30
 80057d0:	f100 8107 	bmi.w	80059e2 <_printf_float+0x462>
 80057d4:	68e0      	ldr	r0, [r4, #12]
 80057d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80057d8:	4298      	cmp	r0, r3
 80057da:	bfb8      	it	lt
 80057dc:	4618      	movlt	r0, r3
 80057de:	e730      	b.n	8005642 <_printf_float+0xc2>
 80057e0:	2301      	movs	r3, #1
 80057e2:	464a      	mov	r2, r9
 80057e4:	4631      	mov	r1, r6
 80057e6:	4628      	mov	r0, r5
 80057e8:	47b8      	blx	r7
 80057ea:	3001      	adds	r0, #1
 80057ec:	f43f af27 	beq.w	800563e <_printf_float+0xbe>
 80057f0:	f108 0801 	add.w	r8, r8, #1
 80057f4:	e7e6      	b.n	80057c4 <_printf_float+0x244>
 80057f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	dc39      	bgt.n	8005870 <_printf_float+0x2f0>
 80057fc:	4a1b      	ldr	r2, [pc, #108]	; (800586c <_printf_float+0x2ec>)
 80057fe:	2301      	movs	r3, #1
 8005800:	4631      	mov	r1, r6
 8005802:	4628      	mov	r0, r5
 8005804:	47b8      	blx	r7
 8005806:	3001      	adds	r0, #1
 8005808:	f43f af19 	beq.w	800563e <_printf_float+0xbe>
 800580c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005810:	4313      	orrs	r3, r2
 8005812:	d102      	bne.n	800581a <_printf_float+0x29a>
 8005814:	6823      	ldr	r3, [r4, #0]
 8005816:	07d9      	lsls	r1, r3, #31
 8005818:	d5d8      	bpl.n	80057cc <_printf_float+0x24c>
 800581a:	ee18 3a10 	vmov	r3, s16
 800581e:	4652      	mov	r2, sl
 8005820:	4631      	mov	r1, r6
 8005822:	4628      	mov	r0, r5
 8005824:	47b8      	blx	r7
 8005826:	3001      	adds	r0, #1
 8005828:	f43f af09 	beq.w	800563e <_printf_float+0xbe>
 800582c:	f04f 0900 	mov.w	r9, #0
 8005830:	f104 0a1a 	add.w	sl, r4, #26
 8005834:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005836:	425b      	negs	r3, r3
 8005838:	454b      	cmp	r3, r9
 800583a:	dc01      	bgt.n	8005840 <_printf_float+0x2c0>
 800583c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800583e:	e792      	b.n	8005766 <_printf_float+0x1e6>
 8005840:	2301      	movs	r3, #1
 8005842:	4652      	mov	r2, sl
 8005844:	4631      	mov	r1, r6
 8005846:	4628      	mov	r0, r5
 8005848:	47b8      	blx	r7
 800584a:	3001      	adds	r0, #1
 800584c:	f43f aef7 	beq.w	800563e <_printf_float+0xbe>
 8005850:	f109 0901 	add.w	r9, r9, #1
 8005854:	e7ee      	b.n	8005834 <_printf_float+0x2b4>
 8005856:	bf00      	nop
 8005858:	7fefffff 	.word	0x7fefffff
 800585c:	080082f4 	.word	0x080082f4
 8005860:	080082f8 	.word	0x080082f8
 8005864:	080082fc 	.word	0x080082fc
 8005868:	08008300 	.word	0x08008300
 800586c:	08008304 	.word	0x08008304
 8005870:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005872:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005874:	429a      	cmp	r2, r3
 8005876:	bfa8      	it	ge
 8005878:	461a      	movge	r2, r3
 800587a:	2a00      	cmp	r2, #0
 800587c:	4691      	mov	r9, r2
 800587e:	dc37      	bgt.n	80058f0 <_printf_float+0x370>
 8005880:	f04f 0b00 	mov.w	fp, #0
 8005884:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005888:	f104 021a 	add.w	r2, r4, #26
 800588c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800588e:	9305      	str	r3, [sp, #20]
 8005890:	eba3 0309 	sub.w	r3, r3, r9
 8005894:	455b      	cmp	r3, fp
 8005896:	dc33      	bgt.n	8005900 <_printf_float+0x380>
 8005898:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800589c:	429a      	cmp	r2, r3
 800589e:	db3b      	blt.n	8005918 <_printf_float+0x398>
 80058a0:	6823      	ldr	r3, [r4, #0]
 80058a2:	07da      	lsls	r2, r3, #31
 80058a4:	d438      	bmi.n	8005918 <_printf_float+0x398>
 80058a6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80058aa:	eba2 0903 	sub.w	r9, r2, r3
 80058ae:	9b05      	ldr	r3, [sp, #20]
 80058b0:	1ad2      	subs	r2, r2, r3
 80058b2:	4591      	cmp	r9, r2
 80058b4:	bfa8      	it	ge
 80058b6:	4691      	movge	r9, r2
 80058b8:	f1b9 0f00 	cmp.w	r9, #0
 80058bc:	dc35      	bgt.n	800592a <_printf_float+0x3aa>
 80058be:	f04f 0800 	mov.w	r8, #0
 80058c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80058c6:	f104 0a1a 	add.w	sl, r4, #26
 80058ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80058ce:	1a9b      	subs	r3, r3, r2
 80058d0:	eba3 0309 	sub.w	r3, r3, r9
 80058d4:	4543      	cmp	r3, r8
 80058d6:	f77f af79 	ble.w	80057cc <_printf_float+0x24c>
 80058da:	2301      	movs	r3, #1
 80058dc:	4652      	mov	r2, sl
 80058de:	4631      	mov	r1, r6
 80058e0:	4628      	mov	r0, r5
 80058e2:	47b8      	blx	r7
 80058e4:	3001      	adds	r0, #1
 80058e6:	f43f aeaa 	beq.w	800563e <_printf_float+0xbe>
 80058ea:	f108 0801 	add.w	r8, r8, #1
 80058ee:	e7ec      	b.n	80058ca <_printf_float+0x34a>
 80058f0:	4613      	mov	r3, r2
 80058f2:	4631      	mov	r1, r6
 80058f4:	4642      	mov	r2, r8
 80058f6:	4628      	mov	r0, r5
 80058f8:	47b8      	blx	r7
 80058fa:	3001      	adds	r0, #1
 80058fc:	d1c0      	bne.n	8005880 <_printf_float+0x300>
 80058fe:	e69e      	b.n	800563e <_printf_float+0xbe>
 8005900:	2301      	movs	r3, #1
 8005902:	4631      	mov	r1, r6
 8005904:	4628      	mov	r0, r5
 8005906:	9205      	str	r2, [sp, #20]
 8005908:	47b8      	blx	r7
 800590a:	3001      	adds	r0, #1
 800590c:	f43f ae97 	beq.w	800563e <_printf_float+0xbe>
 8005910:	9a05      	ldr	r2, [sp, #20]
 8005912:	f10b 0b01 	add.w	fp, fp, #1
 8005916:	e7b9      	b.n	800588c <_printf_float+0x30c>
 8005918:	ee18 3a10 	vmov	r3, s16
 800591c:	4652      	mov	r2, sl
 800591e:	4631      	mov	r1, r6
 8005920:	4628      	mov	r0, r5
 8005922:	47b8      	blx	r7
 8005924:	3001      	adds	r0, #1
 8005926:	d1be      	bne.n	80058a6 <_printf_float+0x326>
 8005928:	e689      	b.n	800563e <_printf_float+0xbe>
 800592a:	9a05      	ldr	r2, [sp, #20]
 800592c:	464b      	mov	r3, r9
 800592e:	4442      	add	r2, r8
 8005930:	4631      	mov	r1, r6
 8005932:	4628      	mov	r0, r5
 8005934:	47b8      	blx	r7
 8005936:	3001      	adds	r0, #1
 8005938:	d1c1      	bne.n	80058be <_printf_float+0x33e>
 800593a:	e680      	b.n	800563e <_printf_float+0xbe>
 800593c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800593e:	2a01      	cmp	r2, #1
 8005940:	dc01      	bgt.n	8005946 <_printf_float+0x3c6>
 8005942:	07db      	lsls	r3, r3, #31
 8005944:	d53a      	bpl.n	80059bc <_printf_float+0x43c>
 8005946:	2301      	movs	r3, #1
 8005948:	4642      	mov	r2, r8
 800594a:	4631      	mov	r1, r6
 800594c:	4628      	mov	r0, r5
 800594e:	47b8      	blx	r7
 8005950:	3001      	adds	r0, #1
 8005952:	f43f ae74 	beq.w	800563e <_printf_float+0xbe>
 8005956:	ee18 3a10 	vmov	r3, s16
 800595a:	4652      	mov	r2, sl
 800595c:	4631      	mov	r1, r6
 800595e:	4628      	mov	r0, r5
 8005960:	47b8      	blx	r7
 8005962:	3001      	adds	r0, #1
 8005964:	f43f ae6b 	beq.w	800563e <_printf_float+0xbe>
 8005968:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800596c:	2200      	movs	r2, #0
 800596e:	2300      	movs	r3, #0
 8005970:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8005974:	f7fb f8b0 	bl	8000ad8 <__aeabi_dcmpeq>
 8005978:	b9d8      	cbnz	r0, 80059b2 <_printf_float+0x432>
 800597a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800597e:	f108 0201 	add.w	r2, r8, #1
 8005982:	4631      	mov	r1, r6
 8005984:	4628      	mov	r0, r5
 8005986:	47b8      	blx	r7
 8005988:	3001      	adds	r0, #1
 800598a:	d10e      	bne.n	80059aa <_printf_float+0x42a>
 800598c:	e657      	b.n	800563e <_printf_float+0xbe>
 800598e:	2301      	movs	r3, #1
 8005990:	4652      	mov	r2, sl
 8005992:	4631      	mov	r1, r6
 8005994:	4628      	mov	r0, r5
 8005996:	47b8      	blx	r7
 8005998:	3001      	adds	r0, #1
 800599a:	f43f ae50 	beq.w	800563e <_printf_float+0xbe>
 800599e:	f108 0801 	add.w	r8, r8, #1
 80059a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059a4:	3b01      	subs	r3, #1
 80059a6:	4543      	cmp	r3, r8
 80059a8:	dcf1      	bgt.n	800598e <_printf_float+0x40e>
 80059aa:	464b      	mov	r3, r9
 80059ac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80059b0:	e6da      	b.n	8005768 <_printf_float+0x1e8>
 80059b2:	f04f 0800 	mov.w	r8, #0
 80059b6:	f104 0a1a 	add.w	sl, r4, #26
 80059ba:	e7f2      	b.n	80059a2 <_printf_float+0x422>
 80059bc:	2301      	movs	r3, #1
 80059be:	4642      	mov	r2, r8
 80059c0:	e7df      	b.n	8005982 <_printf_float+0x402>
 80059c2:	2301      	movs	r3, #1
 80059c4:	464a      	mov	r2, r9
 80059c6:	4631      	mov	r1, r6
 80059c8:	4628      	mov	r0, r5
 80059ca:	47b8      	blx	r7
 80059cc:	3001      	adds	r0, #1
 80059ce:	f43f ae36 	beq.w	800563e <_printf_float+0xbe>
 80059d2:	f108 0801 	add.w	r8, r8, #1
 80059d6:	68e3      	ldr	r3, [r4, #12]
 80059d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80059da:	1a5b      	subs	r3, r3, r1
 80059dc:	4543      	cmp	r3, r8
 80059de:	dcf0      	bgt.n	80059c2 <_printf_float+0x442>
 80059e0:	e6f8      	b.n	80057d4 <_printf_float+0x254>
 80059e2:	f04f 0800 	mov.w	r8, #0
 80059e6:	f104 0919 	add.w	r9, r4, #25
 80059ea:	e7f4      	b.n	80059d6 <_printf_float+0x456>

080059ec <_printf_common>:
 80059ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059f0:	4616      	mov	r6, r2
 80059f2:	4699      	mov	r9, r3
 80059f4:	688a      	ldr	r2, [r1, #8]
 80059f6:	690b      	ldr	r3, [r1, #16]
 80059f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80059fc:	4293      	cmp	r3, r2
 80059fe:	bfb8      	it	lt
 8005a00:	4613      	movlt	r3, r2
 8005a02:	6033      	str	r3, [r6, #0]
 8005a04:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005a08:	4607      	mov	r7, r0
 8005a0a:	460c      	mov	r4, r1
 8005a0c:	b10a      	cbz	r2, 8005a12 <_printf_common+0x26>
 8005a0e:	3301      	adds	r3, #1
 8005a10:	6033      	str	r3, [r6, #0]
 8005a12:	6823      	ldr	r3, [r4, #0]
 8005a14:	0699      	lsls	r1, r3, #26
 8005a16:	bf42      	ittt	mi
 8005a18:	6833      	ldrmi	r3, [r6, #0]
 8005a1a:	3302      	addmi	r3, #2
 8005a1c:	6033      	strmi	r3, [r6, #0]
 8005a1e:	6825      	ldr	r5, [r4, #0]
 8005a20:	f015 0506 	ands.w	r5, r5, #6
 8005a24:	d106      	bne.n	8005a34 <_printf_common+0x48>
 8005a26:	f104 0a19 	add.w	sl, r4, #25
 8005a2a:	68e3      	ldr	r3, [r4, #12]
 8005a2c:	6832      	ldr	r2, [r6, #0]
 8005a2e:	1a9b      	subs	r3, r3, r2
 8005a30:	42ab      	cmp	r3, r5
 8005a32:	dc26      	bgt.n	8005a82 <_printf_common+0x96>
 8005a34:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005a38:	1e13      	subs	r3, r2, #0
 8005a3a:	6822      	ldr	r2, [r4, #0]
 8005a3c:	bf18      	it	ne
 8005a3e:	2301      	movne	r3, #1
 8005a40:	0692      	lsls	r2, r2, #26
 8005a42:	d42b      	bmi.n	8005a9c <_printf_common+0xb0>
 8005a44:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a48:	4649      	mov	r1, r9
 8005a4a:	4638      	mov	r0, r7
 8005a4c:	47c0      	blx	r8
 8005a4e:	3001      	adds	r0, #1
 8005a50:	d01e      	beq.n	8005a90 <_printf_common+0xa4>
 8005a52:	6823      	ldr	r3, [r4, #0]
 8005a54:	6922      	ldr	r2, [r4, #16]
 8005a56:	f003 0306 	and.w	r3, r3, #6
 8005a5a:	2b04      	cmp	r3, #4
 8005a5c:	bf02      	ittt	eq
 8005a5e:	68e5      	ldreq	r5, [r4, #12]
 8005a60:	6833      	ldreq	r3, [r6, #0]
 8005a62:	1aed      	subeq	r5, r5, r3
 8005a64:	68a3      	ldr	r3, [r4, #8]
 8005a66:	bf0c      	ite	eq
 8005a68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a6c:	2500      	movne	r5, #0
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	bfc4      	itt	gt
 8005a72:	1a9b      	subgt	r3, r3, r2
 8005a74:	18ed      	addgt	r5, r5, r3
 8005a76:	2600      	movs	r6, #0
 8005a78:	341a      	adds	r4, #26
 8005a7a:	42b5      	cmp	r5, r6
 8005a7c:	d11a      	bne.n	8005ab4 <_printf_common+0xc8>
 8005a7e:	2000      	movs	r0, #0
 8005a80:	e008      	b.n	8005a94 <_printf_common+0xa8>
 8005a82:	2301      	movs	r3, #1
 8005a84:	4652      	mov	r2, sl
 8005a86:	4649      	mov	r1, r9
 8005a88:	4638      	mov	r0, r7
 8005a8a:	47c0      	blx	r8
 8005a8c:	3001      	adds	r0, #1
 8005a8e:	d103      	bne.n	8005a98 <_printf_common+0xac>
 8005a90:	f04f 30ff 	mov.w	r0, #4294967295
 8005a94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a98:	3501      	adds	r5, #1
 8005a9a:	e7c6      	b.n	8005a2a <_printf_common+0x3e>
 8005a9c:	18e1      	adds	r1, r4, r3
 8005a9e:	1c5a      	adds	r2, r3, #1
 8005aa0:	2030      	movs	r0, #48	; 0x30
 8005aa2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005aa6:	4422      	add	r2, r4
 8005aa8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005aac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005ab0:	3302      	adds	r3, #2
 8005ab2:	e7c7      	b.n	8005a44 <_printf_common+0x58>
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	4622      	mov	r2, r4
 8005ab8:	4649      	mov	r1, r9
 8005aba:	4638      	mov	r0, r7
 8005abc:	47c0      	blx	r8
 8005abe:	3001      	adds	r0, #1
 8005ac0:	d0e6      	beq.n	8005a90 <_printf_common+0xa4>
 8005ac2:	3601      	adds	r6, #1
 8005ac4:	e7d9      	b.n	8005a7a <_printf_common+0x8e>
	...

08005ac8 <_printf_i>:
 8005ac8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005acc:	7e0f      	ldrb	r7, [r1, #24]
 8005ace:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005ad0:	2f78      	cmp	r7, #120	; 0x78
 8005ad2:	4691      	mov	r9, r2
 8005ad4:	4680      	mov	r8, r0
 8005ad6:	460c      	mov	r4, r1
 8005ad8:	469a      	mov	sl, r3
 8005ada:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005ade:	d807      	bhi.n	8005af0 <_printf_i+0x28>
 8005ae0:	2f62      	cmp	r7, #98	; 0x62
 8005ae2:	d80a      	bhi.n	8005afa <_printf_i+0x32>
 8005ae4:	2f00      	cmp	r7, #0
 8005ae6:	f000 80d4 	beq.w	8005c92 <_printf_i+0x1ca>
 8005aea:	2f58      	cmp	r7, #88	; 0x58
 8005aec:	f000 80c0 	beq.w	8005c70 <_printf_i+0x1a8>
 8005af0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005af4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005af8:	e03a      	b.n	8005b70 <_printf_i+0xa8>
 8005afa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005afe:	2b15      	cmp	r3, #21
 8005b00:	d8f6      	bhi.n	8005af0 <_printf_i+0x28>
 8005b02:	a101      	add	r1, pc, #4	; (adr r1, 8005b08 <_printf_i+0x40>)
 8005b04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b08:	08005b61 	.word	0x08005b61
 8005b0c:	08005b75 	.word	0x08005b75
 8005b10:	08005af1 	.word	0x08005af1
 8005b14:	08005af1 	.word	0x08005af1
 8005b18:	08005af1 	.word	0x08005af1
 8005b1c:	08005af1 	.word	0x08005af1
 8005b20:	08005b75 	.word	0x08005b75
 8005b24:	08005af1 	.word	0x08005af1
 8005b28:	08005af1 	.word	0x08005af1
 8005b2c:	08005af1 	.word	0x08005af1
 8005b30:	08005af1 	.word	0x08005af1
 8005b34:	08005c79 	.word	0x08005c79
 8005b38:	08005ba1 	.word	0x08005ba1
 8005b3c:	08005c33 	.word	0x08005c33
 8005b40:	08005af1 	.word	0x08005af1
 8005b44:	08005af1 	.word	0x08005af1
 8005b48:	08005c9b 	.word	0x08005c9b
 8005b4c:	08005af1 	.word	0x08005af1
 8005b50:	08005ba1 	.word	0x08005ba1
 8005b54:	08005af1 	.word	0x08005af1
 8005b58:	08005af1 	.word	0x08005af1
 8005b5c:	08005c3b 	.word	0x08005c3b
 8005b60:	682b      	ldr	r3, [r5, #0]
 8005b62:	1d1a      	adds	r2, r3, #4
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	602a      	str	r2, [r5, #0]
 8005b68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b6c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005b70:	2301      	movs	r3, #1
 8005b72:	e09f      	b.n	8005cb4 <_printf_i+0x1ec>
 8005b74:	6820      	ldr	r0, [r4, #0]
 8005b76:	682b      	ldr	r3, [r5, #0]
 8005b78:	0607      	lsls	r7, r0, #24
 8005b7a:	f103 0104 	add.w	r1, r3, #4
 8005b7e:	6029      	str	r1, [r5, #0]
 8005b80:	d501      	bpl.n	8005b86 <_printf_i+0xbe>
 8005b82:	681e      	ldr	r6, [r3, #0]
 8005b84:	e003      	b.n	8005b8e <_printf_i+0xc6>
 8005b86:	0646      	lsls	r6, r0, #25
 8005b88:	d5fb      	bpl.n	8005b82 <_printf_i+0xba>
 8005b8a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005b8e:	2e00      	cmp	r6, #0
 8005b90:	da03      	bge.n	8005b9a <_printf_i+0xd2>
 8005b92:	232d      	movs	r3, #45	; 0x2d
 8005b94:	4276      	negs	r6, r6
 8005b96:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b9a:	485a      	ldr	r0, [pc, #360]	; (8005d04 <_printf_i+0x23c>)
 8005b9c:	230a      	movs	r3, #10
 8005b9e:	e012      	b.n	8005bc6 <_printf_i+0xfe>
 8005ba0:	682b      	ldr	r3, [r5, #0]
 8005ba2:	6820      	ldr	r0, [r4, #0]
 8005ba4:	1d19      	adds	r1, r3, #4
 8005ba6:	6029      	str	r1, [r5, #0]
 8005ba8:	0605      	lsls	r5, r0, #24
 8005baa:	d501      	bpl.n	8005bb0 <_printf_i+0xe8>
 8005bac:	681e      	ldr	r6, [r3, #0]
 8005bae:	e002      	b.n	8005bb6 <_printf_i+0xee>
 8005bb0:	0641      	lsls	r1, r0, #25
 8005bb2:	d5fb      	bpl.n	8005bac <_printf_i+0xe4>
 8005bb4:	881e      	ldrh	r6, [r3, #0]
 8005bb6:	4853      	ldr	r0, [pc, #332]	; (8005d04 <_printf_i+0x23c>)
 8005bb8:	2f6f      	cmp	r7, #111	; 0x6f
 8005bba:	bf0c      	ite	eq
 8005bbc:	2308      	moveq	r3, #8
 8005bbe:	230a      	movne	r3, #10
 8005bc0:	2100      	movs	r1, #0
 8005bc2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005bc6:	6865      	ldr	r5, [r4, #4]
 8005bc8:	60a5      	str	r5, [r4, #8]
 8005bca:	2d00      	cmp	r5, #0
 8005bcc:	bfa2      	ittt	ge
 8005bce:	6821      	ldrge	r1, [r4, #0]
 8005bd0:	f021 0104 	bicge.w	r1, r1, #4
 8005bd4:	6021      	strge	r1, [r4, #0]
 8005bd6:	b90e      	cbnz	r6, 8005bdc <_printf_i+0x114>
 8005bd8:	2d00      	cmp	r5, #0
 8005bda:	d04b      	beq.n	8005c74 <_printf_i+0x1ac>
 8005bdc:	4615      	mov	r5, r2
 8005bde:	fbb6 f1f3 	udiv	r1, r6, r3
 8005be2:	fb03 6711 	mls	r7, r3, r1, r6
 8005be6:	5dc7      	ldrb	r7, [r0, r7]
 8005be8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005bec:	4637      	mov	r7, r6
 8005bee:	42bb      	cmp	r3, r7
 8005bf0:	460e      	mov	r6, r1
 8005bf2:	d9f4      	bls.n	8005bde <_printf_i+0x116>
 8005bf4:	2b08      	cmp	r3, #8
 8005bf6:	d10b      	bne.n	8005c10 <_printf_i+0x148>
 8005bf8:	6823      	ldr	r3, [r4, #0]
 8005bfa:	07de      	lsls	r6, r3, #31
 8005bfc:	d508      	bpl.n	8005c10 <_printf_i+0x148>
 8005bfe:	6923      	ldr	r3, [r4, #16]
 8005c00:	6861      	ldr	r1, [r4, #4]
 8005c02:	4299      	cmp	r1, r3
 8005c04:	bfde      	ittt	le
 8005c06:	2330      	movle	r3, #48	; 0x30
 8005c08:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005c0c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005c10:	1b52      	subs	r2, r2, r5
 8005c12:	6122      	str	r2, [r4, #16]
 8005c14:	f8cd a000 	str.w	sl, [sp]
 8005c18:	464b      	mov	r3, r9
 8005c1a:	aa03      	add	r2, sp, #12
 8005c1c:	4621      	mov	r1, r4
 8005c1e:	4640      	mov	r0, r8
 8005c20:	f7ff fee4 	bl	80059ec <_printf_common>
 8005c24:	3001      	adds	r0, #1
 8005c26:	d14a      	bne.n	8005cbe <_printf_i+0x1f6>
 8005c28:	f04f 30ff 	mov.w	r0, #4294967295
 8005c2c:	b004      	add	sp, #16
 8005c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c32:	6823      	ldr	r3, [r4, #0]
 8005c34:	f043 0320 	orr.w	r3, r3, #32
 8005c38:	6023      	str	r3, [r4, #0]
 8005c3a:	4833      	ldr	r0, [pc, #204]	; (8005d08 <_printf_i+0x240>)
 8005c3c:	2778      	movs	r7, #120	; 0x78
 8005c3e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005c42:	6823      	ldr	r3, [r4, #0]
 8005c44:	6829      	ldr	r1, [r5, #0]
 8005c46:	061f      	lsls	r7, r3, #24
 8005c48:	f851 6b04 	ldr.w	r6, [r1], #4
 8005c4c:	d402      	bmi.n	8005c54 <_printf_i+0x18c>
 8005c4e:	065f      	lsls	r7, r3, #25
 8005c50:	bf48      	it	mi
 8005c52:	b2b6      	uxthmi	r6, r6
 8005c54:	07df      	lsls	r7, r3, #31
 8005c56:	bf48      	it	mi
 8005c58:	f043 0320 	orrmi.w	r3, r3, #32
 8005c5c:	6029      	str	r1, [r5, #0]
 8005c5e:	bf48      	it	mi
 8005c60:	6023      	strmi	r3, [r4, #0]
 8005c62:	b91e      	cbnz	r6, 8005c6c <_printf_i+0x1a4>
 8005c64:	6823      	ldr	r3, [r4, #0]
 8005c66:	f023 0320 	bic.w	r3, r3, #32
 8005c6a:	6023      	str	r3, [r4, #0]
 8005c6c:	2310      	movs	r3, #16
 8005c6e:	e7a7      	b.n	8005bc0 <_printf_i+0xf8>
 8005c70:	4824      	ldr	r0, [pc, #144]	; (8005d04 <_printf_i+0x23c>)
 8005c72:	e7e4      	b.n	8005c3e <_printf_i+0x176>
 8005c74:	4615      	mov	r5, r2
 8005c76:	e7bd      	b.n	8005bf4 <_printf_i+0x12c>
 8005c78:	682b      	ldr	r3, [r5, #0]
 8005c7a:	6826      	ldr	r6, [r4, #0]
 8005c7c:	6961      	ldr	r1, [r4, #20]
 8005c7e:	1d18      	adds	r0, r3, #4
 8005c80:	6028      	str	r0, [r5, #0]
 8005c82:	0635      	lsls	r5, r6, #24
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	d501      	bpl.n	8005c8c <_printf_i+0x1c4>
 8005c88:	6019      	str	r1, [r3, #0]
 8005c8a:	e002      	b.n	8005c92 <_printf_i+0x1ca>
 8005c8c:	0670      	lsls	r0, r6, #25
 8005c8e:	d5fb      	bpl.n	8005c88 <_printf_i+0x1c0>
 8005c90:	8019      	strh	r1, [r3, #0]
 8005c92:	2300      	movs	r3, #0
 8005c94:	6123      	str	r3, [r4, #16]
 8005c96:	4615      	mov	r5, r2
 8005c98:	e7bc      	b.n	8005c14 <_printf_i+0x14c>
 8005c9a:	682b      	ldr	r3, [r5, #0]
 8005c9c:	1d1a      	adds	r2, r3, #4
 8005c9e:	602a      	str	r2, [r5, #0]
 8005ca0:	681d      	ldr	r5, [r3, #0]
 8005ca2:	6862      	ldr	r2, [r4, #4]
 8005ca4:	2100      	movs	r1, #0
 8005ca6:	4628      	mov	r0, r5
 8005ca8:	f7fa fa9a 	bl	80001e0 <memchr>
 8005cac:	b108      	cbz	r0, 8005cb2 <_printf_i+0x1ea>
 8005cae:	1b40      	subs	r0, r0, r5
 8005cb0:	6060      	str	r0, [r4, #4]
 8005cb2:	6863      	ldr	r3, [r4, #4]
 8005cb4:	6123      	str	r3, [r4, #16]
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cbc:	e7aa      	b.n	8005c14 <_printf_i+0x14c>
 8005cbe:	6923      	ldr	r3, [r4, #16]
 8005cc0:	462a      	mov	r2, r5
 8005cc2:	4649      	mov	r1, r9
 8005cc4:	4640      	mov	r0, r8
 8005cc6:	47d0      	blx	sl
 8005cc8:	3001      	adds	r0, #1
 8005cca:	d0ad      	beq.n	8005c28 <_printf_i+0x160>
 8005ccc:	6823      	ldr	r3, [r4, #0]
 8005cce:	079b      	lsls	r3, r3, #30
 8005cd0:	d413      	bmi.n	8005cfa <_printf_i+0x232>
 8005cd2:	68e0      	ldr	r0, [r4, #12]
 8005cd4:	9b03      	ldr	r3, [sp, #12]
 8005cd6:	4298      	cmp	r0, r3
 8005cd8:	bfb8      	it	lt
 8005cda:	4618      	movlt	r0, r3
 8005cdc:	e7a6      	b.n	8005c2c <_printf_i+0x164>
 8005cde:	2301      	movs	r3, #1
 8005ce0:	4632      	mov	r2, r6
 8005ce2:	4649      	mov	r1, r9
 8005ce4:	4640      	mov	r0, r8
 8005ce6:	47d0      	blx	sl
 8005ce8:	3001      	adds	r0, #1
 8005cea:	d09d      	beq.n	8005c28 <_printf_i+0x160>
 8005cec:	3501      	adds	r5, #1
 8005cee:	68e3      	ldr	r3, [r4, #12]
 8005cf0:	9903      	ldr	r1, [sp, #12]
 8005cf2:	1a5b      	subs	r3, r3, r1
 8005cf4:	42ab      	cmp	r3, r5
 8005cf6:	dcf2      	bgt.n	8005cde <_printf_i+0x216>
 8005cf8:	e7eb      	b.n	8005cd2 <_printf_i+0x20a>
 8005cfa:	2500      	movs	r5, #0
 8005cfc:	f104 0619 	add.w	r6, r4, #25
 8005d00:	e7f5      	b.n	8005cee <_printf_i+0x226>
 8005d02:	bf00      	nop
 8005d04:	08008306 	.word	0x08008306
 8005d08:	08008317 	.word	0x08008317

08005d0c <std>:
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	b510      	push	{r4, lr}
 8005d10:	4604      	mov	r4, r0
 8005d12:	e9c0 3300 	strd	r3, r3, [r0]
 8005d16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005d1a:	6083      	str	r3, [r0, #8]
 8005d1c:	8181      	strh	r1, [r0, #12]
 8005d1e:	6643      	str	r3, [r0, #100]	; 0x64
 8005d20:	81c2      	strh	r2, [r0, #14]
 8005d22:	6183      	str	r3, [r0, #24]
 8005d24:	4619      	mov	r1, r3
 8005d26:	2208      	movs	r2, #8
 8005d28:	305c      	adds	r0, #92	; 0x5c
 8005d2a:	f000 fa17 	bl	800615c <memset>
 8005d2e:	4b0d      	ldr	r3, [pc, #52]	; (8005d64 <std+0x58>)
 8005d30:	6263      	str	r3, [r4, #36]	; 0x24
 8005d32:	4b0d      	ldr	r3, [pc, #52]	; (8005d68 <std+0x5c>)
 8005d34:	62a3      	str	r3, [r4, #40]	; 0x28
 8005d36:	4b0d      	ldr	r3, [pc, #52]	; (8005d6c <std+0x60>)
 8005d38:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005d3a:	4b0d      	ldr	r3, [pc, #52]	; (8005d70 <std+0x64>)
 8005d3c:	6323      	str	r3, [r4, #48]	; 0x30
 8005d3e:	4b0d      	ldr	r3, [pc, #52]	; (8005d74 <std+0x68>)
 8005d40:	6224      	str	r4, [r4, #32]
 8005d42:	429c      	cmp	r4, r3
 8005d44:	d006      	beq.n	8005d54 <std+0x48>
 8005d46:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005d4a:	4294      	cmp	r4, r2
 8005d4c:	d002      	beq.n	8005d54 <std+0x48>
 8005d4e:	33d0      	adds	r3, #208	; 0xd0
 8005d50:	429c      	cmp	r4, r3
 8005d52:	d105      	bne.n	8005d60 <std+0x54>
 8005d54:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005d58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d5c:	f000 ba7a 	b.w	8006254 <__retarget_lock_init_recursive>
 8005d60:	bd10      	pop	{r4, pc}
 8005d62:	bf00      	nop
 8005d64:	08005fad 	.word	0x08005fad
 8005d68:	08005fcf 	.word	0x08005fcf
 8005d6c:	08006007 	.word	0x08006007
 8005d70:	0800602b 	.word	0x0800602b
 8005d74:	2000038c 	.word	0x2000038c

08005d78 <stdio_exit_handler>:
 8005d78:	4a02      	ldr	r2, [pc, #8]	; (8005d84 <stdio_exit_handler+0xc>)
 8005d7a:	4903      	ldr	r1, [pc, #12]	; (8005d88 <stdio_exit_handler+0x10>)
 8005d7c:	4803      	ldr	r0, [pc, #12]	; (8005d8c <stdio_exit_handler+0x14>)
 8005d7e:	f000 b869 	b.w	8005e54 <_fwalk_sglue>
 8005d82:	bf00      	nop
 8005d84:	2000000c 	.word	0x2000000c
 8005d88:	08007e91 	.word	0x08007e91
 8005d8c:	20000018 	.word	0x20000018

08005d90 <cleanup_stdio>:
 8005d90:	6841      	ldr	r1, [r0, #4]
 8005d92:	4b0c      	ldr	r3, [pc, #48]	; (8005dc4 <cleanup_stdio+0x34>)
 8005d94:	4299      	cmp	r1, r3
 8005d96:	b510      	push	{r4, lr}
 8005d98:	4604      	mov	r4, r0
 8005d9a:	d001      	beq.n	8005da0 <cleanup_stdio+0x10>
 8005d9c:	f002 f878 	bl	8007e90 <_fflush_r>
 8005da0:	68a1      	ldr	r1, [r4, #8]
 8005da2:	4b09      	ldr	r3, [pc, #36]	; (8005dc8 <cleanup_stdio+0x38>)
 8005da4:	4299      	cmp	r1, r3
 8005da6:	d002      	beq.n	8005dae <cleanup_stdio+0x1e>
 8005da8:	4620      	mov	r0, r4
 8005daa:	f002 f871 	bl	8007e90 <_fflush_r>
 8005dae:	68e1      	ldr	r1, [r4, #12]
 8005db0:	4b06      	ldr	r3, [pc, #24]	; (8005dcc <cleanup_stdio+0x3c>)
 8005db2:	4299      	cmp	r1, r3
 8005db4:	d004      	beq.n	8005dc0 <cleanup_stdio+0x30>
 8005db6:	4620      	mov	r0, r4
 8005db8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dbc:	f002 b868 	b.w	8007e90 <_fflush_r>
 8005dc0:	bd10      	pop	{r4, pc}
 8005dc2:	bf00      	nop
 8005dc4:	2000038c 	.word	0x2000038c
 8005dc8:	200003f4 	.word	0x200003f4
 8005dcc:	2000045c 	.word	0x2000045c

08005dd0 <global_stdio_init.part.0>:
 8005dd0:	b510      	push	{r4, lr}
 8005dd2:	4b0b      	ldr	r3, [pc, #44]	; (8005e00 <global_stdio_init.part.0+0x30>)
 8005dd4:	4c0b      	ldr	r4, [pc, #44]	; (8005e04 <global_stdio_init.part.0+0x34>)
 8005dd6:	4a0c      	ldr	r2, [pc, #48]	; (8005e08 <global_stdio_init.part.0+0x38>)
 8005dd8:	601a      	str	r2, [r3, #0]
 8005dda:	4620      	mov	r0, r4
 8005ddc:	2200      	movs	r2, #0
 8005dde:	2104      	movs	r1, #4
 8005de0:	f7ff ff94 	bl	8005d0c <std>
 8005de4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005de8:	2201      	movs	r2, #1
 8005dea:	2109      	movs	r1, #9
 8005dec:	f7ff ff8e 	bl	8005d0c <std>
 8005df0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005df4:	2202      	movs	r2, #2
 8005df6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dfa:	2112      	movs	r1, #18
 8005dfc:	f7ff bf86 	b.w	8005d0c <std>
 8005e00:	200004c4 	.word	0x200004c4
 8005e04:	2000038c 	.word	0x2000038c
 8005e08:	08005d79 	.word	0x08005d79

08005e0c <__sfp_lock_acquire>:
 8005e0c:	4801      	ldr	r0, [pc, #4]	; (8005e14 <__sfp_lock_acquire+0x8>)
 8005e0e:	f000 ba22 	b.w	8006256 <__retarget_lock_acquire_recursive>
 8005e12:	bf00      	nop
 8005e14:	200004cd 	.word	0x200004cd

08005e18 <__sfp_lock_release>:
 8005e18:	4801      	ldr	r0, [pc, #4]	; (8005e20 <__sfp_lock_release+0x8>)
 8005e1a:	f000 ba1d 	b.w	8006258 <__retarget_lock_release_recursive>
 8005e1e:	bf00      	nop
 8005e20:	200004cd 	.word	0x200004cd

08005e24 <__sinit>:
 8005e24:	b510      	push	{r4, lr}
 8005e26:	4604      	mov	r4, r0
 8005e28:	f7ff fff0 	bl	8005e0c <__sfp_lock_acquire>
 8005e2c:	6a23      	ldr	r3, [r4, #32]
 8005e2e:	b11b      	cbz	r3, 8005e38 <__sinit+0x14>
 8005e30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e34:	f7ff bff0 	b.w	8005e18 <__sfp_lock_release>
 8005e38:	4b04      	ldr	r3, [pc, #16]	; (8005e4c <__sinit+0x28>)
 8005e3a:	6223      	str	r3, [r4, #32]
 8005e3c:	4b04      	ldr	r3, [pc, #16]	; (8005e50 <__sinit+0x2c>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d1f5      	bne.n	8005e30 <__sinit+0xc>
 8005e44:	f7ff ffc4 	bl	8005dd0 <global_stdio_init.part.0>
 8005e48:	e7f2      	b.n	8005e30 <__sinit+0xc>
 8005e4a:	bf00      	nop
 8005e4c:	08005d91 	.word	0x08005d91
 8005e50:	200004c4 	.word	0x200004c4

08005e54 <_fwalk_sglue>:
 8005e54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e58:	4607      	mov	r7, r0
 8005e5a:	4688      	mov	r8, r1
 8005e5c:	4614      	mov	r4, r2
 8005e5e:	2600      	movs	r6, #0
 8005e60:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005e64:	f1b9 0901 	subs.w	r9, r9, #1
 8005e68:	d505      	bpl.n	8005e76 <_fwalk_sglue+0x22>
 8005e6a:	6824      	ldr	r4, [r4, #0]
 8005e6c:	2c00      	cmp	r4, #0
 8005e6e:	d1f7      	bne.n	8005e60 <_fwalk_sglue+0xc>
 8005e70:	4630      	mov	r0, r6
 8005e72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e76:	89ab      	ldrh	r3, [r5, #12]
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d907      	bls.n	8005e8c <_fwalk_sglue+0x38>
 8005e7c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005e80:	3301      	adds	r3, #1
 8005e82:	d003      	beq.n	8005e8c <_fwalk_sglue+0x38>
 8005e84:	4629      	mov	r1, r5
 8005e86:	4638      	mov	r0, r7
 8005e88:	47c0      	blx	r8
 8005e8a:	4306      	orrs	r6, r0
 8005e8c:	3568      	adds	r5, #104	; 0x68
 8005e8e:	e7e9      	b.n	8005e64 <_fwalk_sglue+0x10>

08005e90 <iprintf>:
 8005e90:	b40f      	push	{r0, r1, r2, r3}
 8005e92:	b507      	push	{r0, r1, r2, lr}
 8005e94:	4906      	ldr	r1, [pc, #24]	; (8005eb0 <iprintf+0x20>)
 8005e96:	ab04      	add	r3, sp, #16
 8005e98:	6808      	ldr	r0, [r1, #0]
 8005e9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e9e:	6881      	ldr	r1, [r0, #8]
 8005ea0:	9301      	str	r3, [sp, #4]
 8005ea2:	f001 fe55 	bl	8007b50 <_vfiprintf_r>
 8005ea6:	b003      	add	sp, #12
 8005ea8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005eac:	b004      	add	sp, #16
 8005eae:	4770      	bx	lr
 8005eb0:	20000064 	.word	0x20000064

08005eb4 <_puts_r>:
 8005eb4:	6a03      	ldr	r3, [r0, #32]
 8005eb6:	b570      	push	{r4, r5, r6, lr}
 8005eb8:	6884      	ldr	r4, [r0, #8]
 8005eba:	4605      	mov	r5, r0
 8005ebc:	460e      	mov	r6, r1
 8005ebe:	b90b      	cbnz	r3, 8005ec4 <_puts_r+0x10>
 8005ec0:	f7ff ffb0 	bl	8005e24 <__sinit>
 8005ec4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005ec6:	07db      	lsls	r3, r3, #31
 8005ec8:	d405      	bmi.n	8005ed6 <_puts_r+0x22>
 8005eca:	89a3      	ldrh	r3, [r4, #12]
 8005ecc:	0598      	lsls	r0, r3, #22
 8005ece:	d402      	bmi.n	8005ed6 <_puts_r+0x22>
 8005ed0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005ed2:	f000 f9c0 	bl	8006256 <__retarget_lock_acquire_recursive>
 8005ed6:	89a3      	ldrh	r3, [r4, #12]
 8005ed8:	0719      	lsls	r1, r3, #28
 8005eda:	d513      	bpl.n	8005f04 <_puts_r+0x50>
 8005edc:	6923      	ldr	r3, [r4, #16]
 8005ede:	b18b      	cbz	r3, 8005f04 <_puts_r+0x50>
 8005ee0:	3e01      	subs	r6, #1
 8005ee2:	68a3      	ldr	r3, [r4, #8]
 8005ee4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005ee8:	3b01      	subs	r3, #1
 8005eea:	60a3      	str	r3, [r4, #8]
 8005eec:	b9e9      	cbnz	r1, 8005f2a <_puts_r+0x76>
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	da2e      	bge.n	8005f50 <_puts_r+0x9c>
 8005ef2:	4622      	mov	r2, r4
 8005ef4:	210a      	movs	r1, #10
 8005ef6:	4628      	mov	r0, r5
 8005ef8:	f000 f89b 	bl	8006032 <__swbuf_r>
 8005efc:	3001      	adds	r0, #1
 8005efe:	d007      	beq.n	8005f10 <_puts_r+0x5c>
 8005f00:	250a      	movs	r5, #10
 8005f02:	e007      	b.n	8005f14 <_puts_r+0x60>
 8005f04:	4621      	mov	r1, r4
 8005f06:	4628      	mov	r0, r5
 8005f08:	f000 f8d0 	bl	80060ac <__swsetup_r>
 8005f0c:	2800      	cmp	r0, #0
 8005f0e:	d0e7      	beq.n	8005ee0 <_puts_r+0x2c>
 8005f10:	f04f 35ff 	mov.w	r5, #4294967295
 8005f14:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005f16:	07da      	lsls	r2, r3, #31
 8005f18:	d405      	bmi.n	8005f26 <_puts_r+0x72>
 8005f1a:	89a3      	ldrh	r3, [r4, #12]
 8005f1c:	059b      	lsls	r3, r3, #22
 8005f1e:	d402      	bmi.n	8005f26 <_puts_r+0x72>
 8005f20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f22:	f000 f999 	bl	8006258 <__retarget_lock_release_recursive>
 8005f26:	4628      	mov	r0, r5
 8005f28:	bd70      	pop	{r4, r5, r6, pc}
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	da04      	bge.n	8005f38 <_puts_r+0x84>
 8005f2e:	69a2      	ldr	r2, [r4, #24]
 8005f30:	429a      	cmp	r2, r3
 8005f32:	dc06      	bgt.n	8005f42 <_puts_r+0x8e>
 8005f34:	290a      	cmp	r1, #10
 8005f36:	d004      	beq.n	8005f42 <_puts_r+0x8e>
 8005f38:	6823      	ldr	r3, [r4, #0]
 8005f3a:	1c5a      	adds	r2, r3, #1
 8005f3c:	6022      	str	r2, [r4, #0]
 8005f3e:	7019      	strb	r1, [r3, #0]
 8005f40:	e7cf      	b.n	8005ee2 <_puts_r+0x2e>
 8005f42:	4622      	mov	r2, r4
 8005f44:	4628      	mov	r0, r5
 8005f46:	f000 f874 	bl	8006032 <__swbuf_r>
 8005f4a:	3001      	adds	r0, #1
 8005f4c:	d1c9      	bne.n	8005ee2 <_puts_r+0x2e>
 8005f4e:	e7df      	b.n	8005f10 <_puts_r+0x5c>
 8005f50:	6823      	ldr	r3, [r4, #0]
 8005f52:	250a      	movs	r5, #10
 8005f54:	1c5a      	adds	r2, r3, #1
 8005f56:	6022      	str	r2, [r4, #0]
 8005f58:	701d      	strb	r5, [r3, #0]
 8005f5a:	e7db      	b.n	8005f14 <_puts_r+0x60>

08005f5c <puts>:
 8005f5c:	4b02      	ldr	r3, [pc, #8]	; (8005f68 <puts+0xc>)
 8005f5e:	4601      	mov	r1, r0
 8005f60:	6818      	ldr	r0, [r3, #0]
 8005f62:	f7ff bfa7 	b.w	8005eb4 <_puts_r>
 8005f66:	bf00      	nop
 8005f68:	20000064 	.word	0x20000064

08005f6c <siprintf>:
 8005f6c:	b40e      	push	{r1, r2, r3}
 8005f6e:	b500      	push	{lr}
 8005f70:	b09c      	sub	sp, #112	; 0x70
 8005f72:	ab1d      	add	r3, sp, #116	; 0x74
 8005f74:	9002      	str	r0, [sp, #8]
 8005f76:	9006      	str	r0, [sp, #24]
 8005f78:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005f7c:	4809      	ldr	r0, [pc, #36]	; (8005fa4 <siprintf+0x38>)
 8005f7e:	9107      	str	r1, [sp, #28]
 8005f80:	9104      	str	r1, [sp, #16]
 8005f82:	4909      	ldr	r1, [pc, #36]	; (8005fa8 <siprintf+0x3c>)
 8005f84:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f88:	9105      	str	r1, [sp, #20]
 8005f8a:	6800      	ldr	r0, [r0, #0]
 8005f8c:	9301      	str	r3, [sp, #4]
 8005f8e:	a902      	add	r1, sp, #8
 8005f90:	f001 fcb6 	bl	8007900 <_svfiprintf_r>
 8005f94:	9b02      	ldr	r3, [sp, #8]
 8005f96:	2200      	movs	r2, #0
 8005f98:	701a      	strb	r2, [r3, #0]
 8005f9a:	b01c      	add	sp, #112	; 0x70
 8005f9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005fa0:	b003      	add	sp, #12
 8005fa2:	4770      	bx	lr
 8005fa4:	20000064 	.word	0x20000064
 8005fa8:	ffff0208 	.word	0xffff0208

08005fac <__sread>:
 8005fac:	b510      	push	{r4, lr}
 8005fae:	460c      	mov	r4, r1
 8005fb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fb4:	f000 f900 	bl	80061b8 <_read_r>
 8005fb8:	2800      	cmp	r0, #0
 8005fba:	bfab      	itete	ge
 8005fbc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005fbe:	89a3      	ldrhlt	r3, [r4, #12]
 8005fc0:	181b      	addge	r3, r3, r0
 8005fc2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005fc6:	bfac      	ite	ge
 8005fc8:	6563      	strge	r3, [r4, #84]	; 0x54
 8005fca:	81a3      	strhlt	r3, [r4, #12]
 8005fcc:	bd10      	pop	{r4, pc}

08005fce <__swrite>:
 8005fce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fd2:	461f      	mov	r7, r3
 8005fd4:	898b      	ldrh	r3, [r1, #12]
 8005fd6:	05db      	lsls	r3, r3, #23
 8005fd8:	4605      	mov	r5, r0
 8005fda:	460c      	mov	r4, r1
 8005fdc:	4616      	mov	r6, r2
 8005fde:	d505      	bpl.n	8005fec <__swrite+0x1e>
 8005fe0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fe4:	2302      	movs	r3, #2
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	f000 f8d4 	bl	8006194 <_lseek_r>
 8005fec:	89a3      	ldrh	r3, [r4, #12]
 8005fee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ff2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005ff6:	81a3      	strh	r3, [r4, #12]
 8005ff8:	4632      	mov	r2, r6
 8005ffa:	463b      	mov	r3, r7
 8005ffc:	4628      	mov	r0, r5
 8005ffe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006002:	f000 b8eb 	b.w	80061dc <_write_r>

08006006 <__sseek>:
 8006006:	b510      	push	{r4, lr}
 8006008:	460c      	mov	r4, r1
 800600a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800600e:	f000 f8c1 	bl	8006194 <_lseek_r>
 8006012:	1c43      	adds	r3, r0, #1
 8006014:	89a3      	ldrh	r3, [r4, #12]
 8006016:	bf15      	itete	ne
 8006018:	6560      	strne	r0, [r4, #84]	; 0x54
 800601a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800601e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006022:	81a3      	strheq	r3, [r4, #12]
 8006024:	bf18      	it	ne
 8006026:	81a3      	strhne	r3, [r4, #12]
 8006028:	bd10      	pop	{r4, pc}

0800602a <__sclose>:
 800602a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800602e:	f000 b8a1 	b.w	8006174 <_close_r>

08006032 <__swbuf_r>:
 8006032:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006034:	460e      	mov	r6, r1
 8006036:	4614      	mov	r4, r2
 8006038:	4605      	mov	r5, r0
 800603a:	b118      	cbz	r0, 8006044 <__swbuf_r+0x12>
 800603c:	6a03      	ldr	r3, [r0, #32]
 800603e:	b90b      	cbnz	r3, 8006044 <__swbuf_r+0x12>
 8006040:	f7ff fef0 	bl	8005e24 <__sinit>
 8006044:	69a3      	ldr	r3, [r4, #24]
 8006046:	60a3      	str	r3, [r4, #8]
 8006048:	89a3      	ldrh	r3, [r4, #12]
 800604a:	071a      	lsls	r2, r3, #28
 800604c:	d525      	bpl.n	800609a <__swbuf_r+0x68>
 800604e:	6923      	ldr	r3, [r4, #16]
 8006050:	b31b      	cbz	r3, 800609a <__swbuf_r+0x68>
 8006052:	6823      	ldr	r3, [r4, #0]
 8006054:	6922      	ldr	r2, [r4, #16]
 8006056:	1a98      	subs	r0, r3, r2
 8006058:	6963      	ldr	r3, [r4, #20]
 800605a:	b2f6      	uxtb	r6, r6
 800605c:	4283      	cmp	r3, r0
 800605e:	4637      	mov	r7, r6
 8006060:	dc04      	bgt.n	800606c <__swbuf_r+0x3a>
 8006062:	4621      	mov	r1, r4
 8006064:	4628      	mov	r0, r5
 8006066:	f001 ff13 	bl	8007e90 <_fflush_r>
 800606a:	b9e0      	cbnz	r0, 80060a6 <__swbuf_r+0x74>
 800606c:	68a3      	ldr	r3, [r4, #8]
 800606e:	3b01      	subs	r3, #1
 8006070:	60a3      	str	r3, [r4, #8]
 8006072:	6823      	ldr	r3, [r4, #0]
 8006074:	1c5a      	adds	r2, r3, #1
 8006076:	6022      	str	r2, [r4, #0]
 8006078:	701e      	strb	r6, [r3, #0]
 800607a:	6962      	ldr	r2, [r4, #20]
 800607c:	1c43      	adds	r3, r0, #1
 800607e:	429a      	cmp	r2, r3
 8006080:	d004      	beq.n	800608c <__swbuf_r+0x5a>
 8006082:	89a3      	ldrh	r3, [r4, #12]
 8006084:	07db      	lsls	r3, r3, #31
 8006086:	d506      	bpl.n	8006096 <__swbuf_r+0x64>
 8006088:	2e0a      	cmp	r6, #10
 800608a:	d104      	bne.n	8006096 <__swbuf_r+0x64>
 800608c:	4621      	mov	r1, r4
 800608e:	4628      	mov	r0, r5
 8006090:	f001 fefe 	bl	8007e90 <_fflush_r>
 8006094:	b938      	cbnz	r0, 80060a6 <__swbuf_r+0x74>
 8006096:	4638      	mov	r0, r7
 8006098:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800609a:	4621      	mov	r1, r4
 800609c:	4628      	mov	r0, r5
 800609e:	f000 f805 	bl	80060ac <__swsetup_r>
 80060a2:	2800      	cmp	r0, #0
 80060a4:	d0d5      	beq.n	8006052 <__swbuf_r+0x20>
 80060a6:	f04f 37ff 	mov.w	r7, #4294967295
 80060aa:	e7f4      	b.n	8006096 <__swbuf_r+0x64>

080060ac <__swsetup_r>:
 80060ac:	b538      	push	{r3, r4, r5, lr}
 80060ae:	4b2a      	ldr	r3, [pc, #168]	; (8006158 <__swsetup_r+0xac>)
 80060b0:	4605      	mov	r5, r0
 80060b2:	6818      	ldr	r0, [r3, #0]
 80060b4:	460c      	mov	r4, r1
 80060b6:	b118      	cbz	r0, 80060c0 <__swsetup_r+0x14>
 80060b8:	6a03      	ldr	r3, [r0, #32]
 80060ba:	b90b      	cbnz	r3, 80060c0 <__swsetup_r+0x14>
 80060bc:	f7ff feb2 	bl	8005e24 <__sinit>
 80060c0:	89a3      	ldrh	r3, [r4, #12]
 80060c2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80060c6:	0718      	lsls	r0, r3, #28
 80060c8:	d422      	bmi.n	8006110 <__swsetup_r+0x64>
 80060ca:	06d9      	lsls	r1, r3, #27
 80060cc:	d407      	bmi.n	80060de <__swsetup_r+0x32>
 80060ce:	2309      	movs	r3, #9
 80060d0:	602b      	str	r3, [r5, #0]
 80060d2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80060d6:	81a3      	strh	r3, [r4, #12]
 80060d8:	f04f 30ff 	mov.w	r0, #4294967295
 80060dc:	e034      	b.n	8006148 <__swsetup_r+0x9c>
 80060de:	0758      	lsls	r0, r3, #29
 80060e0:	d512      	bpl.n	8006108 <__swsetup_r+0x5c>
 80060e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80060e4:	b141      	cbz	r1, 80060f8 <__swsetup_r+0x4c>
 80060e6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80060ea:	4299      	cmp	r1, r3
 80060ec:	d002      	beq.n	80060f4 <__swsetup_r+0x48>
 80060ee:	4628      	mov	r0, r5
 80060f0:	f000 ff30 	bl	8006f54 <_free_r>
 80060f4:	2300      	movs	r3, #0
 80060f6:	6363      	str	r3, [r4, #52]	; 0x34
 80060f8:	89a3      	ldrh	r3, [r4, #12]
 80060fa:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80060fe:	81a3      	strh	r3, [r4, #12]
 8006100:	2300      	movs	r3, #0
 8006102:	6063      	str	r3, [r4, #4]
 8006104:	6923      	ldr	r3, [r4, #16]
 8006106:	6023      	str	r3, [r4, #0]
 8006108:	89a3      	ldrh	r3, [r4, #12]
 800610a:	f043 0308 	orr.w	r3, r3, #8
 800610e:	81a3      	strh	r3, [r4, #12]
 8006110:	6923      	ldr	r3, [r4, #16]
 8006112:	b94b      	cbnz	r3, 8006128 <__swsetup_r+0x7c>
 8006114:	89a3      	ldrh	r3, [r4, #12]
 8006116:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800611a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800611e:	d003      	beq.n	8006128 <__swsetup_r+0x7c>
 8006120:	4621      	mov	r1, r4
 8006122:	4628      	mov	r0, r5
 8006124:	f001 ff02 	bl	8007f2c <__smakebuf_r>
 8006128:	89a0      	ldrh	r0, [r4, #12]
 800612a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800612e:	f010 0301 	ands.w	r3, r0, #1
 8006132:	d00a      	beq.n	800614a <__swsetup_r+0x9e>
 8006134:	2300      	movs	r3, #0
 8006136:	60a3      	str	r3, [r4, #8]
 8006138:	6963      	ldr	r3, [r4, #20]
 800613a:	425b      	negs	r3, r3
 800613c:	61a3      	str	r3, [r4, #24]
 800613e:	6923      	ldr	r3, [r4, #16]
 8006140:	b943      	cbnz	r3, 8006154 <__swsetup_r+0xa8>
 8006142:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006146:	d1c4      	bne.n	80060d2 <__swsetup_r+0x26>
 8006148:	bd38      	pop	{r3, r4, r5, pc}
 800614a:	0781      	lsls	r1, r0, #30
 800614c:	bf58      	it	pl
 800614e:	6963      	ldrpl	r3, [r4, #20]
 8006150:	60a3      	str	r3, [r4, #8]
 8006152:	e7f4      	b.n	800613e <__swsetup_r+0x92>
 8006154:	2000      	movs	r0, #0
 8006156:	e7f7      	b.n	8006148 <__swsetup_r+0x9c>
 8006158:	20000064 	.word	0x20000064

0800615c <memset>:
 800615c:	4402      	add	r2, r0
 800615e:	4603      	mov	r3, r0
 8006160:	4293      	cmp	r3, r2
 8006162:	d100      	bne.n	8006166 <memset+0xa>
 8006164:	4770      	bx	lr
 8006166:	f803 1b01 	strb.w	r1, [r3], #1
 800616a:	e7f9      	b.n	8006160 <memset+0x4>

0800616c <_localeconv_r>:
 800616c:	4800      	ldr	r0, [pc, #0]	; (8006170 <_localeconv_r+0x4>)
 800616e:	4770      	bx	lr
 8006170:	20000158 	.word	0x20000158

08006174 <_close_r>:
 8006174:	b538      	push	{r3, r4, r5, lr}
 8006176:	4d06      	ldr	r5, [pc, #24]	; (8006190 <_close_r+0x1c>)
 8006178:	2300      	movs	r3, #0
 800617a:	4604      	mov	r4, r0
 800617c:	4608      	mov	r0, r1
 800617e:	602b      	str	r3, [r5, #0]
 8006180:	f7fb fc71 	bl	8001a66 <_close>
 8006184:	1c43      	adds	r3, r0, #1
 8006186:	d102      	bne.n	800618e <_close_r+0x1a>
 8006188:	682b      	ldr	r3, [r5, #0]
 800618a:	b103      	cbz	r3, 800618e <_close_r+0x1a>
 800618c:	6023      	str	r3, [r4, #0]
 800618e:	bd38      	pop	{r3, r4, r5, pc}
 8006190:	200004c8 	.word	0x200004c8

08006194 <_lseek_r>:
 8006194:	b538      	push	{r3, r4, r5, lr}
 8006196:	4d07      	ldr	r5, [pc, #28]	; (80061b4 <_lseek_r+0x20>)
 8006198:	4604      	mov	r4, r0
 800619a:	4608      	mov	r0, r1
 800619c:	4611      	mov	r1, r2
 800619e:	2200      	movs	r2, #0
 80061a0:	602a      	str	r2, [r5, #0]
 80061a2:	461a      	mov	r2, r3
 80061a4:	f7fb fc86 	bl	8001ab4 <_lseek>
 80061a8:	1c43      	adds	r3, r0, #1
 80061aa:	d102      	bne.n	80061b2 <_lseek_r+0x1e>
 80061ac:	682b      	ldr	r3, [r5, #0]
 80061ae:	b103      	cbz	r3, 80061b2 <_lseek_r+0x1e>
 80061b0:	6023      	str	r3, [r4, #0]
 80061b2:	bd38      	pop	{r3, r4, r5, pc}
 80061b4:	200004c8 	.word	0x200004c8

080061b8 <_read_r>:
 80061b8:	b538      	push	{r3, r4, r5, lr}
 80061ba:	4d07      	ldr	r5, [pc, #28]	; (80061d8 <_read_r+0x20>)
 80061bc:	4604      	mov	r4, r0
 80061be:	4608      	mov	r0, r1
 80061c0:	4611      	mov	r1, r2
 80061c2:	2200      	movs	r2, #0
 80061c4:	602a      	str	r2, [r5, #0]
 80061c6:	461a      	mov	r2, r3
 80061c8:	f7fb fc14 	bl	80019f4 <_read>
 80061cc:	1c43      	adds	r3, r0, #1
 80061ce:	d102      	bne.n	80061d6 <_read_r+0x1e>
 80061d0:	682b      	ldr	r3, [r5, #0]
 80061d2:	b103      	cbz	r3, 80061d6 <_read_r+0x1e>
 80061d4:	6023      	str	r3, [r4, #0]
 80061d6:	bd38      	pop	{r3, r4, r5, pc}
 80061d8:	200004c8 	.word	0x200004c8

080061dc <_write_r>:
 80061dc:	b538      	push	{r3, r4, r5, lr}
 80061de:	4d07      	ldr	r5, [pc, #28]	; (80061fc <_write_r+0x20>)
 80061e0:	4604      	mov	r4, r0
 80061e2:	4608      	mov	r0, r1
 80061e4:	4611      	mov	r1, r2
 80061e6:	2200      	movs	r2, #0
 80061e8:	602a      	str	r2, [r5, #0]
 80061ea:	461a      	mov	r2, r3
 80061ec:	f7fb fc1f 	bl	8001a2e <_write>
 80061f0:	1c43      	adds	r3, r0, #1
 80061f2:	d102      	bne.n	80061fa <_write_r+0x1e>
 80061f4:	682b      	ldr	r3, [r5, #0]
 80061f6:	b103      	cbz	r3, 80061fa <_write_r+0x1e>
 80061f8:	6023      	str	r3, [r4, #0]
 80061fa:	bd38      	pop	{r3, r4, r5, pc}
 80061fc:	200004c8 	.word	0x200004c8

08006200 <__errno>:
 8006200:	4b01      	ldr	r3, [pc, #4]	; (8006208 <__errno+0x8>)
 8006202:	6818      	ldr	r0, [r3, #0]
 8006204:	4770      	bx	lr
 8006206:	bf00      	nop
 8006208:	20000064 	.word	0x20000064

0800620c <__libc_init_array>:
 800620c:	b570      	push	{r4, r5, r6, lr}
 800620e:	4d0d      	ldr	r5, [pc, #52]	; (8006244 <__libc_init_array+0x38>)
 8006210:	4c0d      	ldr	r4, [pc, #52]	; (8006248 <__libc_init_array+0x3c>)
 8006212:	1b64      	subs	r4, r4, r5
 8006214:	10a4      	asrs	r4, r4, #2
 8006216:	2600      	movs	r6, #0
 8006218:	42a6      	cmp	r6, r4
 800621a:	d109      	bne.n	8006230 <__libc_init_array+0x24>
 800621c:	4d0b      	ldr	r5, [pc, #44]	; (800624c <__libc_init_array+0x40>)
 800621e:	4c0c      	ldr	r4, [pc, #48]	; (8006250 <__libc_init_array+0x44>)
 8006220:	f002 f802 	bl	8008228 <_init>
 8006224:	1b64      	subs	r4, r4, r5
 8006226:	10a4      	asrs	r4, r4, #2
 8006228:	2600      	movs	r6, #0
 800622a:	42a6      	cmp	r6, r4
 800622c:	d105      	bne.n	800623a <__libc_init_array+0x2e>
 800622e:	bd70      	pop	{r4, r5, r6, pc}
 8006230:	f855 3b04 	ldr.w	r3, [r5], #4
 8006234:	4798      	blx	r3
 8006236:	3601      	adds	r6, #1
 8006238:	e7ee      	b.n	8006218 <__libc_init_array+0xc>
 800623a:	f855 3b04 	ldr.w	r3, [r5], #4
 800623e:	4798      	blx	r3
 8006240:	3601      	adds	r6, #1
 8006242:	e7f2      	b.n	800622a <__libc_init_array+0x1e>
 8006244:	0800866c 	.word	0x0800866c
 8006248:	0800866c 	.word	0x0800866c
 800624c:	0800866c 	.word	0x0800866c
 8006250:	08008670 	.word	0x08008670

08006254 <__retarget_lock_init_recursive>:
 8006254:	4770      	bx	lr

08006256 <__retarget_lock_acquire_recursive>:
 8006256:	4770      	bx	lr

08006258 <__retarget_lock_release_recursive>:
 8006258:	4770      	bx	lr

0800625a <quorem>:
 800625a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800625e:	6903      	ldr	r3, [r0, #16]
 8006260:	690c      	ldr	r4, [r1, #16]
 8006262:	42a3      	cmp	r3, r4
 8006264:	4607      	mov	r7, r0
 8006266:	db7e      	blt.n	8006366 <quorem+0x10c>
 8006268:	3c01      	subs	r4, #1
 800626a:	f101 0814 	add.w	r8, r1, #20
 800626e:	f100 0514 	add.w	r5, r0, #20
 8006272:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006276:	9301      	str	r3, [sp, #4]
 8006278:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800627c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006280:	3301      	adds	r3, #1
 8006282:	429a      	cmp	r2, r3
 8006284:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006288:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800628c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006290:	d331      	bcc.n	80062f6 <quorem+0x9c>
 8006292:	f04f 0e00 	mov.w	lr, #0
 8006296:	4640      	mov	r0, r8
 8006298:	46ac      	mov	ip, r5
 800629a:	46f2      	mov	sl, lr
 800629c:	f850 2b04 	ldr.w	r2, [r0], #4
 80062a0:	b293      	uxth	r3, r2
 80062a2:	fb06 e303 	mla	r3, r6, r3, lr
 80062a6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80062aa:	0c1a      	lsrs	r2, r3, #16
 80062ac:	b29b      	uxth	r3, r3
 80062ae:	ebaa 0303 	sub.w	r3, sl, r3
 80062b2:	f8dc a000 	ldr.w	sl, [ip]
 80062b6:	fa13 f38a 	uxtah	r3, r3, sl
 80062ba:	fb06 220e 	mla	r2, r6, lr, r2
 80062be:	9300      	str	r3, [sp, #0]
 80062c0:	9b00      	ldr	r3, [sp, #0]
 80062c2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80062c6:	b292      	uxth	r2, r2
 80062c8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80062cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80062d0:	f8bd 3000 	ldrh.w	r3, [sp]
 80062d4:	4581      	cmp	r9, r0
 80062d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80062da:	f84c 3b04 	str.w	r3, [ip], #4
 80062de:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80062e2:	d2db      	bcs.n	800629c <quorem+0x42>
 80062e4:	f855 300b 	ldr.w	r3, [r5, fp]
 80062e8:	b92b      	cbnz	r3, 80062f6 <quorem+0x9c>
 80062ea:	9b01      	ldr	r3, [sp, #4]
 80062ec:	3b04      	subs	r3, #4
 80062ee:	429d      	cmp	r5, r3
 80062f0:	461a      	mov	r2, r3
 80062f2:	d32c      	bcc.n	800634e <quorem+0xf4>
 80062f4:	613c      	str	r4, [r7, #16]
 80062f6:	4638      	mov	r0, r7
 80062f8:	f001 f9a8 	bl	800764c <__mcmp>
 80062fc:	2800      	cmp	r0, #0
 80062fe:	db22      	blt.n	8006346 <quorem+0xec>
 8006300:	3601      	adds	r6, #1
 8006302:	4629      	mov	r1, r5
 8006304:	2000      	movs	r0, #0
 8006306:	f858 2b04 	ldr.w	r2, [r8], #4
 800630a:	f8d1 c000 	ldr.w	ip, [r1]
 800630e:	b293      	uxth	r3, r2
 8006310:	1ac3      	subs	r3, r0, r3
 8006312:	0c12      	lsrs	r2, r2, #16
 8006314:	fa13 f38c 	uxtah	r3, r3, ip
 8006318:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800631c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006320:	b29b      	uxth	r3, r3
 8006322:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006326:	45c1      	cmp	r9, r8
 8006328:	f841 3b04 	str.w	r3, [r1], #4
 800632c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006330:	d2e9      	bcs.n	8006306 <quorem+0xac>
 8006332:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006336:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800633a:	b922      	cbnz	r2, 8006346 <quorem+0xec>
 800633c:	3b04      	subs	r3, #4
 800633e:	429d      	cmp	r5, r3
 8006340:	461a      	mov	r2, r3
 8006342:	d30a      	bcc.n	800635a <quorem+0x100>
 8006344:	613c      	str	r4, [r7, #16]
 8006346:	4630      	mov	r0, r6
 8006348:	b003      	add	sp, #12
 800634a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800634e:	6812      	ldr	r2, [r2, #0]
 8006350:	3b04      	subs	r3, #4
 8006352:	2a00      	cmp	r2, #0
 8006354:	d1ce      	bne.n	80062f4 <quorem+0x9a>
 8006356:	3c01      	subs	r4, #1
 8006358:	e7c9      	b.n	80062ee <quorem+0x94>
 800635a:	6812      	ldr	r2, [r2, #0]
 800635c:	3b04      	subs	r3, #4
 800635e:	2a00      	cmp	r2, #0
 8006360:	d1f0      	bne.n	8006344 <quorem+0xea>
 8006362:	3c01      	subs	r4, #1
 8006364:	e7eb      	b.n	800633e <quorem+0xe4>
 8006366:	2000      	movs	r0, #0
 8006368:	e7ee      	b.n	8006348 <quorem+0xee>
 800636a:	0000      	movs	r0, r0
 800636c:	0000      	movs	r0, r0
	...

08006370 <_dtoa_r>:
 8006370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006374:	ed2d 8b04 	vpush	{d8-d9}
 8006378:	69c5      	ldr	r5, [r0, #28]
 800637a:	b093      	sub	sp, #76	; 0x4c
 800637c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006380:	ec57 6b10 	vmov	r6, r7, d0
 8006384:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006388:	9107      	str	r1, [sp, #28]
 800638a:	4604      	mov	r4, r0
 800638c:	920a      	str	r2, [sp, #40]	; 0x28
 800638e:	930d      	str	r3, [sp, #52]	; 0x34
 8006390:	b975      	cbnz	r5, 80063b0 <_dtoa_r+0x40>
 8006392:	2010      	movs	r0, #16
 8006394:	f000 fe2a 	bl	8006fec <malloc>
 8006398:	4602      	mov	r2, r0
 800639a:	61e0      	str	r0, [r4, #28]
 800639c:	b920      	cbnz	r0, 80063a8 <_dtoa_r+0x38>
 800639e:	4bae      	ldr	r3, [pc, #696]	; (8006658 <_dtoa_r+0x2e8>)
 80063a0:	21ef      	movs	r1, #239	; 0xef
 80063a2:	48ae      	ldr	r0, [pc, #696]	; (800665c <_dtoa_r+0x2ec>)
 80063a4:	f001 fe58 	bl	8008058 <__assert_func>
 80063a8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80063ac:	6005      	str	r5, [r0, #0]
 80063ae:	60c5      	str	r5, [r0, #12]
 80063b0:	69e3      	ldr	r3, [r4, #28]
 80063b2:	6819      	ldr	r1, [r3, #0]
 80063b4:	b151      	cbz	r1, 80063cc <_dtoa_r+0x5c>
 80063b6:	685a      	ldr	r2, [r3, #4]
 80063b8:	604a      	str	r2, [r1, #4]
 80063ba:	2301      	movs	r3, #1
 80063bc:	4093      	lsls	r3, r2
 80063be:	608b      	str	r3, [r1, #8]
 80063c0:	4620      	mov	r0, r4
 80063c2:	f000 ff07 	bl	80071d4 <_Bfree>
 80063c6:	69e3      	ldr	r3, [r4, #28]
 80063c8:	2200      	movs	r2, #0
 80063ca:	601a      	str	r2, [r3, #0]
 80063cc:	1e3b      	subs	r3, r7, #0
 80063ce:	bfbb      	ittet	lt
 80063d0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80063d4:	9303      	strlt	r3, [sp, #12]
 80063d6:	2300      	movge	r3, #0
 80063d8:	2201      	movlt	r2, #1
 80063da:	bfac      	ite	ge
 80063dc:	f8c8 3000 	strge.w	r3, [r8]
 80063e0:	f8c8 2000 	strlt.w	r2, [r8]
 80063e4:	4b9e      	ldr	r3, [pc, #632]	; (8006660 <_dtoa_r+0x2f0>)
 80063e6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80063ea:	ea33 0308 	bics.w	r3, r3, r8
 80063ee:	d11b      	bne.n	8006428 <_dtoa_r+0xb8>
 80063f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80063f2:	f242 730f 	movw	r3, #9999	; 0x270f
 80063f6:	6013      	str	r3, [r2, #0]
 80063f8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80063fc:	4333      	orrs	r3, r6
 80063fe:	f000 8593 	beq.w	8006f28 <_dtoa_r+0xbb8>
 8006402:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006404:	b963      	cbnz	r3, 8006420 <_dtoa_r+0xb0>
 8006406:	4b97      	ldr	r3, [pc, #604]	; (8006664 <_dtoa_r+0x2f4>)
 8006408:	e027      	b.n	800645a <_dtoa_r+0xea>
 800640a:	4b97      	ldr	r3, [pc, #604]	; (8006668 <_dtoa_r+0x2f8>)
 800640c:	9300      	str	r3, [sp, #0]
 800640e:	3308      	adds	r3, #8
 8006410:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006412:	6013      	str	r3, [r2, #0]
 8006414:	9800      	ldr	r0, [sp, #0]
 8006416:	b013      	add	sp, #76	; 0x4c
 8006418:	ecbd 8b04 	vpop	{d8-d9}
 800641c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006420:	4b90      	ldr	r3, [pc, #576]	; (8006664 <_dtoa_r+0x2f4>)
 8006422:	9300      	str	r3, [sp, #0]
 8006424:	3303      	adds	r3, #3
 8006426:	e7f3      	b.n	8006410 <_dtoa_r+0xa0>
 8006428:	ed9d 7b02 	vldr	d7, [sp, #8]
 800642c:	2200      	movs	r2, #0
 800642e:	ec51 0b17 	vmov	r0, r1, d7
 8006432:	eeb0 8a47 	vmov.f32	s16, s14
 8006436:	eef0 8a67 	vmov.f32	s17, s15
 800643a:	2300      	movs	r3, #0
 800643c:	f7fa fb4c 	bl	8000ad8 <__aeabi_dcmpeq>
 8006440:	4681      	mov	r9, r0
 8006442:	b160      	cbz	r0, 800645e <_dtoa_r+0xee>
 8006444:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006446:	2301      	movs	r3, #1
 8006448:	6013      	str	r3, [r2, #0]
 800644a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800644c:	2b00      	cmp	r3, #0
 800644e:	f000 8568 	beq.w	8006f22 <_dtoa_r+0xbb2>
 8006452:	4b86      	ldr	r3, [pc, #536]	; (800666c <_dtoa_r+0x2fc>)
 8006454:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006456:	6013      	str	r3, [r2, #0]
 8006458:	3b01      	subs	r3, #1
 800645a:	9300      	str	r3, [sp, #0]
 800645c:	e7da      	b.n	8006414 <_dtoa_r+0xa4>
 800645e:	aa10      	add	r2, sp, #64	; 0x40
 8006460:	a911      	add	r1, sp, #68	; 0x44
 8006462:	4620      	mov	r0, r4
 8006464:	eeb0 0a48 	vmov.f32	s0, s16
 8006468:	eef0 0a68 	vmov.f32	s1, s17
 800646c:	f001 f994 	bl	8007798 <__d2b>
 8006470:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006474:	4682      	mov	sl, r0
 8006476:	2d00      	cmp	r5, #0
 8006478:	d07f      	beq.n	800657a <_dtoa_r+0x20a>
 800647a:	ee18 3a90 	vmov	r3, s17
 800647e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006482:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006486:	ec51 0b18 	vmov	r0, r1, d8
 800648a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800648e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006492:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006496:	4619      	mov	r1, r3
 8006498:	2200      	movs	r2, #0
 800649a:	4b75      	ldr	r3, [pc, #468]	; (8006670 <_dtoa_r+0x300>)
 800649c:	f7f9 fefc 	bl	8000298 <__aeabi_dsub>
 80064a0:	a367      	add	r3, pc, #412	; (adr r3, 8006640 <_dtoa_r+0x2d0>)
 80064a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064a6:	f7fa f8af 	bl	8000608 <__aeabi_dmul>
 80064aa:	a367      	add	r3, pc, #412	; (adr r3, 8006648 <_dtoa_r+0x2d8>)
 80064ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064b0:	f7f9 fef4 	bl	800029c <__adddf3>
 80064b4:	4606      	mov	r6, r0
 80064b6:	4628      	mov	r0, r5
 80064b8:	460f      	mov	r7, r1
 80064ba:	f7fa f83b 	bl	8000534 <__aeabi_i2d>
 80064be:	a364      	add	r3, pc, #400	; (adr r3, 8006650 <_dtoa_r+0x2e0>)
 80064c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064c4:	f7fa f8a0 	bl	8000608 <__aeabi_dmul>
 80064c8:	4602      	mov	r2, r0
 80064ca:	460b      	mov	r3, r1
 80064cc:	4630      	mov	r0, r6
 80064ce:	4639      	mov	r1, r7
 80064d0:	f7f9 fee4 	bl	800029c <__adddf3>
 80064d4:	4606      	mov	r6, r0
 80064d6:	460f      	mov	r7, r1
 80064d8:	f7fa fb46 	bl	8000b68 <__aeabi_d2iz>
 80064dc:	2200      	movs	r2, #0
 80064de:	4683      	mov	fp, r0
 80064e0:	2300      	movs	r3, #0
 80064e2:	4630      	mov	r0, r6
 80064e4:	4639      	mov	r1, r7
 80064e6:	f7fa fb01 	bl	8000aec <__aeabi_dcmplt>
 80064ea:	b148      	cbz	r0, 8006500 <_dtoa_r+0x190>
 80064ec:	4658      	mov	r0, fp
 80064ee:	f7fa f821 	bl	8000534 <__aeabi_i2d>
 80064f2:	4632      	mov	r2, r6
 80064f4:	463b      	mov	r3, r7
 80064f6:	f7fa faef 	bl	8000ad8 <__aeabi_dcmpeq>
 80064fa:	b908      	cbnz	r0, 8006500 <_dtoa_r+0x190>
 80064fc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006500:	f1bb 0f16 	cmp.w	fp, #22
 8006504:	d857      	bhi.n	80065b6 <_dtoa_r+0x246>
 8006506:	4b5b      	ldr	r3, [pc, #364]	; (8006674 <_dtoa_r+0x304>)
 8006508:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800650c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006510:	ec51 0b18 	vmov	r0, r1, d8
 8006514:	f7fa faea 	bl	8000aec <__aeabi_dcmplt>
 8006518:	2800      	cmp	r0, #0
 800651a:	d04e      	beq.n	80065ba <_dtoa_r+0x24a>
 800651c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006520:	2300      	movs	r3, #0
 8006522:	930c      	str	r3, [sp, #48]	; 0x30
 8006524:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006526:	1b5b      	subs	r3, r3, r5
 8006528:	1e5a      	subs	r2, r3, #1
 800652a:	bf45      	ittet	mi
 800652c:	f1c3 0301 	rsbmi	r3, r3, #1
 8006530:	9305      	strmi	r3, [sp, #20]
 8006532:	2300      	movpl	r3, #0
 8006534:	2300      	movmi	r3, #0
 8006536:	9206      	str	r2, [sp, #24]
 8006538:	bf54      	ite	pl
 800653a:	9305      	strpl	r3, [sp, #20]
 800653c:	9306      	strmi	r3, [sp, #24]
 800653e:	f1bb 0f00 	cmp.w	fp, #0
 8006542:	db3c      	blt.n	80065be <_dtoa_r+0x24e>
 8006544:	9b06      	ldr	r3, [sp, #24]
 8006546:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800654a:	445b      	add	r3, fp
 800654c:	9306      	str	r3, [sp, #24]
 800654e:	2300      	movs	r3, #0
 8006550:	9308      	str	r3, [sp, #32]
 8006552:	9b07      	ldr	r3, [sp, #28]
 8006554:	2b09      	cmp	r3, #9
 8006556:	d868      	bhi.n	800662a <_dtoa_r+0x2ba>
 8006558:	2b05      	cmp	r3, #5
 800655a:	bfc4      	itt	gt
 800655c:	3b04      	subgt	r3, #4
 800655e:	9307      	strgt	r3, [sp, #28]
 8006560:	9b07      	ldr	r3, [sp, #28]
 8006562:	f1a3 0302 	sub.w	r3, r3, #2
 8006566:	bfcc      	ite	gt
 8006568:	2500      	movgt	r5, #0
 800656a:	2501      	movle	r5, #1
 800656c:	2b03      	cmp	r3, #3
 800656e:	f200 8085 	bhi.w	800667c <_dtoa_r+0x30c>
 8006572:	e8df f003 	tbb	[pc, r3]
 8006576:	3b2e      	.short	0x3b2e
 8006578:	5839      	.short	0x5839
 800657a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800657e:	441d      	add	r5, r3
 8006580:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006584:	2b20      	cmp	r3, #32
 8006586:	bfc1      	itttt	gt
 8006588:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800658c:	fa08 f803 	lslgt.w	r8, r8, r3
 8006590:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006594:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006598:	bfd6      	itet	le
 800659a:	f1c3 0320 	rsble	r3, r3, #32
 800659e:	ea48 0003 	orrgt.w	r0, r8, r3
 80065a2:	fa06 f003 	lslle.w	r0, r6, r3
 80065a6:	f7f9 ffb5 	bl	8000514 <__aeabi_ui2d>
 80065aa:	2201      	movs	r2, #1
 80065ac:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80065b0:	3d01      	subs	r5, #1
 80065b2:	920e      	str	r2, [sp, #56]	; 0x38
 80065b4:	e76f      	b.n	8006496 <_dtoa_r+0x126>
 80065b6:	2301      	movs	r3, #1
 80065b8:	e7b3      	b.n	8006522 <_dtoa_r+0x1b2>
 80065ba:	900c      	str	r0, [sp, #48]	; 0x30
 80065bc:	e7b2      	b.n	8006524 <_dtoa_r+0x1b4>
 80065be:	9b05      	ldr	r3, [sp, #20]
 80065c0:	eba3 030b 	sub.w	r3, r3, fp
 80065c4:	9305      	str	r3, [sp, #20]
 80065c6:	f1cb 0300 	rsb	r3, fp, #0
 80065ca:	9308      	str	r3, [sp, #32]
 80065cc:	2300      	movs	r3, #0
 80065ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80065d0:	e7bf      	b.n	8006552 <_dtoa_r+0x1e2>
 80065d2:	2300      	movs	r3, #0
 80065d4:	9309      	str	r3, [sp, #36]	; 0x24
 80065d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065d8:	2b00      	cmp	r3, #0
 80065da:	dc52      	bgt.n	8006682 <_dtoa_r+0x312>
 80065dc:	2301      	movs	r3, #1
 80065de:	9301      	str	r3, [sp, #4]
 80065e0:	9304      	str	r3, [sp, #16]
 80065e2:	461a      	mov	r2, r3
 80065e4:	920a      	str	r2, [sp, #40]	; 0x28
 80065e6:	e00b      	b.n	8006600 <_dtoa_r+0x290>
 80065e8:	2301      	movs	r3, #1
 80065ea:	e7f3      	b.n	80065d4 <_dtoa_r+0x264>
 80065ec:	2300      	movs	r3, #0
 80065ee:	9309      	str	r3, [sp, #36]	; 0x24
 80065f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065f2:	445b      	add	r3, fp
 80065f4:	9301      	str	r3, [sp, #4]
 80065f6:	3301      	adds	r3, #1
 80065f8:	2b01      	cmp	r3, #1
 80065fa:	9304      	str	r3, [sp, #16]
 80065fc:	bfb8      	it	lt
 80065fe:	2301      	movlt	r3, #1
 8006600:	69e0      	ldr	r0, [r4, #28]
 8006602:	2100      	movs	r1, #0
 8006604:	2204      	movs	r2, #4
 8006606:	f102 0614 	add.w	r6, r2, #20
 800660a:	429e      	cmp	r6, r3
 800660c:	d93d      	bls.n	800668a <_dtoa_r+0x31a>
 800660e:	6041      	str	r1, [r0, #4]
 8006610:	4620      	mov	r0, r4
 8006612:	f000 fd9f 	bl	8007154 <_Balloc>
 8006616:	9000      	str	r0, [sp, #0]
 8006618:	2800      	cmp	r0, #0
 800661a:	d139      	bne.n	8006690 <_dtoa_r+0x320>
 800661c:	4b16      	ldr	r3, [pc, #88]	; (8006678 <_dtoa_r+0x308>)
 800661e:	4602      	mov	r2, r0
 8006620:	f240 11af 	movw	r1, #431	; 0x1af
 8006624:	e6bd      	b.n	80063a2 <_dtoa_r+0x32>
 8006626:	2301      	movs	r3, #1
 8006628:	e7e1      	b.n	80065ee <_dtoa_r+0x27e>
 800662a:	2501      	movs	r5, #1
 800662c:	2300      	movs	r3, #0
 800662e:	9307      	str	r3, [sp, #28]
 8006630:	9509      	str	r5, [sp, #36]	; 0x24
 8006632:	f04f 33ff 	mov.w	r3, #4294967295
 8006636:	9301      	str	r3, [sp, #4]
 8006638:	9304      	str	r3, [sp, #16]
 800663a:	2200      	movs	r2, #0
 800663c:	2312      	movs	r3, #18
 800663e:	e7d1      	b.n	80065e4 <_dtoa_r+0x274>
 8006640:	636f4361 	.word	0x636f4361
 8006644:	3fd287a7 	.word	0x3fd287a7
 8006648:	8b60c8b3 	.word	0x8b60c8b3
 800664c:	3fc68a28 	.word	0x3fc68a28
 8006650:	509f79fb 	.word	0x509f79fb
 8006654:	3fd34413 	.word	0x3fd34413
 8006658:	08008335 	.word	0x08008335
 800665c:	0800834c 	.word	0x0800834c
 8006660:	7ff00000 	.word	0x7ff00000
 8006664:	08008331 	.word	0x08008331
 8006668:	08008328 	.word	0x08008328
 800666c:	08008305 	.word	0x08008305
 8006670:	3ff80000 	.word	0x3ff80000
 8006674:	08008438 	.word	0x08008438
 8006678:	080083a4 	.word	0x080083a4
 800667c:	2301      	movs	r3, #1
 800667e:	9309      	str	r3, [sp, #36]	; 0x24
 8006680:	e7d7      	b.n	8006632 <_dtoa_r+0x2c2>
 8006682:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006684:	9301      	str	r3, [sp, #4]
 8006686:	9304      	str	r3, [sp, #16]
 8006688:	e7ba      	b.n	8006600 <_dtoa_r+0x290>
 800668a:	3101      	adds	r1, #1
 800668c:	0052      	lsls	r2, r2, #1
 800668e:	e7ba      	b.n	8006606 <_dtoa_r+0x296>
 8006690:	69e3      	ldr	r3, [r4, #28]
 8006692:	9a00      	ldr	r2, [sp, #0]
 8006694:	601a      	str	r2, [r3, #0]
 8006696:	9b04      	ldr	r3, [sp, #16]
 8006698:	2b0e      	cmp	r3, #14
 800669a:	f200 80a8 	bhi.w	80067ee <_dtoa_r+0x47e>
 800669e:	2d00      	cmp	r5, #0
 80066a0:	f000 80a5 	beq.w	80067ee <_dtoa_r+0x47e>
 80066a4:	f1bb 0f00 	cmp.w	fp, #0
 80066a8:	dd38      	ble.n	800671c <_dtoa_r+0x3ac>
 80066aa:	4bc0      	ldr	r3, [pc, #768]	; (80069ac <_dtoa_r+0x63c>)
 80066ac:	f00b 020f 	and.w	r2, fp, #15
 80066b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80066b4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80066b8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80066bc:	ea4f 182b 	mov.w	r8, fp, asr #4
 80066c0:	d019      	beq.n	80066f6 <_dtoa_r+0x386>
 80066c2:	4bbb      	ldr	r3, [pc, #748]	; (80069b0 <_dtoa_r+0x640>)
 80066c4:	ec51 0b18 	vmov	r0, r1, d8
 80066c8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80066cc:	f7fa f8c6 	bl	800085c <__aeabi_ddiv>
 80066d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066d4:	f008 080f 	and.w	r8, r8, #15
 80066d8:	2503      	movs	r5, #3
 80066da:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80069b0 <_dtoa_r+0x640>
 80066de:	f1b8 0f00 	cmp.w	r8, #0
 80066e2:	d10a      	bne.n	80066fa <_dtoa_r+0x38a>
 80066e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066e8:	4632      	mov	r2, r6
 80066ea:	463b      	mov	r3, r7
 80066ec:	f7fa f8b6 	bl	800085c <__aeabi_ddiv>
 80066f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066f4:	e02b      	b.n	800674e <_dtoa_r+0x3de>
 80066f6:	2502      	movs	r5, #2
 80066f8:	e7ef      	b.n	80066da <_dtoa_r+0x36a>
 80066fa:	f018 0f01 	tst.w	r8, #1
 80066fe:	d008      	beq.n	8006712 <_dtoa_r+0x3a2>
 8006700:	4630      	mov	r0, r6
 8006702:	4639      	mov	r1, r7
 8006704:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006708:	f7f9 ff7e 	bl	8000608 <__aeabi_dmul>
 800670c:	3501      	adds	r5, #1
 800670e:	4606      	mov	r6, r0
 8006710:	460f      	mov	r7, r1
 8006712:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006716:	f109 0908 	add.w	r9, r9, #8
 800671a:	e7e0      	b.n	80066de <_dtoa_r+0x36e>
 800671c:	f000 809f 	beq.w	800685e <_dtoa_r+0x4ee>
 8006720:	f1cb 0600 	rsb	r6, fp, #0
 8006724:	4ba1      	ldr	r3, [pc, #644]	; (80069ac <_dtoa_r+0x63c>)
 8006726:	4fa2      	ldr	r7, [pc, #648]	; (80069b0 <_dtoa_r+0x640>)
 8006728:	f006 020f 	and.w	r2, r6, #15
 800672c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006734:	ec51 0b18 	vmov	r0, r1, d8
 8006738:	f7f9 ff66 	bl	8000608 <__aeabi_dmul>
 800673c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006740:	1136      	asrs	r6, r6, #4
 8006742:	2300      	movs	r3, #0
 8006744:	2502      	movs	r5, #2
 8006746:	2e00      	cmp	r6, #0
 8006748:	d17e      	bne.n	8006848 <_dtoa_r+0x4d8>
 800674a:	2b00      	cmp	r3, #0
 800674c:	d1d0      	bne.n	80066f0 <_dtoa_r+0x380>
 800674e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006750:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006754:	2b00      	cmp	r3, #0
 8006756:	f000 8084 	beq.w	8006862 <_dtoa_r+0x4f2>
 800675a:	4b96      	ldr	r3, [pc, #600]	; (80069b4 <_dtoa_r+0x644>)
 800675c:	2200      	movs	r2, #0
 800675e:	4640      	mov	r0, r8
 8006760:	4649      	mov	r1, r9
 8006762:	f7fa f9c3 	bl	8000aec <__aeabi_dcmplt>
 8006766:	2800      	cmp	r0, #0
 8006768:	d07b      	beq.n	8006862 <_dtoa_r+0x4f2>
 800676a:	9b04      	ldr	r3, [sp, #16]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d078      	beq.n	8006862 <_dtoa_r+0x4f2>
 8006770:	9b01      	ldr	r3, [sp, #4]
 8006772:	2b00      	cmp	r3, #0
 8006774:	dd39      	ble.n	80067ea <_dtoa_r+0x47a>
 8006776:	4b90      	ldr	r3, [pc, #576]	; (80069b8 <_dtoa_r+0x648>)
 8006778:	2200      	movs	r2, #0
 800677a:	4640      	mov	r0, r8
 800677c:	4649      	mov	r1, r9
 800677e:	f7f9 ff43 	bl	8000608 <__aeabi_dmul>
 8006782:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006786:	9e01      	ldr	r6, [sp, #4]
 8006788:	f10b 37ff 	add.w	r7, fp, #4294967295
 800678c:	3501      	adds	r5, #1
 800678e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006792:	4628      	mov	r0, r5
 8006794:	f7f9 fece 	bl	8000534 <__aeabi_i2d>
 8006798:	4642      	mov	r2, r8
 800679a:	464b      	mov	r3, r9
 800679c:	f7f9 ff34 	bl	8000608 <__aeabi_dmul>
 80067a0:	4b86      	ldr	r3, [pc, #536]	; (80069bc <_dtoa_r+0x64c>)
 80067a2:	2200      	movs	r2, #0
 80067a4:	f7f9 fd7a 	bl	800029c <__adddf3>
 80067a8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80067ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067b0:	9303      	str	r3, [sp, #12]
 80067b2:	2e00      	cmp	r6, #0
 80067b4:	d158      	bne.n	8006868 <_dtoa_r+0x4f8>
 80067b6:	4b82      	ldr	r3, [pc, #520]	; (80069c0 <_dtoa_r+0x650>)
 80067b8:	2200      	movs	r2, #0
 80067ba:	4640      	mov	r0, r8
 80067bc:	4649      	mov	r1, r9
 80067be:	f7f9 fd6b 	bl	8000298 <__aeabi_dsub>
 80067c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80067c6:	4680      	mov	r8, r0
 80067c8:	4689      	mov	r9, r1
 80067ca:	f7fa f9ad 	bl	8000b28 <__aeabi_dcmpgt>
 80067ce:	2800      	cmp	r0, #0
 80067d0:	f040 8296 	bne.w	8006d00 <_dtoa_r+0x990>
 80067d4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80067d8:	4640      	mov	r0, r8
 80067da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80067de:	4649      	mov	r1, r9
 80067e0:	f7fa f984 	bl	8000aec <__aeabi_dcmplt>
 80067e4:	2800      	cmp	r0, #0
 80067e6:	f040 8289 	bne.w	8006cfc <_dtoa_r+0x98c>
 80067ea:	ed8d 8b02 	vstr	d8, [sp, #8]
 80067ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	f2c0 814e 	blt.w	8006a92 <_dtoa_r+0x722>
 80067f6:	f1bb 0f0e 	cmp.w	fp, #14
 80067fa:	f300 814a 	bgt.w	8006a92 <_dtoa_r+0x722>
 80067fe:	4b6b      	ldr	r3, [pc, #428]	; (80069ac <_dtoa_r+0x63c>)
 8006800:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006804:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006808:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800680a:	2b00      	cmp	r3, #0
 800680c:	f280 80dc 	bge.w	80069c8 <_dtoa_r+0x658>
 8006810:	9b04      	ldr	r3, [sp, #16]
 8006812:	2b00      	cmp	r3, #0
 8006814:	f300 80d8 	bgt.w	80069c8 <_dtoa_r+0x658>
 8006818:	f040 826f 	bne.w	8006cfa <_dtoa_r+0x98a>
 800681c:	4b68      	ldr	r3, [pc, #416]	; (80069c0 <_dtoa_r+0x650>)
 800681e:	2200      	movs	r2, #0
 8006820:	4640      	mov	r0, r8
 8006822:	4649      	mov	r1, r9
 8006824:	f7f9 fef0 	bl	8000608 <__aeabi_dmul>
 8006828:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800682c:	f7fa f972 	bl	8000b14 <__aeabi_dcmpge>
 8006830:	9e04      	ldr	r6, [sp, #16]
 8006832:	4637      	mov	r7, r6
 8006834:	2800      	cmp	r0, #0
 8006836:	f040 8245 	bne.w	8006cc4 <_dtoa_r+0x954>
 800683a:	9d00      	ldr	r5, [sp, #0]
 800683c:	2331      	movs	r3, #49	; 0x31
 800683e:	f805 3b01 	strb.w	r3, [r5], #1
 8006842:	f10b 0b01 	add.w	fp, fp, #1
 8006846:	e241      	b.n	8006ccc <_dtoa_r+0x95c>
 8006848:	07f2      	lsls	r2, r6, #31
 800684a:	d505      	bpl.n	8006858 <_dtoa_r+0x4e8>
 800684c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006850:	f7f9 feda 	bl	8000608 <__aeabi_dmul>
 8006854:	3501      	adds	r5, #1
 8006856:	2301      	movs	r3, #1
 8006858:	1076      	asrs	r6, r6, #1
 800685a:	3708      	adds	r7, #8
 800685c:	e773      	b.n	8006746 <_dtoa_r+0x3d6>
 800685e:	2502      	movs	r5, #2
 8006860:	e775      	b.n	800674e <_dtoa_r+0x3de>
 8006862:	9e04      	ldr	r6, [sp, #16]
 8006864:	465f      	mov	r7, fp
 8006866:	e792      	b.n	800678e <_dtoa_r+0x41e>
 8006868:	9900      	ldr	r1, [sp, #0]
 800686a:	4b50      	ldr	r3, [pc, #320]	; (80069ac <_dtoa_r+0x63c>)
 800686c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006870:	4431      	add	r1, r6
 8006872:	9102      	str	r1, [sp, #8]
 8006874:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006876:	eeb0 9a47 	vmov.f32	s18, s14
 800687a:	eef0 9a67 	vmov.f32	s19, s15
 800687e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006882:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006886:	2900      	cmp	r1, #0
 8006888:	d044      	beq.n	8006914 <_dtoa_r+0x5a4>
 800688a:	494e      	ldr	r1, [pc, #312]	; (80069c4 <_dtoa_r+0x654>)
 800688c:	2000      	movs	r0, #0
 800688e:	f7f9 ffe5 	bl	800085c <__aeabi_ddiv>
 8006892:	ec53 2b19 	vmov	r2, r3, d9
 8006896:	f7f9 fcff 	bl	8000298 <__aeabi_dsub>
 800689a:	9d00      	ldr	r5, [sp, #0]
 800689c:	ec41 0b19 	vmov	d9, r0, r1
 80068a0:	4649      	mov	r1, r9
 80068a2:	4640      	mov	r0, r8
 80068a4:	f7fa f960 	bl	8000b68 <__aeabi_d2iz>
 80068a8:	4606      	mov	r6, r0
 80068aa:	f7f9 fe43 	bl	8000534 <__aeabi_i2d>
 80068ae:	4602      	mov	r2, r0
 80068b0:	460b      	mov	r3, r1
 80068b2:	4640      	mov	r0, r8
 80068b4:	4649      	mov	r1, r9
 80068b6:	f7f9 fcef 	bl	8000298 <__aeabi_dsub>
 80068ba:	3630      	adds	r6, #48	; 0x30
 80068bc:	f805 6b01 	strb.w	r6, [r5], #1
 80068c0:	ec53 2b19 	vmov	r2, r3, d9
 80068c4:	4680      	mov	r8, r0
 80068c6:	4689      	mov	r9, r1
 80068c8:	f7fa f910 	bl	8000aec <__aeabi_dcmplt>
 80068cc:	2800      	cmp	r0, #0
 80068ce:	d164      	bne.n	800699a <_dtoa_r+0x62a>
 80068d0:	4642      	mov	r2, r8
 80068d2:	464b      	mov	r3, r9
 80068d4:	4937      	ldr	r1, [pc, #220]	; (80069b4 <_dtoa_r+0x644>)
 80068d6:	2000      	movs	r0, #0
 80068d8:	f7f9 fcde 	bl	8000298 <__aeabi_dsub>
 80068dc:	ec53 2b19 	vmov	r2, r3, d9
 80068e0:	f7fa f904 	bl	8000aec <__aeabi_dcmplt>
 80068e4:	2800      	cmp	r0, #0
 80068e6:	f040 80b6 	bne.w	8006a56 <_dtoa_r+0x6e6>
 80068ea:	9b02      	ldr	r3, [sp, #8]
 80068ec:	429d      	cmp	r5, r3
 80068ee:	f43f af7c 	beq.w	80067ea <_dtoa_r+0x47a>
 80068f2:	4b31      	ldr	r3, [pc, #196]	; (80069b8 <_dtoa_r+0x648>)
 80068f4:	ec51 0b19 	vmov	r0, r1, d9
 80068f8:	2200      	movs	r2, #0
 80068fa:	f7f9 fe85 	bl	8000608 <__aeabi_dmul>
 80068fe:	4b2e      	ldr	r3, [pc, #184]	; (80069b8 <_dtoa_r+0x648>)
 8006900:	ec41 0b19 	vmov	d9, r0, r1
 8006904:	2200      	movs	r2, #0
 8006906:	4640      	mov	r0, r8
 8006908:	4649      	mov	r1, r9
 800690a:	f7f9 fe7d 	bl	8000608 <__aeabi_dmul>
 800690e:	4680      	mov	r8, r0
 8006910:	4689      	mov	r9, r1
 8006912:	e7c5      	b.n	80068a0 <_dtoa_r+0x530>
 8006914:	ec51 0b17 	vmov	r0, r1, d7
 8006918:	f7f9 fe76 	bl	8000608 <__aeabi_dmul>
 800691c:	9b02      	ldr	r3, [sp, #8]
 800691e:	9d00      	ldr	r5, [sp, #0]
 8006920:	930f      	str	r3, [sp, #60]	; 0x3c
 8006922:	ec41 0b19 	vmov	d9, r0, r1
 8006926:	4649      	mov	r1, r9
 8006928:	4640      	mov	r0, r8
 800692a:	f7fa f91d 	bl	8000b68 <__aeabi_d2iz>
 800692e:	4606      	mov	r6, r0
 8006930:	f7f9 fe00 	bl	8000534 <__aeabi_i2d>
 8006934:	3630      	adds	r6, #48	; 0x30
 8006936:	4602      	mov	r2, r0
 8006938:	460b      	mov	r3, r1
 800693a:	4640      	mov	r0, r8
 800693c:	4649      	mov	r1, r9
 800693e:	f7f9 fcab 	bl	8000298 <__aeabi_dsub>
 8006942:	f805 6b01 	strb.w	r6, [r5], #1
 8006946:	9b02      	ldr	r3, [sp, #8]
 8006948:	429d      	cmp	r5, r3
 800694a:	4680      	mov	r8, r0
 800694c:	4689      	mov	r9, r1
 800694e:	f04f 0200 	mov.w	r2, #0
 8006952:	d124      	bne.n	800699e <_dtoa_r+0x62e>
 8006954:	4b1b      	ldr	r3, [pc, #108]	; (80069c4 <_dtoa_r+0x654>)
 8006956:	ec51 0b19 	vmov	r0, r1, d9
 800695a:	f7f9 fc9f 	bl	800029c <__adddf3>
 800695e:	4602      	mov	r2, r0
 8006960:	460b      	mov	r3, r1
 8006962:	4640      	mov	r0, r8
 8006964:	4649      	mov	r1, r9
 8006966:	f7fa f8df 	bl	8000b28 <__aeabi_dcmpgt>
 800696a:	2800      	cmp	r0, #0
 800696c:	d173      	bne.n	8006a56 <_dtoa_r+0x6e6>
 800696e:	ec53 2b19 	vmov	r2, r3, d9
 8006972:	4914      	ldr	r1, [pc, #80]	; (80069c4 <_dtoa_r+0x654>)
 8006974:	2000      	movs	r0, #0
 8006976:	f7f9 fc8f 	bl	8000298 <__aeabi_dsub>
 800697a:	4602      	mov	r2, r0
 800697c:	460b      	mov	r3, r1
 800697e:	4640      	mov	r0, r8
 8006980:	4649      	mov	r1, r9
 8006982:	f7fa f8b3 	bl	8000aec <__aeabi_dcmplt>
 8006986:	2800      	cmp	r0, #0
 8006988:	f43f af2f 	beq.w	80067ea <_dtoa_r+0x47a>
 800698c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800698e:	1e6b      	subs	r3, r5, #1
 8006990:	930f      	str	r3, [sp, #60]	; 0x3c
 8006992:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006996:	2b30      	cmp	r3, #48	; 0x30
 8006998:	d0f8      	beq.n	800698c <_dtoa_r+0x61c>
 800699a:	46bb      	mov	fp, r7
 800699c:	e04a      	b.n	8006a34 <_dtoa_r+0x6c4>
 800699e:	4b06      	ldr	r3, [pc, #24]	; (80069b8 <_dtoa_r+0x648>)
 80069a0:	f7f9 fe32 	bl	8000608 <__aeabi_dmul>
 80069a4:	4680      	mov	r8, r0
 80069a6:	4689      	mov	r9, r1
 80069a8:	e7bd      	b.n	8006926 <_dtoa_r+0x5b6>
 80069aa:	bf00      	nop
 80069ac:	08008438 	.word	0x08008438
 80069b0:	08008410 	.word	0x08008410
 80069b4:	3ff00000 	.word	0x3ff00000
 80069b8:	40240000 	.word	0x40240000
 80069bc:	401c0000 	.word	0x401c0000
 80069c0:	40140000 	.word	0x40140000
 80069c4:	3fe00000 	.word	0x3fe00000
 80069c8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80069cc:	9d00      	ldr	r5, [sp, #0]
 80069ce:	4642      	mov	r2, r8
 80069d0:	464b      	mov	r3, r9
 80069d2:	4630      	mov	r0, r6
 80069d4:	4639      	mov	r1, r7
 80069d6:	f7f9 ff41 	bl	800085c <__aeabi_ddiv>
 80069da:	f7fa f8c5 	bl	8000b68 <__aeabi_d2iz>
 80069de:	9001      	str	r0, [sp, #4]
 80069e0:	f7f9 fda8 	bl	8000534 <__aeabi_i2d>
 80069e4:	4642      	mov	r2, r8
 80069e6:	464b      	mov	r3, r9
 80069e8:	f7f9 fe0e 	bl	8000608 <__aeabi_dmul>
 80069ec:	4602      	mov	r2, r0
 80069ee:	460b      	mov	r3, r1
 80069f0:	4630      	mov	r0, r6
 80069f2:	4639      	mov	r1, r7
 80069f4:	f7f9 fc50 	bl	8000298 <__aeabi_dsub>
 80069f8:	9e01      	ldr	r6, [sp, #4]
 80069fa:	9f04      	ldr	r7, [sp, #16]
 80069fc:	3630      	adds	r6, #48	; 0x30
 80069fe:	f805 6b01 	strb.w	r6, [r5], #1
 8006a02:	9e00      	ldr	r6, [sp, #0]
 8006a04:	1bae      	subs	r6, r5, r6
 8006a06:	42b7      	cmp	r7, r6
 8006a08:	4602      	mov	r2, r0
 8006a0a:	460b      	mov	r3, r1
 8006a0c:	d134      	bne.n	8006a78 <_dtoa_r+0x708>
 8006a0e:	f7f9 fc45 	bl	800029c <__adddf3>
 8006a12:	4642      	mov	r2, r8
 8006a14:	464b      	mov	r3, r9
 8006a16:	4606      	mov	r6, r0
 8006a18:	460f      	mov	r7, r1
 8006a1a:	f7fa f885 	bl	8000b28 <__aeabi_dcmpgt>
 8006a1e:	b9c8      	cbnz	r0, 8006a54 <_dtoa_r+0x6e4>
 8006a20:	4642      	mov	r2, r8
 8006a22:	464b      	mov	r3, r9
 8006a24:	4630      	mov	r0, r6
 8006a26:	4639      	mov	r1, r7
 8006a28:	f7fa f856 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a2c:	b110      	cbz	r0, 8006a34 <_dtoa_r+0x6c4>
 8006a2e:	9b01      	ldr	r3, [sp, #4]
 8006a30:	07db      	lsls	r3, r3, #31
 8006a32:	d40f      	bmi.n	8006a54 <_dtoa_r+0x6e4>
 8006a34:	4651      	mov	r1, sl
 8006a36:	4620      	mov	r0, r4
 8006a38:	f000 fbcc 	bl	80071d4 <_Bfree>
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006a40:	702b      	strb	r3, [r5, #0]
 8006a42:	f10b 0301 	add.w	r3, fp, #1
 8006a46:	6013      	str	r3, [r2, #0]
 8006a48:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	f43f ace2 	beq.w	8006414 <_dtoa_r+0xa4>
 8006a50:	601d      	str	r5, [r3, #0]
 8006a52:	e4df      	b.n	8006414 <_dtoa_r+0xa4>
 8006a54:	465f      	mov	r7, fp
 8006a56:	462b      	mov	r3, r5
 8006a58:	461d      	mov	r5, r3
 8006a5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a5e:	2a39      	cmp	r2, #57	; 0x39
 8006a60:	d106      	bne.n	8006a70 <_dtoa_r+0x700>
 8006a62:	9a00      	ldr	r2, [sp, #0]
 8006a64:	429a      	cmp	r2, r3
 8006a66:	d1f7      	bne.n	8006a58 <_dtoa_r+0x6e8>
 8006a68:	9900      	ldr	r1, [sp, #0]
 8006a6a:	2230      	movs	r2, #48	; 0x30
 8006a6c:	3701      	adds	r7, #1
 8006a6e:	700a      	strb	r2, [r1, #0]
 8006a70:	781a      	ldrb	r2, [r3, #0]
 8006a72:	3201      	adds	r2, #1
 8006a74:	701a      	strb	r2, [r3, #0]
 8006a76:	e790      	b.n	800699a <_dtoa_r+0x62a>
 8006a78:	4ba3      	ldr	r3, [pc, #652]	; (8006d08 <_dtoa_r+0x998>)
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	f7f9 fdc4 	bl	8000608 <__aeabi_dmul>
 8006a80:	2200      	movs	r2, #0
 8006a82:	2300      	movs	r3, #0
 8006a84:	4606      	mov	r6, r0
 8006a86:	460f      	mov	r7, r1
 8006a88:	f7fa f826 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a8c:	2800      	cmp	r0, #0
 8006a8e:	d09e      	beq.n	80069ce <_dtoa_r+0x65e>
 8006a90:	e7d0      	b.n	8006a34 <_dtoa_r+0x6c4>
 8006a92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a94:	2a00      	cmp	r2, #0
 8006a96:	f000 80ca 	beq.w	8006c2e <_dtoa_r+0x8be>
 8006a9a:	9a07      	ldr	r2, [sp, #28]
 8006a9c:	2a01      	cmp	r2, #1
 8006a9e:	f300 80ad 	bgt.w	8006bfc <_dtoa_r+0x88c>
 8006aa2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006aa4:	2a00      	cmp	r2, #0
 8006aa6:	f000 80a5 	beq.w	8006bf4 <_dtoa_r+0x884>
 8006aaa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006aae:	9e08      	ldr	r6, [sp, #32]
 8006ab0:	9d05      	ldr	r5, [sp, #20]
 8006ab2:	9a05      	ldr	r2, [sp, #20]
 8006ab4:	441a      	add	r2, r3
 8006ab6:	9205      	str	r2, [sp, #20]
 8006ab8:	9a06      	ldr	r2, [sp, #24]
 8006aba:	2101      	movs	r1, #1
 8006abc:	441a      	add	r2, r3
 8006abe:	4620      	mov	r0, r4
 8006ac0:	9206      	str	r2, [sp, #24]
 8006ac2:	f000 fc3d 	bl	8007340 <__i2b>
 8006ac6:	4607      	mov	r7, r0
 8006ac8:	b165      	cbz	r5, 8006ae4 <_dtoa_r+0x774>
 8006aca:	9b06      	ldr	r3, [sp, #24]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	dd09      	ble.n	8006ae4 <_dtoa_r+0x774>
 8006ad0:	42ab      	cmp	r3, r5
 8006ad2:	9a05      	ldr	r2, [sp, #20]
 8006ad4:	bfa8      	it	ge
 8006ad6:	462b      	movge	r3, r5
 8006ad8:	1ad2      	subs	r2, r2, r3
 8006ada:	9205      	str	r2, [sp, #20]
 8006adc:	9a06      	ldr	r2, [sp, #24]
 8006ade:	1aed      	subs	r5, r5, r3
 8006ae0:	1ad3      	subs	r3, r2, r3
 8006ae2:	9306      	str	r3, [sp, #24]
 8006ae4:	9b08      	ldr	r3, [sp, #32]
 8006ae6:	b1f3      	cbz	r3, 8006b26 <_dtoa_r+0x7b6>
 8006ae8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	f000 80a3 	beq.w	8006c36 <_dtoa_r+0x8c6>
 8006af0:	2e00      	cmp	r6, #0
 8006af2:	dd10      	ble.n	8006b16 <_dtoa_r+0x7a6>
 8006af4:	4639      	mov	r1, r7
 8006af6:	4632      	mov	r2, r6
 8006af8:	4620      	mov	r0, r4
 8006afa:	f000 fce1 	bl	80074c0 <__pow5mult>
 8006afe:	4652      	mov	r2, sl
 8006b00:	4601      	mov	r1, r0
 8006b02:	4607      	mov	r7, r0
 8006b04:	4620      	mov	r0, r4
 8006b06:	f000 fc31 	bl	800736c <__multiply>
 8006b0a:	4651      	mov	r1, sl
 8006b0c:	4680      	mov	r8, r0
 8006b0e:	4620      	mov	r0, r4
 8006b10:	f000 fb60 	bl	80071d4 <_Bfree>
 8006b14:	46c2      	mov	sl, r8
 8006b16:	9b08      	ldr	r3, [sp, #32]
 8006b18:	1b9a      	subs	r2, r3, r6
 8006b1a:	d004      	beq.n	8006b26 <_dtoa_r+0x7b6>
 8006b1c:	4651      	mov	r1, sl
 8006b1e:	4620      	mov	r0, r4
 8006b20:	f000 fcce 	bl	80074c0 <__pow5mult>
 8006b24:	4682      	mov	sl, r0
 8006b26:	2101      	movs	r1, #1
 8006b28:	4620      	mov	r0, r4
 8006b2a:	f000 fc09 	bl	8007340 <__i2b>
 8006b2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	4606      	mov	r6, r0
 8006b34:	f340 8081 	ble.w	8006c3a <_dtoa_r+0x8ca>
 8006b38:	461a      	mov	r2, r3
 8006b3a:	4601      	mov	r1, r0
 8006b3c:	4620      	mov	r0, r4
 8006b3e:	f000 fcbf 	bl	80074c0 <__pow5mult>
 8006b42:	9b07      	ldr	r3, [sp, #28]
 8006b44:	2b01      	cmp	r3, #1
 8006b46:	4606      	mov	r6, r0
 8006b48:	dd7a      	ble.n	8006c40 <_dtoa_r+0x8d0>
 8006b4a:	f04f 0800 	mov.w	r8, #0
 8006b4e:	6933      	ldr	r3, [r6, #16]
 8006b50:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006b54:	6918      	ldr	r0, [r3, #16]
 8006b56:	f000 fba5 	bl	80072a4 <__hi0bits>
 8006b5a:	f1c0 0020 	rsb	r0, r0, #32
 8006b5e:	9b06      	ldr	r3, [sp, #24]
 8006b60:	4418      	add	r0, r3
 8006b62:	f010 001f 	ands.w	r0, r0, #31
 8006b66:	f000 8094 	beq.w	8006c92 <_dtoa_r+0x922>
 8006b6a:	f1c0 0320 	rsb	r3, r0, #32
 8006b6e:	2b04      	cmp	r3, #4
 8006b70:	f340 8085 	ble.w	8006c7e <_dtoa_r+0x90e>
 8006b74:	9b05      	ldr	r3, [sp, #20]
 8006b76:	f1c0 001c 	rsb	r0, r0, #28
 8006b7a:	4403      	add	r3, r0
 8006b7c:	9305      	str	r3, [sp, #20]
 8006b7e:	9b06      	ldr	r3, [sp, #24]
 8006b80:	4403      	add	r3, r0
 8006b82:	4405      	add	r5, r0
 8006b84:	9306      	str	r3, [sp, #24]
 8006b86:	9b05      	ldr	r3, [sp, #20]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	dd05      	ble.n	8006b98 <_dtoa_r+0x828>
 8006b8c:	4651      	mov	r1, sl
 8006b8e:	461a      	mov	r2, r3
 8006b90:	4620      	mov	r0, r4
 8006b92:	f000 fcef 	bl	8007574 <__lshift>
 8006b96:	4682      	mov	sl, r0
 8006b98:	9b06      	ldr	r3, [sp, #24]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	dd05      	ble.n	8006baa <_dtoa_r+0x83a>
 8006b9e:	4631      	mov	r1, r6
 8006ba0:	461a      	mov	r2, r3
 8006ba2:	4620      	mov	r0, r4
 8006ba4:	f000 fce6 	bl	8007574 <__lshift>
 8006ba8:	4606      	mov	r6, r0
 8006baa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d072      	beq.n	8006c96 <_dtoa_r+0x926>
 8006bb0:	4631      	mov	r1, r6
 8006bb2:	4650      	mov	r0, sl
 8006bb4:	f000 fd4a 	bl	800764c <__mcmp>
 8006bb8:	2800      	cmp	r0, #0
 8006bba:	da6c      	bge.n	8006c96 <_dtoa_r+0x926>
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	4651      	mov	r1, sl
 8006bc0:	220a      	movs	r2, #10
 8006bc2:	4620      	mov	r0, r4
 8006bc4:	f000 fb28 	bl	8007218 <__multadd>
 8006bc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bca:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006bce:	4682      	mov	sl, r0
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	f000 81b0 	beq.w	8006f36 <_dtoa_r+0xbc6>
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	4639      	mov	r1, r7
 8006bda:	220a      	movs	r2, #10
 8006bdc:	4620      	mov	r0, r4
 8006bde:	f000 fb1b 	bl	8007218 <__multadd>
 8006be2:	9b01      	ldr	r3, [sp, #4]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	4607      	mov	r7, r0
 8006be8:	f300 8096 	bgt.w	8006d18 <_dtoa_r+0x9a8>
 8006bec:	9b07      	ldr	r3, [sp, #28]
 8006bee:	2b02      	cmp	r3, #2
 8006bf0:	dc59      	bgt.n	8006ca6 <_dtoa_r+0x936>
 8006bf2:	e091      	b.n	8006d18 <_dtoa_r+0x9a8>
 8006bf4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006bf6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006bfa:	e758      	b.n	8006aae <_dtoa_r+0x73e>
 8006bfc:	9b04      	ldr	r3, [sp, #16]
 8006bfe:	1e5e      	subs	r6, r3, #1
 8006c00:	9b08      	ldr	r3, [sp, #32]
 8006c02:	42b3      	cmp	r3, r6
 8006c04:	bfbf      	itttt	lt
 8006c06:	9b08      	ldrlt	r3, [sp, #32]
 8006c08:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8006c0a:	9608      	strlt	r6, [sp, #32]
 8006c0c:	1af3      	sublt	r3, r6, r3
 8006c0e:	bfb4      	ite	lt
 8006c10:	18d2      	addlt	r2, r2, r3
 8006c12:	1b9e      	subge	r6, r3, r6
 8006c14:	9b04      	ldr	r3, [sp, #16]
 8006c16:	bfbc      	itt	lt
 8006c18:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8006c1a:	2600      	movlt	r6, #0
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	bfb7      	itett	lt
 8006c20:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8006c24:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006c28:	1a9d      	sublt	r5, r3, r2
 8006c2a:	2300      	movlt	r3, #0
 8006c2c:	e741      	b.n	8006ab2 <_dtoa_r+0x742>
 8006c2e:	9e08      	ldr	r6, [sp, #32]
 8006c30:	9d05      	ldr	r5, [sp, #20]
 8006c32:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006c34:	e748      	b.n	8006ac8 <_dtoa_r+0x758>
 8006c36:	9a08      	ldr	r2, [sp, #32]
 8006c38:	e770      	b.n	8006b1c <_dtoa_r+0x7ac>
 8006c3a:	9b07      	ldr	r3, [sp, #28]
 8006c3c:	2b01      	cmp	r3, #1
 8006c3e:	dc19      	bgt.n	8006c74 <_dtoa_r+0x904>
 8006c40:	9b02      	ldr	r3, [sp, #8]
 8006c42:	b9bb      	cbnz	r3, 8006c74 <_dtoa_r+0x904>
 8006c44:	9b03      	ldr	r3, [sp, #12]
 8006c46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c4a:	b99b      	cbnz	r3, 8006c74 <_dtoa_r+0x904>
 8006c4c:	9b03      	ldr	r3, [sp, #12]
 8006c4e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006c52:	0d1b      	lsrs	r3, r3, #20
 8006c54:	051b      	lsls	r3, r3, #20
 8006c56:	b183      	cbz	r3, 8006c7a <_dtoa_r+0x90a>
 8006c58:	9b05      	ldr	r3, [sp, #20]
 8006c5a:	3301      	adds	r3, #1
 8006c5c:	9305      	str	r3, [sp, #20]
 8006c5e:	9b06      	ldr	r3, [sp, #24]
 8006c60:	3301      	adds	r3, #1
 8006c62:	9306      	str	r3, [sp, #24]
 8006c64:	f04f 0801 	mov.w	r8, #1
 8006c68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	f47f af6f 	bne.w	8006b4e <_dtoa_r+0x7de>
 8006c70:	2001      	movs	r0, #1
 8006c72:	e774      	b.n	8006b5e <_dtoa_r+0x7ee>
 8006c74:	f04f 0800 	mov.w	r8, #0
 8006c78:	e7f6      	b.n	8006c68 <_dtoa_r+0x8f8>
 8006c7a:	4698      	mov	r8, r3
 8006c7c:	e7f4      	b.n	8006c68 <_dtoa_r+0x8f8>
 8006c7e:	d082      	beq.n	8006b86 <_dtoa_r+0x816>
 8006c80:	9a05      	ldr	r2, [sp, #20]
 8006c82:	331c      	adds	r3, #28
 8006c84:	441a      	add	r2, r3
 8006c86:	9205      	str	r2, [sp, #20]
 8006c88:	9a06      	ldr	r2, [sp, #24]
 8006c8a:	441a      	add	r2, r3
 8006c8c:	441d      	add	r5, r3
 8006c8e:	9206      	str	r2, [sp, #24]
 8006c90:	e779      	b.n	8006b86 <_dtoa_r+0x816>
 8006c92:	4603      	mov	r3, r0
 8006c94:	e7f4      	b.n	8006c80 <_dtoa_r+0x910>
 8006c96:	9b04      	ldr	r3, [sp, #16]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	dc37      	bgt.n	8006d0c <_dtoa_r+0x99c>
 8006c9c:	9b07      	ldr	r3, [sp, #28]
 8006c9e:	2b02      	cmp	r3, #2
 8006ca0:	dd34      	ble.n	8006d0c <_dtoa_r+0x99c>
 8006ca2:	9b04      	ldr	r3, [sp, #16]
 8006ca4:	9301      	str	r3, [sp, #4]
 8006ca6:	9b01      	ldr	r3, [sp, #4]
 8006ca8:	b963      	cbnz	r3, 8006cc4 <_dtoa_r+0x954>
 8006caa:	4631      	mov	r1, r6
 8006cac:	2205      	movs	r2, #5
 8006cae:	4620      	mov	r0, r4
 8006cb0:	f000 fab2 	bl	8007218 <__multadd>
 8006cb4:	4601      	mov	r1, r0
 8006cb6:	4606      	mov	r6, r0
 8006cb8:	4650      	mov	r0, sl
 8006cba:	f000 fcc7 	bl	800764c <__mcmp>
 8006cbe:	2800      	cmp	r0, #0
 8006cc0:	f73f adbb 	bgt.w	800683a <_dtoa_r+0x4ca>
 8006cc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cc6:	9d00      	ldr	r5, [sp, #0]
 8006cc8:	ea6f 0b03 	mvn.w	fp, r3
 8006ccc:	f04f 0800 	mov.w	r8, #0
 8006cd0:	4631      	mov	r1, r6
 8006cd2:	4620      	mov	r0, r4
 8006cd4:	f000 fa7e 	bl	80071d4 <_Bfree>
 8006cd8:	2f00      	cmp	r7, #0
 8006cda:	f43f aeab 	beq.w	8006a34 <_dtoa_r+0x6c4>
 8006cde:	f1b8 0f00 	cmp.w	r8, #0
 8006ce2:	d005      	beq.n	8006cf0 <_dtoa_r+0x980>
 8006ce4:	45b8      	cmp	r8, r7
 8006ce6:	d003      	beq.n	8006cf0 <_dtoa_r+0x980>
 8006ce8:	4641      	mov	r1, r8
 8006cea:	4620      	mov	r0, r4
 8006cec:	f000 fa72 	bl	80071d4 <_Bfree>
 8006cf0:	4639      	mov	r1, r7
 8006cf2:	4620      	mov	r0, r4
 8006cf4:	f000 fa6e 	bl	80071d4 <_Bfree>
 8006cf8:	e69c      	b.n	8006a34 <_dtoa_r+0x6c4>
 8006cfa:	2600      	movs	r6, #0
 8006cfc:	4637      	mov	r7, r6
 8006cfe:	e7e1      	b.n	8006cc4 <_dtoa_r+0x954>
 8006d00:	46bb      	mov	fp, r7
 8006d02:	4637      	mov	r7, r6
 8006d04:	e599      	b.n	800683a <_dtoa_r+0x4ca>
 8006d06:	bf00      	nop
 8006d08:	40240000 	.word	0x40240000
 8006d0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	f000 80c8 	beq.w	8006ea4 <_dtoa_r+0xb34>
 8006d14:	9b04      	ldr	r3, [sp, #16]
 8006d16:	9301      	str	r3, [sp, #4]
 8006d18:	2d00      	cmp	r5, #0
 8006d1a:	dd05      	ble.n	8006d28 <_dtoa_r+0x9b8>
 8006d1c:	4639      	mov	r1, r7
 8006d1e:	462a      	mov	r2, r5
 8006d20:	4620      	mov	r0, r4
 8006d22:	f000 fc27 	bl	8007574 <__lshift>
 8006d26:	4607      	mov	r7, r0
 8006d28:	f1b8 0f00 	cmp.w	r8, #0
 8006d2c:	d05b      	beq.n	8006de6 <_dtoa_r+0xa76>
 8006d2e:	6879      	ldr	r1, [r7, #4]
 8006d30:	4620      	mov	r0, r4
 8006d32:	f000 fa0f 	bl	8007154 <_Balloc>
 8006d36:	4605      	mov	r5, r0
 8006d38:	b928      	cbnz	r0, 8006d46 <_dtoa_r+0x9d6>
 8006d3a:	4b83      	ldr	r3, [pc, #524]	; (8006f48 <_dtoa_r+0xbd8>)
 8006d3c:	4602      	mov	r2, r0
 8006d3e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006d42:	f7ff bb2e 	b.w	80063a2 <_dtoa_r+0x32>
 8006d46:	693a      	ldr	r2, [r7, #16]
 8006d48:	3202      	adds	r2, #2
 8006d4a:	0092      	lsls	r2, r2, #2
 8006d4c:	f107 010c 	add.w	r1, r7, #12
 8006d50:	300c      	adds	r0, #12
 8006d52:	f001 f973 	bl	800803c <memcpy>
 8006d56:	2201      	movs	r2, #1
 8006d58:	4629      	mov	r1, r5
 8006d5a:	4620      	mov	r0, r4
 8006d5c:	f000 fc0a 	bl	8007574 <__lshift>
 8006d60:	9b00      	ldr	r3, [sp, #0]
 8006d62:	3301      	adds	r3, #1
 8006d64:	9304      	str	r3, [sp, #16]
 8006d66:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d6a:	4413      	add	r3, r2
 8006d6c:	9308      	str	r3, [sp, #32]
 8006d6e:	9b02      	ldr	r3, [sp, #8]
 8006d70:	f003 0301 	and.w	r3, r3, #1
 8006d74:	46b8      	mov	r8, r7
 8006d76:	9306      	str	r3, [sp, #24]
 8006d78:	4607      	mov	r7, r0
 8006d7a:	9b04      	ldr	r3, [sp, #16]
 8006d7c:	4631      	mov	r1, r6
 8006d7e:	3b01      	subs	r3, #1
 8006d80:	4650      	mov	r0, sl
 8006d82:	9301      	str	r3, [sp, #4]
 8006d84:	f7ff fa69 	bl	800625a <quorem>
 8006d88:	4641      	mov	r1, r8
 8006d8a:	9002      	str	r0, [sp, #8]
 8006d8c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006d90:	4650      	mov	r0, sl
 8006d92:	f000 fc5b 	bl	800764c <__mcmp>
 8006d96:	463a      	mov	r2, r7
 8006d98:	9005      	str	r0, [sp, #20]
 8006d9a:	4631      	mov	r1, r6
 8006d9c:	4620      	mov	r0, r4
 8006d9e:	f000 fc71 	bl	8007684 <__mdiff>
 8006da2:	68c2      	ldr	r2, [r0, #12]
 8006da4:	4605      	mov	r5, r0
 8006da6:	bb02      	cbnz	r2, 8006dea <_dtoa_r+0xa7a>
 8006da8:	4601      	mov	r1, r0
 8006daa:	4650      	mov	r0, sl
 8006dac:	f000 fc4e 	bl	800764c <__mcmp>
 8006db0:	4602      	mov	r2, r0
 8006db2:	4629      	mov	r1, r5
 8006db4:	4620      	mov	r0, r4
 8006db6:	9209      	str	r2, [sp, #36]	; 0x24
 8006db8:	f000 fa0c 	bl	80071d4 <_Bfree>
 8006dbc:	9b07      	ldr	r3, [sp, #28]
 8006dbe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006dc0:	9d04      	ldr	r5, [sp, #16]
 8006dc2:	ea43 0102 	orr.w	r1, r3, r2
 8006dc6:	9b06      	ldr	r3, [sp, #24]
 8006dc8:	4319      	orrs	r1, r3
 8006dca:	d110      	bne.n	8006dee <_dtoa_r+0xa7e>
 8006dcc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006dd0:	d029      	beq.n	8006e26 <_dtoa_r+0xab6>
 8006dd2:	9b05      	ldr	r3, [sp, #20]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	dd02      	ble.n	8006dde <_dtoa_r+0xa6e>
 8006dd8:	9b02      	ldr	r3, [sp, #8]
 8006dda:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006dde:	9b01      	ldr	r3, [sp, #4]
 8006de0:	f883 9000 	strb.w	r9, [r3]
 8006de4:	e774      	b.n	8006cd0 <_dtoa_r+0x960>
 8006de6:	4638      	mov	r0, r7
 8006de8:	e7ba      	b.n	8006d60 <_dtoa_r+0x9f0>
 8006dea:	2201      	movs	r2, #1
 8006dec:	e7e1      	b.n	8006db2 <_dtoa_r+0xa42>
 8006dee:	9b05      	ldr	r3, [sp, #20]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	db04      	blt.n	8006dfe <_dtoa_r+0xa8e>
 8006df4:	9907      	ldr	r1, [sp, #28]
 8006df6:	430b      	orrs	r3, r1
 8006df8:	9906      	ldr	r1, [sp, #24]
 8006dfa:	430b      	orrs	r3, r1
 8006dfc:	d120      	bne.n	8006e40 <_dtoa_r+0xad0>
 8006dfe:	2a00      	cmp	r2, #0
 8006e00:	dded      	ble.n	8006dde <_dtoa_r+0xa6e>
 8006e02:	4651      	mov	r1, sl
 8006e04:	2201      	movs	r2, #1
 8006e06:	4620      	mov	r0, r4
 8006e08:	f000 fbb4 	bl	8007574 <__lshift>
 8006e0c:	4631      	mov	r1, r6
 8006e0e:	4682      	mov	sl, r0
 8006e10:	f000 fc1c 	bl	800764c <__mcmp>
 8006e14:	2800      	cmp	r0, #0
 8006e16:	dc03      	bgt.n	8006e20 <_dtoa_r+0xab0>
 8006e18:	d1e1      	bne.n	8006dde <_dtoa_r+0xa6e>
 8006e1a:	f019 0f01 	tst.w	r9, #1
 8006e1e:	d0de      	beq.n	8006dde <_dtoa_r+0xa6e>
 8006e20:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006e24:	d1d8      	bne.n	8006dd8 <_dtoa_r+0xa68>
 8006e26:	9a01      	ldr	r2, [sp, #4]
 8006e28:	2339      	movs	r3, #57	; 0x39
 8006e2a:	7013      	strb	r3, [r2, #0]
 8006e2c:	462b      	mov	r3, r5
 8006e2e:	461d      	mov	r5, r3
 8006e30:	3b01      	subs	r3, #1
 8006e32:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006e36:	2a39      	cmp	r2, #57	; 0x39
 8006e38:	d06c      	beq.n	8006f14 <_dtoa_r+0xba4>
 8006e3a:	3201      	adds	r2, #1
 8006e3c:	701a      	strb	r2, [r3, #0]
 8006e3e:	e747      	b.n	8006cd0 <_dtoa_r+0x960>
 8006e40:	2a00      	cmp	r2, #0
 8006e42:	dd07      	ble.n	8006e54 <_dtoa_r+0xae4>
 8006e44:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006e48:	d0ed      	beq.n	8006e26 <_dtoa_r+0xab6>
 8006e4a:	9a01      	ldr	r2, [sp, #4]
 8006e4c:	f109 0301 	add.w	r3, r9, #1
 8006e50:	7013      	strb	r3, [r2, #0]
 8006e52:	e73d      	b.n	8006cd0 <_dtoa_r+0x960>
 8006e54:	9b04      	ldr	r3, [sp, #16]
 8006e56:	9a08      	ldr	r2, [sp, #32]
 8006e58:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d043      	beq.n	8006ee8 <_dtoa_r+0xb78>
 8006e60:	4651      	mov	r1, sl
 8006e62:	2300      	movs	r3, #0
 8006e64:	220a      	movs	r2, #10
 8006e66:	4620      	mov	r0, r4
 8006e68:	f000 f9d6 	bl	8007218 <__multadd>
 8006e6c:	45b8      	cmp	r8, r7
 8006e6e:	4682      	mov	sl, r0
 8006e70:	f04f 0300 	mov.w	r3, #0
 8006e74:	f04f 020a 	mov.w	r2, #10
 8006e78:	4641      	mov	r1, r8
 8006e7a:	4620      	mov	r0, r4
 8006e7c:	d107      	bne.n	8006e8e <_dtoa_r+0xb1e>
 8006e7e:	f000 f9cb 	bl	8007218 <__multadd>
 8006e82:	4680      	mov	r8, r0
 8006e84:	4607      	mov	r7, r0
 8006e86:	9b04      	ldr	r3, [sp, #16]
 8006e88:	3301      	adds	r3, #1
 8006e8a:	9304      	str	r3, [sp, #16]
 8006e8c:	e775      	b.n	8006d7a <_dtoa_r+0xa0a>
 8006e8e:	f000 f9c3 	bl	8007218 <__multadd>
 8006e92:	4639      	mov	r1, r7
 8006e94:	4680      	mov	r8, r0
 8006e96:	2300      	movs	r3, #0
 8006e98:	220a      	movs	r2, #10
 8006e9a:	4620      	mov	r0, r4
 8006e9c:	f000 f9bc 	bl	8007218 <__multadd>
 8006ea0:	4607      	mov	r7, r0
 8006ea2:	e7f0      	b.n	8006e86 <_dtoa_r+0xb16>
 8006ea4:	9b04      	ldr	r3, [sp, #16]
 8006ea6:	9301      	str	r3, [sp, #4]
 8006ea8:	9d00      	ldr	r5, [sp, #0]
 8006eaa:	4631      	mov	r1, r6
 8006eac:	4650      	mov	r0, sl
 8006eae:	f7ff f9d4 	bl	800625a <quorem>
 8006eb2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006eb6:	9b00      	ldr	r3, [sp, #0]
 8006eb8:	f805 9b01 	strb.w	r9, [r5], #1
 8006ebc:	1aea      	subs	r2, r5, r3
 8006ebe:	9b01      	ldr	r3, [sp, #4]
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	dd07      	ble.n	8006ed4 <_dtoa_r+0xb64>
 8006ec4:	4651      	mov	r1, sl
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	220a      	movs	r2, #10
 8006eca:	4620      	mov	r0, r4
 8006ecc:	f000 f9a4 	bl	8007218 <__multadd>
 8006ed0:	4682      	mov	sl, r0
 8006ed2:	e7ea      	b.n	8006eaa <_dtoa_r+0xb3a>
 8006ed4:	9b01      	ldr	r3, [sp, #4]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	bfc8      	it	gt
 8006eda:	461d      	movgt	r5, r3
 8006edc:	9b00      	ldr	r3, [sp, #0]
 8006ede:	bfd8      	it	le
 8006ee0:	2501      	movle	r5, #1
 8006ee2:	441d      	add	r5, r3
 8006ee4:	f04f 0800 	mov.w	r8, #0
 8006ee8:	4651      	mov	r1, sl
 8006eea:	2201      	movs	r2, #1
 8006eec:	4620      	mov	r0, r4
 8006eee:	f000 fb41 	bl	8007574 <__lshift>
 8006ef2:	4631      	mov	r1, r6
 8006ef4:	4682      	mov	sl, r0
 8006ef6:	f000 fba9 	bl	800764c <__mcmp>
 8006efa:	2800      	cmp	r0, #0
 8006efc:	dc96      	bgt.n	8006e2c <_dtoa_r+0xabc>
 8006efe:	d102      	bne.n	8006f06 <_dtoa_r+0xb96>
 8006f00:	f019 0f01 	tst.w	r9, #1
 8006f04:	d192      	bne.n	8006e2c <_dtoa_r+0xabc>
 8006f06:	462b      	mov	r3, r5
 8006f08:	461d      	mov	r5, r3
 8006f0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f0e:	2a30      	cmp	r2, #48	; 0x30
 8006f10:	d0fa      	beq.n	8006f08 <_dtoa_r+0xb98>
 8006f12:	e6dd      	b.n	8006cd0 <_dtoa_r+0x960>
 8006f14:	9a00      	ldr	r2, [sp, #0]
 8006f16:	429a      	cmp	r2, r3
 8006f18:	d189      	bne.n	8006e2e <_dtoa_r+0xabe>
 8006f1a:	f10b 0b01 	add.w	fp, fp, #1
 8006f1e:	2331      	movs	r3, #49	; 0x31
 8006f20:	e796      	b.n	8006e50 <_dtoa_r+0xae0>
 8006f22:	4b0a      	ldr	r3, [pc, #40]	; (8006f4c <_dtoa_r+0xbdc>)
 8006f24:	f7ff ba99 	b.w	800645a <_dtoa_r+0xea>
 8006f28:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	f47f aa6d 	bne.w	800640a <_dtoa_r+0x9a>
 8006f30:	4b07      	ldr	r3, [pc, #28]	; (8006f50 <_dtoa_r+0xbe0>)
 8006f32:	f7ff ba92 	b.w	800645a <_dtoa_r+0xea>
 8006f36:	9b01      	ldr	r3, [sp, #4]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	dcb5      	bgt.n	8006ea8 <_dtoa_r+0xb38>
 8006f3c:	9b07      	ldr	r3, [sp, #28]
 8006f3e:	2b02      	cmp	r3, #2
 8006f40:	f73f aeb1 	bgt.w	8006ca6 <_dtoa_r+0x936>
 8006f44:	e7b0      	b.n	8006ea8 <_dtoa_r+0xb38>
 8006f46:	bf00      	nop
 8006f48:	080083a4 	.word	0x080083a4
 8006f4c:	08008304 	.word	0x08008304
 8006f50:	08008328 	.word	0x08008328

08006f54 <_free_r>:
 8006f54:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006f56:	2900      	cmp	r1, #0
 8006f58:	d044      	beq.n	8006fe4 <_free_r+0x90>
 8006f5a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f5e:	9001      	str	r0, [sp, #4]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	f1a1 0404 	sub.w	r4, r1, #4
 8006f66:	bfb8      	it	lt
 8006f68:	18e4      	addlt	r4, r4, r3
 8006f6a:	f000 f8e7 	bl	800713c <__malloc_lock>
 8006f6e:	4a1e      	ldr	r2, [pc, #120]	; (8006fe8 <_free_r+0x94>)
 8006f70:	9801      	ldr	r0, [sp, #4]
 8006f72:	6813      	ldr	r3, [r2, #0]
 8006f74:	b933      	cbnz	r3, 8006f84 <_free_r+0x30>
 8006f76:	6063      	str	r3, [r4, #4]
 8006f78:	6014      	str	r4, [r2, #0]
 8006f7a:	b003      	add	sp, #12
 8006f7c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006f80:	f000 b8e2 	b.w	8007148 <__malloc_unlock>
 8006f84:	42a3      	cmp	r3, r4
 8006f86:	d908      	bls.n	8006f9a <_free_r+0x46>
 8006f88:	6825      	ldr	r5, [r4, #0]
 8006f8a:	1961      	adds	r1, r4, r5
 8006f8c:	428b      	cmp	r3, r1
 8006f8e:	bf01      	itttt	eq
 8006f90:	6819      	ldreq	r1, [r3, #0]
 8006f92:	685b      	ldreq	r3, [r3, #4]
 8006f94:	1949      	addeq	r1, r1, r5
 8006f96:	6021      	streq	r1, [r4, #0]
 8006f98:	e7ed      	b.n	8006f76 <_free_r+0x22>
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	685b      	ldr	r3, [r3, #4]
 8006f9e:	b10b      	cbz	r3, 8006fa4 <_free_r+0x50>
 8006fa0:	42a3      	cmp	r3, r4
 8006fa2:	d9fa      	bls.n	8006f9a <_free_r+0x46>
 8006fa4:	6811      	ldr	r1, [r2, #0]
 8006fa6:	1855      	adds	r5, r2, r1
 8006fa8:	42a5      	cmp	r5, r4
 8006faa:	d10b      	bne.n	8006fc4 <_free_r+0x70>
 8006fac:	6824      	ldr	r4, [r4, #0]
 8006fae:	4421      	add	r1, r4
 8006fb0:	1854      	adds	r4, r2, r1
 8006fb2:	42a3      	cmp	r3, r4
 8006fb4:	6011      	str	r1, [r2, #0]
 8006fb6:	d1e0      	bne.n	8006f7a <_free_r+0x26>
 8006fb8:	681c      	ldr	r4, [r3, #0]
 8006fba:	685b      	ldr	r3, [r3, #4]
 8006fbc:	6053      	str	r3, [r2, #4]
 8006fbe:	440c      	add	r4, r1
 8006fc0:	6014      	str	r4, [r2, #0]
 8006fc2:	e7da      	b.n	8006f7a <_free_r+0x26>
 8006fc4:	d902      	bls.n	8006fcc <_free_r+0x78>
 8006fc6:	230c      	movs	r3, #12
 8006fc8:	6003      	str	r3, [r0, #0]
 8006fca:	e7d6      	b.n	8006f7a <_free_r+0x26>
 8006fcc:	6825      	ldr	r5, [r4, #0]
 8006fce:	1961      	adds	r1, r4, r5
 8006fd0:	428b      	cmp	r3, r1
 8006fd2:	bf04      	itt	eq
 8006fd4:	6819      	ldreq	r1, [r3, #0]
 8006fd6:	685b      	ldreq	r3, [r3, #4]
 8006fd8:	6063      	str	r3, [r4, #4]
 8006fda:	bf04      	itt	eq
 8006fdc:	1949      	addeq	r1, r1, r5
 8006fde:	6021      	streq	r1, [r4, #0]
 8006fe0:	6054      	str	r4, [r2, #4]
 8006fe2:	e7ca      	b.n	8006f7a <_free_r+0x26>
 8006fe4:	b003      	add	sp, #12
 8006fe6:	bd30      	pop	{r4, r5, pc}
 8006fe8:	200004d0 	.word	0x200004d0

08006fec <malloc>:
 8006fec:	4b02      	ldr	r3, [pc, #8]	; (8006ff8 <malloc+0xc>)
 8006fee:	4601      	mov	r1, r0
 8006ff0:	6818      	ldr	r0, [r3, #0]
 8006ff2:	f000 b823 	b.w	800703c <_malloc_r>
 8006ff6:	bf00      	nop
 8006ff8:	20000064 	.word	0x20000064

08006ffc <sbrk_aligned>:
 8006ffc:	b570      	push	{r4, r5, r6, lr}
 8006ffe:	4e0e      	ldr	r6, [pc, #56]	; (8007038 <sbrk_aligned+0x3c>)
 8007000:	460c      	mov	r4, r1
 8007002:	6831      	ldr	r1, [r6, #0]
 8007004:	4605      	mov	r5, r0
 8007006:	b911      	cbnz	r1, 800700e <sbrk_aligned+0x12>
 8007008:	f001 f808 	bl	800801c <_sbrk_r>
 800700c:	6030      	str	r0, [r6, #0]
 800700e:	4621      	mov	r1, r4
 8007010:	4628      	mov	r0, r5
 8007012:	f001 f803 	bl	800801c <_sbrk_r>
 8007016:	1c43      	adds	r3, r0, #1
 8007018:	d00a      	beq.n	8007030 <sbrk_aligned+0x34>
 800701a:	1cc4      	adds	r4, r0, #3
 800701c:	f024 0403 	bic.w	r4, r4, #3
 8007020:	42a0      	cmp	r0, r4
 8007022:	d007      	beq.n	8007034 <sbrk_aligned+0x38>
 8007024:	1a21      	subs	r1, r4, r0
 8007026:	4628      	mov	r0, r5
 8007028:	f000 fff8 	bl	800801c <_sbrk_r>
 800702c:	3001      	adds	r0, #1
 800702e:	d101      	bne.n	8007034 <sbrk_aligned+0x38>
 8007030:	f04f 34ff 	mov.w	r4, #4294967295
 8007034:	4620      	mov	r0, r4
 8007036:	bd70      	pop	{r4, r5, r6, pc}
 8007038:	200004d4 	.word	0x200004d4

0800703c <_malloc_r>:
 800703c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007040:	1ccd      	adds	r5, r1, #3
 8007042:	f025 0503 	bic.w	r5, r5, #3
 8007046:	3508      	adds	r5, #8
 8007048:	2d0c      	cmp	r5, #12
 800704a:	bf38      	it	cc
 800704c:	250c      	movcc	r5, #12
 800704e:	2d00      	cmp	r5, #0
 8007050:	4607      	mov	r7, r0
 8007052:	db01      	blt.n	8007058 <_malloc_r+0x1c>
 8007054:	42a9      	cmp	r1, r5
 8007056:	d905      	bls.n	8007064 <_malloc_r+0x28>
 8007058:	230c      	movs	r3, #12
 800705a:	603b      	str	r3, [r7, #0]
 800705c:	2600      	movs	r6, #0
 800705e:	4630      	mov	r0, r6
 8007060:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007064:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007138 <_malloc_r+0xfc>
 8007068:	f000 f868 	bl	800713c <__malloc_lock>
 800706c:	f8d8 3000 	ldr.w	r3, [r8]
 8007070:	461c      	mov	r4, r3
 8007072:	bb5c      	cbnz	r4, 80070cc <_malloc_r+0x90>
 8007074:	4629      	mov	r1, r5
 8007076:	4638      	mov	r0, r7
 8007078:	f7ff ffc0 	bl	8006ffc <sbrk_aligned>
 800707c:	1c43      	adds	r3, r0, #1
 800707e:	4604      	mov	r4, r0
 8007080:	d155      	bne.n	800712e <_malloc_r+0xf2>
 8007082:	f8d8 4000 	ldr.w	r4, [r8]
 8007086:	4626      	mov	r6, r4
 8007088:	2e00      	cmp	r6, #0
 800708a:	d145      	bne.n	8007118 <_malloc_r+0xdc>
 800708c:	2c00      	cmp	r4, #0
 800708e:	d048      	beq.n	8007122 <_malloc_r+0xe6>
 8007090:	6823      	ldr	r3, [r4, #0]
 8007092:	4631      	mov	r1, r6
 8007094:	4638      	mov	r0, r7
 8007096:	eb04 0903 	add.w	r9, r4, r3
 800709a:	f000 ffbf 	bl	800801c <_sbrk_r>
 800709e:	4581      	cmp	r9, r0
 80070a0:	d13f      	bne.n	8007122 <_malloc_r+0xe6>
 80070a2:	6821      	ldr	r1, [r4, #0]
 80070a4:	1a6d      	subs	r5, r5, r1
 80070a6:	4629      	mov	r1, r5
 80070a8:	4638      	mov	r0, r7
 80070aa:	f7ff ffa7 	bl	8006ffc <sbrk_aligned>
 80070ae:	3001      	adds	r0, #1
 80070b0:	d037      	beq.n	8007122 <_malloc_r+0xe6>
 80070b2:	6823      	ldr	r3, [r4, #0]
 80070b4:	442b      	add	r3, r5
 80070b6:	6023      	str	r3, [r4, #0]
 80070b8:	f8d8 3000 	ldr.w	r3, [r8]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d038      	beq.n	8007132 <_malloc_r+0xf6>
 80070c0:	685a      	ldr	r2, [r3, #4]
 80070c2:	42a2      	cmp	r2, r4
 80070c4:	d12b      	bne.n	800711e <_malloc_r+0xe2>
 80070c6:	2200      	movs	r2, #0
 80070c8:	605a      	str	r2, [r3, #4]
 80070ca:	e00f      	b.n	80070ec <_malloc_r+0xb0>
 80070cc:	6822      	ldr	r2, [r4, #0]
 80070ce:	1b52      	subs	r2, r2, r5
 80070d0:	d41f      	bmi.n	8007112 <_malloc_r+0xd6>
 80070d2:	2a0b      	cmp	r2, #11
 80070d4:	d917      	bls.n	8007106 <_malloc_r+0xca>
 80070d6:	1961      	adds	r1, r4, r5
 80070d8:	42a3      	cmp	r3, r4
 80070da:	6025      	str	r5, [r4, #0]
 80070dc:	bf18      	it	ne
 80070de:	6059      	strne	r1, [r3, #4]
 80070e0:	6863      	ldr	r3, [r4, #4]
 80070e2:	bf08      	it	eq
 80070e4:	f8c8 1000 	streq.w	r1, [r8]
 80070e8:	5162      	str	r2, [r4, r5]
 80070ea:	604b      	str	r3, [r1, #4]
 80070ec:	4638      	mov	r0, r7
 80070ee:	f104 060b 	add.w	r6, r4, #11
 80070f2:	f000 f829 	bl	8007148 <__malloc_unlock>
 80070f6:	f026 0607 	bic.w	r6, r6, #7
 80070fa:	1d23      	adds	r3, r4, #4
 80070fc:	1af2      	subs	r2, r6, r3
 80070fe:	d0ae      	beq.n	800705e <_malloc_r+0x22>
 8007100:	1b9b      	subs	r3, r3, r6
 8007102:	50a3      	str	r3, [r4, r2]
 8007104:	e7ab      	b.n	800705e <_malloc_r+0x22>
 8007106:	42a3      	cmp	r3, r4
 8007108:	6862      	ldr	r2, [r4, #4]
 800710a:	d1dd      	bne.n	80070c8 <_malloc_r+0x8c>
 800710c:	f8c8 2000 	str.w	r2, [r8]
 8007110:	e7ec      	b.n	80070ec <_malloc_r+0xb0>
 8007112:	4623      	mov	r3, r4
 8007114:	6864      	ldr	r4, [r4, #4]
 8007116:	e7ac      	b.n	8007072 <_malloc_r+0x36>
 8007118:	4634      	mov	r4, r6
 800711a:	6876      	ldr	r6, [r6, #4]
 800711c:	e7b4      	b.n	8007088 <_malloc_r+0x4c>
 800711e:	4613      	mov	r3, r2
 8007120:	e7cc      	b.n	80070bc <_malloc_r+0x80>
 8007122:	230c      	movs	r3, #12
 8007124:	603b      	str	r3, [r7, #0]
 8007126:	4638      	mov	r0, r7
 8007128:	f000 f80e 	bl	8007148 <__malloc_unlock>
 800712c:	e797      	b.n	800705e <_malloc_r+0x22>
 800712e:	6025      	str	r5, [r4, #0]
 8007130:	e7dc      	b.n	80070ec <_malloc_r+0xb0>
 8007132:	605b      	str	r3, [r3, #4]
 8007134:	deff      	udf	#255	; 0xff
 8007136:	bf00      	nop
 8007138:	200004d0 	.word	0x200004d0

0800713c <__malloc_lock>:
 800713c:	4801      	ldr	r0, [pc, #4]	; (8007144 <__malloc_lock+0x8>)
 800713e:	f7ff b88a 	b.w	8006256 <__retarget_lock_acquire_recursive>
 8007142:	bf00      	nop
 8007144:	200004cc 	.word	0x200004cc

08007148 <__malloc_unlock>:
 8007148:	4801      	ldr	r0, [pc, #4]	; (8007150 <__malloc_unlock+0x8>)
 800714a:	f7ff b885 	b.w	8006258 <__retarget_lock_release_recursive>
 800714e:	bf00      	nop
 8007150:	200004cc 	.word	0x200004cc

08007154 <_Balloc>:
 8007154:	b570      	push	{r4, r5, r6, lr}
 8007156:	69c6      	ldr	r6, [r0, #28]
 8007158:	4604      	mov	r4, r0
 800715a:	460d      	mov	r5, r1
 800715c:	b976      	cbnz	r6, 800717c <_Balloc+0x28>
 800715e:	2010      	movs	r0, #16
 8007160:	f7ff ff44 	bl	8006fec <malloc>
 8007164:	4602      	mov	r2, r0
 8007166:	61e0      	str	r0, [r4, #28]
 8007168:	b920      	cbnz	r0, 8007174 <_Balloc+0x20>
 800716a:	4b18      	ldr	r3, [pc, #96]	; (80071cc <_Balloc+0x78>)
 800716c:	4818      	ldr	r0, [pc, #96]	; (80071d0 <_Balloc+0x7c>)
 800716e:	216b      	movs	r1, #107	; 0x6b
 8007170:	f000 ff72 	bl	8008058 <__assert_func>
 8007174:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007178:	6006      	str	r6, [r0, #0]
 800717a:	60c6      	str	r6, [r0, #12]
 800717c:	69e6      	ldr	r6, [r4, #28]
 800717e:	68f3      	ldr	r3, [r6, #12]
 8007180:	b183      	cbz	r3, 80071a4 <_Balloc+0x50>
 8007182:	69e3      	ldr	r3, [r4, #28]
 8007184:	68db      	ldr	r3, [r3, #12]
 8007186:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800718a:	b9b8      	cbnz	r0, 80071bc <_Balloc+0x68>
 800718c:	2101      	movs	r1, #1
 800718e:	fa01 f605 	lsl.w	r6, r1, r5
 8007192:	1d72      	adds	r2, r6, #5
 8007194:	0092      	lsls	r2, r2, #2
 8007196:	4620      	mov	r0, r4
 8007198:	f000 ff7c 	bl	8008094 <_calloc_r>
 800719c:	b160      	cbz	r0, 80071b8 <_Balloc+0x64>
 800719e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80071a2:	e00e      	b.n	80071c2 <_Balloc+0x6e>
 80071a4:	2221      	movs	r2, #33	; 0x21
 80071a6:	2104      	movs	r1, #4
 80071a8:	4620      	mov	r0, r4
 80071aa:	f000 ff73 	bl	8008094 <_calloc_r>
 80071ae:	69e3      	ldr	r3, [r4, #28]
 80071b0:	60f0      	str	r0, [r6, #12]
 80071b2:	68db      	ldr	r3, [r3, #12]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d1e4      	bne.n	8007182 <_Balloc+0x2e>
 80071b8:	2000      	movs	r0, #0
 80071ba:	bd70      	pop	{r4, r5, r6, pc}
 80071bc:	6802      	ldr	r2, [r0, #0]
 80071be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80071c2:	2300      	movs	r3, #0
 80071c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80071c8:	e7f7      	b.n	80071ba <_Balloc+0x66>
 80071ca:	bf00      	nop
 80071cc:	08008335 	.word	0x08008335
 80071d0:	080083b5 	.word	0x080083b5

080071d4 <_Bfree>:
 80071d4:	b570      	push	{r4, r5, r6, lr}
 80071d6:	69c6      	ldr	r6, [r0, #28]
 80071d8:	4605      	mov	r5, r0
 80071da:	460c      	mov	r4, r1
 80071dc:	b976      	cbnz	r6, 80071fc <_Bfree+0x28>
 80071de:	2010      	movs	r0, #16
 80071e0:	f7ff ff04 	bl	8006fec <malloc>
 80071e4:	4602      	mov	r2, r0
 80071e6:	61e8      	str	r0, [r5, #28]
 80071e8:	b920      	cbnz	r0, 80071f4 <_Bfree+0x20>
 80071ea:	4b09      	ldr	r3, [pc, #36]	; (8007210 <_Bfree+0x3c>)
 80071ec:	4809      	ldr	r0, [pc, #36]	; (8007214 <_Bfree+0x40>)
 80071ee:	218f      	movs	r1, #143	; 0x8f
 80071f0:	f000 ff32 	bl	8008058 <__assert_func>
 80071f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80071f8:	6006      	str	r6, [r0, #0]
 80071fa:	60c6      	str	r6, [r0, #12]
 80071fc:	b13c      	cbz	r4, 800720e <_Bfree+0x3a>
 80071fe:	69eb      	ldr	r3, [r5, #28]
 8007200:	6862      	ldr	r2, [r4, #4]
 8007202:	68db      	ldr	r3, [r3, #12]
 8007204:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007208:	6021      	str	r1, [r4, #0]
 800720a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800720e:	bd70      	pop	{r4, r5, r6, pc}
 8007210:	08008335 	.word	0x08008335
 8007214:	080083b5 	.word	0x080083b5

08007218 <__multadd>:
 8007218:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800721c:	690d      	ldr	r5, [r1, #16]
 800721e:	4607      	mov	r7, r0
 8007220:	460c      	mov	r4, r1
 8007222:	461e      	mov	r6, r3
 8007224:	f101 0c14 	add.w	ip, r1, #20
 8007228:	2000      	movs	r0, #0
 800722a:	f8dc 3000 	ldr.w	r3, [ip]
 800722e:	b299      	uxth	r1, r3
 8007230:	fb02 6101 	mla	r1, r2, r1, r6
 8007234:	0c1e      	lsrs	r6, r3, #16
 8007236:	0c0b      	lsrs	r3, r1, #16
 8007238:	fb02 3306 	mla	r3, r2, r6, r3
 800723c:	b289      	uxth	r1, r1
 800723e:	3001      	adds	r0, #1
 8007240:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007244:	4285      	cmp	r5, r0
 8007246:	f84c 1b04 	str.w	r1, [ip], #4
 800724a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800724e:	dcec      	bgt.n	800722a <__multadd+0x12>
 8007250:	b30e      	cbz	r6, 8007296 <__multadd+0x7e>
 8007252:	68a3      	ldr	r3, [r4, #8]
 8007254:	42ab      	cmp	r3, r5
 8007256:	dc19      	bgt.n	800728c <__multadd+0x74>
 8007258:	6861      	ldr	r1, [r4, #4]
 800725a:	4638      	mov	r0, r7
 800725c:	3101      	adds	r1, #1
 800725e:	f7ff ff79 	bl	8007154 <_Balloc>
 8007262:	4680      	mov	r8, r0
 8007264:	b928      	cbnz	r0, 8007272 <__multadd+0x5a>
 8007266:	4602      	mov	r2, r0
 8007268:	4b0c      	ldr	r3, [pc, #48]	; (800729c <__multadd+0x84>)
 800726a:	480d      	ldr	r0, [pc, #52]	; (80072a0 <__multadd+0x88>)
 800726c:	21ba      	movs	r1, #186	; 0xba
 800726e:	f000 fef3 	bl	8008058 <__assert_func>
 8007272:	6922      	ldr	r2, [r4, #16]
 8007274:	3202      	adds	r2, #2
 8007276:	f104 010c 	add.w	r1, r4, #12
 800727a:	0092      	lsls	r2, r2, #2
 800727c:	300c      	adds	r0, #12
 800727e:	f000 fedd 	bl	800803c <memcpy>
 8007282:	4621      	mov	r1, r4
 8007284:	4638      	mov	r0, r7
 8007286:	f7ff ffa5 	bl	80071d4 <_Bfree>
 800728a:	4644      	mov	r4, r8
 800728c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007290:	3501      	adds	r5, #1
 8007292:	615e      	str	r6, [r3, #20]
 8007294:	6125      	str	r5, [r4, #16]
 8007296:	4620      	mov	r0, r4
 8007298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800729c:	080083a4 	.word	0x080083a4
 80072a0:	080083b5 	.word	0x080083b5

080072a4 <__hi0bits>:
 80072a4:	0c03      	lsrs	r3, r0, #16
 80072a6:	041b      	lsls	r3, r3, #16
 80072a8:	b9d3      	cbnz	r3, 80072e0 <__hi0bits+0x3c>
 80072aa:	0400      	lsls	r0, r0, #16
 80072ac:	2310      	movs	r3, #16
 80072ae:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80072b2:	bf04      	itt	eq
 80072b4:	0200      	lsleq	r0, r0, #8
 80072b6:	3308      	addeq	r3, #8
 80072b8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80072bc:	bf04      	itt	eq
 80072be:	0100      	lsleq	r0, r0, #4
 80072c0:	3304      	addeq	r3, #4
 80072c2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80072c6:	bf04      	itt	eq
 80072c8:	0080      	lsleq	r0, r0, #2
 80072ca:	3302      	addeq	r3, #2
 80072cc:	2800      	cmp	r0, #0
 80072ce:	db05      	blt.n	80072dc <__hi0bits+0x38>
 80072d0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80072d4:	f103 0301 	add.w	r3, r3, #1
 80072d8:	bf08      	it	eq
 80072da:	2320      	moveq	r3, #32
 80072dc:	4618      	mov	r0, r3
 80072de:	4770      	bx	lr
 80072e0:	2300      	movs	r3, #0
 80072e2:	e7e4      	b.n	80072ae <__hi0bits+0xa>

080072e4 <__lo0bits>:
 80072e4:	6803      	ldr	r3, [r0, #0]
 80072e6:	f013 0207 	ands.w	r2, r3, #7
 80072ea:	d00c      	beq.n	8007306 <__lo0bits+0x22>
 80072ec:	07d9      	lsls	r1, r3, #31
 80072ee:	d422      	bmi.n	8007336 <__lo0bits+0x52>
 80072f0:	079a      	lsls	r2, r3, #30
 80072f2:	bf49      	itett	mi
 80072f4:	085b      	lsrmi	r3, r3, #1
 80072f6:	089b      	lsrpl	r3, r3, #2
 80072f8:	6003      	strmi	r3, [r0, #0]
 80072fa:	2201      	movmi	r2, #1
 80072fc:	bf5c      	itt	pl
 80072fe:	6003      	strpl	r3, [r0, #0]
 8007300:	2202      	movpl	r2, #2
 8007302:	4610      	mov	r0, r2
 8007304:	4770      	bx	lr
 8007306:	b299      	uxth	r1, r3
 8007308:	b909      	cbnz	r1, 800730e <__lo0bits+0x2a>
 800730a:	0c1b      	lsrs	r3, r3, #16
 800730c:	2210      	movs	r2, #16
 800730e:	b2d9      	uxtb	r1, r3
 8007310:	b909      	cbnz	r1, 8007316 <__lo0bits+0x32>
 8007312:	3208      	adds	r2, #8
 8007314:	0a1b      	lsrs	r3, r3, #8
 8007316:	0719      	lsls	r1, r3, #28
 8007318:	bf04      	itt	eq
 800731a:	091b      	lsreq	r3, r3, #4
 800731c:	3204      	addeq	r2, #4
 800731e:	0799      	lsls	r1, r3, #30
 8007320:	bf04      	itt	eq
 8007322:	089b      	lsreq	r3, r3, #2
 8007324:	3202      	addeq	r2, #2
 8007326:	07d9      	lsls	r1, r3, #31
 8007328:	d403      	bmi.n	8007332 <__lo0bits+0x4e>
 800732a:	085b      	lsrs	r3, r3, #1
 800732c:	f102 0201 	add.w	r2, r2, #1
 8007330:	d003      	beq.n	800733a <__lo0bits+0x56>
 8007332:	6003      	str	r3, [r0, #0]
 8007334:	e7e5      	b.n	8007302 <__lo0bits+0x1e>
 8007336:	2200      	movs	r2, #0
 8007338:	e7e3      	b.n	8007302 <__lo0bits+0x1e>
 800733a:	2220      	movs	r2, #32
 800733c:	e7e1      	b.n	8007302 <__lo0bits+0x1e>
	...

08007340 <__i2b>:
 8007340:	b510      	push	{r4, lr}
 8007342:	460c      	mov	r4, r1
 8007344:	2101      	movs	r1, #1
 8007346:	f7ff ff05 	bl	8007154 <_Balloc>
 800734a:	4602      	mov	r2, r0
 800734c:	b928      	cbnz	r0, 800735a <__i2b+0x1a>
 800734e:	4b05      	ldr	r3, [pc, #20]	; (8007364 <__i2b+0x24>)
 8007350:	4805      	ldr	r0, [pc, #20]	; (8007368 <__i2b+0x28>)
 8007352:	f240 1145 	movw	r1, #325	; 0x145
 8007356:	f000 fe7f 	bl	8008058 <__assert_func>
 800735a:	2301      	movs	r3, #1
 800735c:	6144      	str	r4, [r0, #20]
 800735e:	6103      	str	r3, [r0, #16]
 8007360:	bd10      	pop	{r4, pc}
 8007362:	bf00      	nop
 8007364:	080083a4 	.word	0x080083a4
 8007368:	080083b5 	.word	0x080083b5

0800736c <__multiply>:
 800736c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007370:	4691      	mov	r9, r2
 8007372:	690a      	ldr	r2, [r1, #16]
 8007374:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007378:	429a      	cmp	r2, r3
 800737a:	bfb8      	it	lt
 800737c:	460b      	movlt	r3, r1
 800737e:	460c      	mov	r4, r1
 8007380:	bfbc      	itt	lt
 8007382:	464c      	movlt	r4, r9
 8007384:	4699      	movlt	r9, r3
 8007386:	6927      	ldr	r7, [r4, #16]
 8007388:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800738c:	68a3      	ldr	r3, [r4, #8]
 800738e:	6861      	ldr	r1, [r4, #4]
 8007390:	eb07 060a 	add.w	r6, r7, sl
 8007394:	42b3      	cmp	r3, r6
 8007396:	b085      	sub	sp, #20
 8007398:	bfb8      	it	lt
 800739a:	3101      	addlt	r1, #1
 800739c:	f7ff feda 	bl	8007154 <_Balloc>
 80073a0:	b930      	cbnz	r0, 80073b0 <__multiply+0x44>
 80073a2:	4602      	mov	r2, r0
 80073a4:	4b44      	ldr	r3, [pc, #272]	; (80074b8 <__multiply+0x14c>)
 80073a6:	4845      	ldr	r0, [pc, #276]	; (80074bc <__multiply+0x150>)
 80073a8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80073ac:	f000 fe54 	bl	8008058 <__assert_func>
 80073b0:	f100 0514 	add.w	r5, r0, #20
 80073b4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80073b8:	462b      	mov	r3, r5
 80073ba:	2200      	movs	r2, #0
 80073bc:	4543      	cmp	r3, r8
 80073be:	d321      	bcc.n	8007404 <__multiply+0x98>
 80073c0:	f104 0314 	add.w	r3, r4, #20
 80073c4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80073c8:	f109 0314 	add.w	r3, r9, #20
 80073cc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80073d0:	9202      	str	r2, [sp, #8]
 80073d2:	1b3a      	subs	r2, r7, r4
 80073d4:	3a15      	subs	r2, #21
 80073d6:	f022 0203 	bic.w	r2, r2, #3
 80073da:	3204      	adds	r2, #4
 80073dc:	f104 0115 	add.w	r1, r4, #21
 80073e0:	428f      	cmp	r7, r1
 80073e2:	bf38      	it	cc
 80073e4:	2204      	movcc	r2, #4
 80073e6:	9201      	str	r2, [sp, #4]
 80073e8:	9a02      	ldr	r2, [sp, #8]
 80073ea:	9303      	str	r3, [sp, #12]
 80073ec:	429a      	cmp	r2, r3
 80073ee:	d80c      	bhi.n	800740a <__multiply+0x9e>
 80073f0:	2e00      	cmp	r6, #0
 80073f2:	dd03      	ble.n	80073fc <__multiply+0x90>
 80073f4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d05b      	beq.n	80074b4 <__multiply+0x148>
 80073fc:	6106      	str	r6, [r0, #16]
 80073fe:	b005      	add	sp, #20
 8007400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007404:	f843 2b04 	str.w	r2, [r3], #4
 8007408:	e7d8      	b.n	80073bc <__multiply+0x50>
 800740a:	f8b3 a000 	ldrh.w	sl, [r3]
 800740e:	f1ba 0f00 	cmp.w	sl, #0
 8007412:	d024      	beq.n	800745e <__multiply+0xf2>
 8007414:	f104 0e14 	add.w	lr, r4, #20
 8007418:	46a9      	mov	r9, r5
 800741a:	f04f 0c00 	mov.w	ip, #0
 800741e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007422:	f8d9 1000 	ldr.w	r1, [r9]
 8007426:	fa1f fb82 	uxth.w	fp, r2
 800742a:	b289      	uxth	r1, r1
 800742c:	fb0a 110b 	mla	r1, sl, fp, r1
 8007430:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007434:	f8d9 2000 	ldr.w	r2, [r9]
 8007438:	4461      	add	r1, ip
 800743a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800743e:	fb0a c20b 	mla	r2, sl, fp, ip
 8007442:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007446:	b289      	uxth	r1, r1
 8007448:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800744c:	4577      	cmp	r7, lr
 800744e:	f849 1b04 	str.w	r1, [r9], #4
 8007452:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007456:	d8e2      	bhi.n	800741e <__multiply+0xb2>
 8007458:	9a01      	ldr	r2, [sp, #4]
 800745a:	f845 c002 	str.w	ip, [r5, r2]
 800745e:	9a03      	ldr	r2, [sp, #12]
 8007460:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007464:	3304      	adds	r3, #4
 8007466:	f1b9 0f00 	cmp.w	r9, #0
 800746a:	d021      	beq.n	80074b0 <__multiply+0x144>
 800746c:	6829      	ldr	r1, [r5, #0]
 800746e:	f104 0c14 	add.w	ip, r4, #20
 8007472:	46ae      	mov	lr, r5
 8007474:	f04f 0a00 	mov.w	sl, #0
 8007478:	f8bc b000 	ldrh.w	fp, [ip]
 800747c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007480:	fb09 220b 	mla	r2, r9, fp, r2
 8007484:	4452      	add	r2, sl
 8007486:	b289      	uxth	r1, r1
 8007488:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800748c:	f84e 1b04 	str.w	r1, [lr], #4
 8007490:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007494:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007498:	f8be 1000 	ldrh.w	r1, [lr]
 800749c:	fb09 110a 	mla	r1, r9, sl, r1
 80074a0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80074a4:	4567      	cmp	r7, ip
 80074a6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80074aa:	d8e5      	bhi.n	8007478 <__multiply+0x10c>
 80074ac:	9a01      	ldr	r2, [sp, #4]
 80074ae:	50a9      	str	r1, [r5, r2]
 80074b0:	3504      	adds	r5, #4
 80074b2:	e799      	b.n	80073e8 <__multiply+0x7c>
 80074b4:	3e01      	subs	r6, #1
 80074b6:	e79b      	b.n	80073f0 <__multiply+0x84>
 80074b8:	080083a4 	.word	0x080083a4
 80074bc:	080083b5 	.word	0x080083b5

080074c0 <__pow5mult>:
 80074c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074c4:	4615      	mov	r5, r2
 80074c6:	f012 0203 	ands.w	r2, r2, #3
 80074ca:	4606      	mov	r6, r0
 80074cc:	460f      	mov	r7, r1
 80074ce:	d007      	beq.n	80074e0 <__pow5mult+0x20>
 80074d0:	4c25      	ldr	r4, [pc, #148]	; (8007568 <__pow5mult+0xa8>)
 80074d2:	3a01      	subs	r2, #1
 80074d4:	2300      	movs	r3, #0
 80074d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80074da:	f7ff fe9d 	bl	8007218 <__multadd>
 80074de:	4607      	mov	r7, r0
 80074e0:	10ad      	asrs	r5, r5, #2
 80074e2:	d03d      	beq.n	8007560 <__pow5mult+0xa0>
 80074e4:	69f4      	ldr	r4, [r6, #28]
 80074e6:	b97c      	cbnz	r4, 8007508 <__pow5mult+0x48>
 80074e8:	2010      	movs	r0, #16
 80074ea:	f7ff fd7f 	bl	8006fec <malloc>
 80074ee:	4602      	mov	r2, r0
 80074f0:	61f0      	str	r0, [r6, #28]
 80074f2:	b928      	cbnz	r0, 8007500 <__pow5mult+0x40>
 80074f4:	4b1d      	ldr	r3, [pc, #116]	; (800756c <__pow5mult+0xac>)
 80074f6:	481e      	ldr	r0, [pc, #120]	; (8007570 <__pow5mult+0xb0>)
 80074f8:	f240 11b3 	movw	r1, #435	; 0x1b3
 80074fc:	f000 fdac 	bl	8008058 <__assert_func>
 8007500:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007504:	6004      	str	r4, [r0, #0]
 8007506:	60c4      	str	r4, [r0, #12]
 8007508:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800750c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007510:	b94c      	cbnz	r4, 8007526 <__pow5mult+0x66>
 8007512:	f240 2171 	movw	r1, #625	; 0x271
 8007516:	4630      	mov	r0, r6
 8007518:	f7ff ff12 	bl	8007340 <__i2b>
 800751c:	2300      	movs	r3, #0
 800751e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007522:	4604      	mov	r4, r0
 8007524:	6003      	str	r3, [r0, #0]
 8007526:	f04f 0900 	mov.w	r9, #0
 800752a:	07eb      	lsls	r3, r5, #31
 800752c:	d50a      	bpl.n	8007544 <__pow5mult+0x84>
 800752e:	4639      	mov	r1, r7
 8007530:	4622      	mov	r2, r4
 8007532:	4630      	mov	r0, r6
 8007534:	f7ff ff1a 	bl	800736c <__multiply>
 8007538:	4639      	mov	r1, r7
 800753a:	4680      	mov	r8, r0
 800753c:	4630      	mov	r0, r6
 800753e:	f7ff fe49 	bl	80071d4 <_Bfree>
 8007542:	4647      	mov	r7, r8
 8007544:	106d      	asrs	r5, r5, #1
 8007546:	d00b      	beq.n	8007560 <__pow5mult+0xa0>
 8007548:	6820      	ldr	r0, [r4, #0]
 800754a:	b938      	cbnz	r0, 800755c <__pow5mult+0x9c>
 800754c:	4622      	mov	r2, r4
 800754e:	4621      	mov	r1, r4
 8007550:	4630      	mov	r0, r6
 8007552:	f7ff ff0b 	bl	800736c <__multiply>
 8007556:	6020      	str	r0, [r4, #0]
 8007558:	f8c0 9000 	str.w	r9, [r0]
 800755c:	4604      	mov	r4, r0
 800755e:	e7e4      	b.n	800752a <__pow5mult+0x6a>
 8007560:	4638      	mov	r0, r7
 8007562:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007566:	bf00      	nop
 8007568:	08008500 	.word	0x08008500
 800756c:	08008335 	.word	0x08008335
 8007570:	080083b5 	.word	0x080083b5

08007574 <__lshift>:
 8007574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007578:	460c      	mov	r4, r1
 800757a:	6849      	ldr	r1, [r1, #4]
 800757c:	6923      	ldr	r3, [r4, #16]
 800757e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007582:	68a3      	ldr	r3, [r4, #8]
 8007584:	4607      	mov	r7, r0
 8007586:	4691      	mov	r9, r2
 8007588:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800758c:	f108 0601 	add.w	r6, r8, #1
 8007590:	42b3      	cmp	r3, r6
 8007592:	db0b      	blt.n	80075ac <__lshift+0x38>
 8007594:	4638      	mov	r0, r7
 8007596:	f7ff fddd 	bl	8007154 <_Balloc>
 800759a:	4605      	mov	r5, r0
 800759c:	b948      	cbnz	r0, 80075b2 <__lshift+0x3e>
 800759e:	4602      	mov	r2, r0
 80075a0:	4b28      	ldr	r3, [pc, #160]	; (8007644 <__lshift+0xd0>)
 80075a2:	4829      	ldr	r0, [pc, #164]	; (8007648 <__lshift+0xd4>)
 80075a4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80075a8:	f000 fd56 	bl	8008058 <__assert_func>
 80075ac:	3101      	adds	r1, #1
 80075ae:	005b      	lsls	r3, r3, #1
 80075b0:	e7ee      	b.n	8007590 <__lshift+0x1c>
 80075b2:	2300      	movs	r3, #0
 80075b4:	f100 0114 	add.w	r1, r0, #20
 80075b8:	f100 0210 	add.w	r2, r0, #16
 80075bc:	4618      	mov	r0, r3
 80075be:	4553      	cmp	r3, sl
 80075c0:	db33      	blt.n	800762a <__lshift+0xb6>
 80075c2:	6920      	ldr	r0, [r4, #16]
 80075c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80075c8:	f104 0314 	add.w	r3, r4, #20
 80075cc:	f019 091f 	ands.w	r9, r9, #31
 80075d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80075d4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80075d8:	d02b      	beq.n	8007632 <__lshift+0xbe>
 80075da:	f1c9 0e20 	rsb	lr, r9, #32
 80075de:	468a      	mov	sl, r1
 80075e0:	2200      	movs	r2, #0
 80075e2:	6818      	ldr	r0, [r3, #0]
 80075e4:	fa00 f009 	lsl.w	r0, r0, r9
 80075e8:	4310      	orrs	r0, r2
 80075ea:	f84a 0b04 	str.w	r0, [sl], #4
 80075ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80075f2:	459c      	cmp	ip, r3
 80075f4:	fa22 f20e 	lsr.w	r2, r2, lr
 80075f8:	d8f3      	bhi.n	80075e2 <__lshift+0x6e>
 80075fa:	ebac 0304 	sub.w	r3, ip, r4
 80075fe:	3b15      	subs	r3, #21
 8007600:	f023 0303 	bic.w	r3, r3, #3
 8007604:	3304      	adds	r3, #4
 8007606:	f104 0015 	add.w	r0, r4, #21
 800760a:	4584      	cmp	ip, r0
 800760c:	bf38      	it	cc
 800760e:	2304      	movcc	r3, #4
 8007610:	50ca      	str	r2, [r1, r3]
 8007612:	b10a      	cbz	r2, 8007618 <__lshift+0xa4>
 8007614:	f108 0602 	add.w	r6, r8, #2
 8007618:	3e01      	subs	r6, #1
 800761a:	4638      	mov	r0, r7
 800761c:	612e      	str	r6, [r5, #16]
 800761e:	4621      	mov	r1, r4
 8007620:	f7ff fdd8 	bl	80071d4 <_Bfree>
 8007624:	4628      	mov	r0, r5
 8007626:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800762a:	f842 0f04 	str.w	r0, [r2, #4]!
 800762e:	3301      	adds	r3, #1
 8007630:	e7c5      	b.n	80075be <__lshift+0x4a>
 8007632:	3904      	subs	r1, #4
 8007634:	f853 2b04 	ldr.w	r2, [r3], #4
 8007638:	f841 2f04 	str.w	r2, [r1, #4]!
 800763c:	459c      	cmp	ip, r3
 800763e:	d8f9      	bhi.n	8007634 <__lshift+0xc0>
 8007640:	e7ea      	b.n	8007618 <__lshift+0xa4>
 8007642:	bf00      	nop
 8007644:	080083a4 	.word	0x080083a4
 8007648:	080083b5 	.word	0x080083b5

0800764c <__mcmp>:
 800764c:	b530      	push	{r4, r5, lr}
 800764e:	6902      	ldr	r2, [r0, #16]
 8007650:	690c      	ldr	r4, [r1, #16]
 8007652:	1b12      	subs	r2, r2, r4
 8007654:	d10e      	bne.n	8007674 <__mcmp+0x28>
 8007656:	f100 0314 	add.w	r3, r0, #20
 800765a:	3114      	adds	r1, #20
 800765c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007660:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007664:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007668:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800766c:	42a5      	cmp	r5, r4
 800766e:	d003      	beq.n	8007678 <__mcmp+0x2c>
 8007670:	d305      	bcc.n	800767e <__mcmp+0x32>
 8007672:	2201      	movs	r2, #1
 8007674:	4610      	mov	r0, r2
 8007676:	bd30      	pop	{r4, r5, pc}
 8007678:	4283      	cmp	r3, r0
 800767a:	d3f3      	bcc.n	8007664 <__mcmp+0x18>
 800767c:	e7fa      	b.n	8007674 <__mcmp+0x28>
 800767e:	f04f 32ff 	mov.w	r2, #4294967295
 8007682:	e7f7      	b.n	8007674 <__mcmp+0x28>

08007684 <__mdiff>:
 8007684:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007688:	460c      	mov	r4, r1
 800768a:	4606      	mov	r6, r0
 800768c:	4611      	mov	r1, r2
 800768e:	4620      	mov	r0, r4
 8007690:	4690      	mov	r8, r2
 8007692:	f7ff ffdb 	bl	800764c <__mcmp>
 8007696:	1e05      	subs	r5, r0, #0
 8007698:	d110      	bne.n	80076bc <__mdiff+0x38>
 800769a:	4629      	mov	r1, r5
 800769c:	4630      	mov	r0, r6
 800769e:	f7ff fd59 	bl	8007154 <_Balloc>
 80076a2:	b930      	cbnz	r0, 80076b2 <__mdiff+0x2e>
 80076a4:	4b3a      	ldr	r3, [pc, #232]	; (8007790 <__mdiff+0x10c>)
 80076a6:	4602      	mov	r2, r0
 80076a8:	f240 2137 	movw	r1, #567	; 0x237
 80076ac:	4839      	ldr	r0, [pc, #228]	; (8007794 <__mdiff+0x110>)
 80076ae:	f000 fcd3 	bl	8008058 <__assert_func>
 80076b2:	2301      	movs	r3, #1
 80076b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80076b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076bc:	bfa4      	itt	ge
 80076be:	4643      	movge	r3, r8
 80076c0:	46a0      	movge	r8, r4
 80076c2:	4630      	mov	r0, r6
 80076c4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80076c8:	bfa6      	itte	ge
 80076ca:	461c      	movge	r4, r3
 80076cc:	2500      	movge	r5, #0
 80076ce:	2501      	movlt	r5, #1
 80076d0:	f7ff fd40 	bl	8007154 <_Balloc>
 80076d4:	b920      	cbnz	r0, 80076e0 <__mdiff+0x5c>
 80076d6:	4b2e      	ldr	r3, [pc, #184]	; (8007790 <__mdiff+0x10c>)
 80076d8:	4602      	mov	r2, r0
 80076da:	f240 2145 	movw	r1, #581	; 0x245
 80076de:	e7e5      	b.n	80076ac <__mdiff+0x28>
 80076e0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80076e4:	6926      	ldr	r6, [r4, #16]
 80076e6:	60c5      	str	r5, [r0, #12]
 80076e8:	f104 0914 	add.w	r9, r4, #20
 80076ec:	f108 0514 	add.w	r5, r8, #20
 80076f0:	f100 0e14 	add.w	lr, r0, #20
 80076f4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80076f8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80076fc:	f108 0210 	add.w	r2, r8, #16
 8007700:	46f2      	mov	sl, lr
 8007702:	2100      	movs	r1, #0
 8007704:	f859 3b04 	ldr.w	r3, [r9], #4
 8007708:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800770c:	fa11 f88b 	uxtah	r8, r1, fp
 8007710:	b299      	uxth	r1, r3
 8007712:	0c1b      	lsrs	r3, r3, #16
 8007714:	eba8 0801 	sub.w	r8, r8, r1
 8007718:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800771c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007720:	fa1f f888 	uxth.w	r8, r8
 8007724:	1419      	asrs	r1, r3, #16
 8007726:	454e      	cmp	r6, r9
 8007728:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800772c:	f84a 3b04 	str.w	r3, [sl], #4
 8007730:	d8e8      	bhi.n	8007704 <__mdiff+0x80>
 8007732:	1b33      	subs	r3, r6, r4
 8007734:	3b15      	subs	r3, #21
 8007736:	f023 0303 	bic.w	r3, r3, #3
 800773a:	3304      	adds	r3, #4
 800773c:	3415      	adds	r4, #21
 800773e:	42a6      	cmp	r6, r4
 8007740:	bf38      	it	cc
 8007742:	2304      	movcc	r3, #4
 8007744:	441d      	add	r5, r3
 8007746:	4473      	add	r3, lr
 8007748:	469e      	mov	lr, r3
 800774a:	462e      	mov	r6, r5
 800774c:	4566      	cmp	r6, ip
 800774e:	d30e      	bcc.n	800776e <__mdiff+0xea>
 8007750:	f10c 0203 	add.w	r2, ip, #3
 8007754:	1b52      	subs	r2, r2, r5
 8007756:	f022 0203 	bic.w	r2, r2, #3
 800775a:	3d03      	subs	r5, #3
 800775c:	45ac      	cmp	ip, r5
 800775e:	bf38      	it	cc
 8007760:	2200      	movcc	r2, #0
 8007762:	4413      	add	r3, r2
 8007764:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007768:	b17a      	cbz	r2, 800778a <__mdiff+0x106>
 800776a:	6107      	str	r7, [r0, #16]
 800776c:	e7a4      	b.n	80076b8 <__mdiff+0x34>
 800776e:	f856 8b04 	ldr.w	r8, [r6], #4
 8007772:	fa11 f288 	uxtah	r2, r1, r8
 8007776:	1414      	asrs	r4, r2, #16
 8007778:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800777c:	b292      	uxth	r2, r2
 800777e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007782:	f84e 2b04 	str.w	r2, [lr], #4
 8007786:	1421      	asrs	r1, r4, #16
 8007788:	e7e0      	b.n	800774c <__mdiff+0xc8>
 800778a:	3f01      	subs	r7, #1
 800778c:	e7ea      	b.n	8007764 <__mdiff+0xe0>
 800778e:	bf00      	nop
 8007790:	080083a4 	.word	0x080083a4
 8007794:	080083b5 	.word	0x080083b5

08007798 <__d2b>:
 8007798:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800779c:	460f      	mov	r7, r1
 800779e:	2101      	movs	r1, #1
 80077a0:	ec59 8b10 	vmov	r8, r9, d0
 80077a4:	4616      	mov	r6, r2
 80077a6:	f7ff fcd5 	bl	8007154 <_Balloc>
 80077aa:	4604      	mov	r4, r0
 80077ac:	b930      	cbnz	r0, 80077bc <__d2b+0x24>
 80077ae:	4602      	mov	r2, r0
 80077b0:	4b24      	ldr	r3, [pc, #144]	; (8007844 <__d2b+0xac>)
 80077b2:	4825      	ldr	r0, [pc, #148]	; (8007848 <__d2b+0xb0>)
 80077b4:	f240 310f 	movw	r1, #783	; 0x30f
 80077b8:	f000 fc4e 	bl	8008058 <__assert_func>
 80077bc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80077c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80077c4:	bb2d      	cbnz	r5, 8007812 <__d2b+0x7a>
 80077c6:	9301      	str	r3, [sp, #4]
 80077c8:	f1b8 0300 	subs.w	r3, r8, #0
 80077cc:	d026      	beq.n	800781c <__d2b+0x84>
 80077ce:	4668      	mov	r0, sp
 80077d0:	9300      	str	r3, [sp, #0]
 80077d2:	f7ff fd87 	bl	80072e4 <__lo0bits>
 80077d6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80077da:	b1e8      	cbz	r0, 8007818 <__d2b+0x80>
 80077dc:	f1c0 0320 	rsb	r3, r0, #32
 80077e0:	fa02 f303 	lsl.w	r3, r2, r3
 80077e4:	430b      	orrs	r3, r1
 80077e6:	40c2      	lsrs	r2, r0
 80077e8:	6163      	str	r3, [r4, #20]
 80077ea:	9201      	str	r2, [sp, #4]
 80077ec:	9b01      	ldr	r3, [sp, #4]
 80077ee:	61a3      	str	r3, [r4, #24]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	bf14      	ite	ne
 80077f4:	2202      	movne	r2, #2
 80077f6:	2201      	moveq	r2, #1
 80077f8:	6122      	str	r2, [r4, #16]
 80077fa:	b1bd      	cbz	r5, 800782c <__d2b+0x94>
 80077fc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007800:	4405      	add	r5, r0
 8007802:	603d      	str	r5, [r7, #0]
 8007804:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007808:	6030      	str	r0, [r6, #0]
 800780a:	4620      	mov	r0, r4
 800780c:	b003      	add	sp, #12
 800780e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007812:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007816:	e7d6      	b.n	80077c6 <__d2b+0x2e>
 8007818:	6161      	str	r1, [r4, #20]
 800781a:	e7e7      	b.n	80077ec <__d2b+0x54>
 800781c:	a801      	add	r0, sp, #4
 800781e:	f7ff fd61 	bl	80072e4 <__lo0bits>
 8007822:	9b01      	ldr	r3, [sp, #4]
 8007824:	6163      	str	r3, [r4, #20]
 8007826:	3020      	adds	r0, #32
 8007828:	2201      	movs	r2, #1
 800782a:	e7e5      	b.n	80077f8 <__d2b+0x60>
 800782c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007830:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007834:	6038      	str	r0, [r7, #0]
 8007836:	6918      	ldr	r0, [r3, #16]
 8007838:	f7ff fd34 	bl	80072a4 <__hi0bits>
 800783c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007840:	e7e2      	b.n	8007808 <__d2b+0x70>
 8007842:	bf00      	nop
 8007844:	080083a4 	.word	0x080083a4
 8007848:	080083b5 	.word	0x080083b5

0800784c <__ssputs_r>:
 800784c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007850:	688e      	ldr	r6, [r1, #8]
 8007852:	461f      	mov	r7, r3
 8007854:	42be      	cmp	r6, r7
 8007856:	680b      	ldr	r3, [r1, #0]
 8007858:	4682      	mov	sl, r0
 800785a:	460c      	mov	r4, r1
 800785c:	4690      	mov	r8, r2
 800785e:	d82c      	bhi.n	80078ba <__ssputs_r+0x6e>
 8007860:	898a      	ldrh	r2, [r1, #12]
 8007862:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007866:	d026      	beq.n	80078b6 <__ssputs_r+0x6a>
 8007868:	6965      	ldr	r5, [r4, #20]
 800786a:	6909      	ldr	r1, [r1, #16]
 800786c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007870:	eba3 0901 	sub.w	r9, r3, r1
 8007874:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007878:	1c7b      	adds	r3, r7, #1
 800787a:	444b      	add	r3, r9
 800787c:	106d      	asrs	r5, r5, #1
 800787e:	429d      	cmp	r5, r3
 8007880:	bf38      	it	cc
 8007882:	461d      	movcc	r5, r3
 8007884:	0553      	lsls	r3, r2, #21
 8007886:	d527      	bpl.n	80078d8 <__ssputs_r+0x8c>
 8007888:	4629      	mov	r1, r5
 800788a:	f7ff fbd7 	bl	800703c <_malloc_r>
 800788e:	4606      	mov	r6, r0
 8007890:	b360      	cbz	r0, 80078ec <__ssputs_r+0xa0>
 8007892:	6921      	ldr	r1, [r4, #16]
 8007894:	464a      	mov	r2, r9
 8007896:	f000 fbd1 	bl	800803c <memcpy>
 800789a:	89a3      	ldrh	r3, [r4, #12]
 800789c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80078a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078a4:	81a3      	strh	r3, [r4, #12]
 80078a6:	6126      	str	r6, [r4, #16]
 80078a8:	6165      	str	r5, [r4, #20]
 80078aa:	444e      	add	r6, r9
 80078ac:	eba5 0509 	sub.w	r5, r5, r9
 80078b0:	6026      	str	r6, [r4, #0]
 80078b2:	60a5      	str	r5, [r4, #8]
 80078b4:	463e      	mov	r6, r7
 80078b6:	42be      	cmp	r6, r7
 80078b8:	d900      	bls.n	80078bc <__ssputs_r+0x70>
 80078ba:	463e      	mov	r6, r7
 80078bc:	6820      	ldr	r0, [r4, #0]
 80078be:	4632      	mov	r2, r6
 80078c0:	4641      	mov	r1, r8
 80078c2:	f000 fb6f 	bl	8007fa4 <memmove>
 80078c6:	68a3      	ldr	r3, [r4, #8]
 80078c8:	1b9b      	subs	r3, r3, r6
 80078ca:	60a3      	str	r3, [r4, #8]
 80078cc:	6823      	ldr	r3, [r4, #0]
 80078ce:	4433      	add	r3, r6
 80078d0:	6023      	str	r3, [r4, #0]
 80078d2:	2000      	movs	r0, #0
 80078d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078d8:	462a      	mov	r2, r5
 80078da:	f000 fc03 	bl	80080e4 <_realloc_r>
 80078de:	4606      	mov	r6, r0
 80078e0:	2800      	cmp	r0, #0
 80078e2:	d1e0      	bne.n	80078a6 <__ssputs_r+0x5a>
 80078e4:	6921      	ldr	r1, [r4, #16]
 80078e6:	4650      	mov	r0, sl
 80078e8:	f7ff fb34 	bl	8006f54 <_free_r>
 80078ec:	230c      	movs	r3, #12
 80078ee:	f8ca 3000 	str.w	r3, [sl]
 80078f2:	89a3      	ldrh	r3, [r4, #12]
 80078f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80078f8:	81a3      	strh	r3, [r4, #12]
 80078fa:	f04f 30ff 	mov.w	r0, #4294967295
 80078fe:	e7e9      	b.n	80078d4 <__ssputs_r+0x88>

08007900 <_svfiprintf_r>:
 8007900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007904:	4698      	mov	r8, r3
 8007906:	898b      	ldrh	r3, [r1, #12]
 8007908:	061b      	lsls	r3, r3, #24
 800790a:	b09d      	sub	sp, #116	; 0x74
 800790c:	4607      	mov	r7, r0
 800790e:	460d      	mov	r5, r1
 8007910:	4614      	mov	r4, r2
 8007912:	d50e      	bpl.n	8007932 <_svfiprintf_r+0x32>
 8007914:	690b      	ldr	r3, [r1, #16]
 8007916:	b963      	cbnz	r3, 8007932 <_svfiprintf_r+0x32>
 8007918:	2140      	movs	r1, #64	; 0x40
 800791a:	f7ff fb8f 	bl	800703c <_malloc_r>
 800791e:	6028      	str	r0, [r5, #0]
 8007920:	6128      	str	r0, [r5, #16]
 8007922:	b920      	cbnz	r0, 800792e <_svfiprintf_r+0x2e>
 8007924:	230c      	movs	r3, #12
 8007926:	603b      	str	r3, [r7, #0]
 8007928:	f04f 30ff 	mov.w	r0, #4294967295
 800792c:	e0d0      	b.n	8007ad0 <_svfiprintf_r+0x1d0>
 800792e:	2340      	movs	r3, #64	; 0x40
 8007930:	616b      	str	r3, [r5, #20]
 8007932:	2300      	movs	r3, #0
 8007934:	9309      	str	r3, [sp, #36]	; 0x24
 8007936:	2320      	movs	r3, #32
 8007938:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800793c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007940:	2330      	movs	r3, #48	; 0x30
 8007942:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007ae8 <_svfiprintf_r+0x1e8>
 8007946:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800794a:	f04f 0901 	mov.w	r9, #1
 800794e:	4623      	mov	r3, r4
 8007950:	469a      	mov	sl, r3
 8007952:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007956:	b10a      	cbz	r2, 800795c <_svfiprintf_r+0x5c>
 8007958:	2a25      	cmp	r2, #37	; 0x25
 800795a:	d1f9      	bne.n	8007950 <_svfiprintf_r+0x50>
 800795c:	ebba 0b04 	subs.w	fp, sl, r4
 8007960:	d00b      	beq.n	800797a <_svfiprintf_r+0x7a>
 8007962:	465b      	mov	r3, fp
 8007964:	4622      	mov	r2, r4
 8007966:	4629      	mov	r1, r5
 8007968:	4638      	mov	r0, r7
 800796a:	f7ff ff6f 	bl	800784c <__ssputs_r>
 800796e:	3001      	adds	r0, #1
 8007970:	f000 80a9 	beq.w	8007ac6 <_svfiprintf_r+0x1c6>
 8007974:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007976:	445a      	add	r2, fp
 8007978:	9209      	str	r2, [sp, #36]	; 0x24
 800797a:	f89a 3000 	ldrb.w	r3, [sl]
 800797e:	2b00      	cmp	r3, #0
 8007980:	f000 80a1 	beq.w	8007ac6 <_svfiprintf_r+0x1c6>
 8007984:	2300      	movs	r3, #0
 8007986:	f04f 32ff 	mov.w	r2, #4294967295
 800798a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800798e:	f10a 0a01 	add.w	sl, sl, #1
 8007992:	9304      	str	r3, [sp, #16]
 8007994:	9307      	str	r3, [sp, #28]
 8007996:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800799a:	931a      	str	r3, [sp, #104]	; 0x68
 800799c:	4654      	mov	r4, sl
 800799e:	2205      	movs	r2, #5
 80079a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079a4:	4850      	ldr	r0, [pc, #320]	; (8007ae8 <_svfiprintf_r+0x1e8>)
 80079a6:	f7f8 fc1b 	bl	80001e0 <memchr>
 80079aa:	9a04      	ldr	r2, [sp, #16]
 80079ac:	b9d8      	cbnz	r0, 80079e6 <_svfiprintf_r+0xe6>
 80079ae:	06d0      	lsls	r0, r2, #27
 80079b0:	bf44      	itt	mi
 80079b2:	2320      	movmi	r3, #32
 80079b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079b8:	0711      	lsls	r1, r2, #28
 80079ba:	bf44      	itt	mi
 80079bc:	232b      	movmi	r3, #43	; 0x2b
 80079be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079c2:	f89a 3000 	ldrb.w	r3, [sl]
 80079c6:	2b2a      	cmp	r3, #42	; 0x2a
 80079c8:	d015      	beq.n	80079f6 <_svfiprintf_r+0xf6>
 80079ca:	9a07      	ldr	r2, [sp, #28]
 80079cc:	4654      	mov	r4, sl
 80079ce:	2000      	movs	r0, #0
 80079d0:	f04f 0c0a 	mov.w	ip, #10
 80079d4:	4621      	mov	r1, r4
 80079d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80079da:	3b30      	subs	r3, #48	; 0x30
 80079dc:	2b09      	cmp	r3, #9
 80079de:	d94d      	bls.n	8007a7c <_svfiprintf_r+0x17c>
 80079e0:	b1b0      	cbz	r0, 8007a10 <_svfiprintf_r+0x110>
 80079e2:	9207      	str	r2, [sp, #28]
 80079e4:	e014      	b.n	8007a10 <_svfiprintf_r+0x110>
 80079e6:	eba0 0308 	sub.w	r3, r0, r8
 80079ea:	fa09 f303 	lsl.w	r3, r9, r3
 80079ee:	4313      	orrs	r3, r2
 80079f0:	9304      	str	r3, [sp, #16]
 80079f2:	46a2      	mov	sl, r4
 80079f4:	e7d2      	b.n	800799c <_svfiprintf_r+0x9c>
 80079f6:	9b03      	ldr	r3, [sp, #12]
 80079f8:	1d19      	adds	r1, r3, #4
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	9103      	str	r1, [sp, #12]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	bfbb      	ittet	lt
 8007a02:	425b      	neglt	r3, r3
 8007a04:	f042 0202 	orrlt.w	r2, r2, #2
 8007a08:	9307      	strge	r3, [sp, #28]
 8007a0a:	9307      	strlt	r3, [sp, #28]
 8007a0c:	bfb8      	it	lt
 8007a0e:	9204      	strlt	r2, [sp, #16]
 8007a10:	7823      	ldrb	r3, [r4, #0]
 8007a12:	2b2e      	cmp	r3, #46	; 0x2e
 8007a14:	d10c      	bne.n	8007a30 <_svfiprintf_r+0x130>
 8007a16:	7863      	ldrb	r3, [r4, #1]
 8007a18:	2b2a      	cmp	r3, #42	; 0x2a
 8007a1a:	d134      	bne.n	8007a86 <_svfiprintf_r+0x186>
 8007a1c:	9b03      	ldr	r3, [sp, #12]
 8007a1e:	1d1a      	adds	r2, r3, #4
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	9203      	str	r2, [sp, #12]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	bfb8      	it	lt
 8007a28:	f04f 33ff 	movlt.w	r3, #4294967295
 8007a2c:	3402      	adds	r4, #2
 8007a2e:	9305      	str	r3, [sp, #20]
 8007a30:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007af8 <_svfiprintf_r+0x1f8>
 8007a34:	7821      	ldrb	r1, [r4, #0]
 8007a36:	2203      	movs	r2, #3
 8007a38:	4650      	mov	r0, sl
 8007a3a:	f7f8 fbd1 	bl	80001e0 <memchr>
 8007a3e:	b138      	cbz	r0, 8007a50 <_svfiprintf_r+0x150>
 8007a40:	9b04      	ldr	r3, [sp, #16]
 8007a42:	eba0 000a 	sub.w	r0, r0, sl
 8007a46:	2240      	movs	r2, #64	; 0x40
 8007a48:	4082      	lsls	r2, r0
 8007a4a:	4313      	orrs	r3, r2
 8007a4c:	3401      	adds	r4, #1
 8007a4e:	9304      	str	r3, [sp, #16]
 8007a50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a54:	4825      	ldr	r0, [pc, #148]	; (8007aec <_svfiprintf_r+0x1ec>)
 8007a56:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007a5a:	2206      	movs	r2, #6
 8007a5c:	f7f8 fbc0 	bl	80001e0 <memchr>
 8007a60:	2800      	cmp	r0, #0
 8007a62:	d038      	beq.n	8007ad6 <_svfiprintf_r+0x1d6>
 8007a64:	4b22      	ldr	r3, [pc, #136]	; (8007af0 <_svfiprintf_r+0x1f0>)
 8007a66:	bb1b      	cbnz	r3, 8007ab0 <_svfiprintf_r+0x1b0>
 8007a68:	9b03      	ldr	r3, [sp, #12]
 8007a6a:	3307      	adds	r3, #7
 8007a6c:	f023 0307 	bic.w	r3, r3, #7
 8007a70:	3308      	adds	r3, #8
 8007a72:	9303      	str	r3, [sp, #12]
 8007a74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a76:	4433      	add	r3, r6
 8007a78:	9309      	str	r3, [sp, #36]	; 0x24
 8007a7a:	e768      	b.n	800794e <_svfiprintf_r+0x4e>
 8007a7c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a80:	460c      	mov	r4, r1
 8007a82:	2001      	movs	r0, #1
 8007a84:	e7a6      	b.n	80079d4 <_svfiprintf_r+0xd4>
 8007a86:	2300      	movs	r3, #0
 8007a88:	3401      	adds	r4, #1
 8007a8a:	9305      	str	r3, [sp, #20]
 8007a8c:	4619      	mov	r1, r3
 8007a8e:	f04f 0c0a 	mov.w	ip, #10
 8007a92:	4620      	mov	r0, r4
 8007a94:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a98:	3a30      	subs	r2, #48	; 0x30
 8007a9a:	2a09      	cmp	r2, #9
 8007a9c:	d903      	bls.n	8007aa6 <_svfiprintf_r+0x1a6>
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d0c6      	beq.n	8007a30 <_svfiprintf_r+0x130>
 8007aa2:	9105      	str	r1, [sp, #20]
 8007aa4:	e7c4      	b.n	8007a30 <_svfiprintf_r+0x130>
 8007aa6:	fb0c 2101 	mla	r1, ip, r1, r2
 8007aaa:	4604      	mov	r4, r0
 8007aac:	2301      	movs	r3, #1
 8007aae:	e7f0      	b.n	8007a92 <_svfiprintf_r+0x192>
 8007ab0:	ab03      	add	r3, sp, #12
 8007ab2:	9300      	str	r3, [sp, #0]
 8007ab4:	462a      	mov	r2, r5
 8007ab6:	4b0f      	ldr	r3, [pc, #60]	; (8007af4 <_svfiprintf_r+0x1f4>)
 8007ab8:	a904      	add	r1, sp, #16
 8007aba:	4638      	mov	r0, r7
 8007abc:	f7fd fd60 	bl	8005580 <_printf_float>
 8007ac0:	1c42      	adds	r2, r0, #1
 8007ac2:	4606      	mov	r6, r0
 8007ac4:	d1d6      	bne.n	8007a74 <_svfiprintf_r+0x174>
 8007ac6:	89ab      	ldrh	r3, [r5, #12]
 8007ac8:	065b      	lsls	r3, r3, #25
 8007aca:	f53f af2d 	bmi.w	8007928 <_svfiprintf_r+0x28>
 8007ace:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007ad0:	b01d      	add	sp, #116	; 0x74
 8007ad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ad6:	ab03      	add	r3, sp, #12
 8007ad8:	9300      	str	r3, [sp, #0]
 8007ada:	462a      	mov	r2, r5
 8007adc:	4b05      	ldr	r3, [pc, #20]	; (8007af4 <_svfiprintf_r+0x1f4>)
 8007ade:	a904      	add	r1, sp, #16
 8007ae0:	4638      	mov	r0, r7
 8007ae2:	f7fd fff1 	bl	8005ac8 <_printf_i>
 8007ae6:	e7eb      	b.n	8007ac0 <_svfiprintf_r+0x1c0>
 8007ae8:	0800850c 	.word	0x0800850c
 8007aec:	08008516 	.word	0x08008516
 8007af0:	08005581 	.word	0x08005581
 8007af4:	0800784d 	.word	0x0800784d
 8007af8:	08008512 	.word	0x08008512

08007afc <__sfputc_r>:
 8007afc:	6893      	ldr	r3, [r2, #8]
 8007afe:	3b01      	subs	r3, #1
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	b410      	push	{r4}
 8007b04:	6093      	str	r3, [r2, #8]
 8007b06:	da08      	bge.n	8007b1a <__sfputc_r+0x1e>
 8007b08:	6994      	ldr	r4, [r2, #24]
 8007b0a:	42a3      	cmp	r3, r4
 8007b0c:	db01      	blt.n	8007b12 <__sfputc_r+0x16>
 8007b0e:	290a      	cmp	r1, #10
 8007b10:	d103      	bne.n	8007b1a <__sfputc_r+0x1e>
 8007b12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b16:	f7fe ba8c 	b.w	8006032 <__swbuf_r>
 8007b1a:	6813      	ldr	r3, [r2, #0]
 8007b1c:	1c58      	adds	r0, r3, #1
 8007b1e:	6010      	str	r0, [r2, #0]
 8007b20:	7019      	strb	r1, [r3, #0]
 8007b22:	4608      	mov	r0, r1
 8007b24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b28:	4770      	bx	lr

08007b2a <__sfputs_r>:
 8007b2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b2c:	4606      	mov	r6, r0
 8007b2e:	460f      	mov	r7, r1
 8007b30:	4614      	mov	r4, r2
 8007b32:	18d5      	adds	r5, r2, r3
 8007b34:	42ac      	cmp	r4, r5
 8007b36:	d101      	bne.n	8007b3c <__sfputs_r+0x12>
 8007b38:	2000      	movs	r0, #0
 8007b3a:	e007      	b.n	8007b4c <__sfputs_r+0x22>
 8007b3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b40:	463a      	mov	r2, r7
 8007b42:	4630      	mov	r0, r6
 8007b44:	f7ff ffda 	bl	8007afc <__sfputc_r>
 8007b48:	1c43      	adds	r3, r0, #1
 8007b4a:	d1f3      	bne.n	8007b34 <__sfputs_r+0xa>
 8007b4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007b50 <_vfiprintf_r>:
 8007b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b54:	460d      	mov	r5, r1
 8007b56:	b09d      	sub	sp, #116	; 0x74
 8007b58:	4614      	mov	r4, r2
 8007b5a:	4698      	mov	r8, r3
 8007b5c:	4606      	mov	r6, r0
 8007b5e:	b118      	cbz	r0, 8007b68 <_vfiprintf_r+0x18>
 8007b60:	6a03      	ldr	r3, [r0, #32]
 8007b62:	b90b      	cbnz	r3, 8007b68 <_vfiprintf_r+0x18>
 8007b64:	f7fe f95e 	bl	8005e24 <__sinit>
 8007b68:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007b6a:	07d9      	lsls	r1, r3, #31
 8007b6c:	d405      	bmi.n	8007b7a <_vfiprintf_r+0x2a>
 8007b6e:	89ab      	ldrh	r3, [r5, #12]
 8007b70:	059a      	lsls	r2, r3, #22
 8007b72:	d402      	bmi.n	8007b7a <_vfiprintf_r+0x2a>
 8007b74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007b76:	f7fe fb6e 	bl	8006256 <__retarget_lock_acquire_recursive>
 8007b7a:	89ab      	ldrh	r3, [r5, #12]
 8007b7c:	071b      	lsls	r3, r3, #28
 8007b7e:	d501      	bpl.n	8007b84 <_vfiprintf_r+0x34>
 8007b80:	692b      	ldr	r3, [r5, #16]
 8007b82:	b99b      	cbnz	r3, 8007bac <_vfiprintf_r+0x5c>
 8007b84:	4629      	mov	r1, r5
 8007b86:	4630      	mov	r0, r6
 8007b88:	f7fe fa90 	bl	80060ac <__swsetup_r>
 8007b8c:	b170      	cbz	r0, 8007bac <_vfiprintf_r+0x5c>
 8007b8e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007b90:	07dc      	lsls	r4, r3, #31
 8007b92:	d504      	bpl.n	8007b9e <_vfiprintf_r+0x4e>
 8007b94:	f04f 30ff 	mov.w	r0, #4294967295
 8007b98:	b01d      	add	sp, #116	; 0x74
 8007b9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b9e:	89ab      	ldrh	r3, [r5, #12]
 8007ba0:	0598      	lsls	r0, r3, #22
 8007ba2:	d4f7      	bmi.n	8007b94 <_vfiprintf_r+0x44>
 8007ba4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ba6:	f7fe fb57 	bl	8006258 <__retarget_lock_release_recursive>
 8007baa:	e7f3      	b.n	8007b94 <_vfiprintf_r+0x44>
 8007bac:	2300      	movs	r3, #0
 8007bae:	9309      	str	r3, [sp, #36]	; 0x24
 8007bb0:	2320      	movs	r3, #32
 8007bb2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007bb6:	f8cd 800c 	str.w	r8, [sp, #12]
 8007bba:	2330      	movs	r3, #48	; 0x30
 8007bbc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007d70 <_vfiprintf_r+0x220>
 8007bc0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007bc4:	f04f 0901 	mov.w	r9, #1
 8007bc8:	4623      	mov	r3, r4
 8007bca:	469a      	mov	sl, r3
 8007bcc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007bd0:	b10a      	cbz	r2, 8007bd6 <_vfiprintf_r+0x86>
 8007bd2:	2a25      	cmp	r2, #37	; 0x25
 8007bd4:	d1f9      	bne.n	8007bca <_vfiprintf_r+0x7a>
 8007bd6:	ebba 0b04 	subs.w	fp, sl, r4
 8007bda:	d00b      	beq.n	8007bf4 <_vfiprintf_r+0xa4>
 8007bdc:	465b      	mov	r3, fp
 8007bde:	4622      	mov	r2, r4
 8007be0:	4629      	mov	r1, r5
 8007be2:	4630      	mov	r0, r6
 8007be4:	f7ff ffa1 	bl	8007b2a <__sfputs_r>
 8007be8:	3001      	adds	r0, #1
 8007bea:	f000 80a9 	beq.w	8007d40 <_vfiprintf_r+0x1f0>
 8007bee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bf0:	445a      	add	r2, fp
 8007bf2:	9209      	str	r2, [sp, #36]	; 0x24
 8007bf4:	f89a 3000 	ldrb.w	r3, [sl]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	f000 80a1 	beq.w	8007d40 <_vfiprintf_r+0x1f0>
 8007bfe:	2300      	movs	r3, #0
 8007c00:	f04f 32ff 	mov.w	r2, #4294967295
 8007c04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c08:	f10a 0a01 	add.w	sl, sl, #1
 8007c0c:	9304      	str	r3, [sp, #16]
 8007c0e:	9307      	str	r3, [sp, #28]
 8007c10:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007c14:	931a      	str	r3, [sp, #104]	; 0x68
 8007c16:	4654      	mov	r4, sl
 8007c18:	2205      	movs	r2, #5
 8007c1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c1e:	4854      	ldr	r0, [pc, #336]	; (8007d70 <_vfiprintf_r+0x220>)
 8007c20:	f7f8 fade 	bl	80001e0 <memchr>
 8007c24:	9a04      	ldr	r2, [sp, #16]
 8007c26:	b9d8      	cbnz	r0, 8007c60 <_vfiprintf_r+0x110>
 8007c28:	06d1      	lsls	r1, r2, #27
 8007c2a:	bf44      	itt	mi
 8007c2c:	2320      	movmi	r3, #32
 8007c2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c32:	0713      	lsls	r3, r2, #28
 8007c34:	bf44      	itt	mi
 8007c36:	232b      	movmi	r3, #43	; 0x2b
 8007c38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c3c:	f89a 3000 	ldrb.w	r3, [sl]
 8007c40:	2b2a      	cmp	r3, #42	; 0x2a
 8007c42:	d015      	beq.n	8007c70 <_vfiprintf_r+0x120>
 8007c44:	9a07      	ldr	r2, [sp, #28]
 8007c46:	4654      	mov	r4, sl
 8007c48:	2000      	movs	r0, #0
 8007c4a:	f04f 0c0a 	mov.w	ip, #10
 8007c4e:	4621      	mov	r1, r4
 8007c50:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c54:	3b30      	subs	r3, #48	; 0x30
 8007c56:	2b09      	cmp	r3, #9
 8007c58:	d94d      	bls.n	8007cf6 <_vfiprintf_r+0x1a6>
 8007c5a:	b1b0      	cbz	r0, 8007c8a <_vfiprintf_r+0x13a>
 8007c5c:	9207      	str	r2, [sp, #28]
 8007c5e:	e014      	b.n	8007c8a <_vfiprintf_r+0x13a>
 8007c60:	eba0 0308 	sub.w	r3, r0, r8
 8007c64:	fa09 f303 	lsl.w	r3, r9, r3
 8007c68:	4313      	orrs	r3, r2
 8007c6a:	9304      	str	r3, [sp, #16]
 8007c6c:	46a2      	mov	sl, r4
 8007c6e:	e7d2      	b.n	8007c16 <_vfiprintf_r+0xc6>
 8007c70:	9b03      	ldr	r3, [sp, #12]
 8007c72:	1d19      	adds	r1, r3, #4
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	9103      	str	r1, [sp, #12]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	bfbb      	ittet	lt
 8007c7c:	425b      	neglt	r3, r3
 8007c7e:	f042 0202 	orrlt.w	r2, r2, #2
 8007c82:	9307      	strge	r3, [sp, #28]
 8007c84:	9307      	strlt	r3, [sp, #28]
 8007c86:	bfb8      	it	lt
 8007c88:	9204      	strlt	r2, [sp, #16]
 8007c8a:	7823      	ldrb	r3, [r4, #0]
 8007c8c:	2b2e      	cmp	r3, #46	; 0x2e
 8007c8e:	d10c      	bne.n	8007caa <_vfiprintf_r+0x15a>
 8007c90:	7863      	ldrb	r3, [r4, #1]
 8007c92:	2b2a      	cmp	r3, #42	; 0x2a
 8007c94:	d134      	bne.n	8007d00 <_vfiprintf_r+0x1b0>
 8007c96:	9b03      	ldr	r3, [sp, #12]
 8007c98:	1d1a      	adds	r2, r3, #4
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	9203      	str	r2, [sp, #12]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	bfb8      	it	lt
 8007ca2:	f04f 33ff 	movlt.w	r3, #4294967295
 8007ca6:	3402      	adds	r4, #2
 8007ca8:	9305      	str	r3, [sp, #20]
 8007caa:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007d80 <_vfiprintf_r+0x230>
 8007cae:	7821      	ldrb	r1, [r4, #0]
 8007cb0:	2203      	movs	r2, #3
 8007cb2:	4650      	mov	r0, sl
 8007cb4:	f7f8 fa94 	bl	80001e0 <memchr>
 8007cb8:	b138      	cbz	r0, 8007cca <_vfiprintf_r+0x17a>
 8007cba:	9b04      	ldr	r3, [sp, #16]
 8007cbc:	eba0 000a 	sub.w	r0, r0, sl
 8007cc0:	2240      	movs	r2, #64	; 0x40
 8007cc2:	4082      	lsls	r2, r0
 8007cc4:	4313      	orrs	r3, r2
 8007cc6:	3401      	adds	r4, #1
 8007cc8:	9304      	str	r3, [sp, #16]
 8007cca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cce:	4829      	ldr	r0, [pc, #164]	; (8007d74 <_vfiprintf_r+0x224>)
 8007cd0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007cd4:	2206      	movs	r2, #6
 8007cd6:	f7f8 fa83 	bl	80001e0 <memchr>
 8007cda:	2800      	cmp	r0, #0
 8007cdc:	d03f      	beq.n	8007d5e <_vfiprintf_r+0x20e>
 8007cde:	4b26      	ldr	r3, [pc, #152]	; (8007d78 <_vfiprintf_r+0x228>)
 8007ce0:	bb1b      	cbnz	r3, 8007d2a <_vfiprintf_r+0x1da>
 8007ce2:	9b03      	ldr	r3, [sp, #12]
 8007ce4:	3307      	adds	r3, #7
 8007ce6:	f023 0307 	bic.w	r3, r3, #7
 8007cea:	3308      	adds	r3, #8
 8007cec:	9303      	str	r3, [sp, #12]
 8007cee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cf0:	443b      	add	r3, r7
 8007cf2:	9309      	str	r3, [sp, #36]	; 0x24
 8007cf4:	e768      	b.n	8007bc8 <_vfiprintf_r+0x78>
 8007cf6:	fb0c 3202 	mla	r2, ip, r2, r3
 8007cfa:	460c      	mov	r4, r1
 8007cfc:	2001      	movs	r0, #1
 8007cfe:	e7a6      	b.n	8007c4e <_vfiprintf_r+0xfe>
 8007d00:	2300      	movs	r3, #0
 8007d02:	3401      	adds	r4, #1
 8007d04:	9305      	str	r3, [sp, #20]
 8007d06:	4619      	mov	r1, r3
 8007d08:	f04f 0c0a 	mov.w	ip, #10
 8007d0c:	4620      	mov	r0, r4
 8007d0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d12:	3a30      	subs	r2, #48	; 0x30
 8007d14:	2a09      	cmp	r2, #9
 8007d16:	d903      	bls.n	8007d20 <_vfiprintf_r+0x1d0>
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d0c6      	beq.n	8007caa <_vfiprintf_r+0x15a>
 8007d1c:	9105      	str	r1, [sp, #20]
 8007d1e:	e7c4      	b.n	8007caa <_vfiprintf_r+0x15a>
 8007d20:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d24:	4604      	mov	r4, r0
 8007d26:	2301      	movs	r3, #1
 8007d28:	e7f0      	b.n	8007d0c <_vfiprintf_r+0x1bc>
 8007d2a:	ab03      	add	r3, sp, #12
 8007d2c:	9300      	str	r3, [sp, #0]
 8007d2e:	462a      	mov	r2, r5
 8007d30:	4b12      	ldr	r3, [pc, #72]	; (8007d7c <_vfiprintf_r+0x22c>)
 8007d32:	a904      	add	r1, sp, #16
 8007d34:	4630      	mov	r0, r6
 8007d36:	f7fd fc23 	bl	8005580 <_printf_float>
 8007d3a:	4607      	mov	r7, r0
 8007d3c:	1c78      	adds	r0, r7, #1
 8007d3e:	d1d6      	bne.n	8007cee <_vfiprintf_r+0x19e>
 8007d40:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007d42:	07d9      	lsls	r1, r3, #31
 8007d44:	d405      	bmi.n	8007d52 <_vfiprintf_r+0x202>
 8007d46:	89ab      	ldrh	r3, [r5, #12]
 8007d48:	059a      	lsls	r2, r3, #22
 8007d4a:	d402      	bmi.n	8007d52 <_vfiprintf_r+0x202>
 8007d4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007d4e:	f7fe fa83 	bl	8006258 <__retarget_lock_release_recursive>
 8007d52:	89ab      	ldrh	r3, [r5, #12]
 8007d54:	065b      	lsls	r3, r3, #25
 8007d56:	f53f af1d 	bmi.w	8007b94 <_vfiprintf_r+0x44>
 8007d5a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007d5c:	e71c      	b.n	8007b98 <_vfiprintf_r+0x48>
 8007d5e:	ab03      	add	r3, sp, #12
 8007d60:	9300      	str	r3, [sp, #0]
 8007d62:	462a      	mov	r2, r5
 8007d64:	4b05      	ldr	r3, [pc, #20]	; (8007d7c <_vfiprintf_r+0x22c>)
 8007d66:	a904      	add	r1, sp, #16
 8007d68:	4630      	mov	r0, r6
 8007d6a:	f7fd fead 	bl	8005ac8 <_printf_i>
 8007d6e:	e7e4      	b.n	8007d3a <_vfiprintf_r+0x1ea>
 8007d70:	0800850c 	.word	0x0800850c
 8007d74:	08008516 	.word	0x08008516
 8007d78:	08005581 	.word	0x08005581
 8007d7c:	08007b2b 	.word	0x08007b2b
 8007d80:	08008512 	.word	0x08008512

08007d84 <__sflush_r>:
 8007d84:	898a      	ldrh	r2, [r1, #12]
 8007d86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d8a:	4605      	mov	r5, r0
 8007d8c:	0710      	lsls	r0, r2, #28
 8007d8e:	460c      	mov	r4, r1
 8007d90:	d458      	bmi.n	8007e44 <__sflush_r+0xc0>
 8007d92:	684b      	ldr	r3, [r1, #4]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	dc05      	bgt.n	8007da4 <__sflush_r+0x20>
 8007d98:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	dc02      	bgt.n	8007da4 <__sflush_r+0x20>
 8007d9e:	2000      	movs	r0, #0
 8007da0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007da4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007da6:	2e00      	cmp	r6, #0
 8007da8:	d0f9      	beq.n	8007d9e <__sflush_r+0x1a>
 8007daa:	2300      	movs	r3, #0
 8007dac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007db0:	682f      	ldr	r7, [r5, #0]
 8007db2:	6a21      	ldr	r1, [r4, #32]
 8007db4:	602b      	str	r3, [r5, #0]
 8007db6:	d032      	beq.n	8007e1e <__sflush_r+0x9a>
 8007db8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007dba:	89a3      	ldrh	r3, [r4, #12]
 8007dbc:	075a      	lsls	r2, r3, #29
 8007dbe:	d505      	bpl.n	8007dcc <__sflush_r+0x48>
 8007dc0:	6863      	ldr	r3, [r4, #4]
 8007dc2:	1ac0      	subs	r0, r0, r3
 8007dc4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007dc6:	b10b      	cbz	r3, 8007dcc <__sflush_r+0x48>
 8007dc8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007dca:	1ac0      	subs	r0, r0, r3
 8007dcc:	2300      	movs	r3, #0
 8007dce:	4602      	mov	r2, r0
 8007dd0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007dd2:	6a21      	ldr	r1, [r4, #32]
 8007dd4:	4628      	mov	r0, r5
 8007dd6:	47b0      	blx	r6
 8007dd8:	1c43      	adds	r3, r0, #1
 8007dda:	89a3      	ldrh	r3, [r4, #12]
 8007ddc:	d106      	bne.n	8007dec <__sflush_r+0x68>
 8007dde:	6829      	ldr	r1, [r5, #0]
 8007de0:	291d      	cmp	r1, #29
 8007de2:	d82b      	bhi.n	8007e3c <__sflush_r+0xb8>
 8007de4:	4a29      	ldr	r2, [pc, #164]	; (8007e8c <__sflush_r+0x108>)
 8007de6:	410a      	asrs	r2, r1
 8007de8:	07d6      	lsls	r6, r2, #31
 8007dea:	d427      	bmi.n	8007e3c <__sflush_r+0xb8>
 8007dec:	2200      	movs	r2, #0
 8007dee:	6062      	str	r2, [r4, #4]
 8007df0:	04d9      	lsls	r1, r3, #19
 8007df2:	6922      	ldr	r2, [r4, #16]
 8007df4:	6022      	str	r2, [r4, #0]
 8007df6:	d504      	bpl.n	8007e02 <__sflush_r+0x7e>
 8007df8:	1c42      	adds	r2, r0, #1
 8007dfa:	d101      	bne.n	8007e00 <__sflush_r+0x7c>
 8007dfc:	682b      	ldr	r3, [r5, #0]
 8007dfe:	b903      	cbnz	r3, 8007e02 <__sflush_r+0x7e>
 8007e00:	6560      	str	r0, [r4, #84]	; 0x54
 8007e02:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e04:	602f      	str	r7, [r5, #0]
 8007e06:	2900      	cmp	r1, #0
 8007e08:	d0c9      	beq.n	8007d9e <__sflush_r+0x1a>
 8007e0a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e0e:	4299      	cmp	r1, r3
 8007e10:	d002      	beq.n	8007e18 <__sflush_r+0x94>
 8007e12:	4628      	mov	r0, r5
 8007e14:	f7ff f89e 	bl	8006f54 <_free_r>
 8007e18:	2000      	movs	r0, #0
 8007e1a:	6360      	str	r0, [r4, #52]	; 0x34
 8007e1c:	e7c0      	b.n	8007da0 <__sflush_r+0x1c>
 8007e1e:	2301      	movs	r3, #1
 8007e20:	4628      	mov	r0, r5
 8007e22:	47b0      	blx	r6
 8007e24:	1c41      	adds	r1, r0, #1
 8007e26:	d1c8      	bne.n	8007dba <__sflush_r+0x36>
 8007e28:	682b      	ldr	r3, [r5, #0]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d0c5      	beq.n	8007dba <__sflush_r+0x36>
 8007e2e:	2b1d      	cmp	r3, #29
 8007e30:	d001      	beq.n	8007e36 <__sflush_r+0xb2>
 8007e32:	2b16      	cmp	r3, #22
 8007e34:	d101      	bne.n	8007e3a <__sflush_r+0xb6>
 8007e36:	602f      	str	r7, [r5, #0]
 8007e38:	e7b1      	b.n	8007d9e <__sflush_r+0x1a>
 8007e3a:	89a3      	ldrh	r3, [r4, #12]
 8007e3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e40:	81a3      	strh	r3, [r4, #12]
 8007e42:	e7ad      	b.n	8007da0 <__sflush_r+0x1c>
 8007e44:	690f      	ldr	r7, [r1, #16]
 8007e46:	2f00      	cmp	r7, #0
 8007e48:	d0a9      	beq.n	8007d9e <__sflush_r+0x1a>
 8007e4a:	0793      	lsls	r3, r2, #30
 8007e4c:	680e      	ldr	r6, [r1, #0]
 8007e4e:	bf08      	it	eq
 8007e50:	694b      	ldreq	r3, [r1, #20]
 8007e52:	600f      	str	r7, [r1, #0]
 8007e54:	bf18      	it	ne
 8007e56:	2300      	movne	r3, #0
 8007e58:	eba6 0807 	sub.w	r8, r6, r7
 8007e5c:	608b      	str	r3, [r1, #8]
 8007e5e:	f1b8 0f00 	cmp.w	r8, #0
 8007e62:	dd9c      	ble.n	8007d9e <__sflush_r+0x1a>
 8007e64:	6a21      	ldr	r1, [r4, #32]
 8007e66:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007e68:	4643      	mov	r3, r8
 8007e6a:	463a      	mov	r2, r7
 8007e6c:	4628      	mov	r0, r5
 8007e6e:	47b0      	blx	r6
 8007e70:	2800      	cmp	r0, #0
 8007e72:	dc06      	bgt.n	8007e82 <__sflush_r+0xfe>
 8007e74:	89a3      	ldrh	r3, [r4, #12]
 8007e76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e7a:	81a3      	strh	r3, [r4, #12]
 8007e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e80:	e78e      	b.n	8007da0 <__sflush_r+0x1c>
 8007e82:	4407      	add	r7, r0
 8007e84:	eba8 0800 	sub.w	r8, r8, r0
 8007e88:	e7e9      	b.n	8007e5e <__sflush_r+0xda>
 8007e8a:	bf00      	nop
 8007e8c:	dfbffffe 	.word	0xdfbffffe

08007e90 <_fflush_r>:
 8007e90:	b538      	push	{r3, r4, r5, lr}
 8007e92:	690b      	ldr	r3, [r1, #16]
 8007e94:	4605      	mov	r5, r0
 8007e96:	460c      	mov	r4, r1
 8007e98:	b913      	cbnz	r3, 8007ea0 <_fflush_r+0x10>
 8007e9a:	2500      	movs	r5, #0
 8007e9c:	4628      	mov	r0, r5
 8007e9e:	bd38      	pop	{r3, r4, r5, pc}
 8007ea0:	b118      	cbz	r0, 8007eaa <_fflush_r+0x1a>
 8007ea2:	6a03      	ldr	r3, [r0, #32]
 8007ea4:	b90b      	cbnz	r3, 8007eaa <_fflush_r+0x1a>
 8007ea6:	f7fd ffbd 	bl	8005e24 <__sinit>
 8007eaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d0f3      	beq.n	8007e9a <_fflush_r+0xa>
 8007eb2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007eb4:	07d0      	lsls	r0, r2, #31
 8007eb6:	d404      	bmi.n	8007ec2 <_fflush_r+0x32>
 8007eb8:	0599      	lsls	r1, r3, #22
 8007eba:	d402      	bmi.n	8007ec2 <_fflush_r+0x32>
 8007ebc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ebe:	f7fe f9ca 	bl	8006256 <__retarget_lock_acquire_recursive>
 8007ec2:	4628      	mov	r0, r5
 8007ec4:	4621      	mov	r1, r4
 8007ec6:	f7ff ff5d 	bl	8007d84 <__sflush_r>
 8007eca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007ecc:	07da      	lsls	r2, r3, #31
 8007ece:	4605      	mov	r5, r0
 8007ed0:	d4e4      	bmi.n	8007e9c <_fflush_r+0xc>
 8007ed2:	89a3      	ldrh	r3, [r4, #12]
 8007ed4:	059b      	lsls	r3, r3, #22
 8007ed6:	d4e1      	bmi.n	8007e9c <_fflush_r+0xc>
 8007ed8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007eda:	f7fe f9bd 	bl	8006258 <__retarget_lock_release_recursive>
 8007ede:	e7dd      	b.n	8007e9c <_fflush_r+0xc>

08007ee0 <__swhatbuf_r>:
 8007ee0:	b570      	push	{r4, r5, r6, lr}
 8007ee2:	460c      	mov	r4, r1
 8007ee4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ee8:	2900      	cmp	r1, #0
 8007eea:	b096      	sub	sp, #88	; 0x58
 8007eec:	4615      	mov	r5, r2
 8007eee:	461e      	mov	r6, r3
 8007ef0:	da0d      	bge.n	8007f0e <__swhatbuf_r+0x2e>
 8007ef2:	89a3      	ldrh	r3, [r4, #12]
 8007ef4:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007ef8:	f04f 0100 	mov.w	r1, #0
 8007efc:	bf0c      	ite	eq
 8007efe:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007f02:	2340      	movne	r3, #64	; 0x40
 8007f04:	2000      	movs	r0, #0
 8007f06:	6031      	str	r1, [r6, #0]
 8007f08:	602b      	str	r3, [r5, #0]
 8007f0a:	b016      	add	sp, #88	; 0x58
 8007f0c:	bd70      	pop	{r4, r5, r6, pc}
 8007f0e:	466a      	mov	r2, sp
 8007f10:	f000 f862 	bl	8007fd8 <_fstat_r>
 8007f14:	2800      	cmp	r0, #0
 8007f16:	dbec      	blt.n	8007ef2 <__swhatbuf_r+0x12>
 8007f18:	9901      	ldr	r1, [sp, #4]
 8007f1a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007f1e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007f22:	4259      	negs	r1, r3
 8007f24:	4159      	adcs	r1, r3
 8007f26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f2a:	e7eb      	b.n	8007f04 <__swhatbuf_r+0x24>

08007f2c <__smakebuf_r>:
 8007f2c:	898b      	ldrh	r3, [r1, #12]
 8007f2e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007f30:	079d      	lsls	r5, r3, #30
 8007f32:	4606      	mov	r6, r0
 8007f34:	460c      	mov	r4, r1
 8007f36:	d507      	bpl.n	8007f48 <__smakebuf_r+0x1c>
 8007f38:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007f3c:	6023      	str	r3, [r4, #0]
 8007f3e:	6123      	str	r3, [r4, #16]
 8007f40:	2301      	movs	r3, #1
 8007f42:	6163      	str	r3, [r4, #20]
 8007f44:	b002      	add	sp, #8
 8007f46:	bd70      	pop	{r4, r5, r6, pc}
 8007f48:	ab01      	add	r3, sp, #4
 8007f4a:	466a      	mov	r2, sp
 8007f4c:	f7ff ffc8 	bl	8007ee0 <__swhatbuf_r>
 8007f50:	9900      	ldr	r1, [sp, #0]
 8007f52:	4605      	mov	r5, r0
 8007f54:	4630      	mov	r0, r6
 8007f56:	f7ff f871 	bl	800703c <_malloc_r>
 8007f5a:	b948      	cbnz	r0, 8007f70 <__smakebuf_r+0x44>
 8007f5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f60:	059a      	lsls	r2, r3, #22
 8007f62:	d4ef      	bmi.n	8007f44 <__smakebuf_r+0x18>
 8007f64:	f023 0303 	bic.w	r3, r3, #3
 8007f68:	f043 0302 	orr.w	r3, r3, #2
 8007f6c:	81a3      	strh	r3, [r4, #12]
 8007f6e:	e7e3      	b.n	8007f38 <__smakebuf_r+0xc>
 8007f70:	89a3      	ldrh	r3, [r4, #12]
 8007f72:	6020      	str	r0, [r4, #0]
 8007f74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f78:	81a3      	strh	r3, [r4, #12]
 8007f7a:	9b00      	ldr	r3, [sp, #0]
 8007f7c:	6163      	str	r3, [r4, #20]
 8007f7e:	9b01      	ldr	r3, [sp, #4]
 8007f80:	6120      	str	r0, [r4, #16]
 8007f82:	b15b      	cbz	r3, 8007f9c <__smakebuf_r+0x70>
 8007f84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f88:	4630      	mov	r0, r6
 8007f8a:	f000 f837 	bl	8007ffc <_isatty_r>
 8007f8e:	b128      	cbz	r0, 8007f9c <__smakebuf_r+0x70>
 8007f90:	89a3      	ldrh	r3, [r4, #12]
 8007f92:	f023 0303 	bic.w	r3, r3, #3
 8007f96:	f043 0301 	orr.w	r3, r3, #1
 8007f9a:	81a3      	strh	r3, [r4, #12]
 8007f9c:	89a3      	ldrh	r3, [r4, #12]
 8007f9e:	431d      	orrs	r5, r3
 8007fa0:	81a5      	strh	r5, [r4, #12]
 8007fa2:	e7cf      	b.n	8007f44 <__smakebuf_r+0x18>

08007fa4 <memmove>:
 8007fa4:	4288      	cmp	r0, r1
 8007fa6:	b510      	push	{r4, lr}
 8007fa8:	eb01 0402 	add.w	r4, r1, r2
 8007fac:	d902      	bls.n	8007fb4 <memmove+0x10>
 8007fae:	4284      	cmp	r4, r0
 8007fb0:	4623      	mov	r3, r4
 8007fb2:	d807      	bhi.n	8007fc4 <memmove+0x20>
 8007fb4:	1e43      	subs	r3, r0, #1
 8007fb6:	42a1      	cmp	r1, r4
 8007fb8:	d008      	beq.n	8007fcc <memmove+0x28>
 8007fba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007fbe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007fc2:	e7f8      	b.n	8007fb6 <memmove+0x12>
 8007fc4:	4402      	add	r2, r0
 8007fc6:	4601      	mov	r1, r0
 8007fc8:	428a      	cmp	r2, r1
 8007fca:	d100      	bne.n	8007fce <memmove+0x2a>
 8007fcc:	bd10      	pop	{r4, pc}
 8007fce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007fd2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007fd6:	e7f7      	b.n	8007fc8 <memmove+0x24>

08007fd8 <_fstat_r>:
 8007fd8:	b538      	push	{r3, r4, r5, lr}
 8007fda:	4d07      	ldr	r5, [pc, #28]	; (8007ff8 <_fstat_r+0x20>)
 8007fdc:	2300      	movs	r3, #0
 8007fde:	4604      	mov	r4, r0
 8007fe0:	4608      	mov	r0, r1
 8007fe2:	4611      	mov	r1, r2
 8007fe4:	602b      	str	r3, [r5, #0]
 8007fe6:	f7f9 fd4a 	bl	8001a7e <_fstat>
 8007fea:	1c43      	adds	r3, r0, #1
 8007fec:	d102      	bne.n	8007ff4 <_fstat_r+0x1c>
 8007fee:	682b      	ldr	r3, [r5, #0]
 8007ff0:	b103      	cbz	r3, 8007ff4 <_fstat_r+0x1c>
 8007ff2:	6023      	str	r3, [r4, #0]
 8007ff4:	bd38      	pop	{r3, r4, r5, pc}
 8007ff6:	bf00      	nop
 8007ff8:	200004c8 	.word	0x200004c8

08007ffc <_isatty_r>:
 8007ffc:	b538      	push	{r3, r4, r5, lr}
 8007ffe:	4d06      	ldr	r5, [pc, #24]	; (8008018 <_isatty_r+0x1c>)
 8008000:	2300      	movs	r3, #0
 8008002:	4604      	mov	r4, r0
 8008004:	4608      	mov	r0, r1
 8008006:	602b      	str	r3, [r5, #0]
 8008008:	f7f9 fd49 	bl	8001a9e <_isatty>
 800800c:	1c43      	adds	r3, r0, #1
 800800e:	d102      	bne.n	8008016 <_isatty_r+0x1a>
 8008010:	682b      	ldr	r3, [r5, #0]
 8008012:	b103      	cbz	r3, 8008016 <_isatty_r+0x1a>
 8008014:	6023      	str	r3, [r4, #0]
 8008016:	bd38      	pop	{r3, r4, r5, pc}
 8008018:	200004c8 	.word	0x200004c8

0800801c <_sbrk_r>:
 800801c:	b538      	push	{r3, r4, r5, lr}
 800801e:	4d06      	ldr	r5, [pc, #24]	; (8008038 <_sbrk_r+0x1c>)
 8008020:	2300      	movs	r3, #0
 8008022:	4604      	mov	r4, r0
 8008024:	4608      	mov	r0, r1
 8008026:	602b      	str	r3, [r5, #0]
 8008028:	f7f9 fd52 	bl	8001ad0 <_sbrk>
 800802c:	1c43      	adds	r3, r0, #1
 800802e:	d102      	bne.n	8008036 <_sbrk_r+0x1a>
 8008030:	682b      	ldr	r3, [r5, #0]
 8008032:	b103      	cbz	r3, 8008036 <_sbrk_r+0x1a>
 8008034:	6023      	str	r3, [r4, #0]
 8008036:	bd38      	pop	{r3, r4, r5, pc}
 8008038:	200004c8 	.word	0x200004c8

0800803c <memcpy>:
 800803c:	440a      	add	r2, r1
 800803e:	4291      	cmp	r1, r2
 8008040:	f100 33ff 	add.w	r3, r0, #4294967295
 8008044:	d100      	bne.n	8008048 <memcpy+0xc>
 8008046:	4770      	bx	lr
 8008048:	b510      	push	{r4, lr}
 800804a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800804e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008052:	4291      	cmp	r1, r2
 8008054:	d1f9      	bne.n	800804a <memcpy+0xe>
 8008056:	bd10      	pop	{r4, pc}

08008058 <__assert_func>:
 8008058:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800805a:	4614      	mov	r4, r2
 800805c:	461a      	mov	r2, r3
 800805e:	4b09      	ldr	r3, [pc, #36]	; (8008084 <__assert_func+0x2c>)
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4605      	mov	r5, r0
 8008064:	68d8      	ldr	r0, [r3, #12]
 8008066:	b14c      	cbz	r4, 800807c <__assert_func+0x24>
 8008068:	4b07      	ldr	r3, [pc, #28]	; (8008088 <__assert_func+0x30>)
 800806a:	9100      	str	r1, [sp, #0]
 800806c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008070:	4906      	ldr	r1, [pc, #24]	; (800808c <__assert_func+0x34>)
 8008072:	462b      	mov	r3, r5
 8008074:	f000 f872 	bl	800815c <fiprintf>
 8008078:	f000 f882 	bl	8008180 <abort>
 800807c:	4b04      	ldr	r3, [pc, #16]	; (8008090 <__assert_func+0x38>)
 800807e:	461c      	mov	r4, r3
 8008080:	e7f3      	b.n	800806a <__assert_func+0x12>
 8008082:	bf00      	nop
 8008084:	20000064 	.word	0x20000064
 8008088:	08008527 	.word	0x08008527
 800808c:	08008534 	.word	0x08008534
 8008090:	08008562 	.word	0x08008562

08008094 <_calloc_r>:
 8008094:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008096:	fba1 2402 	umull	r2, r4, r1, r2
 800809a:	b94c      	cbnz	r4, 80080b0 <_calloc_r+0x1c>
 800809c:	4611      	mov	r1, r2
 800809e:	9201      	str	r2, [sp, #4]
 80080a0:	f7fe ffcc 	bl	800703c <_malloc_r>
 80080a4:	9a01      	ldr	r2, [sp, #4]
 80080a6:	4605      	mov	r5, r0
 80080a8:	b930      	cbnz	r0, 80080b8 <_calloc_r+0x24>
 80080aa:	4628      	mov	r0, r5
 80080ac:	b003      	add	sp, #12
 80080ae:	bd30      	pop	{r4, r5, pc}
 80080b0:	220c      	movs	r2, #12
 80080b2:	6002      	str	r2, [r0, #0]
 80080b4:	2500      	movs	r5, #0
 80080b6:	e7f8      	b.n	80080aa <_calloc_r+0x16>
 80080b8:	4621      	mov	r1, r4
 80080ba:	f7fe f84f 	bl	800615c <memset>
 80080be:	e7f4      	b.n	80080aa <_calloc_r+0x16>

080080c0 <__ascii_mbtowc>:
 80080c0:	b082      	sub	sp, #8
 80080c2:	b901      	cbnz	r1, 80080c6 <__ascii_mbtowc+0x6>
 80080c4:	a901      	add	r1, sp, #4
 80080c6:	b142      	cbz	r2, 80080da <__ascii_mbtowc+0x1a>
 80080c8:	b14b      	cbz	r3, 80080de <__ascii_mbtowc+0x1e>
 80080ca:	7813      	ldrb	r3, [r2, #0]
 80080cc:	600b      	str	r3, [r1, #0]
 80080ce:	7812      	ldrb	r2, [r2, #0]
 80080d0:	1e10      	subs	r0, r2, #0
 80080d2:	bf18      	it	ne
 80080d4:	2001      	movne	r0, #1
 80080d6:	b002      	add	sp, #8
 80080d8:	4770      	bx	lr
 80080da:	4610      	mov	r0, r2
 80080dc:	e7fb      	b.n	80080d6 <__ascii_mbtowc+0x16>
 80080de:	f06f 0001 	mvn.w	r0, #1
 80080e2:	e7f8      	b.n	80080d6 <__ascii_mbtowc+0x16>

080080e4 <_realloc_r>:
 80080e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080e8:	4680      	mov	r8, r0
 80080ea:	4614      	mov	r4, r2
 80080ec:	460e      	mov	r6, r1
 80080ee:	b921      	cbnz	r1, 80080fa <_realloc_r+0x16>
 80080f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80080f4:	4611      	mov	r1, r2
 80080f6:	f7fe bfa1 	b.w	800703c <_malloc_r>
 80080fa:	b92a      	cbnz	r2, 8008108 <_realloc_r+0x24>
 80080fc:	f7fe ff2a 	bl	8006f54 <_free_r>
 8008100:	4625      	mov	r5, r4
 8008102:	4628      	mov	r0, r5
 8008104:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008108:	f000 f841 	bl	800818e <_malloc_usable_size_r>
 800810c:	4284      	cmp	r4, r0
 800810e:	4607      	mov	r7, r0
 8008110:	d802      	bhi.n	8008118 <_realloc_r+0x34>
 8008112:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008116:	d812      	bhi.n	800813e <_realloc_r+0x5a>
 8008118:	4621      	mov	r1, r4
 800811a:	4640      	mov	r0, r8
 800811c:	f7fe ff8e 	bl	800703c <_malloc_r>
 8008120:	4605      	mov	r5, r0
 8008122:	2800      	cmp	r0, #0
 8008124:	d0ed      	beq.n	8008102 <_realloc_r+0x1e>
 8008126:	42bc      	cmp	r4, r7
 8008128:	4622      	mov	r2, r4
 800812a:	4631      	mov	r1, r6
 800812c:	bf28      	it	cs
 800812e:	463a      	movcs	r2, r7
 8008130:	f7ff ff84 	bl	800803c <memcpy>
 8008134:	4631      	mov	r1, r6
 8008136:	4640      	mov	r0, r8
 8008138:	f7fe ff0c 	bl	8006f54 <_free_r>
 800813c:	e7e1      	b.n	8008102 <_realloc_r+0x1e>
 800813e:	4635      	mov	r5, r6
 8008140:	e7df      	b.n	8008102 <_realloc_r+0x1e>

08008142 <__ascii_wctomb>:
 8008142:	b149      	cbz	r1, 8008158 <__ascii_wctomb+0x16>
 8008144:	2aff      	cmp	r2, #255	; 0xff
 8008146:	bf85      	ittet	hi
 8008148:	238a      	movhi	r3, #138	; 0x8a
 800814a:	6003      	strhi	r3, [r0, #0]
 800814c:	700a      	strbls	r2, [r1, #0]
 800814e:	f04f 30ff 	movhi.w	r0, #4294967295
 8008152:	bf98      	it	ls
 8008154:	2001      	movls	r0, #1
 8008156:	4770      	bx	lr
 8008158:	4608      	mov	r0, r1
 800815a:	4770      	bx	lr

0800815c <fiprintf>:
 800815c:	b40e      	push	{r1, r2, r3}
 800815e:	b503      	push	{r0, r1, lr}
 8008160:	4601      	mov	r1, r0
 8008162:	ab03      	add	r3, sp, #12
 8008164:	4805      	ldr	r0, [pc, #20]	; (800817c <fiprintf+0x20>)
 8008166:	f853 2b04 	ldr.w	r2, [r3], #4
 800816a:	6800      	ldr	r0, [r0, #0]
 800816c:	9301      	str	r3, [sp, #4]
 800816e:	f7ff fcef 	bl	8007b50 <_vfiprintf_r>
 8008172:	b002      	add	sp, #8
 8008174:	f85d eb04 	ldr.w	lr, [sp], #4
 8008178:	b003      	add	sp, #12
 800817a:	4770      	bx	lr
 800817c:	20000064 	.word	0x20000064

08008180 <abort>:
 8008180:	b508      	push	{r3, lr}
 8008182:	2006      	movs	r0, #6
 8008184:	f000 f834 	bl	80081f0 <raise>
 8008188:	2001      	movs	r0, #1
 800818a:	f7f9 fc29 	bl	80019e0 <_exit>

0800818e <_malloc_usable_size_r>:
 800818e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008192:	1f18      	subs	r0, r3, #4
 8008194:	2b00      	cmp	r3, #0
 8008196:	bfbc      	itt	lt
 8008198:	580b      	ldrlt	r3, [r1, r0]
 800819a:	18c0      	addlt	r0, r0, r3
 800819c:	4770      	bx	lr

0800819e <_raise_r>:
 800819e:	291f      	cmp	r1, #31
 80081a0:	b538      	push	{r3, r4, r5, lr}
 80081a2:	4604      	mov	r4, r0
 80081a4:	460d      	mov	r5, r1
 80081a6:	d904      	bls.n	80081b2 <_raise_r+0x14>
 80081a8:	2316      	movs	r3, #22
 80081aa:	6003      	str	r3, [r0, #0]
 80081ac:	f04f 30ff 	mov.w	r0, #4294967295
 80081b0:	bd38      	pop	{r3, r4, r5, pc}
 80081b2:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80081b4:	b112      	cbz	r2, 80081bc <_raise_r+0x1e>
 80081b6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80081ba:	b94b      	cbnz	r3, 80081d0 <_raise_r+0x32>
 80081bc:	4620      	mov	r0, r4
 80081be:	f000 f831 	bl	8008224 <_getpid_r>
 80081c2:	462a      	mov	r2, r5
 80081c4:	4601      	mov	r1, r0
 80081c6:	4620      	mov	r0, r4
 80081c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081cc:	f000 b818 	b.w	8008200 <_kill_r>
 80081d0:	2b01      	cmp	r3, #1
 80081d2:	d00a      	beq.n	80081ea <_raise_r+0x4c>
 80081d4:	1c59      	adds	r1, r3, #1
 80081d6:	d103      	bne.n	80081e0 <_raise_r+0x42>
 80081d8:	2316      	movs	r3, #22
 80081da:	6003      	str	r3, [r0, #0]
 80081dc:	2001      	movs	r0, #1
 80081de:	e7e7      	b.n	80081b0 <_raise_r+0x12>
 80081e0:	2400      	movs	r4, #0
 80081e2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80081e6:	4628      	mov	r0, r5
 80081e8:	4798      	blx	r3
 80081ea:	2000      	movs	r0, #0
 80081ec:	e7e0      	b.n	80081b0 <_raise_r+0x12>
	...

080081f0 <raise>:
 80081f0:	4b02      	ldr	r3, [pc, #8]	; (80081fc <raise+0xc>)
 80081f2:	4601      	mov	r1, r0
 80081f4:	6818      	ldr	r0, [r3, #0]
 80081f6:	f7ff bfd2 	b.w	800819e <_raise_r>
 80081fa:	bf00      	nop
 80081fc:	20000064 	.word	0x20000064

08008200 <_kill_r>:
 8008200:	b538      	push	{r3, r4, r5, lr}
 8008202:	4d07      	ldr	r5, [pc, #28]	; (8008220 <_kill_r+0x20>)
 8008204:	2300      	movs	r3, #0
 8008206:	4604      	mov	r4, r0
 8008208:	4608      	mov	r0, r1
 800820a:	4611      	mov	r1, r2
 800820c:	602b      	str	r3, [r5, #0]
 800820e:	f7f9 fbd7 	bl	80019c0 <_kill>
 8008212:	1c43      	adds	r3, r0, #1
 8008214:	d102      	bne.n	800821c <_kill_r+0x1c>
 8008216:	682b      	ldr	r3, [r5, #0]
 8008218:	b103      	cbz	r3, 800821c <_kill_r+0x1c>
 800821a:	6023      	str	r3, [r4, #0]
 800821c:	bd38      	pop	{r3, r4, r5, pc}
 800821e:	bf00      	nop
 8008220:	200004c8 	.word	0x200004c8

08008224 <_getpid_r>:
 8008224:	f7f9 bbc4 	b.w	80019b0 <_getpid>

08008228 <_init>:
 8008228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800822a:	bf00      	nop
 800822c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800822e:	bc08      	pop	{r3}
 8008230:	469e      	mov	lr, r3
 8008232:	4770      	bx	lr

08008234 <_fini>:
 8008234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008236:	bf00      	nop
 8008238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800823a:	bc08      	pop	{r3}
 800823c:	469e      	mov	lr, r3
 800823e:	4770      	bx	lr
