Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/seven_seg_14.v" into library work
Parsing module <seven_seg_14>.
Analyzing Verilog file "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/decoder_15.v" into library work
Parsing module <decoder_15>.
Analyzing Verilog file "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/counter_13.v" into library work
Parsing module <counter_13>.
Analyzing Verilog file "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/adder_4.v" into library work
Parsing module <adder_4>.
Analyzing Verilog file "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/shifter_7.v" into library work
Parsing module <shifter_7>.
Analyzing Verilog file "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/pipeline_16.v" into library work
Parsing module <pipeline_16>.
Analyzing Verilog file "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/multi_seven_seg_9.v" into library work
Parsing module <multi_seven_seg_9>.
Analyzing Verilog file "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/multiply_8.v" into library work
Parsing module <multiply_8>.
Analyzing Verilog file "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/comparator_5.v" into library work
Parsing module <comparator_5>.
Analyzing Verilog file "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/boolean_6.v" into library work
Parsing module <boolean_6>.
Analyzing Verilog file "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/edge_detector_10.v" into library work
Parsing module <edge_detector_10>.
Analyzing Verilog file "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/button_conditioner_11.v" into library work
Parsing module <button_conditioner_11>.
Analyzing Verilog file "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/alu_2.v" into library work
Parsing module <alu_2>.
Analyzing Verilog file "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/testcase_3.v" into library work
Parsing module <testcase_3>.
Analyzing Verilog file "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <alu_2>.

Elaborating module <adder_4>.
WARNING:HDLCompiler:1127 - "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/alu_2.v" Line 29: Assignment to M_aluadder_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/alu_2.v" Line 30: Assignment to M_aluadder_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/alu_2.v" Line 31: Assignment to M_aluadder_n ignored, since the identifier is never used

Elaborating module <comparator_5>.
WARNING:HDLCompiler:1127 - "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/comparator_5.v" Line 34: Assignment to M_add_out ignored, since the identifier is never used

Elaborating module <boolean_6>.

Elaborating module <shifter_7>.

Elaborating module <multiply_8>.

Elaborating module <multi_seven_seg_9>.

Elaborating module <counter_13>.

Elaborating module <seven_seg_14>.

Elaborating module <decoder_15>.

Elaborating module <testcase_3>.

Elaborating module <edge_detector_10>.

Elaborating module <button_conditioner_11>.

Elaborating module <pipeline_16>.
WARNING:HDLCompiler:1127 - "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 64: Assignment to M_my_testcase_alufn ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_dip<22:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 57: Output port <alufn> of the instance <my_testcase> is unconnected or connected to loadless signal.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 69
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 69
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 69
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 69
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 69
    Found 1-bit tristate buffer for signal <avr_rx> created at line 69
    Summary:
	inferred   3 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <alu_2>.
    Related source file is "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/alu_2.v".
INFO:Xst:3210 - "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/alu_2.v" line 24: Output port <z> of the instance <aluadder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/alu_2.v" line 24: Output port <v> of the instance <aluadder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/alu_2.v" line 24: Output port <n> of the instance <aluadder> is unconnected or connected to loadless signal.
    Found 8-bit 4-to-1 multiplexer for signal <out> created at line 78.
    Summary:
	inferred   2 Multiplexer(s).
Unit <alu_2> synthesized.

Synthesizing Unit <adder_4>.
    Related source file is "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/adder_4.v".
    Found 8-bit adder for signal <n0025> created at line 26.
    Found 8-bit adder for signal <out> created at line 26.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <adder_4> synthesized.

Synthesizing Unit <comparator_5>.
    Related source file is "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/comparator_5.v".
INFO:Xst:3210 - "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/comparator_5.v" line 30: Output port <out> of the instance <add> is unconnected or connected to loadless signal.
    Found 1-bit 4-to-1 multiplexer for signal <op<0>> created at line 51.
    Found 8-bit comparator lessequal for signal <n0000> created at line 45
    Summary:
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <comparator_5> synthesized.

Synthesizing Unit <boolean_6>.
    Related source file is "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/boolean_6.v".
    Summary:
Unit <boolean_6> synthesized.

Synthesizing Unit <shifter_7>.
    Related source file is "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/shifter_7.v".
    Found 8-bit shifter logical left for signal <a[7]_b[7]_shift_left_0_OUT> created at line 20
    Found 8-bit shifter logical right for signal <a[7]_b[7]_shift_right_1_OUT> created at line 23
    Found 8-bit shifter arithmetic right for signal <a[7]_b[7]_shift_right_2_OUT> created at line 26
    Found 8-bit 4-to-1 multiplexer for signal <out> created at line 18.
    Summary:
	inferred   4 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifter_7> synthesized.

Synthesizing Unit <multiply_8>.
    Related source file is "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/multiply_8.v".
    Found 8x8-bit multiplier for signal <n0011> created at line 19.
    Found 8-bit 3-to-1 multiplexer for signal <out> created at line 11.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Multiplexer(s).
Unit <multiply_8> synthesized.

Synthesizing Unit <div_8u_8u>.
    Related source file is "".
    Found 16-bit adder for signal <n0292> created at line 0.
    Found 16-bit adder for signal <GND_12_o_b[7]_add_1_OUT> created at line 0.
    Found 15-bit adder for signal <n0296> created at line 0.
    Found 15-bit adder for signal <GND_12_o_b[7]_add_3_OUT> created at line 0.
    Found 14-bit adder for signal <n0300> created at line 0.
    Found 14-bit adder for signal <GND_12_o_b[7]_add_5_OUT> created at line 0.
    Found 13-bit adder for signal <n0304> created at line 0.
    Found 13-bit adder for signal <GND_12_o_b[7]_add_7_OUT> created at line 0.
    Found 12-bit adder for signal <n0308> created at line 0.
    Found 12-bit adder for signal <GND_12_o_b[7]_add_9_OUT> created at line 0.
    Found 11-bit adder for signal <n0312> created at line 0.
    Found 11-bit adder for signal <GND_12_o_b[7]_add_11_OUT> created at line 0.
    Found 10-bit adder for signal <n0316> created at line 0.
    Found 10-bit adder for signal <GND_12_o_b[7]_add_13_OUT> created at line 0.
    Found 9-bit adder for signal <n0320> created at line 0.
    Found 9-bit adder for signal <GND_12_o_b[7]_add_15_OUT> created at line 0.
    Found 16-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  57 Multiplexer(s).
Unit <div_8u_8u> synthesized.

Synthesizing Unit <multi_seven_seg_9>.
    Related source file is "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/multi_seven_seg_9.v".
    Found 4-bit adder for signal <M_ctr_value[1]_GND_13_o_add_0_OUT> created at line 48.
    Found 31-bit shifter logical right for signal <n0010> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <multi_seven_seg_9> synthesized.

Synthesizing Unit <counter_13>.
    Related source file is "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/counter_13.v".
    Found 18-bit register for signal <M_ctr_q>.
    Found 18-bit adder for signal <M_ctr_q[17]_GND_14_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <counter_13> synthesized.

Synthesizing Unit <seven_seg_14>.
    Related source file is "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/seven_seg_14.v".
    Found 16x7-bit Read Only RAM for signal <segs>
    Summary:
	inferred   1 RAM(s).
Unit <seven_seg_14> synthesized.

Synthesizing Unit <decoder_15>.
    Related source file is "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/decoder_15.v".
    Summary:
	no macro.
Unit <decoder_15> synthesized.

Synthesizing Unit <testcase_3>.
    Related source file is "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/testcase_3.v".
WARNING:Xst:647 - Input <io_button<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_button<4:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <M_state_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 20                                             |
    | Transitions        | 57                                             |
    | Inputs             | 14                                             |
    | Outputs            | 41                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <testcase_3> synthesized.

Synthesizing Unit <edge_detector_10>.
    Related source file is "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/edge_detector_10.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_10> synthesized.

Synthesizing Unit <button_conditioner_11>.
    Related source file is "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/button_conditioner_11.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_19_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_11> synthesized.

Synthesizing Unit <pipeline_16>.
    Related source file is "/home/dudu/Desktop/8-Bit-ALU/work/planAhead/mojoALU/mojoALU.srcs/sources_1/imports/verilog/pipeline_16.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_16> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x7-bit single-port Read Only RAM                    : 3
# Multipliers                                          : 2
 8x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 47
 10-bit adder                                          : 4
 11-bit adder                                          : 4
 12-bit adder                                          : 4
 13-bit adder                                          : 4
 14-bit adder                                          : 4
 15-bit adder                                          : 4
 16-bit adder                                          : 4
 18-bit adder                                          : 3
 20-bit adder                                          : 1
 4-bit adder                                           : 3
 8-bit adder                                           : 8
 9-bit adder                                           : 4
# Registers                                            : 7
 1-bit register                                        : 1
 18-bit register                                       : 3
 2-bit register                                        : 1
 20-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 20
 10-bit comparator lessequal                           : 2
 11-bit comparator lessequal                           : 2
 12-bit comparator lessequal                           : 2
 13-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 2
 15-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 2
 8-bit comparator lessequal                            : 4
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 137
 1-bit 2-to-1 multiplexer                              : 112
 1-bit 4-to-1 multiplexer                              : 2
 24-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 14
 8-bit 3-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 4
# Logic shifters                                       : 9
 31-bit shifter logical right                          : 3
 8-bit shifter arithmetic right                        : 2
 8-bit shifter logical left                            : 2
 8-bit shifter logical right                           : 2
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 8
 1-bit xor2                                            : 2
 8-bit xor2                                            : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <button_conditioner_11>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_11> synthesized (advanced).

Synthesizing (advanced) Unit <counter_13>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_13> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_14>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segs>          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_14> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x7-bit single-port distributed Read Only RAM        : 3
# Multipliers                                          : 2
 8x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 23
 4-bit adder                                           : 3
 8-bit adder carry in                                  : 20
# Counters                                             : 4
 18-bit up counter                                     : 3
 20-bit up counter                                     : 1
# Registers                                            : 7
 Flip-Flops                                            : 7
# Comparators                                          : 20
 10-bit comparator lessequal                           : 2
 11-bit comparator lessequal                           : 2
 12-bit comparator lessequal                           : 2
 13-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 2
 15-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 2
 8-bit comparator lessequal                            : 4
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 137
 1-bit 2-to-1 multiplexer                              : 112
 1-bit 4-to-1 multiplexer                              : 2
 24-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 14
 8-bit 3-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 4
# Logic shifters                                       : 9
 31-bit shifter logical right                          : 3
 8-bit shifter arithmetic right                        : 2
 8-bit shifter logical left                            : 2
 8-bit shifter logical right                           : 2
# FSMs                                                 : 1
# Xors                                                 : 8
 1-bit xor2                                            : 2
 8-bit xor2                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <my_testcase/FSM_0> on signal <M_state_q[1:20]> with one-hot encoding.
-------------------------------
 State | Encoding
-------------------------------
 00000 | 00000000000000000001
 00001 | 00000000000000000010
 00010 | 00000000000000000100
 00011 | 00000000000000001000
 00100 | 00000000000000010000
 00101 | 00000000000000100000
 00110 | 00000000000001000000
 00111 | 00000000000010000000
 01000 | 00000000000100000000
 01001 | 00000000001000000000
 01010 | 00000000010000000000
 01011 | 00000000100000000000
 01100 | 00000001000000000000
 01101 | 00000010000000000000
 01110 | 00000100000000000000
 01111 | 00001000000000000000
 10000 | 00010000000000000000
 10001 | 00100000000000000000
 10010 | 01000000000000000000
 10011 | 10000000000000000000
-------------------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <testcase_3> ...

Optimizing unit <alu_2> ...

Optimizing unit <div_8u_8u> ...
INFO:Xst:2261 - The FF/Latch <my_testcase/seg/ctr/M_ctr_q_0> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <my_testcase/my_alu/seg/ctr/M_ctr_q_0> <testalu/seg/ctr/M_ctr_q_0> 
INFO:Xst:2261 - The FF/Latch <my_testcase/seg/ctr/M_ctr_q_1> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <my_testcase/my_alu/seg/ctr/M_ctr_q_1> <testalu/seg/ctr/M_ctr_q_1> 
INFO:Xst:2261 - The FF/Latch <my_testcase/seg/ctr/M_ctr_q_2> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <my_testcase/my_alu/seg/ctr/M_ctr_q_2> <testalu/seg/ctr/M_ctr_q_2> 
INFO:Xst:2261 - The FF/Latch <my_testcase/seg/ctr/M_ctr_q_3> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <my_testcase/my_alu/seg/ctr/M_ctr_q_3> <testalu/seg/ctr/M_ctr_q_3> 
INFO:Xst:2261 - The FF/Latch <my_testcase/seg/ctr/M_ctr_q_4> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <my_testcase/my_alu/seg/ctr/M_ctr_q_4> <testalu/seg/ctr/M_ctr_q_4> 
INFO:Xst:2261 - The FF/Latch <my_testcase/seg/ctr/M_ctr_q_5> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <my_testcase/my_alu/seg/ctr/M_ctr_q_5> <testalu/seg/ctr/M_ctr_q_5> 
INFO:Xst:2261 - The FF/Latch <my_testcase/seg/ctr/M_ctr_q_6> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <my_testcase/my_alu/seg/ctr/M_ctr_q_6> <testalu/seg/ctr/M_ctr_q_6> 
INFO:Xst:2261 - The FF/Latch <my_testcase/seg/ctr/M_ctr_q_7> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <my_testcase/my_alu/seg/ctr/M_ctr_q_7> <testalu/seg/ctr/M_ctr_q_7> 
INFO:Xst:2261 - The FF/Latch <my_testcase/seg/ctr/M_ctr_q_8> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <my_testcase/my_alu/seg/ctr/M_ctr_q_8> <testalu/seg/ctr/M_ctr_q_8> 
INFO:Xst:2261 - The FF/Latch <my_testcase/seg/ctr/M_ctr_q_9> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <my_testcase/my_alu/seg/ctr/M_ctr_q_9> <testalu/seg/ctr/M_ctr_q_9> 
INFO:Xst:2261 - The FF/Latch <my_testcase/seg/ctr/M_ctr_q_10> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <my_testcase/my_alu/seg/ctr/M_ctr_q_10> <testalu/seg/ctr/M_ctr_q_10> 
INFO:Xst:2261 - The FF/Latch <my_testcase/seg/ctr/M_ctr_q_11> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <my_testcase/my_alu/seg/ctr/M_ctr_q_11> <testalu/seg/ctr/M_ctr_q_11> 
INFO:Xst:2261 - The FF/Latch <my_testcase/seg/ctr/M_ctr_q_12> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <my_testcase/my_alu/seg/ctr/M_ctr_q_12> <testalu/seg/ctr/M_ctr_q_12> 
INFO:Xst:2261 - The FF/Latch <my_testcase/seg/ctr/M_ctr_q_13> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <my_testcase/my_alu/seg/ctr/M_ctr_q_13> <testalu/seg/ctr/M_ctr_q_13> 
INFO:Xst:2261 - The FF/Latch <my_testcase/seg/ctr/M_ctr_q_14> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <my_testcase/my_alu/seg/ctr/M_ctr_q_14> <testalu/seg/ctr/M_ctr_q_14> 
INFO:Xst:2261 - The FF/Latch <my_testcase/seg/ctr/M_ctr_q_15> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <my_testcase/my_alu/seg/ctr/M_ctr_q_15> <testalu/seg/ctr/M_ctr_q_15> 
INFO:Xst:2261 - The FF/Latch <my_testcase/seg/ctr/M_ctr_q_16> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <my_testcase/my_alu/seg/ctr/M_ctr_q_16> <testalu/seg/ctr/M_ctr_q_16> 
INFO:Xst:2261 - The FF/Latch <my_testcase/seg/ctr/M_ctr_q_17> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <my_testcase/my_alu/seg/ctr/M_ctr_q_17> <testalu/seg/ctr/M_ctr_q_17> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 14.
FlipFlop my_testcase/M_state_q_FSM_FFd12 has been replicated 1 time(s)
FlipFlop my_testcase/M_state_q_FSM_FFd2 has been replicated 1 time(s)
FlipFlop my_testcase/M_state_q_FSM_FFd3 has been replicated 1 time(s)
FlipFlop my_testcase/M_state_q_FSM_FFd4 has been replicated 1 time(s)
FlipFlop my_testcase/M_state_q_FSM_FFd5 has been replicated 1 time(s)
FlipFlop my_testcase/M_state_q_FSM_FFd6 has been replicated 1 time(s)
FlipFlop my_testcase/M_state_q_FSM_FFd7 has been replicated 1 time(s)
FlipFlop my_testcase/M_state_q_FSM_FFd8 has been replicated 1 time(s)
FlipFlop my_testcase/M_state_q_FSM_FFd9 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <my_testcase/button_cond/sync/M_pipe_q_1>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 72
 Flip-Flops                                            : 72
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 931
#      GND                         : 7
#      INV                         : 4
#      LUT1                        : 36
#      LUT2                        : 39
#      LUT3                        : 65
#      LUT4                        : 60
#      LUT5                        : 119
#      LUT6                        : 392
#      MUXCY                       : 86
#      MUXF7                       : 18
#      VCC                         : 9
#      XORCY                       : 96
# FlipFlops/Latches                : 73
#      FD                          : 1
#      FDE                         : 1
#      FDR                         : 46
#      FDRE                        : 20
#      FDS                         : 5
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 75
#      IBUF                        : 25
#      OBUF                        : 44
#      OBUFT                       : 6
# DSPs                             : 2
#      DSP48A1                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              73  out of  11440     0%  
 Number of Slice LUTs:                  716  out of   5720    12%  
    Number used as Logic:               715  out of   5720    12%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    735
   Number with an unused Flip Flop:     662  out of    735    90%  
   Number with an unused LUT:            19  out of    735     2%  
   Number of fully used LUT-FF pairs:    54  out of    735     7%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          87
 Number of bonded IOBs:                  76  out of    102    74%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 74    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 19.850ns (Maximum Frequency: 50.377MHz)
   Minimum input arrival time before clock: 3.526ns
   Maximum output required time after clock: 23.369ns
   Maximum combinational path delay: 37.337ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 19.850ns (frequency: 50.377MHz)
  Total number of paths / destination ports: 174332393 / 159
-------------------------------------------------------------------------
Delay:               19.850ns (Levels of Logic = 21)
  Source:            my_testcase/M_state_q_FSM_FFd1 (FF)
  Destination:       my_testcase/M_state_q_FSM_FFd1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: my_testcase/M_state_q_FSM_FFd1 to my_testcase/M_state_q_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.525   1.084  M_state_q_FSM_FFd1 (M_state_q_FSM_FFd1)
     LUT4:I2->O           10   0.250   1.008  M_state_q__n0220<17>11 (M_state_q__n0220<17>1)
     LUT5:I4->O            3   0.254   0.766  M_state_q__n0220<27>1_1 (M_state_q__n0220<27>1)
     begin scope: 'my_testcase/my_alu:M_state_q__n0220<27>1'
     begin scope: 'my_testcase/my_alu/alumultiply:M_state_q__n0220<27>1'
     begin scope: 'my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4:M_state_q__n0220<27>1'
     LUT6:I5->O            1   0.254   0.790  o<5>11_SW2 (N263)
     LUT6:I4->O           10   0.250   1.236  o<5>11 (o<5>)
     LUT6:I3->O            3   0.235   0.766  Mmux_a[0]_GND_12_o_MUX_219_o141_SW1 (N259)
     LUT6:I5->O            5   0.254   0.841  o<4>11 (o<4>)
     LUT6:I5->O           11   0.254   1.039  Mmux_a[0]_GND_12_o_MUX_219_o161 (a[6]_GND_12_o_MUX_213_o)
     LUT6:I5->O           15   0.254   1.155  o<3>11 (o<3>)
     LUT6:I5->O            4   0.254   0.803  Mmux_a[0]_GND_12_o_MUX_241_o131 (a[3]_GND_12_o_MUX_238_o)
     MUXCY:DI->O           1   0.181   0.000  Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<3> (Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<4> (Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<4>)
     XORCY:CI->O           4   0.206   0.804  Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_xor<5> (GND_12_o_b[7]_add_13_OUT<5>)
     LUT5:I4->O            1   0.254   0.682  o<1>21_SW1_SW1 (N179)
     LUT6:I5->O            9   0.254   0.976  o<1>21 (o<1>2)
     LUT5:I4->O           10   0.254   1.008  o<1>23 (o<1>)
     end scope: 'my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4:o<1>'
     end scope: 'my_testcase/my_alu/alumultiply:a[7]_b[7]_div_4_OUT<1>'
     LUT6:I5->O            1   0.254   0.910  Mmux_out426_SW0 (N300)
     LUT6:I3->O           17   0.235   1.209  Mmux_out428 (M_my_testcase_out<0>)
     end scope: 'my_testcase/my_alu:out<0>'
     LUT6:I5->O            1   0.254   0.000  M_state_q_FSM_FFd1-In1 (M_state_q_FSM_FFd1-In)
     FDR:D                     0.074          M_state_q_FSM_FFd1
    ----------------------------------------
    Total                     19.850ns (4.773ns logic, 15.077ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.526ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       reset_cond/M_stage_q_3 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to reset_cond/M_stage_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O              4   0.255   0.803  M_reset_cond_in1_INV_0 (M_reset_cond_in)
     begin scope: 'reset_cond:in'
     FDS:S                     0.459          M_stage_q_0
    ----------------------------------------
    Total                      3.526ns (2.042ns logic, 1.484ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 5304087 / 33
-------------------------------------------------------------------------
Offset:              23.369ns (Levels of Logic = 23)
  Source:            my_testcase/M_state_q_FSM_FFd1 (FF)
  Destination:       io_led<16> (PAD)
  Source Clock:      clk rising

  Data Path: my_testcase/M_state_q_FSM_FFd1 to io_led<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.525   1.084  M_state_q_FSM_FFd1 (M_state_q_FSM_FFd1)
     LUT4:I2->O           10   0.250   1.008  M_state_q__n0220<17>11 (M_state_q__n0220<17>1)
     LUT5:I4->O            3   0.254   0.766  M_state_q__n0220<27>1_1 (M_state_q__n0220<27>1)
     begin scope: 'my_testcase/my_alu:M_state_q__n0220<27>1'
     begin scope: 'my_testcase/my_alu/alumultiply:M_state_q__n0220<27>1'
     begin scope: 'my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4:M_state_q__n0220<27>1'
     LUT6:I5->O            1   0.254   0.790  o<5>11_SW2 (N263)
     LUT6:I4->O           10   0.250   1.236  o<5>11 (o<5>)
     LUT6:I3->O            3   0.235   0.766  Mmux_a[0]_GND_12_o_MUX_219_o141_SW1 (N259)
     LUT6:I5->O            5   0.254   0.841  o<4>11 (o<4>)
     LUT6:I5->O           11   0.254   1.039  Mmux_a[0]_GND_12_o_MUX_219_o161 (a[6]_GND_12_o_MUX_213_o)
     LUT6:I5->O           15   0.254   1.155  o<3>11 (o<3>)
     LUT6:I5->O            4   0.254   0.803  Mmux_a[0]_GND_12_o_MUX_241_o131 (a[3]_GND_12_o_MUX_238_o)
     MUXCY:DI->O           1   0.181   0.000  Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<3> (Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<4> (Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<4>)
     XORCY:CI->O           4   0.206   0.804  Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_xor<5> (GND_12_o_b[7]_add_13_OUT<5>)
     LUT5:I4->O            1   0.254   0.682  o<1>21_SW1_SW1 (N179)
     LUT6:I5->O            9   0.254   0.976  o<1>21 (o<1>2)
     LUT5:I4->O           10   0.254   1.008  o<1>23 (o<1>)
     end scope: 'my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4:o<1>'
     end scope: 'my_testcase/my_alu/alumultiply:a[7]_b[7]_div_4_OUT<1>'
     LUT6:I5->O            1   0.254   0.910  Mmux_out426_SW0 (N300)
     LUT6:I3->O           17   0.235   1.209  Mmux_out428 (M_my_testcase_out<0>)
     end scope: 'my_testcase/my_alu:out<0>'
     end scope: 'my_testcase:out<0>'
     LUT3:I2->O            1   0.254   0.681  Mmux_io_led823 (io_led_16_OBUF)
     OBUF:I->O                 2.912          io_led_16_OBUF (io_led<16>)
    ----------------------------------------
    Total                     23.369ns (7.611ns logic, 15.758ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 894448 / 31
-------------------------------------------------------------------------
Delay:               37.337ns (Levels of Logic = 31)
  Source:            io_dip<14> (PAD)
  Destination:       io_led<16> (PAD)

  Data Path: io_dip<14> to io_led<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.328   1.612  io_dip_14_IBUF (io_dip_14_IBUF)
     LUT5:I0->O            7   0.254   1.340  Mmux_io_led103 (Mmux_io_led102)
     begin scope: 'testalu:Mmux_io_led102'
     begin scope: 'testalu/alumultiply:Mmux_io_led102'
     begin scope: 'testalu/alumultiply/a[7]_b[7]_div_4:Mmux_io_led102'
     LUT6:I1->O            2   0.254   1.002  Mmux_a[0]_GND_12_o_MUX_169_o161 (a[6]_GND_12_o_MUX_163_o)
     LUT6:I2->O            4   0.254   1.259  o<5>12 (o<5>)
     LUT6:I0->O            2   0.254   1.156  Mmux_a[0]_GND_12_o_MUX_195_o161 (a[6]_GND_12_o_MUX_189_o)
     LUT6:I1->O            2   0.254   0.834  o<4>2 (Madd_GND_12_o_b[7]_add_9_OUT_Madd_Madd_cy<6>)
     LUT5:I3->O            5   0.250   1.296  o<4>11 (o<4>)
     LUT6:I0->O            2   0.254   1.156  Mmux_a[0]_GND_12_o_MUX_219_o151 (a[5]_GND_12_o_MUX_214_o)
     LUT6:I1->O            5   0.254   1.117  o<3>1 (Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy<5>)
     LUT6:I2->O           13   0.254   1.553  o<3>11 (o<3>)
     LUT6:I0->O            3   0.254   1.196  Mmux_a[0]_GND_12_o_MUX_241_o141 (a[4]_GND_12_o_MUX_237_o)
     LUT6:I1->O            1   0.254   0.790  o<2>1 (o<2>1)
     LUT5:I3->O            1   0.250   0.682  o<2>24_SW0 (N368)
     LUT5:I4->O           17   0.254   1.639  o<2>24 (o<2>)
     LUT5:I0->O            2   0.254   1.156  Mmux_a[0]_GND_12_o_MUX_261_o131 (a[3]_GND_12_o_MUX_258_o)
     LUT6:I1->O            1   0.254   0.682  o<1>3 (o<1>1)
     LUT3:I2->O            1   0.254   0.682  o<1>1_SW2 (N374)
     LUT5:I4->O            1   0.254   0.682  o<1>1 (o<1>2)
     LUT6:I5->O            6   0.254   0.875  o<1>21 (o<1>)
     MUXF7:S->O            1   0.185   1.112  o<0>6 (o<0>1)
     LUT5:I0->O            1   0.254   0.682  o<0>1_SW2 (N366)
     LUT5:I4->O            2   0.254   0.954  o<0>1 (o<0>2)
     end scope: 'testalu/alumultiply/a[7]_b[7]_div_4:o<0>2'
     end scope: 'testalu/alumultiply:o<0>2'
     end scope: 'testalu:o<0>2'
     LUT5:I2->O            1   0.235   0.000  Mmux_io_led820_G (N383)
     MUXF7:I1->O           1   0.175   0.790  Mmux_io_led820 (Mmux_io_led819)
     LUT6:I4->O            1   0.250   0.958  Mmux_io_led821 (Mmux_io_led820)
     LUT5:I1->O            1   0.254   0.790  Mmux_io_led822 (Mmux_io_led821)
     LUT3:I1->O            1   0.250   0.681  Mmux_io_led823 (io_led_16_OBUF)
     OBUF:I->O                 2.912          io_led_16_OBUF (io_led<16>)
    ----------------------------------------
    Total                     37.337ns (10.661ns logic, 26.676ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.850|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 12.70 secs
 
--> 


Total memory usage is 390724 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :   25 (   0 filtered)

