[PPU] PPU reset - LCDC=0x91, BGP=0xFC, mode=OAM
[PPU] PPU initialized
[GB] ROM loaded: size=32768, MBC=0x00, RAM size=0
[GB] ROM[0x1000..0x1010]: 01 CD 6A 10 21 A6 98 11...
[GB] [INT] Check #1: IME=0 IF=0xE1 IE=0x00 pending=0x00 DIV=0xAB TIMA=0x00 PC=0x0100 OP=0x00
[PPU] Rendered scanline 0 - LCDC=0x91, BGP=0xFC, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
[VRAM] Tilemap at 0x9800: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
[MEM] IO Write 0xFF0F = 0x01
[MEM] IE Write 0xFFFF = 0x01
[REGS] PPU write #1: addr=0xFF42 value=0x00 (A=0x00)
[REGS] PPU write #2: addr=0xFF43 value=0x00 (A=0x00)
[REGS] PPU write #3: addr=0xFF41 value=0x00 (A=0x00)
[MEM] IO Write 0xFF01 = 0x00
[MEM] IO Write 0xFF02 = 0x00
[REGS] PPU write #4: addr=0xFF40 value=0x80 (A=0x80)
[REGS] LCDC: 0x91 -> 0x80 (LCD=ON, BG=OFF, OBJ=OFF)
[FRAME] Frame 1 converted to RGB - has_content=0
[FRAME] First scanline samples: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[FRAME] Frame 1 ready, total_cycles=65664
[FRAME] VRAM has tile data: NO
[FRAME] Platform frame 1 - has_content=0, first_pixel=0xFFE0F8D0
[REGS] PPU write #5: addr=0xFF40 value=0x03 (A=0x03)
[REGS] LCDC: 0x80 -> 0x03 (LCD=OFF, BG=ON, OBJ=ON)
[REGS] LCD turned OFF - reset LY to 0
[REGS] PPU write #6: addr=0xFF47 value=0xE4 (A=0xE4)
[REGS] BGP palette: 0xFC -> 0xE4
[REGS] PPU write #7: addr=0xFF48 value=0xE4 (A=0xE4)
[REGS] PPU write #8: addr=0xFF49 value=0xC4 (A=0xC4)
[GB] Writing to Flag 0xC0CE = 0x00
[VRAM] Write 0x9FFF = 0x00 (offset=0x1FFF, A=0x00)
[VRAM] Write 0x9FFE = 0x00 (offset=0x1FFE, A=0x00)
[VRAM] Write 0x9FFD = 0x00 (offset=0x1FFD, A=0x00)
[VRAM] Write 0x9FFC = 0x00 (offset=0x1FFC, A=0x00)
[VRAM] Write 0x9FFB = 0x00 (offset=0x1FFB, A=0x00)
[VRAM] Write 0x9FFA = 0x00 (offset=0x1FFA, A=0x00)
[VRAM] Write 0x9FF9 = 0x00 (offset=0x1FF9, A=0x00)
[VRAM] Write 0x9FF8 = 0x00 (offset=0x1FF8, A=0x00)
[VRAM] Write 0x9FF7 = 0x00 (offset=0x1FF7, A=0x00)
[VRAM] Write 0x9FF6 = 0x00 (offset=0x1FF6, A=0x00)
[VRAM] Write 0x9FF5 = 0x00 (offset=0x1FF5, A=0x00)
[VRAM] Write 0x9FF4 = 0x00 (offset=0x1FF4, A=0x00)
[VRAM] Write 0x9FF3 = 0x00 (offset=0x1FF3, A=0x00)
[VRAM] Write 0x9FF2 = 0x00 (offset=0x1FF2, A=0x00)
[VRAM] Write 0x9FF1 = 0x00 (offset=0x1FF1, A=0x00)
[VRAM] Write 0x9FF0 = 0x00 (offset=0x1FF0, A=0x00)
[VRAM] Write 0x9FEF = 0x00 (offset=0x1FEF, A=0x00)
[VRAM] Write 0x9FEE = 0x00 (offset=0x1FEE, A=0x00)
[VRAM] Write 0x9FED = 0x00 (offset=0x1FED, A=0x00)
[VRAM] Write 0x9FEC = 0x00 (offset=0x1FEC, A=0x00)
[VRAM] Write 0x9FEB = 0x00 (offset=0x1FEB, A=0x00)
[VRAM] Write 0x9FEA = 0x00 (offset=0x1FEA, A=0x00)
[VRAM] Write 0x9FE9 = 0x00 (offset=0x1FE9, A=0x00)
[VRAM] Write 0x9FE8 = 0x00 (offset=0x1FE8, A=0x00)
[VRAM] Write 0x9FE7 = 0x00 (offset=0x1FE7, A=0x00)
[VRAM] Write 0x9FE6 = 0x00 (offset=0x1FE6, A=0x00)
[VRAM] Write 0x9FE5 = 0x00 (offset=0x1FE5, A=0x00)
[VRAM] Write 0x9FE4 = 0x00 (offset=0x1FE4, A=0x00)
[VRAM] Write 0x9FE3 = 0x00 (offset=0x1FE3, A=0x00)
[VRAM] Write 0x9FE2 = 0x00 (offset=0x1FE2, A=0x00)
[VRAM] Write 0x9FE1 = 0x00 (offset=0x1FE1, A=0x00)
[VRAM] Write 0x9FE0 = 0x00 (offset=0x1FE0, A=0x00)
[VRAM] Write 0x9FDF = 0x00 (offset=0x1FDF, A=0x00)
[VRAM] Write 0x9FDE = 0x00 (offset=0x1FDE, A=0x00)
[VRAM] Write 0x9FDD = 0x00 (offset=0x1FDD, A=0x00)
[VRAM] Write 0x9FDC = 0x00 (offset=0x1FDC, A=0x00)
[VRAM] Write 0x9FDB = 0x00 (offset=0x1FDB, A=0x00)
[VRAM] Write 0x9FDA = 0x00 (offset=0x1FDA, A=0x00)
[VRAM] Write 0x9FD9 = 0x00 (offset=0x1FD9, A=0x00)
[VRAM] Write 0x9FD8 = 0x00 (offset=0x1FD8, A=0x00)
[VRAM] Write 0x9FD7 = 0x00 (offset=0x1FD7, A=0x00)
[VRAM] Write 0x9FD6 = 0x00 (offset=0x1FD6, A=0x00)
[VRAM] Write 0x9FD5 = 0x00 (offset=0x1FD5, A=0x00)
[VRAM] Write 0x9FD4 = 0x00 (offset=0x1FD4, A=0x00)
[VRAM] Write 0x9FD3 = 0x00 (offset=0x1FD3, A=0x00)
[VRAM] Write 0x9FD2 = 0x00 (offset=0x1FD2, A=0x00)
[VRAM] Write 0x9FD1 = 0x00 (offset=0x1FD1, A=0x00)
[VRAM] Write 0x9FD0 = 0x00 (offset=0x1FD0, A=0x00)
[VRAM] Write 0x9FCF = 0x00 (offset=0x1FCF, A=0x00)
[VRAM] Write 0x9FCE = 0x00 (offset=0x1FCE, A=0x00)
[VRAM] Write 0x9FCD = 0x00 (offset=0x1FCD, A=0x00)
[VRAM] Write 0x9FCC = 0x00 (offset=0x1FCC, A=0x00)
[VRAM] Write 0x9FCB = 0x00 (offset=0x1FCB, A=0x00)
[VRAM] Write 0x9FCA = 0x00 (offset=0x1FCA, A=0x00)
[VRAM] Write 0x9FC9 = 0x00 (offset=0x1FC9, A=0x00)
[VRAM] Write 0x9FC8 = 0x00 (offset=0x1FC8, A=0x00)
[VRAM] Write 0x9FC7 = 0x00 (offset=0x1FC7, A=0x00)
[VRAM] Write 0x9FC6 = 0x00 (offset=0x1FC6, A=0x00)
[VRAM] Write 0x9FC5 = 0x00 (offset=0x1FC5, A=0x00)
[VRAM] Write 0x9FC4 = 0x00 (offset=0x1FC4, A=0x00)
[VRAM] Write 0x9FC3 = 0x00 (offset=0x1FC3, A=0x00)
[VRAM] Write 0x9FC2 = 0x00 (offset=0x1FC2, A=0x00)
[VRAM] Write 0x9FC1 = 0x00 (offset=0x1FC1, A=0x00)
[VRAM] Write 0x9FC0 = 0x00 (offset=0x1FC0, A=0x00)
[VRAM] Write 0x9FBF = 0x00 (offset=0x1FBF, A=0x00)
[VRAM] Write 0x9FBE = 0x00 (offset=0x1FBE, A=0x00)
[VRAM] Write 0x9FBD = 0x00 (offset=0x1FBD, A=0x00)
[VRAM] Write 0x9FBC = 0x00 (offset=0x1FBC, A=0x00)
[VRAM] Write 0x9FBB = 0x00 (offset=0x1FBB, A=0x00)
[VRAM] Write 0x9FBA = 0x00 (offset=0x1FBA, A=0x00)
[VRAM] Write 0x9FB9 = 0x00 (offset=0x1FB9, A=0x00)
[VRAM] Write 0x9FB8 = 0x00 (offset=0x1FB8, A=0x00)
[VRAM] Write 0x9FB7 = 0x00 (offset=0x1FB7, A=0x00)
[VRAM] Write 0x9FB6 = 0x00 (offset=0x1FB6, A=0x00)
[VRAM] Write 0x9FB5 = 0x00 (offset=0x1FB5, A=0x00)
[VRAM] Write 0x9FB4 = 0x00 (offset=0x1FB4, A=0x00)
[VRAM] Write 0x9FB3 = 0x00 (offset=0x1FB3, A=0x00)
[VRAM] Write 0x9FB2 = 0x00 (offset=0x1FB2, A=0x00)
[VRAM] Write 0x9FB1 = 0x00 (offset=0x1FB1, A=0x00)
[VRAM] Write 0x9FB0 = 0x00 (offset=0x1FB0, A=0x00)
[VRAM] Write 0x9FAF = 0x00 (offset=0x1FAF, A=0x00)
[VRAM] Write 0x9FAE = 0x00 (offset=0x1FAE, A=0x00)
[VRAM] Write 0x9FAD = 0x00 (offset=0x1FAD, A=0x00)
[VRAM] Write 0x9FAC = 0x00 (offset=0x1FAC, A=0x00)
[VRAM] Write 0x9FAB = 0x00 (offset=0x1FAB, A=0x00)
[VRAM] Write 0x9FAA = 0x00 (offset=0x1FAA, A=0x00)
[VRAM] Write 0x9FA9 = 0x00 (offset=0x1FA9, A=0x00)
[VRAM] Write 0x9FA8 = 0x00 (offset=0x1FA8, A=0x00)
[VRAM] Write 0x9FA7 = 0x00 (offset=0x1FA7, A=0x00)
[VRAM] Write 0x9FA6 = 0x00 (offset=0x1FA6, A=0x00)
[VRAM] Write 0x9FA5 = 0x00 (offset=0x1FA5, A=0x00)
[VRAM] Write 0x9FA4 = 0x00 (offset=0x1FA4, A=0x00)
[VRAM] Write 0x9FA3 = 0x00 (offset=0x1FA3, A=0x00)
[VRAM] Write 0x9FA2 = 0x00 (offset=0x1FA2, A=0x00)
[VRAM] Write 0x9FA1 = 0x00 (offset=0x1FA1, A=0x00)
[VRAM] Write 0x9FA0 = 0x00 (offset=0x1FA0, A=0x00)
[VRAM] Write 0x9F9F = 0x00 (offset=0x1F9F, A=0x00)
[VRAM] Write 0x9F9E = 0x00 (offset=0x1F9E, A=0x00)
[VRAM] Write 0x9F9D = 0x00 (offset=0x1F9D, A=0x00)
[VRAM] Write 0x9F9C = 0x00 (offset=0x1F9C, A=0x00)
[VRAM] Write 0x9F9B = 0x00 (offset=0x1F9B, A=0x00)
[VRAM] Write 0x9F9A = 0x00 (offset=0x1F9A, A=0x00)
[VRAM] Write 0x9F99 = 0x00 (offset=0x1F99, A=0x00)
[VRAM] Write 0x9F98 = 0x00 (offset=0x1F98, A=0x00)
[VRAM] Write 0x9F97 = 0x00 (offset=0x1F97, A=0x00)
[VRAM] Write 0x9F96 = 0x00 (offset=0x1F96, A=0x00)
[VRAM] Write 0x9F95 = 0x00 (offset=0x1F95, A=0x00)
[VRAM] Write 0x9F94 = 0x00 (offset=0x1F94, A=0x00)
[VRAM] Write 0x9F93 = 0x00 (offset=0x1F93, A=0x00)
[VRAM] Write 0x9F92 = 0x00 (offset=0x1F92, A=0x00)
[VRAM] Write 0x9F91 = 0x00 (offset=0x1F91, A=0x00)
[VRAM] Write 0x9F90 = 0x00 (offset=0x1F90, A=0x00)
[VRAM] Write 0x9F8F = 0x00 (offset=0x1F8F, A=0x00)
[VRAM] Write 0x9F8E = 0x00 (offset=0x1F8E, A=0x00)
[VRAM] Write 0x9F8D = 0x00 (offset=0x1F8D, A=0x00)
[VRAM] Write 0x9F8C = 0x00 (offset=0x1F8C, A=0x00)
[VRAM] Write 0x9F8B = 0x00 (offset=0x1F8B, A=0x00)
[VRAM] Write 0x9F8A = 0x00 (offset=0x1F8A, A=0x00)
[VRAM] Write 0x9F89 = 0x00 (offset=0x1F89, A=0x00)
[VRAM] Write 0x9F88 = 0x00 (offset=0x1F88, A=0x00)
[VRAM] Write 0x9F87 = 0x00 (offset=0x1F87, A=0x00)
[VRAM] Write 0x9F86 = 0x00 (offset=0x1F86, A=0x00)
[VRAM] Write 0x9F85 = 0x00 (offset=0x1F85, A=0x00)
[VRAM] Write 0x9F84 = 0x00 (offset=0x1F84, A=0x00)
[VRAM] Write 0x9F83 = 0x00 (offset=0x1F83, A=0x00)
[VRAM] Write 0x9F82 = 0x00 (offset=0x1F82, A=0x00)
[VRAM] Write 0x9F81 = 0x00 (offset=0x1F81, A=0x00)
[VRAM] Write 0x9F80 = 0x00 (offset=0x1F80, A=0x00)
[VRAM] Write 0x9F7F = 0x00 (offset=0x1F7F, A=0x00)
[VRAM] Write 0x9F7E = 0x00 (offset=0x1F7E, A=0x00)
[VRAM] Write 0x9F7D = 0x00 (offset=0x1F7D, A=0x00)
[VRAM] Write 0x9F7C = 0x00 (offset=0x1F7C, A=0x00)
[VRAM] Write 0x9F7B = 0x00 (offset=0x1F7B, A=0x00)
[VRAM] Write 0x9F7A = 0x00 (offset=0x1F7A, A=0x00)
[VRAM] Write 0x9F79 = 0x00 (offset=0x1F79, A=0x00)
[VRAM] Write 0x9F78 = 0x00 (offset=0x1F78, A=0x00)
[VRAM] Write 0x9F77 = 0x00 (offset=0x1F77, A=0x00)
[VRAM] Write 0x9F76 = 0x00 (offset=0x1F76, A=0x00)
[VRAM] Write 0x9F75 = 0x00 (offset=0x1F75, A=0x00)
[VRAM] Write 0x9F74 = 0x00 (offset=0x1F74, A=0x00)
[VRAM] Write 0x9F73 = 0x00 (offset=0x1F73, A=0x00)
[VRAM] Write 0x9F72 = 0x00 (offset=0x1F72, A=0x00)
[VRAM] Write 0x9F71 = 0x00 (offset=0x1F71, A=0x00)
[VRAM] Write 0x9F70 = 0x00 (offset=0x1F70, A=0x00)
[VRAM] Write 0x9F6F = 0x00 (offset=0x1F6F, A=0x00)
[VRAM] Write 0x9F6E = 0x00 (offset=0x1F6E, A=0x00)
[VRAM] Write 0x9F6D = 0x00 (offset=0x1F6D, A=0x00)
[VRAM] Write 0x9F6C = 0x00 (offset=0x1F6C, A=0x00)
[VRAM] Write 0x9F6B = 0x00 (offset=0x1F6B, A=0x00)
[VRAM] Write 0x9F6A = 0x00 (offset=0x1F6A, A=0x00)
[VRAM] Write 0x9F69 = 0x00 (offset=0x1F69, A=0x00)
[VRAM] Write 0x9F68 = 0x00 (offset=0x1F68, A=0x00)
[VRAM] Write 0x9F67 = 0x00 (offset=0x1F67, A=0x00)
[VRAM] Write 0x9F66 = 0x00 (offset=0x1F66, A=0x00)
[VRAM] Write 0x9F65 = 0x00 (offset=0x1F65, A=0x00)
[VRAM] Write 0x9F64 = 0x00 (offset=0x1F64, A=0x00)
[VRAM] Write 0x9F63 = 0x00 (offset=0x1F63, A=0x00)
[VRAM] Write 0x9F62 = 0x00 (offset=0x1F62, A=0x00)
[VRAM] Write 0x9F61 = 0x00 (offset=0x1F61, A=0x00)
[VRAM] Write 0x9F60 = 0x00 (offset=0x1F60, A=0x00)
[VRAM] Write 0x9F5F = 0x00 (offset=0x1F5F, A=0x00)
[VRAM] Write 0x9F5E = 0x00 (offset=0x1F5E, A=0x00)
[VRAM] Write 0x9F5D = 0x00 (offset=0x1F5D, A=0x00)
[VRAM] Write 0x9F5C = 0x00 (offset=0x1F5C, A=0x00)
[VRAM] Write 0x9F5B = 0x00 (offset=0x1F5B, A=0x00)
[VRAM] Write 0x9F5A = 0x00 (offset=0x1F5A, A=0x00)
[VRAM] Write 0x9F59 = 0x00 (offset=0x1F59, A=0x00)
[VRAM] Write 0x9F58 = 0x00 (offset=0x1F58, A=0x00)
[VRAM] Write 0x9F57 = 0x00 (offset=0x1F57, A=0x00)
[VRAM] Write 0x9F56 = 0x00 (offset=0x1F56, A=0x00)
[VRAM] Write 0x9F55 = 0x00 (offset=0x1F55, A=0x00)
[VRAM] Write 0x9F54 = 0x00 (offset=0x1F54, A=0x00)
[VRAM] Write 0x9F53 = 0x00 (offset=0x1F53, A=0x00)
[VRAM] Write 0x9F52 = 0x00 (offset=0x1F52, A=0x00)
[VRAM] Write 0x9F51 = 0x00 (offset=0x1F51, A=0x00)
[VRAM] Write 0x9F50 = 0x00 (offset=0x1F50, A=0x00)
[VRAM] Write 0x9F4F = 0x00 (offset=0x1F4F, A=0x00)
[VRAM] Write 0x9F4E = 0x00 (offset=0x1F4E, A=0x00)
[VRAM] Write 0x9F4D = 0x00 (offset=0x1F4D, A=0x00)
[VRAM] Write 0x9F4C = 0x00 (offset=0x1F4C, A=0x00)
[VRAM] Write 0x9F4B = 0x00 (offset=0x1F4B, A=0x00)
[VRAM] Write 0x9F4A = 0x00 (offset=0x1F4A, A=0x00)
[VRAM] Write 0x9F49 = 0x00 (offset=0x1F49, A=0x00)
[VRAM] Write 0x9F48 = 0x00 (offset=0x1F48, A=0x00)
[VRAM] Write 0x9F47 = 0x00 (offset=0x1F47, A=0x00)
[VRAM] Write 0x9F46 = 0x00 (offset=0x1F46, A=0x00)
[VRAM] Write 0x9F45 = 0x00 (offset=0x1F45, A=0x00)
[VRAM] Write 0x9F44 = 0x00 (offset=0x1F44, A=0x00)
[VRAM] Write 0x9F43 = 0x00 (offset=0x1F43, A=0x00)
[VRAM] Write 0x9F42 = 0x00 (offset=0x1F42, A=0x00)
[VRAM] Write 0x9F41 = 0x00 (offset=0x1F41, A=0x00)
[VRAM] Write 0x9F40 = 0x00 (offset=0x1F40, A=0x00)
[VRAM] Write 0x9F3F = 0x00 (offset=0x1F3F, A=0x00)
[VRAM] Write 0x9F3E = 0x00 (offset=0x1F3E, A=0x00)
[VRAM] Write 0x9F3D = 0x00 (offset=0x1F3D, A=0x00)
[VRAM] Write 0x9F3C = 0x00 (offset=0x1F3C, A=0x00)
[VRAM] Write 0x9F3B = 0x00 (offset=0x1F3B, A=0x00)
[VRAM] Write 0x9F3A = 0x00 (offset=0x1F3A, A=0x00)
[VRAM] Write 0x9F39 = 0x00 (offset=0x1F39, A=0x00)
[VRAM] Write 0x9F38 = 0x00 (offset=0x1F38, A=0x00)
[VRAM] Write 0x9F37 = 0x00 (offset=0x1F37, A=0x00)
[VRAM] Write 0x9F36 = 0x00 (offset=0x1F36, A=0x00)
[VRAM] Write 0x9F35 = 0x00 (offset=0x1F35, A=0x00)
[VRAM] Write 0x9F34 = 0x00 (offset=0x1F34, A=0x00)
[VRAM] Write 0x9F33 = 0x00 (offset=0x1F33, A=0x00)
[VRAM] Write 0x9F32 = 0x00 (offset=0x1F32, A=0x00)
[VRAM] Write 0x9F31 = 0x00 (offset=0x1F31, A=0x00)
[VRAM] Write 0x9F30 = 0x00 (offset=0x1F30, A=0x00)
[VRAM] Write 0x9F2F = 0x00 (offset=0x1F2F, A=0x00)
[VRAM] Write 0x9F2E = 0x00 (offset=0x1F2E, A=0x00)
[VRAM] Write 0x9F2D = 0x00 (offset=0x1F2D, A=0x00)
[VRAM] Write 0x9F2C = 0x00 (offset=0x1F2C, A=0x00)
[VRAM] Write 0x9F2B = 0x00 (offset=0x1F2B, A=0x00)
[VRAM] Write 0x9F2A = 0x00 (offset=0x1F2A, A=0x00)
[VRAM] Write 0x9F29 = 0x00 (offset=0x1F29, A=0x00)
[VRAM] Write 0x9F28 = 0x00 (offset=0x1F28, A=0x00)
[VRAM] Write 0x9F27 = 0x00 (offset=0x1F27, A=0x00)
[VRAM] Write 0x9F26 = 0x00 (offset=0x1F26, A=0x00)
[VRAM] Write 0x9F25 = 0x00 (offset=0x1F25, A=0x00)
[VRAM] Write 0x9F24 = 0x00 (offset=0x1F24, A=0x00)
[VRAM] Write 0x9F23 = 0x00 (offset=0x1F23, A=0x00)
[VRAM] Write 0x9F22 = 0x00 (offset=0x1F22, A=0x00)
[VRAM] Write 0x9F21 = 0x00 (offset=0x1F21, A=0x00)
[VRAM] Write 0x9F20 = 0x00 (offset=0x1F20, A=0x00)
[VRAM] Write 0x9F1F = 0x00 (offset=0x1F1F, A=0x00)
[VRAM] Write 0x9F1E = 0x00 (offset=0x1F1E, A=0x00)
[VRAM] Write 0x9F1D = 0x00 (offset=0x1F1D, A=0x00)
[VRAM] Write 0x9F1C = 0x00 (offset=0x1F1C, A=0x00)
[VRAM] Write 0x9F1B = 0x00 (offset=0x1F1B, A=0x00)
[VRAM] Write 0x9F1A = 0x00 (offset=0x1F1A, A=0x00)
[VRAM] Write 0x9F19 = 0x00 (offset=0x1F19, A=0x00)
[VRAM] Write 0x9F18 = 0x00 (offset=0x1F18, A=0x00)
[VRAM] Write 0x9F17 = 0x00 (offset=0x1F17, A=0x00)
[VRAM] Write 0x9F16 = 0x00 (offset=0x1F16, A=0x00)
[VRAM] Write 0x9F15 = 0x00 (offset=0x1F15, A=0x00)
[VRAM] Write 0x9F14 = 0x00 (offset=0x1F14, A=0x00)
[VRAM] Write 0x9F13 = 0x00 (offset=0x1F13, A=0x00)
[VRAM] Write 0x9F12 = 0x00 (offset=0x1F12, A=0x00)
[VRAM] Write 0x9F11 = 0x00 (offset=0x1F11, A=0x00)
[VRAM] Write 0x9F10 = 0x00 (offset=0x1F10, A=0x00)
[VRAM] Write 0x9F0F = 0x00 (offset=0x1F0F, A=0x00)
[VRAM] Write 0x9F0E = 0x00 (offset=0x1F0E, A=0x00)
[VRAM] Write 0x9F0D = 0x00 (offset=0x1F0D, A=0x00)
[VRAM] Write 0x9F0C = 0x00 (offset=0x1F0C, A=0x00)
[VRAM] Write 0x9F0B = 0x00 (offset=0x1F0B, A=0x00)
[VRAM] Write 0x9F0A = 0x00 (offset=0x1F0A, A=0x00)
[VRAM] Write 0x9F09 = 0x00 (offset=0x1F09, A=0x00)
[VRAM] Write 0x9F08 = 0x00 (offset=0x1F08, A=0x00)
[VRAM] Write 0x9F07 = 0x00 (offset=0x1F07, A=0x00)
[VRAM] Write 0x9F06 = 0x00 (offset=0x1F06, A=0x00)
[VRAM] Write 0x9F05 = 0x00 (offset=0x1F05, A=0x00)
[VRAM] Write 0x9F04 = 0x00 (offset=0x1F04, A=0x00)
[VRAM] Write 0x9F03 = 0x00 (offset=0x1F03, A=0x00)
[VRAM] Write 0x9F02 = 0x00 (offset=0x1F02, A=0x00)
[VRAM] Write 0x9F01 = 0x00 (offset=0x1F01, A=0x00)
[VRAM] Write 0x9F00 = 0x00 (offset=0x1F00, A=0x00)
[VRAM] Write 0x9EFF = 0x00 (offset=0x1EFF, A=0x00)
[VRAM] Write 0x9EFE = 0x00 (offset=0x1EFE, A=0x00)
[VRAM] Write 0x9EFD = 0x00 (offset=0x1EFD, A=0x00)
[VRAM] Write 0x9EFC = 0x00 (offset=0x1EFC, A=0x00)
[VRAM] Write 0x9EFB = 0x00 (offset=0x1EFB, A=0x00)
[VRAM] Write 0x9EFA = 0x00 (offset=0x1EFA, A=0x00)
[VRAM] Write 0x9EF9 = 0x00 (offset=0x1EF9, A=0x00)
[VRAM] Write 0x9EF8 = 0x00 (offset=0x1EF8, A=0x00)
[VRAM] Write 0x9EF7 = 0x00 (offset=0x1EF7, A=0x00)
[VRAM] Write 0x9EF6 = 0x00 (offset=0x1EF6, A=0x00)
[VRAM] Write 0x9EF5 = 0x00 (offset=0x1EF5, A=0x00)
[VRAM] Write 0x9EF4 = 0x00 (offset=0x1EF4, A=0x00)
[VRAM] Write 0x9EF3 = 0x00 (offset=0x1EF3, A=0x00)
[VRAM] Write 0x9EF2 = 0x00 (offset=0x1EF2, A=0x00)
[VRAM] Write 0x9EF1 = 0x00 (offset=0x1EF1, A=0x00)
[VRAM] Write 0x9EF0 = 0x00 (offset=0x1EF0, A=0x00)
[VRAM] Write 0x9EEF = 0x00 (offset=0x1EEF, A=0x00)
[VRAM] Write 0x9EEE = 0x00 (offset=0x1EEE, A=0x00)
[VRAM] Write 0x9EED = 0x00 (offset=0x1EED, A=0x00)
[VRAM] Write 0x9EEC = 0x00 (offset=0x1EEC, A=0x00)
[VRAM] Write 0x9EEB = 0x00 (offset=0x1EEB, A=0x00)
[VRAM] Write 0x9EEA = 0x00 (offset=0x1EEA, A=0x00)
[VRAM] Write 0x9EE9 = 0x00 (offset=0x1EE9, A=0x00)
[VRAM] Write 0x9EE8 = 0x00 (offset=0x1EE8, A=0x00)
[VRAM] Write 0x9EE7 = 0x00 (offset=0x1EE7, A=0x00)
[VRAM] Write 0x9EE6 = 0x00 (offset=0x1EE6, A=0x00)
[VRAM] Write 0x9EE5 = 0x00 (offset=0x1EE5, A=0x00)
[VRAM] Write 0x9EE4 = 0x00 (offset=0x1EE4, A=0x00)
[VRAM] Write 0x9EE3 = 0x00 (offset=0x1EE3, A=0x00)
[VRAM] Write 0x9EE2 = 0x00 (offset=0x1EE2, A=0x00)
[VRAM] Write 0x9EE1 = 0x00 (offset=0x1EE1, A=0x00)
[VRAM] Write 0x9EE0 = 0x00 (offset=0x1EE0, A=0x00)
[VRAM] Write 0x9EDF = 0x00 (offset=0x1EDF, A=0x00)
[VRAM] Write 0x9EDE = 0x00 (offset=0x1EDE, A=0x00)
[VRAM] Write 0x9EDD = 0x00 (offset=0x1EDD, A=0x00)
[VRAM] Write 0x9EDC = 0x00 (offset=0x1EDC, A=0x00)
[VRAM] Write 0x9EDB = 0x00 (offset=0x1EDB, A=0x00)
[VRAM] Write 0x9EDA = 0x00 (offset=0x1EDA, A=0x00)
[VRAM] Write 0x9ED9 = 0x00 (offset=0x1ED9, A=0x00)
[VRAM] Write 0x9ED8 = 0x00 (offset=0x1ED8, A=0x00)
[VRAM] Write 0x9ED7 = 0x00 (offset=0x1ED7, A=0x00)
[VRAM] Write 0x9ED6 = 0x00 (offset=0x1ED6, A=0x00)
[VRAM] Write 0x9ED5 = 0x00 (offset=0x1ED5, A=0x00)
[VRAM] Write 0x9ED4 = 0x00 (offset=0x1ED4, A=0x00)
[VRAM] Write 0x9ED3 = 0x00 (offset=0x1ED3, A=0x00)
[VRAM] Write 0x9ED2 = 0x00 (offset=0x1ED2, A=0x00)
[VRAM] Write 0x9ED1 = 0x00 (offset=0x1ED1, A=0x00)
[VRAM] Write 0x9ED0 = 0x00 (offset=0x1ED0, A=0x00)
[VRAM] Write 0x9ECF = 0x00 (offset=0x1ECF, A=0x00)
[VRAM] Write 0x9ECE = 0x00 (offset=0x1ECE, A=0x00)
[VRAM] Write 0x9ECD = 0x00 (offset=0x1ECD, A=0x00)
[VRAM] Write 0x9ECC = 0x00 (offset=0x1ECC, A=0x00)
[VRAM] Write 0x9ECB = 0x00 (offset=0x1ECB, A=0x00)
[VRAM] Write 0x9ECA = 0x00 (offset=0x1ECA, A=0x00)
[VRAM] Write 0x9EC9 = 0x00 (offset=0x1EC9, A=0x00)
[VRAM] Write 0x9EC8 = 0x00 (offset=0x1EC8, A=0x00)
[VRAM] Write 0x9EC7 = 0x00 (offset=0x1EC7, A=0x00)
[VRAM] Write 0x9EC6 = 0x00 (offset=0x1EC6, A=0x00)
[VRAM] Write 0x9EC5 = 0x00 (offset=0x1EC5, A=0x00)
[VRAM] Write 0x9EC4 = 0x00 (offset=0x1EC4, A=0x00)
[VRAM] Write 0x9EC3 = 0x00 (offset=0x1EC3, A=0x00)
[VRAM] Write 0x9EC2 = 0x00 (offset=0x1EC2, A=0x00)
[VRAM] Write 0x9EC1 = 0x00 (offset=0x1EC1, A=0x00)
[VRAM] Write 0x9EC0 = 0x00 (offset=0x1EC0, A=0x00)
[VRAM] Write 0x9EBF = 0x00 (offset=0x1EBF, A=0x00)
[VRAM] Write 0x9EBE = 0x00 (offset=0x1EBE, A=0x00)
[VRAM] Write 0x9EBD = 0x00 (offset=0x1EBD, A=0x00)
[VRAM] Write 0x9EBC = 0x00 (offset=0x1EBC, A=0x00)
[VRAM] Write 0x9EBB = 0x00 (offset=0x1EBB, A=0x00)
[VRAM] Write 0x9EBA = 0x00 (offset=0x1EBA, A=0x00)
[VRAM] Write 0x9EB9 = 0x00 (offset=0x1EB9, A=0x00)
[VRAM] Write 0x9EB8 = 0x00 (offset=0x1EB8, A=0x00)
[VRAM] Write 0x9EB7 = 0x00 (offset=0x1EB7, A=0x00)
[VRAM] Write 0x9EB6 = 0x00 (offset=0x1EB6, A=0x00)
[VRAM] Write 0x9EB5 = 0x00 (offset=0x1EB5, A=0x00)
[VRAM] Write 0x9EB4 = 0x00 (offset=0x1EB4, A=0x00)
[VRAM] Write 0x9EB3 = 0x00 (offset=0x1EB3, A=0x00)
[VRAM] Write 0x9EB2 = 0x00 (offset=0x1EB2, A=0x00)
[VRAM] Write 0x9EB1 = 0x00 (offset=0x1EB1, A=0x00)
[VRAM] Write 0x9EB0 = 0x00 (offset=0x1EB0, A=0x00)
[VRAM] Write 0x9EAF = 0x00 (offset=0x1EAF, A=0x00)
[VRAM] Write 0x9EAE = 0x00 (offset=0x1EAE, A=0x00)
[VRAM] Write 0x9EAD = 0x00 (offset=0x1EAD, A=0x00)
[VRAM] Write 0x9EAC = 0x00 (offset=0x1EAC, A=0x00)
[VRAM] Write 0x9EAB = 0x00 (offset=0x1EAB, A=0x00)
[VRAM] Write 0x9EAA = 0x00 (offset=0x1EAA, A=0x00)
[VRAM] Write 0x9EA9 = 0x00 (offset=0x1EA9, A=0x00)
[VRAM] Write 0x9EA8 = 0x00 (offset=0x1EA8, A=0x00)
[VRAM] Write 0x9EA7 = 0x00 (offset=0x1EA7, A=0x00)
[VRAM] Write 0x9EA6 = 0x00 (offset=0x1EA6, A=0x00)
[VRAM] Write 0x9EA5 = 0x00 (offset=0x1EA5, A=0x00)
[VRAM] Write 0x9EA4 = 0x00 (offset=0x1EA4, A=0x00)
[VRAM] Write 0x9EA3 = 0x00 (offset=0x1EA3, A=0x00)
[VRAM] Write 0x9EA2 = 0x00 (offset=0x1EA2, A=0x00)
[VRAM] Write 0x9EA1 = 0x00 (offset=0x1EA1, A=0x00)
[VRAM] Write 0x9EA0 = 0x00 (offset=0x1EA0, A=0x00)
[VRAM] Write 0x9E9F = 0x00 (offset=0x1E9F, A=0x00)
[VRAM] Write 0x9E9E = 0x00 (offset=0x1E9E, A=0x00)
[VRAM] Write 0x9E9D = 0x00 (offset=0x1E9D, A=0x00)
[VRAM] Write 0x9E9C = 0x00 (offset=0x1E9C, A=0x00)
[VRAM] Write 0x9E9B = 0x00 (offset=0x1E9B, A=0x00)
[VRAM] Write 0x9E9A = 0x00 (offset=0x1E9A, A=0x00)
[VRAM] Write 0x9E99 = 0x00 (offset=0x1E99, A=0x00)
[VRAM] Write 0x9E98 = 0x00 (offset=0x1E98, A=0x00)
[VRAM] Write 0x9E97 = 0x00 (offset=0x1E97, A=0x00)
[VRAM] Write 0x9E96 = 0x00 (offset=0x1E96, A=0x00)
[VRAM] Write 0x9E95 = 0x00 (offset=0x1E95, A=0x00)
[VRAM] Write 0x9E94 = 0x00 (offset=0x1E94, A=0x00)
[VRAM] Write 0x9E93 = 0x00 (offset=0x1E93, A=0x00)
[VRAM] Write 0x9E92 = 0x00 (offset=0x1E92, A=0x00)
[VRAM] Write 0x9E91 = 0x00 (offset=0x1E91, A=0x00)
[VRAM] Write 0x9E90 = 0x00 (offset=0x1E90, A=0x00)
[VRAM] Write 0x9E8F = 0x00 (offset=0x1E8F, A=0x00)
[VRAM] Write 0x9E8E = 0x00 (offset=0x1E8E, A=0x00)
[VRAM] Write 0x9E8D = 0x00 (offset=0x1E8D, A=0x00)
[VRAM] Write 0x9E8C = 0x00 (offset=0x1E8C, A=0x00)
[VRAM] Write 0x9E8B = 0x00 (offset=0x1E8B, A=0x00)
[VRAM] Write 0x9E8A = 0x00 (offset=0x1E8A, A=0x00)
[VRAM] Write 0x9E89 = 0x00 (offset=0x1E89, A=0x00)
[VRAM] Write 0x9E88 = 0x00 (offset=0x1E88, A=0x00)
[VRAM] Write 0x9E87 = 0x00 (offset=0x1E87, A=0x00)
[VRAM] Write 0x9E86 = 0x00 (offset=0x1E86, A=0x00)
[VRAM] Write 0x9E85 = 0x00 (offset=0x1E85, A=0x00)
[VRAM] Write 0x9E84 = 0x00 (offset=0x1E84, A=0x00)
[VRAM] Write 0x9E83 = 0x00 (offset=0x1E83, A=0x00)
[VRAM] Write 0x9E82 = 0x00 (offset=0x1E82, A=0x00)
[VRAM] Write 0x9E81 = 0x00 (offset=0x1E81, A=0x00)
[VRAM] Write 0x9E80 = 0x00 (offset=0x1E80, A=0x00)
[VRAM] Write 0x9E7F = 0x00 (offset=0x1E7F, A=0x00)
[VRAM] Write 0x9E7E = 0x00 (offset=0x1E7E, A=0x00)
[VRAM] Write 0x9E7D = 0x00 (offset=0x1E7D, A=0x00)
[VRAM] Write 0x9E7C = 0x00 (offset=0x1E7C, A=0x00)
[VRAM] Write 0x9E7B = 0x00 (offset=0x1E7B, A=0x00)
[VRAM] Write 0x9E7A = 0x00 (offset=0x1E7A, A=0x00)
[VRAM] Write 0x9E79 = 0x00 (offset=0x1E79, A=0x00)
[VRAM] Write 0x9E78 = 0x00 (offset=0x1E78, A=0x00)
[VRAM] Write 0x9E77 = 0x00 (offset=0x1E77, A=0x00)
[VRAM] Write 0x9E76 = 0x00 (offset=0x1E76, A=0x00)
[VRAM] Write 0x9E75 = 0x00 (offset=0x1E75, A=0x00)
[VRAM] Write 0x9E74 = 0x00 (offset=0x1E74, A=0x00)
[VRAM] Write 0x9E73 = 0x00 (offset=0x1E73, A=0x00)
[VRAM] Write 0x9E72 = 0x00 (offset=0x1E72, A=0x00)
[VRAM] Write 0x9E71 = 0x00 (offset=0x1E71, A=0x00)
[VRAM] Write 0x9E70 = 0x00 (offset=0x1E70, A=0x00)
[VRAM] Write 0x9E6F = 0x00 (offset=0x1E6F, A=0x00)
[VRAM] Write 0x9E6E = 0x00 (offset=0x1E6E, A=0x00)
[VRAM] Write 0x9E6D = 0x00 (offset=0x1E6D, A=0x00)
[VRAM] Write 0x9E6C = 0x00 (offset=0x1E6C, A=0x00)
[VRAM] Write 0x9E6B = 0x00 (offset=0x1E6B, A=0x00)
[VRAM] Write 0x9E6A = 0x00 (offset=0x1E6A, A=0x00)
[VRAM] Write 0x9E69 = 0x00 (offset=0x1E69, A=0x00)
[VRAM] Write 0x9E68 = 0x00 (offset=0x1E68, A=0x00)
[VRAM] Write 0x9E67 = 0x00 (offset=0x1E67, A=0x00)
[VRAM] Write 0x9E66 = 0x00 (offset=0x1E66, A=0x00)
[VRAM] Write 0x9E65 = 0x00 (offset=0x1E65, A=0x00)
[VRAM] Write 0x9E64 = 0x00 (offset=0x1E64, A=0x00)
[VRAM] Write 0x9E63 = 0x00 (offset=0x1E63, A=0x00)
[VRAM] Write 0x9E62 = 0x00 (offset=0x1E62, A=0x00)
[VRAM] Write 0x9E61 = 0x00 (offset=0x1E61, A=0x00)
[VRAM] Write 0x9E60 = 0x00 (offset=0x1E60, A=0x00)
[VRAM] Write 0x9E5F = 0x00 (offset=0x1E5F, A=0x00)
[VRAM] Write 0x9E5E = 0x00 (offset=0x1E5E, A=0x00)
[VRAM] Write 0x9E5D = 0x00 (offset=0x1E5D, A=0x00)
[VRAM] Write 0x9E5C = 0x00 (offset=0x1E5C, A=0x00)
[VRAM] Write 0x9E5B = 0x00 (offset=0x1E5B, A=0x00)
[VRAM] Write 0x9E5A = 0x00 (offset=0x1E5A, A=0x00)
[VRAM] Write 0x9E59 = 0x00 (offset=0x1E59, A=0x00)
[VRAM] Write 0x9E58 = 0x00 (offset=0x1E58, A=0x00)
[VRAM] Write 0x9E57 = 0x00 (offset=0x1E57, A=0x00)
[VRAM] Write 0x9E56 = 0x00 (offset=0x1E56, A=0x00)
[VRAM] Write 0x9E55 = 0x00 (offset=0x1E55, A=0x00)
[VRAM] Write 0x9E54 = 0x00 (offset=0x1E54, A=0x00)
[VRAM] Write 0x9E53 = 0x00 (offset=0x1E53, A=0x00)
[VRAM] Write 0x9E52 = 0x00 (offset=0x1E52, A=0x00)
[VRAM] Write 0x9E51 = 0x00 (offset=0x1E51, A=0x00)
[VRAM] Write 0x9E50 = 0x00 (offset=0x1E50, A=0x00)
[VRAM] Write 0x9E4F = 0x00 (offset=0x1E4F, A=0x00)
[VRAM] Write 0x9E4E = 0x00 (offset=0x1E4E, A=0x00)
[VRAM] Write 0x9E4D = 0x00 (offset=0x1E4D, A=0x00)
[VRAM] Write 0x9E4C = 0x00 (offset=0x1E4C, A=0x00)
[VRAM] Write 0x9E4B = 0x00 (offset=0x1E4B, A=0x00)
[VRAM] Write 0x9E4A = 0x00 (offset=0x1E4A, A=0x00)
[VRAM] Write 0x9E49 = 0x00 (offset=0x1E49, A=0x00)
[VRAM] Write 0x9E48 = 0x00 (offset=0x1E48, A=0x00)
[VRAM] Write 0x9E47 = 0x00 (offset=0x1E47, A=0x00)
[VRAM] Write 0x9E46 = 0x00 (offset=0x1E46, A=0x00)
[VRAM] Write 0x9E45 = 0x00 (offset=0x1E45, A=0x00)
[VRAM] Write 0x9E44 = 0x00 (offset=0x1E44, A=0x00)
[VRAM] Write 0x9E43 = 0x00 (offset=0x1E43, A=0x00)
[VRAM] Write 0x9E42 = 0x00 (offset=0x1E42, A=0x00)
[VRAM] Write 0x9E41 = 0x00 (offset=0x1E41, A=0x00)
[VRAM] Write 0x9E40 = 0x00 (offset=0x1E40, A=0x00)
[VRAM] Write 0x9E3F = 0x00 (offset=0x1E3F, A=0x00)
[VRAM] Write 0x9E3E = 0x00 (offset=0x1E3E, A=0x00)
[VRAM] Write 0x9E3D = 0x00 (offset=0x1E3D, A=0x00)
[VRAM] Write 0x9E3C = 0x00 (offset=0x1E3C, A=0x00)
[VRAM] Write 0x9E3B = 0x00 (offset=0x1E3B, A=0x00)
[VRAM] Write 0x9E3A = 0x00 (offset=0x1E3A, A=0x00)
[VRAM] Write 0x9E39 = 0x00 (offset=0x1E39, A=0x00)
[VRAM] Write 0x9E38 = 0x00 (offset=0x1E38, A=0x00)
[VRAM] Write 0x9E37 = 0x00 (offset=0x1E37, A=0x00)
[VRAM] Write 0x9E36 = 0x00 (offset=0x1E36, A=0x00)
[VRAM] Write 0x9E35 = 0x00 (offset=0x1E35, A=0x00)
[VRAM] Write 0x9E34 = 0x00 (offset=0x1E34, A=0x00)
[VRAM] Write 0x9E33 = 0x00 (offset=0x1E33, A=0x00)
[VRAM] Write 0x9E32 = 0x00 (offset=0x1E32, A=0x00)
[VRAM] Write 0x9E31 = 0x00 (offset=0x1E31, A=0x00)
[VRAM] Write 0x9E30 = 0x00 (offset=0x1E30, A=0x00)
[VRAM] Write 0x9E2F = 0x00 (offset=0x1E2F, A=0x00)
[VRAM] Write 0x9E2E = 0x00 (offset=0x1E2E, A=0x00)
[VRAM] Write 0x9E2D = 0x00 (offset=0x1E2D, A=0x00)
[VRAM] Write 0x9E2C = 0x00 (offset=0x1E2C, A=0x00)
[VRAM] Write 0x9E2B = 0x00 (offset=0x1E2B, A=0x00)
[VRAM] Write 0x9E2A = 0x00 (offset=0x1E2A, A=0x00)
[VRAM] Write 0x9E29 = 0x00 (offset=0x1E29, A=0x00)
[VRAM] Write 0x9E28 = 0x00 (offset=0x1E28, A=0x00)
[VRAM] Write 0x9E27 = 0x00 (offset=0x1E27, A=0x00)
[VRAM] Write 0x9E26 = 0x00 (offset=0x1E26, A=0x00)
[VRAM] Write 0x9E25 = 0x00 (offset=0x1E25, A=0x00)
[VRAM] Write 0x9E24 = 0x00 (offset=0x1E24, A=0x00)
[VRAM] Write 0x9E23 = 0x00 (offset=0x1E23, A=0x00)
[VRAM] Write 0x9E22 = 0x00 (offset=0x1E22, A=0x00)
[VRAM] Write 0x9E21 = 0x00 (offset=0x1E21, A=0x00)
[VRAM] Write 0x9E20 = 0x00 (offset=0x1E20, A=0x00)
[VRAM] Write 0x9E1F = 0x00 (offset=0x1E1F, A=0x00)
[VRAM] Write 0x9E1E = 0x00 (offset=0x1E1E, A=0x00)
[VRAM] Write 0x9E1D = 0x00 (offset=0x1E1D, A=0x00)
[VRAM] Write 0x9E1C = 0x00 (offset=0x1E1C, A=0x00)
[VRAM] Write 0x9E1B = 0x00 (offset=0x1E1B, A=0x00)
[VRAM] Write 0x9E1A = 0x00 (offset=0x1E1A, A=0x00)
[VRAM] Write 0x9E19 = 0x00 (offset=0x1E19, A=0x00)
[VRAM] Write 0x9E18 = 0x00 (offset=0x1E18, A=0x00)
[VRAM] Write 0x9E17 = 0x00 (offset=0x1E17, A=0x00)
[VRAM] Write 0x9E16 = 0x00 (offset=0x1E16, A=0x00)
[VRAM] Write 0x9E15 = 0x00 (offset=0x1E15, A=0x00)
[VRAM] Write 0x9E14 = 0x00 (offset=0x1E14, A=0x00)
[VRAM] Write 0x9E13 = 0x00 (offset=0x1E13, A=0x00)
[VRAM] Write 0x9E12 = 0x00 (offset=0x1E12, A=0x00)
[VRAM] Write 0x9E11 = 0x00 (offset=0x1E11, A=0x00)
[VRAM] Write 0x9E10 = 0x00 (offset=0x1E10, A=0x00)
[VRAM] Write 0x9E0F = 0x00 (offset=0x1E0F, A=0x00)
[VRAM] Write 0x9E0E = 0x00 (offset=0x1E0E, A=0x00)
[VRAM] Write 0x9E0D = 0x00 (offset=0x1E0D, A=0x00)
[VRAM] Write 0x9E0C = 0x00 (offset=0x1E0C, A=0x00)
[VRAM] Write 0x9E0B = 0x00 (offset=0x1E0B, A=0x00)
[VRAM] Write 0x9E0A = 0x00 (offset=0x1E0A, A=0x00)
[VRAM] Write 0x9E09 = 0x00 (offset=0x1E09, A=0x00)
[VRAM] Write 0x9E08 = 0x00 (offset=0x1E08, A=0x00)
[VRAM] Write 0x9E07 = 0x00 (offset=0x1E07, A=0x00)
[VRAM] Write 0x9E06 = 0x00 (offset=0x1E06, A=0x00)
[VRAM] Write 0x9E05 = 0x00 (offset=0x1E05, A=0x00)
[VRAM] Write 0x9E04 = 0x00 (offset=0x1E04, A=0x00)
[VRAM] Write 0x9E03 = 0x00 (offset=0x1E03, A=0x00)
[VRAM] Write 0x9E02 = 0x00 (offset=0x1E02, A=0x00)
[VRAM] Write 0x9E01 = 0x00 (offset=0x1E01, A=0x00)
[VRAM] Write 0x9E00 = 0x00 (offset=0x1E00, A=0x00)
[VRAM] Write 0x9DFF = 0x00 (offset=0x1DFF, A=0x00)
[VRAM] Write 0x9DFE = 0x00 (offset=0x1DFE, A=0x00)
[VRAM] Write 0x9DFD = 0x00 (offset=0x1DFD, A=0x00)
[VRAM] Write 0x9DFC = 0x00 (offset=0x1DFC, A=0x00)
[VRAM] Write 0x9DFB = 0x00 (offset=0x1DFB, A=0x00)
[VRAM] Write 0x9DFA = 0x00 (offset=0x1DFA, A=0x00)
[VRAM] Write 0x9DF9 = 0x00 (offset=0x1DF9, A=0x00)
[VRAM] Write 0x9DF8 = 0x00 (offset=0x1DF8, A=0x00)
[VRAM] Write 0x9DF7 = 0x00 (offset=0x1DF7, A=0x00)
[VRAM] Write 0x9DF6 = 0x00 (offset=0x1DF6, A=0x00)
[VRAM] Write 0x9DF5 = 0x00 (offset=0x1DF5, A=0x00)
[VRAM] Write 0x9DF4 = 0x00 (offset=0x1DF4, A=0x00)
[VRAM] Write 0x9DF3 = 0x00 (offset=0x1DF3, A=0x00)
[VRAM] Write 0x9DF2 = 0x00 (offset=0x1DF2, A=0x00)
[VRAM] Write 0x9DF1 = 0x00 (offset=0x1DF1, A=0x00)
[VRAM] Write 0x9DF0 = 0x00 (offset=0x1DF0, A=0x00)
[VRAM] Write 0x9DEF = 0x00 (offset=0x1DEF, A=0x00)
[VRAM] Write 0x9DEE = 0x00 (offset=0x1DEE, A=0x00)
[VRAM] Write 0x9DED = 0x00 (offset=0x1DED, A=0x00)
[VRAM] Write 0x9DEC = 0x00 (offset=0x1DEC, A=0x00)
[VRAM] Write 0x9DEB = 0x00 (offset=0x1DEB, A=0x00)
[VRAM] Write 0x9DEA = 0x00 (offset=0x1DEA, A=0x00)
[VRAM] Write 0x9DE9 = 0x00 (offset=0x1DE9, A=0x00)
[VRAM] Write 0x9DE8 = 0x00 (offset=0x1DE8, A=0x00)
[VRAM] Write 0x9DE7 = 0x00 (offset=0x1DE7, A=0x00)
[VRAM] Write 0x9DE6 = 0x00 (offset=0x1DE6, A=0x00)
[VRAM] Write 0x9DE5 = 0x00 (offset=0x1DE5, A=0x00)
[VRAM] Write 0x9DE4 = 0x00 (offset=0x1DE4, A=0x00)
[VRAM] Write 0x9DE3 = 0x00 (offset=0x1DE3, A=0x00)
[VRAM] Write 0x9DE2 = 0x00 (offset=0x1DE2, A=0x00)
[VRAM] Write 0x9DE1 = 0x00 (offset=0x1DE1, A=0x00)
[VRAM] Write 0x9DE0 = 0x00 (offset=0x1DE0, A=0x00)
[VRAM] Write 0x9DDF = 0x00 (offset=0x1DDF, A=0x00)
[VRAM] Write 0x9DDE = 0x00 (offset=0x1DDE, A=0x00)
[VRAM] Write 0x9DDD = 0x00 (offset=0x1DDD, A=0x00)
[VRAM] Write 0x9DDC = 0x00 (offset=0x1DDC, A=0x00)
[VRAM] Write 0x9DDB = 0x00 (offset=0x1DDB, A=0x00)
[VRAM] Write 0x9DDA = 0x00 (offset=0x1DDA, A=0x00)
[VRAM] Write 0x9DD9 = 0x00 (offset=0x1DD9, A=0x00)
[VRAM] Write 0x9DD8 = 0x00 (offset=0x1DD8, A=0x00)
[VRAM] Write 0x9DD7 = 0x00 (offset=0x1DD7, A=0x00)
[VRAM] Write 0x9DD6 = 0x00 (offset=0x1DD6, A=0x00)
[VRAM] Write 0x9DD5 = 0x00 (offset=0x1DD5, A=0x00)
[VRAM] Write 0x9DD4 = 0x00 (offset=0x1DD4, A=0x00)
[VRAM] Write 0x9DD3 = 0x00 (offset=0x1DD3, A=0x00)
[VRAM] Write 0x9DD2 = 0x00 (offset=0x1DD2, A=0x00)
[VRAM] Write 0x9DD1 = 0x00 (offset=0x1DD1, A=0x00)
[VRAM] Write 0x9DD0 = 0x00 (offset=0x1DD0, A=0x00)
[VRAM] Write 0x9DCF = 0x00 (offset=0x1DCF, A=0x00)
[VRAM] Write 0x9DCE = 0x00 (offset=0x1DCE, A=0x00)
[VRAM] Write 0x9DCD = 0x00 (offset=0x1DCD, A=0x00)
[VRAM] Write 0x9DCC = 0x00 (offset=0x1DCC, A=0x00)
[VRAM] Write 0x9DCB = 0x00 (offset=0x1DCB, A=0x00)
[VRAM] Write 0x9DCA = 0x00 (offset=0x1DCA, A=0x00)
[VRAM] Write 0x9DC9 = 0x00 (offset=0x1DC9, A=0x00)
[VRAM] Write 0x9DC8 = 0x00 (offset=0x1DC8, A=0x00)
[VRAM] Write 0x9DC7 = 0x00 (offset=0x1DC7, A=0x00)
[VRAM] Write 0x9DC6 = 0x00 (offset=0x1DC6, A=0x00)
[VRAM] Write 0x9DC5 = 0x00 (offset=0x1DC5, A=0x00)
[VRAM] Write 0x9DC4 = 0x00 (offset=0x1DC4, A=0x00)
[VRAM] Write 0x9DC3 = 0x00 (offset=0x1DC3, A=0x00)
[VRAM] Write 0x9DC2 = 0x00 (offset=0x1DC2, A=0x00)
[VRAM] Write 0x9DC1 = 0x00 (offset=0x1DC1, A=0x00)
[VRAM] Write 0x9DC0 = 0x00 (offset=0x1DC0, A=0x00)
[VRAM] Write 0x9DBF = 0x00 (offset=0x1DBF, A=0x00)
[VRAM] Write 0x9DBE = 0x00 (offset=0x1DBE, A=0x00)
[VRAM] Write 0x9DBD = 0x00 (offset=0x1DBD, A=0x00)
[VRAM] Write 0x9DBC = 0x00 (offset=0x1DBC, A=0x00)
[VRAM] Write 0x9DBB = 0x00 (offset=0x1DBB, A=0x00)
[VRAM] Write 0x9DBA = 0x00 (offset=0x1DBA, A=0x00)
[VRAM] Write 0x9DB9 = 0x00 (offset=0x1DB9, A=0x00)
[VRAM] Write 0x9DB8 = 0x00 (offset=0x1DB8, A=0x00)
[VRAM] Write 0x9DB7 = 0x00 (offset=0x1DB7, A=0x00)
[VRAM] Write 0x9DB6 = 0x00 (offset=0x1DB6, A=0x00)
[VRAM] Write 0x9DB5 = 0x00 (offset=0x1DB5, A=0x00)
[VRAM] Write 0x9DB4 = 0x00 (offset=0x1DB4, A=0x00)
[VRAM] Write 0x9DB3 = 0x00 (offset=0x1DB3, A=0x00)
[VRAM] Write 0x9DB2 = 0x00 (offset=0x1DB2, A=0x00)
[VRAM] Write 0x9DB1 = 0x00 (offset=0x1DB1, A=0x00)
[VRAM] Write 0x9DB0 = 0x00 (offset=0x1DB0, A=0x00)
[VRAM] Write 0x9DAF = 0x00 (offset=0x1DAF, A=0x00)
[VRAM] Write 0x9DAE = 0x00 (offset=0x1DAE, A=0x00)
[VRAM] Write 0x9DAD = 0x00 (offset=0x1DAD, A=0x00)
[VRAM] Write 0x9DAC = 0x00 (offset=0x1DAC, A=0x00)
[VRAM] Write 0x9DAB = 0x00 (offset=0x1DAB, A=0x00)
[VRAM] Write 0x9DAA = 0x00 (offset=0x1DAA, A=0x00)
[VRAM] Write 0x9DA9 = 0x00 (offset=0x1DA9, A=0x00)
[VRAM] Write 0x9DA8 = 0x00 (offset=0x1DA8, A=0x00)
[VRAM] Write 0x9DA7 = 0x00 (offset=0x1DA7, A=0x00)
[VRAM] Write 0x9DA6 = 0x00 (offset=0x1DA6, A=0x00)
[VRAM] Write 0x9DA5 = 0x00 (offset=0x1DA5, A=0x00)
[VRAM] Write 0x9DA4 = 0x00 (offset=0x1DA4, A=0x00)
[VRAM] Write 0x9DA3 = 0x00 (offset=0x1DA3, A=0x00)
[VRAM] Write 0x9DA2 = 0x00 (offset=0x1DA2, A=0x00)
[VRAM] Write 0x9DA1 = 0x00 (offset=0x1DA1, A=0x00)
[VRAM] Write 0x9DA0 = 0x00 (offset=0x1DA0, A=0x00)
[VRAM] Write 0x9D9F = 0x00 (offset=0x1D9F, A=0x00)
[VRAM] Write 0x9D9E = 0x00 (offset=0x1D9E, A=0x00)
[VRAM] Write 0x9D9D = 0x00 (offset=0x1D9D, A=0x00)
[VRAM] Write 0x9D9C = 0x00 (offset=0x1D9C, A=0x00)
[VRAM] Write 0x9D9B = 0x00 (offset=0x1D9B, A=0x00)
[VRAM] Write 0x9D9A = 0x00 (offset=0x1D9A, A=0x00)
[VRAM] Write 0x9D99 = 0x00 (offset=0x1D99, A=0x00)
[VRAM] Write 0x9D98 = 0x00 (offset=0x1D98, A=0x00)
[VRAM] Write 0x9D97 = 0x00 (offset=0x1D97, A=0x00)
[VRAM] Write 0x9D96 = 0x00 (offset=0x1D96, A=0x00)
[VRAM] Write 0x9D95 = 0x00 (offset=0x1D95, A=0x00)
[VRAM] Write 0x9D94 = 0x00 (offset=0x1D94, A=0x00)
[VRAM] Write 0x9D93 = 0x00 (offset=0x1D93, A=0x00)
[VRAM] Write 0x9D92 = 0x00 (offset=0x1D92, A=0x00)
[VRAM] Write 0x9D91 = 0x00 (offset=0x1D91, A=0x00)
[VRAM] Write 0x9D90 = 0x00 (offset=0x1D90, A=0x00)
[VRAM] Write 0x9D8F = 0x00 (offset=0x1D8F, A=0x00)
[VRAM] Write 0x9D8E = 0x00 (offset=0x1D8E, A=0x00)
[VRAM] Write 0x9D8D = 0x00 (offset=0x1D8D, A=0x00)
[VRAM] Write 0x9D8C = 0x00 (offset=0x1D8C, A=0x00)
[VRAM] Write 0x9D8B = 0x00 (offset=0x1D8B, A=0x00)
[VRAM] Write 0x9D8A = 0x00 (offset=0x1D8A, A=0x00)
[VRAM] Write 0x9D89 = 0x00 (offset=0x1D89, A=0x00)
[VRAM] Write 0x9D88 = 0x00 (offset=0x1D88, A=0x00)
[VRAM] Write 0x9D87 = 0x00 (offset=0x1D87, A=0x00)
[VRAM] Write 0x9D86 = 0x00 (offset=0x1D86, A=0x00)
[VRAM] Write 0x9D85 = 0x00 (offset=0x1D85, A=0x00)
[VRAM] Write 0x9D84 = 0x00 (offset=0x1D84, A=0x00)
[VRAM] Write 0x9D83 = 0x00 (offset=0x1D83, A=0x00)
[VRAM] Write 0x9D82 = 0x00 (offset=0x1D82, A=0x00)
[VRAM] Write 0x9D81 = 0x00 (offset=0x1D81, A=0x00)
[VRAM] Write 0x9D80 = 0x00 (offset=0x1D80, A=0x00)
[VRAM] Write 0x9D7F = 0x00 (offset=0x1D7F, A=0x00)
[VRAM] Write 0x9D7E = 0x00 (offset=0x1D7E, A=0x00)
[VRAM] Write 0x9D7D = 0x00 (offset=0x1D7D, A=0x00)
[VRAM] Write 0x9D7C = 0x00 (offset=0x1D7C, A=0x00)
[VRAM] Write 0x9D7B = 0x00 (offset=0x1D7B, A=0x00)
[VRAM] Write 0x9D7A = 0x00 (offset=0x1D7A, A=0x00)
[VRAM] Write 0x9D79 = 0x00 (offset=0x1D79, A=0x00)
[VRAM] Write 0x9D78 = 0x00 (offset=0x1D78, A=0x00)
[VRAM] Write 0x9D77 = 0x00 (offset=0x1D77, A=0x00)
[VRAM] Write 0x9D76 = 0x00 (offset=0x1D76, A=0x00)
[VRAM] Write 0x9D75 = 0x00 (offset=0x1D75, A=0x00)
[VRAM] Write 0x9D74 = 0x00 (offset=0x1D74, A=0x00)
[VRAM] Write 0x9D73 = 0x00 (offset=0x1D73, A=0x00)
[VRAM] Write 0x9D72 = 0x00 (offset=0x1D72, A=0x00)
[VRAM] Write 0x9D71 = 0x00 (offset=0x1D71, A=0x00)
[VRAM] Write 0x9D70 = 0x00 (offset=0x1D70, A=0x00)
[VRAM] Write 0x9D6F = 0x00 (offset=0x1D6F, A=0x00)
[VRAM] Write 0x9D6E = 0x00 (offset=0x1D6E, A=0x00)
[VRAM] Write 0x9D6D = 0x00 (offset=0x1D6D, A=0x00)
[VRAM] Write 0x9D6C = 0x00 (offset=0x1D6C, A=0x00)
[VRAM] Write 0x9D6B = 0x00 (offset=0x1D6B, A=0x00)
[VRAM] Write 0x9D6A = 0x00 (offset=0x1D6A, A=0x00)
[VRAM] Write 0x9D69 = 0x00 (offset=0x1D69, A=0x00)
[VRAM] Write 0x9D68 = 0x00 (offset=0x1D68, A=0x00)
[VRAM] Write 0x9D67 = 0x00 (offset=0x1D67, A=0x00)
[VRAM] Write 0x9D66 = 0x00 (offset=0x1D66, A=0x00)
[VRAM] Write 0x9D65 = 0x00 (offset=0x1D65, A=0x00)
[VRAM] Write 0x9D64 = 0x00 (offset=0x1D64, A=0x00)
[VRAM] Write 0x9D63 = 0x00 (offset=0x1D63, A=0x00)
[VRAM] Write 0x9D62 = 0x00 (offset=0x1D62, A=0x00)
[VRAM] Write 0x9D61 = 0x00 (offset=0x1D61, A=0x00)
[VRAM] Write 0x9D60 = 0x00 (offset=0x1D60, A=0x00)
[VRAM] Write 0x9D5F = 0x00 (offset=0x1D5F, A=0x00)
[VRAM] Write 0x9D5E = 0x00 (offset=0x1D5E, A=0x00)
[VRAM] Write 0x9D5D = 0x00 (offset=0x1D5D, A=0x00)
[VRAM] Write 0x9D5C = 0x00 (offset=0x1D5C, A=0x00)
[VRAM] Write 0x9D5B = 0x00 (offset=0x1D5B, A=0x00)
[VRAM] Write 0x9D5A = 0x00 (offset=0x1D5A, A=0x00)
[VRAM] Write 0x9D59 = 0x00 (offset=0x1D59, A=0x00)
[VRAM] Write 0x9D58 = 0x00 (offset=0x1D58, A=0x00)
[VRAM] Write 0x9D57 = 0x00 (offset=0x1D57, A=0x00)
[VRAM] Write 0x9D56 = 0x00 (offset=0x1D56, A=0x00)
[VRAM] Write 0x9D55 = 0x00 (offset=0x1D55, A=0x00)
[VRAM] Write 0x9D54 = 0x00 (offset=0x1D54, A=0x00)
[VRAM] Write 0x9D53 = 0x00 (offset=0x1D53, A=0x00)
[VRAM] Write 0x9D52 = 0x00 (offset=0x1D52, A=0x00)
[VRAM] Write 0x9D51 = 0x00 (offset=0x1D51, A=0x00)
[VRAM] Write 0x9D50 = 0x00 (offset=0x1D50, A=0x00)
[VRAM] Write 0x9D4F = 0x00 (offset=0x1D4F, A=0x00)
[VRAM] Write 0x9D4E = 0x00 (offset=0x1D4E, A=0x00)
[VRAM] Write 0x9D4D = 0x00 (offset=0x1D4D, A=0x00)
[VRAM] Write 0x9D4C = 0x00 (offset=0x1D4C, A=0x00)
[VRAM] Write 0x9D4B = 0x00 (offset=0x1D4B, A=0x00)
[VRAM] Write 0x9D4A = 0x00 (offset=0x1D4A, A=0x00)
[VRAM] Write 0x9D49 = 0x00 (offset=0x1D49, A=0x00)
[VRAM] Write 0x9D48 = 0x00 (offset=0x1D48, A=0x00)
[VRAM] Write 0x9D47 = 0x00 (offset=0x1D47, A=0x00)
[VRAM] Write 0x9D46 = 0x00 (offset=0x1D46, A=0x00)
[VRAM] Write 0x9D45 = 0x00 (offset=0x1D45, A=0x00)
[VRAM] Write 0x9D44 = 0x00 (offset=0x1D44, A=0x00)
[VRAM] Write 0x9D43 = 0x00 (offset=0x1D43, A=0x00)
[VRAM] Write 0x9D42 = 0x00 (offset=0x1D42, A=0x00)
[VRAM] Write 0x9D41 = 0x00 (offset=0x1D41, A=0x00)
[VRAM] Write 0x9D40 = 0x00 (offset=0x1D40, A=0x00)
[VRAM] Write 0x9D3F = 0x00 (offset=0x1D3F, A=0x00)
[VRAM] Write 0x9D3E = 0x00 (offset=0x1D3E, A=0x00)
[VRAM] Write 0x9D3D = 0x00 (offset=0x1D3D, A=0x00)
[VRAM] Write 0x9D3C = 0x00 (offset=0x1D3C, A=0x00)
[VRAM] Write 0x9D3B = 0x00 (offset=0x1D3B, A=0x00)
[VRAM] Write 0x9D3A = 0x00 (offset=0x1D3A, A=0x00)
[VRAM] Write 0x9D39 = 0x00 (offset=0x1D39, A=0x00)
[VRAM] Write 0x9D38 = 0x00 (offset=0x1D38, A=0x00)
[VRAM] Write 0x9D37 = 0x00 (offset=0x1D37, A=0x00)
[VRAM] Write 0x9D36 = 0x00 (offset=0x1D36, A=0x00)
[VRAM] Write 0x9D35 = 0x00 (offset=0x1D35, A=0x00)
[VRAM] Write 0x9D34 = 0x00 (offset=0x1D34, A=0x00)
[VRAM] Write 0x9D33 = 0x00 (offset=0x1D33, A=0x00)
[VRAM] Write 0x9D32 = 0x00 (offset=0x1D32, A=0x00)
[VRAM] Write 0x9D31 = 0x00 (offset=0x1D31, A=0x00)
[VRAM] Write 0x9D30 = 0x00 (offset=0x1D30, A=0x00)
[VRAM] Write 0x9D2F = 0x00 (offset=0x1D2F, A=0x00)
[VRAM] Write 0x9D2E = 0x00 (offset=0x1D2E, A=0x00)
[VRAM] Write 0x9D2D = 0x00 (offset=0x1D2D, A=0x00)
[VRAM] Write 0x9D2C = 0x00 (offset=0x1D2C, A=0x00)
[VRAM] Write 0x9D2B = 0x00 (offset=0x1D2B, A=0x00)
[VRAM] Write 0x9D2A = 0x00 (offset=0x1D2A, A=0x00)
[VRAM] Write 0x9D29 = 0x00 (offset=0x1D29, A=0x00)
[VRAM] Write 0x9D28 = 0x00 (offset=0x1D28, A=0x00)
[VRAM] Write 0x9D27 = 0x00 (offset=0x1D27, A=0x00)
[VRAM] Write 0x9D26 = 0x00 (offset=0x1D26, A=0x00)
[VRAM] Write 0x9D25 = 0x00 (offset=0x1D25, A=0x00)
[VRAM] Write 0x9D24 = 0x00 (offset=0x1D24, A=0x00)
[VRAM] Write 0x9D23 = 0x00 (offset=0x1D23, A=0x00)
[VRAM] Write 0x9D22 = 0x00 (offset=0x1D22, A=0x00)
[VRAM] Write 0x9D21 = 0x00 (offset=0x1D21, A=0x00)
[VRAM] Write 0x9D20 = 0x00 (offset=0x1D20, A=0x00)
[VRAM] Write 0x9D1F = 0x00 (offset=0x1D1F, A=0x00)
[VRAM] Write 0x9D1E = 0x00 (offset=0x1D1E, A=0x00)
[VRAM] Write 0x9D1D = 0x00 (offset=0x1D1D, A=0x00)
[VRAM] Write 0x9D1C = 0x00 (offset=0x1D1C, A=0x00)
[VRAM] Write 0x9D1B = 0x00 (offset=0x1D1B, A=0x00)
[VRAM] Write 0x9D1A = 0x00 (offset=0x1D1A, A=0x00)
[VRAM] Write 0x9D19 = 0x00 (offset=0x1D19, A=0x00)
[VRAM] Write 0x9D18 = 0x00 (offset=0x1D18, A=0x00)
[VRAM] Write 0x9D17 = 0x00 (offset=0x1D17, A=0x00)
[VRAM] Write 0x9D16 = 0x00 (offset=0x1D16, A=0x00)
[VRAM] Write 0x9D15 = 0x00 (offset=0x1D15, A=0x00)
[VRAM] Write 0x9D14 = 0x00 (offset=0x1D14, A=0x00)
[VRAM] Write 0x9D13 = 0x00 (offset=0x1D13, A=0x00)
[VRAM] Write 0x9D12 = 0x00 (offset=0x1D12, A=0x00)
[VRAM] Write 0x9D11 = 0x00 (offset=0x1D11, A=0x00)
[VRAM] Write 0x9D10 = 0x00 (offset=0x1D10, A=0x00)
[VRAM] Write 0x9D0F = 0x00 (offset=0x1D0F, A=0x00)
[VRAM] Write 0x9D0E = 0x00 (offset=0x1D0E, A=0x00)
[VRAM] Write 0x9D0D = 0x00 (offset=0x1D0D, A=0x00)
[VRAM] Write 0x9D0C = 0x00 (offset=0x1D0C, A=0x00)
[VRAM] Write 0x9D0B = 0x00 (offset=0x1D0B, A=0x00)
[VRAM] Write 0x9D0A = 0x00 (offset=0x1D0A, A=0x00)
[VRAM] Write 0x9D09 = 0x00 (offset=0x1D09, A=0x00)
[VRAM] Write 0x9D08 = 0x00 (offset=0x1D08, A=0x00)
[VRAM] Write 0x9D07 = 0x00 (offset=0x1D07, A=0x00)
[VRAM] Write 0x9D06 = 0x00 (offset=0x1D06, A=0x00)
[VRAM] Write 0x9D05 = 0x00 (offset=0x1D05, A=0x00)
[VRAM] Write 0x9D04 = 0x00 (offset=0x1D04, A=0x00)
[VRAM] Write 0x9D03 = 0x00 (offset=0x1D03, A=0x00)
[VRAM] Write 0x9D02 = 0x00 (offset=0x1D02, A=0x00)
[VRAM] Write 0x9D01 = 0x00 (offset=0x1D01, A=0x00)
[VRAM] Write 0x9D00 = 0x00 (offset=0x1D00, A=0x00)
[VRAM] Write 0x9CFF = 0x00 (offset=0x1CFF, A=0x00)
[VRAM] Write 0x9CFE = 0x00 (offset=0x1CFE, A=0x00)
[VRAM] Write 0x9CFD = 0x00 (offset=0x1CFD, A=0x00)
[VRAM] Write 0x9CFC = 0x00 (offset=0x1CFC, A=0x00)
[VRAM] Write 0x9CFB = 0x00 (offset=0x1CFB, A=0x00)
[VRAM] Write 0x9CFA = 0x00 (offset=0x1CFA, A=0x00)
[VRAM] Write 0x9CF9 = 0x00 (offset=0x1CF9, A=0x00)
[VRAM] Write 0x9CF8 = 0x00 (offset=0x1CF8, A=0x00)
[VRAM] Write 0x9CF7 = 0x00 (offset=0x1CF7, A=0x00)
[VRAM] Write 0x9CF6 = 0x00 (offset=0x1CF6, A=0x00)
[VRAM] Write 0x9CF5 = 0x00 (offset=0x1CF5, A=0x00)
[VRAM] Write 0x9CF4 = 0x00 (offset=0x1CF4, A=0x00)
[VRAM] Write 0x9CF3 = 0x00 (offset=0x1CF3, A=0x00)
[VRAM] Write 0x9CF2 = 0x00 (offset=0x1CF2, A=0x00)
[VRAM] Write 0x9CF1 = 0x00 (offset=0x1CF1, A=0x00)
[VRAM] Write 0x9CF0 = 0x00 (offset=0x1CF0, A=0x00)
[VRAM] Write 0x9CEF = 0x00 (offset=0x1CEF, A=0x00)
[VRAM] Write 0x9CEE = 0x00 (offset=0x1CEE, A=0x00)
[VRAM] Write 0x9CED = 0x00 (offset=0x1CED, A=0x00)
[VRAM] Write 0x9CEC = 0x00 (offset=0x1CEC, A=0x00)
[VRAM] Write 0x9CEB = 0x00 (offset=0x1CEB, A=0x00)
[VRAM] Write 0x9CEA = 0x00 (offset=0x1CEA, A=0x00)
[VRAM] Write 0x9CE9 = 0x00 (offset=0x1CE9, A=0x00)
[VRAM] Write 0x9CE8 = 0x00 (offset=0x1CE8, A=0x00)
[VRAM] Write 0x9CE7 = 0x00 (offset=0x1CE7, A=0x00)
[VRAM] Write 0x9CE6 = 0x00 (offset=0x1CE6, A=0x00)
[VRAM] Write 0x9CE5 = 0x00 (offset=0x1CE5, A=0x00)
[VRAM] Write 0x9CE4 = 0x00 (offset=0x1CE4, A=0x00)
[VRAM] Write 0x9CE3 = 0x00 (offset=0x1CE3, A=0x00)
[VRAM] Write 0x9CE2 = 0x00 (offset=0x1CE2, A=0x00)
[VRAM] Write 0x9CE1 = 0x00 (offset=0x1CE1, A=0x00)
[VRAM] Write 0x9CE0 = 0x00 (offset=0x1CE0, A=0x00)
[VRAM] Write 0x9CDF = 0x00 (offset=0x1CDF, A=0x00)
[VRAM] Write 0x9CDE = 0x00 (offset=0x1CDE, A=0x00)
[VRAM] Write 0x9CDD = 0x00 (offset=0x1CDD, A=0x00)
[VRAM] Write 0x9CDC = 0x00 (offset=0x1CDC, A=0x00)
[VRAM] Write 0x9CDB = 0x00 (offset=0x1CDB, A=0x00)
[VRAM] Write 0x9CDA = 0x00 (offset=0x1CDA, A=0x00)
[VRAM] Write 0x9CD9 = 0x00 (offset=0x1CD9, A=0x00)
[VRAM] Write 0x9CD8 = 0x00 (offset=0x1CD8, A=0x00)
[VRAM] Write 0x9CD7 = 0x00 (offset=0x1CD7, A=0x00)
[VRAM] Write 0x9CD6 = 0x00 (offset=0x1CD6, A=0x00)
[VRAM] Write 0x9CD5 = 0x00 (offset=0x1CD5, A=0x00)
[VRAM] Write 0x9CD4 = 0x00 (offset=0x1CD4, A=0x00)
[VRAM] Write 0x9CD3 = 0x00 (offset=0x1CD3, A=0x00)
[VRAM] Write 0x9CD2 = 0x00 (offset=0x1CD2, A=0x00)
[VRAM] Write 0x9CD1 = 0x00 (offset=0x1CD1, A=0x00)
[VRAM] Write 0x9CD0 = 0x00 (offset=0x1CD0, A=0x00)
[VRAM] Write 0x9CCF = 0x00 (offset=0x1CCF, A=0x00)
[VRAM] Write 0x9CCE = 0x00 (offset=0x1CCE, A=0x00)
[VRAM] Write 0x9CCD = 0x00 (offset=0x1CCD, A=0x00)
[VRAM] Write 0x9CCC = 0x00 (offset=0x1CCC, A=0x00)
[VRAM] Write 0x9CCB = 0x00 (offset=0x1CCB, A=0x00)
[VRAM] Write 0x9CCA = 0x00 (offset=0x1CCA, A=0x00)
[VRAM] Write 0x9CC9 = 0x00 (offset=0x1CC9, A=0x00)
[VRAM] Write 0x9CC8 = 0x00 (offset=0x1CC8, A=0x00)
[VRAM] Write 0x9CC7 = 0x00 (offset=0x1CC7, A=0x00)
[VRAM] Write 0x9CC6 = 0x00 (offset=0x1CC6, A=0x00)
[VRAM] Write 0x9CC5 = 0x00 (offset=0x1CC5, A=0x00)
[VRAM] Write 0x9CC4 = 0x00 (offset=0x1CC4, A=0x00)
[VRAM] Write 0x9CC3 = 0x00 (offset=0x1CC3, A=0x00)
[VRAM] Write 0x9CC2 = 0x00 (offset=0x1CC2, A=0x00)
[VRAM] Write 0x9CC1 = 0x00 (offset=0x1CC1, A=0x00)
[VRAM] Write 0x9CC0 = 0x00 (offset=0x1CC0, A=0x00)
[VRAM] Write 0x9CBF = 0x00 (offset=0x1CBF, A=0x00)
[VRAM] Write 0x9CBE = 0x00 (offset=0x1CBE, A=0x00)
[VRAM] Write 0x9CBD = 0x00 (offset=0x1CBD, A=0x00)
[VRAM] Write 0x9CBC = 0x00 (offset=0x1CBC, A=0x00)
[VRAM] Write 0x9CBB = 0x00 (offset=0x1CBB, A=0x00)
[VRAM] Write 0x9CBA = 0x00 (offset=0x1CBA, A=0x00)
[VRAM] Write 0x9CB9 = 0x00 (offset=0x1CB9, A=0x00)
[VRAM] Write 0x9CB8 = 0x00 (offset=0x1CB8, A=0x00)
[VRAM] Write 0x9CB7 = 0x00 (offset=0x1CB7, A=0x00)
[VRAM] Write 0x9CB6 = 0x00 (offset=0x1CB6, A=0x00)
[VRAM] Write 0x9CB5 = 0x00 (offset=0x1CB5, A=0x00)
[VRAM] Write 0x9CB4 = 0x00 (offset=0x1CB4, A=0x00)
[VRAM] Write 0x9CB3 = 0x00 (offset=0x1CB3, A=0x00)
[VRAM] Write 0x9CB2 = 0x00 (offset=0x1CB2, A=0x00)
[VRAM] Write 0x9CB1 = 0x00 (offset=0x1CB1, A=0x00)
[VRAM] Write 0x9CB0 = 0x00 (offset=0x1CB0, A=0x00)
[VRAM] Write 0x9CAF = 0x00 (offset=0x1CAF, A=0x00)
[VRAM] Write 0x9CAE = 0x00 (offset=0x1CAE, A=0x00)
[VRAM] Write 0x9CAD = 0x00 (offset=0x1CAD, A=0x00)
[VRAM] Write 0x9CAC = 0x00 (offset=0x1CAC, A=0x00)
[VRAM] Write 0x9CAB = 0x00 (offset=0x1CAB, A=0x00)
[VRAM] Write 0x9CAA = 0x00 (offset=0x1CAA, A=0x00)
[VRAM] Write 0x9CA9 = 0x00 (offset=0x1CA9, A=0x00)
[VRAM] Write 0x9CA8 = 0x00 (offset=0x1CA8, A=0x00)
[VRAM] Write 0x9CA7 = 0x00 (offset=0x1CA7, A=0x00)
[VRAM] Write 0x9CA6 = 0x00 (offset=0x1CA6, A=0x00)
[VRAM] Write 0x9CA5 = 0x00 (offset=0x1CA5, A=0x00)
[VRAM] Write 0x9CA4 = 0x00 (offset=0x1CA4, A=0x00)
[VRAM] Write 0x9CA3 = 0x00 (offset=0x1CA3, A=0x00)
[VRAM] Write 0x9CA2 = 0x00 (offset=0x1CA2, A=0x00)
[VRAM] Write 0x9CA1 = 0x00 (offset=0x1CA1, A=0x00)
[VRAM] Write 0x9CA0 = 0x00 (offset=0x1CA0, A=0x00)
[VRAM] Write 0x9C9F = 0x00 (offset=0x1C9F, A=0x00)
[VRAM] Write 0x9C9E = 0x00 (offset=0x1C9E, A=0x00)
[VRAM] Write 0x9C9D = 0x00 (offset=0x1C9D, A=0x00)
[VRAM] Write 0x9C9C = 0x00 (offset=0x1C9C, A=0x00)
[VRAM] Write 0x9C9B = 0x00 (offset=0x1C9B, A=0x00)
[VRAM] Write 0x9C9A = 0x00 (offset=0x1C9A, A=0x00)
[VRAM] Write 0x9C99 = 0x00 (offset=0x1C99, A=0x00)
[VRAM] Write 0x9C98 = 0x00 (offset=0x1C98, A=0x00)
[VRAM] Write 0x9C97 = 0x00 (offset=0x1C97, A=0x00)
[VRAM] Write 0x9C96 = 0x00 (offset=0x1C96, A=0x00)
[VRAM] Write 0x9C95 = 0x00 (offset=0x1C95, A=0x00)
[VRAM] Write 0x9C94 = 0x00 (offset=0x1C94, A=0x00)
[VRAM] Write 0x9C93 = 0x00 (offset=0x1C93, A=0x00)
[VRAM] Write 0x9C92 = 0x00 (offset=0x1C92, A=0x00)
[VRAM] Write 0x9C91 = 0x00 (offset=0x1C91, A=0x00)
[VRAM] Write 0x9C90 = 0x00 (offset=0x1C90, A=0x00)
[VRAM] Write 0x9C8F = 0x00 (offset=0x1C8F, A=0x00)
[VRAM] Write 0x9C8E = 0x00 (offset=0x1C8E, A=0x00)
[VRAM] Write 0x9C8D = 0x00 (offset=0x1C8D, A=0x00)
[VRAM] Write 0x9C8C = 0x00 (offset=0x1C8C, A=0x00)
[VRAM] Write 0x9C8B = 0x00 (offset=0x1C8B, A=0x00)
[VRAM] Write 0x9C8A = 0x00 (offset=0x1C8A, A=0x00)
[VRAM] Write 0x9C89 = 0x00 (offset=0x1C89, A=0x00)
[VRAM] Write 0x9C88 = 0x00 (offset=0x1C88, A=0x00)
[VRAM] Write 0x9C87 = 0x00 (offset=0x1C87, A=0x00)
[VRAM] Write 0x9C86 = 0x00 (offset=0x1C86, A=0x00)
[VRAM] Write 0x9C85 = 0x00 (offset=0x1C85, A=0x00)
[VRAM] Write 0x9C84 = 0x00 (offset=0x1C84, A=0x00)
[VRAM] Write 0x9C83 = 0x00 (offset=0x1C83, A=0x00)
[VRAM] Write 0x9C82 = 0x00 (offset=0x1C82, A=0x00)
[VRAM] Write 0x9C81 = 0x00 (offset=0x1C81, A=0x00)
[VRAM] Write 0x9C80 = 0x00 (offset=0x1C80, A=0x00)
[VRAM] Write 0x9C7F = 0x00 (offset=0x1C7F, A=0x00)
[VRAM] Write 0x9C7E = 0x00 (offset=0x1C7E, A=0x00)
[VRAM] Write 0x9C7D = 0x00 (offset=0x1C7D, A=0x00)
[VRAM] Write 0x9C7C = 0x00 (offset=0x1C7C, A=0x00)
[VRAM] Write 0x9C7B = 0x00 (offset=0x1C7B, A=0x00)
[VRAM] Write 0x9C7A = 0x00 (offset=0x1C7A, A=0x00)
[VRAM] Write 0x9C79 = 0x00 (offset=0x1C79, A=0x00)
[VRAM] Write 0x9C78 = 0x00 (offset=0x1C78, A=0x00)
[VRAM] Write 0x9C77 = 0x00 (offset=0x1C77, A=0x00)
[VRAM] Write 0x9C76 = 0x00 (offset=0x1C76, A=0x00)
[VRAM] Write 0x9C75 = 0x00 (offset=0x1C75, A=0x00)
[VRAM] Write 0x9C74 = 0x00 (offset=0x1C74, A=0x00)
[VRAM] Write 0x9C73 = 0x00 (offset=0x1C73, A=0x00)
[VRAM] Write 0x9C72 = 0x00 (offset=0x1C72, A=0x00)
[VRAM] Write 0x9C71 = 0x00 (offset=0x1C71, A=0x00)
[VRAM] Write 0x9C70 = 0x00 (offset=0x1C70, A=0x00)
[VRAM] Write 0x9C6F = 0x00 (offset=0x1C6F, A=0x00)
[VRAM] Write 0x9C6E = 0x00 (offset=0x1C6E, A=0x00)
[VRAM] Write 0x9C6D = 0x00 (offset=0x1C6D, A=0x00)
[VRAM] Write 0x9C6C = 0x00 (offset=0x1C6C, A=0x00)
[VRAM] Write 0x9C6B = 0x00 (offset=0x1C6B, A=0x00)
[VRAM] Write 0x9C6A = 0x00 (offset=0x1C6A, A=0x00)
[VRAM] Write 0x9C69 = 0x00 (offset=0x1C69, A=0x00)
[VRAM] Write 0x9C68 = 0x00 (offset=0x1C68, A=0x00)
[VRAM] Write 0x9C67 = 0x00 (offset=0x1C67, A=0x00)
[VRAM] Write 0x9C66 = 0x00 (offset=0x1C66, A=0x00)
[VRAM] Write 0x9C65 = 0x00 (offset=0x1C65, A=0x00)
[VRAM] Write 0x9C64 = 0x00 (offset=0x1C64, A=0x00)
[VRAM] Write 0x9C63 = 0x00 (offset=0x1C63, A=0x00)
[VRAM] Write 0x9C62 = 0x00 (offset=0x1C62, A=0x00)
[VRAM] Write 0x9C61 = 0x00 (offset=0x1C61, A=0x00)
[VRAM] Write 0x9C60 = 0x00 (offset=0x1C60, A=0x00)
[VRAM] Write 0x9C5F = 0x00 (offset=0x1C5F, A=0x00)
[VRAM] Write 0x9C5E = 0x00 (offset=0x1C5E, A=0x00)
[VRAM] Write 0x9C5D = 0x00 (offset=0x1C5D, A=0x00)
[VRAM] Write 0x9C5C = 0x00 (offset=0x1C5C, A=0x00)
[VRAM] Write 0x9C5B = 0x00 (offset=0x1C5B, A=0x00)
[VRAM] Write 0x9C5A = 0x00 (offset=0x1C5A, A=0x00)
[VRAM] Write 0x9C59 = 0x00 (offset=0x1C59, A=0x00)
[VRAM] Write 0x9C58 = 0x00 (offset=0x1C58, A=0x00)
[VRAM] Write 0x9C57 = 0x00 (offset=0x1C57, A=0x00)
[VRAM] Write 0x9C56 = 0x00 (offset=0x1C56, A=0x00)
[VRAM] Write 0x9C55 = 0x00 (offset=0x1C55, A=0x00)
[VRAM] Write 0x9C54 = 0x00 (offset=0x1C54, A=0x00)
[VRAM] Write 0x9C53 = 0x00 (offset=0x1C53, A=0x00)
[VRAM] Write 0x9C52 = 0x00 (offset=0x1C52, A=0x00)
[VRAM] Write 0x9C51 = 0x00 (offset=0x1C51, A=0x00)
[VRAM] Write 0x9C50 = 0x00 (offset=0x1C50, A=0x00)
[VRAM] Write 0x9C4F = 0x00 (offset=0x1C4F, A=0x00)
[VRAM] Write 0x9C4E = 0x00 (offset=0x1C4E, A=0x00)
[VRAM] Write 0x9C4D = 0x00 (offset=0x1C4D, A=0x00)
[VRAM] Write 0x9C4C = 0x00 (offset=0x1C4C, A=0x00)
[VRAM] Write 0x9C4B = 0x00 (offset=0x1C4B, A=0x00)
[VRAM] Write 0x9C4A = 0x00 (offset=0x1C4A, A=0x00)
[VRAM] Write 0x9C49 = 0x00 (offset=0x1C49, A=0x00)
[VRAM] Write 0x9C48 = 0x00 (offset=0x1C48, A=0x00)
[VRAM] Write 0x9C47 = 0x00 (offset=0x1C47, A=0x00)
[VRAM] Write 0x9C46 = 0x00 (offset=0x1C46, A=0x00)
[VRAM] Write 0x9C45 = 0x00 (offset=0x1C45, A=0x00)
[VRAM] Write 0x9C44 = 0x00 (offset=0x1C44, A=0x00)
[VRAM] Write 0x9C43 = 0x00 (offset=0x1C43, A=0x00)
[VRAM] Write 0x9C42 = 0x00 (offset=0x1C42, A=0x00)
[VRAM] Write 0x9C41 = 0x00 (offset=0x1C41, A=0x00)
[VRAM] Write 0x9C40 = 0x00 (offset=0x1C40, A=0x00)
[VRAM] Write 0x9C3F = 0x00 (offset=0x1C3F, A=0x00)
[VRAM] Write 0x9C3E = 0x00 (offset=0x1C3E, A=0x00)
[VRAM] Write 0x9C3D = 0x00 (offset=0x1C3D, A=0x00)
[VRAM] Write 0x9C3C = 0x00 (offset=0x1C3C, A=0x00)
[VRAM] Write 0x9C3B = 0x00 (offset=0x1C3B, A=0x00)
[VRAM] Write 0x9C3A = 0x00 (offset=0x1C3A, A=0x00)
[VRAM] Write 0x9C39 = 0x00 (offset=0x1C39, A=0x00)
[VRAM] Write 0x9C38 = 0x00 (offset=0x1C38, A=0x00)
[VRAM] Write 0x9C37 = 0x00 (offset=0x1C37, A=0x00)
[VRAM] Write 0x9C36 = 0x00 (offset=0x1C36, A=0x00)
[VRAM] Write 0x9C35 = 0x00 (offset=0x1C35, A=0x00)
[VRAM] Write 0x9C34 = 0x00 (offset=0x1C34, A=0x00)
[VRAM] Write 0x9C33 = 0x00 (offset=0x1C33, A=0x00)
[VRAM] Write 0x9C32 = 0x00 (offset=0x1C32, A=0x00)
[VRAM] Write 0x9C31 = 0x00 (offset=0x1C31, A=0x00)
[VRAM] Write 0x9C30 = 0x00 (offset=0x1C30, A=0x00)
[VRAM] Write 0x9C2F = 0x00 (offset=0x1C2F, A=0x00)
[VRAM] Write 0x9C2E = 0x00 (offset=0x1C2E, A=0x00)
[VRAM] Write 0x9C2D = 0x00 (offset=0x1C2D, A=0x00)
[VRAM] Write 0x9C2C = 0x00 (offset=0x1C2C, A=0x00)
[VRAM] Write 0x9C2B = 0x00 (offset=0x1C2B, A=0x00)
[VRAM] Write 0x9C2A = 0x00 (offset=0x1C2A, A=0x00)
[VRAM] Write 0x9C29 = 0x00 (offset=0x1C29, A=0x00)
[VRAM] Write 0x9C28 = 0x00 (offset=0x1C28, A=0x00)
[VRAM] Write 0x9C27 = 0x00 (offset=0x1C27, A=0x00)
[VRAM] Write 0x9C26 = 0x00 (offset=0x1C26, A=0x00)
[VRAM] Write 0x9C25 = 0x00 (offset=0x1C25, A=0x00)
[VRAM] Write 0x9C24 = 0x00 (offset=0x1C24, A=0x00)
[VRAM] Write 0x9C23 = 0x00 (offset=0x1C23, A=0x00)
[VRAM] Write 0x9C22 = 0x00 (offset=0x1C22, A=0x00)
[VRAM] Write 0x9C21 = 0x00 (offset=0x1C21, A=0x00)
[VRAM] Write 0x9C20 = 0x00 (offset=0x1C20, A=0x00)
[VRAM] Write 0x9C1F = 0x00 (offset=0x1C1F, A=0x00)
[VRAM] Write 0x9C1E = 0x00 (offset=0x1C1E, A=0x00)
[VRAM] Write 0x9C1D = 0x00 (offset=0x1C1D, A=0x00)
[VRAM] Write 0x9C1C = 0x00 (offset=0x1C1C, A=0x00)
[VRAM] Write 0x9C1B = 0x00 (offset=0x1C1B, A=0x00)
[VRAM] Write 0x9C1A = 0x00 (offset=0x1C1A, A=0x00)
[VRAM] Write 0x9C19 = 0x00 (offset=0x1C19, A=0x00)
[VRAM] Write 0x9C18 = 0x00 (offset=0x1C18, A=0x00)
[VRAM] Write 0x9C17 = 0x00 (offset=0x1C17, A=0x00)
[VRAM] Write 0x9C16 = 0x00 (offset=0x1C16, A=0x00)
[VRAM] Write 0x9C15 = 0x00 (offset=0x1C15, A=0x00)
[VRAM] Write 0x9C14 = 0x00 (offset=0x1C14, A=0x00)
[VRAM] Write 0x9C13 = 0x00 (offset=0x1C13, A=0x00)
[VRAM] Write 0x9C12 = 0x00 (offset=0x1C12, A=0x00)
[VRAM] Write 0x9C11 = 0x00 (offset=0x1C11, A=0x00)
[VRAM] Write 0x9C10 = 0x00 (offset=0x1C10, A=0x00)
[VRAM] Write 0x9C0F = 0x00 (offset=0x1C0F, A=0x00)
[VRAM] Write 0x9C0E = 0x00 (offset=0x1C0E, A=0x00)
[VRAM] Write 0x9C0D = 0x00 (offset=0x1C0D, A=0x00)
[VRAM] Write 0x9C0C = 0x00 (offset=0x1C0C, A=0x00)
[VRAM] Write 0x9C0B = 0x00 (offset=0x1C0B, A=0x00)
[VRAM] Write 0x9C0A = 0x00 (offset=0x1C0A, A=0x00)
[VRAM] Write 0x9C09 = 0x00 (offset=0x1C09, A=0x00)
[VRAM] Write 0x9C08 = 0x00 (offset=0x1C08, A=0x00)
[VRAM] Write 0x9C07 = 0x00 (offset=0x1C07, A=0x00)
[VRAM] Write 0x9C06 = 0x00 (offset=0x1C06, A=0x00)
[VRAM] Write 0x9C05 = 0x00 (offset=0x1C05, A=0x00)
[VRAM] Write 0x9C04 = 0x00 (offset=0x1C04, A=0x00)
[VRAM] Write 0x9C03 = 0x00 (offset=0x1C03, A=0x00)
[VRAM] Write 0x9C02 = 0x00 (offset=0x1C02, A=0x00)
[VRAM] Write 0x9C01 = 0x00 (offset=0x1C01, A=0x00)
[VRAM] Write 0x9C00 = 0x00 (offset=0x1C00, A=0x00)
[VRAM] Write 0x9BFF = 0x00 (offset=0x1BFF, A=0x00)
[VRAM] Write 0x9BFE = 0x00 (offset=0x1BFE, A=0x00)
[VRAM] Write 0x9BFD = 0x00 (offset=0x1BFD, A=0x00)
[VRAM] Write 0x9BFC = 0x00 (offset=0x1BFC, A=0x00)
[VRAM] Write 0x9BFB = 0x00 (offset=0x1BFB, A=0x00)
[VRAM] Write 0x9BFA = 0x00 (offset=0x1BFA, A=0x00)
[VRAM] Write 0x9BF9 = 0x00 (offset=0x1BF9, A=0x00)
[VRAM] Write 0x9BF8 = 0x00 (offset=0x1BF8, A=0x00)
[VRAM] Write 0x9BF7 = 0x00 (offset=0x1BF7, A=0x00)
[VRAM] Write 0x9BF6 = 0x00 (offset=0x1BF6, A=0x00)
[VRAM] Write 0x9BF5 = 0x00 (offset=0x1BF5, A=0x00)
[VRAM] Write 0x9BF4 = 0x00 (offset=0x1BF4, A=0x00)
[VRAM] Write 0x9BF3 = 0x00 (offset=0x1BF3, A=0x00)
[VRAM] Write 0x9BF2 = 0x00 (offset=0x1BF2, A=0x00)
[VRAM] Write 0x9BF1 = 0x00 (offset=0x1BF1, A=0x00)
[VRAM] Write 0x9BF0 = 0x00 (offset=0x1BF0, A=0x00)
[VRAM] Write 0x9BEF = 0x00 (offset=0x1BEF, A=0x00)
[VRAM] Write 0x9BEE = 0x00 (offset=0x1BEE, A=0x00)
[VRAM] Write 0x9BED = 0x00 (offset=0x1BED, A=0x00)
[VRAM] Write 0x9BEC = 0x00 (offset=0x1BEC, A=0x00)
[VRAM] Write 0x9BEB = 0x00 (offset=0x1BEB, A=0x00)
[VRAM] Write 0x9BEA = 0x00 (offset=0x1BEA, A=0x00)
[VRAM] Write 0x9BE9 = 0x00 (offset=0x1BE9, A=0x00)
[VRAM] Write 0x9BE8 = 0x00 (offset=0x1BE8, A=0x00)
[VRAM] Write 0x9BE7 = 0x00 (offset=0x1BE7, A=0x00)
[VRAM] Write 0x9BE6 = 0x00 (offset=0x1BE6, A=0x00)
[VRAM] Write 0x9BE5 = 0x00 (offset=0x1BE5, A=0x00)
[VRAM] Write 0x9BE4 = 0x00 (offset=0x1BE4, A=0x00)
[VRAM] Write 0x9BE3 = 0x00 (offset=0x1BE3, A=0x00)
[VRAM] Write 0x9BE2 = 0x00 (offset=0x1BE2, A=0x00)
[VRAM] Write 0x9BE1 = 0x00 (offset=0x1BE1, A=0x00)
[VRAM] Write 0x9BE0 = 0x00 (offset=0x1BE0, A=0x00)
[VRAM] Write 0x9BDF = 0x00 (offset=0x1BDF, A=0x00)
[VRAM] Write 0x9BDE = 0x00 (offset=0x1BDE, A=0x00)
[VRAM] Write 0x9BDD = 0x00 (offset=0x1BDD, A=0x00)
[VRAM] Write 0x9BDC = 0x00 (offset=0x1BDC, A=0x00)
[VRAM] Write 0x9BDB = 0x00 (offset=0x1BDB, A=0x00)
[VRAM] Write 0x9BDA = 0x00 (offset=0x1BDA, A=0x00)
[VRAM] Write 0x9BD9 = 0x00 (offset=0x1BD9, A=0x00)
[VRAM] Write 0x9BD8 = 0x00 (offset=0x1BD8, A=0x00)
[VRAM] Write 0x9BD7 = 0x00 (offset=0x1BD7, A=0x00)
[VRAM] Write 0x9BD6 = 0x00 (offset=0x1BD6, A=0x00)
[VRAM] Write 0x9BD5 = 0x00 (offset=0x1BD5, A=0x00)
[VRAM] Write 0x9BD4 = 0x00 (offset=0x1BD4, A=0x00)
[VRAM] Write 0x9BD3 = 0x00 (offset=0x1BD3, A=0x00)
[VRAM] Write 0x9BD2 = 0x00 (offset=0x1BD2, A=0x00)
[VRAM] Write 0x9BD1 = 0x00 (offset=0x1BD1, A=0x00)
[VRAM] Write 0x9BD0 = 0x00 (offset=0x1BD0, A=0x00)
[VRAM] Write 0x9BCF = 0x00 (offset=0x1BCF, A=0x00)
[VRAM] Write 0x9BCE = 0x00 (offset=0x1BCE, A=0x00)
[VRAM] Write 0x9BCD = 0x00 (offset=0x1BCD, A=0x00)
[VRAM] Write 0x9BCC = 0x00 (offset=0x1BCC, A=0x00)
[VRAM] Write 0x9BCB = 0x00 (offset=0x1BCB, A=0x00)
[VRAM] Write 0x9BCA = 0x00 (offset=0x1BCA, A=0x00)
[VRAM] Write 0x9BC9 = 0x00 (offset=0x1BC9, A=0x00)
[VRAM] Write 0x9BC8 = 0x00 (offset=0x1BC8, A=0x00)
[VRAM] Write 0x9BC7 = 0x00 (offset=0x1BC7, A=0x00)
[VRAM] Write 0x9BC6 = 0x00 (offset=0x1BC6, A=0x00)
[VRAM] Write 0x9BC5 = 0x00 (offset=0x1BC5, A=0x00)
[VRAM] Write 0x9BC4 = 0x00 (offset=0x1BC4, A=0x00)
[VRAM] Write 0x9BC3 = 0x00 (offset=0x1BC3, A=0x00)
[VRAM] Write 0x9BC2 = 0x00 (offset=0x1BC2, A=0x00)
[VRAM] Write 0x9BC1 = 0x00 (offset=0x1BC1, A=0x00)
[VRAM] Write 0x9BC0 = 0x00 (offset=0x1BC0, A=0x00)
[VRAM] Write 0x9BBF = 0x00 (offset=0x1BBF, A=0x00)
[VRAM] Write 0x9BBE = 0x00 (offset=0x1BBE, A=0x00)
[VRAM] Write 0x9BBD = 0x00 (offset=0x1BBD, A=0x00)
[VRAM] Write 0x9BBC = 0x00 (offset=0x1BBC, A=0x00)
[VRAM] Write 0x9BBB = 0x00 (offset=0x1BBB, A=0x00)
[VRAM] Write 0x9BBA = 0x00 (offset=0x1BBA, A=0x00)
[VRAM] Write 0x9BB9 = 0x00 (offset=0x1BB9, A=0x00)
[VRAM] Write 0x9BB8 = 0x00 (offset=0x1BB8, A=0x00)
[VRAM] Write 0x9BB7 = 0x00 (offset=0x1BB7, A=0x00)
[VRAM] Write 0x9BB6 = 0x00 (offset=0x1BB6, A=0x00)
[VRAM] Write 0x9BB5 = 0x00 (offset=0x1BB5, A=0x00)
[VRAM] Write 0x9BB4 = 0x00 (offset=0x1BB4, A=0x00)
[VRAM] Write 0x9BB3 = 0x00 (offset=0x1BB3, A=0x00)
[VRAM] Write 0x9BB2 = 0x00 (offset=0x1BB2, A=0x00)
[VRAM] Write 0x9BB1 = 0x00 (offset=0x1BB1, A=0x00)
[VRAM] Write 0x9BB0 = 0x00 (offset=0x1BB0, A=0x00)
[VRAM] Write 0x9BAF = 0x00 (offset=0x1BAF, A=0x00)
[VRAM] Write 0x9BAE = 0x00 (offset=0x1BAE, A=0x00)
[VRAM] Write 0x9BAD = 0x00 (offset=0x1BAD, A=0x00)
[VRAM] Write 0x9BAC = 0x00 (offset=0x1BAC, A=0x00)
[VRAM] Write 0x9BAB = 0x00 (offset=0x1BAB, A=0x00)
[VRAM] Write 0x9BAA = 0x00 (offset=0x1BAA, A=0x00)
[VRAM] Write 0x9BA9 = 0x00 (offset=0x1BA9, A=0x00)
[VRAM] Write 0x9BA8 = 0x00 (offset=0x1BA8, A=0x00)
[VRAM] Write 0x9BA7 = 0x00 (offset=0x1BA7, A=0x00)
[VRAM] Write 0x9BA6 = 0x00 (offset=0x1BA6, A=0x00)
[VRAM] Write 0x9BA5 = 0x00 (offset=0x1BA5, A=0x00)
[VRAM] Write 0x9BA4 = 0x00 (offset=0x1BA4, A=0x00)
[VRAM] Write 0x9BA3 = 0x00 (offset=0x1BA3, A=0x00)
[VRAM] Write 0x9BA2 = 0x00 (offset=0x1BA2, A=0x00)
[VRAM] Write 0x9BA1 = 0x00 (offset=0x1BA1, A=0x00)
[VRAM] Write 0x9BA0 = 0x00 (offset=0x1BA0, A=0x00)
[VRAM] Write 0x9B9F = 0x00 (offset=0x1B9F, A=0x00)
[VRAM] Write 0x9B9E = 0x00 (offset=0x1B9E, A=0x00)
[VRAM] Write 0x9B9D = 0x00 (offset=0x1B9D, A=0x00)
[VRAM] Write 0x9B9C = 0x00 (offset=0x1B9C, A=0x00)
[VRAM] Write 0x9B9B = 0x00 (offset=0x1B9B, A=0x00)
[VRAM] Write 0x9B9A = 0x00 (offset=0x1B9A, A=0x00)
[VRAM] Write 0x9B99 = 0x00 (offset=0x1B99, A=0x00)
[VRAM] Write 0x9B98 = 0x00 (offset=0x1B98, A=0x00)
[VRAM] Write 0x9B97 = 0x00 (offset=0x1B97, A=0x00)
[VRAM] Write 0x9B96 = 0x00 (offset=0x1B96, A=0x00)
[VRAM] Write 0x9B95 = 0x00 (offset=0x1B95, A=0x00)
[VRAM] Write 0x9B94 = 0x00 (offset=0x1B94, A=0x00)
[VRAM] Write 0x9B93 = 0x00 (offset=0x1B93, A=0x00)
[VRAM] Write 0x9B92 = 0x00 (offset=0x1B92, A=0x00)
[VRAM] Write 0x9B91 = 0x00 (offset=0x1B91, A=0x00)
[VRAM] Write 0x9B90 = 0x00 (offset=0x1B90, A=0x00)
[VRAM] Write 0x9B8F = 0x00 (offset=0x1B8F, A=0x00)
[VRAM] Write 0x9B8E = 0x00 (offset=0x1B8E, A=0x00)
[VRAM] Write 0x9B8D = 0x00 (offset=0x1B8D, A=0x00)
[VRAM] Write 0x9B8C = 0x00 (offset=0x1B8C, A=0x00)
[VRAM] Write 0x9B8B = 0x00 (offset=0x1B8B, A=0x00)
[VRAM] Write 0x9B8A = 0x00 (offset=0x1B8A, A=0x00)
[VRAM] Write 0x9B89 = 0x00 (offset=0x1B89, A=0x00)
[VRAM] Write 0x9B88 = 0x00 (offset=0x1B88, A=0x00)
[VRAM] Write 0x9B87 = 0x00 (offset=0x1B87, A=0x00)
[VRAM] Write 0x9B86 = 0x00 (offset=0x1B86, A=0x00)
[VRAM] Write 0x9B85 = 0x00 (offset=0x1B85, A=0x00)
[VRAM] Write 0x9B84 = 0x00 (offset=0x1B84, A=0x00)
[VRAM] Write 0x9B83 = 0x00 (offset=0x1B83, A=0x00)
[VRAM] Write 0x9B82 = 0x00 (offset=0x1B82, A=0x00)
[VRAM] Write 0x9B81 = 0x00 (offset=0x1B81, A=0x00)
[VRAM] Write 0x9B80 = 0x00 (offset=0x1B80, A=0x00)
[VRAM] Write 0x9B7F = 0x00 (offset=0x1B7F, A=0x00)
[VRAM] Write 0x9B7E = 0x00 (offset=0x1B7E, A=0x00)
[VRAM] Write 0x9B7D = 0x00 (offset=0x1B7D, A=0x00)
[VRAM] Write 0x9B7C = 0x00 (offset=0x1B7C, A=0x00)
[VRAM] Write 0x9B7B = 0x00 (offset=0x1B7B, A=0x00)
[VRAM] Write 0x9B7A = 0x00 (offset=0x1B7A, A=0x00)
[VRAM] Write 0x9B79 = 0x00 (offset=0x1B79, A=0x00)
[VRAM] Write 0x9B78 = 0x00 (offset=0x1B78, A=0x00)
[VRAM] Write 0x9B77 = 0x00 (offset=0x1B77, A=0x00)
[VRAM] Write 0x9B76 = 0x00 (offset=0x1B76, A=0x00)
[VRAM] Write 0x9B75 = 0x00 (offset=0x1B75, A=0x00)
[VRAM] Write 0x9B74 = 0x00 (offset=0x1B74, A=0x00)
[VRAM] Write 0x9B73 = 0x00 (offset=0x1B73, A=0x00)
[VRAM] Write 0x9B72 = 0x00 (offset=0x1B72, A=0x00)
[VRAM] Write 0x9B71 = 0x00 (offset=0x1B71, A=0x00)
[VRAM] Write 0x9B70 = 0x00 (offset=0x1B70, A=0x00)
[VRAM] Write 0x9B6F = 0x00 (offset=0x1B6F, A=0x00)
[VRAM] Write 0x9B6E = 0x00 (offset=0x1B6E, A=0x00)
[VRAM] Write 0x9B6D = 0x00 (offset=0x1B6D, A=0x00)
[VRAM] Write 0x9B6C = 0x00 (offset=0x1B6C, A=0x00)
[VRAM] Write 0x9B6B = 0x00 (offset=0x1B6B, A=0x00)
[VRAM] Write 0x9B6A = 0x00 (offset=0x1B6A, A=0x00)
[VRAM] Write 0x9B69 = 0x00 (offset=0x1B69, A=0x00)
[VRAM] Write 0x9B68 = 0x00 (offset=0x1B68, A=0x00)
[VRAM] Write 0x9B67 = 0x00 (offset=0x1B67, A=0x00)
[VRAM] Write 0x9B66 = 0x00 (offset=0x1B66, A=0x00)
[VRAM] Write 0x9B65 = 0x00 (offset=0x1B65, A=0x00)
[VRAM] Write 0x9B64 = 0x00 (offset=0x1B64, A=0x00)
[VRAM] Write 0x9B63 = 0x00 (offset=0x1B63, A=0x00)
[VRAM] Write 0x9B62 = 0x00 (offset=0x1B62, A=0x00)
[VRAM] Write 0x9B61 = 0x00 (offset=0x1B61, A=0x00)
[VRAM] Write 0x9B60 = 0x00 (offset=0x1B60, A=0x00)
[VRAM] Write 0x9B5F = 0x00 (offset=0x1B5F, A=0x00)
[VRAM] Write 0x9B5E = 0x00 (offset=0x1B5E, A=0x00)
[VRAM] Write 0x9B5D = 0x00 (offset=0x1B5D, A=0x00)
[VRAM] Write 0x9B5C = 0x00 (offset=0x1B5C, A=0x00)
[VRAM] Write 0x9B5B = 0x00 (offset=0x1B5B, A=0x00)
[VRAM] Write 0x9B5A = 0x00 (offset=0x1B5A, A=0x00)
[VRAM] Write 0x9B59 = 0x00 (offset=0x1B59, A=0x00)
[VRAM] Write 0x9B58 = 0x00 (offset=0x1B58, A=0x00)
[VRAM] Write 0x9B57 = 0x00 (offset=0x1B57, A=0x00)
[VRAM] Write 0x9B56 = 0x00 (offset=0x1B56, A=0x00)
[VRAM] Write 0x9B55 = 0x00 (offset=0x1B55, A=0x00)
[VRAM] Write 0x9B54 = 0x00 (offset=0x1B54, A=0x00)
[VRAM] Write 0x9B53 = 0x00 (offset=0x1B53, A=0x00)
[VRAM] Write 0x9B52 = 0x00 (offset=0x1B52, A=0x00)
[VRAM] Write 0x9B51 = 0x00 (offset=0x1B51, A=0x00)
[VRAM] Write 0x9B50 = 0x00 (offset=0x1B50, A=0x00)
[VRAM] Write 0x9B4F = 0x00 (offset=0x1B4F, A=0x00)
[VRAM] Write 0x9B4E = 0x00 (offset=0x1B4E, A=0x00)
[VRAM] Write 0x9B4D = 0x00 (offset=0x1B4D, A=0x00)
[VRAM] Write 0x9B4C = 0x00 (offset=0x1B4C, A=0x00)
[VRAM] Write 0x9B4B = 0x00 (offset=0x1B4B, A=0x00)
[VRAM] Write 0x9B4A = 0x00 (offset=0x1B4A, A=0x00)
[VRAM] Write 0x9B49 = 0x00 (offset=0x1B49, A=0x00)
[VRAM] Write 0x9B48 = 0x00 (offset=0x1B48, A=0x00)
[VRAM] Write 0x9B47 = 0x00 (offset=0x1B47, A=0x00)
[VRAM] Write 0x9B46 = 0x00 (offset=0x1B46, A=0x00)
[VRAM] Write 0x9B45 = 0x00 (offset=0x1B45, A=0x00)
[VRAM] Write 0x9B44 = 0x00 (offset=0x1B44, A=0x00)
[VRAM] Write 0x9B43 = 0x00 (offset=0x1B43, A=0x00)
[VRAM] Write 0x9B42 = 0x00 (offset=0x1B42, A=0x00)
[VRAM] Write 0x9B41 = 0x00 (offset=0x1B41, A=0x00)
[VRAM] Write 0x9B40 = 0x00 (offset=0x1B40, A=0x00)
[VRAM] Write 0x9B3F = 0x00 (offset=0x1B3F, A=0x00)
[VRAM] Write 0x9B3E = 0x00 (offset=0x1B3E, A=0x00)
[VRAM] Write 0x9B3D = 0x00 (offset=0x1B3D, A=0x00)
[VRAM] Write 0x9B3C = 0x00 (offset=0x1B3C, A=0x00)
[VRAM] Write 0x9B3B = 0x00 (offset=0x1B3B, A=0x00)
[VRAM] Write 0x9B3A = 0x00 (offset=0x1B3A, A=0x00)
[VRAM] Write 0x9B39 = 0x00 (offset=0x1B39, A=0x00)
[VRAM] Write 0x9B38 = 0x00 (offset=0x1B38, A=0x00)
[VRAM] Write 0x9B37 = 0x00 (offset=0x1B37, A=0x00)
[VRAM] Write 0x9B36 = 0x00 (offset=0x1B36, A=0x00)
[VRAM] Write 0x9B35 = 0x00 (offset=0x1B35, A=0x00)
[VRAM] Write 0x9B34 = 0x00 (offset=0x1B34, A=0x00)
[VRAM] Write 0x9B33 = 0x00 (offset=0x1B33, A=0x00)
[VRAM] Write 0x9B32 = 0x00 (offset=0x1B32, A=0x00)
[VRAM] Write 0x9B31 = 0x00 (offset=0x1B31, A=0x00)
[VRAM] Write 0x9B30 = 0x00 (offset=0x1B30, A=0x00)
[VRAM] Write 0x9B2F = 0x00 (offset=0x1B2F, A=0x00)
[VRAM] Write 0x9B2E = 0x00 (offset=0x1B2E, A=0x00)
[VRAM] Write 0x9B2D = 0x00 (offset=0x1B2D, A=0x00)
[VRAM] Write 0x9B2C = 0x00 (offset=0x1B2C, A=0x00)
[VRAM] Write 0x9B2B = 0x00 (offset=0x1B2B, A=0x00)
[VRAM] Write 0x9B2A = 0x00 (offset=0x1B2A, A=0x00)
[VRAM] Write 0x9B29 = 0x00 (offset=0x1B29, A=0x00)
[VRAM] Write 0x9B28 = 0x00 (offset=0x1B28, A=0x00)
[VRAM] Write 0x9B27 = 0x00 (offset=0x1B27, A=0x00)
[VRAM] Write 0x9B26 = 0x00 (offset=0x1B26, A=0x00)
[VRAM] Write 0x9B25 = 0x00 (offset=0x1B25, A=0x00)
[VRAM] Write 0x9B24 = 0x00 (offset=0x1B24, A=0x00)
[VRAM] Write 0x9B23 = 0x00 (offset=0x1B23, A=0x00)
[VRAM] Write 0x9B22 = 0x00 (offset=0x1B22, A=0x00)
[VRAM] Write 0x9B21 = 0x00 (offset=0x1B21, A=0x00)
[VRAM] Write 0x9B20 = 0x00 (offset=0x1B20, A=0x00)
[VRAM] Write 0x9B1F = 0x00 (offset=0x1B1F, A=0x00)
[VRAM] Write 0x9B1E = 0x00 (offset=0x1B1E, A=0x00)
[VRAM] Write 0x9B1D = 0x00 (offset=0x1B1D, A=0x00)
[VRAM] Write 0x9B1C = 0x00 (offset=0x1B1C, A=0x00)
[VRAM] Write 0x9B1B = 0x00 (offset=0x1B1B, A=0x00)
[VRAM] Write 0x9B1A = 0x00 (offset=0x1B1A, A=0x00)
[VRAM] Write 0x9B19 = 0x00 (offset=0x1B19, A=0x00)
[VRAM] Write 0x9B18 = 0x00 (offset=0x1B18, A=0x00)
[VRAM] Write 0x9B17 = 0x00 (offset=0x1B17, A=0x00)
[VRAM] Write 0x9B16 = 0x00 (offset=0x1B16, A=0x00)
[VRAM] Write 0x9B15 = 0x00 (offset=0x1B15, A=0x00)
[VRAM] Write 0x9B14 = 0x00 (offset=0x1B14, A=0x00)
[VRAM] Write 0x9B13 = 0x00 (offset=0x1B13, A=0x00)
[VRAM] Write 0x9B12 = 0x00 (offset=0x1B12, A=0x00)
[VRAM] Write 0x9B11 = 0x00 (offset=0x1B11, A=0x00)
[VRAM] Write 0x9B10 = 0x00 (offset=0x1B10, A=0x00)
[VRAM] Write 0x9B0F = 0x00 (offset=0x1B0F, A=0x00)
[VRAM] Write 0x9B0E = 0x00 (offset=0x1B0E, A=0x00)
[VRAM] Write 0x9B0D = 0x00 (offset=0x1B0D, A=0x00)
[VRAM] Write 0x9B0C = 0x00 (offset=0x1B0C, A=0x00)
[VRAM] Write 0x9B0B = 0x00 (offset=0x1B0B, A=0x00)
[VRAM] Write 0x9B0A = 0x00 (offset=0x1B0A, A=0x00)
[VRAM] Write 0x9B09 = 0x00 (offset=0x1B09, A=0x00)
[VRAM] Write 0x9B08 = 0x00 (offset=0x1B08, A=0x00)
[VRAM] Write 0x9B07 = 0x00 (offset=0x1B07, A=0x00)
[VRAM] Write 0x9B06 = 0x00 (offset=0x1B06, A=0x00)
[VRAM] Write 0x9B05 = 0x00 (offset=0x1B05, A=0x00)
[VRAM] Write 0x9B04 = 0x00 (offset=0x1B04, A=0x00)
[VRAM] Write 0x9B03 = 0x00 (offset=0x1B03, A=0x00)
[VRAM] Write 0x9B02 = 0x00 (offset=0x1B02, A=0x00)
[VRAM] Write 0x9B01 = 0x00 (offset=0x1B01, A=0x00)
[VRAM] Write 0x9B00 = 0x00 (offset=0x1B00, A=0x00)
[VRAM] Write 0x9AFF = 0x00 (offset=0x1AFF, A=0x00)
[VRAM] Write 0x9AFE = 0x00 (offset=0x1AFE, A=0x00)
[VRAM] Write 0x9AFD = 0x00 (offset=0x1AFD, A=0x00)
[VRAM] Write 0x9AFC = 0x00 (offset=0x1AFC, A=0x00)
[VRAM] Write 0x9AFB = 0x00 (offset=0x1AFB, A=0x00)
[VRAM] Write 0x9AFA = 0x00 (offset=0x1AFA, A=0x00)
[VRAM] Write 0x9AF9 = 0x00 (offset=0x1AF9, A=0x00)
[VRAM] Write 0x9AF8 = 0x00 (offset=0x1AF8, A=0x00)
[VRAM] Write 0x9AF7 = 0x00 (offset=0x1AF7, A=0x00)
[VRAM] Write 0x9AF6 = 0x00 (offset=0x1AF6, A=0x00)
[VRAM] Write 0x9AF5 = 0x00 (offset=0x1AF5, A=0x00)
[VRAM] Write 0x9AF4 = 0x00 (offset=0x1AF4, A=0x00)
[VRAM] Write 0x9AF3 = 0x00 (offset=0x1AF3, A=0x00)
[VRAM] Write 0x9AF2 = 0x00 (offset=0x1AF2, A=0x00)
[VRAM] Write 0x9AF1 = 0x00 (offset=0x1AF1, A=0x00)
[VRAM] Write 0x9AF0 = 0x00 (offset=0x1AF0, A=0x00)
[VRAM] Write 0x9AEF = 0x00 (offset=0x1AEF, A=0x00)
[VRAM] Write 0x9AEE = 0x00 (offset=0x1AEE, A=0x00)
[VRAM] Write 0x9AED = 0x00 (offset=0x1AED, A=0x00)
[VRAM] Write 0x9AEC = 0x00 (offset=0x1AEC, A=0x00)
[VRAM] Write 0x9AEB = 0x00 (offset=0x1AEB, A=0x00)
[VRAM] Write 0x9AEA = 0x00 (offset=0x1AEA, A=0x00)
[VRAM] Write 0x9AE9 = 0x00 (offset=0x1AE9, A=0x00)
[VRAM] Write 0x9AE8 = 0x00 (offset=0x1AE8, A=0x00)
[VRAM] Write 0x9AE7 = 0x00 (offset=0x1AE7, A=0x00)
[VRAM] Write 0x9AE6 = 0x00 (offset=0x1AE6, A=0x00)
[VRAM] Write 0x9AE5 = 0x00 (offset=0x1AE5, A=0x00)
[VRAM] Write 0x9AE4 = 0x00 (offset=0x1AE4, A=0x00)
[VRAM] Write 0x9AE3 = 0x00 (offset=0x1AE3, A=0x00)
[VRAM] Write 0x9AE2 = 0x00 (offset=0x1AE2, A=0x00)
[VRAM] Write 0x9AE1 = 0x00 (offset=0x1AE1, A=0x00)
[VRAM] Write 0x9AE0 = 0x00 (offset=0x1AE0, A=0x00)
[VRAM] Write 0x9ADF = 0x00 (offset=0x1ADF, A=0x00)
[VRAM] Write 0x9ADE = 0x00 (offset=0x1ADE, A=0x00)
[VRAM] Write 0x9ADD = 0x00 (offset=0x1ADD, A=0x00)
[VRAM] Write 0x9ADC = 0x00 (offset=0x1ADC, A=0x00)
[VRAM] Write 0x9ADB = 0x00 (offset=0x1ADB, A=0x00)
[VRAM] Write 0x9ADA = 0x00 (offset=0x1ADA, A=0x00)
[VRAM] Write 0x9AD9 = 0x00 (offset=0x1AD9, A=0x00)
[VRAM] Write 0x9AD8 = 0x00 (offset=0x1AD8, A=0x00)
[VRAM] Write 0x9AD7 = 0x00 (offset=0x1AD7, A=0x00)
[VRAM] Write 0x9AD6 = 0x00 (offset=0x1AD6, A=0x00)
[VRAM] Write 0x9AD5 = 0x00 (offset=0x1AD5, A=0x00)
[VRAM] Write 0x9AD4 = 0x00 (offset=0x1AD4, A=0x00)
[VRAM] Write 0x9AD3 = 0x00 (offset=0x1AD3, A=0x00)
[VRAM] Write 0x9AD2 = 0x00 (offset=0x1AD2, A=0x00)
[VRAM] Write 0x9AD1 = 0x00 (offset=0x1AD1, A=0x00)
[VRAM] Write 0x9AD0 = 0x00 (offset=0x1AD0, A=0x00)
[VRAM] Write 0x9ACF = 0x00 (offset=0x1ACF, A=0x00)
[VRAM] Write 0x9ACE = 0x00 (offset=0x1ACE, A=0x00)
[VRAM] Write 0x9ACD = 0x00 (offset=0x1ACD, A=0x00)
[VRAM] Write 0x9ACC = 0x00 (offset=0x1ACC, A=0x00)
[VRAM] Write 0x9ACB = 0x00 (offset=0x1ACB, A=0x00)
[VRAM] Write 0x9ACA = 0x00 (offset=0x1ACA, A=0x00)
[VRAM] Write 0x9AC9 = 0x00 (offset=0x1AC9, A=0x00)
[VRAM] Write 0x9AC8 = 0x00 (offset=0x1AC8, A=0x00)
[VRAM] Write 0x9AC7 = 0x00 (offset=0x1AC7, A=0x00)
[VRAM] Write 0x9AC6 = 0x00 (offset=0x1AC6, A=0x00)
[VRAM] Write 0x9AC5 = 0x00 (offset=0x1AC5, A=0x00)
[VRAM] Write 0x9AC4 = 0x00 (offset=0x1AC4, A=0x00)
[VRAM] Write 0x9AC3 = 0x00 (offset=0x1AC3, A=0x00)
[VRAM] Write 0x9AC2 = 0x00 (offset=0x1AC2, A=0x00)
[VRAM] Write 0x9AC1 = 0x00 (offset=0x1AC1, A=0x00)
[VRAM] Write 0x9AC0 = 0x00 (offset=0x1AC0, A=0x00)
[VRAM] Write 0x9ABF = 0x00 (offset=0x1ABF, A=0x00)
[VRAM] Write 0x9ABE = 0x00 (offset=0x1ABE, A=0x00)
[VRAM] Write 0x9ABD = 0x00 (offset=0x1ABD, A=0x00)
[VRAM] Write 0x9ABC = 0x00 (offset=0x1ABC, A=0x00)
[VRAM] Write 0x9ABB = 0x00 (offset=0x1ABB, A=0x00)
[VRAM] Write 0x9ABA = 0x00 (offset=0x1ABA, A=0x00)
[VRAM] Write 0x9AB9 = 0x00 (offset=0x1AB9, A=0x00)
[VRAM] Write 0x9AB8 = 0x00 (offset=0x1AB8, A=0x00)
[VRAM] Write 0x9AB7 = 0x00 (offset=0x1AB7, A=0x00)
[VRAM] Write 0x9AB6 = 0x00 (offset=0x1AB6, A=0x00)
[VRAM] Write 0x9AB5 = 0x00 (offset=0x1AB5, A=0x00)
[VRAM] Write 0x9AB4 = 0x00 (offset=0x1AB4, A=0x00)
[VRAM] Write 0x9AB3 = 0x00 (offset=0x1AB3, A=0x00)
[VRAM] Write 0x9AB2 = 0x00 (offset=0x1AB2, A=0x00)
[VRAM] Write 0x9AB1 = 0x00 (offset=0x1AB1, A=0x00)
[VRAM] Write 0x9AB0 = 0x00 (offset=0x1AB0, A=0x00)
[VRAM] Write 0x9AAF = 0x00 (offset=0x1AAF, A=0x00)
[VRAM] Write 0x9AAE = 0x00 (offset=0x1AAE, A=0x00)
[VRAM] Write 0x9AAD = 0x00 (offset=0x1AAD, A=0x00)
[VRAM] Write 0x9AAC = 0x00 (offset=0x1AAC, A=0x00)
[VRAM] Write 0x9AAB = 0x00 (offset=0x1AAB, A=0x00)
[VRAM] Write 0x9AAA = 0x00 (offset=0x1AAA, A=0x00)
[VRAM] Write 0x9AA9 = 0x00 (offset=0x1AA9, A=0x00)
[VRAM] Write 0x9AA8 = 0x00 (offset=0x1AA8, A=0x00)
[VRAM] Write 0x9AA7 = 0x00 (offset=0x1AA7, A=0x00)
[VRAM] Write 0x9AA6 = 0x00 (offset=0x1AA6, A=0x00)
[VRAM] Write 0x9AA5 = 0x00 (offset=0x1AA5, A=0x00)
[VRAM] Write 0x9AA4 = 0x00 (offset=0x1AA4, A=0x00)
[VRAM] Write 0x9AA3 = 0x00 (offset=0x1AA3, A=0x00)
[VRAM] Write 0x9AA2 = 0x00 (offset=0x1AA2, A=0x00)
[VRAM] Write 0x9AA1 = 0x00 (offset=0x1AA1, A=0x00)
[VRAM] Write 0x9AA0 = 0x00 (offset=0x1AA0, A=0x00)
[VRAM] Write 0x9A9F = 0x00 (offset=0x1A9F, A=0x00)
[VRAM] Write 0x9A9E = 0x00 (offset=0x1A9E, A=0x00)
[VRAM] Write 0x9A9D = 0x00 (offset=0x1A9D, A=0x00)
[VRAM] Write 0x9A9C = 0x00 (offset=0x1A9C, A=0x00)
[VRAM] Write 0x9A9B = 0x00 (offset=0x1A9B, A=0x00)
[VRAM] Write 0x9A9A = 0x00 (offset=0x1A9A, A=0x00)
[VRAM] Write 0x9A99 = 0x00 (offset=0x1A99, A=0x00)
[VRAM] Write 0x9A98 = 0x00 (offset=0x1A98, A=0x00)
[VRAM] Write 0x9A97 = 0x00 (offset=0x1A97, A=0x00)
[VRAM] Write 0x9A96 = 0x00 (offset=0x1A96, A=0x00)
[VRAM] Write 0x9A95 = 0x00 (offset=0x1A95, A=0x00)
[VRAM] Write 0x9A94 = 0x00 (offset=0x1A94, A=0x00)
[VRAM] Write 0x9A93 = 0x00 (offset=0x1A93, A=0x00)
[VRAM] Write 0x9A92 = 0x00 (offset=0x1A92, A=0x00)
[VRAM] Write 0x9A91 = 0x00 (offset=0x1A91, A=0x00)
[VRAM] Write 0x9A90 = 0x00 (offset=0x1A90, A=0x00)
[VRAM] Write 0x9A8F = 0x00 (offset=0x1A8F, A=0x00)
[VRAM] Write 0x9A8E = 0x00 (offset=0x1A8E, A=0x00)
[VRAM] Write 0x9A8D = 0x00 (offset=0x1A8D, A=0x00)
[VRAM] Write 0x9A8C = 0x00 (offset=0x1A8C, A=0x00)
[VRAM] Write 0x9A8B = 0x00 (offset=0x1A8B, A=0x00)
[VRAM] Write 0x9A8A = 0x00 (offset=0x1A8A, A=0x00)
[VRAM] Write 0x9A89 = 0x00 (offset=0x1A89, A=0x00)
[VRAM] Write 0x9A88 = 0x00 (offset=0x1A88, A=0x00)
[VRAM] Write 0x9A87 = 0x00 (offset=0x1A87, A=0x00)
[VRAM] Write 0x9A86 = 0x00 (offset=0x1A86, A=0x00)
[VRAM] Write 0x9A85 = 0x00 (offset=0x1A85, A=0x00)
[VRAM] Write 0x9A84 = 0x00 (offset=0x1A84, A=0x00)
[VRAM] Write 0x9A83 = 0x00 (offset=0x1A83, A=0x00)
[VRAM] Write 0x9A82 = 0x00 (offset=0x1A82, A=0x00)
[VRAM] Write 0x9A81 = 0x00 (offset=0x1A81, A=0x00)
[VRAM] Write 0x9A80 = 0x00 (offset=0x1A80, A=0x00)
[VRAM] Write 0x9A7F = 0x00 (offset=0x1A7F, A=0x00)
[VRAM] Write 0x9A7E = 0x00 (offset=0x1A7E, A=0x00)
[VRAM] Write 0x9A7D = 0x00 (offset=0x1A7D, A=0x00)
[VRAM] Write 0x9A7C = 0x00 (offset=0x1A7C, A=0x00)
[VRAM] Write 0x9A7B = 0x00 (offset=0x1A7B, A=0x00)
[VRAM] Write 0x9A7A = 0x00 (offset=0x1A7A, A=0x00)
[VRAM] Write 0x9A79 = 0x00 (offset=0x1A79, A=0x00)
[VRAM] Write 0x9A78 = 0x00 (offset=0x1A78, A=0x00)
[VRAM] Write 0x9A77 = 0x00 (offset=0x1A77, A=0x00)
[VRAM] Write 0x9A76 = 0x00 (offset=0x1A76, A=0x00)
[VRAM] Write 0x9A75 = 0x00 (offset=0x1A75, A=0x00)
[VRAM] Write 0x9A74 = 0x00 (offset=0x1A74, A=0x00)
[VRAM] Write 0x9A73 = 0x00 (offset=0x1A73, A=0x00)
[VRAM] Write 0x9A72 = 0x00 (offset=0x1A72, A=0x00)
[VRAM] Write 0x9A71 = 0x00 (offset=0x1A71, A=0x00)
[VRAM] Write 0x9A70 = 0x00 (offset=0x1A70, A=0x00)
[VRAM] Write 0x9A6F = 0x00 (offset=0x1A6F, A=0x00)
[VRAM] Write 0x9A6E = 0x00 (offset=0x1A6E, A=0x00)
[VRAM] Write 0x9A6D = 0x00 (offset=0x1A6D, A=0x00)
[VRAM] Write 0x9A6C = 0x00 (offset=0x1A6C, A=0x00)
[VRAM] Write 0x9A6B = 0x00 (offset=0x1A6B, A=0x00)
[VRAM] Write 0x9A6A = 0x00 (offset=0x1A6A, A=0x00)
[VRAM] Write 0x9A69 = 0x00 (offset=0x1A69, A=0x00)
[VRAM] Write 0x9A68 = 0x00 (offset=0x1A68, A=0x00)
[VRAM] Write 0x9A67 = 0x00 (offset=0x1A67, A=0x00)
[VRAM] Write 0x9A66 = 0x00 (offset=0x1A66, A=0x00)
[VRAM] Write 0x9A65 = 0x00 (offset=0x1A65, A=0x00)
[VRAM] Write 0x9A64 = 0x00 (offset=0x1A64, A=0x00)
[VRAM] Write 0x9A63 = 0x00 (offset=0x1A63, A=0x00)
[VRAM] Write 0x9A62 = 0x00 (offset=0x1A62, A=0x00)
[VRAM] Write 0x9A61 = 0x00 (offset=0x1A61, A=0x00)
[VRAM] Write 0x9A60 = 0x00 (offset=0x1A60, A=0x00)
[VRAM] Write 0x9A5F = 0x00 (offset=0x1A5F, A=0x00)
[VRAM] Write 0x9A5E = 0x00 (offset=0x1A5E, A=0x00)
[VRAM] Write 0x9A5D = 0x00 (offset=0x1A5D, A=0x00)
[VRAM] Write 0x9A5C = 0x00 (offset=0x1A5C, A=0x00)
[VRAM] Write 0x9A5B = 0x00 (offset=0x1A5B, A=0x00)
[VRAM] Write 0x9A5A = 0x00 (offset=0x1A5A, A=0x00)
[VRAM] Write 0x9A59 = 0x00 (offset=0x1A59, A=0x00)
[VRAM] Write 0x9A58 = 0x00 (offset=0x1A58, A=0x00)
[VRAM] Write 0x9A57 = 0x00 (offset=0x1A57, A=0x00)
[VRAM] Write 0x9A56 = 0x00 (offset=0x1A56, A=0x00)
[VRAM] Write 0x9A55 = 0x00 (offset=0x1A55, A=0x00)
[VRAM] Write 0x9A54 = 0x00 (offset=0x1A54, A=0x00)
[VRAM] Write 0x9A53 = 0x00 (offset=0x1A53, A=0x00)
[VRAM] Write 0x9A52 = 0x00 (offset=0x1A52, A=0x00)
[VRAM] Write 0x9A51 = 0x00 (offset=0x1A51, A=0x00)
[VRAM] Write 0x9A50 = 0x00 (offset=0x1A50, A=0x00)
[VRAM] Write 0x9A4F = 0x00 (offset=0x1A4F, A=0x00)
[VRAM] Write 0x9A4E = 0x00 (offset=0x1A4E, A=0x00)
[VRAM] Write 0x9A4D = 0x00 (offset=0x1A4D, A=0x00)
[VRAM] Write 0x9A4C = 0x00 (offset=0x1A4C, A=0x00)
[VRAM] Write 0x9A4B = 0x00 (offset=0x1A4B, A=0x00)
[VRAM] Write 0x9A4A = 0x00 (offset=0x1A4A, A=0x00)
[VRAM] Write 0x9A49 = 0x00 (offset=0x1A49, A=0x00)
[VRAM] Write 0x9A48 = 0x00 (offset=0x1A48, A=0x00)
[VRAM] Write 0x9A47 = 0x00 (offset=0x1A47, A=0x00)
[VRAM] Write 0x9A46 = 0x00 (offset=0x1A46, A=0x00)
[VRAM] Write 0x9A45 = 0x00 (offset=0x1A45, A=0x00)
[VRAM] Write 0x9A44 = 0x00 (offset=0x1A44, A=0x00)
[VRAM] Write 0x9A43 = 0x00 (offset=0x1A43, A=0x00)
[VRAM] Write 0x9A42 = 0x00 (offset=0x1A42, A=0x00)
[VRAM] Write 0x9A41 = 0x00 (offset=0x1A41, A=0x00)
[VRAM] Write 0x9A40 = 0x00 (offset=0x1A40, A=0x00)
[VRAM] Write 0x9A3F = 0x00 (offset=0x1A3F, A=0x00)
[VRAM] Write 0x9A3E = 0x00 (offset=0x1A3E, A=0x00)
[VRAM] Write 0x9A3D = 0x00 (offset=0x1A3D, A=0x00)
[VRAM] Write 0x9A3C = 0x00 (offset=0x1A3C, A=0x00)
[VRAM] Write 0x9A3B = 0x00 (offset=0x1A3B, A=0x00)
[VRAM] Write 0x9A3A = 0x00 (offset=0x1A3A, A=0x00)
[VRAM] Write 0x9A39 = 0x00 (offset=0x1A39, A=0x00)
[VRAM] Write 0x9A38 = 0x00 (offset=0x1A38, A=0x00)
[VRAM] Write 0x9A37 = 0x00 (offset=0x1A37, A=0x00)
[VRAM] Write 0x9A36 = 0x00 (offset=0x1A36, A=0x00)
[VRAM] Write 0x9A35 = 0x00 (offset=0x1A35, A=0x00)
[VRAM] Write 0x9A34 = 0x00 (offset=0x1A34, A=0x00)
[VRAM] Write 0x9A33 = 0x00 (offset=0x1A33, A=0x00)
[VRAM] Write 0x9A32 = 0x00 (offset=0x1A32, A=0x00)
[VRAM] Write 0x9A31 = 0x00 (offset=0x1A31, A=0x00)
[VRAM] Write 0x9A30 = 0x00 (offset=0x1A30, A=0x00)
[VRAM] Write 0x9A2F = 0x00 (offset=0x1A2F, A=0x00)
[VRAM] Write 0x9A2E = 0x00 (offset=0x1A2E, A=0x00)
[VRAM] Write 0x9A2D = 0x00 (offset=0x1A2D, A=0x00)
[VRAM] Write 0x9A2C = 0x00 (offset=0x1A2C, A=0x00)
[VRAM] Write 0x9A2B = 0x00 (offset=0x1A2B, A=0x00)
[VRAM] Write 0x9A2A = 0x00 (offset=0x1A2A, A=0x00)
[VRAM] Write 0x9A29 = 0x00 (offset=0x1A29, A=0x00)
[VRAM] Write 0x9A28 = 0x00 (offset=0x1A28, A=0x00)
[VRAM] Write 0x9A27 = 0x00 (offset=0x1A27, A=0x00)
[VRAM] Write 0x9A26 = 0x00 (offset=0x1A26, A=0x00)
[VRAM] Write 0x9A25 = 0x00 (offset=0x1A25, A=0x00)
[VRAM] Write 0x9A24 = 0x00 (offset=0x1A24, A=0x00)
[VRAM] Write 0x9A23 = 0x00 (offset=0x1A23, A=0x00)
[VRAM] Write 0x9A22 = 0x00 (offset=0x1A22, A=0x00)
[VRAM] Write 0x9A21 = 0x00 (offset=0x1A21, A=0x00)
[VRAM] Write 0x9A20 = 0x00 (offset=0x1A20, A=0x00)
[VRAM] Write 0x9A1F = 0x00 (offset=0x1A1F, A=0x00)
[VRAM] Write 0x9A1E = 0x00 (offset=0x1A1E, A=0x00)
[VRAM] Write 0x9A1D = 0x00 (offset=0x1A1D, A=0x00)
[VRAM] Write 0x9A1C = 0x00 (offset=0x1A1C, A=0x00)
[VRAM] Write 0x9A1B = 0x00 (offset=0x1A1B, A=0x00)
[VRAM] Write 0x9A1A = 0x00 (offset=0x1A1A, A=0x00)
[VRAM] Write 0x9A19 = 0x00 (offset=0x1A19, A=0x00)
[VRAM] Write 0x9A18 = 0x00 (offset=0x1A18, A=0x00)
[VRAM] Write 0x9A17 = 0x00 (offset=0x1A17, A=0x00)
[VRAM] Write 0x9A16 = 0x00 (offset=0x1A16, A=0x00)
[VRAM] Write 0x9A15 = 0x00 (offset=0x1A15, A=0x00)
[VRAM] Write 0x9A14 = 0x00 (offset=0x1A14, A=0x00)
[VRAM] Write 0x9A13 = 0x00 (offset=0x1A13, A=0x00)
[VRAM] Write 0x9A12 = 0x00 (offset=0x1A12, A=0x00)
[VRAM] Write 0x9A11 = 0x00 (offset=0x1A11, A=0x00)
[VRAM] Write 0x9A10 = 0x00 (offset=0x1A10, A=0x00)
[VRAM] Write 0x9A0F = 0x00 (offset=0x1A0F, A=0x00)
[VRAM] Write 0x9A0E = 0x00 (offset=0x1A0E, A=0x00)
[VRAM] Write 0x9A0D = 0x00 (offset=0x1A0D, A=0x00)
[VRAM] Write 0x9A0C = 0x00 (offset=0x1A0C, A=0x00)
[VRAM] Write 0x9A0B = 0x00 (offset=0x1A0B, A=0x00)
[VRAM] Write 0x9A0A = 0x00 (offset=0x1A0A, A=0x00)
[VRAM] Write 0x9A09 = 0x00 (offset=0x1A09, A=0x00)
[VRAM] Write 0x9A08 = 0x00 (offset=0x1A08, A=0x00)
[VRAM] Write 0x9A07 = 0x00 (offset=0x1A07, A=0x00)
[VRAM] Write 0x9A06 = 0x00 (offset=0x1A06, A=0x00)
[VRAM] Write 0x9A05 = 0x00 (offset=0x1A05, A=0x00)
[VRAM] Write 0x9A04 = 0x00 (offset=0x1A04, A=0x00)
[VRAM] Write 0x9A03 = 0x00 (offset=0x1A03, A=0x00)
[VRAM] Write 0x9A02 = 0x00 (offset=0x1A02, A=0x00)
[VRAM] Write 0x9A01 = 0x00 (offset=0x1A01, A=0x00)
[VRAM] Write 0x9A00 = 0x00 (offset=0x1A00, A=0x00)
[VRAM] Write 0x99FF = 0x00 (offset=0x19FF, A=0x00)
[VRAM] Write 0x99FE = 0x00 (offset=0x19FE, A=0x00)
[VRAM] Write 0x99FD = 0x00 (offset=0x19FD, A=0x00)
[VRAM] Write 0x99FC = 0x00 (offset=0x19FC, A=0x00)
[VRAM] Write 0x99FB = 0x00 (offset=0x19FB, A=0x00)
[VRAM] Write 0x99FA = 0x00 (offset=0x19FA, A=0x00)
[VRAM] Write 0x99F9 = 0x00 (offset=0x19F9, A=0x00)
[VRAM] Write 0x99F8 = 0x00 (offset=0x19F8, A=0x00)
[VRAM] Write 0x99F7 = 0x00 (offset=0x19F7, A=0x00)
[VRAM] Write 0x99F6 = 0x00 (offset=0x19F6, A=0x00)
[VRAM] Write 0x99F5 = 0x00 (offset=0x19F5, A=0x00)
[VRAM] Write 0x99F4 = 0x00 (offset=0x19F4, A=0x00)
[VRAM] Write 0x99F3 = 0x00 (offset=0x19F3, A=0x00)
[VRAM] Write 0x99F2 = 0x00 (offset=0x19F2, A=0x00)
[VRAM] Write 0x99F1 = 0x00 (offset=0x19F1, A=0x00)
[VRAM] Write 0x99F0 = 0x00 (offset=0x19F0, A=0x00)
[VRAM] Write 0x99EF = 0x00 (offset=0x19EF, A=0x00)
[VRAM] Write 0x99EE = 0x00 (offset=0x19EE, A=0x00)
[VRAM] Write 0x99ED = 0x00 (offset=0x19ED, A=0x00)
[VRAM] Write 0x99EC = 0x00 (offset=0x19EC, A=0x00)
[VRAM] Write 0x99EB = 0x00 (offset=0x19EB, A=0x00)
[VRAM] Write 0x99EA = 0x00 (offset=0x19EA, A=0x00)
[VRAM] Write 0x99E9 = 0x00 (offset=0x19E9, A=0x00)
[VRAM] Write 0x99E8 = 0x00 (offset=0x19E8, A=0x00)
[VRAM] Write 0x99E7 = 0x00 (offset=0x19E7, A=0x00)
[VRAM] Write 0x99E6 = 0x00 (offset=0x19E6, A=0x00)
[VRAM] Write 0x99E5 = 0x00 (offset=0x19E5, A=0x00)
[VRAM] Write 0x99E4 = 0x00 (offset=0x19E4, A=0x00)
[VRAM] Write 0x99E3 = 0x00 (offset=0x19E3, A=0x00)
[VRAM] Write 0x99E2 = 0x00 (offset=0x19E2, A=0x00)
[VRAM] Write 0x99E1 = 0x00 (offset=0x19E1, A=0x00)
[VRAM] Write 0x99E0 = 0x00 (offset=0x19E0, A=0x00)
[VRAM] Write 0x99DF = 0x00 (offset=0x19DF, A=0x00)
[VRAM] Write 0x99DE = 0x00 (offset=0x19DE, A=0x00)
[VRAM] Write 0x99DD = 0x00 (offset=0x19DD, A=0x00)
[VRAM] Write 0x99DC = 0x00 (offset=0x19DC, A=0x00)
[VRAM] Write 0x99DB = 0x00 (offset=0x19DB, A=0x00)
[VRAM] Write 0x99DA = 0x00 (offset=0x19DA, A=0x00)
[VRAM] Write 0x99D9 = 0x00 (offset=0x19D9, A=0x00)
[VRAM] Write 0x99D8 = 0x00 (offset=0x19D8, A=0x00)
[VRAM] Write 0x99D7 = 0x00 (offset=0x19D7, A=0x00)
[VRAM] Write 0x99D6 = 0x00 (offset=0x19D6, A=0x00)
[VRAM] Write 0x99D5 = 0x00 (offset=0x19D5, A=0x00)
[VRAM] Write 0x99D4 = 0x00 (offset=0x19D4, A=0x00)
[VRAM] Write 0x99D3 = 0x00 (offset=0x19D3, A=0x00)
[VRAM] Write 0x99D2 = 0x00 (offset=0x19D2, A=0x00)
[VRAM] Write 0x99D1 = 0x00 (offset=0x19D1, A=0x00)
[VRAM] Write 0x99D0 = 0x00 (offset=0x19D0, A=0x00)
[VRAM] Write 0x99CF = 0x00 (offset=0x19CF, A=0x00)
[VRAM] Write 0x99CE = 0x00 (offset=0x19CE, A=0x00)
[VRAM] Write 0x99CD = 0x00 (offset=0x19CD, A=0x00)
[VRAM] Write 0x99CC = 0x00 (offset=0x19CC, A=0x00)
[VRAM] Write 0x99CB = 0x00 (offset=0x19CB, A=0x00)
[VRAM] Write 0x99CA = 0x00 (offset=0x19CA, A=0x00)
[VRAM] Write 0x99C9 = 0x00 (offset=0x19C9, A=0x00)
[VRAM] Write 0x99C8 = 0x00 (offset=0x19C8, A=0x00)
[VRAM] Write 0x99C7 = 0x00 (offset=0x19C7, A=0x00)
[VRAM] Write 0x99C6 = 0x00 (offset=0x19C6, A=0x00)
[VRAM] Write 0x99C5 = 0x00 (offset=0x19C5, A=0x00)
[VRAM] Write 0x99C4 = 0x00 (offset=0x19C4, A=0x00)
[VRAM] Write 0x99C3 = 0x00 (offset=0x19C3, A=0x00)
[VRAM] Write 0x99C2 = 0x00 (offset=0x19C2, A=0x00)
[VRAM] Write 0x99C1 = 0x00 (offset=0x19C1, A=0x00)
[VRAM] Write 0x99C0 = 0x00 (offset=0x19C0, A=0x00)
[VRAM] Write 0x99BF = 0x00 (offset=0x19BF, A=0x00)
[VRAM] Write 0x99BE = 0x00 (offset=0x19BE, A=0x00)
[VRAM] Write 0x99BD = 0x00 (offset=0x19BD, A=0x00)
[VRAM] Write 0x99BC = 0x00 (offset=0x19BC, A=0x00)
[VRAM] Write 0x99BB = 0x00 (offset=0x19BB, A=0x00)
[VRAM] Write 0x99BA = 0x00 (offset=0x19BA, A=0x00)
[VRAM] Write 0x99B9 = 0x00 (offset=0x19B9, A=0x00)
[VRAM] Write 0x99B8 = 0x00 (offset=0x19B8, A=0x00)
[VRAM] Write 0x99B7 = 0x00 (offset=0x19B7, A=0x00)
[VRAM] Write 0x99B6 = 0x00 (offset=0x19B6, A=0x00)
[VRAM] Write 0x99B5 = 0x00 (offset=0x19B5, A=0x00)
[VRAM] Write 0x99B4 = 0x00 (offset=0x19B4, A=0x00)
[VRAM] Write 0x99B3 = 0x00 (offset=0x19B3, A=0x00)
[VRAM] Write 0x99B2 = 0x00 (offset=0x19B2, A=0x00)
[VRAM] Write 0x99B1 = 0x00 (offset=0x19B1, A=0x00)
[VRAM] Write 0x99B0 = 0x00 (offset=0x19B0, A=0x00)
[VRAM] Write 0x99AF = 0x00 (offset=0x19AF, A=0x00)
[VRAM] Write 0x99AE = 0x00 (offset=0x19AE, A=0x00)
[VRAM] Write 0x99AD = 0x00 (offset=0x19AD, A=0x00)
[VRAM] Write 0x99AC = 0x00 (offset=0x19AC, A=0x00)
[VRAM] Write 0x99AB = 0x00 (offset=0x19AB, A=0x00)
[VRAM] Write 0x99AA = 0x00 (offset=0x19AA, A=0x00)
[VRAM] Write 0x99A9 = 0x00 (offset=0x19A9, A=0x00)
[VRAM] Write 0x99A8 = 0x00 (offset=0x19A8, A=0x00)
[VRAM] Write 0x99A7 = 0x00 (offset=0x19A7, A=0x00)
[VRAM] Write 0x99A6 = 0x00 (offset=0x19A6, A=0x00)
[VRAM] Write 0x99A5 = 0x00 (offset=0x19A5, A=0x00)
[VRAM] Write 0x99A4 = 0x00 (offset=0x19A4, A=0x00)
[VRAM] Write 0x99A3 = 0x00 (offset=0x19A3, A=0x00)
[VRAM] Write 0x99A2 = 0x00 (offset=0x19A2, A=0x00)
[VRAM] Write 0x99A1 = 0x00 (offset=0x19A1, A=0x00)
[VRAM] Write 0x99A0 = 0x00 (offset=0x19A0, A=0x00)
[VRAM] Write 0x999F = 0x00 (offset=0x199F, A=0x00)
[VRAM] Write 0x999E = 0x00 (offset=0x199E, A=0x00)
[VRAM] Write 0x999D = 0x00 (offset=0x199D, A=0x00)
[VRAM] Write 0x999C = 0x00 (offset=0x199C, A=0x00)
[VRAM] Write 0x999B = 0x00 (offset=0x199B, A=0x00)
[VRAM] Write 0x999A = 0x00 (offset=0x199A, A=0x00)
[VRAM] Write 0x9999 = 0x00 (offset=0x1999, A=0x00)
[VRAM] Write 0x9998 = 0x00 (offset=0x1998, A=0x00)
[VRAM] Write 0x9997 = 0x00 (offset=0x1997, A=0x00)
[VRAM] Write 0x9996 = 0x00 (offset=0x1996, A=0x00)
[VRAM] Write 0x9995 = 0x00 (offset=0x1995, A=0x00)
[VRAM] Write 0x9994 = 0x00 (offset=0x1994, A=0x00)
[VRAM] Write 0x9993 = 0x00 (offset=0x1993, A=0x00)
[VRAM] Write 0x9992 = 0x00 (offset=0x1992, A=0x00)
[VRAM] Write 0x9991 = 0x00 (offset=0x1991, A=0x00)
[VRAM] Write 0x9990 = 0x00 (offset=0x1990, A=0x00)
[VRAM] Write 0x998F = 0x00 (offset=0x198F, A=0x00)
[VRAM] Write 0x998E = 0x00 (offset=0x198E, A=0x00)
[VRAM] Write 0x998D = 0x00 (offset=0x198D, A=0x00)
[VRAM] Write 0x998C = 0x00 (offset=0x198C, A=0x00)
[VRAM] Write 0x998B = 0x00 (offset=0x198B, A=0x00)
[VRAM] Write 0x998A = 0x00 (offset=0x198A, A=0x00)
[VRAM] Write 0x9989 = 0x00 (offset=0x1989, A=0x00)
[VRAM] Write 0x9988 = 0x00 (offset=0x1988, A=0x00)
[VRAM] Write 0x9987 = 0x00 (offset=0x1987, A=0x00)
[VRAM] Write 0x9986 = 0x00 (offset=0x1986, A=0x00)
[VRAM] Write 0x9985 = 0x00 (offset=0x1985, A=0x00)
[VRAM] Write 0x9984 = 0x00 (offset=0x1984, A=0x00)
[VRAM] Write 0x9983 = 0x00 (offset=0x1983, A=0x00)
[VRAM] Write 0x9982 = 0x00 (offset=0x1982, A=0x00)
[VRAM] Write 0x9981 = 0x00 (offset=0x1981, A=0x00)
[VRAM] Write 0x9980 = 0x00 (offset=0x1980, A=0x00)
[VRAM] Write 0x997F = 0x00 (offset=0x197F, A=0x00)
[VRAM] Write 0x997E = 0x00 (offset=0x197E, A=0x00)
[VRAM] Write 0x997D = 0x00 (offset=0x197D, A=0x00)
[VRAM] Write 0x997C = 0x00 (offset=0x197C, A=0x00)
[VRAM] Write 0x997B = 0x00 (offset=0x197B, A=0x00)
[VRAM] Write 0x997A = 0x00 (offset=0x197A, A=0x00)
[VRAM] Write 0x9979 = 0x00 (offset=0x1979, A=0x00)
[VRAM] Write 0x9978 = 0x00 (offset=0x1978, A=0x00)
[VRAM] Write 0x9977 = 0x00 (offset=0x1977, A=0x00)
[VRAM] Write 0x9976 = 0x00 (offset=0x1976, A=0x00)
[VRAM] Write 0x9975 = 0x00 (offset=0x1975, A=0x00)
[VRAM] Write 0x9974 = 0x00 (offset=0x1974, A=0x00)
[VRAM] Write 0x9973 = 0x00 (offset=0x1973, A=0x00)
[VRAM] Write 0x9972 = 0x00 (offset=0x1972, A=0x00)
[VRAM] Write 0x9971 = 0x00 (offset=0x1971, A=0x00)
[VRAM] Write 0x9970 = 0x00 (offset=0x1970, A=0x00)
[VRAM] Write 0x996F = 0x00 (offset=0x196F, A=0x00)
[VRAM] Write 0x996E = 0x00 (offset=0x196E, A=0x00)
[VRAM] Write 0x996D = 0x00 (offset=0x196D, A=0x00)
[VRAM] Write 0x996C = 0x00 (offset=0x196C, A=0x00)
[VRAM] Write 0x996B = 0x00 (offset=0x196B, A=0x00)
[VRAM] Write 0x996A = 0x00 (offset=0x196A, A=0x00)
[VRAM] Write 0x9969 = 0x00 (offset=0x1969, A=0x00)
[VRAM] Write 0x9968 = 0x00 (offset=0x1968, A=0x00)
[VRAM] Write 0x9967 = 0x00 (offset=0x1967, A=0x00)
[VRAM] Write 0x9966 = 0x00 (offset=0x1966, A=0x00)
[VRAM] Write 0x9965 = 0x00 (offset=0x1965, A=0x00)
[VRAM] Write 0x9964 = 0x00 (offset=0x1964, A=0x00)
[VRAM] Write 0x9963 = 0x00 (offset=0x1963, A=0x00)
[VRAM] Write 0x9962 = 0x00 (offset=0x1962, A=0x00)
[VRAM] Write 0x9961 = 0x00 (offset=0x1961, A=0x00)
[VRAM] Write 0x9960 = 0x00 (offset=0x1960, A=0x00)
[VRAM] Write 0x995F = 0x00 (offset=0x195F, A=0x00)
[VRAM] Write 0x995E = 0x00 (offset=0x195E, A=0x00)
[VRAM] Write 0x995D = 0x00 (offset=0x195D, A=0x00)
[VRAM] Write 0x995C = 0x00 (offset=0x195C, A=0x00)
[VRAM] Write 0x995B = 0x00 (offset=0x195B, A=0x00)
[VRAM] Write 0x995A = 0x00 (offset=0x195A, A=0x00)
[VRAM] Write 0x9959 = 0x00 (offset=0x1959, A=0x00)
[VRAM] Write 0x9958 = 0x00 (offset=0x1958, A=0x00)
[VRAM] Write 0x9957 = 0x00 (offset=0x1957, A=0x00)
[VRAM] Write 0x9956 = 0x00 (offset=0x1956, A=0x00)
[VRAM] Write 0x9955 = 0x00 (offset=0x1955, A=0x00)
[VRAM] Write 0x9954 = 0x00 (offset=0x1954, A=0x00)
[VRAM] Write 0x9953 = 0x00 (offset=0x1953, A=0x00)
[VRAM] Write 0x9952 = 0x00 (offset=0x1952, A=0x00)
[VRAM] Write 0x9951 = 0x00 (offset=0x1951, A=0x00)
[VRAM] Write 0x9950 = 0x00 (offset=0x1950, A=0x00)
[VRAM] Write 0x994F = 0x00 (offset=0x194F, A=0x00)
[VRAM] Write 0x994E = 0x00 (offset=0x194E, A=0x00)
[VRAM] Write 0x994D = 0x00 (offset=0x194D, A=0x00)
[VRAM] Write 0x994C = 0x00 (offset=0x194C, A=0x00)
[VRAM] Write 0x994B = 0x00 (offset=0x194B, A=0x00)
[VRAM] Write 0x994A = 0x00 (offset=0x194A, A=0x00)
[VRAM] Write 0x9949 = 0x00 (offset=0x1949, A=0x00)
[VRAM] Write 0x9948 = 0x00 (offset=0x1948, A=0x00)
[VRAM] Write 0x9947 = 0x00 (offset=0x1947, A=0x00)
[VRAM] Write 0x9946 = 0x00 (offset=0x1946, A=0x00)
[VRAM] Write 0x9945 = 0x00 (offset=0x1945, A=0x00)
[VRAM] Write 0x9944 = 0x00 (offset=0x1944, A=0x00)
[VRAM] Write 0x9943 = 0x00 (offset=0x1943, A=0x00)
[VRAM] Write 0x9942 = 0x00 (offset=0x1942, A=0x00)
[VRAM] Write 0x9941 = 0x00 (offset=0x1941, A=0x00)
[VRAM] Write 0x9940 = 0x00 (offset=0x1940, A=0x00)
[VRAM] Write 0x993F = 0x00 (offset=0x193F, A=0x00)
[VRAM] Write 0x993E = 0x00 (offset=0x193E, A=0x00)
[VRAM] Write 0x993D = 0x00 (offset=0x193D, A=0x00)
[VRAM] Write 0x993C = 0x00 (offset=0x193C, A=0x00)
[VRAM] Write 0x993B = 0x00 (offset=0x193B, A=0x00)
[VRAM] Write 0x993A = 0x00 (offset=0x193A, A=0x00)
[VRAM] Write 0x9939 = 0x00 (offset=0x1939, A=0x00)
[VRAM] Write 0x9938 = 0x00 (offset=0x1938, A=0x00)
[VRAM] Write 0x9937 = 0x00 (offset=0x1937, A=0x00)
[VRAM] Write 0x9936 = 0x00 (offset=0x1936, A=0x00)
[VRAM] Write 0x9935 = 0x00 (offset=0x1935, A=0x00)
[VRAM] Write 0x9934 = 0x00 (offset=0x1934, A=0x00)
[VRAM] Write 0x9933 = 0x00 (offset=0x1933, A=0x00)
[VRAM] Write 0x9932 = 0x00 (offset=0x1932, A=0x00)
[VRAM] Write 0x9931 = 0x00 (offset=0x1931, A=0x00)
[VRAM] Write 0x9930 = 0x00 (offset=0x1930, A=0x00)
[VRAM] Write 0x992F = 0x00 (offset=0x192F, A=0x00)
[VRAM] Write 0x992E = 0x00 (offset=0x192E, A=0x00)
[VRAM] Write 0x992D = 0x00 (offset=0x192D, A=0x00)
[VRAM] Write 0x992C = 0x00 (offset=0x192C, A=0x00)
[VRAM] Write 0x992B = 0x00 (offset=0x192B, A=0x00)
[VRAM] Write 0x992A = 0x00 (offset=0x192A, A=0x00)
[VRAM] Write 0x9929 = 0x00 (offset=0x1929, A=0x00)
[VRAM] Write 0x9928 = 0x00 (offset=0x1928, A=0x00)
[VRAM] Write 0x9927 = 0x00 (offset=0x1927, A=0x00)
[VRAM] Write 0x9926 = 0x00 (offset=0x1926, A=0x00)
[VRAM] Write 0x9925 = 0x00 (offset=0x1925, A=0x00)
[VRAM] Write 0x9924 = 0x00 (offset=0x1924, A=0x00)
[VRAM] Write 0x9923 = 0x00 (offset=0x1923, A=0x00)
[VRAM] Write 0x9922 = 0x00 (offset=0x1922, A=0x00)
[VRAM] Write 0x9921 = 0x00 (offset=0x1921, A=0x00)
[VRAM] Write 0x9920 = 0x00 (offset=0x1920, A=0x00)
[VRAM] Write 0x991F = 0x00 (offset=0x191F, A=0x00)
[VRAM] Write 0x991E = 0x00 (offset=0x191E, A=0x00)
[VRAM] Write 0x991D = 0x00 (offset=0x191D, A=0x00)
[VRAM] Write 0x991C = 0x00 (offset=0x191C, A=0x00)
[VRAM] Write 0x991B = 0x00 (offset=0x191B, A=0x00)
[VRAM] Write 0x991A = 0x00 (offset=0x191A, A=0x00)
[VRAM] Write 0x9919 = 0x00 (offset=0x1919, A=0x00)
[VRAM] Write 0x9918 = 0x00 (offset=0x1918, A=0x00)
[VRAM] Write 0x9917 = 0x00 (offset=0x1917, A=0x00)
[VRAM] Write 0x9916 = 0x00 (offset=0x1916, A=0x00)
[VRAM] Write 0x9915 = 0x00 (offset=0x1915, A=0x00)
[VRAM] Write 0x9914 = 0x00 (offset=0x1914, A=0x00)
[VRAM] Write 0x9913 = 0x00 (offset=0x1913, A=0x00)
[VRAM] Write 0x9912 = 0x00 (offset=0x1912, A=0x00)
[VRAM] Write 0x9911 = 0x00 (offset=0x1911, A=0x00)
[VRAM] Write 0x9910 = 0x00 (offset=0x1910, A=0x00)
[VRAM] Write 0x990F = 0x00 (offset=0x190F, A=0x00)
[VRAM] Write 0x990E = 0x00 (offset=0x190E, A=0x00)
[VRAM] Write 0x990D = 0x00 (offset=0x190D, A=0x00)
[VRAM] Write 0x990C = 0x00 (offset=0x190C, A=0x00)
[VRAM] Write 0x990B = 0x00 (offset=0x190B, A=0x00)
[VRAM] Write 0x990A = 0x00 (offset=0x190A, A=0x00)
[VRAM] Write 0x9909 = 0x00 (offset=0x1909, A=0x00)
[VRAM] Write 0x9908 = 0x00 (offset=0x1908, A=0x00)
[VRAM] Write 0x9907 = 0x00 (offset=0x1907, A=0x00)
[VRAM] Write 0x9906 = 0x00 (offset=0x1906, A=0x00)
[VRAM] Write 0x9905 = 0x00 (offset=0x1905, A=0x00)
[VRAM] Write 0x9904 = 0x00 (offset=0x1904, A=0x00)
[VRAM] Write 0x9903 = 0x00 (offset=0x1903, A=0x00)
[VRAM] Write 0x9902 = 0x00 (offset=0x1902, A=0x00)
[VRAM] Write 0x9901 = 0x00 (offset=0x1901, A=0x00)
[VRAM] Write 0x9900 = 0x00 (offset=0x1900, A=0x00)
[VRAM] Write 0x98FF = 0x00 (offset=0x18FF, A=0x00)
[VRAM] Write 0x98FE = 0x00 (offset=0x18FE, A=0x00)
[VRAM] Write 0x98FD = 0x00 (offset=0x18FD, A=0x00)
[VRAM] Write 0x98FC = 0x00 (offset=0x18FC, A=0x00)
[VRAM] Write 0x98FB = 0x00 (offset=0x18FB, A=0x00)
[VRAM] Write 0x98FA = 0x00 (offset=0x18FA, A=0x00)
[VRAM] Write 0x98F9 = 0x00 (offset=0x18F9, A=0x00)
[VRAM] Write 0x98F8 = 0x00 (offset=0x18F8, A=0x00)
[VRAM] Write 0x98F7 = 0x00 (offset=0x18F7, A=0x00)
[VRAM] Write 0x98F6 = 0x00 (offset=0x18F6, A=0x00)
[VRAM] Write 0x98F5 = 0x00 (offset=0x18F5, A=0x00)
[VRAM] Write 0x98F4 = 0x00 (offset=0x18F4, A=0x00)
[VRAM] Write 0x98F3 = 0x00 (offset=0x18F3, A=0x00)
[VRAM] Write 0x98F2 = 0x00 (offset=0x18F2, A=0x00)
[VRAM] Write 0x98F1 = 0x00 (offset=0x18F1, A=0x00)
[VRAM] Write 0x98F0 = 0x00 (offset=0x18F0, A=0x00)
[VRAM] Write 0x98EF = 0x00 (offset=0x18EF, A=0x00)
[VRAM] Write 0x98EE = 0x00 (offset=0x18EE, A=0x00)
[VRAM] Write 0x98ED = 0x00 (offset=0x18ED, A=0x00)
[VRAM] Write 0x98EC = 0x00 (offset=0x18EC, A=0x00)
[VRAM] Write 0x98EB = 0x00 (offset=0x18EB, A=0x00)
[VRAM] Write 0x98EA = 0x00 (offset=0x18EA, A=0x00)
[VRAM] Write 0x98E9 = 0x00 (offset=0x18E9, A=0x00)
[VRAM] Write 0x98E8 = 0x00 (offset=0x18E8, A=0x00)
[VRAM] Write 0x98E7 = 0x00 (offset=0x18E7, A=0x00)
[VRAM] Write 0x98E6 = 0x00 (offset=0x18E6, A=0x00)
[VRAM] Write 0x98E5 = 0x00 (offset=0x18E5, A=0x00)
[VRAM] Write 0x98E4 = 0x00 (offset=0x18E4, A=0x00)
[VRAM] Write 0x98E3 = 0x00 (offset=0x18E3, A=0x00)
[VRAM] Write 0x98E2 = 0x00 (offset=0x18E2, A=0x00)
[VRAM] Write 0x98E1 = 0x00 (offset=0x18E1, A=0x00)
[VRAM] Write 0x98E0 = 0x00 (offset=0x18E0, A=0x00)
[VRAM] Write 0x98DF = 0x00 (offset=0x18DF, A=0x00)
[VRAM] Write 0x98DE = 0x00 (offset=0x18DE, A=0x00)
[VRAM] Write 0x98DD = 0x00 (offset=0x18DD, A=0x00)
[VRAM] Write 0x98DC = 0x00 (offset=0x18DC, A=0x00)
[VRAM] Write 0x98DB = 0x00 (offset=0x18DB, A=0x00)
[VRAM] Write 0x98DA = 0x00 (offset=0x18DA, A=0x00)
[VRAM] Write 0x98D9 = 0x00 (offset=0x18D9, A=0x00)
[VRAM] Write 0x98D8 = 0x00 (offset=0x18D8, A=0x00)
[VRAM] Write 0x98D7 = 0x00 (offset=0x18D7, A=0x00)
[VRAM] Write 0x98D6 = 0x00 (offset=0x18D6, A=0x00)
[VRAM] Write 0x98D5 = 0x00 (offset=0x18D5, A=0x00)
[VRAM] Write 0x98D4 = 0x00 (offset=0x18D4, A=0x00)
[VRAM] Write 0x98D3 = 0x00 (offset=0x18D3, A=0x00)
[VRAM] Write 0x98D2 = 0x00 (offset=0x18D2, A=0x00)
[VRAM] Write 0x98D1 = 0x00 (offset=0x18D1, A=0x00)
[VRAM] Write 0x98D0 = 0x00 (offset=0x18D0, A=0x00)
[VRAM] Write 0x98CF = 0x00 (offset=0x18CF, A=0x00)
[VRAM] Write 0x98CE = 0x00 (offset=0x18CE, A=0x00)
[VRAM] Write 0x98CD = 0x00 (offset=0x18CD, A=0x00)
[VRAM] Write 0x98CC = 0x00 (offset=0x18CC, A=0x00)
[VRAM] Write 0x98CB = 0x00 (offset=0x18CB, A=0x00)
[VRAM] Write 0x98CA = 0x00 (offset=0x18CA, A=0x00)
[VRAM] Write 0x98C9 = 0x00 (offset=0x18C9, A=0x00)
[VRAM] Write 0x98C8 = 0x00 (offset=0x18C8, A=0x00)
[VRAM] Write 0x98C7 = 0x00 (offset=0x18C7, A=0x00)
[VRAM] Write 0x98C6 = 0x00 (offset=0x18C6, A=0x00)
[VRAM] Write 0x98C5 = 0x00 (offset=0x18C5, A=0x00)
[VRAM] Write 0x98C4 = 0x00 (offset=0x18C4, A=0x00)
[VRAM] Write 0x98C3 = 0x00 (offset=0x18C3, A=0x00)
[VRAM] Write 0x98C2 = 0x00 (offset=0x18C2, A=0x00)
[VRAM] Write 0x98C1 = 0x00 (offset=0x18C1, A=0x00)
[VRAM] Write 0x98C0 = 0x00 (offset=0x18C0, A=0x00)
[VRAM] Write 0x98BF = 0x00 (offset=0x18BF, A=0x00)
[VRAM] Write 0x98BE = 0x00 (offset=0x18BE, A=0x00)
[VRAM] Write 0x98BD = 0x00 (offset=0x18BD, A=0x00)
[VRAM] Write 0x98BC = 0x00 (offset=0x18BC, A=0x00)
[VRAM] Write 0x98BB = 0x00 (offset=0x18BB, A=0x00)
[VRAM] Write 0x98BA = 0x00 (offset=0x18BA, A=0x00)
[VRAM] Write 0x98B9 = 0x00 (offset=0x18B9, A=0x00)
[VRAM] Write 0x98B8 = 0x00 (offset=0x18B8, A=0x00)
[VRAM] Write 0x98B7 = 0x00 (offset=0x18B7, A=0x00)
[VRAM] Write 0x98B6 = 0x00 (offset=0x18B6, A=0x00)
[VRAM] Write 0x98B5 = 0x00 (offset=0x18B5, A=0x00)
[VRAM] Write 0x98B4 = 0x00 (offset=0x18B4, A=0x00)
[VRAM] Write 0x98B3 = 0x00 (offset=0x18B3, A=0x00)
[VRAM] Write 0x98B2 = 0x00 (offset=0x18B2, A=0x00)
[VRAM] Write 0x98B1 = 0x00 (offset=0x18B1, A=0x00)
[VRAM] Write 0x98B0 = 0x00 (offset=0x18B0, A=0x00)
[VRAM] Write 0x98AF = 0x00 (offset=0x18AF, A=0x00)
[VRAM] Write 0x98AE = 0x00 (offset=0x18AE, A=0x00)
[VRAM] Write 0x98AD = 0x00 (offset=0x18AD, A=0x00)
[VRAM] Write 0x98AC = 0x00 (offset=0x18AC, A=0x00)
[VRAM] Write 0x98AB = 0x00 (offset=0x18AB, A=0x00)
[VRAM] Write 0x98AA = 0x00 (offset=0x18AA, A=0x00)
[VRAM] Write 0x98A9 = 0x00 (offset=0x18A9, A=0x00)
[VRAM] Write 0x98A8 = 0x00 (offset=0x18A8, A=0x00)
[VRAM] Write 0x98A7 = 0x00 (offset=0x18A7, A=0x00)
[VRAM] Write 0x98A6 = 0x00 (offset=0x18A6, A=0x00)
[VRAM] Write 0x98A5 = 0x00 (offset=0x18A5, A=0x00)
[VRAM] Write 0x98A4 = 0x00 (offset=0x18A4, A=0x00)
[VRAM] Write 0x98A3 = 0x00 (offset=0x18A3, A=0x00)
[VRAM] Write 0x98A2 = 0x00 (offset=0x18A2, A=0x00)
[VRAM] Write 0x98A1 = 0x00 (offset=0x18A1, A=0x00)
[VRAM] Write 0x98A0 = 0x00 (offset=0x18A0, A=0x00)
[VRAM] Write 0x989F = 0x00 (offset=0x189F, A=0x00)
[VRAM] Write 0x989E = 0x00 (offset=0x189E, A=0x00)
[VRAM] Write 0x989D = 0x00 (offset=0x189D, A=0x00)
[VRAM] Write 0x989C = 0x00 (offset=0x189C, A=0x00)
[VRAM] Write 0x989B = 0x00 (offset=0x189B, A=0x00)
[VRAM] Write 0x989A = 0x00 (offset=0x189A, A=0x00)
[VRAM] Write 0x9899 = 0x00 (offset=0x1899, A=0x00)
[VRAM] Write 0x9898 = 0x00 (offset=0x1898, A=0x00)
[VRAM] Write 0x9897 = 0x00 (offset=0x1897, A=0x00)
[VRAM] Write 0x9896 = 0x00 (offset=0x1896, A=0x00)
[VRAM] Write 0x9895 = 0x00 (offset=0x1895, A=0x00)
[VRAM] Write 0x9894 = 0x00 (offset=0x1894, A=0x00)
[VRAM] Write 0x9893 = 0x00 (offset=0x1893, A=0x00)
[VRAM] Write 0x9892 = 0x00 (offset=0x1892, A=0x00)
[VRAM] Write 0x9891 = 0x00 (offset=0x1891, A=0x00)
[VRAM] Write 0x9890 = 0x00 (offset=0x1890, A=0x00)
[VRAM] Write 0x988F = 0x00 (offset=0x188F, A=0x00)
[VRAM] Write 0x988E = 0x00 (offset=0x188E, A=0x00)
[VRAM] Write 0x988D = 0x00 (offset=0x188D, A=0x00)
[VRAM] Write 0x988C = 0x00 (offset=0x188C, A=0x00)
[VRAM] Write 0x988B = 0x00 (offset=0x188B, A=0x00)
[VRAM] Write 0x988A = 0x00 (offset=0x188A, A=0x00)
[VRAM] Write 0x9889 = 0x00 (offset=0x1889, A=0x00)
[VRAM] Write 0x9888 = 0x00 (offset=0x1888, A=0x00)
[VRAM] Write 0x9887 = 0x00 (offset=0x1887, A=0x00)
[VRAM] Write 0x9886 = 0x00 (offset=0x1886, A=0x00)
[VRAM] Write 0x9885 = 0x00 (offset=0x1885, A=0x00)
[VRAM] Write 0x9884 = 0x00 (offset=0x1884, A=0x00)
[VRAM] Write 0x9883 = 0x00 (offset=0x1883, A=0x00)
[VRAM] Write 0x9882 = 0x00 (offset=0x1882, A=0x00)
[VRAM] Write 0x9881 = 0x00 (offset=0x1881, A=0x00)
[VRAM] Write 0x9880 = 0x00 (offset=0x1880, A=0x00)
[VRAM] Write 0x987F = 0x00 (offset=0x187F, A=0x00)
[VRAM] Write 0x987E = 0x00 (offset=0x187E, A=0x00)
[VRAM] Write 0x987D = 0x00 (offset=0x187D, A=0x00)
[VRAM] Write 0x987C = 0x00 (offset=0x187C, A=0x00)
[VRAM] Write 0x987B = 0x00 (offset=0x187B, A=0x00)
[VRAM] Write 0x987A = 0x00 (offset=0x187A, A=0x00)
[VRAM] Write 0x9879 = 0x00 (offset=0x1879, A=0x00)
[VRAM] Write 0x9878 = 0x00 (offset=0x1878, A=0x00)
[VRAM] Write 0x9877 = 0x00 (offset=0x1877, A=0x00)
[VRAM] Write 0x9876 = 0x00 (offset=0x1876, A=0x00)
[VRAM] Write 0x9875 = 0x00 (offset=0x1875, A=0x00)
[VRAM] Write 0x9874 = 0x00 (offset=0x1874, A=0x00)
[VRAM] Write 0x9873 = 0x00 (offset=0x1873, A=0x00)
[VRAM] Write 0x9872 = 0x00 (offset=0x1872, A=0x00)
[VRAM] Write 0x9871 = 0x00 (offset=0x1871, A=0x00)
[VRAM] Write 0x9870 = 0x00 (offset=0x1870, A=0x00)
[VRAM] Write 0x986F = 0x00 (offset=0x186F, A=0x00)
[VRAM] Write 0x986E = 0x00 (offset=0x186E, A=0x00)
[VRAM] Write 0x986D = 0x00 (offset=0x186D, A=0x00)
[VRAM] Write 0x986C = 0x00 (offset=0x186C, A=0x00)
[VRAM] Write 0x986B = 0x00 (offset=0x186B, A=0x00)
[VRAM] Write 0x986A = 0x00 (offset=0x186A, A=0x00)
[VRAM] Write 0x9869 = 0x00 (offset=0x1869, A=0x00)
[VRAM] Write 0x9868 = 0x00 (offset=0x1868, A=0x00)
[VRAM] Write 0x9867 = 0x00 (offset=0x1867, A=0x00)
[VRAM] Write 0x9866 = 0x00 (offset=0x1866, A=0x00)
[VRAM] Write 0x9865 = 0x00 (offset=0x1865, A=0x00)
[VRAM] Write 0x9864 = 0x00 (offset=0x1864, A=0x00)
[VRAM] Write 0x9863 = 0x00 (offset=0x1863, A=0x00)
[VRAM] Write 0x9862 = 0x00 (offset=0x1862, A=0x00)
[VRAM] Write 0x9861 = 0x00 (offset=0x1861, A=0x00)
[VRAM] Write 0x9860 = 0x00 (offset=0x1860, A=0x00)
[VRAM] Write 0x985F = 0x00 (offset=0x185F, A=0x00)
[VRAM] Write 0x985E = 0x00 (offset=0x185E, A=0x00)
[VRAM] Write 0x985D = 0x00 (offset=0x185D, A=0x00)
[VRAM] Write 0x985C = 0x00 (offset=0x185C, A=0x00)
[VRAM] Write 0x985B = 0x00 (offset=0x185B, A=0x00)
[VRAM] Write 0x985A = 0x00 (offset=0x185A, A=0x00)
[VRAM] Write 0x9859 = 0x00 (offset=0x1859, A=0x00)
[VRAM] Write 0x9858 = 0x00 (offset=0x1858, A=0x00)
[VRAM] Write 0x9857 = 0x00 (offset=0x1857, A=0x00)
[VRAM] Write 0x9856 = 0x00 (offset=0x1856, A=0x00)
[VRAM] Write 0x9855 = 0x00 (offset=0x1855, A=0x00)
[VRAM] Write 0x9854 = 0x00 (offset=0x1854, A=0x00)
[VRAM] Write 0x9853 = 0x00 (offset=0x1853, A=0x00)
[VRAM] Write 0x9852 = 0x00 (offset=0x1852, A=0x00)
[VRAM] Write 0x9851 = 0x00 (offset=0x1851, A=0x00)
[VRAM] Write 0x9850 = 0x00 (offset=0x1850, A=0x00)
[VRAM] Write 0x984F = 0x00 (offset=0x184F, A=0x00)
[VRAM] Write 0x984E = 0x00 (offset=0x184E, A=0x00)
[VRAM] Write 0x984D = 0x00 (offset=0x184D, A=0x00)
[VRAM] Write 0x984C = 0x00 (offset=0x184C, A=0x00)
[VRAM] Write 0x984B = 0x00 (offset=0x184B, A=0x00)
[VRAM] Write 0x984A = 0x00 (offset=0x184A, A=0x00)
[VRAM] Write 0x9849 = 0x00 (offset=0x1849, A=0x00)
[VRAM] Write 0x9848 = 0x00 (offset=0x1848, A=0x00)
[VRAM] Write 0x9847 = 0x00 (offset=0x1847, A=0x00)
[VRAM] Write 0x9846 = 0x00 (offset=0x1846, A=0x00)
[VRAM] Write 0x9845 = 0x00 (offset=0x1845, A=0x00)
[VRAM] Write 0x9844 = 0x00 (offset=0x1844, A=0x00)
[VRAM] Write 0x9843 = 0x00 (offset=0x1843, A=0x00)
[VRAM] Write 0x9842 = 0x00 (offset=0x1842, A=0x00)
[VRAM] Write 0x9841 = 0x00 (offset=0x1841, A=0x00)
[VRAM] Write 0x9840 = 0x00 (offset=0x1840, A=0x00)
[VRAM] Write 0x983F = 0x00 (offset=0x183F, A=0x00)
[VRAM] Write 0x983E = 0x00 (offset=0x183E, A=0x00)
[VRAM] Write 0x983D = 0x00 (offset=0x183D, A=0x00)
[VRAM] Write 0x983C = 0x00 (offset=0x183C, A=0x00)
[VRAM] Write 0x983B = 0x00 (offset=0x183B, A=0x00)
[VRAM] Write 0x983A = 0x00 (offset=0x183A, A=0x00)
[VRAM] Write 0x9839 = 0x00 (offset=0x1839, A=0x00)
[VRAM] Write 0x9838 = 0x00 (offset=0x1838, A=0x00)
[VRAM] Write 0x9837 = 0x00 (offset=0x1837, A=0x00)
[VRAM] Write 0x9836 = 0x00 (offset=0x1836, A=0x00)
[VRAM] Write 0x9835 = 0x00 (offset=0x1835, A=0x00)
[VRAM] Write 0x9834 = 0x00 (offset=0x1834, A=0x00)
[VRAM] Write 0x9833 = 0x00 (offset=0x1833, A=0x00)
[VRAM] Write 0x9832 = 0x00 (offset=0x1832, A=0x00)
[VRAM] Write 0x9831 = 0x00 (offset=0x1831, A=0x00)
[VRAM] Write 0x9830 = 0x00 (offset=0x1830, A=0x00)
[VRAM] Write 0x982F = 0x00 (offset=0x182F, A=0x00)
[VRAM] Write 0x982E = 0x00 (offset=0x182E, A=0x00)
[VRAM] Write 0x982D = 0x00 (offset=0x182D, A=0x00)
[VRAM] Write 0x982C = 0x00 (offset=0x182C, A=0x00)
[VRAM] Write 0x982B = 0x00 (offset=0x182B, A=0x00)
[VRAM] Write 0x982A = 0x00 (offset=0x182A, A=0x00)
[VRAM] Write 0x9829 = 0x00 (offset=0x1829, A=0x00)
[VRAM] Write 0x9828 = 0x00 (offset=0x1828, A=0x00)
[VRAM] Write 0x9827 = 0x00 (offset=0x1827, A=0x00)
[VRAM] Write 0x9826 = 0x00 (offset=0x1826, A=0x00)
[VRAM] Write 0x9825 = 0x00 (offset=0x1825, A=0x00)
[VRAM] Write 0x9824 = 0x00 (offset=0x1824, A=0x00)
[VRAM] Write 0x9823 = 0x00 (offset=0x1823, A=0x00)
[VRAM] Write 0x9822 = 0x00 (offset=0x1822, A=0x00)
[VRAM] Write 0x9821 = 0x00 (offset=0x1821, A=0x00)
[VRAM] Write 0x9820 = 0x00 (offset=0x1820, A=0x00)
[VRAM] Write 0x981F = 0x00 (offset=0x181F, A=0x00)
[VRAM] Write 0x981E = 0x00 (offset=0x181E, A=0x00)
[VRAM] Write 0x981D = 0x00 (offset=0x181D, A=0x00)
[VRAM] Write 0x981C = 0x00 (offset=0x181C, A=0x00)
[VRAM] Write 0x981B = 0x00 (offset=0x181B, A=0x00)
[VRAM] Write 0x981A = 0x00 (offset=0x181A, A=0x00)
[VRAM] Write 0x9819 = 0x00 (offset=0x1819, A=0x00)
[VRAM] Write 0x9818 = 0x00 (offset=0x1818, A=0x00)
[VRAM] Write 0x9817 = 0x00 (offset=0x1817, A=0x00)
[VRAM] Write 0x9816 = 0x00 (offset=0x1816, A=0x00)
[VRAM] Write 0x9815 = 0x00 (offset=0x1815, A=0x00)
[VRAM] Write 0x9814 = 0x00 (offset=0x1814, A=0x00)
[VRAM] Write 0x9813 = 0x00 (offset=0x1813, A=0x00)
[VRAM] Write 0x9812 = 0x00 (offset=0x1812, A=0x00)
[VRAM] Write 0x9811 = 0x00 (offset=0x1811, A=0x00)
[VRAM] Write 0x9810 = 0x00 (offset=0x1810, A=0x00)
[VRAM] Write 0x980F = 0x00 (offset=0x180F, A=0x00)
[VRAM] Write 0x980E = 0x00 (offset=0x180E, A=0x00)
[VRAM] Write 0x980D = 0x00 (offset=0x180D, A=0x00)
[VRAM] Write 0x980C = 0x00 (offset=0x180C, A=0x00)
[VRAM] Write 0x980B = 0x00 (offset=0x180B, A=0x00)
[VRAM] Write 0x980A = 0x00 (offset=0x180A, A=0x00)
[VRAM] Write 0x9809 = 0x00 (offset=0x1809, A=0x00)
[VRAM] Write 0x9808 = 0x00 (offset=0x1808, A=0x00)
[VRAM] Write 0x9807 = 0x00 (offset=0x1807, A=0x00)
[VRAM] Write 0x9806 = 0x00 (offset=0x1806, A=0x00)
[VRAM] Write 0x9805 = 0x00 (offset=0x1805, A=0x00)
[VRAM] Write 0x9804 = 0x00 (offset=0x1804, A=0x00)
[VRAM] Write 0x9803 = 0x00 (offset=0x1803, A=0x00)
[VRAM] Write 0x9802 = 0x00 (offset=0x1802, A=0x00)
[VRAM] Write 0x9801 = 0x00 (offset=0x1801, A=0x00)
[VRAM] Write 0x9800 = 0x00 (offset=0x1800, A=0x00)
[VRAM] Write 0x97FF = 0x00 (offset=0x17FF, A=0x00)
[VRAM] Write 0x97FE = 0x00 (offset=0x17FE, A=0x00)
[VRAM] Write 0x97FD = 0x00 (offset=0x17FD, A=0x00)
[VRAM] Write 0x97FC = 0x00 (offset=0x17FC, A=0x00)
[VRAM] Write 0x97FB = 0x00 (offset=0x17FB, A=0x00)
[VRAM] Write 0x97FA = 0x00 (offset=0x17FA, A=0x00)
[VRAM] Write 0x97F9 = 0x00 (offset=0x17F9, A=0x00)
[VRAM] Write 0x97F8 = 0x00 (offset=0x17F8, A=0x00)
[VRAM] Write 0x97F7 = 0x00 (offset=0x17F7, A=0x00)
[VRAM] Write 0x97F6 = 0x00 (offset=0x17F6, A=0x00)
[VRAM] Write 0x97F5 = 0x00 (offset=0x17F5, A=0x00)
[VRAM] Write 0x97F4 = 0x00 (offset=0x17F4, A=0x00)
[VRAM] Write 0x97F3 = 0x00 (offset=0x17F3, A=0x00)
[VRAM] Write 0x97F2 = 0x00 (offset=0x17F2, A=0x00)
[VRAM] Write 0x97F1 = 0x00 (offset=0x17F1, A=0x00)
[VRAM] Write 0x97F0 = 0x00 (offset=0x17F0, A=0x00)
[VRAM] Write 0x97EF = 0x00 (offset=0x17EF, A=0x00)
[VRAM] Write 0x97EE = 0x00 (offset=0x17EE, A=0x00)
[VRAM] Write 0x97ED = 0x00 (offset=0x17ED, A=0x00)
[VRAM] Write 0x97EC = 0x00 (offset=0x17EC, A=0x00)
[VRAM] Write 0x97EB = 0x00 (offset=0x17EB, A=0x00)
[VRAM] Write 0x97EA = 0x00 (offset=0x17EA, A=0x00)
[VRAM] Write 0x97E9 = 0x00 (offset=0x17E9, A=0x00)
[VRAM] Write 0x97E8 = 0x00 (offset=0x17E8, A=0x00)
[VRAM] Write 0x97E7 = 0x00 (offset=0x17E7, A=0x00)
[VRAM] Write 0x97E6 = 0x00 (offset=0x17E6, A=0x00)
[VRAM] Write 0x97E5 = 0x00 (offset=0x17E5, A=0x00)
[VRAM] Write 0x97E4 = 0x00 (offset=0x17E4, A=0x00)
[VRAM] Write 0x97E3 = 0x00 (offset=0x17E3, A=0x00)
[VRAM] Write 0x97E2 = 0x00 (offset=0x17E2, A=0x00)
[VRAM] Write 0x97E1 = 0x00 (offset=0x17E1, A=0x00)
[VRAM] Write 0x97E0 = 0x00 (offset=0x17E0, A=0x00)
[VRAM] Write 0x97DF = 0x00 (offset=0x17DF, A=0x00)
[VRAM] Write 0x97DE = 0x00 (offset=0x17DE, A=0x00)
[VRAM] Write 0x97DD = 0x00 (offset=0x17DD, A=0x00)
[VRAM] Write 0x97DC = 0x00 (offset=0x17DC, A=0x00)
[VRAM] Write 0x97DB = 0x00 (offset=0x17DB, A=0x00)
[VRAM] Write 0x97DA = 0x00 (offset=0x17DA, A=0x00)
[VRAM] Write 0x97D9 = 0x00 (offset=0x17D9, A=0x00)
[VRAM] Write 0x97D8 = 0x00 (offset=0x17D8, A=0x00)
[VRAM] Write 0x97D7 = 0x00 (offset=0x17D7, A=0x00)
[VRAM] Write 0x97D6 = 0x00 (offset=0x17D6, A=0x00)
[VRAM] Write 0x97D5 = 0x00 (offset=0x17D5, A=0x00)
[VRAM] Write 0x97D4 = 0x00 (offset=0x17D4, A=0x00)
[VRAM] Write 0x97D3 = 0x00 (offset=0x17D3, A=0x00)
[VRAM] Write 0x97D2 = 0x00 (offset=0x17D2, A=0x00)
[VRAM] Write 0x97D1 = 0x00 (offset=0x17D1, A=0x00)
[VRAM] Write 0x97D0 = 0x00 (offset=0x17D0, A=0x00)
[VRAM] Write 0x97CF = 0x00 (offset=0x17CF, A=0x00)
[VRAM] Write 0x97CE = 0x00 (offset=0x17CE, A=0x00)
[VRAM] Write 0x97CD = 0x00 (offset=0x17CD, A=0x00)
[VRAM] Write 0x97CC = 0x00 (offset=0x17CC, A=0x00)
[VRAM] Write 0x97CB = 0x00 (offset=0x17CB, A=0x00)
[VRAM] Write 0x97CA = 0x00 (offset=0x17CA, A=0x00)
[VRAM] Write 0x97C9 = 0x00 (offset=0x17C9, A=0x00)
[VRAM] Write 0x97C8 = 0x00 (offset=0x17C8, A=0x00)
[VRAM] Write 0x97C7 = 0x00 (offset=0x17C7, A=0x00)
[VRAM] Write 0x97C6 = 0x00 (offset=0x17C6, A=0x00)
[VRAM] Write 0x97C5 = 0x00 (offset=0x17C5, A=0x00)
[VRAM] Write 0x97C4 = 0x00 (offset=0x17C4, A=0x00)
[VRAM] Write 0x97C3 = 0x00 (offset=0x17C3, A=0x00)
[VRAM] Write 0x97C2 = 0x00 (offset=0x17C2, A=0x00)
[VRAM] Write 0x97C1 = 0x00 (offset=0x17C1, A=0x00)
[VRAM] Write 0x97C0 = 0x00 (offset=0x17C0, A=0x00)
[VRAM] Write 0x97BF = 0x00 (offset=0x17BF, A=0x00)
[VRAM] Write 0x97BE = 0x00 (offset=0x17BE, A=0x00)
[VRAM] Write 0x97BD = 0x00 (offset=0x17BD, A=0x00)
[VRAM] Write 0x97BC = 0x00 (offset=0x17BC, A=0x00)
[VRAM] Write 0x97BB = 0x00 (offset=0x17BB, A=0x00)
[VRAM] Write 0x97BA = 0x00 (offset=0x17BA, A=0x00)
[VRAM] Write 0x97B9 = 0x00 (offset=0x17B9, A=0x00)
[VRAM] Write 0x97B8 = 0x00 (offset=0x17B8, A=0x00)
[VRAM] Write 0x97B7 = 0x00 (offset=0x17B7, A=0x00)
[VRAM] Write 0x97B6 = 0x00 (offset=0x17B6, A=0x00)
[VRAM] Write 0x97B5 = 0x00 (offset=0x17B5, A=0x00)
[VRAM] Write 0x97B4 = 0x00 (offset=0x17B4, A=0x00)
[VRAM] Write 0x97B3 = 0x00 (offset=0x17B3, A=0x00)
[VRAM] Write 0x97B2 = 0x00 (offset=0x17B2, A=0x00)
[VRAM] Write 0x97B1 = 0x00 (offset=0x17B1, A=0x00)
[VRAM] Write 0x97B0 = 0x00 (offset=0x17B0, A=0x00)
[VRAM] Write 0x97AF = 0x00 (offset=0x17AF, A=0x00)
[VRAM] Write 0x97AE = 0x00 (offset=0x17AE, A=0x00)
[VRAM] Write 0x97AD = 0x00 (offset=0x17AD, A=0x00)
[VRAM] Write 0x97AC = 0x00 (offset=0x17AC, A=0x00)
[VRAM] Write 0x97AB = 0x00 (offset=0x17AB, A=0x00)
[VRAM] Write 0x97AA = 0x00 (offset=0x17AA, A=0x00)
[VRAM] Write 0x97A9 = 0x00 (offset=0x17A9, A=0x00)
[VRAM] Write 0x97A8 = 0x00 (offset=0x17A8, A=0x00)
[VRAM] Write 0x97A7 = 0x00 (offset=0x17A7, A=0x00)
[VRAM] Write 0x97A6 = 0x00 (offset=0x17A6, A=0x00)
[VRAM] Write 0x97A5 = 0x00 (offset=0x17A5, A=0x00)
[VRAM] Write 0x97A4 = 0x00 (offset=0x17A4, A=0x00)
[VRAM] Write 0x97A3 = 0x00 (offset=0x17A3, A=0x00)
[VRAM] Write 0x97A2 = 0x00 (offset=0x17A2, A=0x00)
[VRAM] Write 0x97A1 = 0x00 (offset=0x17A1, A=0x00)
[VRAM] Write 0x97A0 = 0x00 (offset=0x17A0, A=0x00)
[VRAM] Write 0x979F = 0x00 (offset=0x179F, A=0x00)
[VRAM] Write 0x979E = 0x00 (offset=0x179E, A=0x00)
[VRAM] Write 0x979D = 0x00 (offset=0x179D, A=0x00)
[VRAM] Write 0x979C = 0x00 (offset=0x179C, A=0x00)
[VRAM] Write 0x979B = 0x00 (offset=0x179B, A=0x00)
[VRAM] Write 0x979A = 0x00 (offset=0x179A, A=0x00)
[VRAM] Write 0x9799 = 0x00 (offset=0x1799, A=0x00)
[VRAM] Write 0x9798 = 0x00 (offset=0x1798, A=0x00)
[VRAM] Write 0x9797 = 0x00 (offset=0x1797, A=0x00)
[VRAM] Write 0x9796 = 0x00 (offset=0x1796, A=0x00)
[VRAM] Write 0x9795 = 0x00 (offset=0x1795, A=0x00)
[VRAM] Write 0x9794 = 0x00 (offset=0x1794, A=0x00)
[VRAM] Write 0x9793 = 0x00 (offset=0x1793, A=0x00)
[VRAM] Write 0x9792 = 0x00 (offset=0x1792, A=0x00)
[VRAM] Write 0x9791 = 0x00 (offset=0x1791, A=0x00)
[VRAM] Write 0x9790 = 0x00 (offset=0x1790, A=0x00)
[VRAM] Write 0x978F = 0x00 (offset=0x178F, A=0x00)
[VRAM] Write 0x978E = 0x00 (offset=0x178E, A=0x00)
[VRAM] Write 0x978D = 0x00 (offset=0x178D, A=0x00)
[VRAM] Write 0x978C = 0x00 (offset=0x178C, A=0x00)
[VRAM] Write 0x978B = 0x00 (offset=0x178B, A=0x00)
[VRAM] Write 0x978A = 0x00 (offset=0x178A, A=0x00)
[VRAM] Write 0x9789 = 0x00 (offset=0x1789, A=0x00)
[VRAM] Write 0x9788 = 0x00 (offset=0x1788, A=0x00)
[VRAM] Write 0x9787 = 0x00 (offset=0x1787, A=0x00)
[VRAM] Write 0x9786 = 0x00 (offset=0x1786, A=0x00)
[VRAM] Write 0x9785 = 0x00 (offset=0x1785, A=0x00)
[VRAM] Write 0x9784 = 0x00 (offset=0x1784, A=0x00)
[VRAM] Write 0x9783 = 0x00 (offset=0x1783, A=0x00)
[VRAM] Write 0x9782 = 0x00 (offset=0x1782, A=0x00)
[VRAM] Write 0x9781 = 0x00 (offset=0x1781, A=0x00)
[VRAM] Write 0x9780 = 0x00 (offset=0x1780, A=0x00)
[VRAM] Write 0x977F = 0x00 (offset=0x177F, A=0x00)
[VRAM] Write 0x977E = 0x00 (offset=0x177E, A=0x00)
[VRAM] Write 0x977D = 0x00 (offset=0x177D, A=0x00)
[VRAM] Write 0x977C = 0x00 (offset=0x177C, A=0x00)
[VRAM] Write 0x977B = 0x00 (offset=0x177B, A=0x00)
[VRAM] Write 0x977A = 0x00 (offset=0x177A, A=0x00)
[VRAM] Write 0x9779 = 0x00 (offset=0x1779, A=0x00)
[VRAM] Write 0x9778 = 0x00 (offset=0x1778, A=0x00)
[VRAM] Write 0x9777 = 0x00 (offset=0x1777, A=0x00)
[VRAM] Write 0x9776 = 0x00 (offset=0x1776, A=0x00)
[VRAM] Write 0x9775 = 0x00 (offset=0x1775, A=0x00)
[VRAM] Write 0x9774 = 0x00 (offset=0x1774, A=0x00)
[VRAM] Write 0x9773 = 0x00 (offset=0x1773, A=0x00)
[VRAM] Write 0x9772 = 0x00 (offset=0x1772, A=0x00)
[VRAM] Write 0x9771 = 0x00 (offset=0x1771, A=0x00)
[VRAM] Write 0x9770 = 0x00 (offset=0x1770, A=0x00)
[VRAM] Write 0x976F = 0x00 (offset=0x176F, A=0x00)
[VRAM] Write 0x976E = 0x00 (offset=0x176E, A=0x00)
[VRAM] Write 0x976D = 0x00 (offset=0x176D, A=0x00)
[VRAM] Write 0x976C = 0x00 (offset=0x176C, A=0x00)
[VRAM] Write 0x976B = 0x00 (offset=0x176B, A=0x00)
[VRAM] Write 0x976A = 0x00 (offset=0x176A, A=0x00)
[VRAM] Write 0x9769 = 0x00 (offset=0x1769, A=0x00)
[VRAM] Write 0x9768 = 0x00 (offset=0x1768, A=0x00)
[VRAM] Write 0x9767 = 0x00 (offset=0x1767, A=0x00)
[VRAM] Write 0x9766 = 0x00 (offset=0x1766, A=0x00)
[VRAM] Write 0x9765 = 0x00 (offset=0x1765, A=0x00)
[VRAM] Write 0x9764 = 0x00 (offset=0x1764, A=0x00)
[VRAM] Write 0x9763 = 0x00 (offset=0x1763, A=0x00)
[VRAM] Write 0x9762 = 0x00 (offset=0x1762, A=0x00)
[VRAM] Write 0x9761 = 0x00 (offset=0x1761, A=0x00)
[VRAM] Write 0x9760 = 0x00 (offset=0x1760, A=0x00)
[VRAM] Write 0x975F = 0x00 (offset=0x175F, A=0x00)
[VRAM] Write 0x975E = 0x00 (offset=0x175E, A=0x00)
[VRAM] Write 0x975D = 0x00 (offset=0x175D, A=0x00)
[VRAM] Write 0x975C = 0x00 (offset=0x175C, A=0x00)
[VRAM] Write 0x975B = 0x00 (offset=0x175B, A=0x00)
[VRAM] Write 0x975A = 0x00 (offset=0x175A, A=0x00)
[VRAM] Write 0x9759 = 0x00 (offset=0x1759, A=0x00)
[VRAM] Write 0x9758 = 0x00 (offset=0x1758, A=0x00)
[VRAM] Write 0x9757 = 0x00 (offset=0x1757, A=0x00)
[VRAM] Write 0x9756 = 0x00 (offset=0x1756, A=0x00)
[VRAM] Write 0x9755 = 0x00 (offset=0x1755, A=0x00)
[VRAM] Write 0x9754 = 0x00 (offset=0x1754, A=0x00)
[VRAM] Write 0x9753 = 0x00 (offset=0x1753, A=0x00)
[VRAM] Write 0x9752 = 0x00 (offset=0x1752, A=0x00)
[VRAM] Write 0x9751 = 0x00 (offset=0x1751, A=0x00)
[VRAM] Write 0x9750 = 0x00 (offset=0x1750, A=0x00)
[VRAM] Write 0x974F = 0x00 (offset=0x174F, A=0x00)
[VRAM] Write 0x974E = 0x00 (offset=0x174E, A=0x00)
[VRAM] Write 0x974D = 0x00 (offset=0x174D, A=0x00)
[VRAM] Write 0x974C = 0x00 (offset=0x174C, A=0x00)
[VRAM] Write 0x974B = 0x00 (offset=0x174B, A=0x00)
[VRAM] Write 0x974A = 0x00 (offset=0x174A, A=0x00)
[VRAM] Write 0x9749 = 0x00 (offset=0x1749, A=0x00)
[VRAM] Write 0x9748 = 0x00 (offset=0x1748, A=0x00)
[VRAM] Write 0x9747 = 0x00 (offset=0x1747, A=0x00)
[VRAM] Write 0x9746 = 0x00 (offset=0x1746, A=0x00)
[VRAM] Write 0x9745 = 0x00 (offset=0x1745, A=0x00)
[VRAM] Write 0x9744 = 0x00 (offset=0x1744, A=0x00)
[VRAM] Write 0x9743 = 0x00 (offset=0x1743, A=0x00)
[VRAM] Write 0x9742 = 0x00 (offset=0x1742, A=0x00)
[VRAM] Write 0x9741 = 0x00 (offset=0x1741, A=0x00)
[VRAM] Write 0x9740 = 0x00 (offset=0x1740, A=0x00)
[VRAM] Write 0x973F = 0x00 (offset=0x173F, A=0x00)
[VRAM] Write 0x973E = 0x00 (offset=0x173E, A=0x00)
[VRAM] Write 0x973D = 0x00 (offset=0x173D, A=0x00)
[VRAM] Write 0x973C = 0x00 (offset=0x173C, A=0x00)
[VRAM] Write 0x973B = 0x00 (offset=0x173B, A=0x00)
[VRAM] Write 0x973A = 0x00 (offset=0x173A, A=0x00)
[VRAM] Write 0x9739 = 0x00 (offset=0x1739, A=0x00)
[VRAM] Write 0x9738 = 0x00 (offset=0x1738, A=0x00)
[VRAM] Write 0x9737 = 0x00 (offset=0x1737, A=0x00)
[VRAM] Write 0x9736 = 0x00 (offset=0x1736, A=0x00)
[VRAM] Write 0x9735 = 0x00 (offset=0x1735, A=0x00)
[VRAM] Write 0x9734 = 0x00 (offset=0x1734, A=0x00)
[VRAM] Write 0x9733 = 0x00 (offset=0x1733, A=0x00)
[VRAM] Write 0x9732 = 0x00 (offset=0x1732, A=0x00)
[VRAM] Write 0x9731 = 0x00 (offset=0x1731, A=0x00)
[VRAM] Write 0x9730 = 0x00 (offset=0x1730, A=0x00)
[VRAM] Write 0x972F = 0x00 (offset=0x172F, A=0x00)
[VRAM] Write 0x972E = 0x00 (offset=0x172E, A=0x00)
[VRAM] Write 0x972D = 0x00 (offset=0x172D, A=0x00)
[VRAM] Write 0x972C = 0x00 (offset=0x172C, A=0x00)
[VRAM] Write 0x972B = 0x00 (offset=0x172B, A=0x00)
[VRAM] Write 0x972A = 0x00 (offset=0x172A, A=0x00)
[VRAM] Write 0x9729 = 0x00 (offset=0x1729, A=0x00)
[VRAM] Write 0x9728 = 0x00 (offset=0x1728, A=0x00)
[VRAM] Write 0x9727 = 0x00 (offset=0x1727, A=0x00)
[VRAM] Write 0x9726 = 0x00 (offset=0x1726, A=0x00)
[VRAM] Write 0x9725 = 0x00 (offset=0x1725, A=0x00)
[VRAM] Write 0x9724 = 0x00 (offset=0x1724, A=0x00)
[VRAM] Write 0x9723 = 0x00 (offset=0x1723, A=0x00)
[VRAM] Write 0x9722 = 0x00 (offset=0x1722, A=0x00)
[VRAM] Write 0x9721 = 0x00 (offset=0x1721, A=0x00)
[VRAM] Write 0x9720 = 0x00 (offset=0x1720, A=0x00)
[VRAM] Write 0x971F = 0x00 (offset=0x171F, A=0x00)
[VRAM] Write 0x971E = 0x00 (offset=0x171E, A=0x00)
[VRAM] Write 0x971D = 0x00 (offset=0x171D, A=0x00)
[VRAM] Write 0x971C = 0x00 (offset=0x171C, A=0x00)
[VRAM] Write 0x971B = 0x00 (offset=0x171B, A=0x00)
[VRAM] Write 0x971A = 0x00 (offset=0x171A, A=0x00)
[VRAM] Write 0x9719 = 0x00 (offset=0x1719, A=0x00)
[VRAM] Write 0x9718 = 0x00 (offset=0x1718, A=0x00)
[VRAM] Write 0x9717 = 0x00 (offset=0x1717, A=0x00)
[VRAM] Write 0x9716 = 0x00 (offset=0x1716, A=0x00)
[VRAM] Write 0x9715 = 0x00 (offset=0x1715, A=0x00)
[VRAM] Write 0x9714 = 0x00 (offset=0x1714, A=0x00)
[VRAM] Write 0x9713 = 0x00 (offset=0x1713, A=0x00)
[VRAM] Write 0x9712 = 0x00 (offset=0x1712, A=0x00)
[VRAM] Write 0x9711 = 0x00 (offset=0x1711, A=0x00)
[VRAM] Write 0x9710 = 0x00 (offset=0x1710, A=0x00)
[VRAM] Write 0x970F = 0x00 (offset=0x170F, A=0x00)
[VRAM] Write 0x970E = 0x00 (offset=0x170E, A=0x00)
[VRAM] Write 0x970D = 0x00 (offset=0x170D, A=0x00)
[VRAM] Write 0x970C = 0x00 (offset=0x170C, A=0x00)
[VRAM] Write 0x970B = 0x00 (offset=0x170B, A=0x00)
[VRAM] Write 0x970A = 0x00 (offset=0x170A, A=0x00)
[VRAM] Write 0x9709 = 0x00 (offset=0x1709, A=0x00)
[VRAM] Write 0x9708 = 0x00 (offset=0x1708, A=0x00)
[VRAM] Write 0x9707 = 0x00 (offset=0x1707, A=0x00)
[VRAM] Write 0x9706 = 0x00 (offset=0x1706, A=0x00)
[VRAM] Write 0x9705 = 0x00 (offset=0x1705, A=0x00)
[VRAM] Write 0x9704 = 0x00 (offset=0x1704, A=0x00)
[VRAM] Write 0x9703 = 0x00 (offset=0x1703, A=0x00)
[VRAM] Write 0x9702 = 0x00 (offset=0x1702, A=0x00)
[VRAM] Write 0x9701 = 0x00 (offset=0x1701, A=0x00)
[VRAM] Write 0x9700 = 0x00 (offset=0x1700, A=0x00)
[VRAM] Write 0x96FF = 0x00 (offset=0x16FF, A=0x00)
[VRAM] Write 0x96FE = 0x00 (offset=0x16FE, A=0x00)
[VRAM] Write 0x96FD = 0x00 (offset=0x16FD, A=0x00)
[VRAM] Write 0x96FC = 0x00 (offset=0x16FC, A=0x00)
[VRAM] Write 0x96FB = 0x00 (offset=0x16FB, A=0x00)
[VRAM] Write 0x96FA = 0x00 (offset=0x16FA, A=0x00)
[VRAM] Write 0x96F9 = 0x00 (offset=0x16F9, A=0x00)
[VRAM] Write 0x96F8 = 0x00 (offset=0x16F8, A=0x00)
[VRAM] Write 0x96F7 = 0x00 (offset=0x16F7, A=0x00)
[VRAM] Write 0x96F6 = 0x00 (offset=0x16F6, A=0x00)
[VRAM] Write 0x96F5 = 0x00 (offset=0x16F5, A=0x00)
[VRAM] Write 0x96F4 = 0x00 (offset=0x16F4, A=0x00)
[VRAM] Write 0x96F3 = 0x00 (offset=0x16F3, A=0x00)
[VRAM] Write 0x96F2 = 0x00 (offset=0x16F2, A=0x00)
[VRAM] Write 0x96F1 = 0x00 (offset=0x16F1, A=0x00)
[VRAM] Write 0x96F0 = 0x00 (offset=0x16F0, A=0x00)
[VRAM] Write 0x96EF = 0x00 (offset=0x16EF, A=0x00)
[VRAM] Write 0x96EE = 0x00 (offset=0x16EE, A=0x00)
[VRAM] Write 0x96ED = 0x00 (offset=0x16ED, A=0x00)
[VRAM] Write 0x96EC = 0x00 (offset=0x16EC, A=0x00)
[VRAM] Write 0x96EB = 0x00 (offset=0x16EB, A=0x00)
[VRAM] Write 0x96EA = 0x00 (offset=0x16EA, A=0x00)
[VRAM] Write 0x96E9 = 0x00 (offset=0x16E9, A=0x00)
[VRAM] Write 0x96E8 = 0x00 (offset=0x16E8, A=0x00)
[VRAM] Write 0x96E7 = 0x00 (offset=0x16E7, A=0x00)
[VRAM] Write 0x96E6 = 0x00 (offset=0x16E6, A=0x00)
[VRAM] Write 0x96E5 = 0x00 (offset=0x16E5, A=0x00)
[VRAM] Write 0x96E4 = 0x00 (offset=0x16E4, A=0x00)
[VRAM] Write 0x96E3 = 0x00 (offset=0x16E3, A=0x00)
[VRAM] Write 0x96E2 = 0x00 (offset=0x16E2, A=0x00)
[VRAM] Write 0x96E1 = 0x00 (offset=0x16E1, A=0x00)
[VRAM] Write 0x96E0 = 0x00 (offset=0x16E0, A=0x00)
[VRAM] Write 0x96DF = 0x00 (offset=0x16DF, A=0x00)
[VRAM] Write 0x96DE = 0x00 (offset=0x16DE, A=0x00)
[VRAM] Write 0x96DD = 0x00 (offset=0x16DD, A=0x00)
[VRAM] Write 0x96DC = 0x00 (offset=0x16DC, A=0x00)
[VRAM] Write 0x96DB = 0x00 (offset=0x16DB, A=0x00)
[VRAM] Write 0x96DA = 0x00 (offset=0x16DA, A=0x00)
[VRAM] Write 0x96D9 = 0x00 (offset=0x16D9, A=0x00)
[VRAM] Write 0x96D8 = 0x00 (offset=0x16D8, A=0x00)
[VRAM] Write 0x96D7 = 0x00 (offset=0x16D7, A=0x00)
[VRAM] Write 0x96D6 = 0x00 (offset=0x16D6, A=0x00)
[VRAM] Write 0x96D5 = 0x00 (offset=0x16D5, A=0x00)
[VRAM] Write 0x96D4 = 0x00 (offset=0x16D4, A=0x00)
[VRAM] Write 0x96D3 = 0x00 (offset=0x16D3, A=0x00)
[VRAM] Write 0x96D2 = 0x00 (offset=0x16D2, A=0x00)
[VRAM] Write 0x96D1 = 0x00 (offset=0x16D1, A=0x00)
[VRAM] Write 0x96D0 = 0x00 (offset=0x16D0, A=0x00)
[VRAM] Write 0x96CF = 0x00 (offset=0x16CF, A=0x00)
[VRAM] Write 0x96CE = 0x00 (offset=0x16CE, A=0x00)
[VRAM] Write 0x96CD = 0x00 (offset=0x16CD, A=0x00)
[VRAM] Write 0x96CC = 0x00 (offset=0x16CC, A=0x00)
[VRAM] Write 0x96CB = 0x00 (offset=0x16CB, A=0x00)
[VRAM] Write 0x96CA = 0x00 (offset=0x16CA, A=0x00)
[VRAM] Write 0x96C9 = 0x00 (offset=0x16C9, A=0x00)
[VRAM] Write 0x96C8 = 0x00 (offset=0x16C8, A=0x00)
[VRAM] Write 0x96C7 = 0x00 (offset=0x16C7, A=0x00)
[VRAM] Write 0x96C6 = 0x00 (offset=0x16C6, A=0x00)
[VRAM] Write 0x96C5 = 0x00 (offset=0x16C5, A=0x00)
[VRAM] Write 0x96C4 = 0x00 (offset=0x16C4, A=0x00)
[VRAM] Write 0x96C3 = 0x00 (offset=0x16C3, A=0x00)
[VRAM] Write 0x96C2 = 0x00 (offset=0x16C2, A=0x00)
[VRAM] Write 0x96C1 = 0x00 (offset=0x16C1, A=0x00)
[VRAM] Write 0x96C0 = 0x00 (offset=0x16C0, A=0x00)
[VRAM] Write 0x96BF = 0x00 (offset=0x16BF, A=0x00)
[VRAM] Write 0x96BE = 0x00 (offset=0x16BE, A=0x00)
[VRAM] Write 0x96BD = 0x00 (offset=0x16BD, A=0x00)
[VRAM] Write 0x96BC = 0x00 (offset=0x16BC, A=0x00)
[VRAM] Write 0x96BB = 0x00 (offset=0x16BB, A=0x00)
[VRAM] Write 0x96BA = 0x00 (offset=0x16BA, A=0x00)
[VRAM] Write 0x96B9 = 0x00 (offset=0x16B9, A=0x00)
[VRAM] Write 0x96B8 = 0x00 (offset=0x16B8, A=0x00)
[VRAM] Write 0x96B7 = 0x00 (offset=0x16B7, A=0x00)
[VRAM] Write 0x96B6 = 0x00 (offset=0x16B6, A=0x00)
[VRAM] Write 0x96B5 = 0x00 (offset=0x16B5, A=0x00)
[VRAM] Write 0x96B4 = 0x00 (offset=0x16B4, A=0x00)
[VRAM] Write 0x96B3 = 0x00 (offset=0x16B3, A=0x00)
[VRAM] Write 0x96B2 = 0x00 (offset=0x16B2, A=0x00)
[VRAM] Write 0x96B1 = 0x00 (offset=0x16B1, A=0x00)
[VRAM] Write 0x96B0 = 0x00 (offset=0x16B0, A=0x00)
[VRAM] Write 0x96AF = 0x00 (offset=0x16AF, A=0x00)
[VRAM] Write 0x96AE = 0x00 (offset=0x16AE, A=0x00)
[VRAM] Write 0x96AD = 0x00 (offset=0x16AD, A=0x00)
[VRAM] Write 0x96AC = 0x00 (offset=0x16AC, A=0x00)
[VRAM] Write 0x96AB = 0x00 (offset=0x16AB, A=0x00)
[VRAM] Write 0x96AA = 0x00 (offset=0x16AA, A=0x00)
[VRAM] Write 0x96A9 = 0x00 (offset=0x16A9, A=0x00)
[VRAM] Write 0x96A8 = 0x00 (offset=0x16A8, A=0x00)
[VRAM] Write 0x96A7 = 0x00 (offset=0x16A7, A=0x00)
[VRAM] Write 0x96A6 = 0x00 (offset=0x16A6, A=0x00)
[VRAM] Write 0x96A5 = 0x00 (offset=0x16A5, A=0x00)
[VRAM] Write 0x96A4 = 0x00 (offset=0x16A4, A=0x00)
[VRAM] Write 0x96A3 = 0x00 (offset=0x16A3, A=0x00)
[VRAM] Write 0x96A2 = 0x00 (offset=0x16A2, A=0x00)
[VRAM] Write 0x96A1 = 0x00 (offset=0x16A1, A=0x00)
[VRAM] Write 0x96A0 = 0x00 (offset=0x16A0, A=0x00)
[VRAM] Write 0x969F = 0x00 (offset=0x169F, A=0x00)
[VRAM] Write 0x969E = 0x00 (offset=0x169E, A=0x00)
[VRAM] Write 0x969D = 0x00 (offset=0x169D, A=0x00)
[VRAM] Write 0x969C = 0x00 (offset=0x169C, A=0x00)
[VRAM] Write 0x969B = 0x00 (offset=0x169B, A=0x00)
[VRAM] Write 0x969A = 0x00 (offset=0x169A, A=0x00)
[VRAM] Write 0x9699 = 0x00 (offset=0x1699, A=0x00)
[VRAM] Write 0x9698 = 0x00 (offset=0x1698, A=0x00)
[VRAM] Write 0x9697 = 0x00 (offset=0x1697, A=0x00)
[VRAM] Write 0x9696 = 0x00 (offset=0x1696, A=0x00)
[VRAM] Write 0x9695 = 0x00 (offset=0x1695, A=0x00)
[VRAM] Write 0x9694 = 0x00 (offset=0x1694, A=0x00)
[VRAM] Write 0x9693 = 0x00 (offset=0x1693, A=0x00)
[VRAM] Write 0x9692 = 0x00 (offset=0x1692, A=0x00)
[VRAM] Write 0x9691 = 0x00 (offset=0x1691, A=0x00)
[VRAM] Write 0x9690 = 0x00 (offset=0x1690, A=0x00)
[VRAM] Write 0x968F = 0x00 (offset=0x168F, A=0x00)
[VRAM] Write 0x968E = 0x00 (offset=0x168E, A=0x00)
[VRAM] Write 0x968D = 0x00 (offset=0x168D, A=0x00)
[VRAM] Write 0x968C = 0x00 (offset=0x168C, A=0x00)
[VRAM] Write 0x968B = 0x00 (offset=0x168B, A=0x00)
[VRAM] Write 0x968A = 0x00 (offset=0x168A, A=0x00)
[VRAM] Write 0x9689 = 0x00 (offset=0x1689, A=0x00)
[VRAM] Write 0x9688 = 0x00 (offset=0x1688, A=0x00)
[VRAM] Write 0x9687 = 0x00 (offset=0x1687, A=0x00)
[VRAM] Write 0x9686 = 0x00 (offset=0x1686, A=0x00)
[VRAM] Write 0x9685 = 0x00 (offset=0x1685, A=0x00)
[VRAM] Write 0x9684 = 0x00 (offset=0x1684, A=0x00)
[VRAM] Write 0x9683 = 0x00 (offset=0x1683, A=0x00)
[VRAM] Write 0x9682 = 0x00 (offset=0x1682, A=0x00)
[VRAM] Write 0x9681 = 0x00 (offset=0x1681, A=0x00)
[VRAM] Write 0x9680 = 0x00 (offset=0x1680, A=0x00)
[VRAM] Write 0x967F = 0x00 (offset=0x167F, A=0x00)
[VRAM] Write 0x967E = 0x00 (offset=0x167E, A=0x00)
[VRAM] Write 0x967D = 0x00 (offset=0x167D, A=0x00)
[VRAM] Write 0x967C = 0x00 (offset=0x167C, A=0x00)
[VRAM] Write 0x967B = 0x00 (offset=0x167B, A=0x00)
[VRAM] Write 0x967A = 0x00 (offset=0x167A, A=0x00)
[VRAM] Write 0x9679 = 0x00 (offset=0x1679, A=0x00)
[VRAM] Write 0x9678 = 0x00 (offset=0x1678, A=0x00)
[VRAM] Write 0x9677 = 0x00 (offset=0x1677, A=0x00)
[VRAM] Write 0x9676 = 0x00 (offset=0x1676, A=0x00)
[VRAM] Write 0x9675 = 0x00 (offset=0x1675, A=0x00)
[VRAM] Write 0x9674 = 0x00 (offset=0x1674, A=0x00)
[VRAM] Write 0x9673 = 0x00 (offset=0x1673, A=0x00)
[VRAM] Write 0x9672 = 0x00 (offset=0x1672, A=0x00)
[VRAM] Write 0x9671 = 0x00 (offset=0x1671, A=0x00)
[VRAM] Write 0x9670 = 0x00 (offset=0x1670, A=0x00)
[VRAM] Write 0x966F = 0x00 (offset=0x166F, A=0x00)
[VRAM] Write 0x966E = 0x00 (offset=0x166E, A=0x00)
[VRAM] Write 0x966D = 0x00 (offset=0x166D, A=0x00)
[VRAM] Write 0x966C = 0x00 (offset=0x166C, A=0x00)
[VRAM] Write 0x966B = 0x00 (offset=0x166B, A=0x00)
[VRAM] Write 0x966A = 0x00 (offset=0x166A, A=0x00)
[VRAM] Write 0x9669 = 0x00 (offset=0x1669, A=0x00)
[VRAM] Write 0x9668 = 0x00 (offset=0x1668, A=0x00)
[VRAM] Write 0x9667 = 0x00 (offset=0x1667, A=0x00)
[VRAM] Write 0x9666 = 0x00 (offset=0x1666, A=0x00)
[VRAM] Write 0x9665 = 0x00 (offset=0x1665, A=0x00)
[VRAM] Write 0x9664 = 0x00 (offset=0x1664, A=0x00)
[VRAM] Write 0x9663 = 0x00 (offset=0x1663, A=0x00)
[VRAM] Write 0x9662 = 0x00 (offset=0x1662, A=0x00)
[VRAM] Write 0x9661 = 0x00 (offset=0x1661, A=0x00)
[VRAM] Write 0x9660 = 0x00 (offset=0x1660, A=0x00)
[VRAM] Write 0x965F = 0x00 (offset=0x165F, A=0x00)
[VRAM] Write 0x965E = 0x00 (offset=0x165E, A=0x00)
[VRAM] Write 0x965D = 0x00 (offset=0x165D, A=0x00)
[VRAM] Write 0x965C = 0x00 (offset=0x165C, A=0x00)
[VRAM] Write 0x965B = 0x00 (offset=0x165B, A=0x00)
[VRAM] Write 0x965A = 0x00 (offset=0x165A, A=0x00)
[VRAM] Write 0x9659 = 0x00 (offset=0x1659, A=0x00)
[VRAM] Write 0x9658 = 0x00 (offset=0x1658, A=0x00)
[VRAM] Write 0x9657 = 0x00 (offset=0x1657, A=0x00)
[VRAM] Write 0x9656 = 0x00 (offset=0x1656, A=0x00)
[VRAM] Write 0x9655 = 0x00 (offset=0x1655, A=0x00)
[VRAM] Write 0x9654 = 0x00 (offset=0x1654, A=0x00)
[VRAM] Write 0x9653 = 0x00 (offset=0x1653, A=0x00)
[VRAM] Write 0x9652 = 0x00 (offset=0x1652, A=0x00)
[VRAM] Write 0x9651 = 0x00 (offset=0x1651, A=0x00)
[VRAM] Write 0x9650 = 0x00 (offset=0x1650, A=0x00)
[VRAM] Write 0x964F = 0x00 (offset=0x164F, A=0x00)
[VRAM] Write 0x964E = 0x00 (offset=0x164E, A=0x00)
[VRAM] Write 0x964D = 0x00 (offset=0x164D, A=0x00)
[VRAM] Write 0x964C = 0x00 (offset=0x164C, A=0x00)
[VRAM] Write 0x964B = 0x00 (offset=0x164B, A=0x00)
[VRAM] Write 0x964A = 0x00 (offset=0x164A, A=0x00)
[VRAM] Write 0x9649 = 0x00 (offset=0x1649, A=0x00)
[VRAM] Write 0x9648 = 0x00 (offset=0x1648, A=0x00)
[VRAM] Write 0x9647 = 0x00 (offset=0x1647, A=0x00)
[VRAM] Write 0x9646 = 0x00 (offset=0x1646, A=0x00)
[VRAM] Write 0x9645 = 0x00 (offset=0x1645, A=0x00)
[VRAM] Write 0x9644 = 0x00 (offset=0x1644, A=0x00)
[VRAM] Write 0x9643 = 0x00 (offset=0x1643, A=0x00)
[VRAM] Write 0x9642 = 0x00 (offset=0x1642, A=0x00)
[VRAM] Write 0x9641 = 0x00 (offset=0x1641, A=0x00)
[VRAM] Write 0x9640 = 0x00 (offset=0x1640, A=0x00)
[VRAM] Write 0x963F = 0x00 (offset=0x163F, A=0x00)
[VRAM] Write 0x963E = 0x00 (offset=0x163E, A=0x00)
[VRAM] Write 0x963D = 0x00 (offset=0x163D, A=0x00)
[VRAM] Write 0x963C = 0x00 (offset=0x163C, A=0x00)
[VRAM] Write 0x963B = 0x00 (offset=0x163B, A=0x00)
[VRAM] Write 0x963A = 0x00 (offset=0x163A, A=0x00)
[VRAM] Write 0x9639 = 0x00 (offset=0x1639, A=0x00)
[VRAM] Write 0x9638 = 0x00 (offset=0x1638, A=0x00)
[VRAM] Write 0x9637 = 0x00 (offset=0x1637, A=0x00)
[VRAM] Write 0x9636 = 0x00 (offset=0x1636, A=0x00)
[VRAM] Write 0x9635 = 0x00 (offset=0x1635, A=0x00)
[VRAM] Write 0x9634 = 0x00 (offset=0x1634, A=0x00)
[VRAM] Write 0x9633 = 0x00 (offset=0x1633, A=0x00)
[VRAM] Write 0x9632 = 0x00 (offset=0x1632, A=0x00)
[VRAM] Write 0x9631 = 0x00 (offset=0x1631, A=0x00)
[VRAM] Write 0x9630 = 0x00 (offset=0x1630, A=0x00)
[VRAM] Write 0x962F = 0x00 (offset=0x162F, A=0x00)
[VRAM] Write 0x962E = 0x00 (offset=0x162E, A=0x00)
[VRAM] Write 0x962D = 0x00 (offset=0x162D, A=0x00)
[VRAM] Write 0x962C = 0x00 (offset=0x162C, A=0x00)
[VRAM] Write 0x962B = 0x00 (offset=0x162B, A=0x00)
[VRAM] Write 0x962A = 0x00 (offset=0x162A, A=0x00)
[VRAM] Write 0x9629 = 0x00 (offset=0x1629, A=0x00)
[VRAM] Write 0x9628 = 0x00 (offset=0x1628, A=0x00)
[VRAM] Write 0x9627 = 0x00 (offset=0x1627, A=0x00)
[VRAM] Write 0x9626 = 0x00 (offset=0x1626, A=0x00)
[VRAM] Write 0x9625 = 0x00 (offset=0x1625, A=0x00)
[VRAM] Write 0x9624 = 0x00 (offset=0x1624, A=0x00)
[VRAM] Write 0x9623 = 0x00 (offset=0x1623, A=0x00)
[VRAM] Write 0x9622 = 0x00 (offset=0x1622, A=0x00)
[VRAM] Write 0x9621 = 0x00 (offset=0x1621, A=0x00)
[VRAM] Write 0x9620 = 0x00 (offset=0x1620, A=0x00)
[VRAM] Write 0x961F = 0x00 (offset=0x161F, A=0x00)
[VRAM] Write 0x961E = 0x00 (offset=0x161E, A=0x00)
[VRAM] Write 0x961D = 0x00 (offset=0x161D, A=0x00)
[VRAM] Write 0x961C = 0x00 (offset=0x161C, A=0x00)
[VRAM] Write 0x961B = 0x00 (offset=0x161B, A=0x00)
[VRAM] Write 0x961A = 0x00 (offset=0x161A, A=0x00)
[VRAM] Write 0x9619 = 0x00 (offset=0x1619, A=0x00)
[VRAM] Write 0x9618 = 0x00 (offset=0x1618, A=0x00)
[VRAM] Write 0x9617 = 0x00 (offset=0x1617, A=0x00)
[VRAM] Write 0x9616 = 0x00 (offset=0x1616, A=0x00)
[VRAM] Write 0x9615 = 0x00 (offset=0x1615, A=0x00)
[VRAM] Write 0x9614 = 0x00 (offset=0x1614, A=0x00)
[VRAM] Write 0x9613 = 0x00 (offset=0x1613, A=0x00)
[VRAM] Write 0x9612 = 0x00 (offset=0x1612, A=0x00)
[VRAM] Write 0x9611 = 0x00 (offset=0x1611, A=0x00)
[VRAM] Write 0x9610 = 0x00 (offset=0x1610, A=0x00)
[VRAM] Write 0x960F = 0x00 (offset=0x160F, A=0x00)
[VRAM] Write 0x960E = 0x00 (offset=0x160E, A=0x00)
[VRAM] Write 0x960D = 0x00 (offset=0x160D, A=0x00)
[VRAM] Write 0x960C = 0x00 (offset=0x160C, A=0x00)
[VRAM] Write 0x960B = 0x00 (offset=0x160B, A=0x00)
[VRAM] Write 0x960A = 0x00 (offset=0x160A, A=0x00)
[VRAM] Write 0x9609 = 0x00 (offset=0x1609, A=0x00)
[VRAM] Write 0x9608 = 0x00 (offset=0x1608, A=0x00)
[VRAM] Write 0x9607 = 0x00 (offset=0x1607, A=0x00)
[VRAM] Write 0x9606 = 0x00 (offset=0x1606, A=0x00)
[VRAM] Write 0x9605 = 0x00 (offset=0x1605, A=0x00)
[VRAM] Write 0x9604 = 0x00 (offset=0x1604, A=0x00)
[VRAM] Write 0x9603 = 0x00 (offset=0x1603, A=0x00)
[VRAM] Write 0x9602 = 0x00 (offset=0x1602, A=0x00)
[VRAM] Write 0x9601 = 0x00 (offset=0x1601, A=0x00)
[VRAM] Write 0x9600 = 0x00 (offset=0x1600, A=0x00)
[VRAM] Write 0x95FF = 0x00 (offset=0x15FF, A=0x00)
[VRAM] Write 0x95FE = 0x00 (offset=0x15FE, A=0x00)
[VRAM] Write 0x95FD = 0x00 (offset=0x15FD, A=0x00)
[VRAM] Write 0x95FC = 0x00 (offset=0x15FC, A=0x00)
[VRAM] Write 0x95FB = 0x00 (offset=0x15FB, A=0x00)
[VRAM] Write 0x95FA = 0x00 (offset=0x15FA, A=0x00)
[VRAM] Write 0x95F9 = 0x00 (offset=0x15F9, A=0x00)
[VRAM] Write 0x95F8 = 0x00 (offset=0x15F8, A=0x00)
[VRAM] Write 0x95F7 = 0x00 (offset=0x15F7, A=0x00)
[VRAM] Write 0x95F6 = 0x00 (offset=0x15F6, A=0x00)
[VRAM] Write 0x95F5 = 0x00 (offset=0x15F5, A=0x00)
[VRAM] Write 0x95F4 = 0x00 (offset=0x15F4, A=0x00)
[VRAM] Write 0x95F3 = 0x00 (offset=0x15F3, A=0x00)
[VRAM] Write 0x95F2 = 0x00 (offset=0x15F2, A=0x00)
[VRAM] Write 0x95F1 = 0x00 (offset=0x15F1, A=0x00)
[VRAM] Write 0x95F0 = 0x00 (offset=0x15F0, A=0x00)
[VRAM] Write 0x95EF = 0x00 (offset=0x15EF, A=0x00)
[VRAM] Write 0x95EE = 0x00 (offset=0x15EE, A=0x00)
[VRAM] Write 0x95ED = 0x00 (offset=0x15ED, A=0x00)
[VRAM] Write 0x95EC = 0x00 (offset=0x15EC, A=0x00)
[VRAM] Write 0x95EB = 0x00 (offset=0x15EB, A=0x00)
[VRAM] Write 0x95EA = 0x00 (offset=0x15EA, A=0x00)
[VRAM] Write 0x95E9 = 0x00 (offset=0x15E9, A=0x00)
[VRAM] Write 0x95E8 = 0x00 (offset=0x15E8, A=0x00)
[VRAM] Write 0x95E7 = 0x00 (offset=0x15E7, A=0x00)
[VRAM] Write 0x95E6 = 0x00 (offset=0x15E6, A=0x00)
[VRAM] Write 0x95E5 = 0x00 (offset=0x15E5, A=0x00)
[VRAM] Write 0x95E4 = 0x00 (offset=0x15E4, A=0x00)
[VRAM] Write 0x95E3 = 0x00 (offset=0x15E3, A=0x00)
[VRAM] Write 0x95E2 = 0x00 (offset=0x15E2, A=0x00)
[VRAM] Write 0x95E1 = 0x00 (offset=0x15E1, A=0x00)
[VRAM] Write 0x95E0 = 0x00 (offset=0x15E0, A=0x00)
[VRAM] Write 0x95DF = 0x00 (offset=0x15DF, A=0x00)
[VRAM] Write 0x95DE = 0x00 (offset=0x15DE, A=0x00)
[VRAM] Write 0x95DD = 0x00 (offset=0x15DD, A=0x00)
[VRAM] Write 0x95DC = 0x00 (offset=0x15DC, A=0x00)
[VRAM] Write 0x95DB = 0x00 (offset=0x15DB, A=0x00)
[VRAM] Write 0x95DA = 0x00 (offset=0x15DA, A=0x00)
[VRAM] Write 0x95D9 = 0x00 (offset=0x15D9, A=0x00)
[VRAM] Write 0x95D8 = 0x00 (offset=0x15D8, A=0x00)
[VRAM] Write 0x95D7 = 0x00 (offset=0x15D7, A=0x00)
[VRAM] Write 0x95D6 = 0x00 (offset=0x15D6, A=0x00)
[VRAM] Write 0x95D5 = 0x00 (offset=0x15D5, A=0x00)
[VRAM] Write 0x95D4 = 0x00 (offset=0x15D4, A=0x00)
[VRAM] Write 0x95D3 = 0x00 (offset=0x15D3, A=0x00)
[VRAM] Write 0x95D2 = 0x00 (offset=0x15D2, A=0x00)
[VRAM] Write 0x95D1 = 0x00 (offset=0x15D1, A=0x00)
[VRAM] Write 0x95D0 = 0x00 (offset=0x15D0, A=0x00)
[VRAM] Write 0x95CF = 0x00 (offset=0x15CF, A=0x00)
[VRAM] Write 0x95CE = 0x00 (offset=0x15CE, A=0x00)
[VRAM] Write 0x95CD = 0x00 (offset=0x15CD, A=0x00)
[VRAM] Write 0x95CC = 0x00 (offset=0x15CC, A=0x00)
[VRAM] Write 0x95CB = 0x00 (offset=0x15CB, A=0x00)
[VRAM] Write 0x95CA = 0x00 (offset=0x15CA, A=0x00)
[VRAM] Write 0x95C9 = 0x00 (offset=0x15C9, A=0x00)
[VRAM] Write 0x95C8 = 0x00 (offset=0x15C8, A=0x00)
[VRAM] Write 0x95C7 = 0x00 (offset=0x15C7, A=0x00)
[VRAM] Write 0x95C6 = 0x00 (offset=0x15C6, A=0x00)
[VRAM] Write 0x95C5 = 0x00 (offset=0x15C5, A=0x00)
[VRAM] Write 0x95C4 = 0x00 (offset=0x15C4, A=0x00)
[VRAM] Write 0x95C3 = 0x00 (offset=0x15C3, A=0x00)
[VRAM] Write 0x95C2 = 0x00 (offset=0x15C2, A=0x00)
[VRAM] Write 0x95C1 = 0x00 (offset=0x15C1, A=0x00)
[VRAM] Write 0x95C0 = 0x00 (offset=0x15C0, A=0x00)
[VRAM] Write 0x95BF = 0x00 (offset=0x15BF, A=0x00)
[VRAM] Write 0x95BE = 0x00 (offset=0x15BE, A=0x00)
[VRAM] Write 0x95BD = 0x00 (offset=0x15BD, A=0x00)
[VRAM] Write 0x95BC = 0x00 (offset=0x15BC, A=0x00)
[VRAM] Write 0x95BB = 0x00 (offset=0x15BB, A=0x00)
[VRAM] Write 0x95BA = 0x00 (offset=0x15BA, A=0x00)
[VRAM] Write 0x95B9 = 0x00 (offset=0x15B9, A=0x00)
[VRAM] Write 0x95B8 = 0x00 (offset=0x15B8, A=0x00)
[VRAM] Write 0x95B7 = 0x00 (offset=0x15B7, A=0x00)
[VRAM] Write 0x95B6 = 0x00 (offset=0x15B6, A=0x00)
[VRAM] Write 0x95B5 = 0x00 (offset=0x15B5, A=0x00)
[VRAM] Write 0x95B4 = 0x00 (offset=0x15B4, A=0x00)
[VRAM] Write 0x95B3 = 0x00 (offset=0x15B3, A=0x00)
[VRAM] Write 0x95B2 = 0x00 (offset=0x15B2, A=0x00)
[VRAM] Write 0x95B1 = 0x00 (offset=0x15B1, A=0x00)
[VRAM] Write 0x95B0 = 0x00 (offset=0x15B0, A=0x00)
[VRAM] Write 0x95AF = 0x00 (offset=0x15AF, A=0x00)
[VRAM] Write 0x95AE = 0x00 (offset=0x15AE, A=0x00)
[VRAM] Write 0x95AD = 0x00 (offset=0x15AD, A=0x00)
[VRAM] Write 0x95AC = 0x00 (offset=0x15AC, A=0x00)
[VRAM] Write 0x95AB = 0x00 (offset=0x15AB, A=0x00)
[VRAM] Write 0x95AA = 0x00 (offset=0x15AA, A=0x00)
[VRAM] Write 0x95A9 = 0x00 (offset=0x15A9, A=0x00)
[VRAM] Write 0x95A8 = 0x00 (offset=0x15A8, A=0x00)
[VRAM] Write 0x95A7 = 0x00 (offset=0x15A7, A=0x00)
[VRAM] Write 0x95A6 = 0x00 (offset=0x15A6, A=0x00)
[VRAM] Write 0x95A5 = 0x00 (offset=0x15A5, A=0x00)
[VRAM] Write 0x95A4 = 0x00 (offset=0x15A4, A=0x00)
[VRAM] Write 0x95A3 = 0x00 (offset=0x15A3, A=0x00)
[VRAM] Write 0x95A2 = 0x00 (offset=0x15A2, A=0x00)
[VRAM] Write 0x95A1 = 0x00 (offset=0x15A1, A=0x00)
[VRAM] Write 0x95A0 = 0x00 (offset=0x15A0, A=0x00)
[VRAM] Write 0x959F = 0x00 (offset=0x159F, A=0x00)
[VRAM] Write 0x959E = 0x00 (offset=0x159E, A=0x00)
[VRAM] Write 0x959D = 0x00 (offset=0x159D, A=0x00)
[VRAM] Write 0x959C = 0x00 (offset=0x159C, A=0x00)
[VRAM] Write 0x959B = 0x00 (offset=0x159B, A=0x00)
[VRAM] Write 0x959A = 0x00 (offset=0x159A, A=0x00)
[VRAM] Write 0x9599 = 0x00 (offset=0x1599, A=0x00)
[VRAM] Write 0x9598 = 0x00 (offset=0x1598, A=0x00)
[VRAM] Write 0x9597 = 0x00 (offset=0x1597, A=0x00)
[VRAM] Write 0x9596 = 0x00 (offset=0x1596, A=0x00)
[VRAM] Write 0x9595 = 0x00 (offset=0x1595, A=0x00)
[VRAM] Write 0x9594 = 0x00 (offset=0x1594, A=0x00)
[VRAM] Write 0x9593 = 0x00 (offset=0x1593, A=0x00)
[VRAM] Write 0x9592 = 0x00 (offset=0x1592, A=0x00)
[VRAM] Write 0x9591 = 0x00 (offset=0x1591, A=0x00)
[VRAM] Write 0x9590 = 0x00 (offset=0x1590, A=0x00)
[VRAM] Write 0x958F = 0x00 (offset=0x158F, A=0x00)
[VRAM] Write 0x958E = 0x00 (offset=0x158E, A=0x00)
[VRAM] Write 0x958D = 0x00 (offset=0x158D, A=0x00)
[VRAM] Write 0x958C = 0x00 (offset=0x158C, A=0x00)
[VRAM] Write 0x958B = 0x00 (offset=0x158B, A=0x00)
[VRAM] Write 0x958A = 0x00 (offset=0x158A, A=0x00)
[VRAM] Write 0x9589 = 0x00 (offset=0x1589, A=0x00)
[VRAM] Write 0x9588 = 0x00 (offset=0x1588, A=0x00)
[VRAM] Write 0x9587 = 0x00 (offset=0x1587, A=0x00)
[VRAM] Write 0x9586 = 0x00 (offset=0x1586, A=0x00)
[VRAM] Write 0x9585 = 0x00 (offset=0x1585, A=0x00)
[VRAM] Write 0x9584 = 0x00 (offset=0x1584, A=0x00)
[VRAM] Write 0x9583 = 0x00 (offset=0x1583, A=0x00)
[VRAM] Write 0x9582 = 0x00 (offset=0x1582, A=0x00)
[VRAM] Write 0x9581 = 0x00 (offset=0x1581, A=0x00)
[VRAM] Write 0x9580 = 0x00 (offset=0x1580, A=0x00)
[VRAM] Write 0x957F = 0x00 (offset=0x157F, A=0x00)
[VRAM] Write 0x957E = 0x00 (offset=0x157E, A=0x00)
[VRAM] Write 0x957D = 0x00 (offset=0x157D, A=0x00)
[VRAM] Write 0x957C = 0x00 (offset=0x157C, A=0x00)
[VRAM] Write 0x957B = 0x00 (offset=0x157B, A=0x00)
[VRAM] Write 0x957A = 0x00 (offset=0x157A, A=0x00)
[VRAM] Write 0x9579 = 0x00 (offset=0x1579, A=0x00)
[VRAM] Write 0x9578 = 0x00 (offset=0x1578, A=0x00)
[VRAM] Write 0x9577 = 0x00 (offset=0x1577, A=0x00)
[VRAM] Write 0x9576 = 0x00 (offset=0x1576, A=0x00)
[VRAM] Write 0x9575 = 0x00 (offset=0x1575, A=0x00)
[VRAM] Write 0x9574 = 0x00 (offset=0x1574, A=0x00)
[VRAM] Write 0x9573 = 0x00 (offset=0x1573, A=0x00)
[VRAM] Write 0x9572 = 0x00 (offset=0x1572, A=0x00)
[VRAM] Write 0x9571 = 0x00 (offset=0x1571, A=0x00)
[VRAM] Write 0x9570 = 0x00 (offset=0x1570, A=0x00)
[VRAM] Write 0x956F = 0x00 (offset=0x156F, A=0x00)
[VRAM] Write 0x956E = 0x00 (offset=0x156E, A=0x00)
[VRAM] Write 0x956D = 0x00 (offset=0x156D, A=0x00)
[VRAM] Write 0x956C = 0x00 (offset=0x156C, A=0x00)
[VRAM] Write 0x956B = 0x00 (offset=0x156B, A=0x00)
[VRAM] Write 0x956A = 0x00 (offset=0x156A, A=0x00)
[VRAM] Write 0x9569 = 0x00 (offset=0x1569, A=0x00)
[VRAM] Write 0x9568 = 0x00 (offset=0x1568, A=0x00)
[VRAM] Write 0x9567 = 0x00 (offset=0x1567, A=0x00)
[VRAM] Write 0x9566 = 0x00 (offset=0x1566, A=0x00)
[VRAM] Write 0x9565 = 0x00 (offset=0x1565, A=0x00)
[VRAM] Write 0x9564 = 0x00 (offset=0x1564, A=0x00)
[VRAM] Write 0x9563 = 0x00 (offset=0x1563, A=0x00)
[VRAM] Write 0x9562 = 0x00 (offset=0x1562, A=0x00)
[VRAM] Write 0x9561 = 0x00 (offset=0x1561, A=0x00)
[VRAM] Write 0x9560 = 0x00 (offset=0x1560, A=0x00)
[VRAM] Write 0x955F = 0x00 (offset=0x155F, A=0x00)
[VRAM] Write 0x955E = 0x00 (offset=0x155E, A=0x00)
[VRAM] Write 0x955D = 0x00 (offset=0x155D, A=0x00)
[VRAM] Write 0x955C = 0x00 (offset=0x155C, A=0x00)
[VRAM] Write 0x955B = 0x00 (offset=0x155B, A=0x00)
[VRAM] Write 0x955A = 0x00 (offset=0x155A, A=0x00)
[VRAM] Write 0x9559 = 0x00 (offset=0x1559, A=0x00)
[VRAM] Write 0x9558 = 0x00 (offset=0x1558, A=0x00)
[VRAM] Write 0x9557 = 0x00 (offset=0x1557, A=0x00)
[VRAM] Write 0x9556 = 0x00 (offset=0x1556, A=0x00)
[VRAM] Write 0x9555 = 0x00 (offset=0x1555, A=0x00)
[VRAM] Write 0x9554 = 0x00 (offset=0x1554, A=0x00)
[VRAM] Write 0x9553 = 0x00 (offset=0x1553, A=0x00)
[VRAM] Write 0x9552 = 0x00 (offset=0x1552, A=0x00)
[VRAM] Write 0x9551 = 0x00 (offset=0x1551, A=0x00)
[VRAM] Write 0x9550 = 0x00 (offset=0x1550, A=0x00)
[VRAM] Write 0x954F = 0x00 (offset=0x154F, A=0x00)
[VRAM] Write 0x954E = 0x00 (offset=0x154E, A=0x00)
[VRAM] Write 0x954D = 0x00 (offset=0x154D, A=0x00)
[VRAM] Write 0x954C = 0x00 (offset=0x154C, A=0x00)
[VRAM] Write 0x954B = 0x00 (offset=0x154B, A=0x00)
[VRAM] Write 0x954A = 0x00 (offset=0x154A, A=0x00)
[VRAM] Write 0x9549 = 0x00 (offset=0x1549, A=0x00)
[VRAM] Write 0x9548 = 0x00 (offset=0x1548, A=0x00)
[VRAM] Write 0x9547 = 0x00 (offset=0x1547, A=0x00)
[VRAM] Write 0x9546 = 0x00 (offset=0x1546, A=0x00)
[VRAM] Write 0x9545 = 0x00 (offset=0x1545, A=0x00)
[VRAM] Write 0x9544 = 0x00 (offset=0x1544, A=0x00)
[VRAM] Write 0x9543 = 0x00 (offset=0x1543, A=0x00)
[VRAM] Write 0x9542 = 0x00 (offset=0x1542, A=0x00)
[VRAM] Write 0x9541 = 0x00 (offset=0x1541, A=0x00)
[VRAM] Write 0x9540 = 0x00 (offset=0x1540, A=0x00)
[VRAM] Write 0x953F = 0x00 (offset=0x153F, A=0x00)
[VRAM] Write 0x953E = 0x00 (offset=0x153E, A=0x00)
[VRAM] Write 0x953D = 0x00 (offset=0x153D, A=0x00)
[VRAM] Write 0x953C = 0x00 (offset=0x153C, A=0x00)
[VRAM] Write 0x953B = 0x00 (offset=0x153B, A=0x00)
[VRAM] Write 0x953A = 0x00 (offset=0x153A, A=0x00)
[VRAM] Write 0x9539 = 0x00 (offset=0x1539, A=0x00)
[VRAM] Write 0x9538 = 0x00 (offset=0x1538, A=0x00)
[VRAM] Write 0x9537 = 0x00 (offset=0x1537, A=0x00)
[VRAM] Write 0x9536 = 0x00 (offset=0x1536, A=0x00)
[VRAM] Write 0x9535 = 0x00 (offset=0x1535, A=0x00)
[VRAM] Write 0x9534 = 0x00 (offset=0x1534, A=0x00)
[VRAM] Write 0x9533 = 0x00 (offset=0x1533, A=0x00)
[VRAM] Write 0x9532 = 0x00 (offset=0x1532, A=0x00)
[VRAM] Write 0x9531 = 0x00 (offset=0x1531, A=0x00)
[VRAM] Write 0x9530 = 0x00 (offset=0x1530, A=0x00)
[VRAM] Write 0x952F = 0x00 (offset=0x152F, A=0x00)
[VRAM] Write 0x952E = 0x00 (offset=0x152E, A=0x00)
[VRAM] Write 0x952D = 0x00 (offset=0x152D, A=0x00)
[VRAM] Write 0x952C = 0x00 (offset=0x152C, A=0x00)
[VRAM] Write 0x952B = 0x00 (offset=0x152B, A=0x00)
[VRAM] Write 0x952A = 0x00 (offset=0x152A, A=0x00)
[VRAM] Write 0x9529 = 0x00 (offset=0x1529, A=0x00)
[VRAM] Write 0x9528 = 0x00 (offset=0x1528, A=0x00)
[VRAM] Write 0x9527 = 0x00 (offset=0x1527, A=0x00)
[VRAM] Write 0x9526 = 0x00 (offset=0x1526, A=0x00)
[VRAM] Write 0x9525 = 0x00 (offset=0x1525, A=0x00)
[VRAM] Write 0x9524 = 0x00 (offset=0x1524, A=0x00)
[VRAM] Write 0x9523 = 0x00 (offset=0x1523, A=0x00)
[VRAM] Write 0x9522 = 0x00 (offset=0x1522, A=0x00)
[VRAM] Write 0x9521 = 0x00 (offset=0x1521, A=0x00)
[VRAM] Write 0x9520 = 0x00 (offset=0x1520, A=0x00)
[VRAM] Write 0x951F = 0x00 (offset=0x151F, A=0x00)
[VRAM] Write 0x951E = 0x00 (offset=0x151E, A=0x00)
[VRAM] Write 0x951D = 0x00 (offset=0x151D, A=0x00)
[VRAM] Write 0x951C = 0x00 (offset=0x151C, A=0x00)
[VRAM] Write 0x951B = 0x00 (offset=0x151B, A=0x00)
[VRAM] Write 0x951A = 0x00 (offset=0x151A, A=0x00)
[VRAM] Write 0x9519 = 0x00 (offset=0x1519, A=0x00)
[VRAM] Write 0x9518 = 0x00 (offset=0x1518, A=0x00)
[VRAM] Write 0x9517 = 0x00 (offset=0x1517, A=0x00)
[VRAM] Write 0x9516 = 0x00 (offset=0x1516, A=0x00)
[VRAM] Write 0x9515 = 0x00 (offset=0x1515, A=0x00)
[VRAM] Write 0x9514 = 0x00 (offset=0x1514, A=0x00)
[VRAM] Write 0x9513 = 0x00 (offset=0x1513, A=0x00)
[VRAM] Write 0x9512 = 0x00 (offset=0x1512, A=0x00)
[VRAM] Write 0x9511 = 0x00 (offset=0x1511, A=0x00)
[VRAM] Write 0x9510 = 0x00 (offset=0x1510, A=0x00)
[VRAM] Write 0x950F = 0x00 (offset=0x150F, A=0x00)
[VRAM] Write 0x950E = 0x00 (offset=0x150E, A=0x00)
[VRAM] Write 0x950D = 0x00 (offset=0x150D, A=0x00)
[VRAM] Write 0x950C = 0x00 (offset=0x150C, A=0x00)
[VRAM] Write 0x950B = 0x00 (offset=0x150B, A=0x00)
[VRAM] Write 0x950A = 0x00 (offset=0x150A, A=0x00)
[VRAM] Write 0x9509 = 0x00 (offset=0x1509, A=0x00)
[VRAM] Write 0x9508 = 0x00 (offset=0x1508, A=0x00)
[VRAM] Write 0x9507 = 0x00 (offset=0x1507, A=0x00)
[VRAM] Write 0x9506 = 0x00 (offset=0x1506, A=0x00)
[VRAM] Write 0x9505 = 0x00 (offset=0x1505, A=0x00)
[VRAM] Write 0x9504 = 0x00 (offset=0x1504, A=0x00)
[VRAM] Write 0x9503 = 0x00 (offset=0x1503, A=0x00)
[VRAM] Write 0x9502 = 0x00 (offset=0x1502, A=0x00)
[VRAM] Write 0x9501 = 0x00 (offset=0x1501, A=0x00)
[VRAM] Write 0x9500 = 0x00 (offset=0x1500, A=0x00)
[VRAM] Write 0x94FF = 0x00 (offset=0x14FF, A=0x00)
[VRAM] Write 0x94FE = 0x00 (offset=0x14FE, A=0x00)
[VRAM] Write 0x94FD = 0x00 (offset=0x14FD, A=0x00)
[VRAM] Write 0x94FC = 0x00 (offset=0x14FC, A=0x00)
[VRAM] Write 0x94FB = 0x00 (offset=0x14FB, A=0x00)
[VRAM] Write 0x94FA = 0x00 (offset=0x14FA, A=0x00)
[VRAM] Write 0x94F9 = 0x00 (offset=0x14F9, A=0x00)
[VRAM] Write 0x94F8 = 0x00 (offset=0x14F8, A=0x00)
[VRAM] Write 0x94F7 = 0x00 (offset=0x14F7, A=0x00)
[VRAM] Write 0x94F6 = 0x00 (offset=0x14F6, A=0x00)
[VRAM] Write 0x94F5 = 0x00 (offset=0x14F5, A=0x00)
[VRAM] Write 0x94F4 = 0x00 (offset=0x14F4, A=0x00)
[VRAM] Write 0x94F3 = 0x00 (offset=0x14F3, A=0x00)
[VRAM] Write 0x94F2 = 0x00 (offset=0x14F2, A=0x00)
[VRAM] Write 0x94F1 = 0x00 (offset=0x14F1, A=0x00)
[VRAM] Write 0x94F0 = 0x00 (offset=0x14F0, A=0x00)
[VRAM] Write 0x94EF = 0x00 (offset=0x14EF, A=0x00)
[VRAM] Write 0x94EE = 0x00 (offset=0x14EE, A=0x00)
[VRAM] Write 0x94ED = 0x00 (offset=0x14ED, A=0x00)
[VRAM] Write 0x94EC = 0x00 (offset=0x14EC, A=0x00)
[VRAM] Write 0x94EB = 0x00 (offset=0x14EB, A=0x00)
[VRAM] Write 0x94EA = 0x00 (offset=0x14EA, A=0x00)
[VRAM] Write 0x94E9 = 0x00 (offset=0x14E9, A=0x00)
[VRAM] Write 0x94E8 = 0x00 (offset=0x14E8, A=0x00)
[VRAM] Write 0x94E7 = 0x00 (offset=0x14E7, A=0x00)
[VRAM] Write 0x94E6 = 0x00 (offset=0x14E6, A=0x00)
[VRAM] Write 0x94E5 = 0x00 (offset=0x14E5, A=0x00)
[VRAM] Write 0x94E4 = 0x00 (offset=0x14E4, A=0x00)
[VRAM] Write 0x94E3 = 0x00 (offset=0x14E3, A=0x00)
[VRAM] Write 0x94E2 = 0x00 (offset=0x14E2, A=0x00)
[VRAM] Write 0x94E1 = 0x00 (offset=0x14E1, A=0x00)
[VRAM] Write 0x94E0 = 0x00 (offset=0x14E0, A=0x00)
[VRAM] Write 0x94DF = 0x00 (offset=0x14DF, A=0x00)
[VRAM] Write 0x94DE = 0x00 (offset=0x14DE, A=0x00)
[VRAM] Write 0x94DD = 0x00 (offset=0x14DD, A=0x00)
[VRAM] Write 0x94DC = 0x00 (offset=0x14DC, A=0x00)
[VRAM] Write 0x94DB = 0x00 (offset=0x14DB, A=0x00)
[VRAM] Write 0x94DA = 0x00 (offset=0x14DA, A=0x00)
[VRAM] Write 0x94D9 = 0x00 (offset=0x14D9, A=0x00)
[VRAM] Write 0x94D8 = 0x00 (offset=0x14D8, A=0x00)
[VRAM] Write 0x94D7 = 0x00 (offset=0x14D7, A=0x00)
[VRAM] Write 0x94D6 = 0x00 (offset=0x14D6, A=0x00)
[VRAM] Write 0x94D5 = 0x00 (offset=0x14D5, A=0x00)
[VRAM] Write 0x94D4 = 0x00 (offset=0x14D4, A=0x00)
[VRAM] Write 0x94D3 = 0x00 (offset=0x14D3, A=0x00)
[VRAM] Write 0x94D2 = 0x00 (offset=0x14D2, A=0x00)
[VRAM] Write 0x94D1 = 0x00 (offset=0x14D1, A=0x00)
[VRAM] Write 0x94D0 = 0x00 (offset=0x14D0, A=0x00)
[VRAM] Write 0x94CF = 0x00 (offset=0x14CF, A=0x00)
[VRAM] Write 0x94CE = 0x00 (offset=0x14CE, A=0x00)
[VRAM] Write 0x94CD = 0x00 (offset=0x14CD, A=0x00)
[VRAM] Write 0x94CC = 0x00 (offset=0x14CC, A=0x00)
[VRAM] Write 0x94CB = 0x00 (offset=0x14CB, A=0x00)
[VRAM] Write 0x94CA = 0x00 (offset=0x14CA, A=0x00)
[VRAM] Write 0x94C9 = 0x00 (offset=0x14C9, A=0x00)
[VRAM] Write 0x94C8 = 0x00 (offset=0x14C8, A=0x00)
[VRAM] Write 0x94C7 = 0x00 (offset=0x14C7, A=0x00)
[VRAM] Write 0x94C6 = 0x00 (offset=0x14C6, A=0x00)
[VRAM] Write 0x94C5 = 0x00 (offset=0x14C5, A=0x00)
[VRAM] Write 0x94C4 = 0x00 (offset=0x14C4, A=0x00)
[VRAM] Write 0x94C3 = 0x00 (offset=0x14C3, A=0x00)
[VRAM] Write 0x94C2 = 0x00 (offset=0x14C2, A=0x00)
[VRAM] Write 0x94C1 = 0x00 (offset=0x14C1, A=0x00)
[VRAM] Write 0x94C0 = 0x00 (offset=0x14C0, A=0x00)
[VRAM] Write 0x94BF = 0x00 (offset=0x14BF, A=0x00)
[VRAM] Write 0x94BE = 0x00 (offset=0x14BE, A=0x00)
[VRAM] Write 0x94BD = 0x00 (offset=0x14BD, A=0x00)
[VRAM] Write 0x94BC = 0x00 (offset=0x14BC, A=0x00)
[VRAM] Write 0x94BB = 0x00 (offset=0x14BB, A=0x00)
[VRAM] Write 0x94BA = 0x00 (offset=0x14BA, A=0x00)
[VRAM] Write 0x94B9 = 0x00 (offset=0x14B9, A=0x00)
[VRAM] Write 0x94B8 = 0x00 (offset=0x14B8, A=0x00)
[VRAM] Write 0x94B7 = 0x00 (offset=0x14B7, A=0x00)
[VRAM] Write 0x94B6 = 0x00 (offset=0x14B6, A=0x00)
[VRAM] Write 0x94B5 = 0x00 (offset=0x14B5, A=0x00)
[VRAM] Write 0x94B4 = 0x00 (offset=0x14B4, A=0x00)
[VRAM] Write 0x94B3 = 0x00 (offset=0x14B3, A=0x00)
[VRAM] Write 0x94B2 = 0x00 (offset=0x14B2, A=0x00)
[VRAM] Write 0x94B1 = 0x00 (offset=0x14B1, A=0x00)
[VRAM] Write 0x94B0 = 0x00 (offset=0x14B0, A=0x00)
[VRAM] Write 0x94AF = 0x00 (offset=0x14AF, A=0x00)
[VRAM] Write 0x94AE = 0x00 (offset=0x14AE, A=0x00)
[VRAM] Write 0x94AD = 0x00 (offset=0x14AD, A=0x00)
[VRAM] Write 0x94AC = 0x00 (offset=0x14AC, A=0x00)
[VRAM] Write 0x94AB = 0x00 (offset=0x14AB, A=0x00)
[VRAM] Write 0x94AA = 0x00 (offset=0x14AA, A=0x00)
[VRAM] Write 0x94A9 = 0x00 (offset=0x14A9, A=0x00)
[VRAM] Write 0x94A8 = 0x00 (offset=0x14A8, A=0x00)
[VRAM] Write 0x94A7 = 0x00 (offset=0x14A7, A=0x00)
[VRAM] Write 0x94A6 = 0x00 (offset=0x14A6, A=0x00)
[VRAM] Write 0x94A5 = 0x00 (offset=0x14A5, A=0x00)
[VRAM] Write 0x94A4 = 0x00 (offset=0x14A4, A=0x00)
[VRAM] Write 0x94A3 = 0x00 (offset=0x14A3, A=0x00)
[VRAM] Write 0x94A2 = 0x00 (offset=0x14A2, A=0x00)
[VRAM] Write 0x94A1 = 0x00 (offset=0x14A1, A=0x00)
[VRAM] Write 0x94A0 = 0x00 (offset=0x14A0, A=0x00)
[VRAM] Write 0x949F = 0x00 (offset=0x149F, A=0x00)
[VRAM] Write 0x949E = 0x00 (offset=0x149E, A=0x00)
[VRAM] Write 0x949D = 0x00 (offset=0x149D, A=0x00)
[VRAM] Write 0x949C = 0x00 (offset=0x149C, A=0x00)
[VRAM] Write 0x949B = 0x00 (offset=0x149B, A=0x00)
[VRAM] Write 0x949A = 0x00 (offset=0x149A, A=0x00)
[VRAM] Write 0x9499 = 0x00 (offset=0x1499, A=0x00)
[VRAM] Write 0x9498 = 0x00 (offset=0x1498, A=0x00)
[VRAM] Write 0x9497 = 0x00 (offset=0x1497, A=0x00)
[VRAM] Write 0x9496 = 0x00 (offset=0x1496, A=0x00)
[VRAM] Write 0x9495 = 0x00 (offset=0x1495, A=0x00)
[VRAM] Write 0x9494 = 0x00 (offset=0x1494, A=0x00)
[VRAM] Write 0x9493 = 0x00 (offset=0x1493, A=0x00)
[VRAM] Write 0x9492 = 0x00 (offset=0x1492, A=0x00)
[VRAM] Write 0x9491 = 0x00 (offset=0x1491, A=0x00)
[VRAM] Write 0x9490 = 0x00 (offset=0x1490, A=0x00)
[VRAM] Write 0x948F = 0x00 (offset=0x148F, A=0x00)
[VRAM] Write 0x948E = 0x00 (offset=0x148E, A=0x00)
[VRAM] Write 0x948D = 0x00 (offset=0x148D, A=0x00)
[VRAM] Write 0x948C = 0x00 (offset=0x148C, A=0x00)
[VRAM] Write 0x948B = 0x00 (offset=0x148B, A=0x00)
[VRAM] Write 0x948A = 0x00 (offset=0x148A, A=0x00)
[VRAM] Write 0x9489 = 0x00 (offset=0x1489, A=0x00)
[VRAM] Write 0x9488 = 0x00 (offset=0x1488, A=0x00)
[VRAM] Write 0x9487 = 0x00 (offset=0x1487, A=0x00)
[VRAM] Write 0x9486 = 0x00 (offset=0x1486, A=0x00)
[VRAM] Write 0x9485 = 0x00 (offset=0x1485, A=0x00)
[VRAM] Write 0x9484 = 0x00 (offset=0x1484, A=0x00)
[VRAM] Write 0x9483 = 0x00 (offset=0x1483, A=0x00)
[VRAM] Write 0x9482 = 0x00 (offset=0x1482, A=0x00)
[VRAM] Write 0x9481 = 0x00 (offset=0x1481, A=0x00)
[VRAM] Write 0x9480 = 0x00 (offset=0x1480, A=0x00)
[VRAM] Write 0x947F = 0x00 (offset=0x147F, A=0x00)
[VRAM] Write 0x947E = 0x00 (offset=0x147E, A=0x00)
[VRAM] Write 0x947D = 0x00 (offset=0x147D, A=0x00)
[VRAM] Write 0x947C = 0x00 (offset=0x147C, A=0x00)
[VRAM] Write 0x947B = 0x00 (offset=0x147B, A=0x00)
[VRAM] Write 0x947A = 0x00 (offset=0x147A, A=0x00)
[VRAM] Write 0x9479 = 0x00 (offset=0x1479, A=0x00)
[VRAM] Write 0x9478 = 0x00 (offset=0x1478, A=0x00)
[VRAM] Write 0x9477 = 0x00 (offset=0x1477, A=0x00)
[VRAM] Write 0x9476 = 0x00 (offset=0x1476, A=0x00)
[VRAM] Write 0x9475 = 0x00 (offset=0x1475, A=0x00)
[VRAM] Write 0x9474 = 0x00 (offset=0x1474, A=0x00)
[VRAM] Write 0x9473 = 0x00 (offset=0x1473, A=0x00)
[VRAM] Write 0x9472 = 0x00 (offset=0x1472, A=0x00)
[VRAM] Write 0x9471 = 0x00 (offset=0x1471, A=0x00)
[VRAM] Write 0x9470 = 0x00 (offset=0x1470, A=0x00)
[VRAM] Write 0x946F = 0x00 (offset=0x146F, A=0x00)
[VRAM] Write 0x946E = 0x00 (offset=0x146E, A=0x00)
[VRAM] Write 0x946D = 0x00 (offset=0x146D, A=0x00)
[VRAM] Write 0x946C = 0x00 (offset=0x146C, A=0x00)
[VRAM] Write 0x946B = 0x00 (offset=0x146B, A=0x00)
[VRAM] Write 0x946A = 0x00 (offset=0x146A, A=0x00)
[VRAM] Write 0x9469 = 0x00 (offset=0x1469, A=0x00)
[VRAM] Write 0x9468 = 0x00 (offset=0x1468, A=0x00)
[VRAM] Write 0x9467 = 0x00 (offset=0x1467, A=0x00)
[VRAM] Write 0x9466 = 0x00 (offset=0x1466, A=0x00)
[VRAM] Write 0x9465 = 0x00 (offset=0x1465, A=0x00)
[VRAM] Write 0x9464 = 0x00 (offset=0x1464, A=0x00)
[VRAM] Write 0x9463 = 0x00 (offset=0x1463, A=0x00)
[VRAM] Write 0x9462 = 0x00 (offset=0x1462, A=0x00)
[VRAM] Write 0x9461 = 0x00 (offset=0x1461, A=0x00)
[VRAM] Write 0x9460 = 0x00 (offset=0x1460, A=0x00)
[VRAM] Write 0x945F = 0x00 (offset=0x145F, A=0x00)
[VRAM] Write 0x945E = 0x00 (offset=0x145E, A=0x00)
[VRAM] Write 0x945D = 0x00 (offset=0x145D, A=0x00)
[VRAM] Write 0x945C = 0x00 (offset=0x145C, A=0x00)
[VRAM] Write 0x945B = 0x00 (offset=0x145B, A=0x00)
[VRAM] Write 0x945A = 0x00 (offset=0x145A, A=0x00)
[VRAM] Write 0x9459 = 0x00 (offset=0x1459, A=0x00)
[VRAM] Write 0x9458 = 0x00 (offset=0x1458, A=0x00)
[VRAM] Write 0x9457 = 0x00 (offset=0x1457, A=0x00)
[VRAM] Write 0x9456 = 0x00 (offset=0x1456, A=0x00)
[VRAM] Write 0x9455 = 0x00 (offset=0x1455, A=0x00)
[VRAM] Write 0x9454 = 0x00 (offset=0x1454, A=0x00)
[VRAM] Write 0x9453 = 0x00 (offset=0x1453, A=0x00)
[VRAM] Write 0x9452 = 0x00 (offset=0x1452, A=0x00)
[VRAM] Write 0x9451 = 0x00 (offset=0x1451, A=0x00)
[VRAM] Write 0x9450 = 0x00 (offset=0x1450, A=0x00)
[VRAM] Write 0x944F = 0x00 (offset=0x144F, A=0x00)
[VRAM] Write 0x944E = 0x00 (offset=0x144E, A=0x00)
[VRAM] Write 0x944D = 0x00 (offset=0x144D, A=0x00)
[VRAM] Write 0x944C = 0x00 (offset=0x144C, A=0x00)
[VRAM] Write 0x944B = 0x00 (offset=0x144B, A=0x00)
[VRAM] Write 0x944A = 0x00 (offset=0x144A, A=0x00)
[VRAM] Write 0x9449 = 0x00 (offset=0x1449, A=0x00)
[VRAM] Write 0x9448 = 0x00 (offset=0x1448, A=0x00)
[VRAM] Write 0x9447 = 0x00 (offset=0x1447, A=0x00)
[VRAM] Write 0x9446 = 0x00 (offset=0x1446, A=0x00)
[VRAM] Write 0x9445 = 0x00 (offset=0x1445, A=0x00)
[VRAM] Write 0x9444 = 0x00 (offset=0x1444, A=0x00)
[VRAM] Write 0x9443 = 0x00 (offset=0x1443, A=0x00)
[VRAM] Write 0x9442 = 0x00 (offset=0x1442, A=0x00)
[VRAM] Write 0x9441 = 0x00 (offset=0x1441, A=0x00)
[VRAM] Write 0x9440 = 0x00 (offset=0x1440, A=0x00)
[VRAM] Write 0x943F = 0x00 (offset=0x143F, A=0x00)
[VRAM] Write 0x943E = 0x00 (offset=0x143E, A=0x00)
[VRAM] Write 0x943D = 0x00 (offset=0x143D, A=0x00)
[VRAM] Write 0x943C = 0x00 (offset=0x143C, A=0x00)
[VRAM] Write 0x943B = 0x00 (offset=0x143B, A=0x00)
[VRAM] Write 0x943A = 0x00 (offset=0x143A, A=0x00)
[VRAM] Write 0x9439 = 0x00 (offset=0x1439, A=0x00)
[VRAM] Write 0x9438 = 0x00 (offset=0x1438, A=0x00)
[VRAM] Write 0x9437 = 0x00 (offset=0x1437, A=0x00)
[VRAM] Write 0x9436 = 0x00 (offset=0x1436, A=0x00)
[VRAM] Write 0x9435 = 0x00 (offset=0x1435, A=0x00)
[VRAM] Write 0x9434 = 0x00 (offset=0x1434, A=0x00)
[VRAM] Write 0x9433 = 0x00 (offset=0x1433, A=0x00)
[VRAM] Write 0x9432 = 0x00 (offset=0x1432, A=0x00)
[VRAM] Write 0x9431 = 0x00 (offset=0x1431, A=0x00)
[VRAM] Write 0x9430 = 0x00 (offset=0x1430, A=0x00)
[VRAM] Write 0x942F = 0x00 (offset=0x142F, A=0x00)
[VRAM] Write 0x942E = 0x00 (offset=0x142E, A=0x00)
[VRAM] Write 0x942D = 0x00 (offset=0x142D, A=0x00)
[VRAM] Write 0x942C = 0x00 (offset=0x142C, A=0x00)
[VRAM] Write 0x942B = 0x00 (offset=0x142B, A=0x00)
[VRAM] Write 0x942A = 0x00 (offset=0x142A, A=0x00)
[VRAM] Write 0x9429 = 0x00 (offset=0x1429, A=0x00)
[VRAM] Write 0x9428 = 0x00 (offset=0x1428, A=0x00)
[VRAM] Write 0x9427 = 0x00 (offset=0x1427, A=0x00)
[VRAM] Write 0x9426 = 0x00 (offset=0x1426, A=0x00)
[VRAM] Write 0x9425 = 0x00 (offset=0x1425, A=0x00)
[VRAM] Write 0x9424 = 0x00 (offset=0x1424, A=0x00)
[VRAM] Write 0x9423 = 0x00 (offset=0x1423, A=0x00)
[VRAM] Write 0x9422 = 0x00 (offset=0x1422, A=0x00)
[VRAM] Write 0x9421 = 0x00 (offset=0x1421, A=0x00)
[VRAM] Write 0x9420 = 0x00 (offset=0x1420, A=0x00)
[VRAM] Write 0x941F = 0x00 (offset=0x141F, A=0x00)
[VRAM] Write 0x941E = 0x00 (offset=0x141E, A=0x00)
[VRAM] Write 0x941D = 0x00 (offset=0x141D, A=0x00)
[VRAM] Write 0x941C = 0x00 (offset=0x141C, A=0x00)
[VRAM] Write 0x941B = 0x00 (offset=0x141B, A=0x00)
[VRAM] Write 0x941A = 0x00 (offset=0x141A, A=0x00)
[VRAM] Write 0x9419 = 0x00 (offset=0x1419, A=0x00)
[VRAM] Write 0x9418 = 0x00 (offset=0x1418, A=0x00)
[VRAM] Write 0x9417 = 0x00 (offset=0x1417, A=0x00)
[VRAM] Write 0x9416 = 0x00 (offset=0x1416, A=0x00)
[VRAM] Write 0x9415 = 0x00 (offset=0x1415, A=0x00)
[VRAM] Write 0x9414 = 0x00 (offset=0x1414, A=0x00)
[VRAM] Write 0x9413 = 0x00 (offset=0x1413, A=0x00)
[VRAM] Write 0x9412 = 0x00 (offset=0x1412, A=0x00)
[VRAM] Write 0x9411 = 0x00 (offset=0x1411, A=0x00)
[VRAM] Write 0x9410 = 0x00 (offset=0x1410, A=0x00)
[VRAM] Write 0x940F = 0x00 (offset=0x140F, A=0x00)
[VRAM] Write 0x940E = 0x00 (offset=0x140E, A=0x00)
[VRAM] Write 0x940D = 0x00 (offset=0x140D, A=0x00)
[VRAM] Write 0x940C = 0x00 (offset=0x140C, A=0x00)
[VRAM] Write 0x940B = 0x00 (offset=0x140B, A=0x00)
[VRAM] Write 0x940A = 0x00 (offset=0x140A, A=0x00)
[VRAM] Write 0x9409 = 0x00 (offset=0x1409, A=0x00)
[VRAM] Write 0x9408 = 0x00 (offset=0x1408, A=0x00)
[VRAM] Write 0x9407 = 0x00 (offset=0x1407, A=0x00)
[VRAM] Write 0x9406 = 0x00 (offset=0x1406, A=0x00)
[VRAM] Write 0x9405 = 0x00 (offset=0x1405, A=0x00)
[VRAM] Write 0x9404 = 0x00 (offset=0x1404, A=0x00)
[VRAM] Write 0x9403 = 0x00 (offset=0x1403, A=0x00)
[VRAM] Write 0x9402 = 0x00 (offset=0x1402, A=0x00)
[VRAM] Write 0x9401 = 0x00 (offset=0x1401, A=0x00)
[VRAM] Write 0x9400 = 0x00 (offset=0x1400, A=0x00)
[VRAM] Write 0x93FF = 0x00 (offset=0x13FF, A=0x00)
[VRAM] Write 0x93FE = 0x00 (offset=0x13FE, A=0x00)
[VRAM] Write 0x93FD = 0x00 (offset=0x13FD, A=0x00)
[VRAM] Write 0x93FC = 0x00 (offset=0x13FC, A=0x00)
[VRAM] Write 0x93FB = 0x00 (offset=0x13FB, A=0x00)
[VRAM] Write 0x93FA = 0x00 (offset=0x13FA, A=0x00)
[VRAM] Write 0x93F9 = 0x00 (offset=0x13F9, A=0x00)
[VRAM] Write 0x93F8 = 0x00 (offset=0x13F8, A=0x00)
[VRAM] Write 0x93F7 = 0x00 (offset=0x13F7, A=0x00)
[VRAM] Write 0x93F6 = 0x00 (offset=0x13F6, A=0x00)
[VRAM] Write 0x93F5 = 0x00 (offset=0x13F5, A=0x00)
[VRAM] Write 0x93F4 = 0x00 (offset=0x13F4, A=0x00)
[VRAM] Write 0x93F3 = 0x00 (offset=0x13F3, A=0x00)
[VRAM] Write 0x93F2 = 0x00 (offset=0x13F2, A=0x00)
[VRAM] Write 0x93F1 = 0x00 (offset=0x13F1, A=0x00)
[VRAM] Write 0x93F0 = 0x00 (offset=0x13F0, A=0x00)
[VRAM] Write 0x93EF = 0x00 (offset=0x13EF, A=0x00)
[VRAM] Write 0x93EE = 0x00 (offset=0x13EE, A=0x00)
[VRAM] Write 0x93ED = 0x00 (offset=0x13ED, A=0x00)
[VRAM] Write 0x93EC = 0x00 (offset=0x13EC, A=0x00)
[VRAM] Write 0x93EB = 0x00 (offset=0x13EB, A=0x00)
[VRAM] Write 0x93EA = 0x00 (offset=0x13EA, A=0x00)
[VRAM] Write 0x93E9 = 0x00 (offset=0x13E9, A=0x00)
[VRAM] Write 0x93E8 = 0x00 (offset=0x13E8, A=0x00)
[VRAM] Write 0x93E7 = 0x00 (offset=0x13E7, A=0x00)
[VRAM] Write 0x93E6 = 0x00 (offset=0x13E6, A=0x00)
[VRAM] Write 0x93E5 = 0x00 (offset=0x13E5, A=0x00)
[VRAM] Write 0x93E4 = 0x00 (offset=0x13E4, A=0x00)
[VRAM] Write 0x93E3 = 0x00 (offset=0x13E3, A=0x00)
[VRAM] Write 0x93E2 = 0x00 (offset=0x13E2, A=0x00)
[VRAM] Write 0x93E1 = 0x00 (offset=0x13E1, A=0x00)
[VRAM] Write 0x93E0 = 0x00 (offset=0x13E0, A=0x00)
[VRAM] Write 0x93DF = 0x00 (offset=0x13DF, A=0x00)
[VRAM] Write 0x93DE = 0x00 (offset=0x13DE, A=0x00)
[VRAM] Write 0x93DD = 0x00 (offset=0x13DD, A=0x00)
[VRAM] Write 0x93DC = 0x00 (offset=0x13DC, A=0x00)
[VRAM] Write 0x93DB = 0x00 (offset=0x13DB, A=0x00)
[VRAM] Write 0x93DA = 0x00 (offset=0x13DA, A=0x00)
[VRAM] Write 0x93D9 = 0x00 (offset=0x13D9, A=0x00)
[VRAM] Write 0x93D8 = 0x00 (offset=0x13D8, A=0x00)
[VRAM] Write 0x93D7 = 0x00 (offset=0x13D7, A=0x00)
[VRAM] Write 0x93D6 = 0x00 (offset=0x13D6, A=0x00)
[VRAM] Write 0x93D5 = 0x00 (offset=0x13D5, A=0x00)
[VRAM] Write 0x93D4 = 0x00 (offset=0x13D4, A=0x00)
[VRAM] Write 0x93D3 = 0x00 (offset=0x13D3, A=0x00)
[VRAM] Write 0x93D2 = 0x00 (offset=0x13D2, A=0x00)
[VRAM] Write 0x93D1 = 0x00 (offset=0x13D1, A=0x00)
[VRAM] Write 0x93D0 = 0x00 (offset=0x13D0, A=0x00)
[VRAM] Write 0x93CF = 0x00 (offset=0x13CF, A=0x00)
[VRAM] Write 0x93CE = 0x00 (offset=0x13CE, A=0x00)
[VRAM] Write 0x93CD = 0x00 (offset=0x13CD, A=0x00)
[VRAM] Write 0x93CC = 0x00 (offset=0x13CC, A=0x00)
[VRAM] Write 0x93CB = 0x00 (offset=0x13CB, A=0x00)
[VRAM] Write 0x93CA = 0x00 (offset=0x13CA, A=0x00)
[VRAM] Write 0x93C9 = 0x00 (offset=0x13C9, A=0x00)
[VRAM] Write 0x93C8 = 0x00 (offset=0x13C8, A=0x00)
[VRAM] Write 0x93C7 = 0x00 (offset=0x13C7, A=0x00)
[VRAM] Write 0x93C6 = 0x00 (offset=0x13C6, A=0x00)
[VRAM] Write 0x93C5 = 0x00 (offset=0x13C5, A=0x00)
[VRAM] Write 0x93C4 = 0x00 (offset=0x13C4, A=0x00)
[VRAM] Write 0x93C3 = 0x00 (offset=0x13C3, A=0x00)
[VRAM] Write 0x93C2 = 0x00 (offset=0x13C2, A=0x00)
[VRAM] Write 0x93C1 = 0x00 (offset=0x13C1, A=0x00)
[VRAM] Write 0x93C0 = 0x00 (offset=0x13C0, A=0x00)
[VRAM] Write 0x93BF = 0x00 (offset=0x13BF, A=0x00)
[VRAM] Write 0x93BE = 0x00 (offset=0x13BE, A=0x00)
[VRAM] Write 0x93BD = 0x00 (offset=0x13BD, A=0x00)
[VRAM] Write 0x93BC = 0x00 (offset=0x13BC, A=0x00)
[VRAM] Write 0x93BB = 0x00 (offset=0x13BB, A=0x00)
[VRAM] Write 0x93BA = 0x00 (offset=0x13BA, A=0x00)
[VRAM] Write 0x93B9 = 0x00 (offset=0x13B9, A=0x00)
[VRAM] Write 0x93B8 = 0x00 (offset=0x13B8, A=0x00)
[VRAM] Write 0x93B7 = 0x00 (offset=0x13B7, A=0x00)
[VRAM] Write 0x93B6 = 0x00 (offset=0x13B6, A=0x00)
[VRAM] Write 0x93B5 = 0x00 (offset=0x13B5, A=0x00)
[VRAM] Write 0x93B4 = 0x00 (offset=0x13B4, A=0x00)
[VRAM] Write 0x93B3 = 0x00 (offset=0x13B3, A=0x00)
[VRAM] Write 0x93B2 = 0x00 (offset=0x13B2, A=0x00)
[VRAM] Write 0x93B1 = 0x00 (offset=0x13B1, A=0x00)
[VRAM] Write 0x93B0 = 0x00 (offset=0x13B0, A=0x00)
[VRAM] Write 0x93AF = 0x00 (offset=0x13AF, A=0x00)
[VRAM] Write 0x93AE = 0x00 (offset=0x13AE, A=0x00)
[VRAM] Write 0x93AD = 0x00 (offset=0x13AD, A=0x00)
[VRAM] Write 0x93AC = 0x00 (offset=0x13AC, A=0x00)
[VRAM] Write 0x93AB = 0x00 (offset=0x13AB, A=0x00)
[VRAM] Write 0x93AA = 0x00 (offset=0x13AA, A=0x00)
[VRAM] Write 0x93A9 = 0x00 (offset=0x13A9, A=0x00)
[VRAM] Write 0x93A8 = 0x00 (offset=0x13A8, A=0x00)
[VRAM] Write 0x93A7 = 0x00 (offset=0x13A7, A=0x00)
[VRAM] Write 0x93A6 = 0x00 (offset=0x13A6, A=0x00)
[VRAM] Write 0x93A5 = 0x00 (offset=0x13A5, A=0x00)
[VRAM] Write 0x93A4 = 0x00 (offset=0x13A4, A=0x00)
[VRAM] Write 0x93A3 = 0x00 (offset=0x13A3, A=0x00)
[VRAM] Write 0x93A2 = 0x00 (offset=0x13A2, A=0x00)
[VRAM] Write 0x93A1 = 0x00 (offset=0x13A1, A=0x00)
[VRAM] Write 0x93A0 = 0x00 (offset=0x13A0, A=0x00)
[VRAM] Write 0x939F = 0x00 (offset=0x139F, A=0x00)
[VRAM] Write 0x939E = 0x00 (offset=0x139E, A=0x00)
[VRAM] Write 0x939D = 0x00 (offset=0x139D, A=0x00)
[VRAM] Write 0x939C = 0x00 (offset=0x139C, A=0x00)
[VRAM] Write 0x939B = 0x00 (offset=0x139B, A=0x00)
[VRAM] Write 0x939A = 0x00 (offset=0x139A, A=0x00)
[VRAM] Write 0x9399 = 0x00 (offset=0x1399, A=0x00)
[VRAM] Write 0x9398 = 0x00 (offset=0x1398, A=0x00)
[VRAM] Write 0x9397 = 0x00 (offset=0x1397, A=0x00)
[VRAM] Write 0x9396 = 0x00 (offset=0x1396, A=0x00)
[VRAM] Write 0x9395 = 0x00 (offset=0x1395, A=0x00)
[VRAM] Write 0x9394 = 0x00 (offset=0x1394, A=0x00)
[VRAM] Write 0x9393 = 0x00 (offset=0x1393, A=0x00)
[VRAM] Write 0x9392 = 0x00 (offset=0x1392, A=0x00)
[VRAM] Write 0x9391 = 0x00 (offset=0x1391, A=0x00)
[VRAM] Write 0x9390 = 0x00 (offset=0x1390, A=0x00)
[VRAM] Write 0x938F = 0x00 (offset=0x138F, A=0x00)
[VRAM] Write 0x938E = 0x00 (offset=0x138E, A=0x00)
[VRAM] Write 0x938D = 0x00 (offset=0x138D, A=0x00)
[VRAM] Write 0x938C = 0x00 (offset=0x138C, A=0x00)
[VRAM] Write 0x938B = 0x00 (offset=0x138B, A=0x00)
[VRAM] Write 0x938A = 0x00 (offset=0x138A, A=0x00)
[VRAM] Write 0x9389 = 0x00 (offset=0x1389, A=0x00)
[VRAM] Write 0x9388 = 0x00 (offset=0x1388, A=0x00)
[VRAM] Write 0x9387 = 0x00 (offset=0x1387, A=0x00)
[VRAM] Write 0x9386 = 0x00 (offset=0x1386, A=0x00)
[VRAM] Write 0x9385 = 0x00 (offset=0x1385, A=0x00)
[VRAM] Write 0x9384 = 0x00 (offset=0x1384, A=0x00)
[VRAM] Write 0x9383 = 0x00 (offset=0x1383, A=0x00)
[VRAM] Write 0x9382 = 0x00 (offset=0x1382, A=0x00)
[VRAM] Write 0x9381 = 0x00 (offset=0x1381, A=0x00)
[VRAM] Write 0x9380 = 0x00 (offset=0x1380, A=0x00)
[VRAM] Write 0x937F = 0x00 (offset=0x137F, A=0x00)
[VRAM] Write 0x937E = 0x00 (offset=0x137E, A=0x00)
[VRAM] Write 0x937D = 0x00 (offset=0x137D, A=0x00)
[VRAM] Write 0x937C = 0x00 (offset=0x137C, A=0x00)
[VRAM] Write 0x937B = 0x00 (offset=0x137B, A=0x00)
[VRAM] Write 0x937A = 0x00 (offset=0x137A, A=0x00)
[VRAM] Write 0x9379 = 0x00 (offset=0x1379, A=0x00)
[VRAM] Write 0x9378 = 0x00 (offset=0x1378, A=0x00)
[VRAM] Write 0x9377 = 0x00 (offset=0x1377, A=0x00)
[VRAM] Write 0x9376 = 0x00 (offset=0x1376, A=0x00)
[VRAM] Write 0x9375 = 0x00 (offset=0x1375, A=0x00)
[VRAM] Write 0x9374 = 0x00 (offset=0x1374, A=0x00)
[VRAM] Write 0x9373 = 0x00 (offset=0x1373, A=0x00)
[VRAM] Write 0x9372 = 0x00 (offset=0x1372, A=0x00)
[VRAM] Write 0x9371 = 0x00 (offset=0x1371, A=0x00)
[VRAM] Write 0x9370 = 0x00 (offset=0x1370, A=0x00)
[VRAM] Write 0x936F = 0x00 (offset=0x136F, A=0x00)
[VRAM] Write 0x936E = 0x00 (offset=0x136E, A=0x00)
[VRAM] Write 0x936D = 0x00 (offset=0x136D, A=0x00)
[VRAM] Write 0x936C = 0x00 (offset=0x136C, A=0x00)
[VRAM] Write 0x936B = 0x00 (offset=0x136B, A=0x00)
[VRAM] Write 0x936A = 0x00 (offset=0x136A, A=0x00)
[VRAM] Write 0x9369 = 0x00 (offset=0x1369, A=0x00)
[VRAM] Write 0x9368 = 0x00 (offset=0x1368, A=0x00)
[VRAM] Write 0x9367 = 0x00 (offset=0x1367, A=0x00)
[VRAM] Write 0x9366 = 0x00 (offset=0x1366, A=0x00)
[VRAM] Write 0x9365 = 0x00 (offset=0x1365, A=0x00)
[VRAM] Write 0x9364 = 0x00 (offset=0x1364, A=0x00)
[VRAM] Write 0x9363 = 0x00 (offset=0x1363, A=0x00)
[VRAM] Write 0x9362 = 0x00 (offset=0x1362, A=0x00)
[VRAM] Write 0x9361 = 0x00 (offset=0x1361, A=0x00)
[VRAM] Write 0x9360 = 0x00 (offset=0x1360, A=0x00)
[VRAM] Write 0x935F = 0x00 (offset=0x135F, A=0x00)
[VRAM] Write 0x935E = 0x00 (offset=0x135E, A=0x00)
[VRAM] Write 0x935D = 0x00 (offset=0x135D, A=0x00)
[VRAM] Write 0x935C = 0x00 (offset=0x135C, A=0x00)
[VRAM] Write 0x935B = 0x00 (offset=0x135B, A=0x00)
[VRAM] Write 0x935A = 0x00 (offset=0x135A, A=0x00)
[VRAM] Write 0x9359 = 0x00 (offset=0x1359, A=0x00)
[VRAM] Write 0x9358 = 0x00 (offset=0x1358, A=0x00)
[VRAM] Write 0x9357 = 0x00 (offset=0x1357, A=0x00)
[VRAM] Write 0x9356 = 0x00 (offset=0x1356, A=0x00)
[VRAM] Write 0x9355 = 0x00 (offset=0x1355, A=0x00)
[VRAM] Write 0x9354 = 0x00 (offset=0x1354, A=0x00)
[VRAM] Write 0x9353 = 0x00 (offset=0x1353, A=0x00)
[VRAM] Write 0x9352 = 0x00 (offset=0x1352, A=0x00)
[VRAM] Write 0x9351 = 0x00 (offset=0x1351, A=0x00)
[VRAM] Write 0x9350 = 0x00 (offset=0x1350, A=0x00)
[VRAM] Write 0x934F = 0x00 (offset=0x134F, A=0x00)
[VRAM] Write 0x934E = 0x00 (offset=0x134E, A=0x00)
[VRAM] Write 0x934D = 0x00 (offset=0x134D, A=0x00)
[VRAM] Write 0x934C = 0x00 (offset=0x134C, A=0x00)
[VRAM] Write 0x934B = 0x00 (offset=0x134B, A=0x00)
[VRAM] Write 0x934A = 0x00 (offset=0x134A, A=0x00)
[VRAM] Write 0x9349 = 0x00 (offset=0x1349, A=0x00)
[VRAM] Write 0x9348 = 0x00 (offset=0x1348, A=0x00)
[VRAM] Write 0x9347 = 0x00 (offset=0x1347, A=0x00)
[VRAM] Write 0x9346 = 0x00 (offset=0x1346, A=0x00)
[VRAM] Write 0x9345 = 0x00 (offset=0x1345, A=0x00)
[VRAM] Write 0x9344 = 0x00 (offset=0x1344, A=0x00)
[VRAM] Write 0x9343 = 0x00 (offset=0x1343, A=0x00)
[VRAM] Write 0x9342 = 0x00 (offset=0x1342, A=0x00)
[VRAM] Write 0x9341 = 0x00 (offset=0x1341, A=0x00)
[VRAM] Write 0x9340 = 0x00 (offset=0x1340, A=0x00)
[VRAM] Write 0x933F = 0x00 (offset=0x133F, A=0x00)
[VRAM] Write 0x933E = 0x00 (offset=0x133E, A=0x00)
[VRAM] Write 0x933D = 0x00 (offset=0x133D, A=0x00)
[VRAM] Write 0x933C = 0x00 (offset=0x133C, A=0x00)
[VRAM] Write 0x933B = 0x00 (offset=0x133B, A=0x00)
[VRAM] Write 0x933A = 0x00 (offset=0x133A, A=0x00)
[VRAM] Write 0x9339 = 0x00 (offset=0x1339, A=0x00)
[VRAM] Write 0x9338 = 0x00 (offset=0x1338, A=0x00)
[VRAM] Write 0x9337 = 0x00 (offset=0x1337, A=0x00)
[VRAM] Write 0x9336 = 0x00 (offset=0x1336, A=0x00)
[VRAM] Write 0x9335 = 0x00 (offset=0x1335, A=0x00)
[VRAM] Write 0x9334 = 0x00 (offset=0x1334, A=0x00)
[VRAM] Write 0x9333 = 0x00 (offset=0x1333, A=0x00)
[VRAM] Write 0x9332 = 0x00 (offset=0x1332, A=0x00)
[VRAM] Write 0x9331 = 0x00 (offset=0x1331, A=0x00)
[VRAM] Write 0x9330 = 0x00 (offset=0x1330, A=0x00)
[VRAM] Write 0x932F = 0x00 (offset=0x132F, A=0x00)
[VRAM] Write 0x932E = 0x00 (offset=0x132E, A=0x00)
[VRAM] Write 0x932D = 0x00 (offset=0x132D, A=0x00)
[VRAM] Write 0x932C = 0x00 (offset=0x132C, A=0x00)
[VRAM] Write 0x932B = 0x00 (offset=0x132B, A=0x00)
[VRAM] Write 0x932A = 0x00 (offset=0x132A, A=0x00)
[VRAM] Write 0x9329 = 0x00 (offset=0x1329, A=0x00)
[VRAM] Write 0x9328 = 0x00 (offset=0x1328, A=0x00)
[VRAM] Write 0x9327 = 0x00 (offset=0x1327, A=0x00)
[VRAM] Write 0x9326 = 0x00 (offset=0x1326, A=0x00)
[VRAM] Write 0x9325 = 0x00 (offset=0x1325, A=0x00)
[VRAM] Write 0x9324 = 0x00 (offset=0x1324, A=0x00)
[VRAM] Write 0x9323 = 0x00 (offset=0x1323, A=0x00)
[VRAM] Write 0x9322 = 0x00 (offset=0x1322, A=0x00)
[VRAM] Write 0x9321 = 0x00 (offset=0x1321, A=0x00)
[VRAM] Write 0x9320 = 0x00 (offset=0x1320, A=0x00)
[VRAM] Write 0x931F = 0x00 (offset=0x131F, A=0x00)
[VRAM] Write 0x931E = 0x00 (offset=0x131E, A=0x00)
[VRAM] Write 0x931D = 0x00 (offset=0x131D, A=0x00)
[VRAM] Write 0x931C = 0x00 (offset=0x131C, A=0x00)
[VRAM] Write 0x931B = 0x00 (offset=0x131B, A=0x00)
[VRAM] Write 0x931A = 0x00 (offset=0x131A, A=0x00)
[VRAM] Write 0x9319 = 0x00 (offset=0x1319, A=0x00)
[VRAM] Write 0x9318 = 0x00 (offset=0x1318, A=0x00)
[VRAM] Write 0x9317 = 0x00 (offset=0x1317, A=0x00)
[VRAM] Write 0x9316 = 0x00 (offset=0x1316, A=0x00)
[VRAM] Write 0x9315 = 0x00 (offset=0x1315, A=0x00)
[VRAM] Write 0x9314 = 0x00 (offset=0x1314, A=0x00)
[VRAM] Write 0x9313 = 0x00 (offset=0x1313, A=0x00)
[VRAM] Write 0x9312 = 0x00 (offset=0x1312, A=0x00)
[VRAM] Write 0x9311 = 0x00 (offset=0x1311, A=0x00)
[VRAM] Write 0x9310 = 0x00 (offset=0x1310, A=0x00)
[VRAM] Write 0x930F = 0x00 (offset=0x130F, A=0x00)
[VRAM] Write 0x930E = 0x00 (offset=0x130E, A=0x00)
[VRAM] Write 0x930D = 0x00 (offset=0x130D, A=0x00)
[VRAM] Write 0x930C = 0x00 (offset=0x130C, A=0x00)
[VRAM] Write 0x930B = 0x00 (offset=0x130B, A=0x00)
[VRAM] Write 0x930A = 0x00 (offset=0x130A, A=0x00)
[VRAM] Write 0x9309 = 0x00 (offset=0x1309, A=0x00)
[VRAM] Write 0x9308 = 0x00 (offset=0x1308, A=0x00)
[VRAM] Write 0x9307 = 0x00 (offset=0x1307, A=0x00)
[VRAM] Write 0x9306 = 0x00 (offset=0x1306, A=0x00)
[VRAM] Write 0x9305 = 0x00 (offset=0x1305, A=0x00)
[VRAM] Write 0x9304 = 0x00 (offset=0x1304, A=0x00)
[VRAM] Write 0x9303 = 0x00 (offset=0x1303, A=0x00)
[VRAM] Write 0x9302 = 0x00 (offset=0x1302, A=0x00)
[VRAM] Write 0x9301 = 0x00 (offset=0x1301, A=0x00)
[VRAM] Write 0x9300 = 0x00 (offset=0x1300, A=0x00)
[VRAM] Write 0x92FF = 0x00 (offset=0x12FF, A=0x00)
[VRAM] Write 0x92FE = 0x00 (offset=0x12FE, A=0x00)
[VRAM] Write 0x92FD = 0x00 (offset=0x12FD, A=0x00)
[VRAM] Write 0x92FC = 0x00 (offset=0x12FC, A=0x00)
[VRAM] Write 0x92FB = 0x00 (offset=0x12FB, A=0x00)
[VRAM] Write 0x92FA = 0x00 (offset=0x12FA, A=0x00)
[VRAM] Write 0x92F9 = 0x00 (offset=0x12F9, A=0x00)
[VRAM] Write 0x92F8 = 0x00 (offset=0x12F8, A=0x00)
[VRAM] Write 0x92F7 = 0x00 (offset=0x12F7, A=0x00)
[VRAM] Write 0x92F6 = 0x00 (offset=0x12F6, A=0x00)
[VRAM] Write 0x92F5 = 0x00 (offset=0x12F5, A=0x00)
[VRAM] Write 0x92F4 = 0x00 (offset=0x12F4, A=0x00)
[VRAM] Write 0x92F3 = 0x00 (offset=0x12F3, A=0x00)
[VRAM] Write 0x92F2 = 0x00 (offset=0x12F2, A=0x00)
[VRAM] Write 0x92F1 = 0x00 (offset=0x12F1, A=0x00)
[VRAM] Write 0x92F0 = 0x00 (offset=0x12F0, A=0x00)
[VRAM] Write 0x92EF = 0x00 (offset=0x12EF, A=0x00)
[VRAM] Write 0x92EE = 0x00 (offset=0x12EE, A=0x00)
[VRAM] Write 0x92ED = 0x00 (offset=0x12ED, A=0x00)
[VRAM] Write 0x92EC = 0x00 (offset=0x12EC, A=0x00)
[VRAM] Write 0x92EB = 0x00 (offset=0x12EB, A=0x00)
[VRAM] Write 0x92EA = 0x00 (offset=0x12EA, A=0x00)
[VRAM] Write 0x92E9 = 0x00 (offset=0x12E9, A=0x00)
[VRAM] Write 0x92E8 = 0x00 (offset=0x12E8, A=0x00)
[VRAM] Write 0x92E7 = 0x00 (offset=0x12E7, A=0x00)
[VRAM] Write 0x92E6 = 0x00 (offset=0x12E6, A=0x00)
[VRAM] Write 0x92E5 = 0x00 (offset=0x12E5, A=0x00)
[VRAM] Write 0x92E4 = 0x00 (offset=0x12E4, A=0x00)
[VRAM] Write 0x92E3 = 0x00 (offset=0x12E3, A=0x00)
[VRAM] Write 0x92E2 = 0x00 (offset=0x12E2, A=0x00)
[VRAM] Write 0x92E1 = 0x00 (offset=0x12E1, A=0x00)
[VRAM] Write 0x92E0 = 0x00 (offset=0x12E0, A=0x00)
[VRAM] Write 0x92DF = 0x00 (offset=0x12DF, A=0x00)
[VRAM] Write 0x92DE = 0x00 (offset=0x12DE, A=0x00)
[VRAM] Write 0x92DD = 0x00 (offset=0x12DD, A=0x00)
[VRAM] Write 0x92DC = 0x00 (offset=0x12DC, A=0x00)
[VRAM] Write 0x92DB = 0x00 (offset=0x12DB, A=0x00)
[VRAM] Write 0x92DA = 0x00 (offset=0x12DA, A=0x00)
[VRAM] Write 0x92D9 = 0x00 (offset=0x12D9, A=0x00)
[VRAM] Write 0x92D8 = 0x00 (offset=0x12D8, A=0x00)
[VRAM] Write 0x92D7 = 0x00 (offset=0x12D7, A=0x00)
[VRAM] Write 0x92D6 = 0x00 (offset=0x12D6, A=0x00)
[VRAM] Write 0x92D5 = 0x00 (offset=0x12D5, A=0x00)
[VRAM] Write 0x92D4 = 0x00 (offset=0x12D4, A=0x00)
[VRAM] Write 0x92D3 = 0x00 (offset=0x12D3, A=0x00)
[VRAM] Write 0x92D2 = 0x00 (offset=0x12D2, A=0x00)
[VRAM] Write 0x92D1 = 0x00 (offset=0x12D1, A=0x00)
[VRAM] Write 0x92D0 = 0x00 (offset=0x12D0, A=0x00)
[VRAM] Write 0x92CF = 0x00 (offset=0x12CF, A=0x00)
[VRAM] Write 0x92CE = 0x00 (offset=0x12CE, A=0x00)
[VRAM] Write 0x92CD = 0x00 (offset=0x12CD, A=0x00)
[VRAM] Write 0x92CC = 0x00 (offset=0x12CC, A=0x00)
[VRAM] Write 0x92CB = 0x00 (offset=0x12CB, A=0x00)
[VRAM] Write 0x92CA = 0x00 (offset=0x12CA, A=0x00)
[VRAM] Write 0x92C9 = 0x00 (offset=0x12C9, A=0x00)
[VRAM] Write 0x92C8 = 0x00 (offset=0x12C8, A=0x00)
[VRAM] Write 0x92C7 = 0x00 (offset=0x12C7, A=0x00)
[VRAM] Write 0x92C6 = 0x00 (offset=0x12C6, A=0x00)
[VRAM] Write 0x92C5 = 0x00 (offset=0x12C5, A=0x00)
[VRAM] Write 0x92C4 = 0x00 (offset=0x12C4, A=0x00)
[VRAM] Write 0x92C3 = 0x00 (offset=0x12C3, A=0x00)
[VRAM] Write 0x92C2 = 0x00 (offset=0x12C2, A=0x00)
[VRAM] Write 0x92C1 = 0x00 (offset=0x12C1, A=0x00)
[VRAM] Write 0x92C0 = 0x00 (offset=0x12C0, A=0x00)
[VRAM] Write 0x92BF = 0x00 (offset=0x12BF, A=0x00)
[VRAM] Write 0x92BE = 0x00 (offset=0x12BE, A=0x00)
[VRAM] Write 0x92BD = 0x00 (offset=0x12BD, A=0x00)
[VRAM] Write 0x92BC = 0x00 (offset=0x12BC, A=0x00)
[VRAM] Write 0x92BB = 0x00 (offset=0x12BB, A=0x00)
[VRAM] Write 0x92BA = 0x00 (offset=0x12BA, A=0x00)
[VRAM] Write 0x92B9 = 0x00 (offset=0x12B9, A=0x00)
[VRAM] Write 0x92B8 = 0x00 (offset=0x12B8, A=0x00)
[VRAM] Write 0x92B7 = 0x00 (offset=0x12B7, A=0x00)
[VRAM] Write 0x92B6 = 0x00 (offset=0x12B6, A=0x00)
[VRAM] Write 0x92B5 = 0x00 (offset=0x12B5, A=0x00)
[VRAM] Write 0x92B4 = 0x00 (offset=0x12B4, A=0x00)
[VRAM] Write 0x92B3 = 0x00 (offset=0x12B3, A=0x00)
[VRAM] Write 0x92B2 = 0x00 (offset=0x12B2, A=0x00)
[VRAM] Write 0x92B1 = 0x00 (offset=0x12B1, A=0x00)
[VRAM] Write 0x92B0 = 0x00 (offset=0x12B0, A=0x00)
[VRAM] Write 0x92AF = 0x00 (offset=0x12AF, A=0x00)
[VRAM] Write 0x92AE = 0x00 (offset=0x12AE, A=0x00)
[VRAM] Write 0x92AD = 0x00 (offset=0x12AD, A=0x00)
[VRAM] Write 0x92AC = 0x00 (offset=0x12AC, A=0x00)
[VRAM] Write 0x92AB = 0x00 (offset=0x12AB, A=0x00)
[VRAM] Write 0x92AA = 0x00 (offset=0x12AA, A=0x00)
[VRAM] Write 0x92A9 = 0x00 (offset=0x12A9, A=0x00)
[VRAM] Write 0x92A8 = 0x00 (offset=0x12A8, A=0x00)
[VRAM] Write 0x92A7 = 0x00 (offset=0x12A7, A=0x00)
[VRAM] Write 0x92A6 = 0x00 (offset=0x12A6, A=0x00)
[VRAM] Write 0x92A5 = 0x00 (offset=0x12A5, A=0x00)
[VRAM] Write 0x92A4 = 0x00 (offset=0x12A4, A=0x00)
[VRAM] Write 0x92A3 = 0x00 (offset=0x12A3, A=0x00)
[VRAM] Write 0x92A2 = 0x00 (offset=0x12A2, A=0x00)
[VRAM] Write 0x92A1 = 0x00 (offset=0x12A1, A=0x00)
[VRAM] Write 0x92A0 = 0x00 (offset=0x12A0, A=0x00)
[VRAM] Write 0x929F = 0x00 (offset=0x129F, A=0x00)
[VRAM] Write 0x929E = 0x00 (offset=0x129E, A=0x00)
[VRAM] Write 0x929D = 0x00 (offset=0x129D, A=0x00)
[VRAM] Write 0x929C = 0x00 (offset=0x129C, A=0x00)
[VRAM] Write 0x929B = 0x00 (offset=0x129B, A=0x00)
[VRAM] Write 0x929A = 0x00 (offset=0x129A, A=0x00)
[VRAM] Write 0x9299 = 0x00 (offset=0x1299, A=0x00)
[VRAM] Write 0x9298 = 0x00 (offset=0x1298, A=0x00)
[VRAM] Write 0x9297 = 0x00 (offset=0x1297, A=0x00)
[VRAM] Write 0x9296 = 0x00 (offset=0x1296, A=0x00)
[VRAM] Write 0x9295 = 0x00 (offset=0x1295, A=0x00)
[VRAM] Write 0x9294 = 0x00 (offset=0x1294, A=0x00)
[VRAM] Write 0x9293 = 0x00 (offset=0x1293, A=0x00)
[VRAM] Write 0x9292 = 0x00 (offset=0x1292, A=0x00)
[VRAM] Write 0x9291 = 0x00 (offset=0x1291, A=0x00)
[VRAM] Write 0x9290 = 0x00 (offset=0x1290, A=0x00)
[VRAM] Write 0x928F = 0x00 (offset=0x128F, A=0x00)
[VRAM] Write 0x928E = 0x00 (offset=0x128E, A=0x00)
[VRAM] Write 0x928D = 0x00 (offset=0x128D, A=0x00)
[VRAM] Write 0x928C = 0x00 (offset=0x128C, A=0x00)
[VRAM] Write 0x928B = 0x00 (offset=0x128B, A=0x00)
[VRAM] Write 0x928A = 0x00 (offset=0x128A, A=0x00)
[VRAM] Write 0x9289 = 0x00 (offset=0x1289, A=0x00)
[VRAM] Write 0x9288 = 0x00 (offset=0x1288, A=0x00)
[VRAM] Write 0x9287 = 0x00 (offset=0x1287, A=0x00)
[VRAM] Write 0x9286 = 0x00 (offset=0x1286, A=0x00)
[VRAM] Write 0x9285 = 0x00 (offset=0x1285, A=0x00)
[VRAM] Write 0x9284 = 0x00 (offset=0x1284, A=0x00)
[VRAM] Write 0x9283 = 0x00 (offset=0x1283, A=0x00)
[VRAM] Write 0x9282 = 0x00 (offset=0x1282, A=0x00)
[VRAM] Write 0x9281 = 0x00 (offset=0x1281, A=0x00)
[VRAM] Write 0x9280 = 0x00 (offset=0x1280, A=0x00)
[VRAM] Write 0x927F = 0x00 (offset=0x127F, A=0x00)
[VRAM] Write 0x927E = 0x00 (offset=0x127E, A=0x00)
[VRAM] Write 0x927D = 0x00 (offset=0x127D, A=0x00)
[VRAM] Write 0x927C = 0x00 (offset=0x127C, A=0x00)
[VRAM] Write 0x927B = 0x00 (offset=0x127B, A=0x00)
[VRAM] Write 0x927A = 0x00 (offset=0x127A, A=0x00)
[VRAM] Write 0x9279 = 0x00 (offset=0x1279, A=0x00)
[VRAM] Write 0x9278 = 0x00 (offset=0x1278, A=0x00)
[VRAM] Write 0x9277 = 0x00 (offset=0x1277, A=0x00)
[VRAM] Write 0x9276 = 0x00 (offset=0x1276, A=0x00)
[VRAM] Write 0x9275 = 0x00 (offset=0x1275, A=0x00)
[VRAM] Write 0x9274 = 0x00 (offset=0x1274, A=0x00)
[VRAM] Write 0x9273 = 0x00 (offset=0x1273, A=0x00)
[VRAM] Write 0x9272 = 0x00 (offset=0x1272, A=0x00)
[VRAM] Write 0x9271 = 0x00 (offset=0x1271, A=0x00)
[VRAM] Write 0x9270 = 0x00 (offset=0x1270, A=0x00)
[VRAM] Write 0x926F = 0x00 (offset=0x126F, A=0x00)
[VRAM] Write 0x926E = 0x00 (offset=0x126E, A=0x00)
[VRAM] Write 0x926D = 0x00 (offset=0x126D, A=0x00)
[VRAM] Write 0x926C = 0x00 (offset=0x126C, A=0x00)
[VRAM] Write 0x926B = 0x00 (offset=0x126B, A=0x00)
[VRAM] Write 0x926A = 0x00 (offset=0x126A, A=0x00)
[VRAM] Write 0x9269 = 0x00 (offset=0x1269, A=0x00)
[VRAM] Write 0x9268 = 0x00 (offset=0x1268, A=0x00)
[VRAM] Write 0x9267 = 0x00 (offset=0x1267, A=0x00)
[VRAM] Write 0x9266 = 0x00 (offset=0x1266, A=0x00)
[VRAM] Write 0x9265 = 0x00 (offset=0x1265, A=0x00)
[VRAM] Write 0x9264 = 0x00 (offset=0x1264, A=0x00)
[VRAM] Write 0x9263 = 0x00 (offset=0x1263, A=0x00)
[VRAM] Write 0x9262 = 0x00 (offset=0x1262, A=0x00)
[VRAM] Write 0x9261 = 0x00 (offset=0x1261, A=0x00)
[VRAM] Write 0x9260 = 0x00 (offset=0x1260, A=0x00)
[VRAM] Write 0x925F = 0x00 (offset=0x125F, A=0x00)
[VRAM] Write 0x925E = 0x00 (offset=0x125E, A=0x00)
[VRAM] Write 0x925D = 0x00 (offset=0x125D, A=0x00)
[VRAM] Write 0x925C = 0x00 (offset=0x125C, A=0x00)
[VRAM] Write 0x925B = 0x00 (offset=0x125B, A=0x00)
[VRAM] Write 0x925A = 0x00 (offset=0x125A, A=0x00)
[VRAM] Write 0x9259 = 0x00 (offset=0x1259, A=0x00)
[VRAM] Write 0x9258 = 0x00 (offset=0x1258, A=0x00)
[VRAM] Write 0x9257 = 0x00 (offset=0x1257, A=0x00)
[VRAM] Write 0x9256 = 0x00 (offset=0x1256, A=0x00)
[VRAM] Write 0x9255 = 0x00 (offset=0x1255, A=0x00)
[VRAM] Write 0x9254 = 0x00 (offset=0x1254, A=0x00)
[VRAM] Write 0x9253 = 0x00 (offset=0x1253, A=0x00)
[VRAM] Write 0x9252 = 0x00 (offset=0x1252, A=0x00)
[VRAM] Write 0x9251 = 0x00 (offset=0x1251, A=0x00)
[VRAM] Write 0x9250 = 0x00 (offset=0x1250, A=0x00)
[VRAM] Write 0x924F = 0x00 (offset=0x124F, A=0x00)
[VRAM] Write 0x924E = 0x00 (offset=0x124E, A=0x00)
[VRAM] Write 0x924D = 0x00 (offset=0x124D, A=0x00)
[VRAM] Write 0x924C = 0x00 (offset=0x124C, A=0x00)
[VRAM] Write 0x924B = 0x00 (offset=0x124B, A=0x00)
[VRAM] Write 0x924A = 0x00 (offset=0x124A, A=0x00)
[VRAM] Write 0x9249 = 0x00 (offset=0x1249, A=0x00)
[VRAM] Write 0x9248 = 0x00 (offset=0x1248, A=0x00)
[VRAM] Write 0x9247 = 0x00 (offset=0x1247, A=0x00)
[VRAM] Write 0x9246 = 0x00 (offset=0x1246, A=0x00)
[VRAM] Write 0x9245 = 0x00 (offset=0x1245, A=0x00)
[VRAM] Write 0x9244 = 0x00 (offset=0x1244, A=0x00)
[VRAM] Write 0x9243 = 0x00 (offset=0x1243, A=0x00)
[VRAM] Write 0x9242 = 0x00 (offset=0x1242, A=0x00)
[VRAM] Write 0x9241 = 0x00 (offset=0x1241, A=0x00)
[VRAM] Write 0x9240 = 0x00 (offset=0x1240, A=0x00)
[VRAM] Write 0x923F = 0x00 (offset=0x123F, A=0x00)
[VRAM] Write 0x923E = 0x00 (offset=0x123E, A=0x00)
[VRAM] Write 0x923D = 0x00 (offset=0x123D, A=0x00)
[VRAM] Write 0x923C = 0x00 (offset=0x123C, A=0x00)
[VRAM] Write 0x923B = 0x00 (offset=0x123B, A=0x00)
[VRAM] Write 0x923A = 0x00 (offset=0x123A, A=0x00)
[VRAM] Write 0x9239 = 0x00 (offset=0x1239, A=0x00)
[VRAM] Write 0x9238 = 0x00 (offset=0x1238, A=0x00)
[VRAM] Write 0x9237 = 0x00 (offset=0x1237, A=0x00)
[VRAM] Write 0x9236 = 0x00 (offset=0x1236, A=0x00)
[VRAM] Write 0x9235 = 0x00 (offset=0x1235, A=0x00)
[VRAM] Write 0x9234 = 0x00 (offset=0x1234, A=0x00)
[VRAM] Write 0x9233 = 0x00 (offset=0x1233, A=0x00)
[VRAM] Write 0x9232 = 0x00 (offset=0x1232, A=0x00)
[VRAM] Write 0x9231 = 0x00 (offset=0x1231, A=0x00)
[VRAM] Write 0x9230 = 0x00 (offset=0x1230, A=0x00)
[VRAM] Write 0x922F = 0x00 (offset=0x122F, A=0x00)
[VRAM] Write 0x922E = 0x00 (offset=0x122E, A=0x00)
[VRAM] Write 0x922D = 0x00 (offset=0x122D, A=0x00)
[VRAM] Write 0x922C = 0x00 (offset=0x122C, A=0x00)
[VRAM] Write 0x922B = 0x00 (offset=0x122B, A=0x00)
[VRAM] Write 0x922A = 0x00 (offset=0x122A, A=0x00)
[VRAM] Write 0x9229 = 0x00 (offset=0x1229, A=0x00)
[VRAM] Write 0x9228 = 0x00 (offset=0x1228, A=0x00)
[VRAM] Write 0x9227 = 0x00 (offset=0x1227, A=0x00)
[VRAM] Write 0x9226 = 0x00 (offset=0x1226, A=0x00)
[VRAM] Write 0x9225 = 0x00 (offset=0x1225, A=0x00)
[VRAM] Write 0x9224 = 0x00 (offset=0x1224, A=0x00)
[VRAM] Write 0x9223 = 0x00 (offset=0x1223, A=0x00)
[VRAM] Write 0x9222 = 0x00 (offset=0x1222, A=0x00)
[VRAM] Write 0x9221 = 0x00 (offset=0x1221, A=0x00)
[VRAM] Write 0x9220 = 0x00 (offset=0x1220, A=0x00)
[VRAM] Write 0x921F = 0x00 (offset=0x121F, A=0x00)
[VRAM] Write 0x921E = 0x00 (offset=0x121E, A=0x00)
[VRAM] Write 0x921D = 0x00 (offset=0x121D, A=0x00)
[VRAM] Write 0x921C = 0x00 (offset=0x121C, A=0x00)
[VRAM] Write 0x921B = 0x00 (offset=0x121B, A=0x00)
[VRAM] Write 0x921A = 0x00 (offset=0x121A, A=0x00)
[VRAM] Write 0x9219 = 0x00 (offset=0x1219, A=0x00)
[VRAM] Write 0x9218 = 0x00 (offset=0x1218, A=0x00)
[VRAM] Write 0x9217 = 0x00 (offset=0x1217, A=0x00)
[VRAM] Write 0x9216 = 0x00 (offset=0x1216, A=0x00)
[VRAM] Write 0x9215 = 0x00 (offset=0x1215, A=0x00)
[VRAM] Write 0x9214 = 0x00 (offset=0x1214, A=0x00)
[VRAM] Write 0x9213 = 0x00 (offset=0x1213, A=0x00)
[VRAM] Write 0x9212 = 0x00 (offset=0x1212, A=0x00)
[VRAM] Write 0x9211 = 0x00 (offset=0x1211, A=0x00)
[VRAM] Write 0x9210 = 0x00 (offset=0x1210, A=0x00)
[VRAM] Write 0x920F = 0x00 (offset=0x120F, A=0x00)
[VRAM] Write 0x920E = 0x00 (offset=0x120E, A=0x00)
[VRAM] Write 0x920D = 0x00 (offset=0x120D, A=0x00)
[VRAM] Write 0x920C = 0x00 (offset=0x120C, A=0x00)
[VRAM] Write 0x920B = 0x00 (offset=0x120B, A=0x00)
[VRAM] Write 0x920A = 0x00 (offset=0x120A, A=0x00)
[VRAM] Write 0x9209 = 0x00 (offset=0x1209, A=0x00)
[VRAM] Write 0x9208 = 0x00 (offset=0x1208, A=0x00)
[VRAM] Write 0x9207 = 0x00 (offset=0x1207, A=0x00)
[VRAM] Write 0x9206 = 0x00 (offset=0x1206, A=0x00)
[VRAM] Write 0x9205 = 0x00 (offset=0x1205, A=0x00)
[VRAM] Write 0x9204 = 0x00 (offset=0x1204, A=0x00)
[VRAM] Write 0x9203 = 0x00 (offset=0x1203, A=0x00)
[VRAM] Write 0x9202 = 0x00 (offset=0x1202, A=0x00)
[VRAM] Write 0x9201 = 0x00 (offset=0x1201, A=0x00)
[VRAM] Write 0x9200 = 0x00 (offset=0x1200, A=0x00)
[VRAM] Write 0x91FF = 0x00 (offset=0x11FF, A=0x00)
[VRAM] Write 0x91FE = 0x00 (offset=0x11FE, A=0x00)
[VRAM] Write 0x91FD = 0x00 (offset=0x11FD, A=0x00)
[VRAM] Write 0x91FC = 0x00 (offset=0x11FC, A=0x00)
[VRAM] Write 0x91FB = 0x00 (offset=0x11FB, A=0x00)
[VRAM] Write 0x91FA = 0x00 (offset=0x11FA, A=0x00)
[VRAM] Write 0x91F9 = 0x00 (offset=0x11F9, A=0x00)
[VRAM] Write 0x91F8 = 0x00 (offset=0x11F8, A=0x00)
[VRAM] Write 0x91F7 = 0x00 (offset=0x11F7, A=0x00)
[VRAM] Write 0x91F6 = 0x00 (offset=0x11F6, A=0x00)
[VRAM] Write 0x91F5 = 0x00 (offset=0x11F5, A=0x00)
[VRAM] Write 0x91F4 = 0x00 (offset=0x11F4, A=0x00)
[VRAM] Write 0x91F3 = 0x00 (offset=0x11F3, A=0x00)
[VRAM] Write 0x91F2 = 0x00 (offset=0x11F2, A=0x00)
[VRAM] Write 0x91F1 = 0x00 (offset=0x11F1, A=0x00)
[VRAM] Write 0x91F0 = 0x00 (offset=0x11F0, A=0x00)
[VRAM] Write 0x91EF = 0x00 (offset=0x11EF, A=0x00)
[VRAM] Write 0x91EE = 0x00 (offset=0x11EE, A=0x00)
[VRAM] Write 0x91ED = 0x00 (offset=0x11ED, A=0x00)
[VRAM] Write 0x91EC = 0x00 (offset=0x11EC, A=0x00)
[VRAM] Write 0x91EB = 0x00 (offset=0x11EB, A=0x00)
[VRAM] Write 0x91EA = 0x00 (offset=0x11EA, A=0x00)
[VRAM] Write 0x91E9 = 0x00 (offset=0x11E9, A=0x00)
[VRAM] Write 0x91E8 = 0x00 (offset=0x11E8, A=0x00)
[VRAM] Write 0x91E7 = 0x00 (offset=0x11E7, A=0x00)
[VRAM] Write 0x91E6 = 0x00 (offset=0x11E6, A=0x00)
[VRAM] Write 0x91E5 = 0x00 (offset=0x11E5, A=0x00)
[VRAM] Write 0x91E4 = 0x00 (offset=0x11E4, A=0x00)
[VRAM] Write 0x91E3 = 0x00 (offset=0x11E3, A=0x00)
[VRAM] Write 0x91E2 = 0x00 (offset=0x11E2, A=0x00)
[VRAM] Write 0x91E1 = 0x00 (offset=0x11E1, A=0x00)
[VRAM] Write 0x91E0 = 0x00 (offset=0x11E0, A=0x00)
[VRAM] Write 0x91DF = 0x00 (offset=0x11DF, A=0x00)
[VRAM] Write 0x91DE = 0x00 (offset=0x11DE, A=0x00)
[VRAM] Write 0x91DD = 0x00 (offset=0x11DD, A=0x00)
[VRAM] Write 0x91DC = 0x00 (offset=0x11DC, A=0x00)
[VRAM] Write 0x91DB = 0x00 (offset=0x11DB, A=0x00)
[VRAM] Write 0x91DA = 0x00 (offset=0x11DA, A=0x00)
[VRAM] Write 0x91D9 = 0x00 (offset=0x11D9, A=0x00)
[VRAM] Write 0x91D8 = 0x00 (offset=0x11D8, A=0x00)
[VRAM] Write 0x91D7 = 0x00 (offset=0x11D7, A=0x00)
[VRAM] Write 0x91D6 = 0x00 (offset=0x11D6, A=0x00)
[VRAM] Write 0x91D5 = 0x00 (offset=0x11D5, A=0x00)
[VRAM] Write 0x91D4 = 0x00 (offset=0x11D4, A=0x00)
[VRAM] Write 0x91D3 = 0x00 (offset=0x11D3, A=0x00)
[VRAM] Write 0x91D2 = 0x00 (offset=0x11D2, A=0x00)
[VRAM] Write 0x91D1 = 0x00 (offset=0x11D1, A=0x00)
[VRAM] Write 0x91D0 = 0x00 (offset=0x11D0, A=0x00)
[VRAM] Write 0x91CF = 0x00 (offset=0x11CF, A=0x00)
[VRAM] Write 0x91CE = 0x00 (offset=0x11CE, A=0x00)
[VRAM] Write 0x91CD = 0x00 (offset=0x11CD, A=0x00)
[VRAM] Write 0x91CC = 0x00 (offset=0x11CC, A=0x00)
[VRAM] Write 0x91CB = 0x00 (offset=0x11CB, A=0x00)
[VRAM] Write 0x91CA = 0x00 (offset=0x11CA, A=0x00)
[VRAM] Write 0x91C9 = 0x00 (offset=0x11C9, A=0x00)
[VRAM] Write 0x91C8 = 0x00 (offset=0x11C8, A=0x00)
[VRAM] Write 0x91C7 = 0x00 (offset=0x11C7, A=0x00)
[VRAM] Write 0x91C6 = 0x00 (offset=0x11C6, A=0x00)
[VRAM] Write 0x91C5 = 0x00 (offset=0x11C5, A=0x00)
[VRAM] Write 0x91C4 = 0x00 (offset=0x11C4, A=0x00)
[VRAM] Write 0x91C3 = 0x00 (offset=0x11C3, A=0x00)
[VRAM] Write 0x91C2 = 0x00 (offset=0x11C2, A=0x00)
[VRAM] Write 0x91C1 = 0x00 (offset=0x11C1, A=0x00)
[VRAM] Write 0x91C0 = 0x00 (offset=0x11C0, A=0x00)
[VRAM] Write 0x91BF = 0x00 (offset=0x11BF, A=0x00)
[VRAM] Write 0x91BE = 0x00 (offset=0x11BE, A=0x00)
[VRAM] Write 0x91BD = 0x00 (offset=0x11BD, A=0x00)
[VRAM] Write 0x91BC = 0x00 (offset=0x11BC, A=0x00)
[VRAM] Write 0x91BB = 0x00 (offset=0x11BB, A=0x00)
[VRAM] Write 0x91BA = 0x00 (offset=0x11BA, A=0x00)
[VRAM] Write 0x91B9 = 0x00 (offset=0x11B9, A=0x00)
[VRAM] Write 0x91B8 = 0x00 (offset=0x11B8, A=0x00)
[VRAM] Write 0x91B7 = 0x00 (offset=0x11B7, A=0x00)
[VRAM] Write 0x91B6 = 0x00 (offset=0x11B6, A=0x00)
[VRAM] Write 0x91B5 = 0x00 (offset=0x11B5, A=0x00)
[VRAM] Write 0x91B4 = 0x00 (offset=0x11B4, A=0x00)
[VRAM] Write 0x91B3 = 0x00 (offset=0x11B3, A=0x00)
[VRAM] Write 0x91B2 = 0x00 (offset=0x11B2, A=0x00)
[VRAM] Write 0x91B1 = 0x00 (offset=0x11B1, A=0x00)
[VRAM] Write 0x91B0 = 0x00 (offset=0x11B0, A=0x00)
[VRAM] Write 0x91AF = 0x00 (offset=0x11AF, A=0x00)
[VRAM] Write 0x91AE = 0x00 (offset=0x11AE, A=0x00)
[VRAM] Write 0x91AD = 0x00 (offset=0x11AD, A=0x00)
[VRAM] Write 0x91AC = 0x00 (offset=0x11AC, A=0x00)
[VRAM] Write 0x91AB = 0x00 (offset=0x11AB, A=0x00)
[VRAM] Write 0x91AA = 0x00 (offset=0x11AA, A=0x00)
[VRAM] Write 0x91A9 = 0x00 (offset=0x11A9, A=0x00)
[VRAM] Write 0x91A8 = 0x00 (offset=0x11A8, A=0x00)
[VRAM] Write 0x91A7 = 0x00 (offset=0x11A7, A=0x00)
[VRAM] Write 0x91A6 = 0x00 (offset=0x11A6, A=0x00)
[VRAM] Write 0x91A5 = 0x00 (offset=0x11A5, A=0x00)
[VRAM] Write 0x91A4 = 0x00 (offset=0x11A4, A=0x00)
[VRAM] Write 0x91A3 = 0x00 (offset=0x11A3, A=0x00)
[VRAM] Write 0x91A2 = 0x00 (offset=0x11A2, A=0x00)
[VRAM] Write 0x91A1 = 0x00 (offset=0x11A1, A=0x00)
[VRAM] Write 0x91A0 = 0x00 (offset=0x11A0, A=0x00)
[VRAM] Write 0x919F = 0x00 (offset=0x119F, A=0x00)
[VRAM] Write 0x919E = 0x00 (offset=0x119E, A=0x00)
[VRAM] Write 0x919D = 0x00 (offset=0x119D, A=0x00)
[VRAM] Write 0x919C = 0x00 (offset=0x119C, A=0x00)
[VRAM] Write 0x919B = 0x00 (offset=0x119B, A=0x00)
[VRAM] Write 0x919A = 0x00 (offset=0x119A, A=0x00)
[VRAM] Write 0x9199 = 0x00 (offset=0x1199, A=0x00)
[VRAM] Write 0x9198 = 0x00 (offset=0x1198, A=0x00)
[VRAM] Write 0x9197 = 0x00 (offset=0x1197, A=0x00)
[VRAM] Write 0x9196 = 0x00 (offset=0x1196, A=0x00)
[VRAM] Write 0x9195 = 0x00 (offset=0x1195, A=0x00)
[VRAM] Write 0x9194 = 0x00 (offset=0x1194, A=0x00)
[VRAM] Write 0x9193 = 0x00 (offset=0x1193, A=0x00)
[VRAM] Write 0x9192 = 0x00 (offset=0x1192, A=0x00)
[VRAM] Write 0x9191 = 0x00 (offset=0x1191, A=0x00)
[VRAM] Write 0x9190 = 0x00 (offset=0x1190, A=0x00)
[VRAM] Write 0x918F = 0x00 (offset=0x118F, A=0x00)
[VRAM] Write 0x918E = 0x00 (offset=0x118E, A=0x00)
[VRAM] Write 0x918D = 0x00 (offset=0x118D, A=0x00)
[VRAM] Write 0x918C = 0x00 (offset=0x118C, A=0x00)
[VRAM] Write 0x918B = 0x00 (offset=0x118B, A=0x00)
[VRAM] Write 0x918A = 0x00 (offset=0x118A, A=0x00)
[VRAM] Write 0x9189 = 0x00 (offset=0x1189, A=0x00)
[VRAM] Write 0x9188 = 0x00 (offset=0x1188, A=0x00)
[VRAM] Write 0x9187 = 0x00 (offset=0x1187, A=0x00)
[VRAM] Write 0x9186 = 0x00 (offset=0x1186, A=0x00)
[VRAM] Write 0x9185 = 0x00 (offset=0x1185, A=0x00)
[VRAM] Write 0x9184 = 0x00 (offset=0x1184, A=0x00)
[VRAM] Write 0x9183 = 0x00 (offset=0x1183, A=0x00)
[VRAM] Write 0x9182 = 0x00 (offset=0x1182, A=0x00)
[VRAM] Write 0x9181 = 0x00 (offset=0x1181, A=0x00)
[VRAM] Write 0x9180 = 0x00 (offset=0x1180, A=0x00)
[VRAM] Write 0x917F = 0x00 (offset=0x117F, A=0x00)
[VRAM] Write 0x917E = 0x00 (offset=0x117E, A=0x00)
[VRAM] Write 0x917D = 0x00 (offset=0x117D, A=0x00)
[VRAM] Write 0x917C = 0x00 (offset=0x117C, A=0x00)
[VRAM] Write 0x917B = 0x00 (offset=0x117B, A=0x00)
[VRAM] Write 0x917A = 0x00 (offset=0x117A, A=0x00)
[VRAM] Write 0x9179 = 0x00 (offset=0x1179, A=0x00)
[VRAM] Write 0x9178 = 0x00 (offset=0x1178, A=0x00)
[VRAM] Write 0x9177 = 0x00 (offset=0x1177, A=0x00)
[VRAM] Write 0x9176 = 0x00 (offset=0x1176, A=0x00)
[VRAM] Write 0x9175 = 0x00 (offset=0x1175, A=0x00)
[VRAM] Write 0x9174 = 0x00 (offset=0x1174, A=0x00)
[VRAM] Write 0x9173 = 0x00 (offset=0x1173, A=0x00)
[VRAM] Write 0x9172 = 0x00 (offset=0x1172, A=0x00)
[VRAM] Write 0x9171 = 0x00 (offset=0x1171, A=0x00)
[VRAM] Write 0x9170 = 0x00 (offset=0x1170, A=0x00)
[VRAM] Write 0x916F = 0x00 (offset=0x116F, A=0x00)
[VRAM] Write 0x916E = 0x00 (offset=0x116E, A=0x00)
[VRAM] Write 0x916D = 0x00 (offset=0x116D, A=0x00)
[VRAM] Write 0x916C = 0x00 (offset=0x116C, A=0x00)
[VRAM] Write 0x916B = 0x00 (offset=0x116B, A=0x00)
[VRAM] Write 0x916A = 0x00 (offset=0x116A, A=0x00)
[VRAM] Write 0x9169 = 0x00 (offset=0x1169, A=0x00)
[VRAM] Write 0x9168 = 0x00 (offset=0x1168, A=0x00)
[VRAM] Write 0x9167 = 0x00 (offset=0x1167, A=0x00)
[VRAM] Write 0x9166 = 0x00 (offset=0x1166, A=0x00)
[VRAM] Write 0x9165 = 0x00 (offset=0x1165, A=0x00)
[VRAM] Write 0x9164 = 0x00 (offset=0x1164, A=0x00)
[VRAM] Write 0x9163 = 0x00 (offset=0x1163, A=0x00)
[VRAM] Write 0x9162 = 0x00 (offset=0x1162, A=0x00)
[VRAM] Write 0x9161 = 0x00 (offset=0x1161, A=0x00)
[VRAM] Write 0x9160 = 0x00 (offset=0x1160, A=0x00)
[VRAM] Write 0x915F = 0x00 (offset=0x115F, A=0x00)
[VRAM] Write 0x915E = 0x00 (offset=0x115E, A=0x00)
[VRAM] Write 0x915D = 0x00 (offset=0x115D, A=0x00)
[VRAM] Write 0x915C = 0x00 (offset=0x115C, A=0x00)
[VRAM] Write 0x915B = 0x00 (offset=0x115B, A=0x00)
[VRAM] Write 0x915A = 0x00 (offset=0x115A, A=0x00)
[VRAM] Write 0x9159 = 0x00 (offset=0x1159, A=0x00)
[VRAM] Write 0x9158 = 0x00 (offset=0x1158, A=0x00)
[VRAM] Write 0x9157 = 0x00 (offset=0x1157, A=0x00)
[VRAM] Write 0x9156 = 0x00 (offset=0x1156, A=0x00)
[VRAM] Write 0x9155 = 0x00 (offset=0x1155, A=0x00)
[VRAM] Write 0x9154 = 0x00 (offset=0x1154, A=0x00)
[VRAM] Write 0x9153 = 0x00 (offset=0x1153, A=0x00)
[VRAM] Write 0x9152 = 0x00 (offset=0x1152, A=0x00)
[VRAM] Write 0x9151 = 0x00 (offset=0x1151, A=0x00)
[VRAM] Write 0x9150 = 0x00 (offset=0x1150, A=0x00)
[VRAM] Write 0x914F = 0x00 (offset=0x114F, A=0x00)
[VRAM] Write 0x914E = 0x00 (offset=0x114E, A=0x00)
[VRAM] Write 0x914D = 0x00 (offset=0x114D, A=0x00)
[VRAM] Write 0x914C = 0x00 (offset=0x114C, A=0x00)
[VRAM] Write 0x914B = 0x00 (offset=0x114B, A=0x00)
[VRAM] Write 0x914A = 0x00 (offset=0x114A, A=0x00)
[VRAM] Write 0x9149 = 0x00 (offset=0x1149, A=0x00)
[VRAM] Write 0x9148 = 0x00 (offset=0x1148, A=0x00)
[VRAM] Write 0x9147 = 0x00 (offset=0x1147, A=0x00)
[VRAM] Write 0x9146 = 0x00 (offset=0x1146, A=0x00)
[VRAM] Write 0x9145 = 0x00 (offset=0x1145, A=0x00)
[VRAM] Write 0x9144 = 0x00 (offset=0x1144, A=0x00)
[VRAM] Write 0x9143 = 0x00 (offset=0x1143, A=0x00)
[VRAM] Write 0x9142 = 0x00 (offset=0x1142, A=0x00)
[VRAM] Write 0x9141 = 0x00 (offset=0x1141, A=0x00)
[VRAM] Write 0x9140 = 0x00 (offset=0x1140, A=0x00)
[VRAM] Write 0x913F = 0x00 (offset=0x113F, A=0x00)
[VRAM] Write 0x913E = 0x00 (offset=0x113E, A=0x00)
[VRAM] Write 0x913D = 0x00 (offset=0x113D, A=0x00)
[VRAM] Write 0x913C = 0x00 (offset=0x113C, A=0x00)
[VRAM] Write 0x913B = 0x00 (offset=0x113B, A=0x00)
[VRAM] Write 0x913A = 0x00 (offset=0x113A, A=0x00)
[VRAM] Write 0x9139 = 0x00 (offset=0x1139, A=0x00)
[VRAM] Write 0x9138 = 0x00 (offset=0x1138, A=0x00)
[VRAM] Write 0x9137 = 0x00 (offset=0x1137, A=0x00)
[VRAM] Write 0x9136 = 0x00 (offset=0x1136, A=0x00)
[VRAM] Write 0x9135 = 0x00 (offset=0x1135, A=0x00)
[VRAM] Write 0x9134 = 0x00 (offset=0x1134, A=0x00)
[VRAM] Write 0x9133 = 0x00 (offset=0x1133, A=0x00)
[VRAM] Write 0x9132 = 0x00 (offset=0x1132, A=0x00)
[VRAM] Write 0x9131 = 0x00 (offset=0x1131, A=0x00)
[VRAM] Write 0x9130 = 0x00 (offset=0x1130, A=0x00)
[VRAM] Write 0x912F = 0x00 (offset=0x112F, A=0x00)
[VRAM] Write 0x912E = 0x00 (offset=0x112E, A=0x00)
[VRAM] Write 0x912D = 0x00 (offset=0x112D, A=0x00)
[VRAM] Write 0x912C = 0x00 (offset=0x112C, A=0x00)
[VRAM] Write 0x912B = 0x00 (offset=0x112B, A=0x00)
[VRAM] Write 0x912A = 0x00 (offset=0x112A, A=0x00)
[VRAM] Write 0x9129 = 0x00 (offset=0x1129, A=0x00)
[VRAM] Write 0x9128 = 0x00 (offset=0x1128, A=0x00)
[VRAM] Write 0x9127 = 0x00 (offset=0x1127, A=0x00)
[VRAM] Write 0x9126 = 0x00 (offset=0x1126, A=0x00)
[VRAM] Write 0x9125 = 0x00 (offset=0x1125, A=0x00)
[VRAM] Write 0x9124 = 0x00 (offset=0x1124, A=0x00)
[VRAM] Write 0x9123 = 0x00 (offset=0x1123, A=0x00)
[VRAM] Write 0x9122 = 0x00 (offset=0x1122, A=0x00)
[VRAM] Write 0x9121 = 0x00 (offset=0x1121, A=0x00)
[VRAM] Write 0x9120 = 0x00 (offset=0x1120, A=0x00)
[VRAM] Write 0x911F = 0x00 (offset=0x111F, A=0x00)
[VRAM] Write 0x911E = 0x00 (offset=0x111E, A=0x00)
[VRAM] Write 0x911D = 0x00 (offset=0x111D, A=0x00)
[VRAM] Write 0x911C = 0x00 (offset=0x111C, A=0x00)
[VRAM] Write 0x911B = 0x00 (offset=0x111B, A=0x00)
[VRAM] Write 0x911A = 0x00 (offset=0x111A, A=0x00)
[VRAM] Write 0x9119 = 0x00 (offset=0x1119, A=0x00)
[VRAM] Write 0x9118 = 0x00 (offset=0x1118, A=0x00)
[VRAM] Write 0x9117 = 0x00 (offset=0x1117, A=0x00)
[VRAM] Write 0x9116 = 0x00 (offset=0x1116, A=0x00)
[VRAM] Write 0x9115 = 0x00 (offset=0x1115, A=0x00)
[VRAM] Write 0x9114 = 0x00 (offset=0x1114, A=0x00)
[VRAM] Write 0x9113 = 0x00 (offset=0x1113, A=0x00)
[VRAM] Write 0x9112 = 0x00 (offset=0x1112, A=0x00)
[VRAM] Write 0x9111 = 0x00 (offset=0x1111, A=0x00)
[VRAM] Write 0x9110 = 0x00 (offset=0x1110, A=0x00)
[VRAM] Write 0x910F = 0x00 (offset=0x110F, A=0x00)
[VRAM] Write 0x910E = 0x00 (offset=0x110E, A=0x00)
[VRAM] Write 0x910D = 0x00 (offset=0x110D, A=0x00)
[VRAM] Write 0x910C = 0x00 (offset=0x110C, A=0x00)
[VRAM] Write 0x910B = 0x00 (offset=0x110B, A=0x00)
[VRAM] Write 0x910A = 0x00 (offset=0x110A, A=0x00)
[VRAM] Write 0x9109 = 0x00 (offset=0x1109, A=0x00)
[VRAM] Write 0x9108 = 0x00 (offset=0x1108, A=0x00)
[VRAM] Write 0x9107 = 0x00 (offset=0x1107, A=0x00)
[VRAM] Write 0x9106 = 0x00 (offset=0x1106, A=0x00)
[VRAM] Write 0x9105 = 0x00 (offset=0x1105, A=0x00)
[VRAM] Write 0x9104 = 0x00 (offset=0x1104, A=0x00)
[VRAM] Write 0x9103 = 0x00 (offset=0x1103, A=0x00)
[VRAM] Write 0x9102 = 0x00 (offset=0x1102, A=0x00)
[VRAM] Write 0x9101 = 0x00 (offset=0x1101, A=0x00)
[VRAM] Write 0x9100 = 0x00 (offset=0x1100, A=0x00)
[VRAM] Write 0x90FF = 0x00 (offset=0x10FF, A=0x00)
[VRAM] Write 0x90FE = 0x00 (offset=0x10FE, A=0x00)
[VRAM] Write 0x90FD = 0x00 (offset=0x10FD, A=0x00)
[VRAM] Write 0x90FC = 0x00 (offset=0x10FC, A=0x00)
[VRAM] Write 0x90FB = 0x00 (offset=0x10FB, A=0x00)
[VRAM] Write 0x90FA = 0x00 (offset=0x10FA, A=0x00)
[VRAM] Write 0x90F9 = 0x00 (offset=0x10F9, A=0x00)
[VRAM] Write 0x90F8 = 0x00 (offset=0x10F8, A=0x00)
[VRAM] Write 0x90F7 = 0x00 (offset=0x10F7, A=0x00)
[VRAM] Write 0x90F6 = 0x00 (offset=0x10F6, A=0x00)
[VRAM] Write 0x90F5 = 0x00 (offset=0x10F5, A=0x00)
[VRAM] Write 0x90F4 = 0x00 (offset=0x10F4, A=0x00)
[VRAM] Write 0x90F3 = 0x00 (offset=0x10F3, A=0x00)
[VRAM] Write 0x90F2 = 0x00 (offset=0x10F2, A=0x00)
[VRAM] Write 0x90F1 = 0x00 (offset=0x10F1, A=0x00)
[VRAM] Write 0x90F0 = 0x00 (offset=0x10F0, A=0x00)
[VRAM] Write 0x90EF = 0x00 (offset=0x10EF, A=0x00)
[VRAM] Write 0x90EE = 0x00 (offset=0x10EE, A=0x00)
[VRAM] Write 0x90ED = 0x00 (offset=0x10ED, A=0x00)
[VRAM] Write 0x90EC = 0x00 (offset=0x10EC, A=0x00)
[VRAM] Write 0x90EB = 0x00 (offset=0x10EB, A=0x00)
[VRAM] Write 0x90EA = 0x00 (offset=0x10EA, A=0x00)
[VRAM] Write 0x90E9 = 0x00 (offset=0x10E9, A=0x00)
[VRAM] Write 0x90E8 = 0x00 (offset=0x10E8, A=0x00)
[VRAM] Write 0x90E7 = 0x00 (offset=0x10E7, A=0x00)
[VRAM] Write 0x90E6 = 0x00 (offset=0x10E6, A=0x00)
[VRAM] Write 0x90E5 = 0x00 (offset=0x10E5, A=0x00)
[VRAM] Write 0x90E4 = 0x00 (offset=0x10E4, A=0x00)
[VRAM] Write 0x90E3 = 0x00 (offset=0x10E3, A=0x00)
[VRAM] Write 0x90E2 = 0x00 (offset=0x10E2, A=0x00)
[VRAM] Write 0x90E1 = 0x00 (offset=0x10E1, A=0x00)
[VRAM] Write 0x90E0 = 0x00 (offset=0x10E0, A=0x00)
[VRAM] Write 0x90DF = 0x00 (offset=0x10DF, A=0x00)
[VRAM] Write 0x90DE = 0x00 (offset=0x10DE, A=0x00)
[VRAM] Write 0x90DD = 0x00 (offset=0x10DD, A=0x00)
[VRAM] Write 0x90DC = 0x00 (offset=0x10DC, A=0x00)
[VRAM] Write 0x90DB = 0x00 (offset=0x10DB, A=0x00)
[VRAM] Write 0x90DA = 0x00 (offset=0x10DA, A=0x00)
[VRAM] Write 0x90D9 = 0x00 (offset=0x10D9, A=0x00)
[VRAM] Write 0x90D8 = 0x00 (offset=0x10D8, A=0x00)
[VRAM] Write 0x90D7 = 0x00 (offset=0x10D7, A=0x00)
[VRAM] Write 0x90D6 = 0x00 (offset=0x10D6, A=0x00)
[VRAM] Write 0x90D5 = 0x00 (offset=0x10D5, A=0x00)
[VRAM] Write 0x90D4 = 0x00 (offset=0x10D4, A=0x00)
[VRAM] Write 0x90D3 = 0x00 (offset=0x10D3, A=0x00)
[VRAM] Write 0x90D2 = 0x00 (offset=0x10D2, A=0x00)
[VRAM] Write 0x90D1 = 0x00 (offset=0x10D1, A=0x00)
[VRAM] Write 0x90D0 = 0x00 (offset=0x10D0, A=0x00)
[VRAM] Write 0x90CF = 0x00 (offset=0x10CF, A=0x00)
[VRAM] Write 0x90CE = 0x00 (offset=0x10CE, A=0x00)
[VRAM] Write 0x90CD = 0x00 (offset=0x10CD, A=0x00)
[VRAM] Write 0x90CC = 0x00 (offset=0x10CC, A=0x00)
[VRAM] Write 0x90CB = 0x00 (offset=0x10CB, A=0x00)
[VRAM] Write 0x90CA = 0x00 (offset=0x10CA, A=0x00)
[VRAM] Write 0x90C9 = 0x00 (offset=0x10C9, A=0x00)
[VRAM] Write 0x90C8 = 0x00 (offset=0x10C8, A=0x00)
[VRAM] Write 0x90C7 = 0x00 (offset=0x10C7, A=0x00)
[VRAM] Write 0x90C6 = 0x00 (offset=0x10C6, A=0x00)
[VRAM] Write 0x90C5 = 0x00 (offset=0x10C5, A=0x00)
[VRAM] Write 0x90C4 = 0x00 (offset=0x10C4, A=0x00)
[VRAM] Write 0x90C3 = 0x00 (offset=0x10C3, A=0x00)
[VRAM] Write 0x90C2 = 0x00 (offset=0x10C2, A=0x00)
[VRAM] Write 0x90C1 = 0x00 (offset=0x10C1, A=0x00)
[VRAM] Write 0x90C0 = 0x00 (offset=0x10C0, A=0x00)
[VRAM] Write 0x90BF = 0x00 (offset=0x10BF, A=0x00)
[VRAM] Write 0x90BE = 0x00 (offset=0x10BE, A=0x00)
[VRAM] Write 0x90BD = 0x00 (offset=0x10BD, A=0x00)
[VRAM] Write 0x90BC = 0x00 (offset=0x10BC, A=0x00)
[VRAM] Write 0x90BB = 0x00 (offset=0x10BB, A=0x00)
[VRAM] Write 0x90BA = 0x00 (offset=0x10BA, A=0x00)
[VRAM] Write 0x90B9 = 0x00 (offset=0x10B9, A=0x00)
[VRAM] Write 0x90B8 = 0x00 (offset=0x10B8, A=0x00)
[VRAM] Write 0x90B7 = 0x00 (offset=0x10B7, A=0x00)
[VRAM] Write 0x90B6 = 0x00 (offset=0x10B6, A=0x00)
[VRAM] Write 0x90B5 = 0x00 (offset=0x10B5, A=0x00)
[VRAM] Write 0x90B4 = 0x00 (offset=0x10B4, A=0x00)
[VRAM] Write 0x90B3 = 0x00 (offset=0x10B3, A=0x00)
[VRAM] Write 0x90B2 = 0x00 (offset=0x10B2, A=0x00)
[VRAM] Write 0x90B1 = 0x00 (offset=0x10B1, A=0x00)
[VRAM] Write 0x90B0 = 0x00 (offset=0x10B0, A=0x00)
[VRAM] Write 0x90AF = 0x00 (offset=0x10AF, A=0x00)
[VRAM] Write 0x90AE = 0x00 (offset=0x10AE, A=0x00)
[VRAM] Write 0x90AD = 0x00 (offset=0x10AD, A=0x00)
[VRAM] Write 0x90AC = 0x00 (offset=0x10AC, A=0x00)
[VRAM] Write 0x90AB = 0x00 (offset=0x10AB, A=0x00)
[VRAM] Write 0x90AA = 0x00 (offset=0x10AA, A=0x00)
[VRAM] Write 0x90A9 = 0x00 (offset=0x10A9, A=0x00)
[VRAM] Write 0x90A8 = 0x00 (offset=0x10A8, A=0x00)
[VRAM] Write 0x90A7 = 0x00 (offset=0x10A7, A=0x00)
[VRAM] Write 0x90A6 = 0x00 (offset=0x10A6, A=0x00)
[VRAM] Write 0x90A5 = 0x00 (offset=0x10A5, A=0x00)
[VRAM] Write 0x90A4 = 0x00 (offset=0x10A4, A=0x00)
[VRAM] Write 0x90A3 = 0x00 (offset=0x10A3, A=0x00)
[VRAM] Write 0x90A2 = 0x00 (offset=0x10A2, A=0x00)
[VRAM] Write 0x90A1 = 0x00 (offset=0x10A1, A=0x00)
[VRAM] Write 0x90A0 = 0x00 (offset=0x10A0, A=0x00)
[VRAM] Write 0x909F = 0x00 (offset=0x109F, A=0x00)
[VRAM] Write 0x909E = 0x00 (offset=0x109E, A=0x00)
[VRAM] Write 0x909D = 0x00 (offset=0x109D, A=0x00)
[VRAM] Write 0x909C = 0x00 (offset=0x109C, A=0x00)
[VRAM] Write 0x909B = 0x00 (offset=0x109B, A=0x00)
[VRAM] Write 0x909A = 0x00 (offset=0x109A, A=0x00)
[VRAM] Write 0x9099 = 0x00 (offset=0x1099, A=0x00)
[VRAM] Write 0x9098 = 0x00 (offset=0x1098, A=0x00)
[VRAM] Write 0x9097 = 0x00 (offset=0x1097, A=0x00)
[VRAM] Write 0x9096 = 0x00 (offset=0x1096, A=0x00)
[VRAM] Write 0x9095 = 0x00 (offset=0x1095, A=0x00)
[VRAM] Write 0x9094 = 0x00 (offset=0x1094, A=0x00)
[VRAM] Write 0x9093 = 0x00 (offset=0x1093, A=0x00)
[VRAM] Write 0x9092 = 0x00 (offset=0x1092, A=0x00)
[VRAM] Write 0x9091 = 0x00 (offset=0x1091, A=0x00)
[VRAM] Write 0x9090 = 0x00 (offset=0x1090, A=0x00)
[VRAM] Write 0x908F = 0x00 (offset=0x108F, A=0x00)
[VRAM] Write 0x908E = 0x00 (offset=0x108E, A=0x00)
[VRAM] Write 0x908D = 0x00 (offset=0x108D, A=0x00)
[VRAM] Write 0x908C = 0x00 (offset=0x108C, A=0x00)
[VRAM] Write 0x908B = 0x00 (offset=0x108B, A=0x00)
[VRAM] Write 0x908A = 0x00 (offset=0x108A, A=0x00)
[VRAM] Write 0x9089 = 0x00 (offset=0x1089, A=0x00)
[VRAM] Write 0x9088 = 0x00 (offset=0x1088, A=0x00)
[VRAM] Write 0x9087 = 0x00 (offset=0x1087, A=0x00)
[VRAM] Write 0x9086 = 0x00 (offset=0x1086, A=0x00)
[VRAM] Write 0x9085 = 0x00 (offset=0x1085, A=0x00)
[VRAM] Write 0x9084 = 0x00 (offset=0x1084, A=0x00)
[VRAM] Write 0x9083 = 0x00 (offset=0x1083, A=0x00)
[VRAM] Write 0x9082 = 0x00 (offset=0x1082, A=0x00)
[VRAM] Write 0x9081 = 0x00 (offset=0x1081, A=0x00)
[VRAM] Write 0x9080 = 0x00 (offset=0x1080, A=0x00)
[VRAM] Write 0x907F = 0x00 (offset=0x107F, A=0x00)
[VRAM] Write 0x907E = 0x00 (offset=0x107E, A=0x00)
[VRAM] Write 0x907D = 0x00 (offset=0x107D, A=0x00)
[VRAM] Write 0x907C = 0x00 (offset=0x107C, A=0x00)
[VRAM] Write 0x907B = 0x00 (offset=0x107B, A=0x00)
[VRAM] Write 0x907A = 0x00 (offset=0x107A, A=0x00)
[VRAM] Write 0x9079 = 0x00 (offset=0x1079, A=0x00)
[VRAM] Write 0x9078 = 0x00 (offset=0x1078, A=0x00)
[VRAM] Write 0x9077 = 0x00 (offset=0x1077, A=0x00)
[VRAM] Write 0x9076 = 0x00 (offset=0x1076, A=0x00)
[VRAM] Write 0x9075 = 0x00 (offset=0x1075, A=0x00)
[VRAM] Write 0x9074 = 0x00 (offset=0x1074, A=0x00)
[VRAM] Write 0x9073 = 0x00 (offset=0x1073, A=0x00)
[VRAM] Write 0x9072 = 0x00 (offset=0x1072, A=0x00)
[VRAM] Write 0x9071 = 0x00 (offset=0x1071, A=0x00)
[VRAM] Write 0x9070 = 0x00 (offset=0x1070, A=0x00)
[VRAM] Write 0x906F = 0x00 (offset=0x106F, A=0x00)
[VRAM] Write 0x906E = 0x00 (offset=0x106E, A=0x00)
[VRAM] Write 0x906D = 0x00 (offset=0x106D, A=0x00)
[VRAM] Write 0x906C = 0x00 (offset=0x106C, A=0x00)
[VRAM] Write 0x906B = 0x00 (offset=0x106B, A=0x00)
[VRAM] Write 0x906A = 0x00 (offset=0x106A, A=0x00)
[VRAM] Write 0x9069 = 0x00 (offset=0x1069, A=0x00)
[VRAM] Write 0x9068 = 0x00 (offset=0x1068, A=0x00)
[VRAM] Write 0x9067 = 0x00 (offset=0x1067, A=0x00)
[VRAM] Write 0x9066 = 0x00 (offset=0x1066, A=0x00)
[VRAM] Write 0x9065 = 0x00 (offset=0x1065, A=0x00)
[VRAM] Write 0x9064 = 0x00 (offset=0x1064, A=0x00)
[VRAM] Write 0x9063 = 0x00 (offset=0x1063, A=0x00)
[VRAM] Write 0x9062 = 0x00 (offset=0x1062, A=0x00)
[VRAM] Write 0x9061 = 0x00 (offset=0x1061, A=0x00)
[VRAM] Write 0x9060 = 0x00 (offset=0x1060, A=0x00)
[VRAM] Write 0x905F = 0x00 (offset=0x105F, A=0x00)
[VRAM] Write 0x905E = 0x00 (offset=0x105E, A=0x00)
[VRAM] Write 0x905D = 0x00 (offset=0x105D, A=0x00)
[VRAM] Write 0x905C = 0x00 (offset=0x105C, A=0x00)
[VRAM] Write 0x905B = 0x00 (offset=0x105B, A=0x00)
[VRAM] Write 0x905A = 0x00 (offset=0x105A, A=0x00)
[VRAM] Write 0x9059 = 0x00 (offset=0x1059, A=0x00)
[VRAM] Write 0x9058 = 0x00 (offset=0x1058, A=0x00)
[VRAM] Write 0x9057 = 0x00 (offset=0x1057, A=0x00)
[VRAM] Write 0x9056 = 0x00 (offset=0x1056, A=0x00)
[VRAM] Write 0x9055 = 0x00 (offset=0x1055, A=0x00)
[VRAM] Write 0x9054 = 0x00 (offset=0x1054, A=0x00)
[VRAM] Write 0x9053 = 0x00 (offset=0x1053, A=0x00)
[VRAM] Write 0x9052 = 0x00 (offset=0x1052, A=0x00)
[VRAM] Write 0x9051 = 0x00 (offset=0x1051, A=0x00)
[VRAM] Write 0x9050 = 0x00 (offset=0x1050, A=0x00)
[VRAM] Write 0x904F = 0x00 (offset=0x104F, A=0x00)
[VRAM] Write 0x904E = 0x00 (offset=0x104E, A=0x00)
[VRAM] Write 0x904D = 0x00 (offset=0x104D, A=0x00)
[VRAM] Write 0x904C = 0x00 (offset=0x104C, A=0x00)
[VRAM] Write 0x904B = 0x00 (offset=0x104B, A=0x00)
[VRAM] Write 0x904A = 0x00 (offset=0x104A, A=0x00)
[VRAM] Write 0x9049 = 0x00 (offset=0x1049, A=0x00)
[VRAM] Write 0x9048 = 0x00 (offset=0x1048, A=0x00)
[VRAM] Write 0x9047 = 0x00 (offset=0x1047, A=0x00)
[VRAM] Write 0x9046 = 0x00 (offset=0x1046, A=0x00)
[VRAM] Write 0x9045 = 0x00 (offset=0x1045, A=0x00)
[VRAM] Write 0x9044 = 0x00 (offset=0x1044, A=0x00)
[VRAM] Write 0x9043 = 0x00 (offset=0x1043, A=0x00)
[VRAM] Write 0x9042 = 0x00 (offset=0x1042, A=0x00)
[VRAM] Write 0x9041 = 0x00 (offset=0x1041, A=0x00)
[VRAM] Write 0x9040 = 0x00 (offset=0x1040, A=0x00)
[VRAM] Write 0x903F = 0x00 (offset=0x103F, A=0x00)
[VRAM] Write 0x903E = 0x00 (offset=0x103E, A=0x00)
[VRAM] Write 0x903D = 0x00 (offset=0x103D, A=0x00)
[VRAM] Write 0x903C = 0x00 (offset=0x103C, A=0x00)
[VRAM] Write 0x903B = 0x00 (offset=0x103B, A=0x00)
[VRAM] Write 0x903A = 0x00 (offset=0x103A, A=0x00)
[VRAM] Write 0x9039 = 0x00 (offset=0x1039, A=0x00)
[VRAM] Write 0x9038 = 0x00 (offset=0x1038, A=0x00)
[VRAM] Write 0x9037 = 0x00 (offset=0x1037, A=0x00)
[VRAM] Write 0x9036 = 0x00 (offset=0x1036, A=0x00)
[VRAM] Write 0x9035 = 0x00 (offset=0x1035, A=0x00)
[VRAM] Write 0x9034 = 0x00 (offset=0x1034, A=0x00)
[VRAM] Write 0x9033 = 0x00 (offset=0x1033, A=0x00)
[VRAM] Write 0x9032 = 0x00 (offset=0x1032, A=0x00)
[VRAM] Write 0x9031 = 0x00 (offset=0x1031, A=0x00)
[VRAM] Write 0x9030 = 0x00 (offset=0x1030, A=0x00)
[VRAM] Write 0x902F = 0x00 (offset=0x102F, A=0x00)
[VRAM] Write 0x902E = 0x00 (offset=0x102E, A=0x00)
[VRAM] Write 0x902D = 0x00 (offset=0x102D, A=0x00)
[VRAM] Write 0x902C = 0x00 (offset=0x102C, A=0x00)
[VRAM] Write 0x902B = 0x00 (offset=0x102B, A=0x00)
[VRAM] Write 0x902A = 0x00 (offset=0x102A, A=0x00)
[VRAM] Write 0x9029 = 0x00 (offset=0x1029, A=0x00)
[VRAM] Write 0x9028 = 0x00 (offset=0x1028, A=0x00)
[VRAM] Write 0x9027 = 0x00 (offset=0x1027, A=0x00)
[VRAM] Write 0x9026 = 0x00 (offset=0x1026, A=0x00)
[VRAM] Write 0x9025 = 0x00 (offset=0x1025, A=0x00)
[VRAM] Write 0x9024 = 0x00 (offset=0x1024, A=0x00)
[VRAM] Write 0x9023 = 0x00 (offset=0x1023, A=0x00)
[VRAM] Write 0x9022 = 0x00 (offset=0x1022, A=0x00)
[VRAM] Write 0x9021 = 0x00 (offset=0x1021, A=0x00)
[VRAM] Write 0x9020 = 0x00 (offset=0x1020, A=0x00)
[VRAM] Write 0x901F = 0x00 (offset=0x101F, A=0x00)
[VRAM] Write 0x901E = 0x00 (offset=0x101E, A=0x00)
[VRAM] Write 0x901D = 0x00 (offset=0x101D, A=0x00)
[VRAM] Write 0x901C = 0x00 (offset=0x101C, A=0x00)
[VRAM] Write 0x901B = 0x00 (offset=0x101B, A=0x00)
[VRAM] Write 0x901A = 0x00 (offset=0x101A, A=0x00)
[VRAM] Write 0x9019 = 0x00 (offset=0x1019, A=0x00)
[VRAM] Write 0x9018 = 0x00 (offset=0x1018, A=0x00)
[VRAM] Write 0x9017 = 0x00 (offset=0x1017, A=0x00)
[VRAM] Write 0x9016 = 0x00 (offset=0x1016, A=0x00)
[VRAM] Write 0x9015 = 0x00 (offset=0x1015, A=0x00)
[VRAM] Write 0x9014 = 0x00 (offset=0x1014, A=0x00)
[VRAM] Write 0x9013 = 0x00 (offset=0x1013, A=0x00)
[VRAM] Write 0x9012 = 0x00 (offset=0x1012, A=0x00)
[VRAM] Write 0x9011 = 0x00 (offset=0x1011, A=0x00)
[VRAM] Write 0x9010 = 0x00 (offset=0x1010, A=0x00)
[VRAM] Write 0x900F = 0x00 (offset=0x100F, A=0x00)
[VRAM] Write 0x900E = 0x00 (offset=0x100E, A=0x00)
[VRAM] Write 0x900D = 0x00 (offset=0x100D, A=0x00)
[VRAM] Write 0x900C = 0x00 (offset=0x100C, A=0x00)
[VRAM] Write 0x900B = 0x00 (offset=0x100B, A=0x00)
[VRAM] Write 0x900A = 0x00 (offset=0x100A, A=0x00)
[VRAM] Write 0x9009 = 0x00 (offset=0x1009, A=0x00)
[VRAM] Write 0x9008 = 0x00 (offset=0x1008, A=0x00)
[VRAM] Write 0x9007 = 0x00 (offset=0x1007, A=0x00)
[VRAM] Write 0x9006 = 0x00 (offset=0x1006, A=0x00)
[VRAM] Write 0x9005 = 0x00 (offset=0x1005, A=0x00)
[VRAM] Write 0x9004 = 0x00 (offset=0x1004, A=0x00)
[VRAM] Write 0x9003 = 0x00 (offset=0x1003, A=0x00)
[VRAM] Write 0x9002 = 0x00 (offset=0x1002, A=0x00)
[VRAM] Write 0x9001 = 0x00 (offset=0x1001, A=0x00)
[VRAM] Write 0x9000 = 0x00 (offset=0x1000, A=0x00)
[VRAM] Write 0x8FFF = 0x00 (offset=0x0FFF, A=0x00)
[VRAM] Write 0x8FFE = 0x00 (offset=0x0FFE, A=0x00)
[VRAM] Write 0x8FFD = 0x00 (offset=0x0FFD, A=0x00)
[VRAM] Write 0x8FFC = 0x00 (offset=0x0FFC, A=0x00)
[VRAM] Write 0x8FFB = 0x00 (offset=0x0FFB, A=0x00)
[VRAM] Write 0x8FFA = 0x00 (offset=0x0FFA, A=0x00)
[VRAM] Write 0x8FF9 = 0x00 (offset=0x0FF9, A=0x00)
[VRAM] Write 0x8FF8 = 0x00 (offset=0x0FF8, A=0x00)
[VRAM] Write 0x8FF7 = 0x00 (offset=0x0FF7, A=0x00)
[VRAM] Write 0x8FF6 = 0x00 (offset=0x0FF6, A=0x00)
[VRAM] Write 0x8FF5 = 0x00 (offset=0x0FF5, A=0x00)
[VRAM] Write 0x8FF4 = 0x00 (offset=0x0FF4, A=0x00)
[VRAM] Write 0x8FF3 = 0x00 (offset=0x0FF3, A=0x00)
[VRAM] Write 0x8FF2 = 0x00 (offset=0x0FF2, A=0x00)
[VRAM] Write 0x8FF1 = 0x00 (offset=0x0FF1, A=0x00)
[VRAM] Write 0x8FF0 = 0x00 (offset=0x0FF0, A=0x00)
[VRAM] Write 0x8FEF = 0x00 (offset=0x0FEF, A=0x00)
[VRAM] Write 0x8FEE = 0x00 (offset=0x0FEE, A=0x00)
[VRAM] Write 0x8FED = 0x00 (offset=0x0FED, A=0x00)
[VRAM] Write 0x8FEC = 0x00 (offset=0x0FEC, A=0x00)
[VRAM] Write 0x8FEB = 0x00 (offset=0x0FEB, A=0x00)
[VRAM] Write 0x8FEA = 0x00 (offset=0x0FEA, A=0x00)
[VRAM] Write 0x8FE9 = 0x00 (offset=0x0FE9, A=0x00)
[VRAM] Write 0x8FE8 = 0x00 (offset=0x0FE8, A=0x00)
[VRAM] Write 0x8FE7 = 0x00 (offset=0x0FE7, A=0x00)
[VRAM] Write 0x8FE6 = 0x00 (offset=0x0FE6, A=0x00)
[VRAM] Write 0x8FE5 = 0x00 (offset=0x0FE5, A=0x00)
[VRAM] Write 0x8FE4 = 0x00 (offset=0x0FE4, A=0x00)
[VRAM] Write 0x8FE3 = 0x00 (offset=0x0FE3, A=0x00)
[VRAM] Write 0x8FE2 = 0x00 (offset=0x0FE2, A=0x00)
[VRAM] Write 0x8FE1 = 0x00 (offset=0x0FE1, A=0x00)
[VRAM] Write 0x8FE0 = 0x00 (offset=0x0FE0, A=0x00)
[VRAM] Write 0x8FDF = 0x00 (offset=0x0FDF, A=0x00)
[VRAM] Write 0x8FDE = 0x00 (offset=0x0FDE, A=0x00)
[VRAM] Write 0x8FDD = 0x00 (offset=0x0FDD, A=0x00)
[VRAM] Write 0x8FDC = 0x00 (offset=0x0FDC, A=0x00)
[VRAM] Write 0x8FDB = 0x00 (offset=0x0FDB, A=0x00)
[VRAM] Write 0x8FDA = 0x00 (offset=0x0FDA, A=0x00)
[VRAM] Write 0x8FD9 = 0x00 (offset=0x0FD9, A=0x00)
[VRAM] Write 0x8FD8 = 0x00 (offset=0x0FD8, A=0x00)
[VRAM] Write 0x8FD7 = 0x00 (offset=0x0FD7, A=0x00)
[VRAM] Write 0x8FD6 = 0x00 (offset=0x0FD6, A=0x00)
[VRAM] Write 0x8FD5 = 0x00 (offset=0x0FD5, A=0x00)
[VRAM] Write 0x8FD4 = 0x00 (offset=0x0FD4, A=0x00)
[VRAM] Write 0x8FD3 = 0x00 (offset=0x0FD3, A=0x00)
[VRAM] Write 0x8FD2 = 0x00 (offset=0x0FD2, A=0x00)
[VRAM] Write 0x8FD1 = 0x00 (offset=0x0FD1, A=0x00)
[VRAM] Write 0x8FD0 = 0x00 (offset=0x0FD0, A=0x00)
[VRAM] Write 0x8FCF = 0x00 (offset=0x0FCF, A=0x00)
[VRAM] Write 0x8FCE = 0x00 (offset=0x0FCE, A=0x00)
[VRAM] Write 0x8FCD = 0x00 (offset=0x0FCD, A=0x00)
[VRAM] Write 0x8FCC = 0x00 (offset=0x0FCC, A=0x00)
[VRAM] Write 0x8FCB = 0x00 (offset=0x0FCB, A=0x00)
[VRAM] Write 0x8FCA = 0x00 (offset=0x0FCA, A=0x00)
[VRAM] Write 0x8FC9 = 0x00 (offset=0x0FC9, A=0x00)
[VRAM] Write 0x8FC8 = 0x00 (offset=0x0FC8, A=0x00)
[VRAM] Write 0x8FC7 = 0x00 (offset=0x0FC7, A=0x00)
[VRAM] Write 0x8FC6 = 0x00 (offset=0x0FC6, A=0x00)
[VRAM] Write 0x8FC5 = 0x00 (offset=0x0FC5, A=0x00)
[VRAM] Write 0x8FC4 = 0x00 (offset=0x0FC4, A=0x00)
[VRAM] Write 0x8FC3 = 0x00 (offset=0x0FC3, A=0x00)
[VRAM] Write 0x8FC2 = 0x00 (offset=0x0FC2, A=0x00)
[VRAM] Write 0x8FC1 = 0x00 (offset=0x0FC1, A=0x00)
[VRAM] Write 0x8FC0 = 0x00 (offset=0x0FC0, A=0x00)
[VRAM] Write 0x8FBF = 0x00 (offset=0x0FBF, A=0x00)
[VRAM] Write 0x8FBE = 0x00 (offset=0x0FBE, A=0x00)
[VRAM] Write 0x8FBD = 0x00 (offset=0x0FBD, A=0x00)
[VRAM] Write 0x8FBC = 0x00 (offset=0x0FBC, A=0x00)
[VRAM] Write 0x8FBB = 0x00 (offset=0x0FBB, A=0x00)
[VRAM] Write 0x8FBA = 0x00 (offset=0x0FBA, A=0x00)
[VRAM] Write 0x8FB9 = 0x00 (offset=0x0FB9, A=0x00)
[VRAM] Write 0x8FB8 = 0x00 (offset=0x0FB8, A=0x00)
[VRAM] Write 0x8FB7 = 0x00 (offset=0x0FB7, A=0x00)
[VRAM] Write 0x8FB6 = 0x00 (offset=0x0FB6, A=0x00)
[VRAM] Write 0x8FB5 = 0x00 (offset=0x0FB5, A=0x00)
[VRAM] Write 0x8FB4 = 0x00 (offset=0x0FB4, A=0x00)
[VRAM] Write 0x8FB3 = 0x00 (offset=0x0FB3, A=0x00)
[VRAM] Write 0x8FB2 = 0x00 (offset=0x0FB2, A=0x00)
[VRAM] Write 0x8FB1 = 0x00 (offset=0x0FB1, A=0x00)
[VRAM] Write 0x8FB0 = 0x00 (offset=0x0FB0, A=0x00)
[VRAM] Write 0x8FAF = 0x00 (offset=0x0FAF, A=0x00)
[VRAM] Write 0x8FAE = 0x00 (offset=0x0FAE, A=0x00)
[VRAM] Write 0x8FAD = 0x00 (offset=0x0FAD, A=0x00)
[VRAM] Write 0x8FAC = 0x00 (offset=0x0FAC, A=0x00)
[VRAM] Write 0x8FAB = 0x00 (offset=0x0FAB, A=0x00)
[VRAM] Write 0x8FAA = 0x00 (offset=0x0FAA, A=0x00)
[VRAM] Write 0x8FA9 = 0x00 (offset=0x0FA9, A=0x00)
[VRAM] Write 0x8FA8 = 0x00 (offset=0x0FA8, A=0x00)
[VRAM] Write 0x8FA7 = 0x00 (offset=0x0FA7, A=0x00)
[VRAM] Write 0x8FA6 = 0x00 (offset=0x0FA6, A=0x00)
[VRAM] Write 0x8FA5 = 0x00 (offset=0x0FA5, A=0x00)
[VRAM] Write 0x8FA4 = 0x00 (offset=0x0FA4, A=0x00)
[VRAM] Write 0x8FA3 = 0x00 (offset=0x0FA3, A=0x00)
[VRAM] Write 0x8FA2 = 0x00 (offset=0x0FA2, A=0x00)
[VRAM] Write 0x8FA1 = 0x00 (offset=0x0FA1, A=0x00)
[VRAM] Write 0x8FA0 = 0x00 (offset=0x0FA0, A=0x00)
[VRAM] Write 0x8F9F = 0x00 (offset=0x0F9F, A=0x00)
[VRAM] Write 0x8F9E = 0x00 (offset=0x0F9E, A=0x00)
[VRAM] Write 0x8F9D = 0x00 (offset=0x0F9D, A=0x00)
[VRAM] Write 0x8F9C = 0x00 (offset=0x0F9C, A=0x00)
[VRAM] Write 0x8F9B = 0x00 (offset=0x0F9B, A=0x00)
[VRAM] Write 0x8F9A = 0x00 (offset=0x0F9A, A=0x00)
[VRAM] Write 0x8F99 = 0x00 (offset=0x0F99, A=0x00)
[VRAM] Write 0x8F98 = 0x00 (offset=0x0F98, A=0x00)
[VRAM] Write 0x8F97 = 0x00 (offset=0x0F97, A=0x00)
[VRAM] Write 0x8F96 = 0x00 (offset=0x0F96, A=0x00)
[VRAM] Write 0x8F95 = 0x00 (offset=0x0F95, A=0x00)
[VRAM] Write 0x8F94 = 0x00 (offset=0x0F94, A=0x00)
[VRAM] Write 0x8F93 = 0x00 (offset=0x0F93, A=0x00)
[VRAM] Write 0x8F92 = 0x00 (offset=0x0F92, A=0x00)
[VRAM] Write 0x8F91 = 0x00 (offset=0x0F91, A=0x00)
[VRAM] Write 0x8F90 = 0x00 (offset=0x0F90, A=0x00)
[VRAM] Write 0x8F8F = 0x00 (offset=0x0F8F, A=0x00)
[VRAM] Write 0x8F8E = 0x00 (offset=0x0F8E, A=0x00)
[VRAM] Write 0x8F8D = 0x00 (offset=0x0F8D, A=0x00)
[VRAM] Write 0x8F8C = 0x00 (offset=0x0F8C, A=0x00)
[VRAM] Write 0x8F8B = 0x00 (offset=0x0F8B, A=0x00)
[VRAM] Write 0x8F8A = 0x00 (offset=0x0F8A, A=0x00)
[VRAM] Write 0x8F89 = 0x00 (offset=0x0F89, A=0x00)
[VRAM] Write 0x8F88 = 0x00 (offset=0x0F88, A=0x00)
[VRAM] Write 0x8F87 = 0x00 (offset=0x0F87, A=0x00)
[VRAM] Write 0x8F86 = 0x00 (offset=0x0F86, A=0x00)
[VRAM] Write 0x8F85 = 0x00 (offset=0x0F85, A=0x00)
[VRAM] Write 0x8F84 = 0x00 (offset=0x0F84, A=0x00)
[VRAM] Write 0x8F83 = 0x00 (offset=0x0F83, A=0x00)
[VRAM] Write 0x8F82 = 0x00 (offset=0x0F82, A=0x00)
[VRAM] Write 0x8F81 = 0x00 (offset=0x0F81, A=0x00)
[VRAM] Write 0x8F80 = 0x00 (offset=0x0F80, A=0x00)
[VRAM] Write 0x8F7F = 0x00 (offset=0x0F7F, A=0x00)
[VRAM] Write 0x8F7E = 0x00 (offset=0x0F7E, A=0x00)
[VRAM] Write 0x8F7D = 0x00 (offset=0x0F7D, A=0x00)
[VRAM] Write 0x8F7C = 0x00 (offset=0x0F7C, A=0x00)
[VRAM] Write 0x8F7B = 0x00 (offset=0x0F7B, A=0x00)
[VRAM] Write 0x8F7A = 0x00 (offset=0x0F7A, A=0x00)
[VRAM] Write 0x8F79 = 0x00 (offset=0x0F79, A=0x00)
[VRAM] Write 0x8F78 = 0x00 (offset=0x0F78, A=0x00)
[VRAM] Write 0x8F77 = 0x00 (offset=0x0F77, A=0x00)
[VRAM] Write 0x8F76 = 0x00 (offset=0x0F76, A=0x00)
[VRAM] Write 0x8F75 = 0x00 (offset=0x0F75, A=0x00)
[VRAM] Write 0x8F74 = 0x00 (offset=0x0F74, A=0x00)
[VRAM] Write 0x8F73 = 0x00 (offset=0x0F73, A=0x00)
[VRAM] Write 0x8F72 = 0x00 (offset=0x0F72, A=0x00)
[VRAM] Write 0x8F71 = 0x00 (offset=0x0F71, A=0x00)
[VRAM] Write 0x8F70 = 0x00 (offset=0x0F70, A=0x00)
[VRAM] Write 0x8F6F = 0x00 (offset=0x0F6F, A=0x00)
[VRAM] Write 0x8F6E = 0x00 (offset=0x0F6E, A=0x00)
[VRAM] Write 0x8F6D = 0x00 (offset=0x0F6D, A=0x00)
[VRAM] Write 0x8F6C = 0x00 (offset=0x0F6C, A=0x00)
[VRAM] Write 0x8F6B = 0x00 (offset=0x0F6B, A=0x00)
[VRAM] Write 0x8F6A = 0x00 (offset=0x0F6A, A=0x00)
[VRAM] Write 0x8F69 = 0x00 (offset=0x0F69, A=0x00)
[VRAM] Write 0x8F68 = 0x00 (offset=0x0F68, A=0x00)
[VRAM] Write 0x8F67 = 0x00 (offset=0x0F67, A=0x00)
[VRAM] Write 0x8F66 = 0x00 (offset=0x0F66, A=0x00)
[VRAM] Write 0x8F65 = 0x00 (offset=0x0F65, A=0x00)
[VRAM] Write 0x8F64 = 0x00 (offset=0x0F64, A=0x00)
[VRAM] Write 0x8F63 = 0x00 (offset=0x0F63, A=0x00)
[VRAM] Write 0x8F62 = 0x00 (offset=0x0F62, A=0x00)
[VRAM] Write 0x8F61 = 0x00 (offset=0x0F61, A=0x00)
[VRAM] Write 0x8F60 = 0x00 (offset=0x0F60, A=0x00)
[VRAM] Write 0x8F5F = 0x00 (offset=0x0F5F, A=0x00)
[VRAM] Write 0x8F5E = 0x00 (offset=0x0F5E, A=0x00)
[VRAM] Write 0x8F5D = 0x00 (offset=0x0F5D, A=0x00)
[VRAM] Write 0x8F5C = 0x00 (offset=0x0F5C, A=0x00)
[VRAM] Write 0x8F5B = 0x00 (offset=0x0F5B, A=0x00)
[VRAM] Write 0x8F5A = 0x00 (offset=0x0F5A, A=0x00)
[VRAM] Write 0x8F59 = 0x00 (offset=0x0F59, A=0x00)
[VRAM] Write 0x8F58 = 0x00 (offset=0x0F58, A=0x00)
[VRAM] Write 0x8F57 = 0x00 (offset=0x0F57, A=0x00)
[VRAM] Write 0x8F56 = 0x00 (offset=0x0F56, A=0x00)
[VRAM] Write 0x8F55 = 0x00 (offset=0x0F55, A=0x00)
[VRAM] Write 0x8F54 = 0x00 (offset=0x0F54, A=0x00)
[VRAM] Write 0x8F53 = 0x00 (offset=0x0F53, A=0x00)
[VRAM] Write 0x8F52 = 0x00 (offset=0x0F52, A=0x00)
[VRAM] Write 0x8F51 = 0x00 (offset=0x0F51, A=0x00)
[VRAM] Write 0x8F50 = 0x00 (offset=0x0F50, A=0x00)
[VRAM] Write 0x8F4F = 0x00 (offset=0x0F4F, A=0x00)
[VRAM] Write 0x8F4E = 0x00 (offset=0x0F4E, A=0x00)
[VRAM] Write 0x8F4D = 0x00 (offset=0x0F4D, A=0x00)
[VRAM] Write 0x8F4C = 0x00 (offset=0x0F4C, A=0x00)
[VRAM] Write 0x8F4B = 0x00 (offset=0x0F4B, A=0x00)
[VRAM] Write 0x8F4A = 0x00 (offset=0x0F4A, A=0x00)
[VRAM] Write 0x8F49 = 0x00 (offset=0x0F49, A=0x00)
[VRAM] Write 0x8F48 = 0x00 (offset=0x0F48, A=0x00)
[VRAM] Write 0x8F47 = 0x00 (offset=0x0F47, A=0x00)
[VRAM] Write 0x8F46 = 0x00 (offset=0x0F46, A=0x00)
[VRAM] Write 0x8F45 = 0x00 (offset=0x0F45, A=0x00)
[VRAM] Write 0x8F44 = 0x00 (offset=0x0F44, A=0x00)
[VRAM] Write 0x8F43 = 0x00 (offset=0x0F43, A=0x00)
[VRAM] Write 0x8F42 = 0x00 (offset=0x0F42, A=0x00)
[VRAM] Write 0x8F41 = 0x00 (offset=0x0F41, A=0x00)
[VRAM] Write 0x8F40 = 0x00 (offset=0x0F40, A=0x00)
[VRAM] Write 0x8F3F = 0x00 (offset=0x0F3F, A=0x00)
[VRAM] Write 0x8F3E = 0x00 (offset=0x0F3E, A=0x00)
[VRAM] Write 0x8F3D = 0x00 (offset=0x0F3D, A=0x00)
[VRAM] Write 0x8F3C = 0x00 (offset=0x0F3C, A=0x00)
[VRAM] Write 0x8F3B = 0x00 (offset=0x0F3B, A=0x00)
[VRAM] Write 0x8F3A = 0x00 (offset=0x0F3A, A=0x00)
[VRAM] Write 0x8F39 = 0x00 (offset=0x0F39, A=0x00)
[VRAM] Write 0x8F38 = 0x00 (offset=0x0F38, A=0x00)
[VRAM] Write 0x8F37 = 0x00 (offset=0x0F37, A=0x00)
[VRAM] Write 0x8F36 = 0x00 (offset=0x0F36, A=0x00)
[VRAM] Write 0x8F35 = 0x00 (offset=0x0F35, A=0x00)
[VRAM] Write 0x8F34 = 0x00 (offset=0x0F34, A=0x00)
[VRAM] Write 0x8F33 = 0x00 (offset=0x0F33, A=0x00)
[VRAM] Write 0x8F32 = 0x00 (offset=0x0F32, A=0x00)
[VRAM] Write 0x8F31 = 0x00 (offset=0x0F31, A=0x00)
[VRAM] Write 0x8F30 = 0x00 (offset=0x0F30, A=0x00)
[VRAM] Write 0x8F2F = 0x00 (offset=0x0F2F, A=0x00)
[VRAM] Write 0x8F2E = 0x00 (offset=0x0F2E, A=0x00)
[VRAM] Write 0x8F2D = 0x00 (offset=0x0F2D, A=0x00)
[VRAM] Write 0x8F2C = 0x00 (offset=0x0F2C, A=0x00)
[VRAM] Write 0x8F2B = 0x00 (offset=0x0F2B, A=0x00)
[VRAM] Write 0x8F2A = 0x00 (offset=0x0F2A, A=0x00)
[VRAM] Write 0x8F29 = 0x00 (offset=0x0F29, A=0x00)
[VRAM] Write 0x8F28 = 0x00 (offset=0x0F28, A=0x00)
[VRAM] Write 0x8F27 = 0x00 (offset=0x0F27, A=0x00)
[VRAM] Write 0x8F26 = 0x00 (offset=0x0F26, A=0x00)
[VRAM] Write 0x8F25 = 0x00 (offset=0x0F25, A=0x00)
[VRAM] Write 0x8F24 = 0x00 (offset=0x0F24, A=0x00)
[VRAM] Write 0x8F23 = 0x00 (offset=0x0F23, A=0x00)
[VRAM] Write 0x8F22 = 0x00 (offset=0x0F22, A=0x00)
[VRAM] Write 0x8F21 = 0x00 (offset=0x0F21, A=0x00)
[VRAM] Write 0x8F20 = 0x00 (offset=0x0F20, A=0x00)
[VRAM] Write 0x8F1F = 0x00 (offset=0x0F1F, A=0x00)
[VRAM] Write 0x8F1E = 0x00 (offset=0x0F1E, A=0x00)
[VRAM] Write 0x8F1D = 0x00 (offset=0x0F1D, A=0x00)
[VRAM] Write 0x8F1C = 0x00 (offset=0x0F1C, A=0x00)
[VRAM] Write 0x8F1B = 0x00 (offset=0x0F1B, A=0x00)
[VRAM] Write 0x8F1A = 0x00 (offset=0x0F1A, A=0x00)
[VRAM] Write 0x8F19 = 0x00 (offset=0x0F19, A=0x00)
[VRAM] Write 0x8F18 = 0x00 (offset=0x0F18, A=0x00)
[VRAM] Write 0x8F17 = 0x00 (offset=0x0F17, A=0x00)
[VRAM] Write 0x8F16 = 0x00 (offset=0x0F16, A=0x00)
[VRAM] Write 0x8F15 = 0x00 (offset=0x0F15, A=0x00)
[VRAM] Write 0x8F14 = 0x00 (offset=0x0F14, A=0x00)
[VRAM] Write 0x8F13 = 0x00 (offset=0x0F13, A=0x00)
[VRAM] Write 0x8F12 = 0x00 (offset=0x0F12, A=0x00)
[VRAM] Write 0x8F11 = 0x00 (offset=0x0F11, A=0x00)
[VRAM] Write 0x8F10 = 0x00 (offset=0x0F10, A=0x00)
[VRAM] Write 0x8F0F = 0x00 (offset=0x0F0F, A=0x00)
[VRAM] Write 0x8F0E = 0x00 (offset=0x0F0E, A=0x00)
[VRAM] Write 0x8F0D = 0x00 (offset=0x0F0D, A=0x00)
[VRAM] Write 0x8F0C = 0x00 (offset=0x0F0C, A=0x00)
[VRAM] Write 0x8F0B = 0x00 (offset=0x0F0B, A=0x00)
[VRAM] Write 0x8F0A = 0x00 (offset=0x0F0A, A=0x00)
[VRAM] Write 0x8F09 = 0x00 (offset=0x0F09, A=0x00)
[VRAM] Write 0x8F08 = 0x00 (offset=0x0F08, A=0x00)
[VRAM] Write 0x8F07 = 0x00 (offset=0x0F07, A=0x00)
[VRAM] Write 0x8F06 = 0x00 (offset=0x0F06, A=0x00)
[VRAM] Write 0x8F05 = 0x00 (offset=0x0F05, A=0x00)
[VRAM] Write 0x8F04 = 0x00 (offset=0x0F04, A=0x00)
[VRAM] Write 0x8F03 = 0x00 (offset=0x0F03, A=0x00)
[VRAM] Write 0x8F02 = 0x00 (offset=0x0F02, A=0x00)
[VRAM] Write 0x8F01 = 0x00 (offset=0x0F01, A=0x00)
[VRAM] Write 0x8F00 = 0x00 (offset=0x0F00, A=0x00)
[VRAM] Write 0x8EFF = 0x00 (offset=0x0EFF, A=0x00)
[VRAM] Write 0x8EFE = 0x00 (offset=0x0EFE, A=0x00)
[VRAM] Write 0x8EFD = 0x00 (offset=0x0EFD, A=0x00)
[VRAM] Write 0x8EFC = 0x00 (offset=0x0EFC, A=0x00)
[VRAM] Write 0x8EFB = 0x00 (offset=0x0EFB, A=0x00)
[VRAM] Write 0x8EFA = 0x00 (offset=0x0EFA, A=0x00)
[VRAM] Write 0x8EF9 = 0x00 (offset=0x0EF9, A=0x00)
[VRAM] Write 0x8EF8 = 0x00 (offset=0x0EF8, A=0x00)
[VRAM] Write 0x8EF7 = 0x00 (offset=0x0EF7, A=0x00)
[VRAM] Write 0x8EF6 = 0x00 (offset=0x0EF6, A=0x00)
[VRAM] Write 0x8EF5 = 0x00 (offset=0x0EF5, A=0x00)
[VRAM] Write 0x8EF4 = 0x00 (offset=0x0EF4, A=0x00)
[VRAM] Write 0x8EF3 = 0x00 (offset=0x0EF3, A=0x00)
[VRAM] Write 0x8EF2 = 0x00 (offset=0x0EF2, A=0x00)
[VRAM] Write 0x8EF1 = 0x00 (offset=0x0EF1, A=0x00)
[VRAM] Write 0x8EF0 = 0x00 (offset=0x0EF0, A=0x00)
[VRAM] Write 0x8EEF = 0x00 (offset=0x0EEF, A=0x00)
[VRAM] Write 0x8EEE = 0x00 (offset=0x0EEE, A=0x00)
[VRAM] Write 0x8EED = 0x00 (offset=0x0EED, A=0x00)
[VRAM] Write 0x8EEC = 0x00 (offset=0x0EEC, A=0x00)
[VRAM] Write 0x8EEB = 0x00 (offset=0x0EEB, A=0x00)
[VRAM] Write 0x8EEA = 0x00 (offset=0x0EEA, A=0x00)
[VRAM] Write 0x8EE9 = 0x00 (offset=0x0EE9, A=0x00)
[VRAM] Write 0x8EE8 = 0x00 (offset=0x0EE8, A=0x00)
[VRAM] Write 0x8EE7 = 0x00 (offset=0x0EE7, A=0x00)
[VRAM] Write 0x8EE6 = 0x00 (offset=0x0EE6, A=0x00)
[VRAM] Write 0x8EE5 = 0x00 (offset=0x0EE5, A=0x00)
[VRAM] Write 0x8EE4 = 0x00 (offset=0x0EE4, A=0x00)
[VRAM] Write 0x8EE3 = 0x00 (offset=0x0EE3, A=0x00)
[VRAM] Write 0x8EE2 = 0x00 (offset=0x0EE2, A=0x00)
[VRAM] Write 0x8EE1 = 0x00 (offset=0x0EE1, A=0x00)
[VRAM] Write 0x8EE0 = 0x00 (offset=0x0EE0, A=0x00)
[VRAM] Write 0x8EDF = 0x00 (offset=0x0EDF, A=0x00)
[VRAM] Write 0x8EDE = 0x00 (offset=0x0EDE, A=0x00)
[VRAM] Write 0x8EDD = 0x00 (offset=0x0EDD, A=0x00)
[VRAM] Write 0x8EDC = 0x00 (offset=0x0EDC, A=0x00)
[VRAM] Write 0x8EDB = 0x00 (offset=0x0EDB, A=0x00)
[VRAM] Write 0x8EDA = 0x00 (offset=0x0EDA, A=0x00)
[VRAM] Write 0x8ED9 = 0x00 (offset=0x0ED9, A=0x00)
[VRAM] Write 0x8ED8 = 0x00 (offset=0x0ED8, A=0x00)
[VRAM] Write 0x8ED7 = 0x00 (offset=0x0ED7, A=0x00)
[VRAM] Write 0x8ED6 = 0x00 (offset=0x0ED6, A=0x00)
[VRAM] Write 0x8ED5 = 0x00 (offset=0x0ED5, A=0x00)
[VRAM] Write 0x8ED4 = 0x00 (offset=0x0ED4, A=0x00)
[VRAM] Write 0x8ED3 = 0x00 (offset=0x0ED3, A=0x00)
[VRAM] Write 0x8ED2 = 0x00 (offset=0x0ED2, A=0x00)
[VRAM] Write 0x8ED1 = 0x00 (offset=0x0ED1, A=0x00)
[VRAM] Write 0x8ED0 = 0x00 (offset=0x0ED0, A=0x00)
[VRAM] Write 0x8ECF = 0x00 (offset=0x0ECF, A=0x00)
[VRAM] Write 0x8ECE = 0x00 (offset=0x0ECE, A=0x00)
[VRAM] Write 0x8ECD = 0x00 (offset=0x0ECD, A=0x00)
[VRAM] Write 0x8ECC = 0x00 (offset=0x0ECC, A=0x00)
[VRAM] Write 0x8ECB = 0x00 (offset=0x0ECB, A=0x00)
[VRAM] Write 0x8ECA = 0x00 (offset=0x0ECA, A=0x00)
[VRAM] Write 0x8EC9 = 0x00 (offset=0x0EC9, A=0x00)
[VRAM] Write 0x8EC8 = 0x00 (offset=0x0EC8, A=0x00)
[VRAM] Write 0x8EC7 = 0x00 (offset=0x0EC7, A=0x00)
[VRAM] Write 0x8EC6 = 0x00 (offset=0x0EC6, A=0x00)
[VRAM] Write 0x8EC5 = 0x00 (offset=0x0EC5, A=0x00)
[VRAM] Write 0x8EC4 = 0x00 (offset=0x0EC4, A=0x00)
[VRAM] Write 0x8EC3 = 0x00 (offset=0x0EC3, A=0x00)
[VRAM] Write 0x8EC2 = 0x00 (offset=0x0EC2, A=0x00)
[VRAM] Write 0x8EC1 = 0x00 (offset=0x0EC1, A=0x00)
[VRAM] Write 0x8EC0 = 0x00 (offset=0x0EC0, A=0x00)
[VRAM] Write 0x8EBF = 0x00 (offset=0x0EBF, A=0x00)
[VRAM] Write 0x8EBE = 0x00 (offset=0x0EBE, A=0x00)
[VRAM] Write 0x8EBD = 0x00 (offset=0x0EBD, A=0x00)
[VRAM] Write 0x8EBC = 0x00 (offset=0x0EBC, A=0x00)
[VRAM] Write 0x8EBB = 0x00 (offset=0x0EBB, A=0x00)
[VRAM] Write 0x8EBA = 0x00 (offset=0x0EBA, A=0x00)
[VRAM] Write 0x8EB9 = 0x00 (offset=0x0EB9, A=0x00)
[VRAM] Write 0x8EB8 = 0x00 (offset=0x0EB8, A=0x00)
[VRAM] Write 0x8EB7 = 0x00 (offset=0x0EB7, A=0x00)
[VRAM] Write 0x8EB6 = 0x00 (offset=0x0EB6, A=0x00)
[VRAM] Write 0x8EB5 = 0x00 (offset=0x0EB5, A=0x00)
[VRAM] Write 0x8EB4 = 0x00 (offset=0x0EB4, A=0x00)
[VRAM] Write 0x8EB3 = 0x00 (offset=0x0EB3, A=0x00)
[VRAM] Write 0x8EB2 = 0x00 (offset=0x0EB2, A=0x00)
[VRAM] Write 0x8EB1 = 0x00 (offset=0x0EB1, A=0x00)
[VRAM] Write 0x8EB0 = 0x00 (offset=0x0EB0, A=0x00)
[VRAM] Write 0x8EAF = 0x00 (offset=0x0EAF, A=0x00)
[VRAM] Write 0x8EAE = 0x00 (offset=0x0EAE, A=0x00)
[VRAM] Write 0x8EAD = 0x00 (offset=0x0EAD, A=0x00)
[VRAM] Write 0x8EAC = 0x00 (offset=0x0EAC, A=0x00)
[VRAM] Write 0x8EAB = 0x00 (offset=0x0EAB, A=0x00)
[VRAM] Write 0x8EAA = 0x00 (offset=0x0EAA, A=0x00)
[VRAM] Write 0x8EA9 = 0x00 (offset=0x0EA9, A=0x00)
[VRAM] Write 0x8EA8 = 0x00 (offset=0x0EA8, A=0x00)
[VRAM] Write 0x8EA7 = 0x00 (offset=0x0EA7, A=0x00)
[VRAM] Write 0x8EA6 = 0x00 (offset=0x0EA6, A=0x00)
[VRAM] Write 0x8EA5 = 0x00 (offset=0x0EA5, A=0x00)
[VRAM] Write 0x8EA4 = 0x00 (offset=0x0EA4, A=0x00)
[VRAM] Write 0x8EA3 = 0x00 (offset=0x0EA3, A=0x00)
[VRAM] Write 0x8EA2 = 0x00 (offset=0x0EA2, A=0x00)
[VRAM] Write 0x8EA1 = 0x00 (offset=0x0EA1, A=0x00)
[VRAM] Write 0x8EA0 = 0x00 (offset=0x0EA0, A=0x00)
[VRAM] Write 0x8E9F = 0x00 (offset=0x0E9F, A=0x00)
[VRAM] Write 0x8E9E = 0x00 (offset=0x0E9E, A=0x00)
[VRAM] Write 0x8E9D = 0x00 (offset=0x0E9D, A=0x00)
[VRAM] Write 0x8E9C = 0x00 (offset=0x0E9C, A=0x00)
[VRAM] Write 0x8E9B = 0x00 (offset=0x0E9B, A=0x00)
[VRAM] Write 0x8E9A = 0x00 (offset=0x0E9A, A=0x00)
[VRAM] Write 0x8E99 = 0x00 (offset=0x0E99, A=0x00)
[VRAM] Write 0x8E98 = 0x00 (offset=0x0E98, A=0x00)
[VRAM] Write 0x8E97 = 0x00 (offset=0x0E97, A=0x00)
[VRAM] Write 0x8E96 = 0x00 (offset=0x0E96, A=0x00)
[VRAM] Write 0x8E95 = 0x00 (offset=0x0E95, A=0x00)
[VRAM] Write 0x8E94 = 0x00 (offset=0x0E94, A=0x00)
[VRAM] Write 0x8E93 = 0x00 (offset=0x0E93, A=0x00)
[VRAM] Write 0x8E92 = 0x00 (offset=0x0E92, A=0x00)
[VRAM] Write 0x8E91 = 0x00 (offset=0x0E91, A=0x00)
[VRAM] Write 0x8E90 = 0x00 (offset=0x0E90, A=0x00)
[VRAM] Write 0x8E8F = 0x00 (offset=0x0E8F, A=0x00)
[VRAM] Write 0x8E8E = 0x00 (offset=0x0E8E, A=0x00)
[VRAM] Write 0x8E8D = 0x00 (offset=0x0E8D, A=0x00)
[VRAM] Write 0x8E8C = 0x00 (offset=0x0E8C, A=0x00)
[VRAM] Write 0x8E8B = 0x00 (offset=0x0E8B, A=0x00)
[VRAM] Write 0x8E8A = 0x00 (offset=0x0E8A, A=0x00)
[VRAM] Write 0x8E89 = 0x00 (offset=0x0E89, A=0x00)
[VRAM] Write 0x8E88 = 0x00 (offset=0x0E88, A=0x00)
[VRAM] Write 0x8E87 = 0x00 (offset=0x0E87, A=0x00)
[VRAM] Write 0x8E86 = 0x00 (offset=0x0E86, A=0x00)
[VRAM] Write 0x8E85 = 0x00 (offset=0x0E85, A=0x00)
[VRAM] Write 0x8E84 = 0x00 (offset=0x0E84, A=0x00)
[VRAM] Write 0x8E83 = 0x00 (offset=0x0E83, A=0x00)
[VRAM] Write 0x8E82 = 0x00 (offset=0x0E82, A=0x00)
[VRAM] Write 0x8E81 = 0x00 (offset=0x0E81, A=0x00)
[VRAM] Write 0x8E80 = 0x00 (offset=0x0E80, A=0x00)
[VRAM] Write 0x8E7F = 0x00 (offset=0x0E7F, A=0x00)
[VRAM] Write 0x8E7E = 0x00 (offset=0x0E7E, A=0x00)
[VRAM] Write 0x8E7D = 0x00 (offset=0x0E7D, A=0x00)
[VRAM] Write 0x8E7C = 0x00 (offset=0x0E7C, A=0x00)
[VRAM] Write 0x8E7B = 0x00 (offset=0x0E7B, A=0x00)
[VRAM] Write 0x8E7A = 0x00 (offset=0x0E7A, A=0x00)
[VRAM] Write 0x8E79 = 0x00 (offset=0x0E79, A=0x00)
[VRAM] Write 0x8E78 = 0x00 (offset=0x0E78, A=0x00)
[VRAM] Write 0x8E77 = 0x00 (offset=0x0E77, A=0x00)
[VRAM] Write 0x8E76 = 0x00 (offset=0x0E76, A=0x00)
[VRAM] Write 0x8E75 = 0x00 (offset=0x0E75, A=0x00)
[VRAM] Write 0x8E74 = 0x00 (offset=0x0E74, A=0x00)
[VRAM] Write 0x8E73 = 0x00 (offset=0x0E73, A=0x00)
[VRAM] Write 0x8E72 = 0x00 (offset=0x0E72, A=0x00)
[VRAM] Write 0x8E71 = 0x00 (offset=0x0E71, A=0x00)
[VRAM] Write 0x8E70 = 0x00 (offset=0x0E70, A=0x00)
[VRAM] Write 0x8E6F = 0x00 (offset=0x0E6F, A=0x00)
[VRAM] Write 0x8E6E = 0x00 (offset=0x0E6E, A=0x00)
[VRAM] Write 0x8E6D = 0x00 (offset=0x0E6D, A=0x00)
[VRAM] Write 0x8E6C = 0x00 (offset=0x0E6C, A=0x00)
[VRAM] Write 0x8E6B = 0x00 (offset=0x0E6B, A=0x00)
[VRAM] Write 0x8E6A = 0x00 (offset=0x0E6A, A=0x00)
[VRAM] Write 0x8E69 = 0x00 (offset=0x0E69, A=0x00)
[VRAM] Write 0x8E68 = 0x00 (offset=0x0E68, A=0x00)
[VRAM] Write 0x8E67 = 0x00 (offset=0x0E67, A=0x00)
[VRAM] Write 0x8E66 = 0x00 (offset=0x0E66, A=0x00)
[VRAM] Write 0x8E65 = 0x00 (offset=0x0E65, A=0x00)
[VRAM] Write 0x8E64 = 0x00 (offset=0x0E64, A=0x00)
[VRAM] Write 0x8E63 = 0x00 (offset=0x0E63, A=0x00)
[VRAM] Write 0x8E62 = 0x00 (offset=0x0E62, A=0x00)
[VRAM] Write 0x8E61 = 0x00 (offset=0x0E61, A=0x00)
[VRAM] Write 0x8E60 = 0x00 (offset=0x0E60, A=0x00)
[VRAM] Write 0x8E5F = 0x00 (offset=0x0E5F, A=0x00)
[VRAM] Write 0x8E5E = 0x00 (offset=0x0E5E, A=0x00)
[VRAM] Write 0x8E5D = 0x00 (offset=0x0E5D, A=0x00)
[VRAM] Write 0x8E5C = 0x00 (offset=0x0E5C, A=0x00)
[VRAM] Write 0x8E5B = 0x00 (offset=0x0E5B, A=0x00)
[VRAM] Write 0x8E5A = 0x00 (offset=0x0E5A, A=0x00)
[VRAM] Write 0x8E59 = 0x00 (offset=0x0E59, A=0x00)
[VRAM] Write 0x8E58 = 0x00 (offset=0x0E58, A=0x00)
[VRAM] Write 0x8E57 = 0x00 (offset=0x0E57, A=0x00)
[VRAM] Write 0x8E56 = 0x00 (offset=0x0E56, A=0x00)
[VRAM] Write 0x8E55 = 0x00 (offset=0x0E55, A=0x00)
[VRAM] Write 0x8E54 = 0x00 (offset=0x0E54, A=0x00)
[VRAM] Write 0x8E53 = 0x00 (offset=0x0E53, A=0x00)
[VRAM] Write 0x8E52 = 0x00 (offset=0x0E52, A=0x00)
[VRAM] Write 0x8E51 = 0x00 (offset=0x0E51, A=0x00)
[VRAM] Write 0x8E50 = 0x00 (offset=0x0E50, A=0x00)
[VRAM] Write 0x8E4F = 0x00 (offset=0x0E4F, A=0x00)
[VRAM] Write 0x8E4E = 0x00 (offset=0x0E4E, A=0x00)
[VRAM] Write 0x8E4D = 0x00 (offset=0x0E4D, A=0x00)
[VRAM] Write 0x8E4C = 0x00 (offset=0x0E4C, A=0x00)
[VRAM] Write 0x8E4B = 0x00 (offset=0x0E4B, A=0x00)
[VRAM] Write 0x8E4A = 0x00 (offset=0x0E4A, A=0x00)
[VRAM] Write 0x8E49 = 0x00 (offset=0x0E49, A=0x00)
[VRAM] Write 0x8E48 = 0x00 (offset=0x0E48, A=0x00)
[VRAM] Write 0x8E47 = 0x00 (offset=0x0E47, A=0x00)
[VRAM] Write 0x8E46 = 0x00 (offset=0x0E46, A=0x00)
[VRAM] Write 0x8E45 = 0x00 (offset=0x0E45, A=0x00)
[VRAM] Write 0x8E44 = 0x00 (offset=0x0E44, A=0x00)
[VRAM] Write 0x8E43 = 0x00 (offset=0x0E43, A=0x00)
[VRAM] Write 0x8E42 = 0x00 (offset=0x0E42, A=0x00)
[VRAM] Write 0x8E41 = 0x00 (offset=0x0E41, A=0x00)
[VRAM] Write 0x8E40 = 0x00 (offset=0x0E40, A=0x00)
[VRAM] Write 0x8E3F = 0x00 (offset=0x0E3F, A=0x00)
[VRAM] Write 0x8E3E = 0x00 (offset=0x0E3E, A=0x00)
[VRAM] Write 0x8E3D = 0x00 (offset=0x0E3D, A=0x00)
[VRAM] Write 0x8E3C = 0x00 (offset=0x0E3C, A=0x00)
[VRAM] Write 0x8E3B = 0x00 (offset=0x0E3B, A=0x00)
[VRAM] Write 0x8E3A = 0x00 (offset=0x0E3A, A=0x00)
[VRAM] Write 0x8E39 = 0x00 (offset=0x0E39, A=0x00)
[VRAM] Write 0x8E38 = 0x00 (offset=0x0E38, A=0x00)
[VRAM] Write 0x8E37 = 0x00 (offset=0x0E37, A=0x00)
[VRAM] Write 0x8E36 = 0x00 (offset=0x0E36, A=0x00)
[VRAM] Write 0x8E35 = 0x00 (offset=0x0E35, A=0x00)
[VRAM] Write 0x8E34 = 0x00 (offset=0x0E34, A=0x00)
[VRAM] Write 0x8E33 = 0x00 (offset=0x0E33, A=0x00)
[VRAM] Write 0x8E32 = 0x00 (offset=0x0E32, A=0x00)
[VRAM] Write 0x8E31 = 0x00 (offset=0x0E31, A=0x00)
[VRAM] Write 0x8E30 = 0x00 (offset=0x0E30, A=0x00)
[VRAM] Write 0x8E2F = 0x00 (offset=0x0E2F, A=0x00)
[VRAM] Write 0x8E2E = 0x00 (offset=0x0E2E, A=0x00)
[VRAM] Write 0x8E2D = 0x00 (offset=0x0E2D, A=0x00)
[VRAM] Write 0x8E2C = 0x00 (offset=0x0E2C, A=0x00)
[VRAM] Write 0x8E2B = 0x00 (offset=0x0E2B, A=0x00)
[VRAM] Write 0x8E2A = 0x00 (offset=0x0E2A, A=0x00)
[VRAM] Write 0x8E29 = 0x00 (offset=0x0E29, A=0x00)
[VRAM] Write 0x8E28 = 0x00 (offset=0x0E28, A=0x00)
[VRAM] Write 0x8E27 = 0x00 (offset=0x0E27, A=0x00)
[VRAM] Write 0x8E26 = 0x00 (offset=0x0E26, A=0x00)
[VRAM] Write 0x8E25 = 0x00 (offset=0x0E25, A=0x00)
[VRAM] Write 0x8E24 = 0x00 (offset=0x0E24, A=0x00)
[VRAM] Write 0x8E23 = 0x00 (offset=0x0E23, A=0x00)
[VRAM] Write 0x8E22 = 0x00 (offset=0x0E22, A=0x00)
[VRAM] Write 0x8E21 = 0x00 (offset=0x0E21, A=0x00)
[VRAM] Write 0x8E20 = 0x00 (offset=0x0E20, A=0x00)
[VRAM] Write 0x8E1F = 0x00 (offset=0x0E1F, A=0x00)
[VRAM] Write 0x8E1E = 0x00 (offset=0x0E1E, A=0x00)
[VRAM] Write 0x8E1D = 0x00 (offset=0x0E1D, A=0x00)
[VRAM] Write 0x8E1C = 0x00 (offset=0x0E1C, A=0x00)
[VRAM] Write 0x8E1B = 0x00 (offset=0x0E1B, A=0x00)
[VRAM] Write 0x8E1A = 0x00 (offset=0x0E1A, A=0x00)
[VRAM] Write 0x8E19 = 0x00 (offset=0x0E19, A=0x00)
[VRAM] Write 0x8E18 = 0x00 (offset=0x0E18, A=0x00)
[VRAM] Write 0x8E17 = 0x00 (offset=0x0E17, A=0x00)
[VRAM] Write 0x8E16 = 0x00 (offset=0x0E16, A=0x00)
[VRAM] Write 0x8E15 = 0x00 (offset=0x0E15, A=0x00)
[VRAM] Write 0x8E14 = 0x00 (offset=0x0E14, A=0x00)
[VRAM] Write 0x8E13 = 0x00 (offset=0x0E13, A=0x00)
[VRAM] Write 0x8E12 = 0x00 (offset=0x0E12, A=0x00)
[VRAM] Write 0x8E11 = 0x00 (offset=0x0E11, A=0x00)
[VRAM] Write 0x8E10 = 0x00 (offset=0x0E10, A=0x00)
[VRAM] Write 0x8E0F = 0x00 (offset=0x0E0F, A=0x00)
[VRAM] Write 0x8E0E = 0x00 (offset=0x0E0E, A=0x00)
[VRAM] Write 0x8E0D = 0x00 (offset=0x0E0D, A=0x00)
[VRAM] Write 0x8E0C = 0x00 (offset=0x0E0C, A=0x00)
[VRAM] Write 0x8E0B = 0x00 (offset=0x0E0B, A=0x00)
[VRAM] Write 0x8E0A = 0x00 (offset=0x0E0A, A=0x00)
[VRAM] Write 0x8E09 = 0x00 (offset=0x0E09, A=0x00)
[VRAM] Write 0x8E08 = 0x00 (offset=0x0E08, A=0x00)
[VRAM] Write 0x8E07 = 0x00 (offset=0x0E07, A=0x00)
[VRAM] Write 0x8E06 = 0x00 (offset=0x0E06, A=0x00)
[VRAM] Write 0x8E05 = 0x00 (offset=0x0E05, A=0x00)
[VRAM] Write 0x8E04 = 0x00 (offset=0x0E04, A=0x00)
[VRAM] Write 0x8E03 = 0x00 (offset=0x0E03, A=0x00)
[VRAM] Write 0x8E02 = 0x00 (offset=0x0E02, A=0x00)
[VRAM] Write 0x8E01 = 0x00 (offset=0x0E01, A=0x00)
[VRAM] Write 0x8E00 = 0x00 (offset=0x0E00, A=0x00)
[VRAM] Write 0x8DFF = 0x00 (offset=0x0DFF, A=0x00)
[VRAM] Write 0x8DFE = 0x00 (offset=0x0DFE, A=0x00)
[VRAM] Write 0x8DFD = 0x00 (offset=0x0DFD, A=0x00)
[VRAM] Write 0x8DFC = 0x00 (offset=0x0DFC, A=0x00)
[VRAM] Write 0x8DFB = 0x00 (offset=0x0DFB, A=0x00)
[VRAM] Write 0x8DFA = 0x00 (offset=0x0DFA, A=0x00)
[VRAM] Write 0x8DF9 = 0x00 (offset=0x0DF9, A=0x00)
[VRAM] Write 0x8DF8 = 0x00 (offset=0x0DF8, A=0x00)
[VRAM] Write 0x8DF7 = 0x00 (offset=0x0DF7, A=0x00)
[VRAM] Write 0x8DF6 = 0x00 (offset=0x0DF6, A=0x00)
[VRAM] Write 0x8DF5 = 0x00 (offset=0x0DF5, A=0x00)
[VRAM] Write 0x8DF4 = 0x00 (offset=0x0DF4, A=0x00)
[VRAM] Write 0x8DF3 = 0x00 (offset=0x0DF3, A=0x00)
[VRAM] Write 0x8DF2 = 0x00 (offset=0x0DF2, A=0x00)
[VRAM] Write 0x8DF1 = 0x00 (offset=0x0DF1, A=0x00)
[VRAM] Write 0x8DF0 = 0x00 (offset=0x0DF0, A=0x00)
[VRAM] Write 0x8DEF = 0x00 (offset=0x0DEF, A=0x00)
[VRAM] Write 0x8DEE = 0x00 (offset=0x0DEE, A=0x00)
[VRAM] Write 0x8DED = 0x00 (offset=0x0DED, A=0x00)
[VRAM] Write 0x8DEC = 0x00 (offset=0x0DEC, A=0x00)
[VRAM] Write 0x8DEB = 0x00 (offset=0x0DEB, A=0x00)
[VRAM] Write 0x8DEA = 0x00 (offset=0x0DEA, A=0x00)
[VRAM] Write 0x8DE9 = 0x00 (offset=0x0DE9, A=0x00)
[VRAM] Write 0x8DE8 = 0x00 (offset=0x0DE8, A=0x00)
[VRAM] Write 0x8DE7 = 0x00 (offset=0x0DE7, A=0x00)
[VRAM] Write 0x8DE6 = 0x00 (offset=0x0DE6, A=0x00)
[VRAM] Write 0x8DE5 = 0x00 (offset=0x0DE5, A=0x00)
[VRAM] Write 0x8DE4 = 0x00 (offset=0x0DE4, A=0x00)
[VRAM] Write 0x8DE3 = 0x00 (offset=0x0DE3, A=0x00)
[VRAM] Write 0x8DE2 = 0x00 (offset=0x0DE2, A=0x00)
[VRAM] Write 0x8DE1 = 0x00 (offset=0x0DE1, A=0x00)
[VRAM] Write 0x8DE0 = 0x00 (offset=0x0DE0, A=0x00)
[VRAM] Write 0x8DDF = 0x00 (offset=0x0DDF, A=0x00)
[VRAM] Write 0x8DDE = 0x00 (offset=0x0DDE, A=0x00)
[VRAM] Write 0x8DDD = 0x00 (offset=0x0DDD, A=0x00)
[VRAM] Write 0x8DDC = 0x00 (offset=0x0DDC, A=0x00)
[VRAM] Write 0x8DDB = 0x00 (offset=0x0DDB, A=0x00)
[VRAM] Write 0x8DDA = 0x00 (offset=0x0DDA, A=0x00)
[VRAM] Write 0x8DD9 = 0x00 (offset=0x0DD9, A=0x00)
[VRAM] Write 0x8DD8 = 0x00 (offset=0x0DD8, A=0x00)
[VRAM] Write 0x8DD7 = 0x00 (offset=0x0DD7, A=0x00)
[VRAM] Write 0x8DD6 = 0x00 (offset=0x0DD6, A=0x00)
[VRAM] Write 0x8DD5 = 0x00 (offset=0x0DD5, A=0x00)
[VRAM] Write 0x8DD4 = 0x00 (offset=0x0DD4, A=0x00)
[VRAM] Write 0x8DD3 = 0x00 (offset=0x0DD3, A=0x00)
[VRAM] Write 0x8DD2 = 0x00 (offset=0x0DD2, A=0x00)
[VRAM] Write 0x8DD1 = 0x00 (offset=0x0DD1, A=0x00)
[VRAM] Write 0x8DD0 = 0x00 (offset=0x0DD0, A=0x00)
[VRAM] Write 0x8DCF = 0x00 (offset=0x0DCF, A=0x00)
[VRAM] Write 0x8DCE = 0x00 (offset=0x0DCE, A=0x00)
[VRAM] Write 0x8DCD = 0x00 (offset=0x0DCD, A=0x00)
[VRAM] Write 0x8DCC = 0x00 (offset=0x0DCC, A=0x00)
[VRAM] Write 0x8DCB = 0x00 (offset=0x0DCB, A=0x00)
[VRAM] Write 0x8DCA = 0x00 (offset=0x0DCA, A=0x00)
[VRAM] Write 0x8DC9 = 0x00 (offset=0x0DC9, A=0x00)
[VRAM] Write 0x8DC8 = 0x00 (offset=0x0DC8, A=0x00)
[VRAM] Write 0x8DC7 = 0x00 (offset=0x0DC7, A=0x00)
[VRAM] Write 0x8DC6 = 0x00 (offset=0x0DC6, A=0x00)
[VRAM] Write 0x8DC5 = 0x00 (offset=0x0DC5, A=0x00)
[VRAM] Write 0x8DC4 = 0x00 (offset=0x0DC4, A=0x00)
[VRAM] Write 0x8DC3 = 0x00 (offset=0x0DC3, A=0x00)
[VRAM] Write 0x8DC2 = 0x00 (offset=0x0DC2, A=0x00)
[VRAM] Write 0x8DC1 = 0x00 (offset=0x0DC1, A=0x00)
[VRAM] Write 0x8DC0 = 0x00 (offset=0x0DC0, A=0x00)
[VRAM] Write 0x8DBF = 0x00 (offset=0x0DBF, A=0x00)
[VRAM] Write 0x8DBE = 0x00 (offset=0x0DBE, A=0x00)
[VRAM] Write 0x8DBD = 0x00 (offset=0x0DBD, A=0x00)
[VRAM] Write 0x8DBC = 0x00 (offset=0x0DBC, A=0x00)
[VRAM] Write 0x8DBB = 0x00 (offset=0x0DBB, A=0x00)
[VRAM] Write 0x8DBA = 0x00 (offset=0x0DBA, A=0x00)
[VRAM] Write 0x8DB9 = 0x00 (offset=0x0DB9, A=0x00)
[VRAM] Write 0x8DB8 = 0x00 (offset=0x0DB8, A=0x00)
[VRAM] Write 0x8DB7 = 0x00 (offset=0x0DB7, A=0x00)
[VRAM] Write 0x8DB6 = 0x00 (offset=0x0DB6, A=0x00)
[VRAM] Write 0x8DB5 = 0x00 (offset=0x0DB5, A=0x00)
[VRAM] Write 0x8DB4 = 0x00 (offset=0x0DB4, A=0x00)
[VRAM] Write 0x8DB3 = 0x00 (offset=0x0DB3, A=0x00)
[VRAM] Write 0x8DB2 = 0x00 (offset=0x0DB2, A=0x00)
[VRAM] Write 0x8DB1 = 0x00 (offset=0x0DB1, A=0x00)
[VRAM] Write 0x8DB0 = 0x00 (offset=0x0DB0, A=0x00)
[VRAM] Write 0x8DAF = 0x00 (offset=0x0DAF, A=0x00)
[VRAM] Write 0x8DAE = 0x00 (offset=0x0DAE, A=0x00)
[VRAM] Write 0x8DAD = 0x00 (offset=0x0DAD, A=0x00)
[VRAM] Write 0x8DAC = 0x00 (offset=0x0DAC, A=0x00)
[VRAM] Write 0x8DAB = 0x00 (offset=0x0DAB, A=0x00)
[VRAM] Write 0x8DAA = 0x00 (offset=0x0DAA, A=0x00)
[VRAM] Write 0x8DA9 = 0x00 (offset=0x0DA9, A=0x00)
[VRAM] Write 0x8DA8 = 0x00 (offset=0x0DA8, A=0x00)
[VRAM] Write 0x8DA7 = 0x00 (offset=0x0DA7, A=0x00)
[VRAM] Write 0x8DA6 = 0x00 (offset=0x0DA6, A=0x00)
[VRAM] Write 0x8DA5 = 0x00 (offset=0x0DA5, A=0x00)
[VRAM] Write 0x8DA4 = 0x00 (offset=0x0DA4, A=0x00)
[VRAM] Write 0x8DA3 = 0x00 (offset=0x0DA3, A=0x00)
[VRAM] Write 0x8DA2 = 0x00 (offset=0x0DA2, A=0x00)
[VRAM] Write 0x8DA1 = 0x00 (offset=0x0DA1, A=0x00)
[VRAM] Write 0x8DA0 = 0x00 (offset=0x0DA0, A=0x00)
[VRAM] Write 0x8D9F = 0x00 (offset=0x0D9F, A=0x00)
[VRAM] Write 0x8D9E = 0x00 (offset=0x0D9E, A=0x00)
[VRAM] Write 0x8D9D = 0x00 (offset=0x0D9D, A=0x00)
[VRAM] Write 0x8D9C = 0x00 (offset=0x0D9C, A=0x00)
[VRAM] Write 0x8D9B = 0x00 (offset=0x0D9B, A=0x00)
[VRAM] Write 0x8D9A = 0x00 (offset=0x0D9A, A=0x00)
[VRAM] Write 0x8D99 = 0x00 (offset=0x0D99, A=0x00)
[VRAM] Write 0x8D98 = 0x00 (offset=0x0D98, A=0x00)
[VRAM] Write 0x8D97 = 0x00 (offset=0x0D97, A=0x00)
[VRAM] Write 0x8D96 = 0x00 (offset=0x0D96, A=0x00)
[VRAM] Write 0x8D95 = 0x00 (offset=0x0D95, A=0x00)
[VRAM] Write 0x8D94 = 0x00 (offset=0x0D94, A=0x00)
[VRAM] Write 0x8D93 = 0x00 (offset=0x0D93, A=0x00)
[VRAM] Write 0x8D92 = 0x00 (offset=0x0D92, A=0x00)
[VRAM] Write 0x8D91 = 0x00 (offset=0x0D91, A=0x00)
[VRAM] Write 0x8D90 = 0x00 (offset=0x0D90, A=0x00)
[VRAM] Write 0x8D8F = 0x00 (offset=0x0D8F, A=0x00)
[VRAM] Write 0x8D8E = 0x00 (offset=0x0D8E, A=0x00)
[VRAM] Write 0x8D8D = 0x00 (offset=0x0D8D, A=0x00)
[VRAM] Write 0x8D8C = 0x00 (offset=0x0D8C, A=0x00)
[VRAM] Write 0x8D8B = 0x00 (offset=0x0D8B, A=0x00)
[VRAM] Write 0x8D8A = 0x00 (offset=0x0D8A, A=0x00)
[VRAM] Write 0x8D89 = 0x00 (offset=0x0D89, A=0x00)
[VRAM] Write 0x8D88 = 0x00 (offset=0x0D88, A=0x00)
[VRAM] Write 0x8D87 = 0x00 (offset=0x0D87, A=0x00)
[VRAM] Write 0x8D86 = 0x00 (offset=0x0D86, A=0x00)
[VRAM] Write 0x8D85 = 0x00 (offset=0x0D85, A=0x00)
[VRAM] Write 0x8D84 = 0x00 (offset=0x0D84, A=0x00)
[VRAM] Write 0x8D83 = 0x00 (offset=0x0D83, A=0x00)
[VRAM] Write 0x8D82 = 0x00 (offset=0x0D82, A=0x00)
[VRAM] Write 0x8D81 = 0x00 (offset=0x0D81, A=0x00)
[VRAM] Write 0x8D80 = 0x00 (offset=0x0D80, A=0x00)
[VRAM] Write 0x8D7F = 0x00 (offset=0x0D7F, A=0x00)
[VRAM] Write 0x8D7E = 0x00 (offset=0x0D7E, A=0x00)
[VRAM] Write 0x8D7D = 0x00 (offset=0x0D7D, A=0x00)
[VRAM] Write 0x8D7C = 0x00 (offset=0x0D7C, A=0x00)
[VRAM] Write 0x8D7B = 0x00 (offset=0x0D7B, A=0x00)
[VRAM] Write 0x8D7A = 0x00 (offset=0x0D7A, A=0x00)
[VRAM] Write 0x8D79 = 0x00 (offset=0x0D79, A=0x00)
[VRAM] Write 0x8D78 = 0x00 (offset=0x0D78, A=0x00)
[VRAM] Write 0x8D77 = 0x00 (offset=0x0D77, A=0x00)
[VRAM] Write 0x8D76 = 0x00 (offset=0x0D76, A=0x00)
[VRAM] Write 0x8D75 = 0x00 (offset=0x0D75, A=0x00)
[VRAM] Write 0x8D74 = 0x00 (offset=0x0D74, A=0x00)
[VRAM] Write 0x8D73 = 0x00 (offset=0x0D73, A=0x00)
[VRAM] Write 0x8D72 = 0x00 (offset=0x0D72, A=0x00)
[VRAM] Write 0x8D71 = 0x00 (offset=0x0D71, A=0x00)
[VRAM] Write 0x8D70 = 0x00 (offset=0x0D70, A=0x00)
[VRAM] Write 0x8D6F = 0x00 (offset=0x0D6F, A=0x00)
[VRAM] Write 0x8D6E = 0x00 (offset=0x0D6E, A=0x00)
[VRAM] Write 0x8D6D = 0x00 (offset=0x0D6D, A=0x00)
[VRAM] Write 0x8D6C = 0x00 (offset=0x0D6C, A=0x00)
[VRAM] Write 0x8D6B = 0x00 (offset=0x0D6B, A=0x00)
[VRAM] Write 0x8D6A = 0x00 (offset=0x0D6A, A=0x00)
[VRAM] Write 0x8D69 = 0x00 (offset=0x0D69, A=0x00)
[VRAM] Write 0x8D68 = 0x00 (offset=0x0D68, A=0x00)
[VRAM] Write 0x8D67 = 0x00 (offset=0x0D67, A=0x00)
[VRAM] Write 0x8D66 = 0x00 (offset=0x0D66, A=0x00)
[VRAM] Write 0x8D65 = 0x00 (offset=0x0D65, A=0x00)
[VRAM] Write 0x8D64 = 0x00 (offset=0x0D64, A=0x00)
[VRAM] Write 0x8D63 = 0x00 (offset=0x0D63, A=0x00)
[VRAM] Write 0x8D62 = 0x00 (offset=0x0D62, A=0x00)
[VRAM] Write 0x8D61 = 0x00 (offset=0x0D61, A=0x00)
[VRAM] Write 0x8D60 = 0x00 (offset=0x0D60, A=0x00)
[VRAM] Write 0x8D5F = 0x00 (offset=0x0D5F, A=0x00)
[VRAM] Write 0x8D5E = 0x00 (offset=0x0D5E, A=0x00)
[VRAM] Write 0x8D5D = 0x00 (offset=0x0D5D, A=0x00)
[VRAM] Write 0x8D5C = 0x00 (offset=0x0D5C, A=0x00)
[VRAM] Write 0x8D5B = 0x00 (offset=0x0D5B, A=0x00)
[VRAM] Write 0x8D5A = 0x00 (offset=0x0D5A, A=0x00)
[VRAM] Write 0x8D59 = 0x00 (offset=0x0D59, A=0x00)
[VRAM] Write 0x8D58 = 0x00 (offset=0x0D58, A=0x00)
[VRAM] Write 0x8D57 = 0x00 (offset=0x0D57, A=0x00)
[VRAM] Write 0x8D56 = 0x00 (offset=0x0D56, A=0x00)
[VRAM] Write 0x8D55 = 0x00 (offset=0x0D55, A=0x00)
[VRAM] Write 0x8D54 = 0x00 (offset=0x0D54, A=0x00)
[VRAM] Write 0x8D53 = 0x00 (offset=0x0D53, A=0x00)
[VRAM] Write 0x8D52 = 0x00 (offset=0x0D52, A=0x00)
[VRAM] Write 0x8D51 = 0x00 (offset=0x0D51, A=0x00)
[VRAM] Write 0x8D50 = 0x00 (offset=0x0D50, A=0x00)
[VRAM] Write 0x8D4F = 0x00 (offset=0x0D4F, A=0x00)
[VRAM] Write 0x8D4E = 0x00 (offset=0x0D4E, A=0x00)
[VRAM] Write 0x8D4D = 0x00 (offset=0x0D4D, A=0x00)
[VRAM] Write 0x8D4C = 0x00 (offset=0x0D4C, A=0x00)
[VRAM] Write 0x8D4B = 0x00 (offset=0x0D4B, A=0x00)
[VRAM] Write 0x8D4A = 0x00 (offset=0x0D4A, A=0x00)
[VRAM] Write 0x8D49 = 0x00 (offset=0x0D49, A=0x00)
[VRAM] Write 0x8D48 = 0x00 (offset=0x0D48, A=0x00)
[VRAM] Write 0x8D47 = 0x00 (offset=0x0D47, A=0x00)
[VRAM] Write 0x8D46 = 0x00 (offset=0x0D46, A=0x00)
[VRAM] Write 0x8D45 = 0x00 (offset=0x0D45, A=0x00)
[VRAM] Write 0x8D44 = 0x00 (offset=0x0D44, A=0x00)
[VRAM] Write 0x8D43 = 0x00 (offset=0x0D43, A=0x00)
[VRAM] Write 0x8D42 = 0x00 (offset=0x0D42, A=0x00)
[VRAM] Write 0x8D41 = 0x00 (offset=0x0D41, A=0x00)
[VRAM] Write 0x8D40 = 0x00 (offset=0x0D40, A=0x00)
[VRAM] Write 0x8D3F = 0x00 (offset=0x0D3F, A=0x00)
[VRAM] Write 0x8D3E = 0x00 (offset=0x0D3E, A=0x00)
[VRAM] Write 0x8D3D = 0x00 (offset=0x0D3D, A=0x00)
[VRAM] Write 0x8D3C = 0x00 (offset=0x0D3C, A=0x00)
[VRAM] Write 0x8D3B = 0x00 (offset=0x0D3B, A=0x00)
[VRAM] Write 0x8D3A = 0x00 (offset=0x0D3A, A=0x00)
[VRAM] Write 0x8D39 = 0x00 (offset=0x0D39, A=0x00)
[VRAM] Write 0x8D38 = 0x00 (offset=0x0D38, A=0x00)
[VRAM] Write 0x8D37 = 0x00 (offset=0x0D37, A=0x00)
[VRAM] Write 0x8D36 = 0x00 (offset=0x0D36, A=0x00)
[VRAM] Write 0x8D35 = 0x00 (offset=0x0D35, A=0x00)
[VRAM] Write 0x8D34 = 0x00 (offset=0x0D34, A=0x00)
[VRAM] Write 0x8D33 = 0x00 (offset=0x0D33, A=0x00)
[VRAM] Write 0x8D32 = 0x00 (offset=0x0D32, A=0x00)
[VRAM] Write 0x8D31 = 0x00 (offset=0x0D31, A=0x00)
[VRAM] Write 0x8D30 = 0x00 (offset=0x0D30, A=0x00)
[VRAM] Write 0x8D2F = 0x00 (offset=0x0D2F, A=0x00)
[VRAM] Write 0x8D2E = 0x00 (offset=0x0D2E, A=0x00)
[VRAM] Write 0x8D2D = 0x00 (offset=0x0D2D, A=0x00)
[VRAM] Write 0x8D2C = 0x00 (offset=0x0D2C, A=0x00)
[VRAM] Write 0x8D2B = 0x00 (offset=0x0D2B, A=0x00)
[VRAM] Write 0x8D2A = 0x00 (offset=0x0D2A, A=0x00)
[VRAM] Write 0x8D29 = 0x00 (offset=0x0D29, A=0x00)
[VRAM] Write 0x8D28 = 0x00 (offset=0x0D28, A=0x00)
[VRAM] Write 0x8D27 = 0x00 (offset=0x0D27, A=0x00)
[VRAM] Write 0x8D26 = 0x00 (offset=0x0D26, A=0x00)
[VRAM] Write 0x8D25 = 0x00 (offset=0x0D25, A=0x00)
[VRAM] Write 0x8D24 = 0x00 (offset=0x0D24, A=0x00)
[VRAM] Write 0x8D23 = 0x00 (offset=0x0D23, A=0x00)
[VRAM] Write 0x8D22 = 0x00 (offset=0x0D22, A=0x00)
[VRAM] Write 0x8D21 = 0x00 (offset=0x0D21, A=0x00)
[VRAM] Write 0x8D20 = 0x00 (offset=0x0D20, A=0x00)
[VRAM] Write 0x8D1F = 0x00 (offset=0x0D1F, A=0x00)
[VRAM] Write 0x8D1E = 0x00 (offset=0x0D1E, A=0x00)
[VRAM] Write 0x8D1D = 0x00 (offset=0x0D1D, A=0x00)
[VRAM] Write 0x8D1C = 0x00 (offset=0x0D1C, A=0x00)
[VRAM] Write 0x8D1B = 0x00 (offset=0x0D1B, A=0x00)
[VRAM] Write 0x8D1A = 0x00 (offset=0x0D1A, A=0x00)
[VRAM] Write 0x8D19 = 0x00 (offset=0x0D19, A=0x00)
[VRAM] Write 0x8D18 = 0x00 (offset=0x0D18, A=0x00)
[VRAM] Write 0x8D17 = 0x00 (offset=0x0D17, A=0x00)
[VRAM] Write 0x8D16 = 0x00 (offset=0x0D16, A=0x00)
[VRAM] Write 0x8D15 = 0x00 (offset=0x0D15, A=0x00)
[VRAM] Write 0x8D14 = 0x00 (offset=0x0D14, A=0x00)
[VRAM] Write 0x8D13 = 0x00 (offset=0x0D13, A=0x00)
[VRAM] Write 0x8D12 = 0x00 (offset=0x0D12, A=0x00)
[VRAM] Write 0x8D11 = 0x00 (offset=0x0D11, A=0x00)
[VRAM] Write 0x8D10 = 0x00 (offset=0x0D10, A=0x00)
[VRAM] Write 0x8D0F = 0x00 (offset=0x0D0F, A=0x00)
[VRAM] Write 0x8D0E = 0x00 (offset=0x0D0E, A=0x00)
[VRAM] Write 0x8D0D = 0x00 (offset=0x0D0D, A=0x00)
[VRAM] Write 0x8D0C = 0x00 (offset=0x0D0C, A=0x00)
[VRAM] Write 0x8D0B = 0x00 (offset=0x0D0B, A=0x00)
[VRAM] Write 0x8D0A = 0x00 (offset=0x0D0A, A=0x00)
[VRAM] Write 0x8D09 = 0x00 (offset=0x0D09, A=0x00)
[VRAM] Write 0x8D08 = 0x00 (offset=0x0D08, A=0x00)
[VRAM] Write 0x8D07 = 0x00 (offset=0x0D07, A=0x00)
[VRAM] Write 0x8D06 = 0x00 (offset=0x0D06, A=0x00)
[VRAM] Write 0x8D05 = 0x00 (offset=0x0D05, A=0x00)
[VRAM] Write 0x8D04 = 0x00 (offset=0x0D04, A=0x00)
[VRAM] Write 0x8D03 = 0x00 (offset=0x0D03, A=0x00)
[VRAM] Write 0x8D02 = 0x00 (offset=0x0D02, A=0x00)
[VRAM] Write 0x8D01 = 0x00 (offset=0x0D01, A=0x00)
[VRAM] Write 0x8D00 = 0x00 (offset=0x0D00, A=0x00)
[VRAM] Write 0x8CFF = 0x00 (offset=0x0CFF, A=0x00)
[VRAM] Write 0x8CFE = 0x00 (offset=0x0CFE, A=0x00)
[VRAM] Write 0x8CFD = 0x00 (offset=0x0CFD, A=0x00)
[VRAM] Write 0x8CFC = 0x00 (offset=0x0CFC, A=0x00)
[VRAM] Write 0x8CFB = 0x00 (offset=0x0CFB, A=0x00)
[VRAM] Write 0x8CFA = 0x00 (offset=0x0CFA, A=0x00)
[VRAM] Write 0x8CF9 = 0x00 (offset=0x0CF9, A=0x00)
[VRAM] Write 0x8CF8 = 0x00 (offset=0x0CF8, A=0x00)
[VRAM] Write 0x8CF7 = 0x00 (offset=0x0CF7, A=0x00)
[VRAM] Write 0x8CF6 = 0x00 (offset=0x0CF6, A=0x00)
[VRAM] Write 0x8CF5 = 0x00 (offset=0x0CF5, A=0x00)
[VRAM] Write 0x8CF4 = 0x00 (offset=0x0CF4, A=0x00)
[VRAM] Write 0x8CF3 = 0x00 (offset=0x0CF3, A=0x00)
[VRAM] Write 0x8CF2 = 0x00 (offset=0x0CF2, A=0x00)
[VRAM] Write 0x8CF1 = 0x00 (offset=0x0CF1, A=0x00)
[VRAM] Write 0x8CF0 = 0x00 (offset=0x0CF0, A=0x00)
[VRAM] Write 0x8CEF = 0x00 (offset=0x0CEF, A=0x00)
[VRAM] Write 0x8CEE = 0x00 (offset=0x0CEE, A=0x00)
[VRAM] Write 0x8CED = 0x00 (offset=0x0CED, A=0x00)
[VRAM] Write 0x8CEC = 0x00 (offset=0x0CEC, A=0x00)
[VRAM] Write 0x8CEB = 0x00 (offset=0x0CEB, A=0x00)
[VRAM] Write 0x8CEA = 0x00 (offset=0x0CEA, A=0x00)
[VRAM] Write 0x8CE9 = 0x00 (offset=0x0CE9, A=0x00)
[VRAM] Write 0x8CE8 = 0x00 (offset=0x0CE8, A=0x00)
[VRAM] Write 0x8CE7 = 0x00 (offset=0x0CE7, A=0x00)
[VRAM] Write 0x8CE6 = 0x00 (offset=0x0CE6, A=0x00)
[VRAM] Write 0x8CE5 = 0x00 (offset=0x0CE5, A=0x00)
[VRAM] Write 0x8CE4 = 0x00 (offset=0x0CE4, A=0x00)
[VRAM] Write 0x8CE3 = 0x00 (offset=0x0CE3, A=0x00)
[VRAM] Write 0x8CE2 = 0x00 (offset=0x0CE2, A=0x00)
[VRAM] Write 0x8CE1 = 0x00 (offset=0x0CE1, A=0x00)
[VRAM] Write 0x8CE0 = 0x00 (offset=0x0CE0, A=0x00)
[VRAM] Write 0x8CDF = 0x00 (offset=0x0CDF, A=0x00)
[VRAM] Write 0x8CDE = 0x00 (offset=0x0CDE, A=0x00)
[VRAM] Write 0x8CDD = 0x00 (offset=0x0CDD, A=0x00)
[VRAM] Write 0x8CDC = 0x00 (offset=0x0CDC, A=0x00)
[VRAM] Write 0x8CDB = 0x00 (offset=0x0CDB, A=0x00)
[VRAM] Write 0x8CDA = 0x00 (offset=0x0CDA, A=0x00)
[VRAM] Write 0x8CD9 = 0x00 (offset=0x0CD9, A=0x00)
[VRAM] Write 0x8CD8 = 0x00 (offset=0x0CD8, A=0x00)
[VRAM] Write 0x8CD7 = 0x00 (offset=0x0CD7, A=0x00)
[VRAM] Write 0x8CD6 = 0x00 (offset=0x0CD6, A=0x00)
[VRAM] Write 0x8CD5 = 0x00 (offset=0x0CD5, A=0x00)
[VRAM] Write 0x8CD4 = 0x00 (offset=0x0CD4, A=0x00)
[VRAM] Write 0x8CD3 = 0x00 (offset=0x0CD3, A=0x00)
[VRAM] Write 0x8CD2 = 0x00 (offset=0x0CD2, A=0x00)
[VRAM] Write 0x8CD1 = 0x00 (offset=0x0CD1, A=0x00)
[VRAM] Write 0x8CD0 = 0x00 (offset=0x0CD0, A=0x00)
[VRAM] Write 0x8CCF = 0x00 (offset=0x0CCF, A=0x00)
[VRAM] Write 0x8CCE = 0x00 (offset=0x0CCE, A=0x00)
[VRAM] Write 0x8CCD = 0x00 (offset=0x0CCD, A=0x00)
[VRAM] Write 0x8CCC = 0x00 (offset=0x0CCC, A=0x00)
[VRAM] Write 0x8CCB = 0x00 (offset=0x0CCB, A=0x00)
[VRAM] Write 0x8CCA = 0x00 (offset=0x0CCA, A=0x00)
[VRAM] Write 0x8CC9 = 0x00 (offset=0x0CC9, A=0x00)
[VRAM] Write 0x8CC8 = 0x00 (offset=0x0CC8, A=0x00)
[VRAM] Write 0x8CC7 = 0x00 (offset=0x0CC7, A=0x00)
[VRAM] Write 0x8CC6 = 0x00 (offset=0x0CC6, A=0x00)
[VRAM] Write 0x8CC5 = 0x00 (offset=0x0CC5, A=0x00)
[VRAM] Write 0x8CC4 = 0x00 (offset=0x0CC4, A=0x00)
[VRAM] Write 0x8CC3 = 0x00 (offset=0x0CC3, A=0x00)
[VRAM] Write 0x8CC2 = 0x00 (offset=0x0CC2, A=0x00)
[VRAM] Write 0x8CC1 = 0x00 (offset=0x0CC1, A=0x00)
[VRAM] Write 0x8CC0 = 0x00 (offset=0x0CC0, A=0x00)
[VRAM] Write 0x8CBF = 0x00 (offset=0x0CBF, A=0x00)
[VRAM] Write 0x8CBE = 0x00 (offset=0x0CBE, A=0x00)
[VRAM] Write 0x8CBD = 0x00 (offset=0x0CBD, A=0x00)
[VRAM] Write 0x8CBC = 0x00 (offset=0x0CBC, A=0x00)
[VRAM] Write 0x8CBB = 0x00 (offset=0x0CBB, A=0x00)
[VRAM] Write 0x8CBA = 0x00 (offset=0x0CBA, A=0x00)
[VRAM] Write 0x8CB9 = 0x00 (offset=0x0CB9, A=0x00)
[VRAM] Write 0x8CB8 = 0x00 (offset=0x0CB8, A=0x00)
[VRAM] Write 0x8CB7 = 0x00 (offset=0x0CB7, A=0x00)
[VRAM] Write 0x8CB6 = 0x00 (offset=0x0CB6, A=0x00)
[VRAM] Write 0x8CB5 = 0x00 (offset=0x0CB5, A=0x00)
[VRAM] Write 0x8CB4 = 0x00 (offset=0x0CB4, A=0x00)
[VRAM] Write 0x8CB3 = 0x00 (offset=0x0CB3, A=0x00)
[VRAM] Write 0x8CB2 = 0x00 (offset=0x0CB2, A=0x00)
[VRAM] Write 0x8CB1 = 0x00 (offset=0x0CB1, A=0x00)
[VRAM] Write 0x8CB0 = 0x00 (offset=0x0CB0, A=0x00)
[VRAM] Write 0x8CAF = 0x00 (offset=0x0CAF, A=0x00)
[VRAM] Write 0x8CAE = 0x00 (offset=0x0CAE, A=0x00)
[VRAM] Write 0x8CAD = 0x00 (offset=0x0CAD, A=0x00)
[VRAM] Write 0x8CAC = 0x00 (offset=0x0CAC, A=0x00)
[VRAM] Write 0x8CAB = 0x00 (offset=0x0CAB, A=0x00)
[VRAM] Write 0x8CAA = 0x00 (offset=0x0CAA, A=0x00)
[VRAM] Write 0x8CA9 = 0x00 (offset=0x0CA9, A=0x00)
[VRAM] Write 0x8CA8 = 0x00 (offset=0x0CA8, A=0x00)
[VRAM] Write 0x8CA7 = 0x00 (offset=0x0CA7, A=0x00)
[VRAM] Write 0x8CA6 = 0x00 (offset=0x0CA6, A=0x00)
[VRAM] Write 0x8CA5 = 0x00 (offset=0x0CA5, A=0x00)
[VRAM] Write 0x8CA4 = 0x00 (offset=0x0CA4, A=0x00)
[VRAM] Write 0x8CA3 = 0x00 (offset=0x0CA3, A=0x00)
[VRAM] Write 0x8CA2 = 0x00 (offset=0x0CA2, A=0x00)
[VRAM] Write 0x8CA1 = 0x00 (offset=0x0CA1, A=0x00)
[VRAM] Write 0x8CA0 = 0x00 (offset=0x0CA0, A=0x00)
[VRAM] Write 0x8C9F = 0x00 (offset=0x0C9F, A=0x00)
[VRAM] Write 0x8C9E = 0x00 (offset=0x0C9E, A=0x00)
[VRAM] Write 0x8C9D = 0x00 (offset=0x0C9D, A=0x00)
[VRAM] Write 0x8C9C = 0x00 (offset=0x0C9C, A=0x00)
[VRAM] Write 0x8C9B = 0x00 (offset=0x0C9B, A=0x00)
[VRAM] Write 0x8C9A = 0x00 (offset=0x0C9A, A=0x00)
[VRAM] Write 0x8C99 = 0x00 (offset=0x0C99, A=0x00)
[VRAM] Write 0x8C98 = 0x00 (offset=0x0C98, A=0x00)
[VRAM] Write 0x8C97 = 0x00 (offset=0x0C97, A=0x00)
[VRAM] Write 0x8C96 = 0x00 (offset=0x0C96, A=0x00)
[VRAM] Write 0x8C95 = 0x00 (offset=0x0C95, A=0x00)
[VRAM] Write 0x8C94 = 0x00 (offset=0x0C94, A=0x00)
[VRAM] Write 0x8C93 = 0x00 (offset=0x0C93, A=0x00)
[VRAM] Write 0x8C92 = 0x00 (offset=0x0C92, A=0x00)
[VRAM] Write 0x8C91 = 0x00 (offset=0x0C91, A=0x00)
[VRAM] Write 0x8C90 = 0x00 (offset=0x0C90, A=0x00)
[VRAM] Write 0x8C8F = 0x00 (offset=0x0C8F, A=0x00)
[VRAM] Write 0x8C8E = 0x00 (offset=0x0C8E, A=0x00)
[VRAM] Write 0x8C8D = 0x00 (offset=0x0C8D, A=0x00)
[VRAM] Write 0x8C8C = 0x00 (offset=0x0C8C, A=0x00)
[VRAM] Write 0x8C8B = 0x00 (offset=0x0C8B, A=0x00)
[VRAM] Write 0x8C8A = 0x00 (offset=0x0C8A, A=0x00)
[VRAM] Write 0x8C89 = 0x00 (offset=0x0C89, A=0x00)
[VRAM] Write 0x8C88 = 0x00 (offset=0x0C88, A=0x00)
[VRAM] Write 0x8C87 = 0x00 (offset=0x0C87, A=0x00)
[VRAM] Write 0x8C86 = 0x00 (offset=0x0C86, A=0x00)
[VRAM] Write 0x8C85 = 0x00 (offset=0x0C85, A=0x00)
[VRAM] Write 0x8C84 = 0x00 (offset=0x0C84, A=0x00)
[VRAM] Write 0x8C83 = 0x00 (offset=0x0C83, A=0x00)
[VRAM] Write 0x8C82 = 0x00 (offset=0x0C82, A=0x00)
[VRAM] Write 0x8C81 = 0x00 (offset=0x0C81, A=0x00)
[VRAM] Write 0x8C80 = 0x00 (offset=0x0C80, A=0x00)
[VRAM] Write 0x8C7F = 0x00 (offset=0x0C7F, A=0x00)
[VRAM] Write 0x8C7E = 0x00 (offset=0x0C7E, A=0x00)
[VRAM] Write 0x8C7D = 0x00 (offset=0x0C7D, A=0x00)
[VRAM] Write 0x8C7C = 0x00 (offset=0x0C7C, A=0x00)
[VRAM] Write 0x8C7B = 0x00 (offset=0x0C7B, A=0x00)
[VRAM] Write 0x8C7A = 0x00 (offset=0x0C7A, A=0x00)
[VRAM] Write 0x8C79 = 0x00 (offset=0x0C79, A=0x00)
[VRAM] Write 0x8C78 = 0x00 (offset=0x0C78, A=0x00)
[VRAM] Write 0x8C77 = 0x00 (offset=0x0C77, A=0x00)
[VRAM] Write 0x8C76 = 0x00 (offset=0x0C76, A=0x00)
[VRAM] Write 0x8C75 = 0x00 (offset=0x0C75, A=0x00)
[VRAM] Write 0x8C74 = 0x00 (offset=0x0C74, A=0x00)
[VRAM] Write 0x8C73 = 0x00 (offset=0x0C73, A=0x00)
[VRAM] Write 0x8C72 = 0x00 (offset=0x0C72, A=0x00)
[VRAM] Write 0x8C71 = 0x00 (offset=0x0C71, A=0x00)
[VRAM] Write 0x8C70 = 0x00 (offset=0x0C70, A=0x00)
[VRAM] Write 0x8C6F = 0x00 (offset=0x0C6F, A=0x00)
[VRAM] Write 0x8C6E = 0x00 (offset=0x0C6E, A=0x00)
[VRAM] Write 0x8C6D = 0x00 (offset=0x0C6D, A=0x00)
[VRAM] Write 0x8C6C = 0x00 (offset=0x0C6C, A=0x00)
[VRAM] Write 0x8C6B = 0x00 (offset=0x0C6B, A=0x00)
[VRAM] Write 0x8C6A = 0x00 (offset=0x0C6A, A=0x00)
[VRAM] Write 0x8C69 = 0x00 (offset=0x0C69, A=0x00)
[VRAM] Write 0x8C68 = 0x00 (offset=0x0C68, A=0x00)
[VRAM] Write 0x8C67 = 0x00 (offset=0x0C67, A=0x00)
[VRAM] Write 0x8C66 = 0x00 (offset=0x0C66, A=0x00)
[VRAM] Write 0x8C65 = 0x00 (offset=0x0C65, A=0x00)
[VRAM] Write 0x8C64 = 0x00 (offset=0x0C64, A=0x00)
[VRAM] Write 0x8C63 = 0x00 (offset=0x0C63, A=0x00)
[VRAM] Write 0x8C62 = 0x00 (offset=0x0C62, A=0x00)
[VRAM] Write 0x8C61 = 0x00 (offset=0x0C61, A=0x00)
[VRAM] Write 0x8C60 = 0x00 (offset=0x0C60, A=0x00)
[VRAM] Write 0x8C5F = 0x00 (offset=0x0C5F, A=0x00)
[VRAM] Write 0x8C5E = 0x00 (offset=0x0C5E, A=0x00)
[VRAM] Write 0x8C5D = 0x00 (offset=0x0C5D, A=0x00)
[VRAM] Write 0x8C5C = 0x00 (offset=0x0C5C, A=0x00)
[VRAM] Write 0x8C5B = 0x00 (offset=0x0C5B, A=0x00)
[VRAM] Write 0x8C5A = 0x00 (offset=0x0C5A, A=0x00)
[VRAM] Write 0x8C59 = 0x00 (offset=0x0C59, A=0x00)
[VRAM] Write 0x8C58 = 0x00 (offset=0x0C58, A=0x00)
[VRAM] Write 0x8C57 = 0x00 (offset=0x0C57, A=0x00)
[VRAM] Write 0x8C56 = 0x00 (offset=0x0C56, A=0x00)
[VRAM] Write 0x8C55 = 0x00 (offset=0x0C55, A=0x00)
[VRAM] Write 0x8C54 = 0x00 (offset=0x0C54, A=0x00)
[VRAM] Write 0x8C53 = 0x00 (offset=0x0C53, A=0x00)
[VRAM] Write 0x8C52 = 0x00 (offset=0x0C52, A=0x00)
[VRAM] Write 0x8C51 = 0x00 (offset=0x0C51, A=0x00)
[VRAM] Write 0x8C50 = 0x00 (offset=0x0C50, A=0x00)
[VRAM] Write 0x8C4F = 0x00 (offset=0x0C4F, A=0x00)
[VRAM] Write 0x8C4E = 0x00 (offset=0x0C4E, A=0x00)
[VRAM] Write 0x8C4D = 0x00 (offset=0x0C4D, A=0x00)
[VRAM] Write 0x8C4C = 0x00 (offset=0x0C4C, A=0x00)
[VRAM] Write 0x8C4B = 0x00 (offset=0x0C4B, A=0x00)
[VRAM] Write 0x8C4A = 0x00 (offset=0x0C4A, A=0x00)
[VRAM] Write 0x8C49 = 0x00 (offset=0x0C49, A=0x00)
[VRAM] Write 0x8C48 = 0x00 (offset=0x0C48, A=0x00)
[VRAM] Write 0x8C47 = 0x00 (offset=0x0C47, A=0x00)
[VRAM] Write 0x8C46 = 0x00 (offset=0x0C46, A=0x00)
[VRAM] Write 0x8C45 = 0x00 (offset=0x0C45, A=0x00)
[VRAM] Write 0x8C44 = 0x00 (offset=0x0C44, A=0x00)
[VRAM] Write 0x8C43 = 0x00 (offset=0x0C43, A=0x00)
[VRAM] Write 0x8C42 = 0x00 (offset=0x0C42, A=0x00)
[VRAM] Write 0x8C41 = 0x00 (offset=0x0C41, A=0x00)
[VRAM] Write 0x8C40 = 0x00 (offset=0x0C40, A=0x00)
[VRAM] Write 0x8C3F = 0x00 (offset=0x0C3F, A=0x00)
[VRAM] Write 0x8C3E = 0x00 (offset=0x0C3E, A=0x00)
[VRAM] Write 0x8C3D = 0x00 (offset=0x0C3D, A=0x00)
[VRAM] Write 0x8C3C = 0x00 (offset=0x0C3C, A=0x00)
[VRAM] Write 0x8C3B = 0x00 (offset=0x0C3B, A=0x00)
[VRAM] Write 0x8C3A = 0x00 (offset=0x0C3A, A=0x00)
[VRAM] Write 0x8C39 = 0x00 (offset=0x0C39, A=0x00)
[VRAM] Write 0x8C38 = 0x00 (offset=0x0C38, A=0x00)
[VRAM] Write 0x8C37 = 0x00 (offset=0x0C37, A=0x00)
[VRAM] Write 0x8C36 = 0x00 (offset=0x0C36, A=0x00)
[VRAM] Write 0x8C35 = 0x00 (offset=0x0C35, A=0x00)
[VRAM] Write 0x8C34 = 0x00 (offset=0x0C34, A=0x00)
[VRAM] Write 0x8C33 = 0x00 (offset=0x0C33, A=0x00)
[VRAM] Write 0x8C32 = 0x00 (offset=0x0C32, A=0x00)
[VRAM] Write 0x8C31 = 0x00 (offset=0x0C31, A=0x00)
[VRAM] Write 0x8C30 = 0x00 (offset=0x0C30, A=0x00)
[VRAM] Write 0x8C2F = 0x00 (offset=0x0C2F, A=0x00)
[VRAM] Write 0x8C2E = 0x00 (offset=0x0C2E, A=0x00)
[VRAM] Write 0x8C2D = 0x00 (offset=0x0C2D, A=0x00)
[VRAM] Write 0x8C2C = 0x00 (offset=0x0C2C, A=0x00)
[VRAM] Write 0x8C2B = 0x00 (offset=0x0C2B, A=0x00)
[VRAM] Write 0x8C2A = 0x00 (offset=0x0C2A, A=0x00)
[VRAM] Write 0x8C29 = 0x00 (offset=0x0C29, A=0x00)
[VRAM] Write 0x8C28 = 0x00 (offset=0x0C28, A=0x00)
[VRAM] Write 0x8C27 = 0x00 (offset=0x0C27, A=0x00)
[VRAM] Write 0x8C26 = 0x00 (offset=0x0C26, A=0x00)
[VRAM] Write 0x8C25 = 0x00 (offset=0x0C25, A=0x00)
[VRAM] Write 0x8C24 = 0x00 (offset=0x0C24, A=0x00)
[VRAM] Write 0x8C23 = 0x00 (offset=0x0C23, A=0x00)
[VRAM] Write 0x8C22 = 0x00 (offset=0x0C22, A=0x00)
[VRAM] Write 0x8C21 = 0x00 (offset=0x0C21, A=0x00)
[VRAM] Write 0x8C20 = 0x00 (offset=0x0C20, A=0x00)
[VRAM] Write 0x8C1F = 0x00 (offset=0x0C1F, A=0x00)
[VRAM] Write 0x8C1E = 0x00 (offset=0x0C1E, A=0x00)
[VRAM] Write 0x8C1D = 0x00 (offset=0x0C1D, A=0x00)
[VRAM] Write 0x8C1C = 0x00 (offset=0x0C1C, A=0x00)
[VRAM] Write 0x8C1B = 0x00 (offset=0x0C1B, A=0x00)
[VRAM] Write 0x8C1A = 0x00 (offset=0x0C1A, A=0x00)
[VRAM] Write 0x8C19 = 0x00 (offset=0x0C19, A=0x00)
[VRAM] Write 0x8C18 = 0x00 (offset=0x0C18, A=0x00)
[VRAM] Write 0x8C17 = 0x00 (offset=0x0C17, A=0x00)
[VRAM] Write 0x8C16 = 0x00 (offset=0x0C16, A=0x00)
[VRAM] Write 0x8C15 = 0x00 (offset=0x0C15, A=0x00)
[VRAM] Write 0x8C14 = 0x00 (offset=0x0C14, A=0x00)
[VRAM] Write 0x8C13 = 0x00 (offset=0x0C13, A=0x00)
[VRAM] Write 0x8C12 = 0x00 (offset=0x0C12, A=0x00)
[VRAM] Write 0x8C11 = 0x00 (offset=0x0C11, A=0x00)
[VRAM] Write 0x8C10 = 0x00 (offset=0x0C10, A=0x00)
[VRAM] Write 0x8C0F = 0x00 (offset=0x0C0F, A=0x00)
[VRAM] Write 0x8C0E = 0x00 (offset=0x0C0E, A=0x00)
[VRAM] Write 0x8C0D = 0x00 (offset=0x0C0D, A=0x00)
[VRAM] Write 0x8C0C = 0x00 (offset=0x0C0C, A=0x00)
[VRAM] Write 0x8C0B = 0x00 (offset=0x0C0B, A=0x00)
[VRAM] Write 0x8C0A = 0x00 (offset=0x0C0A, A=0x00)
[VRAM] Write 0x8C09 = 0x00 (offset=0x0C09, A=0x00)
[VRAM] Write 0x8C08 = 0x00 (offset=0x0C08, A=0x00)
[VRAM] Write 0x8C07 = 0x00 (offset=0x0C07, A=0x00)
[VRAM] Write 0x8C06 = 0x00 (offset=0x0C06, A=0x00)
[VRAM] Write 0x8C05 = 0x00 (offset=0x0C05, A=0x00)
[VRAM] Write 0x8C04 = 0x00 (offset=0x0C04, A=0x00)
[VRAM] Write 0x8C03 = 0x00 (offset=0x0C03, A=0x00)
[VRAM] Write 0x8C02 = 0x00 (offset=0x0C02, A=0x00)
[VRAM] Write 0x8C01 = 0x00 (offset=0x0C01, A=0x00)
[VRAM] Write 0x8C00 = 0x00 (offset=0x0C00, A=0x00)
[VRAM] Write 0x8BFF = 0x00 (offset=0x0BFF, A=0x00)
[VRAM] Write 0x8BFE = 0x00 (offset=0x0BFE, A=0x00)
[VRAM] Write 0x8BFD = 0x00 (offset=0x0BFD, A=0x00)
[VRAM] Write 0x8BFC = 0x00 (offset=0x0BFC, A=0x00)
[VRAM] Write 0x8BFB = 0x00 (offset=0x0BFB, A=0x00)
[VRAM] Write 0x8BFA = 0x00 (offset=0x0BFA, A=0x00)
[VRAM] Write 0x8BF9 = 0x00 (offset=0x0BF9, A=0x00)
[VRAM] Write 0x8BF8 = 0x00 (offset=0x0BF8, A=0x00)
[VRAM] Write 0x8BF7 = 0x00 (offset=0x0BF7, A=0x00)
[VRAM] Write 0x8BF6 = 0x00 (offset=0x0BF6, A=0x00)
[VRAM] Write 0x8BF5 = 0x00 (offset=0x0BF5, A=0x00)
[VRAM] Write 0x8BF4 = 0x00 (offset=0x0BF4, A=0x00)
[VRAM] Write 0x8BF3 = 0x00 (offset=0x0BF3, A=0x00)
[VRAM] Write 0x8BF2 = 0x00 (offset=0x0BF2, A=0x00)
[VRAM] Write 0x8BF1 = 0x00 (offset=0x0BF1, A=0x00)
[VRAM] Write 0x8BF0 = 0x00 (offset=0x0BF0, A=0x00)
[VRAM] Write 0x8BEF = 0x00 (offset=0x0BEF, A=0x00)
[VRAM] Write 0x8BEE = 0x00 (offset=0x0BEE, A=0x00)
[VRAM] Write 0x8BED = 0x00 (offset=0x0BED, A=0x00)
[VRAM] Write 0x8BEC = 0x00 (offset=0x0BEC, A=0x00)
[VRAM] Write 0x8BEB = 0x00 (offset=0x0BEB, A=0x00)
[VRAM] Write 0x8BEA = 0x00 (offset=0x0BEA, A=0x00)
[VRAM] Write 0x8BE9 = 0x00 (offset=0x0BE9, A=0x00)
[VRAM] Write 0x8BE8 = 0x00 (offset=0x0BE8, A=0x00)
[VRAM] Write 0x8BE7 = 0x00 (offset=0x0BE7, A=0x00)
[VRAM] Write 0x8BE6 = 0x00 (offset=0x0BE6, A=0x00)
[VRAM] Write 0x8BE5 = 0x00 (offset=0x0BE5, A=0x00)
[VRAM] Write 0x8BE4 = 0x00 (offset=0x0BE4, A=0x00)
[VRAM] Write 0x8BE3 = 0x00 (offset=0x0BE3, A=0x00)
[VRAM] Write 0x8BE2 = 0x00 (offset=0x0BE2, A=0x00)
[VRAM] Write 0x8BE1 = 0x00 (offset=0x0BE1, A=0x00)
[VRAM] Write 0x8BE0 = 0x00 (offset=0x0BE0, A=0x00)
[VRAM] Write 0x8BDF = 0x00 (offset=0x0BDF, A=0x00)
[VRAM] Write 0x8BDE = 0x00 (offset=0x0BDE, A=0x00)
[VRAM] Write 0x8BDD = 0x00 (offset=0x0BDD, A=0x00)
[VRAM] Write 0x8BDC = 0x00 (offset=0x0BDC, A=0x00)
[VRAM] Write 0x8BDB = 0x00 (offset=0x0BDB, A=0x00)
[VRAM] Write 0x8BDA = 0x00 (offset=0x0BDA, A=0x00)
[VRAM] Write 0x8BD9 = 0x00 (offset=0x0BD9, A=0x00)
[VRAM] Write 0x8BD8 = 0x00 (offset=0x0BD8, A=0x00)
[VRAM] Write 0x8BD7 = 0x00 (offset=0x0BD7, A=0x00)
[VRAM] Write 0x8BD6 = 0x00 (offset=0x0BD6, A=0x00)
[VRAM] Write 0x8BD5 = 0x00 (offset=0x0BD5, A=0x00)
[VRAM] Write 0x8BD4 = 0x00 (offset=0x0BD4, A=0x00)
[VRAM] Write 0x8BD3 = 0x00 (offset=0x0BD3, A=0x00)
[VRAM] Write 0x8BD2 = 0x00 (offset=0x0BD2, A=0x00)
[VRAM] Write 0x8BD1 = 0x00 (offset=0x0BD1, A=0x00)
[VRAM] Write 0x8BD0 = 0x00 (offset=0x0BD0, A=0x00)
[VRAM] Write 0x8BCF = 0x00 (offset=0x0BCF, A=0x00)
[VRAM] Write 0x8BCE = 0x00 (offset=0x0BCE, A=0x00)
[VRAM] Write 0x8BCD = 0x00 (offset=0x0BCD, A=0x00)
[VRAM] Write 0x8BCC = 0x00 (offset=0x0BCC, A=0x00)
[VRAM] Write 0x8BCB = 0x00 (offset=0x0BCB, A=0x00)
[VRAM] Write 0x8BCA = 0x00 (offset=0x0BCA, A=0x00)
[VRAM] Write 0x8BC9 = 0x00 (offset=0x0BC9, A=0x00)
[VRAM] Write 0x8BC8 = 0x00 (offset=0x0BC8, A=0x00)
[VRAM] Write 0x8BC7 = 0x00 (offset=0x0BC7, A=0x00)
[VRAM] Write 0x8BC6 = 0x00 (offset=0x0BC6, A=0x00)
[VRAM] Write 0x8BC5 = 0x00 (offset=0x0BC5, A=0x00)
[VRAM] Write 0x8BC4 = 0x00 (offset=0x0BC4, A=0x00)
[VRAM] Write 0x8BC3 = 0x00 (offset=0x0BC3, A=0x00)
[VRAM] Write 0x8BC2 = 0x00 (offset=0x0BC2, A=0x00)
[VRAM] Write 0x8BC1 = 0x00 (offset=0x0BC1, A=0x00)
[VRAM] Write 0x8BC0 = 0x00 (offset=0x0BC0, A=0x00)
[VRAM] Write 0x8BBF = 0x00 (offset=0x0BBF, A=0x00)
[VRAM] Write 0x8BBE = 0x00 (offset=0x0BBE, A=0x00)
[VRAM] Write 0x8BBD = 0x00 (offset=0x0BBD, A=0x00)
[VRAM] Write 0x8BBC = 0x00 (offset=0x0BBC, A=0x00)
[VRAM] Write 0x8BBB = 0x00 (offset=0x0BBB, A=0x00)
[VRAM] Write 0x8BBA = 0x00 (offset=0x0BBA, A=0x00)
[VRAM] Write 0x8BB9 = 0x00 (offset=0x0BB9, A=0x00)
[VRAM] Write 0x8BB8 = 0x00 (offset=0x0BB8, A=0x00)
[VRAM] Write 0x8BB7 = 0x00 (offset=0x0BB7, A=0x00)
[VRAM] Write 0x8BB6 = 0x00 (offset=0x0BB6, A=0x00)
[VRAM] Write 0x8BB5 = 0x00 (offset=0x0BB5, A=0x00)
[VRAM] Write 0x8BB4 = 0x00 (offset=0x0BB4, A=0x00)
[VRAM] Write 0x8BB3 = 0x00 (offset=0x0BB3, A=0x00)
[VRAM] Write 0x8BB2 = 0x00 (offset=0x0BB2, A=0x00)
[VRAM] Write 0x8BB1 = 0x00 (offset=0x0BB1, A=0x00)
[VRAM] Write 0x8BB0 = 0x00 (offset=0x0BB0, A=0x00)
[VRAM] Write 0x8BAF = 0x00 (offset=0x0BAF, A=0x00)
[VRAM] Write 0x8BAE = 0x00 (offset=0x0BAE, A=0x00)
[VRAM] Write 0x8BAD = 0x00 (offset=0x0BAD, A=0x00)
[VRAM] Write 0x8BAC = 0x00 (offset=0x0BAC, A=0x00)
[VRAM] Write 0x8BAB = 0x00 (offset=0x0BAB, A=0x00)
[VRAM] Write 0x8BAA = 0x00 (offset=0x0BAA, A=0x00)
[VRAM] Write 0x8BA9 = 0x00 (offset=0x0BA9, A=0x00)
[VRAM] Write 0x8BA8 = 0x00 (offset=0x0BA8, A=0x00)
[VRAM] Write 0x8BA7 = 0x00 (offset=0x0BA7, A=0x00)
[VRAM] Write 0x8BA6 = 0x00 (offset=0x0BA6, A=0x00)
[VRAM] Write 0x8BA5 = 0x00 (offset=0x0BA5, A=0x00)
[VRAM] Write 0x8BA4 = 0x00 (offset=0x0BA4, A=0x00)
[VRAM] Write 0x8BA3 = 0x00 (offset=0x0BA3, A=0x00)
[VRAM] Write 0x8BA2 = 0x00 (offset=0x0BA2, A=0x00)
[VRAM] Write 0x8BA1 = 0x00 (offset=0x0BA1, A=0x00)
[VRAM] Write 0x8BA0 = 0x00 (offset=0x0BA0, A=0x00)
[VRAM] Write 0x8B9F = 0x00 (offset=0x0B9F, A=0x00)
[VRAM] Write 0x8B9E = 0x00 (offset=0x0B9E, A=0x00)
[VRAM] Write 0x8B9D = 0x00 (offset=0x0B9D, A=0x00)
[VRAM] Write 0x8B9C = 0x00 (offset=0x0B9C, A=0x00)
[VRAM] Write 0x8B9B = 0x00 (offset=0x0B9B, A=0x00)
[VRAM] Write 0x8B9A = 0x00 (offset=0x0B9A, A=0x00)
[VRAM] Write 0x8B99 = 0x00 (offset=0x0B99, A=0x00)
[VRAM] Write 0x8B98 = 0x00 (offset=0x0B98, A=0x00)
[VRAM] Write 0x8B97 = 0x00 (offset=0x0B97, A=0x00)
[VRAM] Write 0x8B96 = 0x00 (offset=0x0B96, A=0x00)
[VRAM] Write 0x8B95 = 0x00 (offset=0x0B95, A=0x00)
[VRAM] Write 0x8B94 = 0x00 (offset=0x0B94, A=0x00)
[VRAM] Write 0x8B93 = 0x00 (offset=0x0B93, A=0x00)
[VRAM] Write 0x8B92 = 0x00 (offset=0x0B92, A=0x00)
[VRAM] Write 0x8B91 = 0x00 (offset=0x0B91, A=0x00)
[VRAM] Write 0x8B90 = 0x00 (offset=0x0B90, A=0x00)
[VRAM] Write 0x8B8F = 0x00 (offset=0x0B8F, A=0x00)
[VRAM] Write 0x8B8E = 0x00 (offset=0x0B8E, A=0x00)
[VRAM] Write 0x8B8D = 0x00 (offset=0x0B8D, A=0x00)
[VRAM] Write 0x8B8C = 0x00 (offset=0x0B8C, A=0x00)
[VRAM] Write 0x8B8B = 0x00 (offset=0x0B8B, A=0x00)
[VRAM] Write 0x8B8A = 0x00 (offset=0x0B8A, A=0x00)
[VRAM] Write 0x8B89 = 0x00 (offset=0x0B89, A=0x00)
[VRAM] Write 0x8B88 = 0x00 (offset=0x0B88, A=0x00)
[VRAM] Write 0x8B87 = 0x00 (offset=0x0B87, A=0x00)
[VRAM] Write 0x8B86 = 0x00 (offset=0x0B86, A=0x00)
[VRAM] Write 0x8B85 = 0x00 (offset=0x0B85, A=0x00)
[VRAM] Write 0x8B84 = 0x00 (offset=0x0B84, A=0x00)
[VRAM] Write 0x8B83 = 0x00 (offset=0x0B83, A=0x00)
[VRAM] Write 0x8B82 = 0x00 (offset=0x0B82, A=0x00)
[VRAM] Write 0x8B81 = 0x00 (offset=0x0B81, A=0x00)
[VRAM] Write 0x8B80 = 0x00 (offset=0x0B80, A=0x00)
[VRAM] Write 0x8B7F = 0x00 (offset=0x0B7F, A=0x00)
[VRAM] Write 0x8B7E = 0x00 (offset=0x0B7E, A=0x00)
[VRAM] Write 0x8B7D = 0x00 (offset=0x0B7D, A=0x00)
[VRAM] Write 0x8B7C = 0x00 (offset=0x0B7C, A=0x00)
[VRAM] Write 0x8B7B = 0x00 (offset=0x0B7B, A=0x00)
[VRAM] Write 0x8B7A = 0x00 (offset=0x0B7A, A=0x00)
[VRAM] Write 0x8B79 = 0x00 (offset=0x0B79, A=0x00)
[VRAM] Write 0x8B78 = 0x00 (offset=0x0B78, A=0x00)
[VRAM] Write 0x8B77 = 0x00 (offset=0x0B77, A=0x00)
[VRAM] Write 0x8B76 = 0x00 (offset=0x0B76, A=0x00)
[VRAM] Write 0x8B75 = 0x00 (offset=0x0B75, A=0x00)
[VRAM] Write 0x8B74 = 0x00 (offset=0x0B74, A=0x00)
[VRAM] Write 0x8B73 = 0x00 (offset=0x0B73, A=0x00)
[VRAM] Write 0x8B72 = 0x00 (offset=0x0B72, A=0x00)
[VRAM] Write 0x8B71 = 0x00 (offset=0x0B71, A=0x00)
[VRAM] Write 0x8B70 = 0x00 (offset=0x0B70, A=0x00)
[VRAM] Write 0x8B6F = 0x00 (offset=0x0B6F, A=0x00)
[VRAM] Write 0x8B6E = 0x00 (offset=0x0B6E, A=0x00)
[VRAM] Write 0x8B6D = 0x00 (offset=0x0B6D, A=0x00)
[VRAM] Write 0x8B6C = 0x00 (offset=0x0B6C, A=0x00)
[VRAM] Write 0x8B6B = 0x00 (offset=0x0B6B, A=0x00)
[VRAM] Write 0x8B6A = 0x00 (offset=0x0B6A, A=0x00)
[VRAM] Write 0x8B69 = 0x00 (offset=0x0B69, A=0x00)
[VRAM] Write 0x8B68 = 0x00 (offset=0x0B68, A=0x00)
[VRAM] Write 0x8B67 = 0x00 (offset=0x0B67, A=0x00)
[VRAM] Write 0x8B66 = 0x00 (offset=0x0B66, A=0x00)
[VRAM] Write 0x8B65 = 0x00 (offset=0x0B65, A=0x00)
[VRAM] Write 0x8B64 = 0x00 (offset=0x0B64, A=0x00)
[VRAM] Write 0x8B63 = 0x00 (offset=0x0B63, A=0x00)
[VRAM] Write 0x8B62 = 0x00 (offset=0x0B62, A=0x00)
[VRAM] Write 0x8B61 = 0x00 (offset=0x0B61, A=0x00)
[VRAM] Write 0x8B60 = 0x00 (offset=0x0B60, A=0x00)
[VRAM] Write 0x8B5F = 0x00 (offset=0x0B5F, A=0x00)
[VRAM] Write 0x8B5E = 0x00 (offset=0x0B5E, A=0x00)
[VRAM] Write 0x8B5D = 0x00 (offset=0x0B5D, A=0x00)
[VRAM] Write 0x8B5C = 0x00 (offset=0x0B5C, A=0x00)
[VRAM] Write 0x8B5B = 0x00 (offset=0x0B5B, A=0x00)
[VRAM] Write 0x8B5A = 0x00 (offset=0x0B5A, A=0x00)
[VRAM] Write 0x8B59 = 0x00 (offset=0x0B59, A=0x00)
[VRAM] Write 0x8B58 = 0x00 (offset=0x0B58, A=0x00)
[VRAM] Write 0x8B57 = 0x00 (offset=0x0B57, A=0x00)
[VRAM] Write 0x8B56 = 0x00 (offset=0x0B56, A=0x00)
[VRAM] Write 0x8B55 = 0x00 (offset=0x0B55, A=0x00)
[VRAM] Write 0x8B54 = 0x00 (offset=0x0B54, A=0x00)
[VRAM] Write 0x8B53 = 0x00 (offset=0x0B53, A=0x00)
[VRAM] Write 0x8B52 = 0x00 (offset=0x0B52, A=0x00)
[VRAM] Write 0x8B51 = 0x00 (offset=0x0B51, A=0x00)
[VRAM] Write 0x8B50 = 0x00 (offset=0x0B50, A=0x00)
[VRAM] Write 0x8B4F = 0x00 (offset=0x0B4F, A=0x00)
[VRAM] Write 0x8B4E = 0x00 (offset=0x0B4E, A=0x00)
[VRAM] Write 0x8B4D = 0x00 (offset=0x0B4D, A=0x00)
[VRAM] Write 0x8B4C = 0x00 (offset=0x0B4C, A=0x00)
[VRAM] Write 0x8B4B = 0x00 (offset=0x0B4B, A=0x00)
[VRAM] Write 0x8B4A = 0x00 (offset=0x0B4A, A=0x00)
[VRAM] Write 0x8B49 = 0x00 (offset=0x0B49, A=0x00)
[VRAM] Write 0x8B48 = 0x00 (offset=0x0B48, A=0x00)
[VRAM] Write 0x8B47 = 0x00 (offset=0x0B47, A=0x00)
[VRAM] Write 0x8B46 = 0x00 (offset=0x0B46, A=0x00)
[VRAM] Write 0x8B45 = 0x00 (offset=0x0B45, A=0x00)
[VRAM] Write 0x8B44 = 0x00 (offset=0x0B44, A=0x00)
[VRAM] Write 0x8B43 = 0x00 (offset=0x0B43, A=0x00)
[VRAM] Write 0x8B42 = 0x00 (offset=0x0B42, A=0x00)
[VRAM] Write 0x8B41 = 0x00 (offset=0x0B41, A=0x00)
[VRAM] Write 0x8B40 = 0x00 (offset=0x0B40, A=0x00)
[VRAM] Write 0x8B3F = 0x00 (offset=0x0B3F, A=0x00)
[VRAM] Write 0x8B3E = 0x00 (offset=0x0B3E, A=0x00)
[VRAM] Write 0x8B3D = 0x00 (offset=0x0B3D, A=0x00)
[VRAM] Write 0x8B3C = 0x00 (offset=0x0B3C, A=0x00)
[VRAM] Write 0x8B3B = 0x00 (offset=0x0B3B, A=0x00)
[VRAM] Write 0x8B3A = 0x00 (offset=0x0B3A, A=0x00)
[VRAM] Write 0x8B39 = 0x00 (offset=0x0B39, A=0x00)
[VRAM] Write 0x8B38 = 0x00 (offset=0x0B38, A=0x00)
[VRAM] Write 0x8B37 = 0x00 (offset=0x0B37, A=0x00)
[VRAM] Write 0x8B36 = 0x00 (offset=0x0B36, A=0x00)
[VRAM] Write 0x8B35 = 0x00 (offset=0x0B35, A=0x00)
[VRAM] Write 0x8B34 = 0x00 (offset=0x0B34, A=0x00)
[VRAM] Write 0x8B33 = 0x00 (offset=0x0B33, A=0x00)
[VRAM] Write 0x8B32 = 0x00 (offset=0x0B32, A=0x00)
[VRAM] Write 0x8B31 = 0x00 (offset=0x0B31, A=0x00)
[VRAM] Write 0x8B30 = 0x00 (offset=0x0B30, A=0x00)
[VRAM] Write 0x8B2F = 0x00 (offset=0x0B2F, A=0x00)
[VRAM] Write 0x8B2E = 0x00 (offset=0x0B2E, A=0x00)
[VRAM] Write 0x8B2D = 0x00 (offset=0x0B2D, A=0x00)
[VRAM] Write 0x8B2C = 0x00 (offset=0x0B2C, A=0x00)
[VRAM] Write 0x8B2B = 0x00 (offset=0x0B2B, A=0x00)
[VRAM] Write 0x8B2A = 0x00 (offset=0x0B2A, A=0x00)
[VRAM] Write 0x8B29 = 0x00 (offset=0x0B29, A=0x00)
[VRAM] Write 0x8B28 = 0x00 (offset=0x0B28, A=0x00)
[VRAM] Write 0x8B27 = 0x00 (offset=0x0B27, A=0x00)
[VRAM] Write 0x8B26 = 0x00 (offset=0x0B26, A=0x00)
[VRAM] Write 0x8B25 = 0x00 (offset=0x0B25, A=0x00)
[VRAM] Write 0x8B24 = 0x00 (offset=0x0B24, A=0x00)
[VRAM] Write 0x8B23 = 0x00 (offset=0x0B23, A=0x00)
[VRAM] Write 0x8B22 = 0x00 (offset=0x0B22, A=0x00)
[VRAM] Write 0x8B21 = 0x00 (offset=0x0B21, A=0x00)
[VRAM] Write 0x8B20 = 0x00 (offset=0x0B20, A=0x00)
[VRAM] Write 0x8B1F = 0x00 (offset=0x0B1F, A=0x00)
[VRAM] Write 0x8B1E = 0x00 (offset=0x0B1E, A=0x00)
[VRAM] Write 0x8B1D = 0x00 (offset=0x0B1D, A=0x00)
[VRAM] Write 0x8B1C = 0x00 (offset=0x0B1C, A=0x00)
[VRAM] Write 0x8B1B = 0x00 (offset=0x0B1B, A=0x00)
[VRAM] Write 0x8B1A = 0x00 (offset=0x0B1A, A=0x00)
[VRAM] Write 0x8B19 = 0x00 (offset=0x0B19, A=0x00)
[VRAM] Write 0x8B18 = 0x00 (offset=0x0B18, A=0x00)
[VRAM] Write 0x8B17 = 0x00 (offset=0x0B17, A=0x00)
[VRAM] Write 0x8B16 = 0x00 (offset=0x0B16, A=0x00)
[VRAM] Write 0x8B15 = 0x00 (offset=0x0B15, A=0x00)
[VRAM] Write 0x8B14 = 0x00 (offset=0x0B14, A=0x00)
[VRAM] Write 0x8B13 = 0x00 (offset=0x0B13, A=0x00)
[VRAM] Write 0x8B12 = 0x00 (offset=0x0B12, A=0x00)
[VRAM] Write 0x8B11 = 0x00 (offset=0x0B11, A=0x00)
[VRAM] Write 0x8B10 = 0x00 (offset=0x0B10, A=0x00)
[VRAM] Write 0x8B0F = 0x00 (offset=0x0B0F, A=0x00)
[VRAM] Write 0x8B0E = 0x00 (offset=0x0B0E, A=0x00)
[VRAM] Write 0x8B0D = 0x00 (offset=0x0B0D, A=0x00)
[VRAM] Write 0x8B0C = 0x00 (offset=0x0B0C, A=0x00)
[VRAM] Write 0x8B0B = 0x00 (offset=0x0B0B, A=0x00)
[VRAM] Write 0x8B0A = 0x00 (offset=0x0B0A, A=0x00)
[VRAM] Write 0x8B09 = 0x00 (offset=0x0B09, A=0x00)
[VRAM] Write 0x8B08 = 0x00 (offset=0x0B08, A=0x00)
[VRAM] Write 0x8B07 = 0x00 (offset=0x0B07, A=0x00)
[VRAM] Write 0x8B06 = 0x00 (offset=0x0B06, A=0x00)
[VRAM] Write 0x8B05 = 0x00 (offset=0x0B05, A=0x00)
[VRAM] Write 0x8B04 = 0x00 (offset=0x0B04, A=0x00)
[VRAM] Write 0x8B03 = 0x00 (offset=0x0B03, A=0x00)
[VRAM] Write 0x8B02 = 0x00 (offset=0x0B02, A=0x00)
[VRAM] Write 0x8B01 = 0x00 (offset=0x0B01, A=0x00)
[VRAM] Write 0x8B00 = 0x00 (offset=0x0B00, A=0x00)
[VRAM] Write 0x8AFF = 0x00 (offset=0x0AFF, A=0x00)
[VRAM] Write 0x8AFE = 0x00 (offset=0x0AFE, A=0x00)
[VRAM] Write 0x8AFD = 0x00 (offset=0x0AFD, A=0x00)
[VRAM] Write 0x8AFC = 0x00 (offset=0x0AFC, A=0x00)
[VRAM] Write 0x8AFB = 0x00 (offset=0x0AFB, A=0x00)
[VRAM] Write 0x8AFA = 0x00 (offset=0x0AFA, A=0x00)
[VRAM] Write 0x8AF9 = 0x00 (offset=0x0AF9, A=0x00)
[VRAM] Write 0x8AF8 = 0x00 (offset=0x0AF8, A=0x00)
[VRAM] Write 0x8AF7 = 0x00 (offset=0x0AF7, A=0x00)
[VRAM] Write 0x8AF6 = 0x00 (offset=0x0AF6, A=0x00)
[VRAM] Write 0x8AF5 = 0x00 (offset=0x0AF5, A=0x00)
[VRAM] Write 0x8AF4 = 0x00 (offset=0x0AF4, A=0x00)
[VRAM] Write 0x8AF3 = 0x00 (offset=0x0AF3, A=0x00)
[VRAM] Write 0x8AF2 = 0x00 (offset=0x0AF2, A=0x00)
[VRAM] Write 0x8AF1 = 0x00 (offset=0x0AF1, A=0x00)
[VRAM] Write 0x8AF0 = 0x00 (offset=0x0AF0, A=0x00)
[VRAM] Write 0x8AEF = 0x00 (offset=0x0AEF, A=0x00)
[VRAM] Write 0x8AEE = 0x00 (offset=0x0AEE, A=0x00)
[VRAM] Write 0x8AED = 0x00 (offset=0x0AED, A=0x00)
[VRAM] Write 0x8AEC = 0x00 (offset=0x0AEC, A=0x00)
[VRAM] Write 0x8AEB = 0x00 (offset=0x0AEB, A=0x00)
[VRAM] Write 0x8AEA = 0x00 (offset=0x0AEA, A=0x00)
[VRAM] Write 0x8AE9 = 0x00 (offset=0x0AE9, A=0x00)
[VRAM] Write 0x8AE8 = 0x00 (offset=0x0AE8, A=0x00)
[VRAM] Write 0x8AE7 = 0x00 (offset=0x0AE7, A=0x00)
[VRAM] Write 0x8AE6 = 0x00 (offset=0x0AE6, A=0x00)
[VRAM] Write 0x8AE5 = 0x00 (offset=0x0AE5, A=0x00)
[VRAM] Write 0x8AE4 = 0x00 (offset=0x0AE4, A=0x00)
[VRAM] Write 0x8AE3 = 0x00 (offset=0x0AE3, A=0x00)
[VRAM] Write 0x8AE2 = 0x00 (offset=0x0AE2, A=0x00)
[VRAM] Write 0x8AE1 = 0x00 (offset=0x0AE1, A=0x00)
[VRAM] Write 0x8AE0 = 0x00 (offset=0x0AE0, A=0x00)
[VRAM] Write 0x8ADF = 0x00 (offset=0x0ADF, A=0x00)
[VRAM] Write 0x8ADE = 0x00 (offset=0x0ADE, A=0x00)
[VRAM] Write 0x8ADD = 0x00 (offset=0x0ADD, A=0x00)
[VRAM] Write 0x8ADC = 0x00 (offset=0x0ADC, A=0x00)
[VRAM] Write 0x8ADB = 0x00 (offset=0x0ADB, A=0x00)
[VRAM] Write 0x8ADA = 0x00 (offset=0x0ADA, A=0x00)
[VRAM] Write 0x8AD9 = 0x00 (offset=0x0AD9, A=0x00)
[VRAM] Write 0x8AD8 = 0x00 (offset=0x0AD8, A=0x00)
[VRAM] Write 0x8AD7 = 0x00 (offset=0x0AD7, A=0x00)
[VRAM] Write 0x8AD6 = 0x00 (offset=0x0AD6, A=0x00)
[VRAM] Write 0x8AD5 = 0x00 (offset=0x0AD5, A=0x00)
[VRAM] Write 0x8AD4 = 0x00 (offset=0x0AD4, A=0x00)
[VRAM] Write 0x8AD3 = 0x00 (offset=0x0AD3, A=0x00)
[VRAM] Write 0x8AD2 = 0x00 (offset=0x0AD2, A=0x00)
[VRAM] Write 0x8AD1 = 0x00 (offset=0x0AD1, A=0x00)
[VRAM] Write 0x8AD0 = 0x00 (offset=0x0AD0, A=0x00)
[VRAM] Write 0x8ACF = 0x00 (offset=0x0ACF, A=0x00)
[VRAM] Write 0x8ACE = 0x00 (offset=0x0ACE, A=0x00)
[VRAM] Write 0x8ACD = 0x00 (offset=0x0ACD, A=0x00)
[VRAM] Write 0x8ACC = 0x00 (offset=0x0ACC, A=0x00)
[VRAM] Write 0x8ACB = 0x00 (offset=0x0ACB, A=0x00)
[VRAM] Write 0x8ACA = 0x00 (offset=0x0ACA, A=0x00)
[VRAM] Write 0x8AC9 = 0x00 (offset=0x0AC9, A=0x00)
[VRAM] Write 0x8AC8 = 0x00 (offset=0x0AC8, A=0x00)
[VRAM] Write 0x8AC7 = 0x00 (offset=0x0AC7, A=0x00)
[VRAM] Write 0x8AC6 = 0x00 (offset=0x0AC6, A=0x00)
[VRAM] Write 0x8AC5 = 0x00 (offset=0x0AC5, A=0x00)
[VRAM] Write 0x8AC4 = 0x00 (offset=0x0AC4, A=0x00)
[VRAM] Write 0x8AC3 = 0x00 (offset=0x0AC3, A=0x00)
[VRAM] Write 0x8AC2 = 0x00 (offset=0x0AC2, A=0x00)
[VRAM] Write 0x8AC1 = 0x00 (offset=0x0AC1, A=0x00)
[VRAM] Write 0x8AC0 = 0x00 (offset=0x0AC0, A=0x00)
[VRAM] Write 0x8ABF = 0x00 (offset=0x0ABF, A=0x00)
[VRAM] Write 0x8ABE = 0x00 (offset=0x0ABE, A=0x00)
[VRAM] Write 0x8ABD = 0x00 (offset=0x0ABD, A=0x00)
[VRAM] Write 0x8ABC = 0x00 (offset=0x0ABC, A=0x00)
[VRAM] Write 0x8ABB = 0x00 (offset=0x0ABB, A=0x00)
[VRAM] Write 0x8ABA = 0x00 (offset=0x0ABA, A=0x00)
[VRAM] Write 0x8AB9 = 0x00 (offset=0x0AB9, A=0x00)
[VRAM] Write 0x8AB8 = 0x00 (offset=0x0AB8, A=0x00)
[VRAM] Write 0x8AB7 = 0x00 (offset=0x0AB7, A=0x00)
[VRAM] Write 0x8AB6 = 0x00 (offset=0x0AB6, A=0x00)
[VRAM] Write 0x8AB5 = 0x00 (offset=0x0AB5, A=0x00)
[VRAM] Write 0x8AB4 = 0x00 (offset=0x0AB4, A=0x00)
[VRAM] Write 0x8AB3 = 0x00 (offset=0x0AB3, A=0x00)
[VRAM] Write 0x8AB2 = 0x00 (offset=0x0AB2, A=0x00)
[VRAM] Write 0x8AB1 = 0x00 (offset=0x0AB1, A=0x00)
[VRAM] Write 0x8AB0 = 0x00 (offset=0x0AB0, A=0x00)
[VRAM] Write 0x8AAF = 0x00 (offset=0x0AAF, A=0x00)
[VRAM] Write 0x8AAE = 0x00 (offset=0x0AAE, A=0x00)
[VRAM] Write 0x8AAD = 0x00 (offset=0x0AAD, A=0x00)
[VRAM] Write 0x8AAC = 0x00 (offset=0x0AAC, A=0x00)
[VRAM] Write 0x8AAB = 0x00 (offset=0x0AAB, A=0x00)
[VRAM] Write 0x8AAA = 0x00 (offset=0x0AAA, A=0x00)
[VRAM] Write 0x8AA9 = 0x00 (offset=0x0AA9, A=0x00)
[VRAM] Write 0x8AA8 = 0x00 (offset=0x0AA8, A=0x00)
[VRAM] Write 0x8AA7 = 0x00 (offset=0x0AA7, A=0x00)
[VRAM] Write 0x8AA6 = 0x00 (offset=0x0AA6, A=0x00)
[VRAM] Write 0x8AA5 = 0x00 (offset=0x0AA5, A=0x00)
[VRAM] Write 0x8AA4 = 0x00 (offset=0x0AA4, A=0x00)
[VRAM] Write 0x8AA3 = 0x00 (offset=0x0AA3, A=0x00)
[VRAM] Write 0x8AA2 = 0x00 (offset=0x0AA2, A=0x00)
[VRAM] Write 0x8AA1 = 0x00 (offset=0x0AA1, A=0x00)
[VRAM] Write 0x8AA0 = 0x00 (offset=0x0AA0, A=0x00)
[VRAM] Write 0x8A9F = 0x00 (offset=0x0A9F, A=0x00)
[VRAM] Write 0x8A9E = 0x00 (offset=0x0A9E, A=0x00)
[VRAM] Write 0x8A9D = 0x00 (offset=0x0A9D, A=0x00)
[VRAM] Write 0x8A9C = 0x00 (offset=0x0A9C, A=0x00)
[VRAM] Write 0x8A9B = 0x00 (offset=0x0A9B, A=0x00)
[VRAM] Write 0x8A9A = 0x00 (offset=0x0A9A, A=0x00)
[VRAM] Write 0x8A99 = 0x00 (offset=0x0A99, A=0x00)
[VRAM] Write 0x8A98 = 0x00 (offset=0x0A98, A=0x00)
[VRAM] Write 0x8A97 = 0x00 (offset=0x0A97, A=0x00)
[VRAM] Write 0x8A96 = 0x00 (offset=0x0A96, A=0x00)
[VRAM] Write 0x8A95 = 0x00 (offset=0x0A95, A=0x00)
[VRAM] Write 0x8A94 = 0x00 (offset=0x0A94, A=0x00)
[VRAM] Write 0x8A93 = 0x00 (offset=0x0A93, A=0x00)
[VRAM] Write 0x8A92 = 0x00 (offset=0x0A92, A=0x00)
[VRAM] Write 0x8A91 = 0x00 (offset=0x0A91, A=0x00)
[VRAM] Write 0x8A90 = 0x00 (offset=0x0A90, A=0x00)
[VRAM] Write 0x8A8F = 0x00 (offset=0x0A8F, A=0x00)
[VRAM] Write 0x8A8E = 0x00 (offset=0x0A8E, A=0x00)
[VRAM] Write 0x8A8D = 0x00 (offset=0x0A8D, A=0x00)
[VRAM] Write 0x8A8C = 0x00 (offset=0x0A8C, A=0x00)
[VRAM] Write 0x8A8B = 0x00 (offset=0x0A8B, A=0x00)
[VRAM] Write 0x8A8A = 0x00 (offset=0x0A8A, A=0x00)
[VRAM] Write 0x8A89 = 0x00 (offset=0x0A89, A=0x00)
[VRAM] Write 0x8A88 = 0x00 (offset=0x0A88, A=0x00)
[VRAM] Write 0x8A87 = 0x00 (offset=0x0A87, A=0x00)
[VRAM] Write 0x8A86 = 0x00 (offset=0x0A86, A=0x00)
[VRAM] Write 0x8A85 = 0x00 (offset=0x0A85, A=0x00)
[VRAM] Write 0x8A84 = 0x00 (offset=0x0A84, A=0x00)
[VRAM] Write 0x8A83 = 0x00 (offset=0x0A83, A=0x00)
[VRAM] Write 0x8A82 = 0x00 (offset=0x0A82, A=0x00)
[VRAM] Write 0x8A81 = 0x00 (offset=0x0A81, A=0x00)
[VRAM] Write 0x8A80 = 0x00 (offset=0x0A80, A=0x00)
[VRAM] Write 0x8A7F = 0x00 (offset=0x0A7F, A=0x00)
[VRAM] Write 0x8A7E = 0x00 (offset=0x0A7E, A=0x00)
[VRAM] Write 0x8A7D = 0x00 (offset=0x0A7D, A=0x00)
[VRAM] Write 0x8A7C = 0x00 (offset=0x0A7C, A=0x00)
[VRAM] Write 0x8A7B = 0x00 (offset=0x0A7B, A=0x00)
[VRAM] Write 0x8A7A = 0x00 (offset=0x0A7A, A=0x00)
[VRAM] Write 0x8A79 = 0x00 (offset=0x0A79, A=0x00)
[VRAM] Write 0x8A78 = 0x00 (offset=0x0A78, A=0x00)
[VRAM] Write 0x8A77 = 0x00 (offset=0x0A77, A=0x00)
[VRAM] Write 0x8A76 = 0x00 (offset=0x0A76, A=0x00)
[VRAM] Write 0x8A75 = 0x00 (offset=0x0A75, A=0x00)
[VRAM] Write 0x8A74 = 0x00 (offset=0x0A74, A=0x00)
[VRAM] Write 0x8A73 = 0x00 (offset=0x0A73, A=0x00)
[VRAM] Write 0x8A72 = 0x00 (offset=0x0A72, A=0x00)
[VRAM] Write 0x8A71 = 0x00 (offset=0x0A71, A=0x00)
[VRAM] Write 0x8A70 = 0x00 (offset=0x0A70, A=0x00)
[VRAM] Write 0x8A6F = 0x00 (offset=0x0A6F, A=0x00)
[VRAM] Write 0x8A6E = 0x00 (offset=0x0A6E, A=0x00)
[VRAM] Write 0x8A6D = 0x00 (offset=0x0A6D, A=0x00)
[VRAM] Write 0x8A6C = 0x00 (offset=0x0A6C, A=0x00)
[VRAM] Write 0x8A6B = 0x00 (offset=0x0A6B, A=0x00)
[VRAM] Write 0x8A6A = 0x00 (offset=0x0A6A, A=0x00)
[VRAM] Write 0x8A69 = 0x00 (offset=0x0A69, A=0x00)
[VRAM] Write 0x8A68 = 0x00 (offset=0x0A68, A=0x00)
[VRAM] Write 0x8A67 = 0x00 (offset=0x0A67, A=0x00)
[VRAM] Write 0x8A66 = 0x00 (offset=0x0A66, A=0x00)
[VRAM] Write 0x8A65 = 0x00 (offset=0x0A65, A=0x00)
[VRAM] Write 0x8A64 = 0x00 (offset=0x0A64, A=0x00)
[VRAM] Write 0x8A63 = 0x00 (offset=0x0A63, A=0x00)
[VRAM] Write 0x8A62 = 0x00 (offset=0x0A62, A=0x00)
[VRAM] Write 0x8A61 = 0x00 (offset=0x0A61, A=0x00)
[VRAM] Write 0x8A60 = 0x00 (offset=0x0A60, A=0x00)
[VRAM] Write 0x8A5F = 0x00 (offset=0x0A5F, A=0x00)
[VRAM] Write 0x8A5E = 0x00 (offset=0x0A5E, A=0x00)
[VRAM] Write 0x8A5D = 0x00 (offset=0x0A5D, A=0x00)
[VRAM] Write 0x8A5C = 0x00 (offset=0x0A5C, A=0x00)
[VRAM] Write 0x8A5B = 0x00 (offset=0x0A5B, A=0x00)
[VRAM] Write 0x8A5A = 0x00 (offset=0x0A5A, A=0x00)
[VRAM] Write 0x8A59 = 0x00 (offset=0x0A59, A=0x00)
[VRAM] Write 0x8A58 = 0x00 (offset=0x0A58, A=0x00)
[VRAM] Write 0x8A57 = 0x00 (offset=0x0A57, A=0x00)
[VRAM] Write 0x8A56 = 0x00 (offset=0x0A56, A=0x00)
[VRAM] Write 0x8A55 = 0x00 (offset=0x0A55, A=0x00)
[VRAM] Write 0x8A54 = 0x00 (offset=0x0A54, A=0x00)
[VRAM] Write 0x8A53 = 0x00 (offset=0x0A53, A=0x00)
[VRAM] Write 0x8A52 = 0x00 (offset=0x0A52, A=0x00)
[VRAM] Write 0x8A51 = 0x00 (offset=0x0A51, A=0x00)
[VRAM] Write 0x8A50 = 0x00 (offset=0x0A50, A=0x00)
[VRAM] Write 0x8A4F = 0x00 (offset=0x0A4F, A=0x00)
[VRAM] Write 0x8A4E = 0x00 (offset=0x0A4E, A=0x00)
[VRAM] Write 0x8A4D = 0x00 (offset=0x0A4D, A=0x00)
[VRAM] Write 0x8A4C = 0x00 (offset=0x0A4C, A=0x00)
[VRAM] Write 0x8A4B = 0x00 (offset=0x0A4B, A=0x00)
[VRAM] Write 0x8A4A = 0x00 (offset=0x0A4A, A=0x00)
[VRAM] Write 0x8A49 = 0x00 (offset=0x0A49, A=0x00)
[VRAM] Write 0x8A48 = 0x00 (offset=0x0A48, A=0x00)
[VRAM] Write 0x8A47 = 0x00 (offset=0x0A47, A=0x00)
[VRAM] Write 0x8A46 = 0x00 (offset=0x0A46, A=0x00)
[VRAM] Write 0x8A45 = 0x00 (offset=0x0A45, A=0x00)
[VRAM] Write 0x8A44 = 0x00 (offset=0x0A44, A=0x00)
[VRAM] Write 0x8A43 = 0x00 (offset=0x0A43, A=0x00)
[VRAM] Write 0x8A42 = 0x00 (offset=0x0A42, A=0x00)
[VRAM] Write 0x8A41 = 0x00 (offset=0x0A41, A=0x00)
[VRAM] Write 0x8A40 = 0x00 (offset=0x0A40, A=0x00)
[VRAM] Write 0x8A3F = 0x00 (offset=0x0A3F, A=0x00)
[VRAM] Write 0x8A3E = 0x00 (offset=0x0A3E, A=0x00)
[VRAM] Write 0x8A3D = 0x00 (offset=0x0A3D, A=0x00)
[VRAM] Write 0x8A3C = 0x00 (offset=0x0A3C, A=0x00)
[VRAM] Write 0x8A3B = 0x00 (offset=0x0A3B, A=0x00)
[VRAM] Write 0x8A3A = 0x00 (offset=0x0A3A, A=0x00)
[VRAM] Write 0x8A39 = 0x00 (offset=0x0A39, A=0x00)
[VRAM] Write 0x8A38 = 0x00 (offset=0x0A38, A=0x00)
[VRAM] Write 0x8A37 = 0x00 (offset=0x0A37, A=0x00)
[VRAM] Write 0x8A36 = 0x00 (offset=0x0A36, A=0x00)
[VRAM] Write 0x8A35 = 0x00 (offset=0x0A35, A=0x00)
[VRAM] Write 0x8A34 = 0x00 (offset=0x0A34, A=0x00)
[VRAM] Write 0x8A33 = 0x00 (offset=0x0A33, A=0x00)
[VRAM] Write 0x8A32 = 0x00 (offset=0x0A32, A=0x00)
[VRAM] Write 0x8A31 = 0x00 (offset=0x0A31, A=0x00)
[VRAM] Write 0x8A30 = 0x00 (offset=0x0A30, A=0x00)
[VRAM] Write 0x8A2F = 0x00 (offset=0x0A2F, A=0x00)
[VRAM] Write 0x8A2E = 0x00 (offset=0x0A2E, A=0x00)
[VRAM] Write 0x8A2D = 0x00 (offset=0x0A2D, A=0x00)
[VRAM] Write 0x8A2C = 0x00 (offset=0x0A2C, A=0x00)
[VRAM] Write 0x8A2B = 0x00 (offset=0x0A2B, A=0x00)
[VRAM] Write 0x8A2A = 0x00 (offset=0x0A2A, A=0x00)
[VRAM] Write 0x8A29 = 0x00 (offset=0x0A29, A=0x00)
[VRAM] Write 0x8A28 = 0x00 (offset=0x0A28, A=0x00)
[VRAM] Write 0x8A27 = 0x00 (offset=0x0A27, A=0x00)
[VRAM] Write 0x8A26 = 0x00 (offset=0x0A26, A=0x00)
[VRAM] Write 0x8A25 = 0x00 (offset=0x0A25, A=0x00)
[VRAM] Write 0x8A24 = 0x00 (offset=0x0A24, A=0x00)
[VRAM] Write 0x8A23 = 0x00 (offset=0x0A23, A=0x00)
[VRAM] Write 0x8A22 = 0x00 (offset=0x0A22, A=0x00)
[VRAM] Write 0x8A21 = 0x00 (offset=0x0A21, A=0x00)
[VRAM] Write 0x8A20 = 0x00 (offset=0x0A20, A=0x00)
[VRAM] Write 0x8A1F = 0x00 (offset=0x0A1F, A=0x00)
[VRAM] Write 0x8A1E = 0x00 (offset=0x0A1E, A=0x00)
[VRAM] Write 0x8A1D = 0x00 (offset=0x0A1D, A=0x00)
[VRAM] Write 0x8A1C = 0x00 (offset=0x0A1C, A=0x00)
[VRAM] Write 0x8A1B = 0x00 (offset=0x0A1B, A=0x00)
[VRAM] Write 0x8A1A = 0x00 (offset=0x0A1A, A=0x00)
[VRAM] Write 0x8A19 = 0x00 (offset=0x0A19, A=0x00)
[VRAM] Write 0x8A18 = 0x00 (offset=0x0A18, A=0x00)
[VRAM] Write 0x8A17 = 0x00 (offset=0x0A17, A=0x00)
[VRAM] Write 0x8A16 = 0x00 (offset=0x0A16, A=0x00)
[VRAM] Write 0x8A15 = 0x00 (offset=0x0A15, A=0x00)
[VRAM] Write 0x8A14 = 0x00 (offset=0x0A14, A=0x00)
[VRAM] Write 0x8A13 = 0x00 (offset=0x0A13, A=0x00)
[VRAM] Write 0x8A12 = 0x00 (offset=0x0A12, A=0x00)
[VRAM] Write 0x8A11 = 0x00 (offset=0x0A11, A=0x00)
[VRAM] Write 0x8A10 = 0x00 (offset=0x0A10, A=0x00)
[VRAM] Write 0x8A0F = 0x00 (offset=0x0A0F, A=0x00)
[VRAM] Write 0x8A0E = 0x00 (offset=0x0A0E, A=0x00)
[VRAM] Write 0x8A0D = 0x00 (offset=0x0A0D, A=0x00)
[VRAM] Write 0x8A0C = 0x00 (offset=0x0A0C, A=0x00)
[VRAM] Write 0x8A0B = 0x00 (offset=0x0A0B, A=0x00)
[VRAM] Write 0x8A0A = 0x00 (offset=0x0A0A, A=0x00)
[VRAM] Write 0x8A09 = 0x00 (offset=0x0A09, A=0x00)
[VRAM] Write 0x8A08 = 0x00 (offset=0x0A08, A=0x00)
[VRAM] Write 0x8A07 = 0x00 (offset=0x0A07, A=0x00)
[VRAM] Write 0x8A06 = 0x00 (offset=0x0A06, A=0x00)
[VRAM] Write 0x8A05 = 0x00 (offset=0x0A05, A=0x00)
[VRAM] Write 0x8A04 = 0x00 (offset=0x0A04, A=0x00)
[VRAM] Write 0x8A03 = 0x00 (offset=0x0A03, A=0x00)
[VRAM] Write 0x8A02 = 0x00 (offset=0x0A02, A=0x00)
[VRAM] Write 0x8A01 = 0x00 (offset=0x0A01, A=0x00)
[VRAM] Write 0x8A00 = 0x00 (offset=0x0A00, A=0x00)
[VRAM] Write 0x89FF = 0x00 (offset=0x09FF, A=0x00)
[VRAM] Write 0x89FE = 0x00 (offset=0x09FE, A=0x00)
[VRAM] Write 0x89FD = 0x00 (offset=0x09FD, A=0x00)
[VRAM] Write 0x89FC = 0x00 (offset=0x09FC, A=0x00)
[VRAM] Write 0x89FB = 0x00 (offset=0x09FB, A=0x00)
[VRAM] Write 0x89FA = 0x00 (offset=0x09FA, A=0x00)
[VRAM] Write 0x89F9 = 0x00 (offset=0x09F9, A=0x00)
[VRAM] Write 0x89F8 = 0x00 (offset=0x09F8, A=0x00)
[VRAM] Write 0x89F7 = 0x00 (offset=0x09F7, A=0x00)
[VRAM] Write 0x89F6 = 0x00 (offset=0x09F6, A=0x00)
[VRAM] Write 0x89F5 = 0x00 (offset=0x09F5, A=0x00)
[VRAM] Write 0x89F4 = 0x00 (offset=0x09F4, A=0x00)
[VRAM] Write 0x89F3 = 0x00 (offset=0x09F3, A=0x00)
[VRAM] Write 0x89F2 = 0x00 (offset=0x09F2, A=0x00)
[VRAM] Write 0x89F1 = 0x00 (offset=0x09F1, A=0x00)
[VRAM] Write 0x89F0 = 0x00 (offset=0x09F0, A=0x00)
[VRAM] Write 0x89EF = 0x00 (offset=0x09EF, A=0x00)
[VRAM] Write 0x89EE = 0x00 (offset=0x09EE, A=0x00)
[VRAM] Write 0x89ED = 0x00 (offset=0x09ED, A=0x00)
[VRAM] Write 0x89EC = 0x00 (offset=0x09EC, A=0x00)
[VRAM] Write 0x89EB = 0x00 (offset=0x09EB, A=0x00)
[VRAM] Write 0x89EA = 0x00 (offset=0x09EA, A=0x00)
[VRAM] Write 0x89E9 = 0x00 (offset=0x09E9, A=0x00)
[VRAM] Write 0x89E8 = 0x00 (offset=0x09E8, A=0x00)
[VRAM] Write 0x89E7 = 0x00 (offset=0x09E7, A=0x00)
[VRAM] Write 0x89E6 = 0x00 (offset=0x09E6, A=0x00)
[VRAM] Write 0x89E5 = 0x00 (offset=0x09E5, A=0x00)
[VRAM] Write 0x89E4 = 0x00 (offset=0x09E4, A=0x00)
[VRAM] Write 0x89E3 = 0x00 (offset=0x09E3, A=0x00)
[VRAM] Write 0x89E2 = 0x00 (offset=0x09E2, A=0x00)
[VRAM] Write 0x89E1 = 0x00 (offset=0x09E1, A=0x00)
[VRAM] Write 0x89E0 = 0x00 (offset=0x09E0, A=0x00)
[VRAM] Write 0x89DF = 0x00 (offset=0x09DF, A=0x00)
[VRAM] Write 0x89DE = 0x00 (offset=0x09DE, A=0x00)
[VRAM] Write 0x89DD = 0x00 (offset=0x09DD, A=0x00)
[VRAM] Write 0x89DC = 0x00 (offset=0x09DC, A=0x00)
[VRAM] Write 0x89DB = 0x00 (offset=0x09DB, A=0x00)
[VRAM] Write 0x89DA = 0x00 (offset=0x09DA, A=0x00)
[VRAM] Write 0x89D9 = 0x00 (offset=0x09D9, A=0x00)
[VRAM] Write 0x89D8 = 0x00 (offset=0x09D8, A=0x00)
[VRAM] Write 0x89D7 = 0x00 (offset=0x09D7, A=0x00)
[VRAM] Write 0x89D6 = 0x00 (offset=0x09D6, A=0x00)
[VRAM] Write 0x89D5 = 0x00 (offset=0x09D5, A=0x00)
[VRAM] Write 0x89D4 = 0x00 (offset=0x09D4, A=0x00)
[VRAM] Write 0x89D3 = 0x00 (offset=0x09D3, A=0x00)
[VRAM] Write 0x89D2 = 0x00 (offset=0x09D2, A=0x00)
[VRAM] Write 0x89D1 = 0x00 (offset=0x09D1, A=0x00)
[VRAM] Write 0x89D0 = 0x00 (offset=0x09D0, A=0x00)
[VRAM] Write 0x89CF = 0x00 (offset=0x09CF, A=0x00)
[VRAM] Write 0x89CE = 0x00 (offset=0x09CE, A=0x00)
[VRAM] Write 0x89CD = 0x00 (offset=0x09CD, A=0x00)
[VRAM] Write 0x89CC = 0x00 (offset=0x09CC, A=0x00)
[VRAM] Write 0x89CB = 0x00 (offset=0x09CB, A=0x00)
[VRAM] Write 0x89CA = 0x00 (offset=0x09CA, A=0x00)
[VRAM] Write 0x89C9 = 0x00 (offset=0x09C9, A=0x00)
[VRAM] Write 0x89C8 = 0x00 (offset=0x09C8, A=0x00)
[VRAM] Write 0x89C7 = 0x00 (offset=0x09C7, A=0x00)
[VRAM] Write 0x89C6 = 0x00 (offset=0x09C6, A=0x00)
[VRAM] Write 0x89C5 = 0x00 (offset=0x09C5, A=0x00)
[VRAM] Write 0x89C4 = 0x00 (offset=0x09C4, A=0x00)
[VRAM] Write 0x89C3 = 0x00 (offset=0x09C3, A=0x00)
[VRAM] Write 0x89C2 = 0x00 (offset=0x09C2, A=0x00)
[VRAM] Write 0x89C1 = 0x00 (offset=0x09C1, A=0x00)
[VRAM] Write 0x89C0 = 0x00 (offset=0x09C0, A=0x00)
[VRAM] Write 0x89BF = 0x00 (offset=0x09BF, A=0x00)
[VRAM] Write 0x89BE = 0x00 (offset=0x09BE, A=0x00)
[VRAM] Write 0x89BD = 0x00 (offset=0x09BD, A=0x00)
[VRAM] Write 0x89BC = 0x00 (offset=0x09BC, A=0x00)
[VRAM] Write 0x89BB = 0x00 (offset=0x09BB, A=0x00)
[VRAM] Write 0x89BA = 0x00 (offset=0x09BA, A=0x00)
[VRAM] Write 0x89B9 = 0x00 (offset=0x09B9, A=0x00)
[VRAM] Write 0x89B8 = 0x00 (offset=0x09B8, A=0x00)
[VRAM] Write 0x89B7 = 0x00 (offset=0x09B7, A=0x00)
[VRAM] Write 0x89B6 = 0x00 (offset=0x09B6, A=0x00)
[VRAM] Write 0x89B5 = 0x00 (offset=0x09B5, A=0x00)
[VRAM] Write 0x89B4 = 0x00 (offset=0x09B4, A=0x00)
[VRAM] Write 0x89B3 = 0x00 (offset=0x09B3, A=0x00)
[VRAM] Write 0x89B2 = 0x00 (offset=0x09B2, A=0x00)
[VRAM] Write 0x89B1 = 0x00 (offset=0x09B1, A=0x00)
[VRAM] Write 0x89B0 = 0x00 (offset=0x09B0, A=0x00)
[VRAM] Write 0x89AF = 0x00 (offset=0x09AF, A=0x00)
[VRAM] Write 0x89AE = 0x00 (offset=0x09AE, A=0x00)
[VRAM] Write 0x89AD = 0x00 (offset=0x09AD, A=0x00)
[VRAM] Write 0x89AC = 0x00 (offset=0x09AC, A=0x00)
[VRAM] Write 0x89AB = 0x00 (offset=0x09AB, A=0x00)
[VRAM] Write 0x89AA = 0x00 (offset=0x09AA, A=0x00)
[VRAM] Write 0x89A9 = 0x00 (offset=0x09A9, A=0x00)
[VRAM] Write 0x89A8 = 0x00 (offset=0x09A8, A=0x00)
[VRAM] Write 0x89A7 = 0x00 (offset=0x09A7, A=0x00)
[VRAM] Write 0x89A6 = 0x00 (offset=0x09A6, A=0x00)
[VRAM] Write 0x89A5 = 0x00 (offset=0x09A5, A=0x00)
[VRAM] Write 0x89A4 = 0x00 (offset=0x09A4, A=0x00)
[VRAM] Write 0x89A3 = 0x00 (offset=0x09A3, A=0x00)
[VRAM] Write 0x89A2 = 0x00 (offset=0x09A2, A=0x00)
[VRAM] Write 0x89A1 = 0x00 (offset=0x09A1, A=0x00)
[VRAM] Write 0x89A0 = 0x00 (offset=0x09A0, A=0x00)
[VRAM] Write 0x899F = 0x00 (offset=0x099F, A=0x00)
[VRAM] Write 0x899E = 0x00 (offset=0x099E, A=0x00)
[VRAM] Write 0x899D = 0x00 (offset=0x099D, A=0x00)
[VRAM] Write 0x899C = 0x00 (offset=0x099C, A=0x00)
[VRAM] Write 0x899B = 0x00 (offset=0x099B, A=0x00)
[VRAM] Write 0x899A = 0x00 (offset=0x099A, A=0x00)
[VRAM] Write 0x8999 = 0x00 (offset=0x0999, A=0x00)
[VRAM] Write 0x8998 = 0x00 (offset=0x0998, A=0x00)
[VRAM] Write 0x8997 = 0x00 (offset=0x0997, A=0x00)
[VRAM] Write 0x8996 = 0x00 (offset=0x0996, A=0x00)
[VRAM] Write 0x8995 = 0x00 (offset=0x0995, A=0x00)
[VRAM] Write 0x8994 = 0x00 (offset=0x0994, A=0x00)
[VRAM] Write 0x8993 = 0x00 (offset=0x0993, A=0x00)
[VRAM] Write 0x8992 = 0x00 (offset=0x0992, A=0x00)
[VRAM] Write 0x8991 = 0x00 (offset=0x0991, A=0x00)
[VRAM] Write 0x8990 = 0x00 (offset=0x0990, A=0x00)
[VRAM] Write 0x898F = 0x00 (offset=0x098F, A=0x00)
[VRAM] Write 0x898E = 0x00 (offset=0x098E, A=0x00)
[VRAM] Write 0x898D = 0x00 (offset=0x098D, A=0x00)
[VRAM] Write 0x898C = 0x00 (offset=0x098C, A=0x00)
[VRAM] Write 0x898B = 0x00 (offset=0x098B, A=0x00)
[VRAM] Write 0x898A = 0x00 (offset=0x098A, A=0x00)
[VRAM] Write 0x8989 = 0x00 (offset=0x0989, A=0x00)
[VRAM] Write 0x8988 = 0x00 (offset=0x0988, A=0x00)
[VRAM] Write 0x8987 = 0x00 (offset=0x0987, A=0x00)
[VRAM] Write 0x8986 = 0x00 (offset=0x0986, A=0x00)
[VRAM] Write 0x8985 = 0x00 (offset=0x0985, A=0x00)
[VRAM] Write 0x8984 = 0x00 (offset=0x0984, A=0x00)
[VRAM] Write 0x8983 = 0x00 (offset=0x0983, A=0x00)
[VRAM] Write 0x8982 = 0x00 (offset=0x0982, A=0x00)
[VRAM] Write 0x8981 = 0x00 (offset=0x0981, A=0x00)
[VRAM] Write 0x8980 = 0x00 (offset=0x0980, A=0x00)
[VRAM] Write 0x897F = 0x00 (offset=0x097F, A=0x00)
[VRAM] Write 0x897E = 0x00 (offset=0x097E, A=0x00)
[VRAM] Write 0x897D = 0x00 (offset=0x097D, A=0x00)
[VRAM] Write 0x897C = 0x00 (offset=0x097C, A=0x00)
[VRAM] Write 0x897B = 0x00 (offset=0x097B, A=0x00)
[VRAM] Write 0x897A = 0x00 (offset=0x097A, A=0x00)
[VRAM] Write 0x8979 = 0x00 (offset=0x0979, A=0x00)
[VRAM] Write 0x8978 = 0x00 (offset=0x0978, A=0x00)
[VRAM] Write 0x8977 = 0x00 (offset=0x0977, A=0x00)
[VRAM] Write 0x8976 = 0x00 (offset=0x0976, A=0x00)
[VRAM] Write 0x8975 = 0x00 (offset=0x0975, A=0x00)
[VRAM] Write 0x8974 = 0x00 (offset=0x0974, A=0x00)
[VRAM] Write 0x8973 = 0x00 (offset=0x0973, A=0x00)
[VRAM] Write 0x8972 = 0x00 (offset=0x0972, A=0x00)
[VRAM] Write 0x8971 = 0x00 (offset=0x0971, A=0x00)
[VRAM] Write 0x8970 = 0x00 (offset=0x0970, A=0x00)
[VRAM] Write 0x896F = 0x00 (offset=0x096F, A=0x00)
[VRAM] Write 0x896E = 0x00 (offset=0x096E, A=0x00)
[VRAM] Write 0x896D = 0x00 (offset=0x096D, A=0x00)
[VRAM] Write 0x896C = 0x00 (offset=0x096C, A=0x00)
[VRAM] Write 0x896B = 0x00 (offset=0x096B, A=0x00)
[VRAM] Write 0x896A = 0x00 (offset=0x096A, A=0x00)
[VRAM] Write 0x8969 = 0x00 (offset=0x0969, A=0x00)
[VRAM] Write 0x8968 = 0x00 (offset=0x0968, A=0x00)
[VRAM] Write 0x8967 = 0x00 (offset=0x0967, A=0x00)
[VRAM] Write 0x8966 = 0x00 (offset=0x0966, A=0x00)
[VRAM] Write 0x8965 = 0x00 (offset=0x0965, A=0x00)
[VRAM] Write 0x8964 = 0x00 (offset=0x0964, A=0x00)
[VRAM] Write 0x8963 = 0x00 (offset=0x0963, A=0x00)
[VRAM] Write 0x8962 = 0x00 (offset=0x0962, A=0x00)
[VRAM] Write 0x8961 = 0x00 (offset=0x0961, A=0x00)
[VRAM] Write 0x8960 = 0x00 (offset=0x0960, A=0x00)
[VRAM] Write 0x895F = 0x00 (offset=0x095F, A=0x00)
[VRAM] Write 0x895E = 0x00 (offset=0x095E, A=0x00)
[VRAM] Write 0x895D = 0x00 (offset=0x095D, A=0x00)
[VRAM] Write 0x895C = 0x00 (offset=0x095C, A=0x00)
[VRAM] Write 0x895B = 0x00 (offset=0x095B, A=0x00)
[VRAM] Write 0x895A = 0x00 (offset=0x095A, A=0x00)
[VRAM] Write 0x8959 = 0x00 (offset=0x0959, A=0x00)
[VRAM] Write 0x8958 = 0x00 (offset=0x0958, A=0x00)
[VRAM] Write 0x8957 = 0x00 (offset=0x0957, A=0x00)
[VRAM] Write 0x8956 = 0x00 (offset=0x0956, A=0x00)
[VRAM] Write 0x8955 = 0x00 (offset=0x0955, A=0x00)
[VRAM] Write 0x8954 = 0x00 (offset=0x0954, A=0x00)
[VRAM] Write 0x8953 = 0x00 (offset=0x0953, A=0x00)
[VRAM] Write 0x8952 = 0x00 (offset=0x0952, A=0x00)
[VRAM] Write 0x8951 = 0x00 (offset=0x0951, A=0x00)
[VRAM] Write 0x8950 = 0x00 (offset=0x0950, A=0x00)
[VRAM] Write 0x894F = 0x00 (offset=0x094F, A=0x00)
[VRAM] Write 0x894E = 0x00 (offset=0x094E, A=0x00)
[VRAM] Write 0x894D = 0x00 (offset=0x094D, A=0x00)
[VRAM] Write 0x894C = 0x00 (offset=0x094C, A=0x00)
[VRAM] Write 0x894B = 0x00 (offset=0x094B, A=0x00)
[VRAM] Write 0x894A = 0x00 (offset=0x094A, A=0x00)
[VRAM] Write 0x8949 = 0x00 (offset=0x0949, A=0x00)
[VRAM] Write 0x8948 = 0x00 (offset=0x0948, A=0x00)
[VRAM] Write 0x8947 = 0x00 (offset=0x0947, A=0x00)
[VRAM] Write 0x8946 = 0x00 (offset=0x0946, A=0x00)
[VRAM] Write 0x8945 = 0x00 (offset=0x0945, A=0x00)
[VRAM] Write 0x8944 = 0x00 (offset=0x0944, A=0x00)
[VRAM] Write 0x8943 = 0x00 (offset=0x0943, A=0x00)
[VRAM] Write 0x8942 = 0x00 (offset=0x0942, A=0x00)
[VRAM] Write 0x8941 = 0x00 (offset=0x0941, A=0x00)
[VRAM] Write 0x8940 = 0x00 (offset=0x0940, A=0x00)
[VRAM] Write 0x893F = 0x00 (offset=0x093F, A=0x00)
[VRAM] Write 0x893E = 0x00 (offset=0x093E, A=0x00)
[VRAM] Write 0x893D = 0x00 (offset=0x093D, A=0x00)
[VRAM] Write 0x893C = 0x00 (offset=0x093C, A=0x00)
[VRAM] Write 0x893B = 0x00 (offset=0x093B, A=0x00)
[VRAM] Write 0x893A = 0x00 (offset=0x093A, A=0x00)
[VRAM] Write 0x8939 = 0x00 (offset=0x0939, A=0x00)
[VRAM] Write 0x8938 = 0x00 (offset=0x0938, A=0x00)
[VRAM] Write 0x8937 = 0x00 (offset=0x0937, A=0x00)
[VRAM] Write 0x8936 = 0x00 (offset=0x0936, A=0x00)
[VRAM] Write 0x8935 = 0x00 (offset=0x0935, A=0x00)
[VRAM] Write 0x8934 = 0x00 (offset=0x0934, A=0x00)
[VRAM] Write 0x8933 = 0x00 (offset=0x0933, A=0x00)
[VRAM] Write 0x8932 = 0x00 (offset=0x0932, A=0x00)
[VRAM] Write 0x8931 = 0x00 (offset=0x0931, A=0x00)
[VRAM] Write 0x8930 = 0x00 (offset=0x0930, A=0x00)
[VRAM] Write 0x892F = 0x00 (offset=0x092F, A=0x00)
[VRAM] Write 0x892E = 0x00 (offset=0x092E, A=0x00)
[VRAM] Write 0x892D = 0x00 (offset=0x092D, A=0x00)
[VRAM] Write 0x892C = 0x00 (offset=0x092C, A=0x00)
[VRAM] Write 0x892B = 0x00 (offset=0x092B, A=0x00)
[VRAM] Write 0x892A = 0x00 (offset=0x092A, A=0x00)
[VRAM] Write 0x8929 = 0x00 (offset=0x0929, A=0x00)
[VRAM] Write 0x8928 = 0x00 (offset=0x0928, A=0x00)
[VRAM] Write 0x8927 = 0x00 (offset=0x0927, A=0x00)
[VRAM] Write 0x8926 = 0x00 (offset=0x0926, A=0x00)
[VRAM] Write 0x8925 = 0x00 (offset=0x0925, A=0x00)
[VRAM] Write 0x8924 = 0x00 (offset=0x0924, A=0x00)
[VRAM] Write 0x8923 = 0x00 (offset=0x0923, A=0x00)
[VRAM] Write 0x8922 = 0x00 (offset=0x0922, A=0x00)
[VRAM] Write 0x8921 = 0x00 (offset=0x0921, A=0x00)
[VRAM] Write 0x8920 = 0x00 (offset=0x0920, A=0x00)
[VRAM] Write 0x891F = 0x00 (offset=0x091F, A=0x00)
[VRAM] Write 0x891E = 0x00 (offset=0x091E, A=0x00)
[VRAM] Write 0x891D = 0x00 (offset=0x091D, A=0x00)
[VRAM] Write 0x891C = 0x00 (offset=0x091C, A=0x00)
[VRAM] Write 0x891B = 0x00 (offset=0x091B, A=0x00)
[VRAM] Write 0x891A = 0x00 (offset=0x091A, A=0x00)
[VRAM] Write 0x8919 = 0x00 (offset=0x0919, A=0x00)
[VRAM] Write 0x8918 = 0x00 (offset=0x0918, A=0x00)
[VRAM] Write 0x8917 = 0x00 (offset=0x0917, A=0x00)
[VRAM] Write 0x8916 = 0x00 (offset=0x0916, A=0x00)
[VRAM] Write 0x8915 = 0x00 (offset=0x0915, A=0x00)
[VRAM] Write 0x8914 = 0x00 (offset=0x0914, A=0x00)
[VRAM] Write 0x8913 = 0x00 (offset=0x0913, A=0x00)
[VRAM] Write 0x8912 = 0x00 (offset=0x0912, A=0x00)
[VRAM] Write 0x8911 = 0x00 (offset=0x0911, A=0x00)
[VRAM] Write 0x8910 = 0x00 (offset=0x0910, A=0x00)
[VRAM] Write 0x890F = 0x00 (offset=0x090F, A=0x00)
[VRAM] Write 0x890E = 0x00 (offset=0x090E, A=0x00)
[VRAM] Write 0x890D = 0x00 (offset=0x090D, A=0x00)
[VRAM] Write 0x890C = 0x00 (offset=0x090C, A=0x00)
[VRAM] Write 0x890B = 0x00 (offset=0x090B, A=0x00)
[VRAM] Write 0x890A = 0x00 (offset=0x090A, A=0x00)
[VRAM] Write 0x8909 = 0x00 (offset=0x0909, A=0x00)
[VRAM] Write 0x8908 = 0x00 (offset=0x0908, A=0x00)
[VRAM] Write 0x8907 = 0x00 (offset=0x0907, A=0x00)
[VRAM] Write 0x8906 = 0x00 (offset=0x0906, A=0x00)
[VRAM] Write 0x8905 = 0x00 (offset=0x0905, A=0x00)
[VRAM] Write 0x8904 = 0x00 (offset=0x0904, A=0x00)
[VRAM] Write 0x8903 = 0x00 (offset=0x0903, A=0x00)
[VRAM] Write 0x8902 = 0x00 (offset=0x0902, A=0x00)
[VRAM] Write 0x8901 = 0x00 (offset=0x0901, A=0x00)
[VRAM] Write 0x8900 = 0x00 (offset=0x0900, A=0x00)
[VRAM] Write 0x88FF = 0x00 (offset=0x08FF, A=0x00)
[VRAM] Write 0x88FE = 0x00 (offset=0x08FE, A=0x00)
[VRAM] Write 0x88FD = 0x00 (offset=0x08FD, A=0x00)
[VRAM] Write 0x88FC = 0x00 (offset=0x08FC, A=0x00)
[VRAM] Write 0x88FB = 0x00 (offset=0x08FB, A=0x00)
[VRAM] Write 0x88FA = 0x00 (offset=0x08FA, A=0x00)
[VRAM] Write 0x88F9 = 0x00 (offset=0x08F9, A=0x00)
[VRAM] Write 0x88F8 = 0x00 (offset=0x08F8, A=0x00)
[VRAM] Write 0x88F7 = 0x00 (offset=0x08F7, A=0x00)
[VRAM] Write 0x88F6 = 0x00 (offset=0x08F6, A=0x00)
[VRAM] Write 0x88F5 = 0x00 (offset=0x08F5, A=0x00)
[VRAM] Write 0x88F4 = 0x00 (offset=0x08F4, A=0x00)
[VRAM] Write 0x88F3 = 0x00 (offset=0x08F3, A=0x00)
[VRAM] Write 0x88F2 = 0x00 (offset=0x08F2, A=0x00)
[VRAM] Write 0x88F1 = 0x00 (offset=0x08F1, A=0x00)
[VRAM] Write 0x88F0 = 0x00 (offset=0x08F0, A=0x00)
[VRAM] Write 0x88EF = 0x00 (offset=0x08EF, A=0x00)
[VRAM] Write 0x88EE = 0x00 (offset=0x08EE, A=0x00)
[VRAM] Write 0x88ED = 0x00 (offset=0x08ED, A=0x00)
[VRAM] Write 0x88EC = 0x00 (offset=0x08EC, A=0x00)
[VRAM] Write 0x88EB = 0x00 (offset=0x08EB, A=0x00)
[VRAM] Write 0x88EA = 0x00 (offset=0x08EA, A=0x00)
[VRAM] Write 0x88E9 = 0x00 (offset=0x08E9, A=0x00)
[VRAM] Write 0x88E8 = 0x00 (offset=0x08E8, A=0x00)
[VRAM] Write 0x88E7 = 0x00 (offset=0x08E7, A=0x00)
[VRAM] Write 0x88E6 = 0x00 (offset=0x08E6, A=0x00)
[VRAM] Write 0x88E5 = 0x00 (offset=0x08E5, A=0x00)
[VRAM] Write 0x88E4 = 0x00 (offset=0x08E4, A=0x00)
[VRAM] Write 0x88E3 = 0x00 (offset=0x08E3, A=0x00)
[VRAM] Write 0x88E2 = 0x00 (offset=0x08E2, A=0x00)
[VRAM] Write 0x88E1 = 0x00 (offset=0x08E1, A=0x00)
[VRAM] Write 0x88E0 = 0x00 (offset=0x08E0, A=0x00)
[VRAM] Write 0x88DF = 0x00 (offset=0x08DF, A=0x00)
[VRAM] Write 0x88DE = 0x00 (offset=0x08DE, A=0x00)
[VRAM] Write 0x88DD = 0x00 (offset=0x08DD, A=0x00)
[VRAM] Write 0x88DC = 0x00 (offset=0x08DC, A=0x00)
[VRAM] Write 0x88DB = 0x00 (offset=0x08DB, A=0x00)
[VRAM] Write 0x88DA = 0x00 (offset=0x08DA, A=0x00)
[VRAM] Write 0x88D9 = 0x00 (offset=0x08D9, A=0x00)
[VRAM] Write 0x88D8 = 0x00 (offset=0x08D8, A=0x00)
[VRAM] Write 0x88D7 = 0x00 (offset=0x08D7, A=0x00)
[VRAM] Write 0x88D6 = 0x00 (offset=0x08D6, A=0x00)
[VRAM] Write 0x88D5 = 0x00 (offset=0x08D5, A=0x00)
[VRAM] Write 0x88D4 = 0x00 (offset=0x08D4, A=0x00)
[VRAM] Write 0x88D3 = 0x00 (offset=0x08D3, A=0x00)
[VRAM] Write 0x88D2 = 0x00 (offset=0x08D2, A=0x00)
[VRAM] Write 0x88D1 = 0x00 (offset=0x08D1, A=0x00)
[VRAM] Write 0x88D0 = 0x00 (offset=0x08D0, A=0x00)
[VRAM] Write 0x88CF = 0x00 (offset=0x08CF, A=0x00)
[VRAM] Write 0x88CE = 0x00 (offset=0x08CE, A=0x00)
[VRAM] Write 0x88CD = 0x00 (offset=0x08CD, A=0x00)
[VRAM] Write 0x88CC = 0x00 (offset=0x08CC, A=0x00)
[VRAM] Write 0x88CB = 0x00 (offset=0x08CB, A=0x00)
[VRAM] Write 0x88CA = 0x00 (offset=0x08CA, A=0x00)
[VRAM] Write 0x88C9 = 0x00 (offset=0x08C9, A=0x00)
[VRAM] Write 0x88C8 = 0x00 (offset=0x08C8, A=0x00)
[VRAM] Write 0x88C7 = 0x00 (offset=0x08C7, A=0x00)
[VRAM] Write 0x88C6 = 0x00 (offset=0x08C6, A=0x00)
[VRAM] Write 0x88C5 = 0x00 (offset=0x08C5, A=0x00)
[VRAM] Write 0x88C4 = 0x00 (offset=0x08C4, A=0x00)
[VRAM] Write 0x88C3 = 0x00 (offset=0x08C3, A=0x00)
[VRAM] Write 0x88C2 = 0x00 (offset=0x08C2, A=0x00)
[VRAM] Write 0x88C1 = 0x00 (offset=0x08C1, A=0x00)
[VRAM] Write 0x88C0 = 0x00 (offset=0x08C0, A=0x00)
[VRAM] Write 0x88BF = 0x00 (offset=0x08BF, A=0x00)
[VRAM] Write 0x88BE = 0x00 (offset=0x08BE, A=0x00)
[VRAM] Write 0x88BD = 0x00 (offset=0x08BD, A=0x00)
[VRAM] Write 0x88BC = 0x00 (offset=0x08BC, A=0x00)
[VRAM] Write 0x88BB = 0x00 (offset=0x08BB, A=0x00)
[VRAM] Write 0x88BA = 0x00 (offset=0x08BA, A=0x00)
[VRAM] Write 0x88B9 = 0x00 (offset=0x08B9, A=0x00)
[VRAM] Write 0x88B8 = 0x00 (offset=0x08B8, A=0x00)
[VRAM] Write 0x88B7 = 0x00 (offset=0x08B7, A=0x00)
[VRAM] Write 0x88B6 = 0x00 (offset=0x08B6, A=0x00)
[VRAM] Write 0x88B5 = 0x00 (offset=0x08B5, A=0x00)
[VRAM] Write 0x88B4 = 0x00 (offset=0x08B4, A=0x00)
[VRAM] Write 0x88B3 = 0x00 (offset=0x08B3, A=0x00)
[VRAM] Write 0x88B2 = 0x00 (offset=0x08B2, A=0x00)
[VRAM] Write 0x88B1 = 0x00 (offset=0x08B1, A=0x00)
[VRAM] Write 0x88B0 = 0x00 (offset=0x08B0, A=0x00)
[VRAM] Write 0x88AF = 0x00 (offset=0x08AF, A=0x00)
[VRAM] Write 0x88AE = 0x00 (offset=0x08AE, A=0x00)
[VRAM] Write 0x88AD = 0x00 (offset=0x08AD, A=0x00)
[VRAM] Write 0x88AC = 0x00 (offset=0x08AC, A=0x00)
[VRAM] Write 0x88AB = 0x00 (offset=0x08AB, A=0x00)
[VRAM] Write 0x88AA = 0x00 (offset=0x08AA, A=0x00)
[VRAM] Write 0x88A9 = 0x00 (offset=0x08A9, A=0x00)
[VRAM] Write 0x88A8 = 0x00 (offset=0x08A8, A=0x00)
[VRAM] Write 0x88A7 = 0x00 (offset=0x08A7, A=0x00)
[VRAM] Write 0x88A6 = 0x00 (offset=0x08A6, A=0x00)
[VRAM] Write 0x88A5 = 0x00 (offset=0x08A5, A=0x00)
[VRAM] Write 0x88A4 = 0x00 (offset=0x08A4, A=0x00)
[VRAM] Write 0x88A3 = 0x00 (offset=0x08A3, A=0x00)
[VRAM] Write 0x88A2 = 0x00 (offset=0x08A2, A=0x00)
[VRAM] Write 0x88A1 = 0x00 (offset=0x08A1, A=0x00)
[VRAM] Write 0x88A0 = 0x00 (offset=0x08A0, A=0x00)
[VRAM] Write 0x889F = 0x00 (offset=0x089F, A=0x00)
[VRAM] Write 0x889E = 0x00 (offset=0x089E, A=0x00)
[VRAM] Write 0x889D = 0x00 (offset=0x089D, A=0x00)
[VRAM] Write 0x889C = 0x00 (offset=0x089C, A=0x00)
[VRAM] Write 0x889B = 0x00 (offset=0x089B, A=0x00)
[VRAM] Write 0x889A = 0x00 (offset=0x089A, A=0x00)
[VRAM] Write 0x8899 = 0x00 (offset=0x0899, A=0x00)
[VRAM] Write 0x8898 = 0x00 (offset=0x0898, A=0x00)
[VRAM] Write 0x8897 = 0x00 (offset=0x0897, A=0x00)
[VRAM] Write 0x8896 = 0x00 (offset=0x0896, A=0x00)
[VRAM] Write 0x8895 = 0x00 (offset=0x0895, A=0x00)
[VRAM] Write 0x8894 = 0x00 (offset=0x0894, A=0x00)
[VRAM] Write 0x8893 = 0x00 (offset=0x0893, A=0x00)
[VRAM] Write 0x8892 = 0x00 (offset=0x0892, A=0x00)
[VRAM] Write 0x8891 = 0x00 (offset=0x0891, A=0x00)
[VRAM] Write 0x8890 = 0x00 (offset=0x0890, A=0x00)
[VRAM] Write 0x888F = 0x00 (offset=0x088F, A=0x00)
[VRAM] Write 0x888E = 0x00 (offset=0x088E, A=0x00)
[VRAM] Write 0x888D = 0x00 (offset=0x088D, A=0x00)
[VRAM] Write 0x888C = 0x00 (offset=0x088C, A=0x00)
[VRAM] Write 0x888B = 0x00 (offset=0x088B, A=0x00)
[VRAM] Write 0x888A = 0x00 (offset=0x088A, A=0x00)
[VRAM] Write 0x8889 = 0x00 (offset=0x0889, A=0x00)
[VRAM] Write 0x8888 = 0x00 (offset=0x0888, A=0x00)
[VRAM] Write 0x8887 = 0x00 (offset=0x0887, A=0x00)
[VRAM] Write 0x8886 = 0x00 (offset=0x0886, A=0x00)
[VRAM] Write 0x8885 = 0x00 (offset=0x0885, A=0x00)
[VRAM] Write 0x8884 = 0x00 (offset=0x0884, A=0x00)
[VRAM] Write 0x8883 = 0x00 (offset=0x0883, A=0x00)
[VRAM] Write 0x8882 = 0x00 (offset=0x0882, A=0x00)
[VRAM] Write 0x8881 = 0x00 (offset=0x0881, A=0x00)
[VRAM] Write 0x8880 = 0x00 (offset=0x0880, A=0x00)
[VRAM] Write 0x887F = 0x00 (offset=0x087F, A=0x00)
[VRAM] Write 0x887E = 0x00 (offset=0x087E, A=0x00)
[VRAM] Write 0x887D = 0x00 (offset=0x087D, A=0x00)
[VRAM] Write 0x887C = 0x00 (offset=0x087C, A=0x00)
[VRAM] Write 0x887B = 0x00 (offset=0x087B, A=0x00)
[VRAM] Write 0x887A = 0x00 (offset=0x087A, A=0x00)
[VRAM] Write 0x8879 = 0x00 (offset=0x0879, A=0x00)
[VRAM] Write 0x8878 = 0x00 (offset=0x0878, A=0x00)
[VRAM] Write 0x8877 = 0x00 (offset=0x0877, A=0x00)
[VRAM] Write 0x8876 = 0x00 (offset=0x0876, A=0x00)
[VRAM] Write 0x8875 = 0x00 (offset=0x0875, A=0x00)
[VRAM] Write 0x8874 = 0x00 (offset=0x0874, A=0x00)
[VRAM] Write 0x8873 = 0x00 (offset=0x0873, A=0x00)
[VRAM] Write 0x8872 = 0x00 (offset=0x0872, A=0x00)
[VRAM] Write 0x8871 = 0x00 (offset=0x0871, A=0x00)
[VRAM] Write 0x8870 = 0x00 (offset=0x0870, A=0x00)
[VRAM] Write 0x886F = 0x00 (offset=0x086F, A=0x00)
[VRAM] Write 0x886E = 0x00 (offset=0x086E, A=0x00)
[VRAM] Write 0x886D = 0x00 (offset=0x086D, A=0x00)
[VRAM] Write 0x886C = 0x00 (offset=0x086C, A=0x00)
[VRAM] Write 0x886B = 0x00 (offset=0x086B, A=0x00)
[VRAM] Write 0x886A = 0x00 (offset=0x086A, A=0x00)
[VRAM] Write 0x8869 = 0x00 (offset=0x0869, A=0x00)
[VRAM] Write 0x8868 = 0x00 (offset=0x0868, A=0x00)
[VRAM] Write 0x8867 = 0x00 (offset=0x0867, A=0x00)
[VRAM] Write 0x8866 = 0x00 (offset=0x0866, A=0x00)
[VRAM] Write 0x8865 = 0x00 (offset=0x0865, A=0x00)
[VRAM] Write 0x8864 = 0x00 (offset=0x0864, A=0x00)
[VRAM] Write 0x8863 = 0x00 (offset=0x0863, A=0x00)
[VRAM] Write 0x8862 = 0x00 (offset=0x0862, A=0x00)
[VRAM] Write 0x8861 = 0x00 (offset=0x0861, A=0x00)
[VRAM] Write 0x8860 = 0x00 (offset=0x0860, A=0x00)
[VRAM] Write 0x885F = 0x00 (offset=0x085F, A=0x00)
[VRAM] Write 0x885E = 0x00 (offset=0x085E, A=0x00)
[VRAM] Write 0x885D = 0x00 (offset=0x085D, A=0x00)
[VRAM] Write 0x885C = 0x00 (offset=0x085C, A=0x00)
[VRAM] Write 0x885B = 0x00 (offset=0x085B, A=0x00)
[VRAM] Write 0x885A = 0x00 (offset=0x085A, A=0x00)
[VRAM] Write 0x8859 = 0x00 (offset=0x0859, A=0x00)
[VRAM] Write 0x8858 = 0x00 (offset=0x0858, A=0x00)
[VRAM] Write 0x8857 = 0x00 (offset=0x0857, A=0x00)
[VRAM] Write 0x8856 = 0x00 (offset=0x0856, A=0x00)
[VRAM] Write 0x8855 = 0x00 (offset=0x0855, A=0x00)
[VRAM] Write 0x8854 = 0x00 (offset=0x0854, A=0x00)
[VRAM] Write 0x8853 = 0x00 (offset=0x0853, A=0x00)
[VRAM] Write 0x8852 = 0x00 (offset=0x0852, A=0x00)
[VRAM] Write 0x8851 = 0x00 (offset=0x0851, A=0x00)
[VRAM] Write 0x8850 = 0x00 (offset=0x0850, A=0x00)
[VRAM] Write 0x884F = 0x00 (offset=0x084F, A=0x00)
[VRAM] Write 0x884E = 0x00 (offset=0x084E, A=0x00)
[VRAM] Write 0x884D = 0x00 (offset=0x084D, A=0x00)
[VRAM] Write 0x884C = 0x00 (offset=0x084C, A=0x00)
[VRAM] Write 0x884B = 0x00 (offset=0x084B, A=0x00)
[VRAM] Write 0x884A = 0x00 (offset=0x084A, A=0x00)
[VRAM] Write 0x8849 = 0x00 (offset=0x0849, A=0x00)
[VRAM] Write 0x8848 = 0x00 (offset=0x0848, A=0x00)
[VRAM] Write 0x8847 = 0x00 (offset=0x0847, A=0x00)
[VRAM] Write 0x8846 = 0x00 (offset=0x0846, A=0x00)
[VRAM] Write 0x8845 = 0x00 (offset=0x0845, A=0x00)
[VRAM] Write 0x8844 = 0x00 (offset=0x0844, A=0x00)
[VRAM] Write 0x8843 = 0x00 (offset=0x0843, A=0x00)
[VRAM] Write 0x8842 = 0x00 (offset=0x0842, A=0x00)
[VRAM] Write 0x8841 = 0x00 (offset=0x0841, A=0x00)
[VRAM] Write 0x8840 = 0x00 (offset=0x0840, A=0x00)
[VRAM] Write 0x883F = 0x00 (offset=0x083F, A=0x00)
[VRAM] Write 0x883E = 0x00 (offset=0x083E, A=0x00)
[VRAM] Write 0x883D = 0x00 (offset=0x083D, A=0x00)
[VRAM] Write 0x883C = 0x00 (offset=0x083C, A=0x00)
[VRAM] Write 0x883B = 0x00 (offset=0x083B, A=0x00)
[VRAM] Write 0x883A = 0x00 (offset=0x083A, A=0x00)
[VRAM] Write 0x8839 = 0x00 (offset=0x0839, A=0x00)
[VRAM] Write 0x8838 = 0x00 (offset=0x0838, A=0x00)
[VRAM] Write 0x8837 = 0x00 (offset=0x0837, A=0x00)
[VRAM] Write 0x8836 = 0x00 (offset=0x0836, A=0x00)
[VRAM] Write 0x8835 = 0x00 (offset=0x0835, A=0x00)
[VRAM] Write 0x8834 = 0x00 (offset=0x0834, A=0x00)
[VRAM] Write 0x8833 = 0x00 (offset=0x0833, A=0x00)
[VRAM] Write 0x8832 = 0x00 (offset=0x0832, A=0x00)
[VRAM] Write 0x8831 = 0x00 (offset=0x0831, A=0x00)
[VRAM] Write 0x8830 = 0x00 (offset=0x0830, A=0x00)
[VRAM] Write 0x882F = 0x00 (offset=0x082F, A=0x00)
[VRAM] Write 0x882E = 0x00 (offset=0x082E, A=0x00)
[VRAM] Write 0x882D = 0x00 (offset=0x082D, A=0x00)
[VRAM] Write 0x882C = 0x00 (offset=0x082C, A=0x00)
[VRAM] Write 0x882B = 0x00 (offset=0x082B, A=0x00)
[VRAM] Write 0x882A = 0x00 (offset=0x082A, A=0x00)
[VRAM] Write 0x8829 = 0x00 (offset=0x0829, A=0x00)
[VRAM] Write 0x8828 = 0x00 (offset=0x0828, A=0x00)
[VRAM] Write 0x8827 = 0x00 (offset=0x0827, A=0x00)
[VRAM] Write 0x8826 = 0x00 (offset=0x0826, A=0x00)
[VRAM] Write 0x8825 = 0x00 (offset=0x0825, A=0x00)
[VRAM] Write 0x8824 = 0x00 (offset=0x0824, A=0x00)
[VRAM] Write 0x8823 = 0x00 (offset=0x0823, A=0x00)
[VRAM] Write 0x8822 = 0x00 (offset=0x0822, A=0x00)
[VRAM] Write 0x8821 = 0x00 (offset=0x0821, A=0x00)
[VRAM] Write 0x8820 = 0x00 (offset=0x0820, A=0x00)
[VRAM] Write 0x881F = 0x00 (offset=0x081F, A=0x00)
[VRAM] Write 0x881E = 0x00 (offset=0x081E, A=0x00)
[VRAM] Write 0x881D = 0x00 (offset=0x081D, A=0x00)
[VRAM] Write 0x881C = 0x00 (offset=0x081C, A=0x00)
[VRAM] Write 0x881B = 0x00 (offset=0x081B, A=0x00)
[VRAM] Write 0x881A = 0x00 (offset=0x081A, A=0x00)
[VRAM] Write 0x8819 = 0x00 (offset=0x0819, A=0x00)
[VRAM] Write 0x8818 = 0x00 (offset=0x0818, A=0x00)
[VRAM] Write 0x8817 = 0x00 (offset=0x0817, A=0x00)
[VRAM] Write 0x8816 = 0x00 (offset=0x0816, A=0x00)
[VRAM] Write 0x8815 = 0x00 (offset=0x0815, A=0x00)
[VRAM] Write 0x8814 = 0x00 (offset=0x0814, A=0x00)
[VRAM] Write 0x8813 = 0x00 (offset=0x0813, A=0x00)
[VRAM] Write 0x8812 = 0x00 (offset=0x0812, A=0x00)
[VRAM] Write 0x8811 = 0x00 (offset=0x0811, A=0x00)
[VRAM] Write 0x8810 = 0x00 (offset=0x0810, A=0x00)
[VRAM] Write 0x880F = 0x00 (offset=0x080F, A=0x00)
[VRAM] Write 0x880E = 0x00 (offset=0x080E, A=0x00)
[VRAM] Write 0x880D = 0x00 (offset=0x080D, A=0x00)
[VRAM] Write 0x880C = 0x00 (offset=0x080C, A=0x00)
[VRAM] Write 0x880B = 0x00 (offset=0x080B, A=0x00)
[VRAM] Write 0x880A = 0x00 (offset=0x080A, A=0x00)
[VRAM] Write 0x8809 = 0x00 (offset=0x0809, A=0x00)
[VRAM] Write 0x8808 = 0x00 (offset=0x0808, A=0x00)
[VRAM] Write 0x8807 = 0x00 (offset=0x0807, A=0x00)
[VRAM] Write 0x8806 = 0x00 (offset=0x0806, A=0x00)
[VRAM] Write 0x8805 = 0x00 (offset=0x0805, A=0x00)
[VRAM] Write 0x8804 = 0x00 (offset=0x0804, A=0x00)
[VRAM] Write 0x8803 = 0x00 (offset=0x0803, A=0x00)
[VRAM] Write 0x8802 = 0x00 (offset=0x0802, A=0x00)
[VRAM] Write 0x8801 = 0x00 (offset=0x0801, A=0x00)
[VRAM] Write 0x8800 = 0x00 (offset=0x0800, A=0x00)
[VRAM] Write 0x87FF = 0x00 (offset=0x07FF, A=0x00)
[VRAM] Write 0x87FE = 0x00 (offset=0x07FE, A=0x00)
[VRAM] Write 0x87FD = 0x00 (offset=0x07FD, A=0x00)
[VRAM] Write 0x87FC = 0x00 (offset=0x07FC, A=0x00)
[VRAM] Write 0x87FB = 0x00 (offset=0x07FB, A=0x00)
[VRAM] Write 0x87FA = 0x00 (offset=0x07FA, A=0x00)
[VRAM] Write 0x87F9 = 0x00 (offset=0x07F9, A=0x00)
[VRAM] Write 0x87F8 = 0x00 (offset=0x07F8, A=0x00)
[VRAM] Write 0x87F7 = 0x00 (offset=0x07F7, A=0x00)
[VRAM] Write 0x87F6 = 0x00 (offset=0x07F6, A=0x00)
[VRAM] Write 0x87F5 = 0x00 (offset=0x07F5, A=0x00)
[VRAM] Write 0x87F4 = 0x00 (offset=0x07F4, A=0x00)
[VRAM] Write 0x87F3 = 0x00 (offset=0x07F3, A=0x00)
[VRAM] Write 0x87F2 = 0x00 (offset=0x07F2, A=0x00)
[VRAM] Write 0x87F1 = 0x00 (offset=0x07F1, A=0x00)
[VRAM] Write 0x87F0 = 0x00 (offset=0x07F0, A=0x00)
[VRAM] Write 0x87EF = 0x00 (offset=0x07EF, A=0x00)
[VRAM] Write 0x87EE = 0x00 (offset=0x07EE, A=0x00)
[VRAM] Write 0x87ED = 0x00 (offset=0x07ED, A=0x00)
[VRAM] Write 0x87EC = 0x00 (offset=0x07EC, A=0x00)
[VRAM] Write 0x87EB = 0x00 (offset=0x07EB, A=0x00)
[VRAM] Write 0x87EA = 0x00 (offset=0x07EA, A=0x00)
[VRAM] Write 0x87E9 = 0x00 (offset=0x07E9, A=0x00)
[VRAM] Write 0x87E8 = 0x00 (offset=0x07E8, A=0x00)
[VRAM] Write 0x87E7 = 0x00 (offset=0x07E7, A=0x00)
[VRAM] Write 0x87E6 = 0x00 (offset=0x07E6, A=0x00)
[VRAM] Write 0x87E5 = 0x00 (offset=0x07E5, A=0x00)
[VRAM] Write 0x87E4 = 0x00 (offset=0x07E4, A=0x00)
[VRAM] Write 0x87E3 = 0x00 (offset=0x07E3, A=0x00)
[VRAM] Write 0x87E2 = 0x00 (offset=0x07E2, A=0x00)
[VRAM] Write 0x87E1 = 0x00 (offset=0x07E1, A=0x00)
[VRAM] Write 0x87E0 = 0x00 (offset=0x07E0, A=0x00)
[VRAM] Write 0x87DF = 0x00 (offset=0x07DF, A=0x00)
[VRAM] Write 0x87DE = 0x00 (offset=0x07DE, A=0x00)
[VRAM] Write 0x87DD = 0x00 (offset=0x07DD, A=0x00)
[VRAM] Write 0x87DC = 0x00 (offset=0x07DC, A=0x00)
[VRAM] Write 0x87DB = 0x00 (offset=0x07DB, A=0x00)
[VRAM] Write 0x87DA = 0x00 (offset=0x07DA, A=0x00)
[VRAM] Write 0x87D9 = 0x00 (offset=0x07D9, A=0x00)
[VRAM] Write 0x87D8 = 0x00 (offset=0x07D8, A=0x00)
[VRAM] Write 0x87D7 = 0x00 (offset=0x07D7, A=0x00)
[VRAM] Write 0x87D6 = 0x00 (offset=0x07D6, A=0x00)
[VRAM] Write 0x87D5 = 0x00 (offset=0x07D5, A=0x00)
[VRAM] Write 0x87D4 = 0x00 (offset=0x07D4, A=0x00)
[VRAM] Write 0x87D3 = 0x00 (offset=0x07D3, A=0x00)
[VRAM] Write 0x87D2 = 0x00 (offset=0x07D2, A=0x00)
[VRAM] Write 0x87D1 = 0x00 (offset=0x07D1, A=0x00)
[VRAM] Write 0x87D0 = 0x00 (offset=0x07D0, A=0x00)
[VRAM] Write 0x87CF = 0x00 (offset=0x07CF, A=0x00)
[VRAM] Write 0x87CE = 0x00 (offset=0x07CE, A=0x00)
[VRAM] Write 0x87CD = 0x00 (offset=0x07CD, A=0x00)
[VRAM] Write 0x87CC = 0x00 (offset=0x07CC, A=0x00)
[VRAM] Write 0x87CB = 0x00 (offset=0x07CB, A=0x00)
[VRAM] Write 0x87CA = 0x00 (offset=0x07CA, A=0x00)
[VRAM] Write 0x87C9 = 0x00 (offset=0x07C9, A=0x00)
[VRAM] Write 0x87C8 = 0x00 (offset=0x07C8, A=0x00)
[VRAM] Write 0x87C7 = 0x00 (offset=0x07C7, A=0x00)
[VRAM] Write 0x87C6 = 0x00 (offset=0x07C6, A=0x00)
[VRAM] Write 0x87C5 = 0x00 (offset=0x07C5, A=0x00)
[VRAM] Write 0x87C4 = 0x00 (offset=0x07C4, A=0x00)
[VRAM] Write 0x87C3 = 0x00 (offset=0x07C3, A=0x00)
[VRAM] Write 0x87C2 = 0x00 (offset=0x07C2, A=0x00)
[VRAM] Write 0x87C1 = 0x00 (offset=0x07C1, A=0x00)
[VRAM] Write 0x87C0 = 0x00 (offset=0x07C0, A=0x00)
[VRAM] Write 0x87BF = 0x00 (offset=0x07BF, A=0x00)
[VRAM] Write 0x87BE = 0x00 (offset=0x07BE, A=0x00)
[VRAM] Write 0x87BD = 0x00 (offset=0x07BD, A=0x00)
[VRAM] Write 0x87BC = 0x00 (offset=0x07BC, A=0x00)
[VRAM] Write 0x87BB = 0x00 (offset=0x07BB, A=0x00)
[VRAM] Write 0x87BA = 0x00 (offset=0x07BA, A=0x00)
[VRAM] Write 0x87B9 = 0x00 (offset=0x07B9, A=0x00)
[VRAM] Write 0x87B8 = 0x00 (offset=0x07B8, A=0x00)
[VRAM] Write 0x87B7 = 0x00 (offset=0x07B7, A=0x00)
[VRAM] Write 0x87B6 = 0x00 (offset=0x07B6, A=0x00)
[VRAM] Write 0x87B5 = 0x00 (offset=0x07B5, A=0x00)
[VRAM] Write 0x87B4 = 0x00 (offset=0x07B4, A=0x00)
[VRAM] Write 0x87B3 = 0x00 (offset=0x07B3, A=0x00)
[VRAM] Write 0x87B2 = 0x00 (offset=0x07B2, A=0x00)
[VRAM] Write 0x87B1 = 0x00 (offset=0x07B1, A=0x00)
[VRAM] Write 0x87B0 = 0x00 (offset=0x07B0, A=0x00)
[VRAM] Write 0x87AF = 0x00 (offset=0x07AF, A=0x00)
[VRAM] Write 0x87AE = 0x00 (offset=0x07AE, A=0x00)
[VRAM] Write 0x87AD = 0x00 (offset=0x07AD, A=0x00)
[VRAM] Write 0x87AC = 0x00 (offset=0x07AC, A=0x00)
[VRAM] Write 0x87AB = 0x00 (offset=0x07AB, A=0x00)
[VRAM] Write 0x87AA = 0x00 (offset=0x07AA, A=0x00)
[VRAM] Write 0x87A9 = 0x00 (offset=0x07A9, A=0x00)
[VRAM] Write 0x87A8 = 0x00 (offset=0x07A8, A=0x00)
[VRAM] Write 0x87A7 = 0x00 (offset=0x07A7, A=0x00)
[VRAM] Write 0x87A6 = 0x00 (offset=0x07A6, A=0x00)
[VRAM] Write 0x87A5 = 0x00 (offset=0x07A5, A=0x00)
[VRAM] Write 0x87A4 = 0x00 (offset=0x07A4, A=0x00)
[VRAM] Write 0x87A3 = 0x00 (offset=0x07A3, A=0x00)
[VRAM] Write 0x87A2 = 0x00 (offset=0x07A2, A=0x00)
[VRAM] Write 0x87A1 = 0x00 (offset=0x07A1, A=0x00)
[VRAM] Write 0x87A0 = 0x00 (offset=0x07A0, A=0x00)
[VRAM] Write 0x879F = 0x00 (offset=0x079F, A=0x00)
[VRAM] Write 0x879E = 0x00 (offset=0x079E, A=0x00)
[VRAM] Write 0x879D = 0x00 (offset=0x079D, A=0x00)
[VRAM] Write 0x879C = 0x00 (offset=0x079C, A=0x00)
[VRAM] Write 0x879B = 0x00 (offset=0x079B, A=0x00)
[VRAM] Write 0x879A = 0x00 (offset=0x079A, A=0x00)
[VRAM] Write 0x8799 = 0x00 (offset=0x0799, A=0x00)
[VRAM] Write 0x8798 = 0x00 (offset=0x0798, A=0x00)
[VRAM] Write 0x8797 = 0x00 (offset=0x0797, A=0x00)
[VRAM] Write 0x8796 = 0x00 (offset=0x0796, A=0x00)
[VRAM] Write 0x8795 = 0x00 (offset=0x0795, A=0x00)
[VRAM] Write 0x8794 = 0x00 (offset=0x0794, A=0x00)
[VRAM] Write 0x8793 = 0x00 (offset=0x0793, A=0x00)
[VRAM] Write 0x8792 = 0x00 (offset=0x0792, A=0x00)
[VRAM] Write 0x8791 = 0x00 (offset=0x0791, A=0x00)
[VRAM] Write 0x8790 = 0x00 (offset=0x0790, A=0x00)
[VRAM] Write 0x878F = 0x00 (offset=0x078F, A=0x00)
[VRAM] Write 0x878E = 0x00 (offset=0x078E, A=0x00)
[VRAM] Write 0x878D = 0x00 (offset=0x078D, A=0x00)
[VRAM] Write 0x878C = 0x00 (offset=0x078C, A=0x00)
[VRAM] Write 0x878B = 0x00 (offset=0x078B, A=0x00)
[VRAM] Write 0x878A = 0x00 (offset=0x078A, A=0x00)
[VRAM] Write 0x8789 = 0x00 (offset=0x0789, A=0x00)
[VRAM] Write 0x8788 = 0x00 (offset=0x0788, A=0x00)
[VRAM] Write 0x8787 = 0x00 (offset=0x0787, A=0x00)
[VRAM] Write 0x8786 = 0x00 (offset=0x0786, A=0x00)
[VRAM] Write 0x8785 = 0x00 (offset=0x0785, A=0x00)
[VRAM] Write 0x8784 = 0x00 (offset=0x0784, A=0x00)
[VRAM] Write 0x8783 = 0x00 (offset=0x0783, A=0x00)
[VRAM] Write 0x8782 = 0x00 (offset=0x0782, A=0x00)
[VRAM] Write 0x8781 = 0x00 (offset=0x0781, A=0x00)
[VRAM] Write 0x8780 = 0x00 (offset=0x0780, A=0x00)
[VRAM] Write 0x877F = 0x00 (offset=0x077F, A=0x00)
[VRAM] Write 0x877E = 0x00 (offset=0x077E, A=0x00)
[VRAM] Write 0x877D = 0x00 (offset=0x077D, A=0x00)
[VRAM] Write 0x877C = 0x00 (offset=0x077C, A=0x00)
[VRAM] Write 0x877B = 0x00 (offset=0x077B, A=0x00)
[VRAM] Write 0x877A = 0x00 (offset=0x077A, A=0x00)
[VRAM] Write 0x8779 = 0x00 (offset=0x0779, A=0x00)
[VRAM] Write 0x8778 = 0x00 (offset=0x0778, A=0x00)
[VRAM] Write 0x8777 = 0x00 (offset=0x0777, A=0x00)
[VRAM] Write 0x8776 = 0x00 (offset=0x0776, A=0x00)
[VRAM] Write 0x8775 = 0x00 (offset=0x0775, A=0x00)
[VRAM] Write 0x8774 = 0x00 (offset=0x0774, A=0x00)
[VRAM] Write 0x8773 = 0x00 (offset=0x0773, A=0x00)
[VRAM] Write 0x8772 = 0x00 (offset=0x0772, A=0x00)
[VRAM] Write 0x8771 = 0x00 (offset=0x0771, A=0x00)
[VRAM] Write 0x8770 = 0x00 (offset=0x0770, A=0x00)
[VRAM] Write 0x876F = 0x00 (offset=0x076F, A=0x00)
[VRAM] Write 0x876E = 0x00 (offset=0x076E, A=0x00)
[VRAM] Write 0x876D = 0x00 (offset=0x076D, A=0x00)
[VRAM] Write 0x876C = 0x00 (offset=0x076C, A=0x00)
[VRAM] Write 0x876B = 0x00 (offset=0x076B, A=0x00)
[VRAM] Write 0x876A = 0x00 (offset=0x076A, A=0x00)
[VRAM] Write 0x8769 = 0x00 (offset=0x0769, A=0x00)
[VRAM] Write 0x8768 = 0x00 (offset=0x0768, A=0x00)
[VRAM] Write 0x8767 = 0x00 (offset=0x0767, A=0x00)
[VRAM] Write 0x8766 = 0x00 (offset=0x0766, A=0x00)
[VRAM] Write 0x8765 = 0x00 (offset=0x0765, A=0x00)
[VRAM] Write 0x8764 = 0x00 (offset=0x0764, A=0x00)
[VRAM] Write 0x8763 = 0x00 (offset=0x0763, A=0x00)
[VRAM] Write 0x8762 = 0x00 (offset=0x0762, A=0x00)
[VRAM] Write 0x8761 = 0x00 (offset=0x0761, A=0x00)
[VRAM] Write 0x8760 = 0x00 (offset=0x0760, A=0x00)
[VRAM] Write 0x875F = 0x00 (offset=0x075F, A=0x00)
[VRAM] Write 0x875E = 0x00 (offset=0x075E, A=0x00)
[VRAM] Write 0x875D = 0x00 (offset=0x075D, A=0x00)
[VRAM] Write 0x875C = 0x00 (offset=0x075C, A=0x00)
[VRAM] Write 0x875B = 0x00 (offset=0x075B, A=0x00)
[VRAM] Write 0x875A = 0x00 (offset=0x075A, A=0x00)
[VRAM] Write 0x8759 = 0x00 (offset=0x0759, A=0x00)
[VRAM] Write 0x8758 = 0x00 (offset=0x0758, A=0x00)
[VRAM] Write 0x8757 = 0x00 (offset=0x0757, A=0x00)
[VRAM] Write 0x8756 = 0x00 (offset=0x0756, A=0x00)
[VRAM] Write 0x8755 = 0x00 (offset=0x0755, A=0x00)
[VRAM] Write 0x8754 = 0x00 (offset=0x0754, A=0x00)
[VRAM] Write 0x8753 = 0x00 (offset=0x0753, A=0x00)
[VRAM] Write 0x8752 = 0x00 (offset=0x0752, A=0x00)
[VRAM] Write 0x8751 = 0x00 (offset=0x0751, A=0x00)
[VRAM] Write 0x8750 = 0x00 (offset=0x0750, A=0x00)
[VRAM] Write 0x874F = 0x00 (offset=0x074F, A=0x00)
[VRAM] Write 0x874E = 0x00 (offset=0x074E, A=0x00)
[VRAM] Write 0x874D = 0x00 (offset=0x074D, A=0x00)
[VRAM] Write 0x874C = 0x00 (offset=0x074C, A=0x00)
[VRAM] Write 0x874B = 0x00 (offset=0x074B, A=0x00)
[VRAM] Write 0x874A = 0x00 (offset=0x074A, A=0x00)
[VRAM] Write 0x8749 = 0x00 (offset=0x0749, A=0x00)
[VRAM] Write 0x8748 = 0x00 (offset=0x0748, A=0x00)
[VRAM] Write 0x8747 = 0x00 (offset=0x0747, A=0x00)
[VRAM] Write 0x8746 = 0x00 (offset=0x0746, A=0x00)
[VRAM] Write 0x8745 = 0x00 (offset=0x0745, A=0x00)
[VRAM] Write 0x8744 = 0x00 (offset=0x0744, A=0x00)
[VRAM] Write 0x8743 = 0x00 (offset=0x0743, A=0x00)
[VRAM] Write 0x8742 = 0x00 (offset=0x0742, A=0x00)
[VRAM] Write 0x8741 = 0x00 (offset=0x0741, A=0x00)
[VRAM] Write 0x8740 = 0x00 (offset=0x0740, A=0x00)
[VRAM] Write 0x873F = 0x00 (offset=0x073F, A=0x00)
[VRAM] Write 0x873E = 0x00 (offset=0x073E, A=0x00)
[VRAM] Write 0x873D = 0x00 (offset=0x073D, A=0x00)
[VRAM] Write 0x873C = 0x00 (offset=0x073C, A=0x00)
[VRAM] Write 0x873B = 0x00 (offset=0x073B, A=0x00)
[VRAM] Write 0x873A = 0x00 (offset=0x073A, A=0x00)
[VRAM] Write 0x8739 = 0x00 (offset=0x0739, A=0x00)
[VRAM] Write 0x8738 = 0x00 (offset=0x0738, A=0x00)
[VRAM] Write 0x8737 = 0x00 (offset=0x0737, A=0x00)
[VRAM] Write 0x8736 = 0x00 (offset=0x0736, A=0x00)
[VRAM] Write 0x8735 = 0x00 (offset=0x0735, A=0x00)
[VRAM] Write 0x8734 = 0x00 (offset=0x0734, A=0x00)
[VRAM] Write 0x8733 = 0x00 (offset=0x0733, A=0x00)
[VRAM] Write 0x8732 = 0x00 (offset=0x0732, A=0x00)
[VRAM] Write 0x8731 = 0x00 (offset=0x0731, A=0x00)
[VRAM] Write 0x8730 = 0x00 (offset=0x0730, A=0x00)
[VRAM] Write 0x872F = 0x00 (offset=0x072F, A=0x00)
[VRAM] Write 0x872E = 0x00 (offset=0x072E, A=0x00)
[VRAM] Write 0x872D = 0x00 (offset=0x072D, A=0x00)
[VRAM] Write 0x872C = 0x00 (offset=0x072C, A=0x00)
[VRAM] Write 0x872B = 0x00 (offset=0x072B, A=0x00)
[VRAM] Write 0x872A = 0x00 (offset=0x072A, A=0x00)
[VRAM] Write 0x8729 = 0x00 (offset=0x0729, A=0x00)
[VRAM] Write 0x8728 = 0x00 (offset=0x0728, A=0x00)
[VRAM] Write 0x8727 = 0x00 (offset=0x0727, A=0x00)
[VRAM] Write 0x8726 = 0x00 (offset=0x0726, A=0x00)
[VRAM] Write 0x8725 = 0x00 (offset=0x0725, A=0x00)
[VRAM] Write 0x8724 = 0x00 (offset=0x0724, A=0x00)
[VRAM] Write 0x8723 = 0x00 (offset=0x0723, A=0x00)
[VRAM] Write 0x8722 = 0x00 (offset=0x0722, A=0x00)
[VRAM] Write 0x8721 = 0x00 (offset=0x0721, A=0x00)
[VRAM] Write 0x8720 = 0x00 (offset=0x0720, A=0x00)
[VRAM] Write 0x871F = 0x00 (offset=0x071F, A=0x00)
[VRAM] Write 0x871E = 0x00 (offset=0x071E, A=0x00)
[VRAM] Write 0x871D = 0x00 (offset=0x071D, A=0x00)
[VRAM] Write 0x871C = 0x00 (offset=0x071C, A=0x00)
[VRAM] Write 0x871B = 0x00 (offset=0x071B, A=0x00)
[VRAM] Write 0x871A = 0x00 (offset=0x071A, A=0x00)
[VRAM] Write 0x8719 = 0x00 (offset=0x0719, A=0x00)
[VRAM] Write 0x8718 = 0x00 (offset=0x0718, A=0x00)
[VRAM] Write 0x8717 = 0x00 (offset=0x0717, A=0x00)
[VRAM] Write 0x8716 = 0x00 (offset=0x0716, A=0x00)
[VRAM] Write 0x8715 = 0x00 (offset=0x0715, A=0x00)
[VRAM] Write 0x8714 = 0x00 (offset=0x0714, A=0x00)
[VRAM] Write 0x8713 = 0x00 (offset=0x0713, A=0x00)
[VRAM] Write 0x8712 = 0x00 (offset=0x0712, A=0x00)
[VRAM] Write 0x8711 = 0x00 (offset=0x0711, A=0x00)
[VRAM] Write 0x8710 = 0x00 (offset=0x0710, A=0x00)
[VRAM] Write 0x870F = 0x00 (offset=0x070F, A=0x00)
[VRAM] Write 0x870E = 0x00 (offset=0x070E, A=0x00)
[VRAM] Write 0x870D = 0x00 (offset=0x070D, A=0x00)
[VRAM] Write 0x870C = 0x00 (offset=0x070C, A=0x00)
[VRAM] Write 0x870B = 0x00 (offset=0x070B, A=0x00)
[VRAM] Write 0x870A = 0x00 (offset=0x070A, A=0x00)
[VRAM] Write 0x8709 = 0x00 (offset=0x0709, A=0x00)
[VRAM] Write 0x8708 = 0x00 (offset=0x0708, A=0x00)
[VRAM] Write 0x8707 = 0x00 (offset=0x0707, A=0x00)
[VRAM] Write 0x8706 = 0x00 (offset=0x0706, A=0x00)
[VRAM] Write 0x8705 = 0x00 (offset=0x0705, A=0x00)
[VRAM] Write 0x8704 = 0x00 (offset=0x0704, A=0x00)
[VRAM] Write 0x8703 = 0x00 (offset=0x0703, A=0x00)
[VRAM] Write 0x8702 = 0x00 (offset=0x0702, A=0x00)
[VRAM] Write 0x8701 = 0x00 (offset=0x0701, A=0x00)
[VRAM] Write 0x8700 = 0x00 (offset=0x0700, A=0x00)
[VRAM] Write 0x86FF = 0x00 (offset=0x06FF, A=0x00)
[VRAM] Write 0x86FE = 0x00 (offset=0x06FE, A=0x00)
[VRAM] Write 0x86FD = 0x00 (offset=0x06FD, A=0x00)
[VRAM] Write 0x86FC = 0x00 (offset=0x06FC, A=0x00)
[VRAM] Write 0x86FB = 0x00 (offset=0x06FB, A=0x00)
[VRAM] Write 0x86FA = 0x00 (offset=0x06FA, A=0x00)
[VRAM] Write 0x86F9 = 0x00 (offset=0x06F9, A=0x00)
[VRAM] Write 0x86F8 = 0x00 (offset=0x06F8, A=0x00)
[VRAM] Write 0x86F7 = 0x00 (offset=0x06F7, A=0x00)
[VRAM] Write 0x86F6 = 0x00 (offset=0x06F6, A=0x00)
[VRAM] Write 0x86F5 = 0x00 (offset=0x06F5, A=0x00)
[VRAM] Write 0x86F4 = 0x00 (offset=0x06F4, A=0x00)
[VRAM] Write 0x86F3 = 0x00 (offset=0x06F3, A=0x00)
[VRAM] Write 0x86F2 = 0x00 (offset=0x06F2, A=0x00)
[VRAM] Write 0x86F1 = 0x00 (offset=0x06F1, A=0x00)
[VRAM] Write 0x86F0 = 0x00 (offset=0x06F0, A=0x00)
[VRAM] Write 0x86EF = 0x00 (offset=0x06EF, A=0x00)
[VRAM] Write 0x86EE = 0x00 (offset=0x06EE, A=0x00)
[VRAM] Write 0x86ED = 0x00 (offset=0x06ED, A=0x00)
[VRAM] Write 0x86EC = 0x00 (offset=0x06EC, A=0x00)
[VRAM] Write 0x86EB = 0x00 (offset=0x06EB, A=0x00)
[VRAM] Write 0x86EA = 0x00 (offset=0x06EA, A=0x00)
[VRAM] Write 0x86E9 = 0x00 (offset=0x06E9, A=0x00)
[VRAM] Write 0x86E8 = 0x00 (offset=0x06E8, A=0x00)
[VRAM] Write 0x86E7 = 0x00 (offset=0x06E7, A=0x00)
[VRAM] Write 0x86E6 = 0x00 (offset=0x06E6, A=0x00)
[VRAM] Write 0x86E5 = 0x00 (offset=0x06E5, A=0x00)
[VRAM] Write 0x86E4 = 0x00 (offset=0x06E4, A=0x00)
[VRAM] Write 0x86E3 = 0x00 (offset=0x06E3, A=0x00)
[VRAM] Write 0x86E2 = 0x00 (offset=0x06E2, A=0x00)
[VRAM] Write 0x86E1 = 0x00 (offset=0x06E1, A=0x00)
[VRAM] Write 0x86E0 = 0x00 (offset=0x06E0, A=0x00)
[VRAM] Write 0x86DF = 0x00 (offset=0x06DF, A=0x00)
[VRAM] Write 0x86DE = 0x00 (offset=0x06DE, A=0x00)
[VRAM] Write 0x86DD = 0x00 (offset=0x06DD, A=0x00)
[VRAM] Write 0x86DC = 0x00 (offset=0x06DC, A=0x00)
[VRAM] Write 0x86DB = 0x00 (offset=0x06DB, A=0x00)
[VRAM] Write 0x86DA = 0x00 (offset=0x06DA, A=0x00)
[VRAM] Write 0x86D9 = 0x00 (offset=0x06D9, A=0x00)
[VRAM] Write 0x86D8 = 0x00 (offset=0x06D8, A=0x00)
[VRAM] Write 0x86D7 = 0x00 (offset=0x06D7, A=0x00)
[VRAM] Write 0x86D6 = 0x00 (offset=0x06D6, A=0x00)
[VRAM] Write 0x86D5 = 0x00 (offset=0x06D5, A=0x00)
[VRAM] Write 0x86D4 = 0x00 (offset=0x06D4, A=0x00)
[VRAM] Write 0x86D3 = 0x00 (offset=0x06D3, A=0x00)
[VRAM] Write 0x86D2 = 0x00 (offset=0x06D2, A=0x00)
[VRAM] Write 0x86D1 = 0x00 (offset=0x06D1, A=0x00)
[VRAM] Write 0x86D0 = 0x00 (offset=0x06D0, A=0x00)
[VRAM] Write 0x86CF = 0x00 (offset=0x06CF, A=0x00)
[VRAM] Write 0x86CE = 0x00 (offset=0x06CE, A=0x00)
[VRAM] Write 0x86CD = 0x00 (offset=0x06CD, A=0x00)
[VRAM] Write 0x86CC = 0x00 (offset=0x06CC, A=0x00)
[VRAM] Write 0x86CB = 0x00 (offset=0x06CB, A=0x00)
[VRAM] Write 0x86CA = 0x00 (offset=0x06CA, A=0x00)
[VRAM] Write 0x86C9 = 0x00 (offset=0x06C9, A=0x00)
[VRAM] Write 0x86C8 = 0x00 (offset=0x06C8, A=0x00)
[VRAM] Write 0x86C7 = 0x00 (offset=0x06C7, A=0x00)
[VRAM] Write 0x86C6 = 0x00 (offset=0x06C6, A=0x00)
[VRAM] Write 0x86C5 = 0x00 (offset=0x06C5, A=0x00)
[VRAM] Write 0x86C4 = 0x00 (offset=0x06C4, A=0x00)
[VRAM] Write 0x86C3 = 0x00 (offset=0x06C3, A=0x00)
[VRAM] Write 0x86C2 = 0x00 (offset=0x06C2, A=0x00)
[VRAM] Write 0x86C1 = 0x00 (offset=0x06C1, A=0x00)
[VRAM] Write 0x86C0 = 0x00 (offset=0x06C0, A=0x00)
[VRAM] Write 0x86BF = 0x00 (offset=0x06BF, A=0x00)
[VRAM] Write 0x86BE = 0x00 (offset=0x06BE, A=0x00)
[VRAM] Write 0x86BD = 0x00 (offset=0x06BD, A=0x00)
[VRAM] Write 0x86BC = 0x00 (offset=0x06BC, A=0x00)
[VRAM] Write 0x86BB = 0x00 (offset=0x06BB, A=0x00)
[VRAM] Write 0x86BA = 0x00 (offset=0x06BA, A=0x00)
[VRAM] Write 0x86B9 = 0x00 (offset=0x06B9, A=0x00)
[VRAM] Write 0x86B8 = 0x00 (offset=0x06B8, A=0x00)
[VRAM] Write 0x86B7 = 0x00 (offset=0x06B7, A=0x00)
[VRAM] Write 0x86B6 = 0x00 (offset=0x06B6, A=0x00)
[VRAM] Write 0x86B5 = 0x00 (offset=0x06B5, A=0x00)
[VRAM] Write 0x86B4 = 0x00 (offset=0x06B4, A=0x00)
[VRAM] Write 0x86B3 = 0x00 (offset=0x06B3, A=0x00)
[VRAM] Write 0x86B2 = 0x00 (offset=0x06B2, A=0x00)
[VRAM] Write 0x86B1 = 0x00 (offset=0x06B1, A=0x00)
[VRAM] Write 0x86B0 = 0x00 (offset=0x06B0, A=0x00)
[VRAM] Write 0x86AF = 0x00 (offset=0x06AF, A=0x00)
[VRAM] Write 0x86AE = 0x00 (offset=0x06AE, A=0x00)
[VRAM] Write 0x86AD = 0x00 (offset=0x06AD, A=0x00)
[VRAM] Write 0x86AC = 0x00 (offset=0x06AC, A=0x00)
[VRAM] Write 0x86AB = 0x00 (offset=0x06AB, A=0x00)
[VRAM] Write 0x86AA = 0x00 (offset=0x06AA, A=0x00)
[VRAM] Write 0x86A9 = 0x00 (offset=0x06A9, A=0x00)
[VRAM] Write 0x86A8 = 0x00 (offset=0x06A8, A=0x00)
[VRAM] Write 0x86A7 = 0x00 (offset=0x06A7, A=0x00)
[VRAM] Write 0x86A6 = 0x00 (offset=0x06A6, A=0x00)
[VRAM] Write 0x86A5 = 0x00 (offset=0x06A5, A=0x00)
[VRAM] Write 0x86A4 = 0x00 (offset=0x06A4, A=0x00)
[VRAM] Write 0x86A3 = 0x00 (offset=0x06A3, A=0x00)
[VRAM] Write 0x86A2 = 0x00 (offset=0x06A2, A=0x00)
[VRAM] Write 0x86A1 = 0x00 (offset=0x06A1, A=0x00)
[VRAM] Write 0x86A0 = 0x00 (offset=0x06A0, A=0x00)
[VRAM] Write 0x869F = 0x00 (offset=0x069F, A=0x00)
[VRAM] Write 0x869E = 0x00 (offset=0x069E, A=0x00)
[VRAM] Write 0x869D = 0x00 (offset=0x069D, A=0x00)
[VRAM] Write 0x869C = 0x00 (offset=0x069C, A=0x00)
[VRAM] Write 0x869B = 0x00 (offset=0x069B, A=0x00)
[VRAM] Write 0x869A = 0x00 (offset=0x069A, A=0x00)
[VRAM] Write 0x8699 = 0x00 (offset=0x0699, A=0x00)
[VRAM] Write 0x8698 = 0x00 (offset=0x0698, A=0x00)
[VRAM] Write 0x8697 = 0x00 (offset=0x0697, A=0x00)
[VRAM] Write 0x8696 = 0x00 (offset=0x0696, A=0x00)
[VRAM] Write 0x8695 = 0x00 (offset=0x0695, A=0x00)
[VRAM] Write 0x8694 = 0x00 (offset=0x0694, A=0x00)
[VRAM] Write 0x8693 = 0x00 (offset=0x0693, A=0x00)
[VRAM] Write 0x8692 = 0x00 (offset=0x0692, A=0x00)
[VRAM] Write 0x8691 = 0x00 (offset=0x0691, A=0x00)
[VRAM] Write 0x8690 = 0x00 (offset=0x0690, A=0x00)
[VRAM] Write 0x868F = 0x00 (offset=0x068F, A=0x00)
[VRAM] Write 0x868E = 0x00 (offset=0x068E, A=0x00)
[VRAM] Write 0x868D = 0x00 (offset=0x068D, A=0x00)
[VRAM] Write 0x868C = 0x00 (offset=0x068C, A=0x00)
[VRAM] Write 0x868B = 0x00 (offset=0x068B, A=0x00)
[VRAM] Write 0x868A = 0x00 (offset=0x068A, A=0x00)
[VRAM] Write 0x8689 = 0x00 (offset=0x0689, A=0x00)
[VRAM] Write 0x8688 = 0x00 (offset=0x0688, A=0x00)
[VRAM] Write 0x8687 = 0x00 (offset=0x0687, A=0x00)
[VRAM] Write 0x8686 = 0x00 (offset=0x0686, A=0x00)
[VRAM] Write 0x8685 = 0x00 (offset=0x0685, A=0x00)
[VRAM] Write 0x8684 = 0x00 (offset=0x0684, A=0x00)
[VRAM] Write 0x8683 = 0x00 (offset=0x0683, A=0x00)
[VRAM] Write 0x8682 = 0x00 (offset=0x0682, A=0x00)
[VRAM] Write 0x8681 = 0x00 (offset=0x0681, A=0x00)
[VRAM] Write 0x8680 = 0x00 (offset=0x0680, A=0x00)
[VRAM] Write 0x867F = 0x00 (offset=0x067F, A=0x00)
[VRAM] Write 0x867E = 0x00 (offset=0x067E, A=0x00)
[VRAM] Write 0x867D = 0x00 (offset=0x067D, A=0x00)
[VRAM] Write 0x867C = 0x00 (offset=0x067C, A=0x00)
[VRAM] Write 0x867B = 0x00 (offset=0x067B, A=0x00)
[VRAM] Write 0x867A = 0x00 (offset=0x067A, A=0x00)
[VRAM] Write 0x8679 = 0x00 (offset=0x0679, A=0x00)
[VRAM] Write 0x8678 = 0x00 (offset=0x0678, A=0x00)
[VRAM] Write 0x8677 = 0x00 (offset=0x0677, A=0x00)
[VRAM] Write 0x8676 = 0x00 (offset=0x0676, A=0x00)
[VRAM] Write 0x8675 = 0x00 (offset=0x0675, A=0x00)
[VRAM] Write 0x8674 = 0x00 (offset=0x0674, A=0x00)
[VRAM] Write 0x8673 = 0x00 (offset=0x0673, A=0x00)
[VRAM] Write 0x8672 = 0x00 (offset=0x0672, A=0x00)
[VRAM] Write 0x8671 = 0x00 (offset=0x0671, A=0x00)
[VRAM] Write 0x8670 = 0x00 (offset=0x0670, A=0x00)
[VRAM] Write 0x866F = 0x00 (offset=0x066F, A=0x00)
[VRAM] Write 0x866E = 0x00 (offset=0x066E, A=0x00)
[VRAM] Write 0x866D = 0x00 (offset=0x066D, A=0x00)
[VRAM] Write 0x866C = 0x00 (offset=0x066C, A=0x00)
[VRAM] Write 0x866B = 0x00 (offset=0x066B, A=0x00)
[VRAM] Write 0x866A = 0x00 (offset=0x066A, A=0x00)
[VRAM] Write 0x8669 = 0x00 (offset=0x0669, A=0x00)
[VRAM] Write 0x8668 = 0x00 (offset=0x0668, A=0x00)
[VRAM] Write 0x8667 = 0x00 (offset=0x0667, A=0x00)
[VRAM] Write 0x8666 = 0x00 (offset=0x0666, A=0x00)
[VRAM] Write 0x8665 = 0x00 (offset=0x0665, A=0x00)
[VRAM] Write 0x8664 = 0x00 (offset=0x0664, A=0x00)
[VRAM] Write 0x8663 = 0x00 (offset=0x0663, A=0x00)
[VRAM] Write 0x8662 = 0x00 (offset=0x0662, A=0x00)
[VRAM] Write 0x8661 = 0x00 (offset=0x0661, A=0x00)
[VRAM] Write 0x8660 = 0x00 (offset=0x0660, A=0x00)
[VRAM] Write 0x865F = 0x00 (offset=0x065F, A=0x00)
[VRAM] Write 0x865E = 0x00 (offset=0x065E, A=0x00)
[VRAM] Write 0x865D = 0x00 (offset=0x065D, A=0x00)
[VRAM] Write 0x865C = 0x00 (offset=0x065C, A=0x00)
[VRAM] Write 0x865B = 0x00 (offset=0x065B, A=0x00)
[VRAM] Write 0x865A = 0x00 (offset=0x065A, A=0x00)
[VRAM] Write 0x8659 = 0x00 (offset=0x0659, A=0x00)
[VRAM] Write 0x8658 = 0x00 (offset=0x0658, A=0x00)
[VRAM] Write 0x8657 = 0x00 (offset=0x0657, A=0x00)
[VRAM] Write 0x8656 = 0x00 (offset=0x0656, A=0x00)
[VRAM] Write 0x8655 = 0x00 (offset=0x0655, A=0x00)
[VRAM] Write 0x8654 = 0x00 (offset=0x0654, A=0x00)
[VRAM] Write 0x8653 = 0x00 (offset=0x0653, A=0x00)
[VRAM] Write 0x8652 = 0x00 (offset=0x0652, A=0x00)
[VRAM] Write 0x8651 = 0x00 (offset=0x0651, A=0x00)
[VRAM] Write 0x8650 = 0x00 (offset=0x0650, A=0x00)
[VRAM] Write 0x864F = 0x00 (offset=0x064F, A=0x00)
[VRAM] Write 0x864E = 0x00 (offset=0x064E, A=0x00)
[VRAM] Write 0x864D = 0x00 (offset=0x064D, A=0x00)
[VRAM] Write 0x864C = 0x00 (offset=0x064C, A=0x00)
[VRAM] Write 0x864B = 0x00 (offset=0x064B, A=0x00)
[VRAM] Write 0x864A = 0x00 (offset=0x064A, A=0x00)
[VRAM] Write 0x8649 = 0x00 (offset=0x0649, A=0x00)
[VRAM] Write 0x8648 = 0x00 (offset=0x0648, A=0x00)
[VRAM] Write 0x8647 = 0x00 (offset=0x0647, A=0x00)
[VRAM] Write 0x8646 = 0x00 (offset=0x0646, A=0x00)
[VRAM] Write 0x8645 = 0x00 (offset=0x0645, A=0x00)
[VRAM] Write 0x8644 = 0x00 (offset=0x0644, A=0x00)
[VRAM] Write 0x8643 = 0x00 (offset=0x0643, A=0x00)
[VRAM] Write 0x8642 = 0x00 (offset=0x0642, A=0x00)
[VRAM] Write 0x8641 = 0x00 (offset=0x0641, A=0x00)
[VRAM] Write 0x8640 = 0x00 (offset=0x0640, A=0x00)
[VRAM] Write 0x863F = 0x00 (offset=0x063F, A=0x00)
[VRAM] Write 0x863E = 0x00 (offset=0x063E, A=0x00)
[VRAM] Write 0x863D = 0x00 (offset=0x063D, A=0x00)
[VRAM] Write 0x863C = 0x00 (offset=0x063C, A=0x00)
[VRAM] Write 0x863B = 0x00 (offset=0x063B, A=0x00)
[VRAM] Write 0x863A = 0x00 (offset=0x063A, A=0x00)
[VRAM] Write 0x8639 = 0x00 (offset=0x0639, A=0x00)
[VRAM] Write 0x8638 = 0x00 (offset=0x0638, A=0x00)
[VRAM] Write 0x8637 = 0x00 (offset=0x0637, A=0x00)
[VRAM] Write 0x8636 = 0x00 (offset=0x0636, A=0x00)
[VRAM] Write 0x8635 = 0x00 (offset=0x0635, A=0x00)
[VRAM] Write 0x8634 = 0x00 (offset=0x0634, A=0x00)
[VRAM] Write 0x8633 = 0x00 (offset=0x0633, A=0x00)
[VRAM] Write 0x8632 = 0x00 (offset=0x0632, A=0x00)
[VRAM] Write 0x8631 = 0x00 (offset=0x0631, A=0x00)
[VRAM] Write 0x8630 = 0x00 (offset=0x0630, A=0x00)
[VRAM] Write 0x862F = 0x00 (offset=0x062F, A=0x00)
[VRAM] Write 0x862E = 0x00 (offset=0x062E, A=0x00)
[VRAM] Write 0x862D = 0x00 (offset=0x062D, A=0x00)
[VRAM] Write 0x862C = 0x00 (offset=0x062C, A=0x00)
[VRAM] Write 0x862B = 0x00 (offset=0x062B, A=0x00)
[VRAM] Write 0x862A = 0x00 (offset=0x062A, A=0x00)
[VRAM] Write 0x8629 = 0x00 (offset=0x0629, A=0x00)
[VRAM] Write 0x8628 = 0x00 (offset=0x0628, A=0x00)
[VRAM] Write 0x8627 = 0x00 (offset=0x0627, A=0x00)
[VRAM] Write 0x8626 = 0x00 (offset=0x0626, A=0x00)
[VRAM] Write 0x8625 = 0x00 (offset=0x0625, A=0x00)
[VRAM] Write 0x8624 = 0x00 (offset=0x0624, A=0x00)
[VRAM] Write 0x8623 = 0x00 (offset=0x0623, A=0x00)
[VRAM] Write 0x8622 = 0x00 (offset=0x0622, A=0x00)
[VRAM] Write 0x8621 = 0x00 (offset=0x0621, A=0x00)
[VRAM] Write 0x8620 = 0x00 (offset=0x0620, A=0x00)
[VRAM] Write 0x861F = 0x00 (offset=0x061F, A=0x00)
[VRAM] Write 0x861E = 0x00 (offset=0x061E, A=0x00)
[VRAM] Write 0x861D = 0x00 (offset=0x061D, A=0x00)
[VRAM] Write 0x861C = 0x00 (offset=0x061C, A=0x00)
[VRAM] Write 0x861B = 0x00 (offset=0x061B, A=0x00)
[VRAM] Write 0x861A = 0x00 (offset=0x061A, A=0x00)
[VRAM] Write 0x8619 = 0x00 (offset=0x0619, A=0x00)
[VRAM] Write 0x8618 = 0x00 (offset=0x0618, A=0x00)
[VRAM] Write 0x8617 = 0x00 (offset=0x0617, A=0x00)
[VRAM] Write 0x8616 = 0x00 (offset=0x0616, A=0x00)
[VRAM] Write 0x8615 = 0x00 (offset=0x0615, A=0x00)
[VRAM] Write 0x8614 = 0x00 (offset=0x0614, A=0x00)
[VRAM] Write 0x8613 = 0x00 (offset=0x0613, A=0x00)
[VRAM] Write 0x8612 = 0x00 (offset=0x0612, A=0x00)
[VRAM] Write 0x8611 = 0x00 (offset=0x0611, A=0x00)
[VRAM] Write 0x8610 = 0x00 (offset=0x0610, A=0x00)
[VRAM] Write 0x860F = 0x00 (offset=0x060F, A=0x00)
[VRAM] Write 0x860E = 0x00 (offset=0x060E, A=0x00)
[VRAM] Write 0x860D = 0x00 (offset=0x060D, A=0x00)
[VRAM] Write 0x860C = 0x00 (offset=0x060C, A=0x00)
[VRAM] Write 0x860B = 0x00 (offset=0x060B, A=0x00)
[VRAM] Write 0x860A = 0x00 (offset=0x060A, A=0x00)
[VRAM] Write 0x8609 = 0x00 (offset=0x0609, A=0x00)
[VRAM] Write 0x8608 = 0x00 (offset=0x0608, A=0x00)
[VRAM] Write 0x8607 = 0x00 (offset=0x0607, A=0x00)
[VRAM] Write 0x8606 = 0x00 (offset=0x0606, A=0x00)
[VRAM] Write 0x8605 = 0x00 (offset=0x0605, A=0x00)
[VRAM] Write 0x8604 = 0x00 (offset=0x0604, A=0x00)
[VRAM] Write 0x8603 = 0x00 (offset=0x0603, A=0x00)
[VRAM] Write 0x8602 = 0x00 (offset=0x0602, A=0x00)
[VRAM] Write 0x8601 = 0x00 (offset=0x0601, A=0x00)
[VRAM] Write 0x8600 = 0x00 (offset=0x0600, A=0x00)
[VRAM] Write 0x85FF = 0x00 (offset=0x05FF, A=0x00)
[VRAM] Write 0x85FE = 0x00 (offset=0x05FE, A=0x00)
[VRAM] Write 0x85FD = 0x00 (offset=0x05FD, A=0x00)
[VRAM] Write 0x85FC = 0x00 (offset=0x05FC, A=0x00)
[VRAM] Write 0x85FB = 0x00 (offset=0x05FB, A=0x00)
[VRAM] Write 0x85FA = 0x00 (offset=0x05FA, A=0x00)
[VRAM] Write 0x85F9 = 0x00 (offset=0x05F9, A=0x00)
[VRAM] Write 0x85F8 = 0x00 (offset=0x05F8, A=0x00)
[VRAM] Write 0x85F7 = 0x00 (offset=0x05F7, A=0x00)
[VRAM] Write 0x85F6 = 0x00 (offset=0x05F6, A=0x00)
[VRAM] Write 0x85F5 = 0x00 (offset=0x05F5, A=0x00)
[VRAM] Write 0x85F4 = 0x00 (offset=0x05F4, A=0x00)
[VRAM] Write 0x85F3 = 0x00 (offset=0x05F3, A=0x00)
[VRAM] Write 0x85F2 = 0x00 (offset=0x05F2, A=0x00)
[VRAM] Write 0x85F1 = 0x00 (offset=0x05F1, A=0x00)
[VRAM] Write 0x85F0 = 0x00 (offset=0x05F0, A=0x00)
[VRAM] Write 0x85EF = 0x00 (offset=0x05EF, A=0x00)
[VRAM] Write 0x85EE = 0x00 (offset=0x05EE, A=0x00)
[VRAM] Write 0x85ED = 0x00 (offset=0x05ED, A=0x00)
[VRAM] Write 0x85EC = 0x00 (offset=0x05EC, A=0x00)
[VRAM] Write 0x85EB = 0x00 (offset=0x05EB, A=0x00)
[VRAM] Write 0x85EA = 0x00 (offset=0x05EA, A=0x00)
[VRAM] Write 0x85E9 = 0x00 (offset=0x05E9, A=0x00)
[VRAM] Write 0x85E8 = 0x00 (offset=0x05E8, A=0x00)
[VRAM] Write 0x85E7 = 0x00 (offset=0x05E7, A=0x00)
[VRAM] Write 0x85E6 = 0x00 (offset=0x05E6, A=0x00)
[VRAM] Write 0x85E5 = 0x00 (offset=0x05E5, A=0x00)
[VRAM] Write 0x85E4 = 0x00 (offset=0x05E4, A=0x00)
[VRAM] Write 0x85E3 = 0x00 (offset=0x05E3, A=0x00)
[VRAM] Write 0x85E2 = 0x00 (offset=0x05E2, A=0x00)
[VRAM] Write 0x85E1 = 0x00 (offset=0x05E1, A=0x00)
[VRAM] Write 0x85E0 = 0x00 (offset=0x05E0, A=0x00)
[VRAM] Write 0x85DF = 0x00 (offset=0x05DF, A=0x00)
[VRAM] Write 0x85DE = 0x00 (offset=0x05DE, A=0x00)
[VRAM] Write 0x85DD = 0x00 (offset=0x05DD, A=0x00)
[VRAM] Write 0x85DC = 0x00 (offset=0x05DC, A=0x00)
[VRAM] Write 0x85DB = 0x00 (offset=0x05DB, A=0x00)
[VRAM] Write 0x85DA = 0x00 (offset=0x05DA, A=0x00)
[VRAM] Write 0x85D9 = 0x00 (offset=0x05D9, A=0x00)
[VRAM] Write 0x85D8 = 0x00 (offset=0x05D8, A=0x00)
[VRAM] Write 0x85D7 = 0x00 (offset=0x05D7, A=0x00)
[VRAM] Write 0x85D6 = 0x00 (offset=0x05D6, A=0x00)
[VRAM] Write 0x85D5 = 0x00 (offset=0x05D5, A=0x00)
[VRAM] Write 0x85D4 = 0x00 (offset=0x05D4, A=0x00)
[VRAM] Write 0x85D3 = 0x00 (offset=0x05D3, A=0x00)
[VRAM] Write 0x85D2 = 0x00 (offset=0x05D2, A=0x00)
[VRAM] Write 0x85D1 = 0x00 (offset=0x05D1, A=0x00)
[VRAM] Write 0x85D0 = 0x00 (offset=0x05D0, A=0x00)
[VRAM] Write 0x85CF = 0x00 (offset=0x05CF, A=0x00)
[VRAM] Write 0x85CE = 0x00 (offset=0x05CE, A=0x00)
[VRAM] Write 0x85CD = 0x00 (offset=0x05CD, A=0x00)
[VRAM] Write 0x85CC = 0x00 (offset=0x05CC, A=0x00)
[VRAM] Write 0x85CB = 0x00 (offset=0x05CB, A=0x00)
[VRAM] Write 0x85CA = 0x00 (offset=0x05CA, A=0x00)
[VRAM] Write 0x85C9 = 0x00 (offset=0x05C9, A=0x00)
[VRAM] Write 0x85C8 = 0x00 (offset=0x05C8, A=0x00)
[VRAM] Write 0x85C7 = 0x00 (offset=0x05C7, A=0x00)
[VRAM] Write 0x85C6 = 0x00 (offset=0x05C6, A=0x00)
[VRAM] Write 0x85C5 = 0x00 (offset=0x05C5, A=0x00)
[VRAM] Write 0x85C4 = 0x00 (offset=0x05C4, A=0x00)
[VRAM] Write 0x85C3 = 0x00 (offset=0x05C3, A=0x00)
[VRAM] Write 0x85C2 = 0x00 (offset=0x05C2, A=0x00)
[VRAM] Write 0x85C1 = 0x00 (offset=0x05C1, A=0x00)
[VRAM] Write 0x85C0 = 0x00 (offset=0x05C0, A=0x00)
[VRAM] Write 0x85BF = 0x00 (offset=0x05BF, A=0x00)
[VRAM] Write 0x85BE = 0x00 (offset=0x05BE, A=0x00)
[VRAM] Write 0x85BD = 0x00 (offset=0x05BD, A=0x00)
[VRAM] Write 0x85BC = 0x00 (offset=0x05BC, A=0x00)
[VRAM] Write 0x85BB = 0x00 (offset=0x05BB, A=0x00)
[VRAM] Write 0x85BA = 0x00 (offset=0x05BA, A=0x00)
[VRAM] Write 0x85B9 = 0x00 (offset=0x05B9, A=0x00)
[VRAM] Write 0x85B8 = 0x00 (offset=0x05B8, A=0x00)
[VRAM] Write 0x85B7 = 0x00 (offset=0x05B7, A=0x00)
[VRAM] Write 0x85B6 = 0x00 (offset=0x05B6, A=0x00)
[VRAM] Write 0x85B5 = 0x00 (offset=0x05B5, A=0x00)
[VRAM] Write 0x85B4 = 0x00 (offset=0x05B4, A=0x00)
[VRAM] Write 0x85B3 = 0x00 (offset=0x05B3, A=0x00)
[VRAM] Write 0x85B2 = 0x00 (offset=0x05B2, A=0x00)
[VRAM] Write 0x85B1 = 0x00 (offset=0x05B1, A=0x00)
[VRAM] Write 0x85B0 = 0x00 (offset=0x05B0, A=0x00)
[VRAM] Write 0x85AF = 0x00 (offset=0x05AF, A=0x00)
[VRAM] Write 0x85AE = 0x00 (offset=0x05AE, A=0x00)
[VRAM] Write 0x85AD = 0x00 (offset=0x05AD, A=0x00)
[VRAM] Write 0x85AC = 0x00 (offset=0x05AC, A=0x00)
[VRAM] Write 0x85AB = 0x00 (offset=0x05AB, A=0x00)
[VRAM] Write 0x85AA = 0x00 (offset=0x05AA, A=0x00)
[VRAM] Write 0x85A9 = 0x00 (offset=0x05A9, A=0x00)
[VRAM] Write 0x85A8 = 0x00 (offset=0x05A8, A=0x00)
[VRAM] Write 0x85A7 = 0x00 (offset=0x05A7, A=0x00)
[VRAM] Write 0x85A6 = 0x00 (offset=0x05A6, A=0x00)
[VRAM] Write 0x85A5 = 0x00 (offset=0x05A5, A=0x00)
[VRAM] Write 0x85A4 = 0x00 (offset=0x05A4, A=0x00)
[VRAM] Write 0x85A3 = 0x00 (offset=0x05A3, A=0x00)
[VRAM] Write 0x85A2 = 0x00 (offset=0x05A2, A=0x00)
[VRAM] Write 0x85A1 = 0x00 (offset=0x05A1, A=0x00)
[VRAM] Write 0x85A0 = 0x00 (offset=0x05A0, A=0x00)
[VRAM] Write 0x859F = 0x00 (offset=0x059F, A=0x00)
[VRAM] Write 0x859E = 0x00 (offset=0x059E, A=0x00)
[VRAM] Write 0x859D = 0x00 (offset=0x059D, A=0x00)
[VRAM] Write 0x859C = 0x00 (offset=0x059C, A=0x00)
[VRAM] Write 0x859B = 0x00 (offset=0x059B, A=0x00)
[VRAM] Write 0x859A = 0x00 (offset=0x059A, A=0x00)
[VRAM] Write 0x8599 = 0x00 (offset=0x0599, A=0x00)
[VRAM] Write 0x8598 = 0x00 (offset=0x0598, A=0x00)
[VRAM] Write 0x8597 = 0x00 (offset=0x0597, A=0x00)
[VRAM] Write 0x8596 = 0x00 (offset=0x0596, A=0x00)
[VRAM] Write 0x8595 = 0x00 (offset=0x0595, A=0x00)
[VRAM] Write 0x8594 = 0x00 (offset=0x0594, A=0x00)
[VRAM] Write 0x8593 = 0x00 (offset=0x0593, A=0x00)
[VRAM] Write 0x8592 = 0x00 (offset=0x0592, A=0x00)
[VRAM] Write 0x8591 = 0x00 (offset=0x0591, A=0x00)
[VRAM] Write 0x8590 = 0x00 (offset=0x0590, A=0x00)
[VRAM] Write 0x858F = 0x00 (offset=0x058F, A=0x00)
[VRAM] Write 0x858E = 0x00 (offset=0x058E, A=0x00)
[VRAM] Write 0x858D = 0x00 (offset=0x058D, A=0x00)
[VRAM] Write 0x858C = 0x00 (offset=0x058C, A=0x00)
[VRAM] Write 0x858B = 0x00 (offset=0x058B, A=0x00)
[VRAM] Write 0x858A = 0x00 (offset=0x058A, A=0x00)
[VRAM] Write 0x8589 = 0x00 (offset=0x0589, A=0x00)
[VRAM] Write 0x8588 = 0x00 (offset=0x0588, A=0x00)
[VRAM] Write 0x8587 = 0x00 (offset=0x0587, A=0x00)
[VRAM] Write 0x8586 = 0x00 (offset=0x0586, A=0x00)
[VRAM] Write 0x8585 = 0x00 (offset=0x0585, A=0x00)
[VRAM] Write 0x8584 = 0x00 (offset=0x0584, A=0x00)
[VRAM] Write 0x8583 = 0x00 (offset=0x0583, A=0x00)
[VRAM] Write 0x8582 = 0x00 (offset=0x0582, A=0x00)
[VRAM] Write 0x8581 = 0x00 (offset=0x0581, A=0x00)
[VRAM] Write 0x8580 = 0x00 (offset=0x0580, A=0x00)
[VRAM] Write 0x857F = 0x00 (offset=0x057F, A=0x00)
[VRAM] Write 0x857E = 0x00 (offset=0x057E, A=0x00)
[VRAM] Write 0x857D = 0x00 (offset=0x057D, A=0x00)
[VRAM] Write 0x857C = 0x00 (offset=0x057C, A=0x00)
[VRAM] Write 0x857B = 0x00 (offset=0x057B, A=0x00)
[VRAM] Write 0x857A = 0x00 (offset=0x057A, A=0x00)
[VRAM] Write 0x8579 = 0x00 (offset=0x0579, A=0x00)
[VRAM] Write 0x8578 = 0x00 (offset=0x0578, A=0x00)
[VRAM] Write 0x8577 = 0x00 (offset=0x0577, A=0x00)
[VRAM] Write 0x8576 = 0x00 (offset=0x0576, A=0x00)
[VRAM] Write 0x8575 = 0x00 (offset=0x0575, A=0x00)
[VRAM] Write 0x8574 = 0x00 (offset=0x0574, A=0x00)
[VRAM] Write 0x8573 = 0x00 (offset=0x0573, A=0x00)
[VRAM] Write 0x8572 = 0x00 (offset=0x0572, A=0x00)
[VRAM] Write 0x8571 = 0x00 (offset=0x0571, A=0x00)
[VRAM] Write 0x8570 = 0x00 (offset=0x0570, A=0x00)
[VRAM] Write 0x856F = 0x00 (offset=0x056F, A=0x00)
[VRAM] Write 0x856E = 0x00 (offset=0x056E, A=0x00)
[VRAM] Write 0x856D = 0x00 (offset=0x056D, A=0x00)
[VRAM] Write 0x856C = 0x00 (offset=0x056C, A=0x00)
[VRAM] Write 0x856B = 0x00 (offset=0x056B, A=0x00)
[VRAM] Write 0x856A = 0x00 (offset=0x056A, A=0x00)
[VRAM] Write 0x8569 = 0x00 (offset=0x0569, A=0x00)
[VRAM] Write 0x8568 = 0x00 (offset=0x0568, A=0x00)
[VRAM] Write 0x8567 = 0x00 (offset=0x0567, A=0x00)
[VRAM] Write 0x8566 = 0x00 (offset=0x0566, A=0x00)
[VRAM] Write 0x8565 = 0x00 (offset=0x0565, A=0x00)
[VRAM] Write 0x8564 = 0x00 (offset=0x0564, A=0x00)
[VRAM] Write 0x8563 = 0x00 (offset=0x0563, A=0x00)
[VRAM] Write 0x8562 = 0x00 (offset=0x0562, A=0x00)
[VRAM] Write 0x8561 = 0x00 (offset=0x0561, A=0x00)
[VRAM] Write 0x8560 = 0x00 (offset=0x0560, A=0x00)
[VRAM] Write 0x855F = 0x00 (offset=0x055F, A=0x00)
[VRAM] Write 0x855E = 0x00 (offset=0x055E, A=0x00)
[VRAM] Write 0x855D = 0x00 (offset=0x055D, A=0x00)
[VRAM] Write 0x855C = 0x00 (offset=0x055C, A=0x00)
[VRAM] Write 0x855B = 0x00 (offset=0x055B, A=0x00)
[VRAM] Write 0x855A = 0x00 (offset=0x055A, A=0x00)
[VRAM] Write 0x8559 = 0x00 (offset=0x0559, A=0x00)
[VRAM] Write 0x8558 = 0x00 (offset=0x0558, A=0x00)
[VRAM] Write 0x8557 = 0x00 (offset=0x0557, A=0x00)
[VRAM] Write 0x8556 = 0x00 (offset=0x0556, A=0x00)
[VRAM] Write 0x8555 = 0x00 (offset=0x0555, A=0x00)
[VRAM] Write 0x8554 = 0x00 (offset=0x0554, A=0x00)
[VRAM] Write 0x8553 = 0x00 (offset=0x0553, A=0x00)
[VRAM] Write 0x8552 = 0x00 (offset=0x0552, A=0x00)
[VRAM] Write 0x8551 = 0x00 (offset=0x0551, A=0x00)
[VRAM] Write 0x8550 = 0x00 (offset=0x0550, A=0x00)
[VRAM] Write 0x854F = 0x00 (offset=0x054F, A=0x00)
[VRAM] Write 0x854E = 0x00 (offset=0x054E, A=0x00)
[VRAM] Write 0x854D = 0x00 (offset=0x054D, A=0x00)
[VRAM] Write 0x854C = 0x00 (offset=0x054C, A=0x00)
[VRAM] Write 0x854B = 0x00 (offset=0x054B, A=0x00)
[VRAM] Write 0x854A = 0x00 (offset=0x054A, A=0x00)
[VRAM] Write 0x8549 = 0x00 (offset=0x0549, A=0x00)
[VRAM] Write 0x8548 = 0x00 (offset=0x0548, A=0x00)
[VRAM] Write 0x8547 = 0x00 (offset=0x0547, A=0x00)
[VRAM] Write 0x8546 = 0x00 (offset=0x0546, A=0x00)
[VRAM] Write 0x8545 = 0x00 (offset=0x0545, A=0x00)
[VRAM] Write 0x8544 = 0x00 (offset=0x0544, A=0x00)
[VRAM] Write 0x8543 = 0x00 (offset=0x0543, A=0x00)
[VRAM] Write 0x8542 = 0x00 (offset=0x0542, A=0x00)
[VRAM] Write 0x8541 = 0x00 (offset=0x0541, A=0x00)
[VRAM] Write 0x8540 = 0x00 (offset=0x0540, A=0x00)
[VRAM] Write 0x853F = 0x00 (offset=0x053F, A=0x00)
[VRAM] Write 0x853E = 0x00 (offset=0x053E, A=0x00)
[VRAM] Write 0x853D = 0x00 (offset=0x053D, A=0x00)
[VRAM] Write 0x853C = 0x00 (offset=0x053C, A=0x00)
[VRAM] Write 0x853B = 0x00 (offset=0x053B, A=0x00)
[VRAM] Write 0x853A = 0x00 (offset=0x053A, A=0x00)
[VRAM] Write 0x8539 = 0x00 (offset=0x0539, A=0x00)
[VRAM] Write 0x8538 = 0x00 (offset=0x0538, A=0x00)
[VRAM] Write 0x8537 = 0x00 (offset=0x0537, A=0x00)
[VRAM] Write 0x8536 = 0x00 (offset=0x0536, A=0x00)
[VRAM] Write 0x8535 = 0x00 (offset=0x0535, A=0x00)
[VRAM] Write 0x8534 = 0x00 (offset=0x0534, A=0x00)
[VRAM] Write 0x8533 = 0x00 (offset=0x0533, A=0x00)
[VRAM] Write 0x8532 = 0x00 (offset=0x0532, A=0x00)
[VRAM] Write 0x8531 = 0x00 (offset=0x0531, A=0x00)
[VRAM] Write 0x8530 = 0x00 (offset=0x0530, A=0x00)
[VRAM] Write 0x852F = 0x00 (offset=0x052F, A=0x00)
[VRAM] Write 0x852E = 0x00 (offset=0x052E, A=0x00)
[VRAM] Write 0x852D = 0x00 (offset=0x052D, A=0x00)
[VRAM] Write 0x852C = 0x00 (offset=0x052C, A=0x00)
[VRAM] Write 0x852B = 0x00 (offset=0x052B, A=0x00)
[VRAM] Write 0x852A = 0x00 (offset=0x052A, A=0x00)
[VRAM] Write 0x8529 = 0x00 (offset=0x0529, A=0x00)
[VRAM] Write 0x8528 = 0x00 (offset=0x0528, A=0x00)
[VRAM] Write 0x8527 = 0x00 (offset=0x0527, A=0x00)
[VRAM] Write 0x8526 = 0x00 (offset=0x0526, A=0x00)
[VRAM] Write 0x8525 = 0x00 (offset=0x0525, A=0x00)
[VRAM] Write 0x8524 = 0x00 (offset=0x0524, A=0x00)
[VRAM] Write 0x8523 = 0x00 (offset=0x0523, A=0x00)
[VRAM] Write 0x8522 = 0x00 (offset=0x0522, A=0x00)
[VRAM] Write 0x8521 = 0x00 (offset=0x0521, A=0x00)
[VRAM] Write 0x8520 = 0x00 (offset=0x0520, A=0x00)
[VRAM] Write 0x851F = 0x00 (offset=0x051F, A=0x00)
[VRAM] Write 0x851E = 0x00 (offset=0x051E, A=0x00)
[VRAM] Write 0x851D = 0x00 (offset=0x051D, A=0x00)
[VRAM] Write 0x851C = 0x00 (offset=0x051C, A=0x00)
[VRAM] Write 0x851B = 0x00 (offset=0x051B, A=0x00)
[VRAM] Write 0x851A = 0x00 (offset=0x051A, A=0x00)
[VRAM] Write 0x8519 = 0x00 (offset=0x0519, A=0x00)
[VRAM] Write 0x8518 = 0x00 (offset=0x0518, A=0x00)
[VRAM] Write 0x8517 = 0x00 (offset=0x0517, A=0x00)
[VRAM] Write 0x8516 = 0x00 (offset=0x0516, A=0x00)
[VRAM] Write 0x8515 = 0x00 (offset=0x0515, A=0x00)
[VRAM] Write 0x8514 = 0x00 (offset=0x0514, A=0x00)
[VRAM] Write 0x8513 = 0x00 (offset=0x0513, A=0x00)
[VRAM] Write 0x8512 = 0x00 (offset=0x0512, A=0x00)
[VRAM] Write 0x8511 = 0x00 (offset=0x0511, A=0x00)
[VRAM] Write 0x8510 = 0x00 (offset=0x0510, A=0x00)
[VRAM] Write 0x850F = 0x00 (offset=0x050F, A=0x00)
[VRAM] Write 0x850E = 0x00 (offset=0x050E, A=0x00)
[VRAM] Write 0x850D = 0x00 (offset=0x050D, A=0x00)
[VRAM] Write 0x850C = 0x00 (offset=0x050C, A=0x00)
[VRAM] Write 0x850B = 0x00 (offset=0x050B, A=0x00)
[VRAM] Write 0x850A = 0x00 (offset=0x050A, A=0x00)
[VRAM] Write 0x8509 = 0x00 (offset=0x0509, A=0x00)
[VRAM] Write 0x8508 = 0x00 (offset=0x0508, A=0x00)
[VRAM] Write 0x8507 = 0x00 (offset=0x0507, A=0x00)
[VRAM] Write 0x8506 = 0x00 (offset=0x0506, A=0x00)
[VRAM] Write 0x8505 = 0x00 (offset=0x0505, A=0x00)
[VRAM] Write 0x8504 = 0x00 (offset=0x0504, A=0x00)
[VRAM] Write 0x8503 = 0x00 (offset=0x0503, A=0x00)
[VRAM] Write 0x8502 = 0x00 (offset=0x0502, A=0x00)
[VRAM] Write 0x8501 = 0x00 (offset=0x0501, A=0x00)
[VRAM] Write 0x8500 = 0x00 (offset=0x0500, A=0x00)
[VRAM] Write 0x84FF = 0x00 (offset=0x04FF, A=0x00)
[VRAM] Write 0x84FE = 0x00 (offset=0x04FE, A=0x00)
[VRAM] Write 0x84FD = 0x00 (offset=0x04FD, A=0x00)
[VRAM] Write 0x84FC = 0x00 (offset=0x04FC, A=0x00)
[VRAM] Write 0x84FB = 0x00 (offset=0x04FB, A=0x00)
[VRAM] Write 0x84FA = 0x00 (offset=0x04FA, A=0x00)
[VRAM] Write 0x84F9 = 0x00 (offset=0x04F9, A=0x00)
[VRAM] Write 0x84F8 = 0x00 (offset=0x04F8, A=0x00)
[VRAM] Write 0x84F7 = 0x00 (offset=0x04F7, A=0x00)
[VRAM] Write 0x84F6 = 0x00 (offset=0x04F6, A=0x00)
[VRAM] Write 0x84F5 = 0x00 (offset=0x04F5, A=0x00)
[VRAM] Write 0x84F4 = 0x00 (offset=0x04F4, A=0x00)
[VRAM] Write 0x84F3 = 0x00 (offset=0x04F3, A=0x00)
[VRAM] Write 0x84F2 = 0x00 (offset=0x04F2, A=0x00)
[VRAM] Write 0x84F1 = 0x00 (offset=0x04F1, A=0x00)
[VRAM] Write 0x84F0 = 0x00 (offset=0x04F0, A=0x00)
[VRAM] Write 0x84EF = 0x00 (offset=0x04EF, A=0x00)
[VRAM] Write 0x84EE = 0x00 (offset=0x04EE, A=0x00)
[VRAM] Write 0x84ED = 0x00 (offset=0x04ED, A=0x00)
[VRAM] Write 0x84EC = 0x00 (offset=0x04EC, A=0x00)
[VRAM] Write 0x84EB = 0x00 (offset=0x04EB, A=0x00)
[VRAM] Write 0x84EA = 0x00 (offset=0x04EA, A=0x00)
[VRAM] Write 0x84E9 = 0x00 (offset=0x04E9, A=0x00)
[VRAM] Write 0x84E8 = 0x00 (offset=0x04E8, A=0x00)
[VRAM] Write 0x84E7 = 0x00 (offset=0x04E7, A=0x00)
[VRAM] Write 0x84E6 = 0x00 (offset=0x04E6, A=0x00)
[VRAM] Write 0x84E5 = 0x00 (offset=0x04E5, A=0x00)
[VRAM] Write 0x84E4 = 0x00 (offset=0x04E4, A=0x00)
[VRAM] Write 0x84E3 = 0x00 (offset=0x04E3, A=0x00)
[VRAM] Write 0x84E2 = 0x00 (offset=0x04E2, A=0x00)
[VRAM] Write 0x84E1 = 0x00 (offset=0x04E1, A=0x00)
[VRAM] Write 0x84E0 = 0x00 (offset=0x04E0, A=0x00)
[VRAM] Write 0x84DF = 0x00 (offset=0x04DF, A=0x00)
[VRAM] Write 0x84DE = 0x00 (offset=0x04DE, A=0x00)
[VRAM] Write 0x84DD = 0x00 (offset=0x04DD, A=0x00)
[VRAM] Write 0x84DC = 0x00 (offset=0x04DC, A=0x00)
[VRAM] Write 0x84DB = 0x00 (offset=0x04DB, A=0x00)
[VRAM] Write 0x84DA = 0x00 (offset=0x04DA, A=0x00)
[VRAM] Write 0x84D9 = 0x00 (offset=0x04D9, A=0x00)
[VRAM] Write 0x84D8 = 0x00 (offset=0x04D8, A=0x00)
[VRAM] Write 0x84D7 = 0x00 (offset=0x04D7, A=0x00)
[VRAM] Write 0x84D6 = 0x00 (offset=0x04D6, A=0x00)
[VRAM] Write 0x84D5 = 0x00 (offset=0x04D5, A=0x00)
[VRAM] Write 0x84D4 = 0x00 (offset=0x04D4, A=0x00)
[VRAM] Write 0x84D3 = 0x00 (offset=0x04D3, A=0x00)
[VRAM] Write 0x84D2 = 0x00 (offset=0x04D2, A=0x00)
[VRAM] Write 0x84D1 = 0x00 (offset=0x04D1, A=0x00)
[VRAM] Write 0x84D0 = 0x00 (offset=0x04D0, A=0x00)
[VRAM] Write 0x84CF = 0x00 (offset=0x04CF, A=0x00)
[VRAM] Write 0x84CE = 0x00 (offset=0x04CE, A=0x00)
[VRAM] Write 0x84CD = 0x00 (offset=0x04CD, A=0x00)
[VRAM] Write 0x84CC = 0x00 (offset=0x04CC, A=0x00)
[VRAM] Write 0x84CB = 0x00 (offset=0x04CB, A=0x00)
[VRAM] Write 0x84CA = 0x00 (offset=0x04CA, A=0x00)
[VRAM] Write 0x84C9 = 0x00 (offset=0x04C9, A=0x00)
[VRAM] Write 0x84C8 = 0x00 (offset=0x04C8, A=0x00)
[VRAM] Write 0x84C7 = 0x00 (offset=0x04C7, A=0x00)
[VRAM] Write 0x84C6 = 0x00 (offset=0x04C6, A=0x00)
[VRAM] Write 0x84C5 = 0x00 (offset=0x04C5, A=0x00)
[VRAM] Write 0x84C4 = 0x00 (offset=0x04C4, A=0x00)
[VRAM] Write 0x84C3 = 0x00 (offset=0x04C3, A=0x00)
[VRAM] Write 0x84C2 = 0x00 (offset=0x04C2, A=0x00)
[VRAM] Write 0x84C1 = 0x00 (offset=0x04C1, A=0x00)
[VRAM] Write 0x84C0 = 0x00 (offset=0x04C0, A=0x00)
[VRAM] Write 0x84BF = 0x00 (offset=0x04BF, A=0x00)
[VRAM] Write 0x84BE = 0x00 (offset=0x04BE, A=0x00)
[VRAM] Write 0x84BD = 0x00 (offset=0x04BD, A=0x00)
[VRAM] Write 0x84BC = 0x00 (offset=0x04BC, A=0x00)
[VRAM] Write 0x84BB = 0x00 (offset=0x04BB, A=0x00)
[VRAM] Write 0x84BA = 0x00 (offset=0x04BA, A=0x00)
[VRAM] Write 0x84B9 = 0x00 (offset=0x04B9, A=0x00)
[VRAM] Write 0x84B8 = 0x00 (offset=0x04B8, A=0x00)
[VRAM] Write 0x84B7 = 0x00 (offset=0x04B7, A=0x00)
[VRAM] Write 0x84B6 = 0x00 (offset=0x04B6, A=0x00)
[VRAM] Write 0x84B5 = 0x00 (offset=0x04B5, A=0x00)
[VRAM] Write 0x84B4 = 0x00 (offset=0x04B4, A=0x00)
[VRAM] Write 0x84B3 = 0x00 (offset=0x04B3, A=0x00)
[VRAM] Write 0x84B2 = 0x00 (offset=0x04B2, A=0x00)
[VRAM] Write 0x84B1 = 0x00 (offset=0x04B1, A=0x00)
[VRAM] Write 0x84B0 = 0x00 (offset=0x04B0, A=0x00)
[VRAM] Write 0x84AF = 0x00 (offset=0x04AF, A=0x00)
[VRAM] Write 0x84AE = 0x00 (offset=0x04AE, A=0x00)
[VRAM] Write 0x84AD = 0x00 (offset=0x04AD, A=0x00)
[VRAM] Write 0x84AC = 0x00 (offset=0x04AC, A=0x00)
[VRAM] Write 0x84AB = 0x00 (offset=0x04AB, A=0x00)
[VRAM] Write 0x84AA = 0x00 (offset=0x04AA, A=0x00)
[VRAM] Write 0x84A9 = 0x00 (offset=0x04A9, A=0x00)
[VRAM] Write 0x84A8 = 0x00 (offset=0x04A8, A=0x00)
[VRAM] Write 0x84A7 = 0x00 (offset=0x04A7, A=0x00)
[VRAM] Write 0x84A6 = 0x00 (offset=0x04A6, A=0x00)
[VRAM] Write 0x84A5 = 0x00 (offset=0x04A5, A=0x00)
[VRAM] Write 0x84A4 = 0x00 (offset=0x04A4, A=0x00)
[VRAM] Write 0x84A3 = 0x00 (offset=0x04A3, A=0x00)
[VRAM] Write 0x84A2 = 0x00 (offset=0x04A2, A=0x00)
[VRAM] Write 0x84A1 = 0x00 (offset=0x04A1, A=0x00)
[VRAM] Write 0x84A0 = 0x00 (offset=0x04A0, A=0x00)
[VRAM] Write 0x849F = 0x00 (offset=0x049F, A=0x00)
[VRAM] Write 0x849E = 0x00 (offset=0x049E, A=0x00)
[VRAM] Write 0x849D = 0x00 (offset=0x049D, A=0x00)
[VRAM] Write 0x849C = 0x00 (offset=0x049C, A=0x00)
[VRAM] Write 0x849B = 0x00 (offset=0x049B, A=0x00)
[VRAM] Write 0x849A = 0x00 (offset=0x049A, A=0x00)
[VRAM] Write 0x8499 = 0x00 (offset=0x0499, A=0x00)
[VRAM] Write 0x8498 = 0x00 (offset=0x0498, A=0x00)
[VRAM] Write 0x8497 = 0x00 (offset=0x0497, A=0x00)
[VRAM] Write 0x8496 = 0x00 (offset=0x0496, A=0x00)
[VRAM] Write 0x8495 = 0x00 (offset=0x0495, A=0x00)
[VRAM] Write 0x8494 = 0x00 (offset=0x0494, A=0x00)
[VRAM] Write 0x8493 = 0x00 (offset=0x0493, A=0x00)
[VRAM] Write 0x8492 = 0x00 (offset=0x0492, A=0x00)
[VRAM] Write 0x8491 = 0x00 (offset=0x0491, A=0x00)
[VRAM] Write 0x8490 = 0x00 (offset=0x0490, A=0x00)
[VRAM] Write 0x848F = 0x00 (offset=0x048F, A=0x00)
[VRAM] Write 0x848E = 0x00 (offset=0x048E, A=0x00)
[VRAM] Write 0x848D = 0x00 (offset=0x048D, A=0x00)
[VRAM] Write 0x848C = 0x00 (offset=0x048C, A=0x00)
[VRAM] Write 0x848B = 0x00 (offset=0x048B, A=0x00)
[VRAM] Write 0x848A = 0x00 (offset=0x048A, A=0x00)
[VRAM] Write 0x8489 = 0x00 (offset=0x0489, A=0x00)
[VRAM] Write 0x8488 = 0x00 (offset=0x0488, A=0x00)
[VRAM] Write 0x8487 = 0x00 (offset=0x0487, A=0x00)
[VRAM] Write 0x8486 = 0x00 (offset=0x0486, A=0x00)
[VRAM] Write 0x8485 = 0x00 (offset=0x0485, A=0x00)
[VRAM] Write 0x8484 = 0x00 (offset=0x0484, A=0x00)
[VRAM] Write 0x8483 = 0x00 (offset=0x0483, A=0x00)
[VRAM] Write 0x8482 = 0x00 (offset=0x0482, A=0x00)
[VRAM] Write 0x8481 = 0x00 (offset=0x0481, A=0x00)
[VRAM] Write 0x8480 = 0x00 (offset=0x0480, A=0x00)
[VRAM] Write 0x847F = 0x00 (offset=0x047F, A=0x00)
[VRAM] Write 0x847E = 0x00 (offset=0x047E, A=0x00)
[VRAM] Write 0x847D = 0x00 (offset=0x047D, A=0x00)
[VRAM] Write 0x847C = 0x00 (offset=0x047C, A=0x00)
[VRAM] Write 0x847B = 0x00 (offset=0x047B, A=0x00)
[VRAM] Write 0x847A = 0x00 (offset=0x047A, A=0x00)
[VRAM] Write 0x8479 = 0x00 (offset=0x0479, A=0x00)
[VRAM] Write 0x8478 = 0x00 (offset=0x0478, A=0x00)
[VRAM] Write 0x8477 = 0x00 (offset=0x0477, A=0x00)
[VRAM] Write 0x8476 = 0x00 (offset=0x0476, A=0x00)
[VRAM] Write 0x8475 = 0x00 (offset=0x0475, A=0x00)
[VRAM] Write 0x8474 = 0x00 (offset=0x0474, A=0x00)
[VRAM] Write 0x8473 = 0x00 (offset=0x0473, A=0x00)
[VRAM] Write 0x8472 = 0x00 (offset=0x0472, A=0x00)
[VRAM] Write 0x8471 = 0x00 (offset=0x0471, A=0x00)
[VRAM] Write 0x8470 = 0x00 (offset=0x0470, A=0x00)
[VRAM] Write 0x846F = 0x00 (offset=0x046F, A=0x00)
[VRAM] Write 0x846E = 0x00 (offset=0x046E, A=0x00)
[VRAM] Write 0x846D = 0x00 (offset=0x046D, A=0x00)
[VRAM] Write 0x846C = 0x00 (offset=0x046C, A=0x00)
[VRAM] Write 0x846B = 0x00 (offset=0x046B, A=0x00)
[VRAM] Write 0x846A = 0x00 (offset=0x046A, A=0x00)
[VRAM] Write 0x8469 = 0x00 (offset=0x0469, A=0x00)
[VRAM] Write 0x8468 = 0x00 (offset=0x0468, A=0x00)
[VRAM] Write 0x8467 = 0x00 (offset=0x0467, A=0x00)
[VRAM] Write 0x8466 = 0x00 (offset=0x0466, A=0x00)
[VRAM] Write 0x8465 = 0x00 (offset=0x0465, A=0x00)
[VRAM] Write 0x8464 = 0x00 (offset=0x0464, A=0x00)
[VRAM] Write 0x8463 = 0x00 (offset=0x0463, A=0x00)
[VRAM] Write 0x8462 = 0x00 (offset=0x0462, A=0x00)
[VRAM] Write 0x8461 = 0x00 (offset=0x0461, A=0x00)
[VRAM] Write 0x8460 = 0x00 (offset=0x0460, A=0x00)
[VRAM] Write 0x845F = 0x00 (offset=0x045F, A=0x00)
[VRAM] Write 0x845E = 0x00 (offset=0x045E, A=0x00)
[VRAM] Write 0x845D = 0x00 (offset=0x045D, A=0x00)
[VRAM] Write 0x845C = 0x00 (offset=0x045C, A=0x00)
[VRAM] Write 0x845B = 0x00 (offset=0x045B, A=0x00)
[VRAM] Write 0x845A = 0x00 (offset=0x045A, A=0x00)
[VRAM] Write 0x8459 = 0x00 (offset=0x0459, A=0x00)
[VRAM] Write 0x8458 = 0x00 (offset=0x0458, A=0x00)
[VRAM] Write 0x8457 = 0x00 (offset=0x0457, A=0x00)
[VRAM] Write 0x8456 = 0x00 (offset=0x0456, A=0x00)
[VRAM] Write 0x8455 = 0x00 (offset=0x0455, A=0x00)
[VRAM] Write 0x8454 = 0x00 (offset=0x0454, A=0x00)
[VRAM] Write 0x8453 = 0x00 (offset=0x0453, A=0x00)
[VRAM] Write 0x8452 = 0x00 (offset=0x0452, A=0x00)
[VRAM] Write 0x8451 = 0x00 (offset=0x0451, A=0x00)
[VRAM] Write 0x8450 = 0x00 (offset=0x0450, A=0x00)
[VRAM] Write 0x844F = 0x00 (offset=0x044F, A=0x00)
[VRAM] Write 0x844E = 0x00 (offset=0x044E, A=0x00)
[VRAM] Write 0x844D = 0x00 (offset=0x044D, A=0x00)
[VRAM] Write 0x844C = 0x00 (offset=0x044C, A=0x00)
[VRAM] Write 0x844B = 0x00 (offset=0x044B, A=0x00)
[VRAM] Write 0x844A = 0x00 (offset=0x044A, A=0x00)
[VRAM] Write 0x8449 = 0x00 (offset=0x0449, A=0x00)
[VRAM] Write 0x8448 = 0x00 (offset=0x0448, A=0x00)
[VRAM] Write 0x8447 = 0x00 (offset=0x0447, A=0x00)
[VRAM] Write 0x8446 = 0x00 (offset=0x0446, A=0x00)
[VRAM] Write 0x8445 = 0x00 (offset=0x0445, A=0x00)
[VRAM] Write 0x8444 = 0x00 (offset=0x0444, A=0x00)
[VRAM] Write 0x8443 = 0x00 (offset=0x0443, A=0x00)
[VRAM] Write 0x8442 = 0x00 (offset=0x0442, A=0x00)
[VRAM] Write 0x8441 = 0x00 (offset=0x0441, A=0x00)
[VRAM] Write 0x8440 = 0x00 (offset=0x0440, A=0x00)
[VRAM] Write 0x843F = 0x00 (offset=0x043F, A=0x00)
[VRAM] Write 0x843E = 0x00 (offset=0x043E, A=0x00)
[VRAM] Write 0x843D = 0x00 (offset=0x043D, A=0x00)
[VRAM] Write 0x843C = 0x00 (offset=0x043C, A=0x00)
[VRAM] Write 0x843B = 0x00 (offset=0x043B, A=0x00)
[VRAM] Write 0x843A = 0x00 (offset=0x043A, A=0x00)
[VRAM] Write 0x8439 = 0x00 (offset=0x0439, A=0x00)
[VRAM] Write 0x8438 = 0x00 (offset=0x0438, A=0x00)
[VRAM] Write 0x8437 = 0x00 (offset=0x0437, A=0x00)
[VRAM] Write 0x8436 = 0x00 (offset=0x0436, A=0x00)
[VRAM] Write 0x8435 = 0x00 (offset=0x0435, A=0x00)
[VRAM] Write 0x8434 = 0x00 (offset=0x0434, A=0x00)
[VRAM] Write 0x8433 = 0x00 (offset=0x0433, A=0x00)
[VRAM] Write 0x8432 = 0x00 (offset=0x0432, A=0x00)
[VRAM] Write 0x8431 = 0x00 (offset=0x0431, A=0x00)
[VRAM] Write 0x8430 = 0x00 (offset=0x0430, A=0x00)
[VRAM] Write 0x842F = 0x00 (offset=0x042F, A=0x00)
[VRAM] Write 0x842E = 0x00 (offset=0x042E, A=0x00)
[VRAM] Write 0x842D = 0x00 (offset=0x042D, A=0x00)
[VRAM] Write 0x842C = 0x00 (offset=0x042C, A=0x00)
[VRAM] Write 0x842B = 0x00 (offset=0x042B, A=0x00)
[VRAM] Write 0x842A = 0x00 (offset=0x042A, A=0x00)
[VRAM] Write 0x8429 = 0x00 (offset=0x0429, A=0x00)
[VRAM] Write 0x8428 = 0x00 (offset=0x0428, A=0x00)
[VRAM] Write 0x8427 = 0x00 (offset=0x0427, A=0x00)
[VRAM] Write 0x8426 = 0x00 (offset=0x0426, A=0x00)
[VRAM] Write 0x8425 = 0x00 (offset=0x0425, A=0x00)
[VRAM] Write 0x8424 = 0x00 (offset=0x0424, A=0x00)
[VRAM] Write 0x8423 = 0x00 (offset=0x0423, A=0x00)
[VRAM] Write 0x8422 = 0x00 (offset=0x0422, A=0x00)
[VRAM] Write 0x8421 = 0x00 (offset=0x0421, A=0x00)
[VRAM] Write 0x8420 = 0x00 (offset=0x0420, A=0x00)
[VRAM] Write 0x841F = 0x00 (offset=0x041F, A=0x00)
[VRAM] Write 0x841E = 0x00 (offset=0x041E, A=0x00)
[VRAM] Write 0x841D = 0x00 (offset=0x041D, A=0x00)
[VRAM] Write 0x841C = 0x00 (offset=0x041C, A=0x00)
[VRAM] Write 0x841B = 0x00 (offset=0x041B, A=0x00)
[VRAM] Write 0x841A = 0x00 (offset=0x041A, A=0x00)
[VRAM] Write 0x8419 = 0x00 (offset=0x0419, A=0x00)
[VRAM] Write 0x8418 = 0x00 (offset=0x0418, A=0x00)
[VRAM] Write 0x8417 = 0x00 (offset=0x0417, A=0x00)
[VRAM] Write 0x8416 = 0x00 (offset=0x0416, A=0x00)
[VRAM] Write 0x8415 = 0x00 (offset=0x0415, A=0x00)
[VRAM] Write 0x8414 = 0x00 (offset=0x0414, A=0x00)
[VRAM] Write 0x8413 = 0x00 (offset=0x0413, A=0x00)
[VRAM] Write 0x8412 = 0x00 (offset=0x0412, A=0x00)
[VRAM] Write 0x8411 = 0x00 (offset=0x0411, A=0x00)
[VRAM] Write 0x8410 = 0x00 (offset=0x0410, A=0x00)
[VRAM] Write 0x840F = 0x00 (offset=0x040F, A=0x00)
[VRAM] Write 0x840E = 0x00 (offset=0x040E, A=0x00)
[VRAM] Write 0x840D = 0x00 (offset=0x040D, A=0x00)
[VRAM] Write 0x840C = 0x00 (offset=0x040C, A=0x00)
[VRAM] Write 0x840B = 0x00 (offset=0x040B, A=0x00)
[VRAM] Write 0x840A = 0x00 (offset=0x040A, A=0x00)
[VRAM] Write 0x8409 = 0x00 (offset=0x0409, A=0x00)
[VRAM] Write 0x8408 = 0x00 (offset=0x0408, A=0x00)
[VRAM] Write 0x8407 = 0x00 (offset=0x0407, A=0x00)
[VRAM] Write 0x8406 = 0x00 (offset=0x0406, A=0x00)
[VRAM] Write 0x8405 = 0x00 (offset=0x0405, A=0x00)
[VRAM] Write 0x8404 = 0x00 (offset=0x0404, A=0x00)
[VRAM] Write 0x8403 = 0x00 (offset=0x0403, A=0x00)
[VRAM] Write 0x8402 = 0x00 (offset=0x0402, A=0x00)
[VRAM] Write 0x8401 = 0x00 (offset=0x0401, A=0x00)
[VRAM] Write 0x8400 = 0x00 (offset=0x0400, A=0x00)
[VRAM] Write 0x83FF = 0x00 (offset=0x03FF, A=0x00)
[VRAM] Write 0x83FE = 0x00 (offset=0x03FE, A=0x00)
[VRAM] Write 0x83FD = 0x00 (offset=0x03FD, A=0x00)
[VRAM] Write 0x83FC = 0x00 (offset=0x03FC, A=0x00)
[VRAM] Write 0x83FB = 0x00 (offset=0x03FB, A=0x00)
[VRAM] Write 0x83FA = 0x00 (offset=0x03FA, A=0x00)
[VRAM] Write 0x83F9 = 0x00 (offset=0x03F9, A=0x00)
[VRAM] Write 0x83F8 = 0x00 (offset=0x03F8, A=0x00)
[VRAM] Write 0x83F7 = 0x00 (offset=0x03F7, A=0x00)
[VRAM] Write 0x83F6 = 0x00 (offset=0x03F6, A=0x00)
[VRAM] Write 0x83F5 = 0x00 (offset=0x03F5, A=0x00)
[VRAM] Write 0x83F4 = 0x00 (offset=0x03F4, A=0x00)
[VRAM] Write 0x83F3 = 0x00 (offset=0x03F3, A=0x00)
[VRAM] Write 0x83F2 = 0x00 (offset=0x03F2, A=0x00)
[VRAM] Write 0x83F1 = 0x00 (offset=0x03F1, A=0x00)
[VRAM] Write 0x83F0 = 0x00 (offset=0x03F0, A=0x00)
[VRAM] Write 0x83EF = 0x00 (offset=0x03EF, A=0x00)
[VRAM] Write 0x83EE = 0x00 (offset=0x03EE, A=0x00)
[VRAM] Write 0x83ED = 0x00 (offset=0x03ED, A=0x00)
[VRAM] Write 0x83EC = 0x00 (offset=0x03EC, A=0x00)
[VRAM] Write 0x83EB = 0x00 (offset=0x03EB, A=0x00)
[VRAM] Write 0x83EA = 0x00 (offset=0x03EA, A=0x00)
[VRAM] Write 0x83E9 = 0x00 (offset=0x03E9, A=0x00)
[VRAM] Write 0x83E8 = 0x00 (offset=0x03E8, A=0x00)
[VRAM] Write 0x83E7 = 0x00 (offset=0x03E7, A=0x00)
[VRAM] Write 0x83E6 = 0x00 (offset=0x03E6, A=0x00)
[VRAM] Write 0x83E5 = 0x00 (offset=0x03E5, A=0x00)
[VRAM] Write 0x83E4 = 0x00 (offset=0x03E4, A=0x00)
[VRAM] Write 0x83E3 = 0x00 (offset=0x03E3, A=0x00)
[VRAM] Write 0x83E2 = 0x00 (offset=0x03E2, A=0x00)
[VRAM] Write 0x83E1 = 0x00 (offset=0x03E1, A=0x00)
[VRAM] Write 0x83E0 = 0x00 (offset=0x03E0, A=0x00)
[VRAM] Write 0x83DF = 0x00 (offset=0x03DF, A=0x00)
[VRAM] Write 0x83DE = 0x00 (offset=0x03DE, A=0x00)
[VRAM] Write 0x83DD = 0x00 (offset=0x03DD, A=0x00)
[VRAM] Write 0x83DC = 0x00 (offset=0x03DC, A=0x00)
[VRAM] Write 0x83DB = 0x00 (offset=0x03DB, A=0x00)
[VRAM] Write 0x83DA = 0x00 (offset=0x03DA, A=0x00)
[VRAM] Write 0x83D9 = 0x00 (offset=0x03D9, A=0x00)
[VRAM] Write 0x83D8 = 0x00 (offset=0x03D8, A=0x00)
[VRAM] Write 0x83D7 = 0x00 (offset=0x03D7, A=0x00)
[VRAM] Write 0x83D6 = 0x00 (offset=0x03D6, A=0x00)
[VRAM] Write 0x83D5 = 0x00 (offset=0x03D5, A=0x00)
[VRAM] Write 0x83D4 = 0x00 (offset=0x03D4, A=0x00)
[VRAM] Write 0x83D3 = 0x00 (offset=0x03D3, A=0x00)
[VRAM] Write 0x83D2 = 0x00 (offset=0x03D2, A=0x00)
[VRAM] Write 0x83D1 = 0x00 (offset=0x03D1, A=0x00)
[VRAM] Write 0x83D0 = 0x00 (offset=0x03D0, A=0x00)
[VRAM] Write 0x83CF = 0x00 (offset=0x03CF, A=0x00)
[VRAM] Write 0x83CE = 0x00 (offset=0x03CE, A=0x00)
[VRAM] Write 0x83CD = 0x00 (offset=0x03CD, A=0x00)
[VRAM] Write 0x83CC = 0x00 (offset=0x03CC, A=0x00)
[VRAM] Write 0x83CB = 0x00 (offset=0x03CB, A=0x00)
[VRAM] Write 0x83CA = 0x00 (offset=0x03CA, A=0x00)
[VRAM] Write 0x83C9 = 0x00 (offset=0x03C9, A=0x00)
[VRAM] Write 0x83C8 = 0x00 (offset=0x03C8, A=0x00)
[VRAM] Write 0x83C7 = 0x00 (offset=0x03C7, A=0x00)
[VRAM] Write 0x83C6 = 0x00 (offset=0x03C6, A=0x00)
[VRAM] Write 0x83C5 = 0x00 (offset=0x03C5, A=0x00)
[VRAM] Write 0x83C4 = 0x00 (offset=0x03C4, A=0x00)
[VRAM] Write 0x83C3 = 0x00 (offset=0x03C3, A=0x00)
[VRAM] Write 0x83C2 = 0x00 (offset=0x03C2, A=0x00)
[VRAM] Write 0x83C1 = 0x00 (offset=0x03C1, A=0x00)
[VRAM] Write 0x83C0 = 0x00 (offset=0x03C0, A=0x00)
[VRAM] Write 0x83BF = 0x00 (offset=0x03BF, A=0x00)
[VRAM] Write 0x83BE = 0x00 (offset=0x03BE, A=0x00)
[VRAM] Write 0x83BD = 0x00 (offset=0x03BD, A=0x00)
[VRAM] Write 0x83BC = 0x00 (offset=0x03BC, A=0x00)
[VRAM] Write 0x83BB = 0x00 (offset=0x03BB, A=0x00)
[VRAM] Write 0x83BA = 0x00 (offset=0x03BA, A=0x00)
[VRAM] Write 0x83B9 = 0x00 (offset=0x03B9, A=0x00)
[VRAM] Write 0x83B8 = 0x00 (offset=0x03B8, A=0x00)
[VRAM] Write 0x83B7 = 0x00 (offset=0x03B7, A=0x00)
[VRAM] Write 0x83B6 = 0x00 (offset=0x03B6, A=0x00)
[VRAM] Write 0x83B5 = 0x00 (offset=0x03B5, A=0x00)
[VRAM] Write 0x83B4 = 0x00 (offset=0x03B4, A=0x00)
[VRAM] Write 0x83B3 = 0x00 (offset=0x03B3, A=0x00)
[VRAM] Write 0x83B2 = 0x00 (offset=0x03B2, A=0x00)
[VRAM] Write 0x83B1 = 0x00 (offset=0x03B1, A=0x00)
[VRAM] Write 0x83B0 = 0x00 (offset=0x03B0, A=0x00)
[VRAM] Write 0x83AF = 0x00 (offset=0x03AF, A=0x00)
[VRAM] Write 0x83AE = 0x00 (offset=0x03AE, A=0x00)
[VRAM] Write 0x83AD = 0x00 (offset=0x03AD, A=0x00)
[VRAM] Write 0x83AC = 0x00 (offset=0x03AC, A=0x00)
[VRAM] Write 0x83AB = 0x00 (offset=0x03AB, A=0x00)
[VRAM] Write 0x83AA = 0x00 (offset=0x03AA, A=0x00)
[VRAM] Write 0x83A9 = 0x00 (offset=0x03A9, A=0x00)
[VRAM] Write 0x83A8 = 0x00 (offset=0x03A8, A=0x00)
[VRAM] Write 0x83A7 = 0x00 (offset=0x03A7, A=0x00)
[VRAM] Write 0x83A6 = 0x00 (offset=0x03A6, A=0x00)
[VRAM] Write 0x83A5 = 0x00 (offset=0x03A5, A=0x00)
[VRAM] Write 0x83A4 = 0x00 (offset=0x03A4, A=0x00)
[VRAM] Write 0x83A3 = 0x00 (offset=0x03A3, A=0x00)
[VRAM] Write 0x83A2 = 0x00 (offset=0x03A2, A=0x00)
[VRAM] Write 0x83A1 = 0x00 (offset=0x03A1, A=0x00)
[VRAM] Write 0x83A0 = 0x00 (offset=0x03A0, A=0x00)
[VRAM] Write 0x839F = 0x00 (offset=0x039F, A=0x00)
[VRAM] Write 0x839E = 0x00 (offset=0x039E, A=0x00)
[VRAM] Write 0x839D = 0x00 (offset=0x039D, A=0x00)
[VRAM] Write 0x839C = 0x00 (offset=0x039C, A=0x00)
[VRAM] Write 0x839B = 0x00 (offset=0x039B, A=0x00)
[VRAM] Write 0x839A = 0x00 (offset=0x039A, A=0x00)
[VRAM] Write 0x8399 = 0x00 (offset=0x0399, A=0x00)
[VRAM] Write 0x8398 = 0x00 (offset=0x0398, A=0x00)
[VRAM] Write 0x8397 = 0x00 (offset=0x0397, A=0x00)
[VRAM] Write 0x8396 = 0x00 (offset=0x0396, A=0x00)
[VRAM] Write 0x8395 = 0x00 (offset=0x0395, A=0x00)
[VRAM] Write 0x8394 = 0x00 (offset=0x0394, A=0x00)
[VRAM] Write 0x8393 = 0x00 (offset=0x0393, A=0x00)
[VRAM] Write 0x8392 = 0x00 (offset=0x0392, A=0x00)
[VRAM] Write 0x8391 = 0x00 (offset=0x0391, A=0x00)
[VRAM] Write 0x8390 = 0x00 (offset=0x0390, A=0x00)
[VRAM] Write 0x838F = 0x00 (offset=0x038F, A=0x00)
[VRAM] Write 0x838E = 0x00 (offset=0x038E, A=0x00)
[VRAM] Write 0x838D = 0x00 (offset=0x038D, A=0x00)
[VRAM] Write 0x838C = 0x00 (offset=0x038C, A=0x00)
[VRAM] Write 0x838B = 0x00 (offset=0x038B, A=0x00)
[VRAM] Write 0x838A = 0x00 (offset=0x038A, A=0x00)
[VRAM] Write 0x8389 = 0x00 (offset=0x0389, A=0x00)
[VRAM] Write 0x8388 = 0x00 (offset=0x0388, A=0x00)
[VRAM] Write 0x8387 = 0x00 (offset=0x0387, A=0x00)
[VRAM] Write 0x8386 = 0x00 (offset=0x0386, A=0x00)
[VRAM] Write 0x8385 = 0x00 (offset=0x0385, A=0x00)
[VRAM] Write 0x8384 = 0x00 (offset=0x0384, A=0x00)
[VRAM] Write 0x8383 = 0x00 (offset=0x0383, A=0x00)
[VRAM] Write 0x8382 = 0x00 (offset=0x0382, A=0x00)
[VRAM] Write 0x8381 = 0x00 (offset=0x0381, A=0x00)
[VRAM] Write 0x8380 = 0x00 (offset=0x0380, A=0x00)
[VRAM] Write 0x837F = 0x00 (offset=0x037F, A=0x00)
[VRAM] Write 0x837E = 0x00 (offset=0x037E, A=0x00)
[VRAM] Write 0x837D = 0x00 (offset=0x037D, A=0x00)
[VRAM] Write 0x837C = 0x00 (offset=0x037C, A=0x00)
[VRAM] Write 0x837B = 0x00 (offset=0x037B, A=0x00)
[VRAM] Write 0x837A = 0x00 (offset=0x037A, A=0x00)
[VRAM] Write 0x8379 = 0x00 (offset=0x0379, A=0x00)
[VRAM] Write 0x8378 = 0x00 (offset=0x0378, A=0x00)
[VRAM] Write 0x8377 = 0x00 (offset=0x0377, A=0x00)
[VRAM] Write 0x8376 = 0x00 (offset=0x0376, A=0x00)
[VRAM] Write 0x8375 = 0x00 (offset=0x0375, A=0x00)
[VRAM] Write 0x8374 = 0x00 (offset=0x0374, A=0x00)
[VRAM] Write 0x8373 = 0x00 (offset=0x0373, A=0x00)
[VRAM] Write 0x8372 = 0x00 (offset=0x0372, A=0x00)
[VRAM] Write 0x8371 = 0x00 (offset=0x0371, A=0x00)
[VRAM] Write 0x8370 = 0x00 (offset=0x0370, A=0x00)
[VRAM] Write 0x836F = 0x00 (offset=0x036F, A=0x00)
[VRAM] Write 0x836E = 0x00 (offset=0x036E, A=0x00)
[VRAM] Write 0x836D = 0x00 (offset=0x036D, A=0x00)
[VRAM] Write 0x836C = 0x00 (offset=0x036C, A=0x00)
[VRAM] Write 0x836B = 0x00 (offset=0x036B, A=0x00)
[VRAM] Write 0x836A = 0x00 (offset=0x036A, A=0x00)
[VRAM] Write 0x8369 = 0x00 (offset=0x0369, A=0x00)
[VRAM] Write 0x8368 = 0x00 (offset=0x0368, A=0x00)
[VRAM] Write 0x8367 = 0x00 (offset=0x0367, A=0x00)
[VRAM] Write 0x8366 = 0x00 (offset=0x0366, A=0x00)
[VRAM] Write 0x8365 = 0x00 (offset=0x0365, A=0x00)
[VRAM] Write 0x8364 = 0x00 (offset=0x0364, A=0x00)
[VRAM] Write 0x8363 = 0x00 (offset=0x0363, A=0x00)
[VRAM] Write 0x8362 = 0x00 (offset=0x0362, A=0x00)
[VRAM] Write 0x8361 = 0x00 (offset=0x0361, A=0x00)
[VRAM] Write 0x8360 = 0x00 (offset=0x0360, A=0x00)
[VRAM] Write 0x835F = 0x00 (offset=0x035F, A=0x00)
[VRAM] Write 0x835E = 0x00 (offset=0x035E, A=0x00)
[VRAM] Write 0x835D = 0x00 (offset=0x035D, A=0x00)
[VRAM] Write 0x835C = 0x00 (offset=0x035C, A=0x00)
[VRAM] Write 0x835B = 0x00 (offset=0x035B, A=0x00)
[VRAM] Write 0x835A = 0x00 (offset=0x035A, A=0x00)
[VRAM] Write 0x8359 = 0x00 (offset=0x0359, A=0x00)
[VRAM] Write 0x8358 = 0x00 (offset=0x0358, A=0x00)
[VRAM] Write 0x8357 = 0x00 (offset=0x0357, A=0x00)
[VRAM] Write 0x8356 = 0x00 (offset=0x0356, A=0x00)
[VRAM] Write 0x8355 = 0x00 (offset=0x0355, A=0x00)
[VRAM] Write 0x8354 = 0x00 (offset=0x0354, A=0x00)
[VRAM] Write 0x8353 = 0x00 (offset=0x0353, A=0x00)
[VRAM] Write 0x8352 = 0x00 (offset=0x0352, A=0x00)
[VRAM] Write 0x8351 = 0x00 (offset=0x0351, A=0x00)
[VRAM] Write 0x8350 = 0x00 (offset=0x0350, A=0x00)
[VRAM] Write 0x834F = 0x00 (offset=0x034F, A=0x00)
[VRAM] Write 0x834E = 0x00 (offset=0x034E, A=0x00)
[VRAM] Write 0x834D = 0x00 (offset=0x034D, A=0x00)
[VRAM] Write 0x834C = 0x00 (offset=0x034C, A=0x00)
[VRAM] Write 0x834B = 0x00 (offset=0x034B, A=0x00)
[VRAM] Write 0x834A = 0x00 (offset=0x034A, A=0x00)
[VRAM] Write 0x8349 = 0x00 (offset=0x0349, A=0x00)
[VRAM] Write 0x8348 = 0x00 (offset=0x0348, A=0x00)
[VRAM] Write 0x8347 = 0x00 (offset=0x0347, A=0x00)
[VRAM] Write 0x8346 = 0x00 (offset=0x0346, A=0x00)
[VRAM] Write 0x8345 = 0x00 (offset=0x0345, A=0x00)
[VRAM] Write 0x8344 = 0x00 (offset=0x0344, A=0x00)
[VRAM] Write 0x8343 = 0x00 (offset=0x0343, A=0x00)
[VRAM] Write 0x8342 = 0x00 (offset=0x0342, A=0x00)
[VRAM] Write 0x8341 = 0x00 (offset=0x0341, A=0x00)
[VRAM] Write 0x8340 = 0x00 (offset=0x0340, A=0x00)
[VRAM] Write 0x833F = 0x00 (offset=0x033F, A=0x00)
[VRAM] Write 0x833E = 0x00 (offset=0x033E, A=0x00)
[VRAM] Write 0x833D = 0x00 (offset=0x033D, A=0x00)
[VRAM] Write 0x833C = 0x00 (offset=0x033C, A=0x00)
[VRAM] Write 0x833B = 0x00 (offset=0x033B, A=0x00)
[VRAM] Write 0x833A = 0x00 (offset=0x033A, A=0x00)
[VRAM] Write 0x8339 = 0x00 (offset=0x0339, A=0x00)
[VRAM] Write 0x8338 = 0x00 (offset=0x0338, A=0x00)
[VRAM] Write 0x8337 = 0x00 (offset=0x0337, A=0x00)
[VRAM] Write 0x8336 = 0x00 (offset=0x0336, A=0x00)
[VRAM] Write 0x8335 = 0x00 (offset=0x0335, A=0x00)
[VRAM] Write 0x8334 = 0x00 (offset=0x0334, A=0x00)
[VRAM] Write 0x8333 = 0x00 (offset=0x0333, A=0x00)
[VRAM] Write 0x8332 = 0x00 (offset=0x0332, A=0x00)
[VRAM] Write 0x8331 = 0x00 (offset=0x0331, A=0x00)
[VRAM] Write 0x8330 = 0x00 (offset=0x0330, A=0x00)
[VRAM] Write 0x832F = 0x00 (offset=0x032F, A=0x00)
[VRAM] Write 0x832E = 0x00 (offset=0x032E, A=0x00)
[VRAM] Write 0x832D = 0x00 (offset=0x032D, A=0x00)
[VRAM] Write 0x832C = 0x00 (offset=0x032C, A=0x00)
[VRAM] Write 0x832B = 0x00 (offset=0x032B, A=0x00)
[VRAM] Write 0x832A = 0x00 (offset=0x032A, A=0x00)
[VRAM] Write 0x8329 = 0x00 (offset=0x0329, A=0x00)
[VRAM] Write 0x8328 = 0x00 (offset=0x0328, A=0x00)
[VRAM] Write 0x8327 = 0x00 (offset=0x0327, A=0x00)
[VRAM] Write 0x8326 = 0x00 (offset=0x0326, A=0x00)
[VRAM] Write 0x8325 = 0x00 (offset=0x0325, A=0x00)
[VRAM] Write 0x8324 = 0x00 (offset=0x0324, A=0x00)
[VRAM] Write 0x8323 = 0x00 (offset=0x0323, A=0x00)
[VRAM] Write 0x8322 = 0x00 (offset=0x0322, A=0x00)
[VRAM] Write 0x8321 = 0x00 (offset=0x0321, A=0x00)
[VRAM] Write 0x8320 = 0x00 (offset=0x0320, A=0x00)
[VRAM] Write 0x831F = 0x00 (offset=0x031F, A=0x00)
[VRAM] Write 0x831E = 0x00 (offset=0x031E, A=0x00)
[VRAM] Write 0x831D = 0x00 (offset=0x031D, A=0x00)
[VRAM] Write 0x831C = 0x00 (offset=0x031C, A=0x00)
[VRAM] Write 0x831B = 0x00 (offset=0x031B, A=0x00)
[VRAM] Write 0x831A = 0x00 (offset=0x031A, A=0x00)
[VRAM] Write 0x8319 = 0x00 (offset=0x0319, A=0x00)
[VRAM] Write 0x8318 = 0x00 (offset=0x0318, A=0x00)
[VRAM] Write 0x8317 = 0x00 (offset=0x0317, A=0x00)
[VRAM] Write 0x8316 = 0x00 (offset=0x0316, A=0x00)
[VRAM] Write 0x8315 = 0x00 (offset=0x0315, A=0x00)
[VRAM] Write 0x8314 = 0x00 (offset=0x0314, A=0x00)
[VRAM] Write 0x8313 = 0x00 (offset=0x0313, A=0x00)
[VRAM] Write 0x8312 = 0x00 (offset=0x0312, A=0x00)
[VRAM] Write 0x8311 = 0x00 (offset=0x0311, A=0x00)
[VRAM] Write 0x8310 = 0x00 (offset=0x0310, A=0x00)
[VRAM] Write 0x830F = 0x00 (offset=0x030F, A=0x00)
[VRAM] Write 0x830E = 0x00 (offset=0x030E, A=0x00)
[VRAM] Write 0x830D = 0x00 (offset=0x030D, A=0x00)
[VRAM] Write 0x830C = 0x00 (offset=0x030C, A=0x00)
[VRAM] Write 0x830B = 0x00 (offset=0x030B, A=0x00)
[VRAM] Write 0x830A = 0x00 (offset=0x030A, A=0x00)
[VRAM] Write 0x8309 = 0x00 (offset=0x0309, A=0x00)
[VRAM] Write 0x8308 = 0x00 (offset=0x0308, A=0x00)
[VRAM] Write 0x8307 = 0x00 (offset=0x0307, A=0x00)
[VRAM] Write 0x8306 = 0x00 (offset=0x0306, A=0x00)
[VRAM] Write 0x8305 = 0x00 (offset=0x0305, A=0x00)
[VRAM] Write 0x8304 = 0x00 (offset=0x0304, A=0x00)
[VRAM] Write 0x8303 = 0x00 (offset=0x0303, A=0x00)
[VRAM] Write 0x8302 = 0x00 (offset=0x0302, A=0x00)
[VRAM] Write 0x8301 = 0x00 (offset=0x0301, A=0x00)
[VRAM] Write 0x8300 = 0x00 (offset=0x0300, A=0x00)
[VRAM] Write 0x82FF = 0x00 (offset=0x02FF, A=0x00)
[VRAM] Write 0x82FE = 0x00 (offset=0x02FE, A=0x00)
[VRAM] Write 0x82FD = 0x00 (offset=0x02FD, A=0x00)
[VRAM] Write 0x82FC = 0x00 (offset=0x02FC, A=0x00)
[VRAM] Write 0x82FB = 0x00 (offset=0x02FB, A=0x00)
[VRAM] Write 0x82FA = 0x00 (offset=0x02FA, A=0x00)
[VRAM] Write 0x82F9 = 0x00 (offset=0x02F9, A=0x00)
[VRAM] Write 0x82F8 = 0x00 (offset=0x02F8, A=0x00)
[VRAM] Write 0x82F7 = 0x00 (offset=0x02F7, A=0x00)
[VRAM] Write 0x82F6 = 0x00 (offset=0x02F6, A=0x00)
[VRAM] Write 0x82F5 = 0x00 (offset=0x02F5, A=0x00)
[VRAM] Write 0x82F4 = 0x00 (offset=0x02F4, A=0x00)
[VRAM] Write 0x82F3 = 0x00 (offset=0x02F3, A=0x00)
[VRAM] Write 0x82F2 = 0x00 (offset=0x02F2, A=0x00)
[VRAM] Write 0x82F1 = 0x00 (offset=0x02F1, A=0x00)
[VRAM] Write 0x82F0 = 0x00 (offset=0x02F0, A=0x00)
[VRAM] Write 0x82EF = 0x00 (offset=0x02EF, A=0x00)
[VRAM] Write 0x82EE = 0x00 (offset=0x02EE, A=0x00)
[VRAM] Write 0x82ED = 0x00 (offset=0x02ED, A=0x00)
[VRAM] Write 0x82EC = 0x00 (offset=0x02EC, A=0x00)
[VRAM] Write 0x82EB = 0x00 (offset=0x02EB, A=0x00)
[VRAM] Write 0x82EA = 0x00 (offset=0x02EA, A=0x00)
[VRAM] Write 0x82E9 = 0x00 (offset=0x02E9, A=0x00)
[VRAM] Write 0x82E8 = 0x00 (offset=0x02E8, A=0x00)
[VRAM] Write 0x82E7 = 0x00 (offset=0x02E7, A=0x00)
[VRAM] Write 0x82E6 = 0x00 (offset=0x02E6, A=0x00)
[VRAM] Write 0x82E5 = 0x00 (offset=0x02E5, A=0x00)
[VRAM] Write 0x82E4 = 0x00 (offset=0x02E4, A=0x00)
[VRAM] Write 0x82E3 = 0x00 (offset=0x02E3, A=0x00)
[VRAM] Write 0x82E2 = 0x00 (offset=0x02E2, A=0x00)
[VRAM] Write 0x82E1 = 0x00 (offset=0x02E1, A=0x00)
[VRAM] Write 0x82E0 = 0x00 (offset=0x02E0, A=0x00)
[VRAM] Write 0x82DF = 0x00 (offset=0x02DF, A=0x00)
[VRAM] Write 0x82DE = 0x00 (offset=0x02DE, A=0x00)
[VRAM] Write 0x82DD = 0x00 (offset=0x02DD, A=0x00)
[VRAM] Write 0x82DC = 0x00 (offset=0x02DC, A=0x00)
[VRAM] Write 0x82DB = 0x00 (offset=0x02DB, A=0x00)
[VRAM] Write 0x82DA = 0x00 (offset=0x02DA, A=0x00)
[VRAM] Write 0x82D9 = 0x00 (offset=0x02D9, A=0x00)
[VRAM] Write 0x82D8 = 0x00 (offset=0x02D8, A=0x00)
[VRAM] Write 0x82D7 = 0x00 (offset=0x02D7, A=0x00)
[VRAM] Write 0x82D6 = 0x00 (offset=0x02D6, A=0x00)
[VRAM] Write 0x82D5 = 0x00 (offset=0x02D5, A=0x00)
[VRAM] Write 0x82D4 = 0x00 (offset=0x02D4, A=0x00)
[VRAM] Write 0x82D3 = 0x00 (offset=0x02D3, A=0x00)
[VRAM] Write 0x82D2 = 0x00 (offset=0x02D2, A=0x00)
[VRAM] Write 0x82D1 = 0x00 (offset=0x02D1, A=0x00)
[VRAM] Write 0x82D0 = 0x00 (offset=0x02D0, A=0x00)
[VRAM] Write 0x82CF = 0x00 (offset=0x02CF, A=0x00)
[VRAM] Write 0x82CE = 0x00 (offset=0x02CE, A=0x00)
[VRAM] Write 0x82CD = 0x00 (offset=0x02CD, A=0x00)
[VRAM] Write 0x82CC = 0x00 (offset=0x02CC, A=0x00)
[VRAM] Write 0x82CB = 0x00 (offset=0x02CB, A=0x00)
[VRAM] Write 0x82CA = 0x00 (offset=0x02CA, A=0x00)
[VRAM] Write 0x82C9 = 0x00 (offset=0x02C9, A=0x00)
[VRAM] Write 0x82C8 = 0x00 (offset=0x02C8, A=0x00)
[VRAM] Write 0x82C7 = 0x00 (offset=0x02C7, A=0x00)
[VRAM] Write 0x82C6 = 0x00 (offset=0x02C6, A=0x00)
[VRAM] Write 0x82C5 = 0x00 (offset=0x02C5, A=0x00)
[VRAM] Write 0x82C4 = 0x00 (offset=0x02C4, A=0x00)
[VRAM] Write 0x82C3 = 0x00 (offset=0x02C3, A=0x00)
[VRAM] Write 0x82C2 = 0x00 (offset=0x02C2, A=0x00)
[VRAM] Write 0x82C1 = 0x00 (offset=0x02C1, A=0x00)
[VRAM] Write 0x82C0 = 0x00 (offset=0x02C0, A=0x00)
[VRAM] Write 0x82BF = 0x00 (offset=0x02BF, A=0x00)
[VRAM] Write 0x82BE = 0x00 (offset=0x02BE, A=0x00)
[VRAM] Write 0x82BD = 0x00 (offset=0x02BD, A=0x00)
[VRAM] Write 0x82BC = 0x00 (offset=0x02BC, A=0x00)
[VRAM] Write 0x82BB = 0x00 (offset=0x02BB, A=0x00)
[VRAM] Write 0x82BA = 0x00 (offset=0x02BA, A=0x00)
[VRAM] Write 0x82B9 = 0x00 (offset=0x02B9, A=0x00)
[VRAM] Write 0x82B8 = 0x00 (offset=0x02B8, A=0x00)
[VRAM] Write 0x82B7 = 0x00 (offset=0x02B7, A=0x00)
[VRAM] Write 0x82B6 = 0x00 (offset=0x02B6, A=0x00)
[VRAM] Write 0x82B5 = 0x00 (offset=0x02B5, A=0x00)
[VRAM] Write 0x82B4 = 0x00 (offset=0x02B4, A=0x00)
[VRAM] Write 0x82B3 = 0x00 (offset=0x02B3, A=0x00)
[VRAM] Write 0x82B2 = 0x00 (offset=0x02B2, A=0x00)
[VRAM] Write 0x82B1 = 0x00 (offset=0x02B1, A=0x00)
[VRAM] Write 0x82B0 = 0x00 (offset=0x02B0, A=0x00)
[VRAM] Write 0x82AF = 0x00 (offset=0x02AF, A=0x00)
[VRAM] Write 0x82AE = 0x00 (offset=0x02AE, A=0x00)
[VRAM] Write 0x82AD = 0x00 (offset=0x02AD, A=0x00)
[VRAM] Write 0x82AC = 0x00 (offset=0x02AC, A=0x00)
[VRAM] Write 0x82AB = 0x00 (offset=0x02AB, A=0x00)
[VRAM] Write 0x82AA = 0x00 (offset=0x02AA, A=0x00)
[VRAM] Write 0x82A9 = 0x00 (offset=0x02A9, A=0x00)
[VRAM] Write 0x82A8 = 0x00 (offset=0x02A8, A=0x00)
[VRAM] Write 0x82A7 = 0x00 (offset=0x02A7, A=0x00)
[VRAM] Write 0x82A6 = 0x00 (offset=0x02A6, A=0x00)
[VRAM] Write 0x82A5 = 0x00 (offset=0x02A5, A=0x00)
[VRAM] Write 0x82A4 = 0x00 (offset=0x02A4, A=0x00)
[VRAM] Write 0x82A3 = 0x00 (offset=0x02A3, A=0x00)
[VRAM] Write 0x82A2 = 0x00 (offset=0x02A2, A=0x00)
[VRAM] Write 0x82A1 = 0x00 (offset=0x02A1, A=0x00)
[VRAM] Write 0x82A0 = 0x00 (offset=0x02A0, A=0x00)
[VRAM] Write 0x829F = 0x00 (offset=0x029F, A=0x00)
[VRAM] Write 0x829E = 0x00 (offset=0x029E, A=0x00)
[VRAM] Write 0x829D = 0x00 (offset=0x029D, A=0x00)
[VRAM] Write 0x829C = 0x00 (offset=0x029C, A=0x00)
[VRAM] Write 0x829B = 0x00 (offset=0x029B, A=0x00)
[VRAM] Write 0x829A = 0x00 (offset=0x029A, A=0x00)
[VRAM] Write 0x8299 = 0x00 (offset=0x0299, A=0x00)
[VRAM] Write 0x8298 = 0x00 (offset=0x0298, A=0x00)
[VRAM] Write 0x8297 = 0x00 (offset=0x0297, A=0x00)
[VRAM] Write 0x8296 = 0x00 (offset=0x0296, A=0x00)
[VRAM] Write 0x8295 = 0x00 (offset=0x0295, A=0x00)
[VRAM] Write 0x8294 = 0x00 (offset=0x0294, A=0x00)
[VRAM] Write 0x8293 = 0x00 (offset=0x0293, A=0x00)
[VRAM] Write 0x8292 = 0x00 (offset=0x0292, A=0x00)
[VRAM] Write 0x8291 = 0x00 (offset=0x0291, A=0x00)
[VRAM] Write 0x8290 = 0x00 (offset=0x0290, A=0x00)
[VRAM] Write 0x828F = 0x00 (offset=0x028F, A=0x00)
[VRAM] Write 0x828E = 0x00 (offset=0x028E, A=0x00)
[VRAM] Write 0x828D = 0x00 (offset=0x028D, A=0x00)
[VRAM] Write 0x828C = 0x00 (offset=0x028C, A=0x00)
[VRAM] Write 0x828B = 0x00 (offset=0x028B, A=0x00)
[VRAM] Write 0x828A = 0x00 (offset=0x028A, A=0x00)
[VRAM] Write 0x8289 = 0x00 (offset=0x0289, A=0x00)
[VRAM] Write 0x8288 = 0x00 (offset=0x0288, A=0x00)
[VRAM] Write 0x8287 = 0x00 (offset=0x0287, A=0x00)
[VRAM] Write 0x8286 = 0x00 (offset=0x0286, A=0x00)
[VRAM] Write 0x8285 = 0x00 (offset=0x0285, A=0x00)
[VRAM] Write 0x8284 = 0x00 (offset=0x0284, A=0x00)
[VRAM] Write 0x8283 = 0x00 (offset=0x0283, A=0x00)
[VRAM] Write 0x8282 = 0x00 (offset=0x0282, A=0x00)
[VRAM] Write 0x8281 = 0x00 (offset=0x0281, A=0x00)
[VRAM] Write 0x8280 = 0x00 (offset=0x0280, A=0x00)
[VRAM] Write 0x827F = 0x00 (offset=0x027F, A=0x00)
[VRAM] Write 0x827E = 0x00 (offset=0x027E, A=0x00)
[VRAM] Write 0x827D = 0x00 (offset=0x027D, A=0x00)
[VRAM] Write 0x827C = 0x00 (offset=0x027C, A=0x00)
[VRAM] Write 0x827B = 0x00 (offset=0x027B, A=0x00)
[VRAM] Write 0x827A = 0x00 (offset=0x027A, A=0x00)
[VRAM] Write 0x8279 = 0x00 (offset=0x0279, A=0x00)
[VRAM] Write 0x8278 = 0x00 (offset=0x0278, A=0x00)
[VRAM] Write 0x8277 = 0x00 (offset=0x0277, A=0x00)
[VRAM] Write 0x8276 = 0x00 (offset=0x0276, A=0x00)
[VRAM] Write 0x8275 = 0x00 (offset=0x0275, A=0x00)
[VRAM] Write 0x8274 = 0x00 (offset=0x0274, A=0x00)
[VRAM] Write 0x8273 = 0x00 (offset=0x0273, A=0x00)
[VRAM] Write 0x8272 = 0x00 (offset=0x0272, A=0x00)
[VRAM] Write 0x8271 = 0x00 (offset=0x0271, A=0x00)
[VRAM] Write 0x8270 = 0x00 (offset=0x0270, A=0x00)
[VRAM] Write 0x826F = 0x00 (offset=0x026F, A=0x00)
[VRAM] Write 0x826E = 0x00 (offset=0x026E, A=0x00)
[VRAM] Write 0x826D = 0x00 (offset=0x026D, A=0x00)
[VRAM] Write 0x826C = 0x00 (offset=0x026C, A=0x00)
[VRAM] Write 0x826B = 0x00 (offset=0x026B, A=0x00)
[VRAM] Write 0x826A = 0x00 (offset=0x026A, A=0x00)
[VRAM] Write 0x8269 = 0x00 (offset=0x0269, A=0x00)
[VRAM] Write 0x8268 = 0x00 (offset=0x0268, A=0x00)
[VRAM] Write 0x8267 = 0x00 (offset=0x0267, A=0x00)
[VRAM] Write 0x8266 = 0x00 (offset=0x0266, A=0x00)
[VRAM] Write 0x8265 = 0x00 (offset=0x0265, A=0x00)
[VRAM] Write 0x8264 = 0x00 (offset=0x0264, A=0x00)
[VRAM] Write 0x8263 = 0x00 (offset=0x0263, A=0x00)
[VRAM] Write 0x8262 = 0x00 (offset=0x0262, A=0x00)
[VRAM] Write 0x8261 = 0x00 (offset=0x0261, A=0x00)
[VRAM] Write 0x8260 = 0x00 (offset=0x0260, A=0x00)
[VRAM] Write 0x825F = 0x00 (offset=0x025F, A=0x00)
[VRAM] Write 0x825E = 0x00 (offset=0x025E, A=0x00)
[VRAM] Write 0x825D = 0x00 (offset=0x025D, A=0x00)
[VRAM] Write 0x825C = 0x00 (offset=0x025C, A=0x00)
[VRAM] Write 0x825B = 0x00 (offset=0x025B, A=0x00)
[VRAM] Write 0x825A = 0x00 (offset=0x025A, A=0x00)
[VRAM] Write 0x8259 = 0x00 (offset=0x0259, A=0x00)
[VRAM] Write 0x8258 = 0x00 (offset=0x0258, A=0x00)
[VRAM] Write 0x8257 = 0x00 (offset=0x0257, A=0x00)
[VRAM] Write 0x8256 = 0x00 (offset=0x0256, A=0x00)
[VRAM] Write 0x8255 = 0x00 (offset=0x0255, A=0x00)
[VRAM] Write 0x8254 = 0x00 (offset=0x0254, A=0x00)
[VRAM] Write 0x8253 = 0x00 (offset=0x0253, A=0x00)
[VRAM] Write 0x8252 = 0x00 (offset=0x0252, A=0x00)
[VRAM] Write 0x8251 = 0x00 (offset=0x0251, A=0x00)
[VRAM] Write 0x8250 = 0x00 (offset=0x0250, A=0x00)
[VRAM] Write 0x824F = 0x00 (offset=0x024F, A=0x00)
[VRAM] Write 0x824E = 0x00 (offset=0x024E, A=0x00)
[VRAM] Write 0x824D = 0x00 (offset=0x024D, A=0x00)
[VRAM] Write 0x824C = 0x00 (offset=0x024C, A=0x00)
[VRAM] Write 0x824B = 0x00 (offset=0x024B, A=0x00)
[VRAM] Write 0x824A = 0x00 (offset=0x024A, A=0x00)
[VRAM] Write 0x8249 = 0x00 (offset=0x0249, A=0x00)
[VRAM] Write 0x8248 = 0x00 (offset=0x0248, A=0x00)
[VRAM] Write 0x8247 = 0x00 (offset=0x0247, A=0x00)
[VRAM] Write 0x8246 = 0x00 (offset=0x0246, A=0x00)
[VRAM] Write 0x8245 = 0x00 (offset=0x0245, A=0x00)
[VRAM] Write 0x8244 = 0x00 (offset=0x0244, A=0x00)
[VRAM] Write 0x8243 = 0x00 (offset=0x0243, A=0x00)
[VRAM] Write 0x8242 = 0x00 (offset=0x0242, A=0x00)
[VRAM] Write 0x8241 = 0x00 (offset=0x0241, A=0x00)
[VRAM] Write 0x8240 = 0x00 (offset=0x0240, A=0x00)
[VRAM] Write 0x823F = 0x00 (offset=0x023F, A=0x00)
[VRAM] Write 0x823E = 0x00 (offset=0x023E, A=0x00)
[VRAM] Write 0x823D = 0x00 (offset=0x023D, A=0x00)
[VRAM] Write 0x823C = 0x00 (offset=0x023C, A=0x00)
[VRAM] Write 0x823B = 0x00 (offset=0x023B, A=0x00)
[VRAM] Write 0x823A = 0x00 (offset=0x023A, A=0x00)
[VRAM] Write 0x8239 = 0x00 (offset=0x0239, A=0x00)
[VRAM] Write 0x8238 = 0x00 (offset=0x0238, A=0x00)
[VRAM] Write 0x8237 = 0x00 (offset=0x0237, A=0x00)
[VRAM] Write 0x8236 = 0x00 (offset=0x0236, A=0x00)
[VRAM] Write 0x8235 = 0x00 (offset=0x0235, A=0x00)
[VRAM] Write 0x8234 = 0x00 (offset=0x0234, A=0x00)
[VRAM] Write 0x8233 = 0x00 (offset=0x0233, A=0x00)
[VRAM] Write 0x8232 = 0x00 (offset=0x0232, A=0x00)
[VRAM] Write 0x8231 = 0x00 (offset=0x0231, A=0x00)
[VRAM] Write 0x8230 = 0x00 (offset=0x0230, A=0x00)
[VRAM] Write 0x822F = 0x00 (offset=0x022F, A=0x00)
[VRAM] Write 0x822E = 0x00 (offset=0x022E, A=0x00)
[VRAM] Write 0x822D = 0x00 (offset=0x022D, A=0x00)
[VRAM] Write 0x822C = 0x00 (offset=0x022C, A=0x00)
[VRAM] Write 0x822B = 0x00 (offset=0x022B, A=0x00)
[VRAM] Write 0x822A = 0x00 (offset=0x022A, A=0x00)
[VRAM] Write 0x8229 = 0x00 (offset=0x0229, A=0x00)
[VRAM] Write 0x8228 = 0x00 (offset=0x0228, A=0x00)
[VRAM] Write 0x8227 = 0x00 (offset=0x0227, A=0x00)
[VRAM] Write 0x8226 = 0x00 (offset=0x0226, A=0x00)
[VRAM] Write 0x8225 = 0x00 (offset=0x0225, A=0x00)
[VRAM] Write 0x8224 = 0x00 (offset=0x0224, A=0x00)
[VRAM] Write 0x8223 = 0x00 (offset=0x0223, A=0x00)
[VRAM] Write 0x8222 = 0x00 (offset=0x0222, A=0x00)
[VRAM] Write 0x8221 = 0x00 (offset=0x0221, A=0x00)
[VRAM] Write 0x8220 = 0x00 (offset=0x0220, A=0x00)
[VRAM] Write 0x821F = 0x00 (offset=0x021F, A=0x00)
[VRAM] Write 0x821E = 0x00 (offset=0x021E, A=0x00)
[VRAM] Write 0x821D = 0x00 (offset=0x021D, A=0x00)
[VRAM] Write 0x821C = 0x00 (offset=0x021C, A=0x00)
[VRAM] Write 0x821B = 0x00 (offset=0x021B, A=0x00)
[VRAM] Write 0x821A = 0x00 (offset=0x021A, A=0x00)
[VRAM] Write 0x8219 = 0x00 (offset=0x0219, A=0x00)
[VRAM] Write 0x8218 = 0x00 (offset=0x0218, A=0x00)
[VRAM] Write 0x8217 = 0x00 (offset=0x0217, A=0x00)
[VRAM] Write 0x8216 = 0x00 (offset=0x0216, A=0x00)
[VRAM] Write 0x8215 = 0x00 (offset=0x0215, A=0x00)
[VRAM] Write 0x8214 = 0x00 (offset=0x0214, A=0x00)
[VRAM] Write 0x8213 = 0x00 (offset=0x0213, A=0x00)
[VRAM] Write 0x8212 = 0x00 (offset=0x0212, A=0x00)
[VRAM] Write 0x8211 = 0x00 (offset=0x0211, A=0x00)
[VRAM] Write 0x8210 = 0x00 (offset=0x0210, A=0x00)
[VRAM] Write 0x820F = 0x00 (offset=0x020F, A=0x00)
[VRAM] Write 0x820E = 0x00 (offset=0x020E, A=0x00)
[VRAM] Write 0x820D = 0x00 (offset=0x020D, A=0x00)
[VRAM] Write 0x820C = 0x00 (offset=0x020C, A=0x00)
[VRAM] Write 0x820B = 0x00 (offset=0x020B, A=0x00)
[VRAM] Write 0x820A = 0x00 (offset=0x020A, A=0x00)
[VRAM] Write 0x8209 = 0x00 (offset=0x0209, A=0x00)
[VRAM] Write 0x8208 = 0x00 (offset=0x0208, A=0x00)
[VRAM] Write 0x8207 = 0x00 (offset=0x0207, A=0x00)
[VRAM] Write 0x8206 = 0x00 (offset=0x0206, A=0x00)
[VRAM] Write 0x8205 = 0x00 (offset=0x0205, A=0x00)
[VRAM] Write 0x8204 = 0x00 (offset=0x0204, A=0x00)
[VRAM] Write 0x8203 = 0x00 (offset=0x0203, A=0x00)
[VRAM] Write 0x8202 = 0x00 (offset=0x0202, A=0x00)
[VRAM] Write 0x8201 = 0x00 (offset=0x0201, A=0x00)
[VRAM] Write 0x8200 = 0x00 (offset=0x0200, A=0x00)
[VRAM] Write 0x81FF = 0x00 (offset=0x01FF, A=0x00)
[VRAM] Write 0x81FE = 0x00 (offset=0x01FE, A=0x00)
[VRAM] Write 0x81FD = 0x00 (offset=0x01FD, A=0x00)
[VRAM] Write 0x81FC = 0x00 (offset=0x01FC, A=0x00)
[VRAM] Write 0x81FB = 0x00 (offset=0x01FB, A=0x00)
[VRAM] Write 0x81FA = 0x00 (offset=0x01FA, A=0x00)
[VRAM] Write 0x81F9 = 0x00 (offset=0x01F9, A=0x00)
[VRAM] Write 0x81F8 = 0x00 (offset=0x01F8, A=0x00)
[VRAM] Write 0x81F7 = 0x00 (offset=0x01F7, A=0x00)
[VRAM] Write 0x81F6 = 0x00 (offset=0x01F6, A=0x00)
[VRAM] Write 0x81F5 = 0x00 (offset=0x01F5, A=0x00)
[VRAM] Write 0x81F4 = 0x00 (offset=0x01F4, A=0x00)
[VRAM] Write 0x81F3 = 0x00 (offset=0x01F3, A=0x00)
[VRAM] Write 0x81F2 = 0x00 (offset=0x01F2, A=0x00)
[VRAM] Write 0x81F1 = 0x00 (offset=0x01F1, A=0x00)
[VRAM] Write 0x81F0 = 0x00 (offset=0x01F0, A=0x00)
[VRAM] Write 0x81EF = 0x00 (offset=0x01EF, A=0x00)
[VRAM] Write 0x81EE = 0x00 (offset=0x01EE, A=0x00)
[VRAM] Write 0x81ED = 0x00 (offset=0x01ED, A=0x00)
[VRAM] Write 0x81EC = 0x00 (offset=0x01EC, A=0x00)
[VRAM] Write 0x81EB = 0x00 (offset=0x01EB, A=0x00)
[VRAM] Write 0x81EA = 0x00 (offset=0x01EA, A=0x00)
[VRAM] Write 0x81E9 = 0x00 (offset=0x01E9, A=0x00)
[VRAM] Write 0x81E8 = 0x00 (offset=0x01E8, A=0x00)
[VRAM] Write 0x81E7 = 0x00 (offset=0x01E7, A=0x00)
[VRAM] Write 0x81E6 = 0x00 (offset=0x01E6, A=0x00)
[VRAM] Write 0x81E5 = 0x00 (offset=0x01E5, A=0x00)
[VRAM] Write 0x81E4 = 0x00 (offset=0x01E4, A=0x00)
[VRAM] Write 0x81E3 = 0x00 (offset=0x01E3, A=0x00)
[VRAM] Write 0x81E2 = 0x00 (offset=0x01E2, A=0x00)
[VRAM] Write 0x81E1 = 0x00 (offset=0x01E1, A=0x00)
[VRAM] Write 0x81E0 = 0x00 (offset=0x01E0, A=0x00)
[VRAM] Write 0x81DF = 0x00 (offset=0x01DF, A=0x00)
[VRAM] Write 0x81DE = 0x00 (offset=0x01DE, A=0x00)
[VRAM] Write 0x81DD = 0x00 (offset=0x01DD, A=0x00)
[VRAM] Write 0x81DC = 0x00 (offset=0x01DC, A=0x00)
[VRAM] Write 0x81DB = 0x00 (offset=0x01DB, A=0x00)
[VRAM] Write 0x81DA = 0x00 (offset=0x01DA, A=0x00)
[VRAM] Write 0x81D9 = 0x00 (offset=0x01D9, A=0x00)
[VRAM] Write 0x81D8 = 0x00 (offset=0x01D8, A=0x00)
[VRAM] Write 0x81D7 = 0x00 (offset=0x01D7, A=0x00)
[VRAM] Write 0x81D6 = 0x00 (offset=0x01D6, A=0x00)
[VRAM] Write 0x81D5 = 0x00 (offset=0x01D5, A=0x00)
[VRAM] Write 0x81D4 = 0x00 (offset=0x01D4, A=0x00)
[VRAM] Write 0x81D3 = 0x00 (offset=0x01D3, A=0x00)
[VRAM] Write 0x81D2 = 0x00 (offset=0x01D2, A=0x00)
[VRAM] Write 0x81D1 = 0x00 (offset=0x01D1, A=0x00)
[VRAM] Write 0x81D0 = 0x00 (offset=0x01D0, A=0x00)
[VRAM] Write 0x81CF = 0x00 (offset=0x01CF, A=0x00)
[VRAM] Write 0x81CE = 0x00 (offset=0x01CE, A=0x00)
[VRAM] Write 0x81CD = 0x00 (offset=0x01CD, A=0x00)
[VRAM] Write 0x81CC = 0x00 (offset=0x01CC, A=0x00)
[VRAM] Write 0x81CB = 0x00 (offset=0x01CB, A=0x00)
[VRAM] Write 0x81CA = 0x00 (offset=0x01CA, A=0x00)
[VRAM] Write 0x81C9 = 0x00 (offset=0x01C9, A=0x00)
[VRAM] Write 0x81C8 = 0x00 (offset=0x01C8, A=0x00)
[VRAM] Write 0x81C7 = 0x00 (offset=0x01C7, A=0x00)
[VRAM] Write 0x81C6 = 0x00 (offset=0x01C6, A=0x00)
[VRAM] Write 0x81C5 = 0x00 (offset=0x01C5, A=0x00)
[VRAM] Write 0x81C4 = 0x00 (offset=0x01C4, A=0x00)
[VRAM] Write 0x81C3 = 0x00 (offset=0x01C3, A=0x00)
[VRAM] Write 0x81C2 = 0x00 (offset=0x01C2, A=0x00)
[VRAM] Write 0x81C1 = 0x00 (offset=0x01C1, A=0x00)
[VRAM] Write 0x81C0 = 0x00 (offset=0x01C0, A=0x00)
[VRAM] Write 0x81BF = 0x00 (offset=0x01BF, A=0x00)
[VRAM] Write 0x81BE = 0x00 (offset=0x01BE, A=0x00)
[VRAM] Write 0x81BD = 0x00 (offset=0x01BD, A=0x00)
[VRAM] Write 0x81BC = 0x00 (offset=0x01BC, A=0x00)
[VRAM] Write 0x81BB = 0x00 (offset=0x01BB, A=0x00)
[VRAM] Write 0x81BA = 0x00 (offset=0x01BA, A=0x00)
[VRAM] Write 0x81B9 = 0x00 (offset=0x01B9, A=0x00)
[VRAM] Write 0x81B8 = 0x00 (offset=0x01B8, A=0x00)
[VRAM] Write 0x81B7 = 0x00 (offset=0x01B7, A=0x00)
[VRAM] Write 0x81B6 = 0x00 (offset=0x01B6, A=0x00)
[VRAM] Write 0x81B5 = 0x00 (offset=0x01B5, A=0x00)
[VRAM] Write 0x81B4 = 0x00 (offset=0x01B4, A=0x00)
[VRAM] Write 0x81B3 = 0x00 (offset=0x01B3, A=0x00)
[VRAM] Write 0x81B2 = 0x00 (offset=0x01B2, A=0x00)
[VRAM] Write 0x81B1 = 0x00 (offset=0x01B1, A=0x00)
[VRAM] Write 0x81B0 = 0x00 (offset=0x01B0, A=0x00)
[VRAM] Write 0x81AF = 0x00 (offset=0x01AF, A=0x00)
[VRAM] Write 0x81AE = 0x00 (offset=0x01AE, A=0x00)
[VRAM] Write 0x81AD = 0x00 (offset=0x01AD, A=0x00)
[VRAM] Write 0x81AC = 0x00 (offset=0x01AC, A=0x00)
[VRAM] Write 0x81AB = 0x00 (offset=0x01AB, A=0x00)
[VRAM] Write 0x81AA = 0x00 (offset=0x01AA, A=0x00)
[VRAM] Write 0x81A9 = 0x00 (offset=0x01A9, A=0x00)
[VRAM] Write 0x81A8 = 0x00 (offset=0x01A8, A=0x00)
[VRAM] Write 0x81A7 = 0x00 (offset=0x01A7, A=0x00)
[VRAM] Write 0x81A6 = 0x00 (offset=0x01A6, A=0x00)
[VRAM] Write 0x81A5 = 0x00 (offset=0x01A5, A=0x00)
[VRAM] Write 0x81A4 = 0x00 (offset=0x01A4, A=0x00)
[VRAM] Write 0x81A3 = 0x00 (offset=0x01A3, A=0x00)
[VRAM] Write 0x81A2 = 0x00 (offset=0x01A2, A=0x00)
[VRAM] Write 0x81A1 = 0x00 (offset=0x01A1, A=0x00)
[VRAM] Write 0x81A0 = 0x00 (offset=0x01A0, A=0x00)
[VRAM] Write 0x819F = 0x00 (offset=0x019F, A=0x00)
[VRAM] Write 0x819E = 0x00 (offset=0x019E, A=0x00)
[VRAM] Write 0x819D = 0x00 (offset=0x019D, A=0x00)
[VRAM] Write 0x819C = 0x00 (offset=0x019C, A=0x00)
[VRAM] Write 0x819B = 0x00 (offset=0x019B, A=0x00)
[VRAM] Write 0x819A = 0x00 (offset=0x019A, A=0x00)
[VRAM] Write 0x8199 = 0x00 (offset=0x0199, A=0x00)
[VRAM] Write 0x8198 = 0x00 (offset=0x0198, A=0x00)
[VRAM] Write 0x8197 = 0x00 (offset=0x0197, A=0x00)
[VRAM] Write 0x8196 = 0x00 (offset=0x0196, A=0x00)
[VRAM] Write 0x8195 = 0x00 (offset=0x0195, A=0x00)
[VRAM] Write 0x8194 = 0x00 (offset=0x0194, A=0x00)
[VRAM] Write 0x8193 = 0x00 (offset=0x0193, A=0x00)
[VRAM] Write 0x8192 = 0x00 (offset=0x0192, A=0x00)
[VRAM] Write 0x8191 = 0x00 (offset=0x0191, A=0x00)
[VRAM] Write 0x8190 = 0x00 (offset=0x0190, A=0x00)
[VRAM] Write 0x818F = 0x00 (offset=0x018F, A=0x00)
[VRAM] Write 0x818E = 0x00 (offset=0x018E, A=0x00)
[VRAM] Write 0x818D = 0x00 (offset=0x018D, A=0x00)
[VRAM] Write 0x818C = 0x00 (offset=0x018C, A=0x00)
[VRAM] Write 0x818B = 0x00 (offset=0x018B, A=0x00)
[VRAM] Write 0x818A = 0x00 (offset=0x018A, A=0x00)
[VRAM] Write 0x8189 = 0x00 (offset=0x0189, A=0x00)
[VRAM] Write 0x8188 = 0x00 (offset=0x0188, A=0x00)
[VRAM] Write 0x8187 = 0x00 (offset=0x0187, A=0x00)
[VRAM] Write 0x8186 = 0x00 (offset=0x0186, A=0x00)
[VRAM] Write 0x8185 = 0x00 (offset=0x0185, A=0x00)
[VRAM] Write 0x8184 = 0x00 (offset=0x0184, A=0x00)
[VRAM] Write 0x8183 = 0x00 (offset=0x0183, A=0x00)
[VRAM] Write 0x8182 = 0x00 (offset=0x0182, A=0x00)
[VRAM] Write 0x8181 = 0x00 (offset=0x0181, A=0x00)
[VRAM] Write 0x8180 = 0x00 (offset=0x0180, A=0x00)
[VRAM] Write 0x817F = 0x00 (offset=0x017F, A=0x00)
[VRAM] Write 0x817E = 0x00 (offset=0x017E, A=0x00)
[VRAM] Write 0x817D = 0x00 (offset=0x017D, A=0x00)
[VRAM] Write 0x817C = 0x00 (offset=0x017C, A=0x00)
[VRAM] Write 0x817B = 0x00 (offset=0x017B, A=0x00)
[VRAM] Write 0x817A = 0x00 (offset=0x017A, A=0x00)
[VRAM] Write 0x8179 = 0x00 (offset=0x0179, A=0x00)
[VRAM] Write 0x8178 = 0x00 (offset=0x0178, A=0x00)
[VRAM] Write 0x8177 = 0x00 (offset=0x0177, A=0x00)
[VRAM] Write 0x8176 = 0x00 (offset=0x0176, A=0x00)
[VRAM] Write 0x8175 = 0x00 (offset=0x0175, A=0x00)
[VRAM] Write 0x8174 = 0x00 (offset=0x0174, A=0x00)
[VRAM] Write 0x8173 = 0x00 (offset=0x0173, A=0x00)
[VRAM] Write 0x8172 = 0x00 (offset=0x0172, A=0x00)
[VRAM] Write 0x8171 = 0x00 (offset=0x0171, A=0x00)
[VRAM] Write 0x8170 = 0x00 (offset=0x0170, A=0x00)
[VRAM] Write 0x816F = 0x00 (offset=0x016F, A=0x00)
[VRAM] Write 0x816E = 0x00 (offset=0x016E, A=0x00)
[VRAM] Write 0x816D = 0x00 (offset=0x016D, A=0x00)
[VRAM] Write 0x816C = 0x00 (offset=0x016C, A=0x00)
[VRAM] Write 0x816B = 0x00 (offset=0x016B, A=0x00)
[VRAM] Write 0x816A = 0x00 (offset=0x016A, A=0x00)
[VRAM] Write 0x8169 = 0x00 (offset=0x0169, A=0x00)
[VRAM] Write 0x8168 = 0x00 (offset=0x0168, A=0x00)
[VRAM] Write 0x8167 = 0x00 (offset=0x0167, A=0x00)
[VRAM] Write 0x8166 = 0x00 (offset=0x0166, A=0x00)
[VRAM] Write 0x8165 = 0x00 (offset=0x0165, A=0x00)
[VRAM] Write 0x8164 = 0x00 (offset=0x0164, A=0x00)
[VRAM] Write 0x8163 = 0x00 (offset=0x0163, A=0x00)
[VRAM] Write 0x8162 = 0x00 (offset=0x0162, A=0x00)
[VRAM] Write 0x8161 = 0x00 (offset=0x0161, A=0x00)
[VRAM] Write 0x8160 = 0x00 (offset=0x0160, A=0x00)
[VRAM] Write 0x815F = 0x00 (offset=0x015F, A=0x00)
[VRAM] Write 0x815E = 0x00 (offset=0x015E, A=0x00)
[VRAM] Write 0x815D = 0x00 (offset=0x015D, A=0x00)
[VRAM] Write 0x815C = 0x00 (offset=0x015C, A=0x00)
[VRAM] Write 0x815B = 0x00 (offset=0x015B, A=0x00)
[VRAM] Write 0x815A = 0x00 (offset=0x015A, A=0x00)
[VRAM] Write 0x8159 = 0x00 (offset=0x0159, A=0x00)
[VRAM] Write 0x8158 = 0x00 (offset=0x0158, A=0x00)
[VRAM] Write 0x8157 = 0x00 (offset=0x0157, A=0x00)
[VRAM] Write 0x8156 = 0x00 (offset=0x0156, A=0x00)
[VRAM] Write 0x8155 = 0x00 (offset=0x0155, A=0x00)
[VRAM] Write 0x8154 = 0x00 (offset=0x0154, A=0x00)
[VRAM] Write 0x8153 = 0x00 (offset=0x0153, A=0x00)
[VRAM] Write 0x8152 = 0x00 (offset=0x0152, A=0x00)
[VRAM] Write 0x8151 = 0x00 (offset=0x0151, A=0x00)
[VRAM] Write 0x8150 = 0x00 (offset=0x0150, A=0x00)
[VRAM] Write 0x814F = 0x00 (offset=0x014F, A=0x00)
[VRAM] Write 0x814E = 0x00 (offset=0x014E, A=0x00)
[VRAM] Write 0x814D = 0x00 (offset=0x014D, A=0x00)
[VRAM] Write 0x814C = 0x00 (offset=0x014C, A=0x00)
[VRAM] Write 0x814B = 0x00 (offset=0x014B, A=0x00)
[VRAM] Write 0x814A = 0x00 (offset=0x014A, A=0x00)
[VRAM] Write 0x8149 = 0x00 (offset=0x0149, A=0x00)
[VRAM] Write 0x8148 = 0x00 (offset=0x0148, A=0x00)
[VRAM] Write 0x8147 = 0x00 (offset=0x0147, A=0x00)
[VRAM] Write 0x8146 = 0x00 (offset=0x0146, A=0x00)
[VRAM] Write 0x8145 = 0x00 (offset=0x0145, A=0x00)
[VRAM] Write 0x8144 = 0x00 (offset=0x0144, A=0x00)
[VRAM] Write 0x8143 = 0x00 (offset=0x0143, A=0x00)
[VRAM] Write 0x8142 = 0x00 (offset=0x0142, A=0x00)
[VRAM] Write 0x8141 = 0x00 (offset=0x0141, A=0x00)
[VRAM] Write 0x8140 = 0x00 (offset=0x0140, A=0x00)
[VRAM] Write 0x813F = 0x00 (offset=0x013F, A=0x00)
[VRAM] Write 0x813E = 0x00 (offset=0x013E, A=0x00)
[VRAM] Write 0x813D = 0x00 (offset=0x013D, A=0x00)
[VRAM] Write 0x813C = 0x00 (offset=0x013C, A=0x00)
[VRAM] Write 0x813B = 0x00 (offset=0x013B, A=0x00)
[VRAM] Write 0x813A = 0x00 (offset=0x013A, A=0x00)
[VRAM] Write 0x8139 = 0x00 (offset=0x0139, A=0x00)
[VRAM] Write 0x8138 = 0x00 (offset=0x0138, A=0x00)
[VRAM] Write 0x8137 = 0x00 (offset=0x0137, A=0x00)
[VRAM] Write 0x8136 = 0x00 (offset=0x0136, A=0x00)
[VRAM] Write 0x8135 = 0x00 (offset=0x0135, A=0x00)
[VRAM] Write 0x8134 = 0x00 (offset=0x0134, A=0x00)
[VRAM] Write 0x8133 = 0x00 (offset=0x0133, A=0x00)
[VRAM] Write 0x8132 = 0x00 (offset=0x0132, A=0x00)
[VRAM] Write 0x8131 = 0x00 (offset=0x0131, A=0x00)
[VRAM] Write 0x8130 = 0x00 (offset=0x0130, A=0x00)
[VRAM] Write 0x812F = 0x00 (offset=0x012F, A=0x00)
[VRAM] Write 0x812E = 0x00 (offset=0x012E, A=0x00)
[VRAM] Write 0x812D = 0x00 (offset=0x012D, A=0x00)
[VRAM] Write 0x812C = 0x00 (offset=0x012C, A=0x00)
[VRAM] Write 0x812B = 0x00 (offset=0x012B, A=0x00)
[VRAM] Write 0x812A = 0x00 (offset=0x012A, A=0x00)
[VRAM] Write 0x8129 = 0x00 (offset=0x0129, A=0x00)
[VRAM] Write 0x8128 = 0x00 (offset=0x0128, A=0x00)
[VRAM] Write 0x8127 = 0x00 (offset=0x0127, A=0x00)
[VRAM] Write 0x8126 = 0x00 (offset=0x0126, A=0x00)
[VRAM] Write 0x8125 = 0x00 (offset=0x0125, A=0x00)
[VRAM] Write 0x8124 = 0x00 (offset=0x0124, A=0x00)
[VRAM] Write 0x8123 = 0x00 (offset=0x0123, A=0x00)
[VRAM] Write 0x8122 = 0x00 (offset=0x0122, A=0x00)
[VRAM] Write 0x8121 = 0x00 (offset=0x0121, A=0x00)
[VRAM] Write 0x8120 = 0x00 (offset=0x0120, A=0x00)
[VRAM] Write 0x811F = 0x00 (offset=0x011F, A=0x00)
[VRAM] Write 0x811E = 0x00 (offset=0x011E, A=0x00)
[VRAM] Write 0x811D = 0x00 (offset=0x011D, A=0x00)
[VRAM] Write 0x811C = 0x00 (offset=0x011C, A=0x00)
[VRAM] Write 0x811B = 0x00 (offset=0x011B, A=0x00)
[VRAM] Write 0x811A = 0x00 (offset=0x011A, A=0x00)
[VRAM] Write 0x8119 = 0x00 (offset=0x0119, A=0x00)
[VRAM] Write 0x8118 = 0x00 (offset=0x0118, A=0x00)
[VRAM] Write 0x8117 = 0x00 (offset=0x0117, A=0x00)
[VRAM] Write 0x8116 = 0x00 (offset=0x0116, A=0x00)
[VRAM] Write 0x8115 = 0x00 (offset=0x0115, A=0x00)
[VRAM] Write 0x8114 = 0x00 (offset=0x0114, A=0x00)
[VRAM] Write 0x8113 = 0x00 (offset=0x0113, A=0x00)
[VRAM] Write 0x8112 = 0x00 (offset=0x0112, A=0x00)
[VRAM] Write 0x8111 = 0x00 (offset=0x0111, A=0x00)
[VRAM] Write 0x8110 = 0x00 (offset=0x0110, A=0x00)
[VRAM] Write 0x810F = 0x00 (offset=0x010F, A=0x00)
[VRAM] Write 0x810E = 0x00 (offset=0x010E, A=0x00)
[VRAM] Write 0x810D = 0x00 (offset=0x010D, A=0x00)
[VRAM] Write 0x810C = 0x00 (offset=0x010C, A=0x00)
[VRAM] Write 0x810B = 0x00 (offset=0x010B, A=0x00)
[VRAM] Write 0x810A = 0x00 (offset=0x010A, A=0x00)
[VRAM] Write 0x8109 = 0x00 (offset=0x0109, A=0x00)
[VRAM] Write 0x8108 = 0x00 (offset=0x0108, A=0x00)
[VRAM] Write 0x8107 = 0x00 (offset=0x0107, A=0x00)
[VRAM] Write 0x8106 = 0x00 (offset=0x0106, A=0x00)
[VRAM] Write 0x8105 = 0x00 (offset=0x0105, A=0x00)
[VRAM] Write 0x8104 = 0x00 (offset=0x0104, A=0x00)
[VRAM] Write 0x8103 = 0x00 (offset=0x0103, A=0x00)
[VRAM] Write 0x8102 = 0x00 (offset=0x0102, A=0x00)
[VRAM] Write 0x8101 = 0x00 (offset=0x0101, A=0x00)
[VRAM] Write 0x8100 = 0x00 (offset=0x0100, A=0x00)
[VRAM] Write 0x80FF = 0x00 (offset=0x00FF, A=0x00)
[VRAM] Write 0x80FE = 0x00 (offset=0x00FE, A=0x00)
[VRAM] Write 0x80FD = 0x00 (offset=0x00FD, A=0x00)
[VRAM] Write 0x80FC = 0x00 (offset=0x00FC, A=0x00)
[VRAM] Write 0x80FB = 0x00 (offset=0x00FB, A=0x00)
[VRAM] Write 0x80FA = 0x00 (offset=0x00FA, A=0x00)
[VRAM] Write 0x80F9 = 0x00 (offset=0x00F9, A=0x00)
[VRAM] Write 0x80F8 = 0x00 (offset=0x00F8, A=0x00)
[VRAM] Write 0x80F7 = 0x00 (offset=0x00F7, A=0x00)
[VRAM] Write 0x80F6 = 0x00 (offset=0x00F6, A=0x00)
[VRAM] Write 0x80F5 = 0x00 (offset=0x00F5, A=0x00)
[VRAM] Write 0x80F4 = 0x00 (offset=0x00F4, A=0x00)
[VRAM] Write 0x80F3 = 0x00 (offset=0x00F3, A=0x00)
[VRAM] Write 0x80F2 = 0x00 (offset=0x00F2, A=0x00)
[VRAM] Write 0x80F1 = 0x00 (offset=0x00F1, A=0x00)
[VRAM] Write 0x80F0 = 0x00 (offset=0x00F0, A=0x00)
[VRAM] Write 0x80EF = 0x00 (offset=0x00EF, A=0x00)
[VRAM] Write 0x80EE = 0x00 (offset=0x00EE, A=0x00)
[VRAM] Write 0x80ED = 0x00 (offset=0x00ED, A=0x00)
[VRAM] Write 0x80EC = 0x00 (offset=0x00EC, A=0x00)
[VRAM] Write 0x80EB = 0x00 (offset=0x00EB, A=0x00)
[VRAM] Write 0x80EA = 0x00 (offset=0x00EA, A=0x00)
[VRAM] Write 0x80E9 = 0x00 (offset=0x00E9, A=0x00)
[VRAM] Write 0x80E8 = 0x00 (offset=0x00E8, A=0x00)
[VRAM] Write 0x80E7 = 0x00 (offset=0x00E7, A=0x00)
[VRAM] Write 0x80E6 = 0x00 (offset=0x00E6, A=0x00)
[VRAM] Write 0x80E5 = 0x00 (offset=0x00E5, A=0x00)
[VRAM] Write 0x80E4 = 0x00 (offset=0x00E4, A=0x00)
[VRAM] Write 0x80E3 = 0x00 (offset=0x00E3, A=0x00)
[VRAM] Write 0x80E2 = 0x00 (offset=0x00E2, A=0x00)
[VRAM] Write 0x80E1 = 0x00 (offset=0x00E1, A=0x00)
[VRAM] Write 0x80E0 = 0x00 (offset=0x00E0, A=0x00)
[VRAM] Write 0x80DF = 0x00 (offset=0x00DF, A=0x00)
[VRAM] Write 0x80DE = 0x00 (offset=0x00DE, A=0x00)
[VRAM] Write 0x80DD = 0x00 (offset=0x00DD, A=0x00)
[VRAM] Write 0x80DC = 0x00 (offset=0x00DC, A=0x00)
[VRAM] Write 0x80DB = 0x00 (offset=0x00DB, A=0x00)
[VRAM] Write 0x80DA = 0x00 (offset=0x00DA, A=0x00)
[VRAM] Write 0x80D9 = 0x00 (offset=0x00D9, A=0x00)
[VRAM] Write 0x80D8 = 0x00 (offset=0x00D8, A=0x00)
[VRAM] Write 0x80D7 = 0x00 (offset=0x00D7, A=0x00)
[VRAM] Write 0x80D6 = 0x00 (offset=0x00D6, A=0x00)
[VRAM] Write 0x80D5 = 0x00 (offset=0x00D5, A=0x00)
[VRAM] Write 0x80D4 = 0x00 (offset=0x00D4, A=0x00)
[VRAM] Write 0x80D3 = 0x00 (offset=0x00D3, A=0x00)
[VRAM] Write 0x80D2 = 0x00 (offset=0x00D2, A=0x00)
[VRAM] Write 0x80D1 = 0x00 (offset=0x00D1, A=0x00)
[VRAM] Write 0x80D0 = 0x00 (offset=0x00D0, A=0x00)
[VRAM] Write 0x80CF = 0x00 (offset=0x00CF, A=0x00)
[VRAM] Write 0x80CE = 0x00 (offset=0x00CE, A=0x00)
[VRAM] Write 0x80CD = 0x00 (offset=0x00CD, A=0x00)
[VRAM] Write 0x80CC = 0x00 (offset=0x00CC, A=0x00)
[VRAM] Write 0x80CB = 0x00 (offset=0x00CB, A=0x00)
[VRAM] Write 0x80CA = 0x00 (offset=0x00CA, A=0x00)
[VRAM] Write 0x80C9 = 0x00 (offset=0x00C9, A=0x00)
[VRAM] Write 0x80C8 = 0x00 (offset=0x00C8, A=0x00)
[VRAM] Write 0x80C7 = 0x00 (offset=0x00C7, A=0x00)
[VRAM] Write 0x80C6 = 0x00 (offset=0x00C6, A=0x00)
[VRAM] Write 0x80C5 = 0x00 (offset=0x00C5, A=0x00)
[VRAM] Write 0x80C4 = 0x00 (offset=0x00C4, A=0x00)
[VRAM] Write 0x80C3 = 0x00 (offset=0x00C3, A=0x00)
[VRAM] Write 0x80C2 = 0x00 (offset=0x00C2, A=0x00)
[VRAM] Write 0x80C1 = 0x00 (offset=0x00C1, A=0x00)
[VRAM] Write 0x80C0 = 0x00 (offset=0x00C0, A=0x00)
[VRAM] Write 0x80BF = 0x00 (offset=0x00BF, A=0x00)
[VRAM] Write 0x80BE = 0x00 (offset=0x00BE, A=0x00)
[VRAM] Write 0x80BD = 0x00 (offset=0x00BD, A=0x00)
[VRAM] Write 0x80BC = 0x00 (offset=0x00BC, A=0x00)
[VRAM] Write 0x80BB = 0x00 (offset=0x00BB, A=0x00)
[VRAM] Write 0x80BA = 0x00 (offset=0x00BA, A=0x00)
[VRAM] Write 0x80B9 = 0x00 (offset=0x00B9, A=0x00)
[VRAM] Write 0x80B8 = 0x00 (offset=0x00B8, A=0x00)
[VRAM] Write 0x80B7 = 0x00 (offset=0x00B7, A=0x00)
[VRAM] Write 0x80B6 = 0x00 (offset=0x00B6, A=0x00)
[VRAM] Write 0x80B5 = 0x00 (offset=0x00B5, A=0x00)
[VRAM] Write 0x80B4 = 0x00 (offset=0x00B4, A=0x00)
[VRAM] Write 0x80B3 = 0x00 (offset=0x00B3, A=0x00)
[VRAM] Write 0x80B2 = 0x00 (offset=0x00B2, A=0x00)
[VRAM] Write 0x80B1 = 0x00 (offset=0x00B1, A=0x00)
[VRAM] Write 0x80B0 = 0x00 (offset=0x00B0, A=0x00)
[VRAM] Write 0x80AF = 0x00 (offset=0x00AF, A=0x00)
[VRAM] Write 0x80AE = 0x00 (offset=0x00AE, A=0x00)
[VRAM] Write 0x80AD = 0x00 (offset=0x00AD, A=0x00)
[VRAM] Write 0x80AC = 0x00 (offset=0x00AC, A=0x00)
[VRAM] Write 0x80AB = 0x00 (offset=0x00AB, A=0x00)
[VRAM] Write 0x80AA = 0x00 (offset=0x00AA, A=0x00)
[VRAM] Write 0x80A9 = 0x00 (offset=0x00A9, A=0x00)
[VRAM] Write 0x80A8 = 0x00 (offset=0x00A8, A=0x00)
[VRAM] Write 0x80A7 = 0x00 (offset=0x00A7, A=0x00)
[VRAM] Write 0x80A6 = 0x00 (offset=0x00A6, A=0x00)
[VRAM] Write 0x80A5 = 0x00 (offset=0x00A5, A=0x00)
[VRAM] Write 0x80A4 = 0x00 (offset=0x00A4, A=0x00)
[VRAM] Write 0x80A3 = 0x00 (offset=0x00A3, A=0x00)
[VRAM] Write 0x80A2 = 0x00 (offset=0x00A2, A=0x00)
[VRAM] Write 0x80A1 = 0x00 (offset=0x00A1, A=0x00)
[VRAM] Write 0x80A0 = 0x00 (offset=0x00A0, A=0x00)
[VRAM] Write 0x809F = 0x00 (offset=0x009F, A=0x00)
[VRAM] Write 0x809E = 0x00 (offset=0x009E, A=0x00)
[VRAM] Write 0x809D = 0x00 (offset=0x009D, A=0x00)
[VRAM] Write 0x809C = 0x00 (offset=0x009C, A=0x00)
[VRAM] Write 0x809B = 0x00 (offset=0x009B, A=0x00)
[VRAM] Write 0x809A = 0x00 (offset=0x009A, A=0x00)
[VRAM] Write 0x8099 = 0x00 (offset=0x0099, A=0x00)
[VRAM] Write 0x8098 = 0x00 (offset=0x0098, A=0x00)
[VRAM] Write 0x8097 = 0x00 (offset=0x0097, A=0x00)
[VRAM] Write 0x8096 = 0x00 (offset=0x0096, A=0x00)
[VRAM] Write 0x8095 = 0x00 (offset=0x0095, A=0x00)
[VRAM] Write 0x8094 = 0x00 (offset=0x0094, A=0x00)
[VRAM] Write 0x8093 = 0x00 (offset=0x0093, A=0x00)
[VRAM] Write 0x8092 = 0x00 (offset=0x0092, A=0x00)
[VRAM] Write 0x8091 = 0x00 (offset=0x0091, A=0x00)
[VRAM] Write 0x8090 = 0x00 (offset=0x0090, A=0x00)
[VRAM] Write 0x808F = 0x00 (offset=0x008F, A=0x00)
[VRAM] Write 0x808E = 0x00 (offset=0x008E, A=0x00)
[VRAM] Write 0x808D = 0x00 (offset=0x008D, A=0x00)
[VRAM] Write 0x808C = 0x00 (offset=0x008C, A=0x00)
[VRAM] Write 0x808B = 0x00 (offset=0x008B, A=0x00)
[VRAM] Write 0x808A = 0x00 (offset=0x008A, A=0x00)
[VRAM] Write 0x8089 = 0x00 (offset=0x0089, A=0x00)
[VRAM] Write 0x8088 = 0x00 (offset=0x0088, A=0x00)
[VRAM] Write 0x8087 = 0x00 (offset=0x0087, A=0x00)
[VRAM] Write 0x8086 = 0x00 (offset=0x0086, A=0x00)
[VRAM] Write 0x8085 = 0x00 (offset=0x0085, A=0x00)
[VRAM] Write 0x8084 = 0x00 (offset=0x0084, A=0x00)
[VRAM] Write 0x8083 = 0x00 (offset=0x0083, A=0x00)
[VRAM] Write 0x8082 = 0x00 (offset=0x0082, A=0x00)
[VRAM] Write 0x8081 = 0x00 (offset=0x0081, A=0x00)
[VRAM] Write 0x8080 = 0x00 (offset=0x0080, A=0x00)
[VRAM] Write 0x807F = 0x00 (offset=0x007F, A=0x00)
[VRAM] Write 0x807E = 0x00 (offset=0x007E, A=0x00)
[VRAM] Write 0x807D = 0x00 (offset=0x007D, A=0x00)
[VRAM] Write 0x807C = 0x00 (offset=0x007C, A=0x00)
[VRAM] Write 0x807B = 0x00 (offset=0x007B, A=0x00)
[VRAM] Write 0x807A = 0x00 (offset=0x007A, A=0x00)
[VRAM] Write 0x8079 = 0x00 (offset=0x0079, A=0x00)
[VRAM] Write 0x8078 = 0x00 (offset=0x0078, A=0x00)
[VRAM] Write 0x8077 = 0x00 (offset=0x0077, A=0x00)
[VRAM] Write 0x8076 = 0x00 (offset=0x0076, A=0x00)
[VRAM] Write 0x8075 = 0x00 (offset=0x0075, A=0x00)
[VRAM] Write 0x8074 = 0x00 (offset=0x0074, A=0x00)
[VRAM] Write 0x8073 = 0x00 (offset=0x0073, A=0x00)
[VRAM] Write 0x8072 = 0x00 (offset=0x0072, A=0x00)
[VRAM] Write 0x8071 = 0x00 (offset=0x0071, A=0x00)
[VRAM] Write 0x8070 = 0x00 (offset=0x0070, A=0x00)
[VRAM] Write 0x806F = 0x00 (offset=0x006F, A=0x00)
[VRAM] Write 0x806E = 0x00 (offset=0x006E, A=0x00)
[VRAM] Write 0x806D = 0x00 (offset=0x006D, A=0x00)
[VRAM] Write 0x806C = 0x00 (offset=0x006C, A=0x00)
[VRAM] Write 0x806B = 0x00 (offset=0x006B, A=0x00)
[VRAM] Write 0x806A = 0x00 (offset=0x006A, A=0x00)
[VRAM] Write 0x8069 = 0x00 (offset=0x0069, A=0x00)
[VRAM] Write 0x8068 = 0x00 (offset=0x0068, A=0x00)
[VRAM] Write 0x8067 = 0x00 (offset=0x0067, A=0x00)
[VRAM] Write 0x8066 = 0x00 (offset=0x0066, A=0x00)
[VRAM] Write 0x8065 = 0x00 (offset=0x0065, A=0x00)
[VRAM] Write 0x8064 = 0x00 (offset=0x0064, A=0x00)
[VRAM] Write 0x8063 = 0x00 (offset=0x0063, A=0x00)
[VRAM] Write 0x8062 = 0x00 (offset=0x0062, A=0x00)
[VRAM] Write 0x8061 = 0x00 (offset=0x0061, A=0x00)
[VRAM] Write 0x8060 = 0x00 (offset=0x0060, A=0x00)
[VRAM] Write 0x805F = 0x00 (offset=0x005F, A=0x00)
[VRAM] Write 0x805E = 0x00 (offset=0x005E, A=0x00)
[VRAM] Write 0x805D = 0x00 (offset=0x005D, A=0x00)
[VRAM] Write 0x805C = 0x00 (offset=0x005C, A=0x00)
[VRAM] Write 0x805B = 0x00 (offset=0x005B, A=0x00)
[VRAM] Write 0x805A = 0x00 (offset=0x005A, A=0x00)
[VRAM] Write 0x8059 = 0x00 (offset=0x0059, A=0x00)
[VRAM] Write 0x8058 = 0x00 (offset=0x0058, A=0x00)
[VRAM] Write 0x8057 = 0x00 (offset=0x0057, A=0x00)
[VRAM] Write 0x8056 = 0x00 (offset=0x0056, A=0x00)
[VRAM] Write 0x8055 = 0x00 (offset=0x0055, A=0x00)
[VRAM] Write 0x8054 = 0x00 (offset=0x0054, A=0x00)
[VRAM] Write 0x8053 = 0x00 (offset=0x0053, A=0x00)
[VRAM] Write 0x8052 = 0x00 (offset=0x0052, A=0x00)
[VRAM] Write 0x8051 = 0x00 (offset=0x0051, A=0x00)
[VRAM] Write 0x8050 = 0x00 (offset=0x0050, A=0x00)
[VRAM] Write 0x804F = 0x00 (offset=0x004F, A=0x00)
[VRAM] Write 0x804E = 0x00 (offset=0x004E, A=0x00)
[VRAM] Write 0x804D = 0x00 (offset=0x004D, A=0x00)
[VRAM] Write 0x804C = 0x00 (offset=0x004C, A=0x00)
[VRAM] Write 0x804B = 0x00 (offset=0x004B, A=0x00)
[VRAM] Write 0x804A = 0x00 (offset=0x004A, A=0x00)
[VRAM] Write 0x8049 = 0x00 (offset=0x0049, A=0x00)
[VRAM] Write 0x8048 = 0x00 (offset=0x0048, A=0x00)
[VRAM] Write 0x8047 = 0x00 (offset=0x0047, A=0x00)
[VRAM] Write 0x8046 = 0x00 (offset=0x0046, A=0x00)
[VRAM] Write 0x8045 = 0x00 (offset=0x0045, A=0x00)
[VRAM] Write 0x8044 = 0x00 (offset=0x0044, A=0x00)
[VRAM] Write 0x8043 = 0x00 (offset=0x0043, A=0x00)
[VRAM] Write 0x8042 = 0x00 (offset=0x0042, A=0x00)
[VRAM] Write 0x8041 = 0x00 (offset=0x0041, A=0x00)
[VRAM] Write 0x8040 = 0x00 (offset=0x0040, A=0x00)
[VRAM] Write 0x803F = 0x00 (offset=0x003F, A=0x00)
[VRAM] Write 0x803E = 0x00 (offset=0x003E, A=0x00)
[VRAM] Write 0x803D = 0x00 (offset=0x003D, A=0x00)
[VRAM] Write 0x803C = 0x00 (offset=0x003C, A=0x00)
[VRAM] Write 0x803B = 0x00 (offset=0x003B, A=0x00)
[VRAM] Write 0x803A = 0x00 (offset=0x003A, A=0x00)
[VRAM] Write 0x8039 = 0x00 (offset=0x0039, A=0x00)
[VRAM] Write 0x8038 = 0x00 (offset=0x0038, A=0x00)
[VRAM] Write 0x8037 = 0x00 (offset=0x0037, A=0x00)
[VRAM] Write 0x8036 = 0x00 (offset=0x0036, A=0x00)
[VRAM] Write 0x8035 = 0x00 (offset=0x0035, A=0x00)
[VRAM] Write 0x8034 = 0x00 (offset=0x0034, A=0x00)
[VRAM] Write 0x8033 = 0x00 (offset=0x0033, A=0x00)
[VRAM] Write 0x8032 = 0x00 (offset=0x0032, A=0x00)
[VRAM] Write 0x8031 = 0x00 (offset=0x0031, A=0x00)
[VRAM] Write 0x8030 = 0x00 (offset=0x0030, A=0x00)
[VRAM] Write 0x802F = 0x00 (offset=0x002F, A=0x00)
[VRAM] Write 0x802E = 0x00 (offset=0x002E, A=0x00)
[VRAM] Write 0x802D = 0x00 (offset=0x002D, A=0x00)
[VRAM] Write 0x802C = 0x00 (offset=0x002C, A=0x00)
[VRAM] Write 0x802B = 0x00 (offset=0x002B, A=0x00)
[VRAM] Write 0x802A = 0x00 (offset=0x002A, A=0x00)
[VRAM] Write 0x8029 = 0x00 (offset=0x0029, A=0x00)
[VRAM] Write 0x8028 = 0x00 (offset=0x0028, A=0x00)
[VRAM] Write 0x8027 = 0x00 (offset=0x0027, A=0x00)
[VRAM] Write 0x8026 = 0x00 (offset=0x0026, A=0x00)
[VRAM] Write 0x8025 = 0x00 (offset=0x0025, A=0x00)
[VRAM] Write 0x8024 = 0x00 (offset=0x0024, A=0x00)
[VRAM] Write 0x8023 = 0x00 (offset=0x0023, A=0x00)
[VRAM] Write 0x8022 = 0x00 (offset=0x0022, A=0x00)
[VRAM] Write 0x8021 = 0x00 (offset=0x0021, A=0x00)
[VRAM] Write 0x8020 = 0x00 (offset=0x0020, A=0x00)
[VRAM] Write 0x801F = 0x00 (offset=0x001F, A=0x00)
[VRAM] Write 0x801E = 0x00 (offset=0x001E, A=0x00)
[VRAM] Write 0x801D = 0x00 (offset=0x001D, A=0x00)
[VRAM] Write 0x801C = 0x00 (offset=0x001C, A=0x00)
[VRAM] Write 0x801B = 0x00 (offset=0x001B, A=0x00)
[VRAM] Write 0x801A = 0x00 (offset=0x001A, A=0x00)
[VRAM] Write 0x8019 = 0x00 (offset=0x0019, A=0x00)
[VRAM] Write 0x8018 = 0x00 (offset=0x0018, A=0x00)
[VRAM] Write 0x8017 = 0x00 (offset=0x0017, A=0x00)
[VRAM] Write 0x8016 = 0x00 (offset=0x0016, A=0x00)
[VRAM] Write 0x8015 = 0x00 (offset=0x0015, A=0x00)
[VRAM] Write 0x8014 = 0x00 (offset=0x0014, A=0x00)
[VRAM] Write 0x8013 = 0x00 (offset=0x0013, A=0x00)
[VRAM] Write 0x8012 = 0x00 (offset=0x0012, A=0x00)
[VRAM] Write 0x8011 = 0x00 (offset=0x0011, A=0x00)
[VRAM] Write 0x8010 = 0x00 (offset=0x0010, A=0x00)
[VRAM] Write 0x800F = 0x00 (offset=0x000F, A=0x00)
[VRAM] Write 0x800E = 0x00 (offset=0x000E, A=0x00)
[VRAM] Write 0x800D = 0x00 (offset=0x000D, A=0x00)
[VRAM] Write 0x800C = 0x00 (offset=0x000C, A=0x00)
[VRAM] Write 0x800B = 0x00 (offset=0x000B, A=0x00)
[VRAM] Write 0x800A = 0x00 (offset=0x000A, A=0x00)
[VRAM] Write 0x8009 = 0x00 (offset=0x0009, A=0x00)
[VRAM] Write 0x8008 = 0x00 (offset=0x0008, A=0x00)
[VRAM] Write 0x8007 = 0x00 (offset=0x0007, A=0x00)
[VRAM] Write 0x8006 = 0x00 (offset=0x0006, A=0x00)
[VRAM] Write 0x8005 = 0x00 (offset=0x0005, A=0x00)
[VRAM] Write 0x8004 = 0x00 (offset=0x0004, A=0x00)
[VRAM] Write 0x8003 = 0x00 (offset=0x0003, A=0x00)
[VRAM] Write 0x8002 = 0x00 (offset=0x0002, A=0x00)
[VRAM] Write 0x8001 = 0x00 (offset=0x0001, A=0x00)
[VRAM] Write 0x8000 = 0x00 (offset=0x0000, A=0x00)
[MEM] IO Write 0xFF7F = 0x00
[VRAM] Write 0x9BFF = 0x2F (offset=0x1BFF, A=0x2F)
[VRAM] Write 0x9BFE = 0x2F (offset=0x1BFE, A=0x2F)
[VRAM] Write 0x9BFD = 0x2F (offset=0x1BFD, A=0x2F)
[VRAM] Write 0x9BFC = 0x2F (offset=0x1BFC, A=0x2F)
[VRAM] Write 0x9BFB = 0x2F (offset=0x1BFB, A=0x2F)
[VRAM] Write 0x9BFA = 0x2F (offset=0x1BFA, A=0x2F)
[VRAM] Write 0x9BF9 = 0x2F (offset=0x1BF9, A=0x2F)
[VRAM] Write 0x9BF8 = 0x2F (offset=0x1BF8, A=0x2F)
[VRAM] Write 0x9BF7 = 0x2F (offset=0x1BF7, A=0x2F)
[VRAM] Write 0x9BF6 = 0x2F (offset=0x1BF6, A=0x2F)
[VRAM] Write 0x9BF5 = 0x2F (offset=0x1BF5, A=0x2F)
[VRAM] Write 0x9BF4 = 0x2F (offset=0x1BF4, A=0x2F)
[VRAM] Write 0x9BF3 = 0x2F (offset=0x1BF3, A=0x2F)
[VRAM] Write 0x9BF2 = 0x2F (offset=0x1BF2, A=0x2F)
[VRAM] Write 0x9BF1 = 0x2F (offset=0x1BF1, A=0x2F)
[VRAM] Write 0x9BF0 = 0x2F (offset=0x1BF0, A=0x2F)
[VRAM] Write 0x9BEF = 0x2F (offset=0x1BEF, A=0x2F)
[VRAM] Write 0x9BEE = 0x2F (offset=0x1BEE, A=0x2F)
[VRAM] Write 0x9BED = 0x2F (offset=0x1BED, A=0x2F)
[VRAM] Write 0x9BEC = 0x2F (offset=0x1BEC, A=0x2F)
[VRAM] Write 0x9BEB = 0x2F (offset=0x1BEB, A=0x2F)
[VRAM] Write 0x9BEA = 0x2F (offset=0x1BEA, A=0x2F)
[VRAM] Write 0x9BE9 = 0x2F (offset=0x1BE9, A=0x2F)
[VRAM] Write 0x9BE8 = 0x2F (offset=0x1BE8, A=0x2F)
[VRAM] Write 0x9BE7 = 0x2F (offset=0x1BE7, A=0x2F)
[VRAM] Write 0x9BE6 = 0x2F (offset=0x1BE6, A=0x2F)
[VRAM] Write 0x9BE5 = 0x2F (offset=0x1BE5, A=0x2F)
[VRAM] Write 0x9BE4 = 0x2F (offset=0x1BE4, A=0x2F)
[VRAM] Write 0x9BE3 = 0x2F (offset=0x1BE3, A=0x2F)
[VRAM] Write 0x9BE2 = 0x2F (offset=0x1BE2, A=0x2F)
[VRAM] Write 0x9BE1 = 0x2F (offset=0x1BE1, A=0x2F)
[VRAM] Write 0x9BE0 = 0x2F (offset=0x1BE0, A=0x2F)
[VRAM] Write 0x9BDF = 0x2F (offset=0x1BDF, A=0x2F)
[VRAM] Write 0x9BDE = 0x2F (offset=0x1BDE, A=0x2F)
[VRAM] Write 0x9BDD = 0x2F (offset=0x1BDD, A=0x2F)
[VRAM] Write 0x9BDC = 0x2F (offset=0x1BDC, A=0x2F)
[VRAM] Write 0x9BDB = 0x2F (offset=0x1BDB, A=0x2F)
[VRAM] Write 0x9BDA = 0x2F (offset=0x1BDA, A=0x2F)
[VRAM] Write 0x9BD9 = 0x2F (offset=0x1BD9, A=0x2F)
[VRAM] Write 0x9BD8 = 0x2F (offset=0x1BD8, A=0x2F)
[VRAM] Write 0x9BD7 = 0x2F (offset=0x1BD7, A=0x2F)
[VRAM] Write 0x9BD6 = 0x2F (offset=0x1BD6, A=0x2F)
[VRAM] Write 0x9BD5 = 0x2F (offset=0x1BD5, A=0x2F)
[VRAM] Write 0x9BD4 = 0x2F (offset=0x1BD4, A=0x2F)
[VRAM] Write 0x9BD3 = 0x2F (offset=0x1BD3, A=0x2F)
[VRAM] Write 0x9BD2 = 0x2F (offset=0x1BD2, A=0x2F)
[VRAM] Write 0x9BD1 = 0x2F (offset=0x1BD1, A=0x2F)
[VRAM] Write 0x9BD0 = 0x2F (offset=0x1BD0, A=0x2F)
[VRAM] Write 0x9BCF = 0x2F (offset=0x1BCF, A=0x2F)
[VRAM] Write 0x9BCE = 0x2F (offset=0x1BCE, A=0x2F)
[VRAM] Write 0x9BCD = 0x2F (offset=0x1BCD, A=0x2F)
[VRAM] Write 0x9BCC = 0x2F (offset=0x1BCC, A=0x2F)
[VRAM] Write 0x9BCB = 0x2F (offset=0x1BCB, A=0x2F)
[VRAM] Write 0x9BCA = 0x2F (offset=0x1BCA, A=0x2F)
[VRAM] Write 0x9BC9 = 0x2F (offset=0x1BC9, A=0x2F)
[VRAM] Write 0x9BC8 = 0x2F (offset=0x1BC8, A=0x2F)
[VRAM] Write 0x9BC7 = 0x2F (offset=0x1BC7, A=0x2F)
[VRAM] Write 0x9BC6 = 0x2F (offset=0x1BC6, A=0x2F)
[VRAM] Write 0x9BC5 = 0x2F (offset=0x1BC5, A=0x2F)
[VRAM] Write 0x9BC4 = 0x2F (offset=0x1BC4, A=0x2F)
[VRAM] Write 0x9BC3 = 0x2F (offset=0x1BC3, A=0x2F)
[VRAM] Write 0x9BC2 = 0x2F (offset=0x1BC2, A=0x2F)
[VRAM] Write 0x9BC1 = 0x2F (offset=0x1BC1, A=0x2F)
[VRAM] Write 0x9BC0 = 0x2F (offset=0x1BC0, A=0x2F)
[VRAM] Write 0x9BBF = 0x2F (offset=0x1BBF, A=0x2F)
[VRAM] Write 0x9BBE = 0x2F (offset=0x1BBE, A=0x2F)
[VRAM] Write 0x9BBD = 0x2F (offset=0x1BBD, A=0x2F)
[VRAM] Write 0x9BBC = 0x2F (offset=0x1BBC, A=0x2F)
[VRAM] Write 0x9BBB = 0x2F (offset=0x1BBB, A=0x2F)
[VRAM] Write 0x9BBA = 0x2F (offset=0x1BBA, A=0x2F)
[VRAM] Write 0x9BB9 = 0x2F (offset=0x1BB9, A=0x2F)
[VRAM] Write 0x9BB8 = 0x2F (offset=0x1BB8, A=0x2F)
[VRAM] Write 0x9BB7 = 0x2F (offset=0x1BB7, A=0x2F)
[VRAM] Write 0x9BB6 = 0x2F (offset=0x1BB6, A=0x2F)
[VRAM] Write 0x9BB5 = 0x2F (offset=0x1BB5, A=0x2F)
[VRAM] Write 0x9BB4 = 0x2F (offset=0x1BB4, A=0x2F)
[VRAM] Write 0x9BB3 = 0x2F (offset=0x1BB3, A=0x2F)
[VRAM] Write 0x9BB2 = 0x2F (offset=0x1BB2, A=0x2F)
[VRAM] Write 0x9BB1 = 0x2F (offset=0x1BB1, A=0x2F)
[VRAM] Write 0x9BB0 = 0x2F (offset=0x1BB0, A=0x2F)
[VRAM] Write 0x9BAF = 0x2F (offset=0x1BAF, A=0x2F)
[VRAM] Write 0x9BAE = 0x2F (offset=0x1BAE, A=0x2F)
[VRAM] Write 0x9BAD = 0x2F (offset=0x1BAD, A=0x2F)
[VRAM] Write 0x9BAC = 0x2F (offset=0x1BAC, A=0x2F)
[VRAM] Write 0x9BAB = 0x2F (offset=0x1BAB, A=0x2F)
[VRAM] Write 0x9BAA = 0x2F (offset=0x1BAA, A=0x2F)
[VRAM] Write 0x9BA9 = 0x2F (offset=0x1BA9, A=0x2F)
[VRAM] Write 0x9BA8 = 0x2F (offset=0x1BA8, A=0x2F)
[VRAM] Write 0x9BA7 = 0x2F (offset=0x1BA7, A=0x2F)
[VRAM] Write 0x9BA6 = 0x2F (offset=0x1BA6, A=0x2F)
[VRAM] Write 0x9BA5 = 0x2F (offset=0x1BA5, A=0x2F)
[VRAM] Write 0x9BA4 = 0x2F (offset=0x1BA4, A=0x2F)
[VRAM] Write 0x9BA3 = 0x2F (offset=0x1BA3, A=0x2F)
[VRAM] Write 0x9BA2 = 0x2F (offset=0x1BA2, A=0x2F)
[VRAM] Write 0x9BA1 = 0x2F (offset=0x1BA1, A=0x2F)
[VRAM] Write 0x9BA0 = 0x2F (offset=0x1BA0, A=0x2F)
[VRAM] Write 0x9B9F = 0x2F (offset=0x1B9F, A=0x2F)
[VRAM] Write 0x9B9E = 0x2F (offset=0x1B9E, A=0x2F)
[VRAM] Write 0x9B9D = 0x2F (offset=0x1B9D, A=0x2F)
[VRAM] Write 0x9B9C = 0x2F (offset=0x1B9C, A=0x2F)
[VRAM] Write 0x9B9B = 0x2F (offset=0x1B9B, A=0x2F)
[VRAM] Write 0x9B9A = 0x2F (offset=0x1B9A, A=0x2F)
[VRAM] Write 0x9B99 = 0x2F (offset=0x1B99, A=0x2F)
[VRAM] Write 0x9B98 = 0x2F (offset=0x1B98, A=0x2F)
[VRAM] Write 0x9B97 = 0x2F (offset=0x1B97, A=0x2F)
[VRAM] Write 0x9B96 = 0x2F (offset=0x1B96, A=0x2F)
[VRAM] Write 0x9B95 = 0x2F (offset=0x1B95, A=0x2F)
[VRAM] Write 0x9B94 = 0x2F (offset=0x1B94, A=0x2F)
[VRAM] Write 0x9B93 = 0x2F (offset=0x1B93, A=0x2F)
[VRAM] Write 0x9B92 = 0x2F (offset=0x1B92, A=0x2F)
[VRAM] Write 0x9B91 = 0x2F (offset=0x1B91, A=0x2F)
[VRAM] Write 0x9B90 = 0x2F (offset=0x1B90, A=0x2F)
[VRAM] Write 0x9B8F = 0x2F (offset=0x1B8F, A=0x2F)
[VRAM] Write 0x9B8E = 0x2F (offset=0x1B8E, A=0x2F)
[VRAM] Write 0x9B8D = 0x2F (offset=0x1B8D, A=0x2F)
[VRAM] Write 0x9B8C = 0x2F (offset=0x1B8C, A=0x2F)
[VRAM] Write 0x9B8B = 0x2F (offset=0x1B8B, A=0x2F)
[VRAM] Write 0x9B8A = 0x2F (offset=0x1B8A, A=0x2F)
[VRAM] Write 0x9B89 = 0x2F (offset=0x1B89, A=0x2F)
[VRAM] Write 0x9B88 = 0x2F (offset=0x1B88, A=0x2F)
[VRAM] Write 0x9B87 = 0x2F (offset=0x1B87, A=0x2F)
[VRAM] Write 0x9B86 = 0x2F (offset=0x1B86, A=0x2F)
[VRAM] Write 0x9B85 = 0x2F (offset=0x1B85, A=0x2F)
[VRAM] Write 0x9B84 = 0x2F (offset=0x1B84, A=0x2F)
[VRAM] Write 0x9B83 = 0x2F (offset=0x1B83, A=0x2F)
[VRAM] Write 0x9B82 = 0x2F (offset=0x1B82, A=0x2F)
[VRAM] Write 0x9B81 = 0x2F (offset=0x1B81, A=0x2F)
[VRAM] Write 0x9B80 = 0x2F (offset=0x1B80, A=0x2F)
[VRAM] Write 0x9B7F = 0x2F (offset=0x1B7F, A=0x2F)
[VRAM] Write 0x9B7E = 0x2F (offset=0x1B7E, A=0x2F)
[VRAM] Write 0x9B7D = 0x2F (offset=0x1B7D, A=0x2F)
[VRAM] Write 0x9B7C = 0x2F (offset=0x1B7C, A=0x2F)
[VRAM] Write 0x9B7B = 0x2F (offset=0x1B7B, A=0x2F)
[VRAM] Write 0x9B7A = 0x2F (offset=0x1B7A, A=0x2F)
[VRAM] Write 0x9B79 = 0x2F (offset=0x1B79, A=0x2F)
[VRAM] Write 0x9B78 = 0x2F (offset=0x1B78, A=0x2F)
[VRAM] Write 0x9B77 = 0x2F (offset=0x1B77, A=0x2F)
[VRAM] Write 0x9B76 = 0x2F (offset=0x1B76, A=0x2F)
[VRAM] Write 0x9B75 = 0x2F (offset=0x1B75, A=0x2F)
[VRAM] Write 0x9B74 = 0x2F (offset=0x1B74, A=0x2F)
[VRAM] Write 0x9B73 = 0x2F (offset=0x1B73, A=0x2F)
[VRAM] Write 0x9B72 = 0x2F (offset=0x1B72, A=0x2F)
[VRAM] Write 0x9B71 = 0x2F (offset=0x1B71, A=0x2F)
[VRAM] Write 0x9B70 = 0x2F (offset=0x1B70, A=0x2F)
[VRAM] Write 0x9B6F = 0x2F (offset=0x1B6F, A=0x2F)
[VRAM] Write 0x9B6E = 0x2F (offset=0x1B6E, A=0x2F)
[VRAM] Write 0x9B6D = 0x2F (offset=0x1B6D, A=0x2F)
[VRAM] Write 0x9B6C = 0x2F (offset=0x1B6C, A=0x2F)
[VRAM] Write 0x9B6B = 0x2F (offset=0x1B6B, A=0x2F)
[VRAM] Write 0x9B6A = 0x2F (offset=0x1B6A, A=0x2F)
[VRAM] Write 0x9B69 = 0x2F (offset=0x1B69, A=0x2F)
[VRAM] Write 0x9B68 = 0x2F (offset=0x1B68, A=0x2F)
[VRAM] Write 0x9B67 = 0x2F (offset=0x1B67, A=0x2F)
[VRAM] Write 0x9B66 = 0x2F (offset=0x1B66, A=0x2F)
[VRAM] Write 0x9B65 = 0x2F (offset=0x1B65, A=0x2F)
[VRAM] Write 0x9B64 = 0x2F (offset=0x1B64, A=0x2F)
[VRAM] Write 0x9B63 = 0x2F (offset=0x1B63, A=0x2F)
[VRAM] Write 0x9B62 = 0x2F (offset=0x1B62, A=0x2F)
[VRAM] Write 0x9B61 = 0x2F (offset=0x1B61, A=0x2F)
[VRAM] Write 0x9B60 = 0x2F (offset=0x1B60, A=0x2F)
[VRAM] Write 0x9B5F = 0x2F (offset=0x1B5F, A=0x2F)
[VRAM] Write 0x9B5E = 0x2F (offset=0x1B5E, A=0x2F)
[VRAM] Write 0x9B5D = 0x2F (offset=0x1B5D, A=0x2F)
[VRAM] Write 0x9B5C = 0x2F (offset=0x1B5C, A=0x2F)
[VRAM] Write 0x9B5B = 0x2F (offset=0x1B5B, A=0x2F)
[VRAM] Write 0x9B5A = 0x2F (offset=0x1B5A, A=0x2F)
[VRAM] Write 0x9B59 = 0x2F (offset=0x1B59, A=0x2F)
[VRAM] Write 0x9B58 = 0x2F (offset=0x1B58, A=0x2F)
[VRAM] Write 0x9B57 = 0x2F (offset=0x1B57, A=0x2F)
[VRAM] Write 0x9B56 = 0x2F (offset=0x1B56, A=0x2F)
[VRAM] Write 0x9B55 = 0x2F (offset=0x1B55, A=0x2F)
[VRAM] Write 0x9B54 = 0x2F (offset=0x1B54, A=0x2F)
[VRAM] Write 0x9B53 = 0x2F (offset=0x1B53, A=0x2F)
[VRAM] Write 0x9B52 = 0x2F (offset=0x1B52, A=0x2F)
[VRAM] Write 0x9B51 = 0x2F (offset=0x1B51, A=0x2F)
[VRAM] Write 0x9B50 = 0x2F (offset=0x1B50, A=0x2F)
[VRAM] Write 0x9B4F = 0x2F (offset=0x1B4F, A=0x2F)
[VRAM] Write 0x9B4E = 0x2F (offset=0x1B4E, A=0x2F)
[VRAM] Write 0x9B4D = 0x2F (offset=0x1B4D, A=0x2F)
[VRAM] Write 0x9B4C = 0x2F (offset=0x1B4C, A=0x2F)
[VRAM] Write 0x9B4B = 0x2F (offset=0x1B4B, A=0x2F)
[VRAM] Write 0x9B4A = 0x2F (offset=0x1B4A, A=0x2F)
[VRAM] Write 0x9B49 = 0x2F (offset=0x1B49, A=0x2F)
[VRAM] Write 0x9B48 = 0x2F (offset=0x1B48, A=0x2F)
[VRAM] Write 0x9B47 = 0x2F (offset=0x1B47, A=0x2F)
[VRAM] Write 0x9B46 = 0x2F (offset=0x1B46, A=0x2F)
[VRAM] Write 0x9B45 = 0x2F (offset=0x1B45, A=0x2F)
[VRAM] Write 0x9B44 = 0x2F (offset=0x1B44, A=0x2F)
[VRAM] Write 0x9B43 = 0x2F (offset=0x1B43, A=0x2F)
[VRAM] Write 0x9B42 = 0x2F (offset=0x1B42, A=0x2F)
[VRAM] Write 0x9B41 = 0x2F (offset=0x1B41, A=0x2F)
[VRAM] Write 0x9B40 = 0x2F (offset=0x1B40, A=0x2F)
[VRAM] Write 0x9B3F = 0x2F (offset=0x1B3F, A=0x2F)
[VRAM] Write 0x9B3E = 0x2F (offset=0x1B3E, A=0x2F)
[VRAM] Write 0x9B3D = 0x2F (offset=0x1B3D, A=0x2F)
[VRAM] Write 0x9B3C = 0x2F (offset=0x1B3C, A=0x2F)
[VRAM] Write 0x9B3B = 0x2F (offset=0x1B3B, A=0x2F)
[VRAM] Write 0x9B3A = 0x2F (offset=0x1B3A, A=0x2F)
[VRAM] Write 0x9B39 = 0x2F (offset=0x1B39, A=0x2F)
[VRAM] Write 0x9B38 = 0x2F (offset=0x1B38, A=0x2F)
[VRAM] Write 0x9B37 = 0x2F (offset=0x1B37, A=0x2F)
[VRAM] Write 0x9B36 = 0x2F (offset=0x1B36, A=0x2F)
[VRAM] Write 0x9B35 = 0x2F (offset=0x1B35, A=0x2F)
[VRAM] Write 0x9B34 = 0x2F (offset=0x1B34, A=0x2F)
[VRAM] Write 0x9B33 = 0x2F (offset=0x1B33, A=0x2F)
[VRAM] Write 0x9B32 = 0x2F (offset=0x1B32, A=0x2F)
[VRAM] Write 0x9B31 = 0x2F (offset=0x1B31, A=0x2F)
[VRAM] Write 0x9B30 = 0x2F (offset=0x1B30, A=0x2F)
[VRAM] Write 0x9B2F = 0x2F (offset=0x1B2F, A=0x2F)
[VRAM] Write 0x9B2E = 0x2F (offset=0x1B2E, A=0x2F)
[VRAM] Write 0x9B2D = 0x2F (offset=0x1B2D, A=0x2F)
[VRAM] Write 0x9B2C = 0x2F (offset=0x1B2C, A=0x2F)
[VRAM] Write 0x9B2B = 0x2F (offset=0x1B2B, A=0x2F)
[VRAM] Write 0x9B2A = 0x2F (offset=0x1B2A, A=0x2F)
[VRAM] Write 0x9B29 = 0x2F (offset=0x1B29, A=0x2F)
[VRAM] Write 0x9B28 = 0x2F (offset=0x1B28, A=0x2F)
[VRAM] Write 0x9B27 = 0x2F (offset=0x1B27, A=0x2F)
[VRAM] Write 0x9B26 = 0x2F (offset=0x1B26, A=0x2F)
[VRAM] Write 0x9B25 = 0x2F (offset=0x1B25, A=0x2F)
[VRAM] Write 0x9B24 = 0x2F (offset=0x1B24, A=0x2F)
[VRAM] Write 0x9B23 = 0x2F (offset=0x1B23, A=0x2F)
[VRAM] Write 0x9B22 = 0x2F (offset=0x1B22, A=0x2F)
[VRAM] Write 0x9B21 = 0x2F (offset=0x1B21, A=0x2F)
[VRAM] Write 0x9B20 = 0x2F (offset=0x1B20, A=0x2F)
[VRAM] Write 0x9B1F = 0x2F (offset=0x1B1F, A=0x2F)
[VRAM] Write 0x9B1E = 0x2F (offset=0x1B1E, A=0x2F)
[VRAM] Write 0x9B1D = 0x2F (offset=0x1B1D, A=0x2F)
[VRAM] Write 0x9B1C = 0x2F (offset=0x1B1C, A=0x2F)
[VRAM] Write 0x9B1B = 0x2F (offset=0x1B1B, A=0x2F)
[VRAM] Write 0x9B1A = 0x2F (offset=0x1B1A, A=0x2F)
[VRAM] Write 0x9B19 = 0x2F (offset=0x1B19, A=0x2F)
[VRAM] Write 0x9B18 = 0x2F (offset=0x1B18, A=0x2F)
[VRAM] Write 0x9B17 = 0x2F (offset=0x1B17, A=0x2F)
[VRAM] Write 0x9B16 = 0x2F (offset=0x1B16, A=0x2F)
[VRAM] Write 0x9B15 = 0x2F (offset=0x1B15, A=0x2F)
[VRAM] Write 0x9B14 = 0x2F (offset=0x1B14, A=0x2F)
[VRAM] Write 0x9B13 = 0x2F (offset=0x1B13, A=0x2F)
[VRAM] Write 0x9B12 = 0x2F (offset=0x1B12, A=0x2F)
[VRAM] Write 0x9B11 = 0x2F (offset=0x1B11, A=0x2F)
[VRAM] Write 0x9B10 = 0x2F (offset=0x1B10, A=0x2F)
[VRAM] Write 0x9B0F = 0x2F (offset=0x1B0F, A=0x2F)
[VRAM] Write 0x9B0E = 0x2F (offset=0x1B0E, A=0x2F)
[VRAM] Write 0x9B0D = 0x2F (offset=0x1B0D, A=0x2F)
[VRAM] Write 0x9B0C = 0x2F (offset=0x1B0C, A=0x2F)
[VRAM] Write 0x9B0B = 0x2F (offset=0x1B0B, A=0x2F)
[VRAM] Write 0x9B0A = 0x2F (offset=0x1B0A, A=0x2F)
[VRAM] Write 0x9B09 = 0x2F (offset=0x1B09, A=0x2F)
[VRAM] Write 0x9B08 = 0x2F (offset=0x1B08, A=0x2F)
[VRAM] Write 0x9B07 = 0x2F (offset=0x1B07, A=0x2F)
[VRAM] Write 0x9B06 = 0x2F (offset=0x1B06, A=0x2F)
[VRAM] Write 0x9B05 = 0x2F (offset=0x1B05, A=0x2F)
[VRAM] Write 0x9B04 = 0x2F (offset=0x1B04, A=0x2F)
[VRAM] Write 0x9B03 = 0x2F (offset=0x1B03, A=0x2F)
[VRAM] Write 0x9B02 = 0x2F (offset=0x1B02, A=0x2F)
[VRAM] Write 0x9B01 = 0x2F (offset=0x1B01, A=0x2F)
[VRAM] Write 0x9B00 = 0x2F (offset=0x1B00, A=0x2F)
[VRAM] Write 0x9AFF = 0x2F (offset=0x1AFF, A=0x2F)
[VRAM] Write 0x9AFE = 0x2F (offset=0x1AFE, A=0x2F)
[VRAM] Write 0x9AFD = 0x2F (offset=0x1AFD, A=0x2F)
[VRAM] Write 0x9AFC = 0x2F (offset=0x1AFC, A=0x2F)
[VRAM] Write 0x9AFB = 0x2F (offset=0x1AFB, A=0x2F)
[VRAM] Write 0x9AFA = 0x2F (offset=0x1AFA, A=0x2F)
[VRAM] Write 0x9AF9 = 0x2F (offset=0x1AF9, A=0x2F)
[VRAM] Write 0x9AF8 = 0x2F (offset=0x1AF8, A=0x2F)
[VRAM] Write 0x9AF7 = 0x2F (offset=0x1AF7, A=0x2F)
[VRAM] Write 0x9AF6 = 0x2F (offset=0x1AF6, A=0x2F)
[VRAM] Write 0x9AF5 = 0x2F (offset=0x1AF5, A=0x2F)
[VRAM] Write 0x9AF4 = 0x2F (offset=0x1AF4, A=0x2F)
[VRAM] Write 0x9AF3 = 0x2F (offset=0x1AF3, A=0x2F)
[VRAM] Write 0x9AF2 = 0x2F (offset=0x1AF2, A=0x2F)
[VRAM] Write 0x9AF1 = 0x2F (offset=0x1AF1, A=0x2F)
[VRAM] Write 0x9AF0 = 0x2F (offset=0x1AF0, A=0x2F)
[VRAM] Write 0x9AEF = 0x2F (offset=0x1AEF, A=0x2F)
[VRAM] Write 0x9AEE = 0x2F (offset=0x1AEE, A=0x2F)
[VRAM] Write 0x9AED = 0x2F (offset=0x1AED, A=0x2F)
[VRAM] Write 0x9AEC = 0x2F (offset=0x1AEC, A=0x2F)
[VRAM] Write 0x9AEB = 0x2F (offset=0x1AEB, A=0x2F)
[VRAM] Write 0x9AEA = 0x2F (offset=0x1AEA, A=0x2F)
[VRAM] Write 0x9AE9 = 0x2F (offset=0x1AE9, A=0x2F)
[VRAM] Write 0x9AE8 = 0x2F (offset=0x1AE8, A=0x2F)
[VRAM] Write 0x9AE7 = 0x2F (offset=0x1AE7, A=0x2F)
[VRAM] Write 0x9AE6 = 0x2F (offset=0x1AE6, A=0x2F)
[VRAM] Write 0x9AE5 = 0x2F (offset=0x1AE5, A=0x2F)
[VRAM] Write 0x9AE4 = 0x2F (offset=0x1AE4, A=0x2F)
[VRAM] Write 0x9AE3 = 0x2F (offset=0x1AE3, A=0x2F)
[VRAM] Write 0x9AE2 = 0x2F (offset=0x1AE2, A=0x2F)
[VRAM] Write 0x9AE1 = 0x2F (offset=0x1AE1, A=0x2F)
[VRAM] Write 0x9AE0 = 0x2F (offset=0x1AE0, A=0x2F)
[VRAM] Write 0x9ADF = 0x2F (offset=0x1ADF, A=0x2F)
[VRAM] Write 0x9ADE = 0x2F (offset=0x1ADE, A=0x2F)
[VRAM] Write 0x9ADD = 0x2F (offset=0x1ADD, A=0x2F)
[VRAM] Write 0x9ADC = 0x2F (offset=0x1ADC, A=0x2F)
[VRAM] Write 0x9ADB = 0x2F (offset=0x1ADB, A=0x2F)
[VRAM] Write 0x9ADA = 0x2F (offset=0x1ADA, A=0x2F)
[VRAM] Write 0x9AD9 = 0x2F (offset=0x1AD9, A=0x2F)
[VRAM] Write 0x9AD8 = 0x2F (offset=0x1AD8, A=0x2F)
[VRAM] Write 0x9AD7 = 0x2F (offset=0x1AD7, A=0x2F)
[VRAM] Write 0x9AD6 = 0x2F (offset=0x1AD6, A=0x2F)
[VRAM] Write 0x9AD5 = 0x2F (offset=0x1AD5, A=0x2F)
[VRAM] Write 0x9AD4 = 0x2F (offset=0x1AD4, A=0x2F)
[VRAM] Write 0x9AD3 = 0x2F (offset=0x1AD3, A=0x2F)
[VRAM] Write 0x9AD2 = 0x2F (offset=0x1AD2, A=0x2F)
[VRAM] Write 0x9AD1 = 0x2F (offset=0x1AD1, A=0x2F)
[VRAM] Write 0x9AD0 = 0x2F (offset=0x1AD0, A=0x2F)
[VRAM] Write 0x9ACF = 0x2F (offset=0x1ACF, A=0x2F)
[VRAM] Write 0x9ACE = 0x2F (offset=0x1ACE, A=0x2F)
[VRAM] Write 0x9ACD = 0x2F (offset=0x1ACD, A=0x2F)
[VRAM] Write 0x9ACC = 0x2F (offset=0x1ACC, A=0x2F)
[VRAM] Write 0x9ACB = 0x2F (offset=0x1ACB, A=0x2F)
[VRAM] Write 0x9ACA = 0x2F (offset=0x1ACA, A=0x2F)
[VRAM] Write 0x9AC9 = 0x2F (offset=0x1AC9, A=0x2F)
[VRAM] Write 0x9AC8 = 0x2F (offset=0x1AC8, A=0x2F)
[VRAM] Write 0x9AC7 = 0x2F (offset=0x1AC7, A=0x2F)
[VRAM] Write 0x9AC6 = 0x2F (offset=0x1AC6, A=0x2F)
[VRAM] Write 0x9AC5 = 0x2F (offset=0x1AC5, A=0x2F)
[VRAM] Write 0x9AC4 = 0x2F (offset=0x1AC4, A=0x2F)
[VRAM] Write 0x9AC3 = 0x2F (offset=0x1AC3, A=0x2F)
[VRAM] Write 0x9AC2 = 0x2F (offset=0x1AC2, A=0x2F)
[VRAM] Write 0x9AC1 = 0x2F (offset=0x1AC1, A=0x2F)
[VRAM] Write 0x9AC0 = 0x2F (offset=0x1AC0, A=0x2F)
[VRAM] Write 0x9ABF = 0x2F (offset=0x1ABF, A=0x2F)
[VRAM] Write 0x9ABE = 0x2F (offset=0x1ABE, A=0x2F)
[VRAM] Write 0x9ABD = 0x2F (offset=0x1ABD, A=0x2F)
[VRAM] Write 0x9ABC = 0x2F (offset=0x1ABC, A=0x2F)
[VRAM] Write 0x9ABB = 0x2F (offset=0x1ABB, A=0x2F)
[VRAM] Write 0x9ABA = 0x2F (offset=0x1ABA, A=0x2F)
[VRAM] Write 0x9AB9 = 0x2F (offset=0x1AB9, A=0x2F)
[VRAM] Write 0x9AB8 = 0x2F (offset=0x1AB8, A=0x2F)
[VRAM] Write 0x9AB7 = 0x2F (offset=0x1AB7, A=0x2F)
[VRAM] Write 0x9AB6 = 0x2F (offset=0x1AB6, A=0x2F)
[VRAM] Write 0x9AB5 = 0x2F (offset=0x1AB5, A=0x2F)
[VRAM] Write 0x9AB4 = 0x2F (offset=0x1AB4, A=0x2F)
[VRAM] Write 0x9AB3 = 0x2F (offset=0x1AB3, A=0x2F)
[VRAM] Write 0x9AB2 = 0x2F (offset=0x1AB2, A=0x2F)
[VRAM] Write 0x9AB1 = 0x2F (offset=0x1AB1, A=0x2F)
[VRAM] Write 0x9AB0 = 0x2F (offset=0x1AB0, A=0x2F)
[VRAM] Write 0x9AAF = 0x2F (offset=0x1AAF, A=0x2F)
[VRAM] Write 0x9AAE = 0x2F (offset=0x1AAE, A=0x2F)
[VRAM] Write 0x9AAD = 0x2F (offset=0x1AAD, A=0x2F)
[VRAM] Write 0x9AAC = 0x2F (offset=0x1AAC, A=0x2F)
[VRAM] Write 0x9AAB = 0x2F (offset=0x1AAB, A=0x2F)
[VRAM] Write 0x9AAA = 0x2F (offset=0x1AAA, A=0x2F)
[VRAM] Write 0x9AA9 = 0x2F (offset=0x1AA9, A=0x2F)
[VRAM] Write 0x9AA8 = 0x2F (offset=0x1AA8, A=0x2F)
[VRAM] Write 0x9AA7 = 0x2F (offset=0x1AA7, A=0x2F)
[VRAM] Write 0x9AA6 = 0x2F (offset=0x1AA6, A=0x2F)
[VRAM] Write 0x9AA5 = 0x2F (offset=0x1AA5, A=0x2F)
[VRAM] Write 0x9AA4 = 0x2F (offset=0x1AA4, A=0x2F)
[VRAM] Write 0x9AA3 = 0x2F (offset=0x1AA3, A=0x2F)
[VRAM] Write 0x9AA2 = 0x2F (offset=0x1AA2, A=0x2F)
[VRAM] Write 0x9AA1 = 0x2F (offset=0x1AA1, A=0x2F)
[VRAM] Write 0x9AA0 = 0x2F (offset=0x1AA0, A=0x2F)
[VRAM] Write 0x9A9F = 0x2F (offset=0x1A9F, A=0x2F)
[VRAM] Write 0x9A9E = 0x2F (offset=0x1A9E, A=0x2F)
[VRAM] Write 0x9A9D = 0x2F (offset=0x1A9D, A=0x2F)
[VRAM] Write 0x9A9C = 0x2F (offset=0x1A9C, A=0x2F)
[VRAM] Write 0x9A9B = 0x2F (offset=0x1A9B, A=0x2F)
[VRAM] Write 0x9A9A = 0x2F (offset=0x1A9A, A=0x2F)
[VRAM] Write 0x9A99 = 0x2F (offset=0x1A99, A=0x2F)
[VRAM] Write 0x9A98 = 0x2F (offset=0x1A98, A=0x2F)
[VRAM] Write 0x9A97 = 0x2F (offset=0x1A97, A=0x2F)
[VRAM] Write 0x9A96 = 0x2F (offset=0x1A96, A=0x2F)
[VRAM] Write 0x9A95 = 0x2F (offset=0x1A95, A=0x2F)
[VRAM] Write 0x9A94 = 0x2F (offset=0x1A94, A=0x2F)
[VRAM] Write 0x9A93 = 0x2F (offset=0x1A93, A=0x2F)
[VRAM] Write 0x9A92 = 0x2F (offset=0x1A92, A=0x2F)
[VRAM] Write 0x9A91 = 0x2F (offset=0x1A91, A=0x2F)
[VRAM] Write 0x9A90 = 0x2F (offset=0x1A90, A=0x2F)
[VRAM] Write 0x9A8F = 0x2F (offset=0x1A8F, A=0x2F)
[VRAM] Write 0x9A8E = 0x2F (offset=0x1A8E, A=0x2F)
[VRAM] Write 0x9A8D = 0x2F (offset=0x1A8D, A=0x2F)
[VRAM] Write 0x9A8C = 0x2F (offset=0x1A8C, A=0x2F)
[VRAM] Write 0x9A8B = 0x2F (offset=0x1A8B, A=0x2F)
[VRAM] Write 0x9A8A = 0x2F (offset=0x1A8A, A=0x2F)
[VRAM] Write 0x9A89 = 0x2F (offset=0x1A89, A=0x2F)
[VRAM] Write 0x9A88 = 0x2F (offset=0x1A88, A=0x2F)
[VRAM] Write 0x9A87 = 0x2F (offset=0x1A87, A=0x2F)
[VRAM] Write 0x9A86 = 0x2F (offset=0x1A86, A=0x2F)
[VRAM] Write 0x9A85 = 0x2F (offset=0x1A85, A=0x2F)
[VRAM] Write 0x9A84 = 0x2F (offset=0x1A84, A=0x2F)
[VRAM] Write 0x9A83 = 0x2F (offset=0x1A83, A=0x2F)
[VRAM] Write 0x9A82 = 0x2F (offset=0x1A82, A=0x2F)
[VRAM] Write 0x9A81 = 0x2F (offset=0x1A81, A=0x2F)
[VRAM] Write 0x9A80 = 0x2F (offset=0x1A80, A=0x2F)
[VRAM] Write 0x9A7F = 0x2F (offset=0x1A7F, A=0x2F)
[VRAM] Write 0x9A7E = 0x2F (offset=0x1A7E, A=0x2F)
[VRAM] Write 0x9A7D = 0x2F (offset=0x1A7D, A=0x2F)
[VRAM] Write 0x9A7C = 0x2F (offset=0x1A7C, A=0x2F)
[VRAM] Write 0x9A7B = 0x2F (offset=0x1A7B, A=0x2F)
[VRAM] Write 0x9A7A = 0x2F (offset=0x1A7A, A=0x2F)
[VRAM] Write 0x9A79 = 0x2F (offset=0x1A79, A=0x2F)
[VRAM] Write 0x9A78 = 0x2F (offset=0x1A78, A=0x2F)
[VRAM] Write 0x9A77 = 0x2F (offset=0x1A77, A=0x2F)
[VRAM] Write 0x9A76 = 0x2F (offset=0x1A76, A=0x2F)
[VRAM] Write 0x9A75 = 0x2F (offset=0x1A75, A=0x2F)
[VRAM] Write 0x9A74 = 0x2F (offset=0x1A74, A=0x2F)
[VRAM] Write 0x9A73 = 0x2F (offset=0x1A73, A=0x2F)
[VRAM] Write 0x9A72 = 0x2F (offset=0x1A72, A=0x2F)
[VRAM] Write 0x9A71 = 0x2F (offset=0x1A71, A=0x2F)
[VRAM] Write 0x9A70 = 0x2F (offset=0x1A70, A=0x2F)
[VRAM] Write 0x9A6F = 0x2F (offset=0x1A6F, A=0x2F)
[VRAM] Write 0x9A6E = 0x2F (offset=0x1A6E, A=0x2F)
[VRAM] Write 0x9A6D = 0x2F (offset=0x1A6D, A=0x2F)
[VRAM] Write 0x9A6C = 0x2F (offset=0x1A6C, A=0x2F)
[VRAM] Write 0x9A6B = 0x2F (offset=0x1A6B, A=0x2F)
[VRAM] Write 0x9A6A = 0x2F (offset=0x1A6A, A=0x2F)
[VRAM] Write 0x9A69 = 0x2F (offset=0x1A69, A=0x2F)
[VRAM] Write 0x9A68 = 0x2F (offset=0x1A68, A=0x2F)
[VRAM] Write 0x9A67 = 0x2F (offset=0x1A67, A=0x2F)
[VRAM] Write 0x9A66 = 0x2F (offset=0x1A66, A=0x2F)
[VRAM] Write 0x9A65 = 0x2F (offset=0x1A65, A=0x2F)
[VRAM] Write 0x9A64 = 0x2F (offset=0x1A64, A=0x2F)
[VRAM] Write 0x9A63 = 0x2F (offset=0x1A63, A=0x2F)
[VRAM] Write 0x9A62 = 0x2F (offset=0x1A62, A=0x2F)
[VRAM] Write 0x9A61 = 0x2F (offset=0x1A61, A=0x2F)
[VRAM] Write 0x9A60 = 0x2F (offset=0x1A60, A=0x2F)
[VRAM] Write 0x9A5F = 0x2F (offset=0x1A5F, A=0x2F)
[VRAM] Write 0x9A5E = 0x2F (offset=0x1A5E, A=0x2F)
[VRAM] Write 0x9A5D = 0x2F (offset=0x1A5D, A=0x2F)
[VRAM] Write 0x9A5C = 0x2F (offset=0x1A5C, A=0x2F)
[VRAM] Write 0x9A5B = 0x2F (offset=0x1A5B, A=0x2F)
[VRAM] Write 0x9A5A = 0x2F (offset=0x1A5A, A=0x2F)
[VRAM] Write 0x9A59 = 0x2F (offset=0x1A59, A=0x2F)
[VRAM] Write 0x9A58 = 0x2F (offset=0x1A58, A=0x2F)
[VRAM] Write 0x9A57 = 0x2F (offset=0x1A57, A=0x2F)
[VRAM] Write 0x9A56 = 0x2F (offset=0x1A56, A=0x2F)
[VRAM] Write 0x9A55 = 0x2F (offset=0x1A55, A=0x2F)
[VRAM] Write 0x9A54 = 0x2F (offset=0x1A54, A=0x2F)
[VRAM] Write 0x9A53 = 0x2F (offset=0x1A53, A=0x2F)
[VRAM] Write 0x9A52 = 0x2F (offset=0x1A52, A=0x2F)
[VRAM] Write 0x9A51 = 0x2F (offset=0x1A51, A=0x2F)
[VRAM] Write 0x9A50 = 0x2F (offset=0x1A50, A=0x2F)
[VRAM] Write 0x9A4F = 0x2F (offset=0x1A4F, A=0x2F)
[VRAM] Write 0x9A4E = 0x2F (offset=0x1A4E, A=0x2F)
[VRAM] Write 0x9A4D = 0x2F (offset=0x1A4D, A=0x2F)
[VRAM] Write 0x9A4C = 0x2F (offset=0x1A4C, A=0x2F)
[VRAM] Write 0x9A4B = 0x2F (offset=0x1A4B, A=0x2F)
[VRAM] Write 0x9A4A = 0x2F (offset=0x1A4A, A=0x2F)
[VRAM] Write 0x9A49 = 0x2F (offset=0x1A49, A=0x2F)
[VRAM] Write 0x9A48 = 0x2F (offset=0x1A48, A=0x2F)
[VRAM] Write 0x9A47 = 0x2F (offset=0x1A47, A=0x2F)
[VRAM] Write 0x9A46 = 0x2F (offset=0x1A46, A=0x2F)
[VRAM] Write 0x9A45 = 0x2F (offset=0x1A45, A=0x2F)
[VRAM] Write 0x9A44 = 0x2F (offset=0x1A44, A=0x2F)
[VRAM] Write 0x9A43 = 0x2F (offset=0x1A43, A=0x2F)
[VRAM] Write 0x9A42 = 0x2F (offset=0x1A42, A=0x2F)
[VRAM] Write 0x9A41 = 0x2F (offset=0x1A41, A=0x2F)
[VRAM] Write 0x9A40 = 0x2F (offset=0x1A40, A=0x2F)
[VRAM] Write 0x9A3F = 0x2F (offset=0x1A3F, A=0x2F)
[VRAM] Write 0x9A3E = 0x2F (offset=0x1A3E, A=0x2F)
[VRAM] Write 0x9A3D = 0x2F (offset=0x1A3D, A=0x2F)
[VRAM] Write 0x9A3C = 0x2F (offset=0x1A3C, A=0x2F)
[VRAM] Write 0x9A3B = 0x2F (offset=0x1A3B, A=0x2F)
[VRAM] Write 0x9A3A = 0x2F (offset=0x1A3A, A=0x2F)
[VRAM] Write 0x9A39 = 0x2F (offset=0x1A39, A=0x2F)
[VRAM] Write 0x9A38 = 0x2F (offset=0x1A38, A=0x2F)
[VRAM] Write 0x9A37 = 0x2F (offset=0x1A37, A=0x2F)
[VRAM] Write 0x9A36 = 0x2F (offset=0x1A36, A=0x2F)
[VRAM] Write 0x9A35 = 0x2F (offset=0x1A35, A=0x2F)
[VRAM] Write 0x9A34 = 0x2F (offset=0x1A34, A=0x2F)
[VRAM] Write 0x9A33 = 0x2F (offset=0x1A33, A=0x2F)
[VRAM] Write 0x9A32 = 0x2F (offset=0x1A32, A=0x2F)
[VRAM] Write 0x9A31 = 0x2F (offset=0x1A31, A=0x2F)
[VRAM] Write 0x9A30 = 0x2F (offset=0x1A30, A=0x2F)
[VRAM] Write 0x9A2F = 0x2F (offset=0x1A2F, A=0x2F)
[VRAM] Write 0x9A2E = 0x2F (offset=0x1A2E, A=0x2F)
[VRAM] Write 0x9A2D = 0x2F (offset=0x1A2D, A=0x2F)
[VRAM] Write 0x9A2C = 0x2F (offset=0x1A2C, A=0x2F)
[VRAM] Write 0x9A2B = 0x2F (offset=0x1A2B, A=0x2F)
[VRAM] Write 0x9A2A = 0x2F (offset=0x1A2A, A=0x2F)
[VRAM] Write 0x9A29 = 0x2F (offset=0x1A29, A=0x2F)
[VRAM] Write 0x9A28 = 0x2F (offset=0x1A28, A=0x2F)
[VRAM] Write 0x9A27 = 0x2F (offset=0x1A27, A=0x2F)
[VRAM] Write 0x9A26 = 0x2F (offset=0x1A26, A=0x2F)
[VRAM] Write 0x9A25 = 0x2F (offset=0x1A25, A=0x2F)
[VRAM] Write 0x9A24 = 0x2F (offset=0x1A24, A=0x2F)
[VRAM] Write 0x9A23 = 0x2F (offset=0x1A23, A=0x2F)
[VRAM] Write 0x9A22 = 0x2F (offset=0x1A22, A=0x2F)
[VRAM] Write 0x9A21 = 0x2F (offset=0x1A21, A=0x2F)
[VRAM] Write 0x9A20 = 0x2F (offset=0x1A20, A=0x2F)
[VRAM] Write 0x9A1F = 0x2F (offset=0x1A1F, A=0x2F)
[VRAM] Write 0x9A1E = 0x2F (offset=0x1A1E, A=0x2F)
[VRAM] Write 0x9A1D = 0x2F (offset=0x1A1D, A=0x2F)
[VRAM] Write 0x9A1C = 0x2F (offset=0x1A1C, A=0x2F)
[VRAM] Write 0x9A1B = 0x2F (offset=0x1A1B, A=0x2F)
[VRAM] Write 0x9A1A = 0x2F (offset=0x1A1A, A=0x2F)
[VRAM] Write 0x9A19 = 0x2F (offset=0x1A19, A=0x2F)
[VRAM] Write 0x9A18 = 0x2F (offset=0x1A18, A=0x2F)
[VRAM] Write 0x9A17 = 0x2F (offset=0x1A17, A=0x2F)
[VRAM] Write 0x9A16 = 0x2F (offset=0x1A16, A=0x2F)
[VRAM] Write 0x9A15 = 0x2F (offset=0x1A15, A=0x2F)
[VRAM] Write 0x9A14 = 0x2F (offset=0x1A14, A=0x2F)
[VRAM] Write 0x9A13 = 0x2F (offset=0x1A13, A=0x2F)
[VRAM] Write 0x9A12 = 0x2F (offset=0x1A12, A=0x2F)
[VRAM] Write 0x9A11 = 0x2F (offset=0x1A11, A=0x2F)
[VRAM] Write 0x9A10 = 0x2F (offset=0x1A10, A=0x2F)
[VRAM] Write 0x9A0F = 0x2F (offset=0x1A0F, A=0x2F)
[VRAM] Write 0x9A0E = 0x2F (offset=0x1A0E, A=0x2F)
[VRAM] Write 0x9A0D = 0x2F (offset=0x1A0D, A=0x2F)
[VRAM] Write 0x9A0C = 0x2F (offset=0x1A0C, A=0x2F)
[VRAM] Write 0x9A0B = 0x2F (offset=0x1A0B, A=0x2F)
[VRAM] Write 0x9A0A = 0x2F (offset=0x1A0A, A=0x2F)
[VRAM] Write 0x9A09 = 0x2F (offset=0x1A09, A=0x2F)
[VRAM] Write 0x9A08 = 0x2F (offset=0x1A08, A=0x2F)
[VRAM] Write 0x9A07 = 0x2F (offset=0x1A07, A=0x2F)
[VRAM] Write 0x9A06 = 0x2F (offset=0x1A06, A=0x2F)
[VRAM] Write 0x9A05 = 0x2F (offset=0x1A05, A=0x2F)
[VRAM] Write 0x9A04 = 0x2F (offset=0x1A04, A=0x2F)
[VRAM] Write 0x9A03 = 0x2F (offset=0x1A03, A=0x2F)
[VRAM] Write 0x9A02 = 0x2F (offset=0x1A02, A=0x2F)
[VRAM] Write 0x9A01 = 0x2F (offset=0x1A01, A=0x2F)
[VRAM] Write 0x9A00 = 0x2F (offset=0x1A00, A=0x2F)
[VRAM] Write 0x99FF = 0x2F (offset=0x19FF, A=0x2F)
[VRAM] Write 0x99FE = 0x2F (offset=0x19FE, A=0x2F)
[VRAM] Write 0x99FD = 0x2F (offset=0x19FD, A=0x2F)
[VRAM] Write 0x99FC = 0x2F (offset=0x19FC, A=0x2F)
[VRAM] Write 0x99FB = 0x2F (offset=0x19FB, A=0x2F)
[VRAM] Write 0x99FA = 0x2F (offset=0x19FA, A=0x2F)
[VRAM] Write 0x99F9 = 0x2F (offset=0x19F9, A=0x2F)
[VRAM] Write 0x99F8 = 0x2F (offset=0x19F8, A=0x2F)
[VRAM] Write 0x99F7 = 0x2F (offset=0x19F7, A=0x2F)
[VRAM] Write 0x99F6 = 0x2F (offset=0x19F6, A=0x2F)
[VRAM] Write 0x99F5 = 0x2F (offset=0x19F5, A=0x2F)
[VRAM] Write 0x99F4 = 0x2F (offset=0x19F4, A=0x2F)
[VRAM] Write 0x99F3 = 0x2F (offset=0x19F3, A=0x2F)
[VRAM] Write 0x99F2 = 0x2F (offset=0x19F2, A=0x2F)
[VRAM] Write 0x99F1 = 0x2F (offset=0x19F1, A=0x2F)
[VRAM] Write 0x99F0 = 0x2F (offset=0x19F0, A=0x2F)
[VRAM] Write 0x99EF = 0x2F (offset=0x19EF, A=0x2F)
[VRAM] Write 0x99EE = 0x2F (offset=0x19EE, A=0x2F)
[VRAM] Write 0x99ED = 0x2F (offset=0x19ED, A=0x2F)
[VRAM] Write 0x99EC = 0x2F (offset=0x19EC, A=0x2F)
[VRAM] Write 0x99EB = 0x2F (offset=0x19EB, A=0x2F)
[VRAM] Write 0x99EA = 0x2F (offset=0x19EA, A=0x2F)
[VRAM] Write 0x99E9 = 0x2F (offset=0x19E9, A=0x2F)
[VRAM] Write 0x99E8 = 0x2F (offset=0x19E8, A=0x2F)
[VRAM] Write 0x99E7 = 0x2F (offset=0x19E7, A=0x2F)
[VRAM] Write 0x99E6 = 0x2F (offset=0x19E6, A=0x2F)
[VRAM] Write 0x99E5 = 0x2F (offset=0x19E5, A=0x2F)
[VRAM] Write 0x99E4 = 0x2F (offset=0x19E4, A=0x2F)
[VRAM] Write 0x99E3 = 0x2F (offset=0x19E3, A=0x2F)
[VRAM] Write 0x99E2 = 0x2F (offset=0x19E2, A=0x2F)
[VRAM] Write 0x99E1 = 0x2F (offset=0x19E1, A=0x2F)
[VRAM] Write 0x99E0 = 0x2F (offset=0x19E0, A=0x2F)
[VRAM] Write 0x99DF = 0x2F (offset=0x19DF, A=0x2F)
[VRAM] Write 0x99DE = 0x2F (offset=0x19DE, A=0x2F)
[VRAM] Write 0x99DD = 0x2F (offset=0x19DD, A=0x2F)
[VRAM] Write 0x99DC = 0x2F (offset=0x19DC, A=0x2F)
[VRAM] Write 0x99DB = 0x2F (offset=0x19DB, A=0x2F)
[VRAM] Write 0x99DA = 0x2F (offset=0x19DA, A=0x2F)
[VRAM] Write 0x99D9 = 0x2F (offset=0x19D9, A=0x2F)
[VRAM] Write 0x99D8 = 0x2F (offset=0x19D8, A=0x2F)
[VRAM] Write 0x99D7 = 0x2F (offset=0x19D7, A=0x2F)
[VRAM] Write 0x99D6 = 0x2F (offset=0x19D6, A=0x2F)
[VRAM] Write 0x99D5 = 0x2F (offset=0x19D5, A=0x2F)
[VRAM] Write 0x99D4 = 0x2F (offset=0x19D4, A=0x2F)
[VRAM] Write 0x99D3 = 0x2F (offset=0x19D3, A=0x2F)
[VRAM] Write 0x99D2 = 0x2F (offset=0x19D2, A=0x2F)
[VRAM] Write 0x99D1 = 0x2F (offset=0x19D1, A=0x2F)
[VRAM] Write 0x99D0 = 0x2F (offset=0x19D0, A=0x2F)
[VRAM] Write 0x99CF = 0x2F (offset=0x19CF, A=0x2F)
[VRAM] Write 0x99CE = 0x2F (offset=0x19CE, A=0x2F)
[VRAM] Write 0x99CD = 0x2F (offset=0x19CD, A=0x2F)
[VRAM] Write 0x99CC = 0x2F (offset=0x19CC, A=0x2F)
[VRAM] Write 0x99CB = 0x2F (offset=0x19CB, A=0x2F)
[VRAM] Write 0x99CA = 0x2F (offset=0x19CA, A=0x2F)
[VRAM] Write 0x99C9 = 0x2F (offset=0x19C9, A=0x2F)
[VRAM] Write 0x99C8 = 0x2F (offset=0x19C8, A=0x2F)
[VRAM] Write 0x99C7 = 0x2F (offset=0x19C7, A=0x2F)
[VRAM] Write 0x99C6 = 0x2F (offset=0x19C6, A=0x2F)
[VRAM] Write 0x99C5 = 0x2F (offset=0x19C5, A=0x2F)
[VRAM] Write 0x99C4 = 0x2F (offset=0x19C4, A=0x2F)
[VRAM] Write 0x99C3 = 0x2F (offset=0x19C3, A=0x2F)
[VRAM] Write 0x99C2 = 0x2F (offset=0x19C2, A=0x2F)
[VRAM] Write 0x99C1 = 0x2F (offset=0x19C1, A=0x2F)
[VRAM] Write 0x99C0 = 0x2F (offset=0x19C0, A=0x2F)
[VRAM] Write 0x99BF = 0x2F (offset=0x19BF, A=0x2F)
[VRAM] Write 0x99BE = 0x2F (offset=0x19BE, A=0x2F)
[VRAM] Write 0x99BD = 0x2F (offset=0x19BD, A=0x2F)
[VRAM] Write 0x99BC = 0x2F (offset=0x19BC, A=0x2F)
[VRAM] Write 0x99BB = 0x2F (offset=0x19BB, A=0x2F)
[VRAM] Write 0x99BA = 0x2F (offset=0x19BA, A=0x2F)
[VRAM] Write 0x99B9 = 0x2F (offset=0x19B9, A=0x2F)
[VRAM] Write 0x99B8 = 0x2F (offset=0x19B8, A=0x2F)
[VRAM] Write 0x99B7 = 0x2F (offset=0x19B7, A=0x2F)
[VRAM] Write 0x99B6 = 0x2F (offset=0x19B6, A=0x2F)
[VRAM] Write 0x99B5 = 0x2F (offset=0x19B5, A=0x2F)
[VRAM] Write 0x99B4 = 0x2F (offset=0x19B4, A=0x2F)
[VRAM] Write 0x99B3 = 0x2F (offset=0x19B3, A=0x2F)
[VRAM] Write 0x99B2 = 0x2F (offset=0x19B2, A=0x2F)
[VRAM] Write 0x99B1 = 0x2F (offset=0x19B1, A=0x2F)
[VRAM] Write 0x99B0 = 0x2F (offset=0x19B0, A=0x2F)
[VRAM] Write 0x99AF = 0x2F (offset=0x19AF, A=0x2F)
[VRAM] Write 0x99AE = 0x2F (offset=0x19AE, A=0x2F)
[VRAM] Write 0x99AD = 0x2F (offset=0x19AD, A=0x2F)
[VRAM] Write 0x99AC = 0x2F (offset=0x19AC, A=0x2F)
[VRAM] Write 0x99AB = 0x2F (offset=0x19AB, A=0x2F)
[VRAM] Write 0x99AA = 0x2F (offset=0x19AA, A=0x2F)
[VRAM] Write 0x99A9 = 0x2F (offset=0x19A9, A=0x2F)
[VRAM] Write 0x99A8 = 0x2F (offset=0x19A8, A=0x2F)
[VRAM] Write 0x99A7 = 0x2F (offset=0x19A7, A=0x2F)
[VRAM] Write 0x99A6 = 0x2F (offset=0x19A6, A=0x2F)
[VRAM] Write 0x99A5 = 0x2F (offset=0x19A5, A=0x2F)
[VRAM] Write 0x99A4 = 0x2F (offset=0x19A4, A=0x2F)
[VRAM] Write 0x99A3 = 0x2F (offset=0x19A3, A=0x2F)
[VRAM] Write 0x99A2 = 0x2F (offset=0x19A2, A=0x2F)
[VRAM] Write 0x99A1 = 0x2F (offset=0x19A1, A=0x2F)
[VRAM] Write 0x99A0 = 0x2F (offset=0x19A0, A=0x2F)
[VRAM] Write 0x999F = 0x2F (offset=0x199F, A=0x2F)
[VRAM] Write 0x999E = 0x2F (offset=0x199E, A=0x2F)
[VRAM] Write 0x999D = 0x2F (offset=0x199D, A=0x2F)
[VRAM] Write 0x999C = 0x2F (offset=0x199C, A=0x2F)
[VRAM] Write 0x999B = 0x2F (offset=0x199B, A=0x2F)
[VRAM] Write 0x999A = 0x2F (offset=0x199A, A=0x2F)
[VRAM] Write 0x9999 = 0x2F (offset=0x1999, A=0x2F)
[VRAM] Write 0x9998 = 0x2F (offset=0x1998, A=0x2F)
[VRAM] Write 0x9997 = 0x2F (offset=0x1997, A=0x2F)
[VRAM] Write 0x9996 = 0x2F (offset=0x1996, A=0x2F)
[VRAM] Write 0x9995 = 0x2F (offset=0x1995, A=0x2F)
[VRAM] Write 0x9994 = 0x2F (offset=0x1994, A=0x2F)
[VRAM] Write 0x9993 = 0x2F (offset=0x1993, A=0x2F)
[VRAM] Write 0x9992 = 0x2F (offset=0x1992, A=0x2F)
[VRAM] Write 0x9991 = 0x2F (offset=0x1991, A=0x2F)
[VRAM] Write 0x9990 = 0x2F (offset=0x1990, A=0x2F)
[VRAM] Write 0x998F = 0x2F (offset=0x198F, A=0x2F)
[VRAM] Write 0x998E = 0x2F (offset=0x198E, A=0x2F)
[VRAM] Write 0x998D = 0x2F (offset=0x198D, A=0x2F)
[VRAM] Write 0x998C = 0x2F (offset=0x198C, A=0x2F)
[VRAM] Write 0x998B = 0x2F (offset=0x198B, A=0x2F)
[VRAM] Write 0x998A = 0x2F (offset=0x198A, A=0x2F)
[VRAM] Write 0x9989 = 0x2F (offset=0x1989, A=0x2F)
[VRAM] Write 0x9988 = 0x2F (offset=0x1988, A=0x2F)
[VRAM] Write 0x9987 = 0x2F (offset=0x1987, A=0x2F)
[VRAM] Write 0x9986 = 0x2F (offset=0x1986, A=0x2F)
[VRAM] Write 0x9985 = 0x2F (offset=0x1985, A=0x2F)
[VRAM] Write 0x9984 = 0x2F (offset=0x1984, A=0x2F)
[VRAM] Write 0x9983 = 0x2F (offset=0x1983, A=0x2F)
[VRAM] Write 0x9982 = 0x2F (offset=0x1982, A=0x2F)
[VRAM] Write 0x9981 = 0x2F (offset=0x1981, A=0x2F)
[VRAM] Write 0x9980 = 0x2F (offset=0x1980, A=0x2F)
[VRAM] Write 0x997F = 0x2F (offset=0x197F, A=0x2F)
[VRAM] Write 0x997E = 0x2F (offset=0x197E, A=0x2F)
[VRAM] Write 0x997D = 0x2F (offset=0x197D, A=0x2F)
[VRAM] Write 0x997C = 0x2F (offset=0x197C, A=0x2F)
[VRAM] Write 0x997B = 0x2F (offset=0x197B, A=0x2F)
[VRAM] Write 0x997A = 0x2F (offset=0x197A, A=0x2F)
[VRAM] Write 0x9979 = 0x2F (offset=0x1979, A=0x2F)
[VRAM] Write 0x9978 = 0x2F (offset=0x1978, A=0x2F)
[VRAM] Write 0x9977 = 0x2F (offset=0x1977, A=0x2F)
[VRAM] Write 0x9976 = 0x2F (offset=0x1976, A=0x2F)
[VRAM] Write 0x9975 = 0x2F (offset=0x1975, A=0x2F)
[VRAM] Write 0x9974 = 0x2F (offset=0x1974, A=0x2F)
[VRAM] Write 0x9973 = 0x2F (offset=0x1973, A=0x2F)
[VRAM] Write 0x9972 = 0x2F (offset=0x1972, A=0x2F)
[VRAM] Write 0x9971 = 0x2F (offset=0x1971, A=0x2F)
[VRAM] Write 0x9970 = 0x2F (offset=0x1970, A=0x2F)
[VRAM] Write 0x996F = 0x2F (offset=0x196F, A=0x2F)
[VRAM] Write 0x996E = 0x2F (offset=0x196E, A=0x2F)
[VRAM] Write 0x996D = 0x2F (offset=0x196D, A=0x2F)
[VRAM] Write 0x996C = 0x2F (offset=0x196C, A=0x2F)
[VRAM] Write 0x996B = 0x2F (offset=0x196B, A=0x2F)
[VRAM] Write 0x996A = 0x2F (offset=0x196A, A=0x2F)
[VRAM] Write 0x9969 = 0x2F (offset=0x1969, A=0x2F)
[VRAM] Write 0x9968 = 0x2F (offset=0x1968, A=0x2F)
[VRAM] Write 0x9967 = 0x2F (offset=0x1967, A=0x2F)
[VRAM] Write 0x9966 = 0x2F (offset=0x1966, A=0x2F)
[VRAM] Write 0x9965 = 0x2F (offset=0x1965, A=0x2F)
[VRAM] Write 0x9964 = 0x2F (offset=0x1964, A=0x2F)
[VRAM] Write 0x9963 = 0x2F (offset=0x1963, A=0x2F)
[VRAM] Write 0x9962 = 0x2F (offset=0x1962, A=0x2F)
[VRAM] Write 0x9961 = 0x2F (offset=0x1961, A=0x2F)
[VRAM] Write 0x9960 = 0x2F (offset=0x1960, A=0x2F)
[VRAM] Write 0x995F = 0x2F (offset=0x195F, A=0x2F)
[VRAM] Write 0x995E = 0x2F (offset=0x195E, A=0x2F)
[VRAM] Write 0x995D = 0x2F (offset=0x195D, A=0x2F)
[VRAM] Write 0x995C = 0x2F (offset=0x195C, A=0x2F)
[VRAM] Write 0x995B = 0x2F (offset=0x195B, A=0x2F)
[VRAM] Write 0x995A = 0x2F (offset=0x195A, A=0x2F)
[VRAM] Write 0x9959 = 0x2F (offset=0x1959, A=0x2F)
[VRAM] Write 0x9958 = 0x2F (offset=0x1958, A=0x2F)
[VRAM] Write 0x9957 = 0x2F (offset=0x1957, A=0x2F)
[VRAM] Write 0x9956 = 0x2F (offset=0x1956, A=0x2F)
[VRAM] Write 0x9955 = 0x2F (offset=0x1955, A=0x2F)
[VRAM] Write 0x9954 = 0x2F (offset=0x1954, A=0x2F)
[VRAM] Write 0x9953 = 0x2F (offset=0x1953, A=0x2F)
[VRAM] Write 0x9952 = 0x2F (offset=0x1952, A=0x2F)
[VRAM] Write 0x9951 = 0x2F (offset=0x1951, A=0x2F)
[VRAM] Write 0x9950 = 0x2F (offset=0x1950, A=0x2F)
[VRAM] Write 0x994F = 0x2F (offset=0x194F, A=0x2F)
[VRAM] Write 0x994E = 0x2F (offset=0x194E, A=0x2F)
[VRAM] Write 0x994D = 0x2F (offset=0x194D, A=0x2F)
[VRAM] Write 0x994C = 0x2F (offset=0x194C, A=0x2F)
[VRAM] Write 0x994B = 0x2F (offset=0x194B, A=0x2F)
[VRAM] Write 0x994A = 0x2F (offset=0x194A, A=0x2F)
[VRAM] Write 0x9949 = 0x2F (offset=0x1949, A=0x2F)
[VRAM] Write 0x9948 = 0x2F (offset=0x1948, A=0x2F)
[VRAM] Write 0x9947 = 0x2F (offset=0x1947, A=0x2F)
[VRAM] Write 0x9946 = 0x2F (offset=0x1946, A=0x2F)
[VRAM] Write 0x9945 = 0x2F (offset=0x1945, A=0x2F)
[VRAM] Write 0x9944 = 0x2F (offset=0x1944, A=0x2F)
[VRAM] Write 0x9943 = 0x2F (offset=0x1943, A=0x2F)
[VRAM] Write 0x9942 = 0x2F (offset=0x1942, A=0x2F)
[VRAM] Write 0x9941 = 0x2F (offset=0x1941, A=0x2F)
[VRAM] Write 0x9940 = 0x2F (offset=0x1940, A=0x2F)
[VRAM] Write 0x993F = 0x2F (offset=0x193F, A=0x2F)
[VRAM] Write 0x993E = 0x2F (offset=0x193E, A=0x2F)
[VRAM] Write 0x993D = 0x2F (offset=0x193D, A=0x2F)
[VRAM] Write 0x993C = 0x2F (offset=0x193C, A=0x2F)
[VRAM] Write 0x993B = 0x2F (offset=0x193B, A=0x2F)
[VRAM] Write 0x993A = 0x2F (offset=0x193A, A=0x2F)
[VRAM] Write 0x9939 = 0x2F (offset=0x1939, A=0x2F)
[VRAM] Write 0x9938 = 0x2F (offset=0x1938, A=0x2F)
[VRAM] Write 0x9937 = 0x2F (offset=0x1937, A=0x2F)
[VRAM] Write 0x9936 = 0x2F (offset=0x1936, A=0x2F)
[VRAM] Write 0x9935 = 0x2F (offset=0x1935, A=0x2F)
[VRAM] Write 0x9934 = 0x2F (offset=0x1934, A=0x2F)
[VRAM] Write 0x9933 = 0x2F (offset=0x1933, A=0x2F)
[VRAM] Write 0x9932 = 0x2F (offset=0x1932, A=0x2F)
[VRAM] Write 0x9931 = 0x2F (offset=0x1931, A=0x2F)
[VRAM] Write 0x9930 = 0x2F (offset=0x1930, A=0x2F)
[VRAM] Write 0x992F = 0x2F (offset=0x192F, A=0x2F)
[VRAM] Write 0x992E = 0x2F (offset=0x192E, A=0x2F)
[VRAM] Write 0x992D = 0x2F (offset=0x192D, A=0x2F)
[VRAM] Write 0x992C = 0x2F (offset=0x192C, A=0x2F)
[VRAM] Write 0x992B = 0x2F (offset=0x192B, A=0x2F)
[VRAM] Write 0x992A = 0x2F (offset=0x192A, A=0x2F)
[VRAM] Write 0x9929 = 0x2F (offset=0x1929, A=0x2F)
[VRAM] Write 0x9928 = 0x2F (offset=0x1928, A=0x2F)
[VRAM] Write 0x9927 = 0x2F (offset=0x1927, A=0x2F)
[VRAM] Write 0x9926 = 0x2F (offset=0x1926, A=0x2F)
[VRAM] Write 0x9925 = 0x2F (offset=0x1925, A=0x2F)
[VRAM] Write 0x9924 = 0x2F (offset=0x1924, A=0x2F)
[VRAM] Write 0x9923 = 0x2F (offset=0x1923, A=0x2F)
[VRAM] Write 0x9922 = 0x2F (offset=0x1922, A=0x2F)
[VRAM] Write 0x9921 = 0x2F (offset=0x1921, A=0x2F)
[VRAM] Write 0x9920 = 0x2F (offset=0x1920, A=0x2F)
[VRAM] Write 0x991F = 0x2F (offset=0x191F, A=0x2F)
[VRAM] Write 0x991E = 0x2F (offset=0x191E, A=0x2F)
[VRAM] Write 0x991D = 0x2F (offset=0x191D, A=0x2F)
[VRAM] Write 0x991C = 0x2F (offset=0x191C, A=0x2F)
[VRAM] Write 0x991B = 0x2F (offset=0x191B, A=0x2F)
[VRAM] Write 0x991A = 0x2F (offset=0x191A, A=0x2F)
[VRAM] Write 0x9919 = 0x2F (offset=0x1919, A=0x2F)
[VRAM] Write 0x9918 = 0x2F (offset=0x1918, A=0x2F)
[VRAM] Write 0x9917 = 0x2F (offset=0x1917, A=0x2F)
[VRAM] Write 0x9916 = 0x2F (offset=0x1916, A=0x2F)
[VRAM] Write 0x9915 = 0x2F (offset=0x1915, A=0x2F)
[VRAM] Write 0x9914 = 0x2F (offset=0x1914, A=0x2F)
[VRAM] Write 0x9913 = 0x2F (offset=0x1913, A=0x2F)
[VRAM] Write 0x9912 = 0x2F (offset=0x1912, A=0x2F)
[VRAM] Write 0x9911 = 0x2F (offset=0x1911, A=0x2F)
[VRAM] Write 0x9910 = 0x2F (offset=0x1910, A=0x2F)
[VRAM] Write 0x990F = 0x2F (offset=0x190F, A=0x2F)
[VRAM] Write 0x990E = 0x2F (offset=0x190E, A=0x2F)
[VRAM] Write 0x990D = 0x2F (offset=0x190D, A=0x2F)
[VRAM] Write 0x990C = 0x2F (offset=0x190C, A=0x2F)
[VRAM] Write 0x990B = 0x2F (offset=0x190B, A=0x2F)
[VRAM] Write 0x990A = 0x2F (offset=0x190A, A=0x2F)
[VRAM] Write 0x9909 = 0x2F (offset=0x1909, A=0x2F)
[VRAM] Write 0x9908 = 0x2F (offset=0x1908, A=0x2F)
[VRAM] Write 0x9907 = 0x2F (offset=0x1907, A=0x2F)
[VRAM] Write 0x9906 = 0x2F (offset=0x1906, A=0x2F)
[VRAM] Write 0x9905 = 0x2F (offset=0x1905, A=0x2F)
[VRAM] Write 0x9904 = 0x2F (offset=0x1904, A=0x2F)
[VRAM] Write 0x9903 = 0x2F (offset=0x1903, A=0x2F)
[VRAM] Write 0x9902 = 0x2F (offset=0x1902, A=0x2F)
[VRAM] Write 0x9901 = 0x2F (offset=0x1901, A=0x2F)
[VRAM] Write 0x9900 = 0x2F (offset=0x1900, A=0x2F)
[VRAM] Write 0x98FF = 0x2F (offset=0x18FF, A=0x2F)
[VRAM] Write 0x98FE = 0x2F (offset=0x18FE, A=0x2F)
[VRAM] Write 0x98FD = 0x2F (offset=0x18FD, A=0x2F)
[VRAM] Write 0x98FC = 0x2F (offset=0x18FC, A=0x2F)
[VRAM] Write 0x98FB = 0x2F (offset=0x18FB, A=0x2F)
[VRAM] Write 0x98FA = 0x2F (offset=0x18FA, A=0x2F)
[VRAM] Write 0x98F9 = 0x2F (offset=0x18F9, A=0x2F)
[VRAM] Write 0x98F8 = 0x2F (offset=0x18F8, A=0x2F)
[VRAM] Write 0x98F7 = 0x2F (offset=0x18F7, A=0x2F)
[VRAM] Write 0x98F6 = 0x2F (offset=0x18F6, A=0x2F)
[VRAM] Write 0x98F5 = 0x2F (offset=0x18F5, A=0x2F)
[VRAM] Write 0x98F4 = 0x2F (offset=0x18F4, A=0x2F)
[VRAM] Write 0x98F3 = 0x2F (offset=0x18F3, A=0x2F)
[VRAM] Write 0x98F2 = 0x2F (offset=0x18F2, A=0x2F)
[VRAM] Write 0x98F1 = 0x2F (offset=0x18F1, A=0x2F)
[VRAM] Write 0x98F0 = 0x2F (offset=0x18F0, A=0x2F)
[VRAM] Write 0x98EF = 0x2F (offset=0x18EF, A=0x2F)
[VRAM] Write 0x98EE = 0x2F (offset=0x18EE, A=0x2F)
[VRAM] Write 0x98ED = 0x2F (offset=0x18ED, A=0x2F)
[VRAM] Write 0x98EC = 0x2F (offset=0x18EC, A=0x2F)
[VRAM] Write 0x98EB = 0x2F (offset=0x18EB, A=0x2F)
[VRAM] Write 0x98EA = 0x2F (offset=0x18EA, A=0x2F)
[VRAM] Write 0x98E9 = 0x2F (offset=0x18E9, A=0x2F)
[VRAM] Write 0x98E8 = 0x2F (offset=0x18E8, A=0x2F)
[VRAM] Write 0x98E7 = 0x2F (offset=0x18E7, A=0x2F)
[VRAM] Write 0x98E6 = 0x2F (offset=0x18E6, A=0x2F)
[VRAM] Write 0x98E5 = 0x2F (offset=0x18E5, A=0x2F)
[VRAM] Write 0x98E4 = 0x2F (offset=0x18E4, A=0x2F)
[VRAM] Write 0x98E3 = 0x2F (offset=0x18E3, A=0x2F)
[VRAM] Write 0x98E2 = 0x2F (offset=0x18E2, A=0x2F)
[VRAM] Write 0x98E1 = 0x2F (offset=0x18E1, A=0x2F)
[VRAM] Write 0x98E0 = 0x2F (offset=0x18E0, A=0x2F)
[VRAM] Write 0x98DF = 0x2F (offset=0x18DF, A=0x2F)
[VRAM] Write 0x98DE = 0x2F (offset=0x18DE, A=0x2F)
[VRAM] Write 0x98DD = 0x2F (offset=0x18DD, A=0x2F)
[VRAM] Write 0x98DC = 0x2F (offset=0x18DC, A=0x2F)
[VRAM] Write 0x98DB = 0x2F (offset=0x18DB, A=0x2F)
[VRAM] Write 0x98DA = 0x2F (offset=0x18DA, A=0x2F)
[VRAM] Write 0x98D9 = 0x2F (offset=0x18D9, A=0x2F)
[VRAM] Write 0x98D8 = 0x2F (offset=0x18D8, A=0x2F)
[VRAM] Write 0x98D7 = 0x2F (offset=0x18D7, A=0x2F)
[VRAM] Write 0x98D6 = 0x2F (offset=0x18D6, A=0x2F)
[VRAM] Write 0x98D5 = 0x2F (offset=0x18D5, A=0x2F)
[VRAM] Write 0x98D4 = 0x2F (offset=0x18D4, A=0x2F)
[VRAM] Write 0x98D3 = 0x2F (offset=0x18D3, A=0x2F)
[VRAM] Write 0x98D2 = 0x2F (offset=0x18D2, A=0x2F)
[VRAM] Write 0x98D1 = 0x2F (offset=0x18D1, A=0x2F)
[VRAM] Write 0x98D0 = 0x2F (offset=0x18D0, A=0x2F)
[VRAM] Write 0x98CF = 0x2F (offset=0x18CF, A=0x2F)
[VRAM] Write 0x98CE = 0x2F (offset=0x18CE, A=0x2F)
[VRAM] Write 0x98CD = 0x2F (offset=0x18CD, A=0x2F)
[VRAM] Write 0x98CC = 0x2F (offset=0x18CC, A=0x2F)
[VRAM] Write 0x98CB = 0x2F (offset=0x18CB, A=0x2F)
[VRAM] Write 0x98CA = 0x2F (offset=0x18CA, A=0x2F)
[VRAM] Write 0x98C9 = 0x2F (offset=0x18C9, A=0x2F)
[VRAM] Write 0x98C8 = 0x2F (offset=0x18C8, A=0x2F)
[VRAM] Write 0x98C7 = 0x2F (offset=0x18C7, A=0x2F)
[VRAM] Write 0x98C6 = 0x2F (offset=0x18C6, A=0x2F)
[VRAM] Write 0x98C5 = 0x2F (offset=0x18C5, A=0x2F)
[VRAM] Write 0x98C4 = 0x2F (offset=0x18C4, A=0x2F)
[VRAM] Write 0x98C3 = 0x2F (offset=0x18C3, A=0x2F)
[VRAM] Write 0x98C2 = 0x2F (offset=0x18C2, A=0x2F)
[VRAM] Write 0x98C1 = 0x2F (offset=0x18C1, A=0x2F)
[VRAM] Write 0x98C0 = 0x2F (offset=0x18C0, A=0x2F)
[VRAM] Write 0x98BF = 0x2F (offset=0x18BF, A=0x2F)
[VRAM] Write 0x98BE = 0x2F (offset=0x18BE, A=0x2F)
[VRAM] Write 0x98BD = 0x2F (offset=0x18BD, A=0x2F)
[VRAM] Write 0x98BC = 0x2F (offset=0x18BC, A=0x2F)
[VRAM] Write 0x98BB = 0x2F (offset=0x18BB, A=0x2F)
[VRAM] Write 0x98BA = 0x2F (offset=0x18BA, A=0x2F)
[VRAM] Write 0x98B9 = 0x2F (offset=0x18B9, A=0x2F)
[VRAM] Write 0x98B8 = 0x2F (offset=0x18B8, A=0x2F)
[VRAM] Write 0x98B7 = 0x2F (offset=0x18B7, A=0x2F)
[VRAM] Write 0x98B6 = 0x2F (offset=0x18B6, A=0x2F)
[VRAM] Write 0x98B5 = 0x2F (offset=0x18B5, A=0x2F)
[VRAM] Write 0x98B4 = 0x2F (offset=0x18B4, A=0x2F)
[VRAM] Write 0x98B3 = 0x2F (offset=0x18B3, A=0x2F)
[VRAM] Write 0x98B2 = 0x2F (offset=0x18B2, A=0x2F)
[VRAM] Write 0x98B1 = 0x2F (offset=0x18B1, A=0x2F)
[VRAM] Write 0x98B0 = 0x2F (offset=0x18B0, A=0x2F)
[VRAM] Write 0x98AF = 0x2F (offset=0x18AF, A=0x2F)
[VRAM] Write 0x98AE = 0x2F (offset=0x18AE, A=0x2F)
[VRAM] Write 0x98AD = 0x2F (offset=0x18AD, A=0x2F)
[VRAM] Write 0x98AC = 0x2F (offset=0x18AC, A=0x2F)
[VRAM] Write 0x98AB = 0x2F (offset=0x18AB, A=0x2F)
[VRAM] Write 0x98AA = 0x2F (offset=0x18AA, A=0x2F)
[VRAM] Write 0x98A9 = 0x2F (offset=0x18A9, A=0x2F)
[VRAM] Write 0x98A8 = 0x2F (offset=0x18A8, A=0x2F)
[VRAM] Write 0x98A7 = 0x2F (offset=0x18A7, A=0x2F)
[VRAM] Write 0x98A6 = 0x2F (offset=0x18A6, A=0x2F)
[VRAM] Write 0x98A5 = 0x2F (offset=0x18A5, A=0x2F)
[VRAM] Write 0x98A4 = 0x2F (offset=0x18A4, A=0x2F)
[VRAM] Write 0x98A3 = 0x2F (offset=0x18A3, A=0x2F)
[VRAM] Write 0x98A2 = 0x2F (offset=0x18A2, A=0x2F)
[VRAM] Write 0x98A1 = 0x2F (offset=0x18A1, A=0x2F)
[VRAM] Write 0x98A0 = 0x2F (offset=0x18A0, A=0x2F)
[VRAM] Write 0x989F = 0x2F (offset=0x189F, A=0x2F)
[VRAM] Write 0x989E = 0x2F (offset=0x189E, A=0x2F)
[VRAM] Write 0x989D = 0x2F (offset=0x189D, A=0x2F)
[VRAM] Write 0x989C = 0x2F (offset=0x189C, A=0x2F)
[VRAM] Write 0x989B = 0x2F (offset=0x189B, A=0x2F)
[VRAM] Write 0x989A = 0x2F (offset=0x189A, A=0x2F)
[VRAM] Write 0x9899 = 0x2F (offset=0x1899, A=0x2F)
[VRAM] Write 0x9898 = 0x2F (offset=0x1898, A=0x2F)
[VRAM] Write 0x9897 = 0x2F (offset=0x1897, A=0x2F)
[VRAM] Write 0x9896 = 0x2F (offset=0x1896, A=0x2F)
[VRAM] Write 0x9895 = 0x2F (offset=0x1895, A=0x2F)
[VRAM] Write 0x9894 = 0x2F (offset=0x1894, A=0x2F)
[VRAM] Write 0x9893 = 0x2F (offset=0x1893, A=0x2F)
[VRAM] Write 0x9892 = 0x2F (offset=0x1892, A=0x2F)
[VRAM] Write 0x9891 = 0x2F (offset=0x1891, A=0x2F)
[VRAM] Write 0x9890 = 0x2F (offset=0x1890, A=0x2F)
[VRAM] Write 0x988F = 0x2F (offset=0x188F, A=0x2F)
[VRAM] Write 0x988E = 0x2F (offset=0x188E, A=0x2F)
[VRAM] Write 0x988D = 0x2F (offset=0x188D, A=0x2F)
[VRAM] Write 0x988C = 0x2F (offset=0x188C, A=0x2F)
[VRAM] Write 0x988B = 0x2F (offset=0x188B, A=0x2F)
[VRAM] Write 0x988A = 0x2F (offset=0x188A, A=0x2F)
[VRAM] Write 0x9889 = 0x2F (offset=0x1889, A=0x2F)
[VRAM] Write 0x9888 = 0x2F (offset=0x1888, A=0x2F)
[VRAM] Write 0x9887 = 0x2F (offset=0x1887, A=0x2F)
[VRAM] Write 0x9886 = 0x2F (offset=0x1886, A=0x2F)
[VRAM] Write 0x9885 = 0x2F (offset=0x1885, A=0x2F)
[VRAM] Write 0x9884 = 0x2F (offset=0x1884, A=0x2F)
[VRAM] Write 0x9883 = 0x2F (offset=0x1883, A=0x2F)
[VRAM] Write 0x9882 = 0x2F (offset=0x1882, A=0x2F)
[VRAM] Write 0x9881 = 0x2F (offset=0x1881, A=0x2F)
[VRAM] Write 0x9880 = 0x2F (offset=0x1880, A=0x2F)
[VRAM] Write 0x987F = 0x2F (offset=0x187F, A=0x2F)
[VRAM] Write 0x987E = 0x2F (offset=0x187E, A=0x2F)
[VRAM] Write 0x987D = 0x2F (offset=0x187D, A=0x2F)
[VRAM] Write 0x987C = 0x2F (offset=0x187C, A=0x2F)
[VRAM] Write 0x987B = 0x2F (offset=0x187B, A=0x2F)
[VRAM] Write 0x987A = 0x2F (offset=0x187A, A=0x2F)
[VRAM] Write 0x9879 = 0x2F (offset=0x1879, A=0x2F)
[VRAM] Write 0x9878 = 0x2F (offset=0x1878, A=0x2F)
[VRAM] Write 0x9877 = 0x2F (offset=0x1877, A=0x2F)
[VRAM] Write 0x9876 = 0x2F (offset=0x1876, A=0x2F)
[VRAM] Write 0x9875 = 0x2F (offset=0x1875, A=0x2F)
[VRAM] Write 0x9874 = 0x2F (offset=0x1874, A=0x2F)
[VRAM] Write 0x9873 = 0x2F (offset=0x1873, A=0x2F)
[VRAM] Write 0x9872 = 0x2F (offset=0x1872, A=0x2F)
[VRAM] Write 0x9871 = 0x2F (offset=0x1871, A=0x2F)
[VRAM] Write 0x9870 = 0x2F (offset=0x1870, A=0x2F)
[VRAM] Write 0x986F = 0x2F (offset=0x186F, A=0x2F)
[VRAM] Write 0x986E = 0x2F (offset=0x186E, A=0x2F)
[VRAM] Write 0x986D = 0x2F (offset=0x186D, A=0x2F)
[VRAM] Write 0x986C = 0x2F (offset=0x186C, A=0x2F)
[VRAM] Write 0x986B = 0x2F (offset=0x186B, A=0x2F)
[VRAM] Write 0x986A = 0x2F (offset=0x186A, A=0x2F)
[VRAM] Write 0x9869 = 0x2F (offset=0x1869, A=0x2F)
[VRAM] Write 0x9868 = 0x2F (offset=0x1868, A=0x2F)
[VRAM] Write 0x9867 = 0x2F (offset=0x1867, A=0x2F)
[VRAM] Write 0x9866 = 0x2F (offset=0x1866, A=0x2F)
[VRAM] Write 0x9865 = 0x2F (offset=0x1865, A=0x2F)
[VRAM] Write 0x9864 = 0x2F (offset=0x1864, A=0x2F)
[VRAM] Write 0x9863 = 0x2F (offset=0x1863, A=0x2F)
[VRAM] Write 0x9862 = 0x2F (offset=0x1862, A=0x2F)
[VRAM] Write 0x9861 = 0x2F (offset=0x1861, A=0x2F)
[VRAM] Write 0x9860 = 0x2F (offset=0x1860, A=0x2F)
[VRAM] Write 0x985F = 0x2F (offset=0x185F, A=0x2F)
[VRAM] Write 0x985E = 0x2F (offset=0x185E, A=0x2F)
[VRAM] Write 0x985D = 0x2F (offset=0x185D, A=0x2F)
[VRAM] Write 0x985C = 0x2F (offset=0x185C, A=0x2F)
[VRAM] Write 0x985B = 0x2F (offset=0x185B, A=0x2F)
[VRAM] Write 0x985A = 0x2F (offset=0x185A, A=0x2F)
[VRAM] Write 0x9859 = 0x2F (offset=0x1859, A=0x2F)
[VRAM] Write 0x9858 = 0x2F (offset=0x1858, A=0x2F)
[VRAM] Write 0x9857 = 0x2F (offset=0x1857, A=0x2F)
[VRAM] Write 0x9856 = 0x2F (offset=0x1856, A=0x2F)
[VRAM] Write 0x9855 = 0x2F (offset=0x1855, A=0x2F)
[VRAM] Write 0x9854 = 0x2F (offset=0x1854, A=0x2F)
[VRAM] Write 0x9853 = 0x2F (offset=0x1853, A=0x2F)
[VRAM] Write 0x9852 = 0x2F (offset=0x1852, A=0x2F)
[VRAM] Write 0x9851 = 0x2F (offset=0x1851, A=0x2F)
[VRAM] Write 0x9850 = 0x2F (offset=0x1850, A=0x2F)
[VRAM] Write 0x984F = 0x2F (offset=0x184F, A=0x2F)
[VRAM] Write 0x984E = 0x2F (offset=0x184E, A=0x2F)
[VRAM] Write 0x984D = 0x2F (offset=0x184D, A=0x2F)
[VRAM] Write 0x984C = 0x2F (offset=0x184C, A=0x2F)
[VRAM] Write 0x984B = 0x2F (offset=0x184B, A=0x2F)
[VRAM] Write 0x984A = 0x2F (offset=0x184A, A=0x2F)
[VRAM] Write 0x9849 = 0x2F (offset=0x1849, A=0x2F)
[VRAM] Write 0x9848 = 0x2F (offset=0x1848, A=0x2F)
[VRAM] Write 0x9847 = 0x2F (offset=0x1847, A=0x2F)
[VRAM] Write 0x9846 = 0x2F (offset=0x1846, A=0x2F)
[VRAM] Write 0x9845 = 0x2F (offset=0x1845, A=0x2F)
[VRAM] Write 0x9844 = 0x2F (offset=0x1844, A=0x2F)
[VRAM] Write 0x9843 = 0x2F (offset=0x1843, A=0x2F)
[VRAM] Write 0x9842 = 0x2F (offset=0x1842, A=0x2F)
[VRAM] Write 0x9841 = 0x2F (offset=0x1841, A=0x2F)
[VRAM] Write 0x9840 = 0x2F (offset=0x1840, A=0x2F)
[VRAM] Write 0x983F = 0x2F (offset=0x183F, A=0x2F)
[VRAM] Write 0x983E = 0x2F (offset=0x183E, A=0x2F)
[VRAM] Write 0x983D = 0x2F (offset=0x183D, A=0x2F)
[VRAM] Write 0x983C = 0x2F (offset=0x183C, A=0x2F)
[VRAM] Write 0x983B = 0x2F (offset=0x183B, A=0x2F)
[VRAM] Write 0x983A = 0x2F (offset=0x183A, A=0x2F)
[VRAM] Write 0x9839 = 0x2F (offset=0x1839, A=0x2F)
[VRAM] Write 0x9838 = 0x2F (offset=0x1838, A=0x2F)
[VRAM] Write 0x9837 = 0x2F (offset=0x1837, A=0x2F)
[VRAM] Write 0x9836 = 0x2F (offset=0x1836, A=0x2F)
[VRAM] Write 0x9835 = 0x2F (offset=0x1835, A=0x2F)
[VRAM] Write 0x9834 = 0x2F (offset=0x1834, A=0x2F)
[VRAM] Write 0x9833 = 0x2F (offset=0x1833, A=0x2F)
[VRAM] Write 0x9832 = 0x2F (offset=0x1832, A=0x2F)
[VRAM] Write 0x9831 = 0x2F (offset=0x1831, A=0x2F)
[VRAM] Write 0x9830 = 0x2F (offset=0x1830, A=0x2F)
[VRAM] Write 0x982F = 0x2F (offset=0x182F, A=0x2F)
[VRAM] Write 0x982E = 0x2F (offset=0x182E, A=0x2F)
[VRAM] Write 0x982D = 0x2F (offset=0x182D, A=0x2F)
[VRAM] Write 0x982C = 0x2F (offset=0x182C, A=0x2F)
[VRAM] Write 0x982B = 0x2F (offset=0x182B, A=0x2F)
[VRAM] Write 0x982A = 0x2F (offset=0x182A, A=0x2F)
[VRAM] Write 0x9829 = 0x2F (offset=0x1829, A=0x2F)
[VRAM] Write 0x9828 = 0x2F (offset=0x1828, A=0x2F)
[VRAM] Write 0x9827 = 0x2F (offset=0x1827, A=0x2F)
[VRAM] Write 0x9826 = 0x2F (offset=0x1826, A=0x2F)
[VRAM] Write 0x9825 = 0x2F (offset=0x1825, A=0x2F)
[VRAM] Write 0x9824 = 0x2F (offset=0x1824, A=0x2F)
[VRAM] Write 0x9823 = 0x2F (offset=0x1823, A=0x2F)
[VRAM] Write 0x9822 = 0x2F (offset=0x1822, A=0x2F)
[VRAM] Write 0x9821 = 0x2F (offset=0x1821, A=0x2F)
[VRAM] Write 0x9820 = 0x2F (offset=0x1820, A=0x2F)
[VRAM] Write 0x981F = 0x2F (offset=0x181F, A=0x2F)
[VRAM] Write 0x981E = 0x2F (offset=0x181E, A=0x2F)
[VRAM] Write 0x981D = 0x2F (offset=0x181D, A=0x2F)
[VRAM] Write 0x981C = 0x2F (offset=0x181C, A=0x2F)
[VRAM] Write 0x981B = 0x2F (offset=0x181B, A=0x2F)
[VRAM] Write 0x981A = 0x2F (offset=0x181A, A=0x2F)
[VRAM] Write 0x9819 = 0x2F (offset=0x1819, A=0x2F)
[VRAM] Write 0x9818 = 0x2F (offset=0x1818, A=0x2F)
[VRAM] Write 0x9817 = 0x2F (offset=0x1817, A=0x2F)
[VRAM] Write 0x9816 = 0x2F (offset=0x1816, A=0x2F)
[VRAM] Write 0x9815 = 0x2F (offset=0x1815, A=0x2F)
[VRAM] Write 0x9814 = 0x2F (offset=0x1814, A=0x2F)
[VRAM] Write 0x9813 = 0x2F (offset=0x1813, A=0x2F)
[VRAM] Write 0x9812 = 0x2F (offset=0x1812, A=0x2F)
[VRAM] Write 0x9811 = 0x2F (offset=0x1811, A=0x2F)
[VRAM] Write 0x9810 = 0x2F (offset=0x1810, A=0x2F)
[VRAM] Write 0x980F = 0x2F (offset=0x180F, A=0x2F)
[VRAM] Write 0x980E = 0x2F (offset=0x180E, A=0x2F)
[VRAM] Write 0x980D = 0x2F (offset=0x180D, A=0x2F)
[VRAM] Write 0x980C = 0x2F (offset=0x180C, A=0x2F)
[VRAM] Write 0x980B = 0x2F (offset=0x180B, A=0x2F)
[VRAM] Write 0x980A = 0x2F (offset=0x180A, A=0x2F)
[VRAM] Write 0x9809 = 0x2F (offset=0x1809, A=0x2F)
[VRAM] Write 0x9808 = 0x2F (offset=0x1808, A=0x2F)
[VRAM] Write 0x9807 = 0x2F (offset=0x1807, A=0x2F)
[VRAM] Write 0x9806 = 0x2F (offset=0x1806, A=0x2F)
[VRAM] Write 0x9805 = 0x2F (offset=0x1805, A=0x2F)
[VRAM] Write 0x9804 = 0x2F (offset=0x1804, A=0x2F)
[VRAM] Write 0x9803 = 0x2F (offset=0x1803, A=0x2F)
[VRAM] Write 0x9802 = 0x2F (offset=0x1802, A=0x2F)
[VRAM] Write 0x9801 = 0x2F (offset=0x1801, A=0x2F)
[VRAM] Write 0x9800 = 0x2F (offset=0x1800, A=0x2F)
[MEM] IE Write 0xFFFF = 0x09
[REGS] PPU write #9: addr=0xFF40 value=0x80 (A=0x80)
[REGS] LCDC: 0x03 -> 0x80 (LCD=ON, BG=OFF, OBJ=OFF)
[GB] [INT] IME enabled via EI instruction
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=01 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=CFF5 HL=0000
[GB] Code at 0xFFB6: 3E C0 E0 46 3E 28 3D 20
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #10: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[GB] Interpreter (0x0038): Regs A=C0 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=CFF5 HL=0000
[REGS] PPU write #11: addr=0xFF43 value=0x00 (A=0x00)
[REGS] PPU write #12: addr=0xFF42 value=0x00 (A=0x00)
[MEM] IO Write 0xFF0F = 0x00
[REGS] PPU write #13: addr=0xFF4A value=0x00 (A=0x00)
[REGS] PPU write #14: addr=0xFF4B value=0x00 (A=0x00)
[MEM] IO Write 0xFF06 = 0x00
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[MEM] IE Write 0xFFFF = 0x08
[FRAME] Frame 2 converted to RGB - has_content=0
[FRAME] First scanline samples: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[FRAME] Frame 2 ready, total_cycles=322576
[FRAME] VRAM has tile data: NO
[FRAME] Platform frame 2 - has_content=0, first_pixel=0xFFE0F8D0
[REGS] PPU write #15: addr=0xFF40 value=0x00 (A=0x00)
[REGS] LCDC: 0x80 -> 0x00 (LCD=OFF, BG=OFF, OBJ=OFF)
[REGS] LCD turned OFF - reset LY to 0
[MEM] IE Write 0xFFFF = 0x09
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=02 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=CFF3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #16: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[REGS] PPU write #17: addr=0xFF43 value=0x00 (A=0x00)
[REGS] PPU write #18: addr=0xFF42 value=0x00 (A=0x00)
[VRAM] Write 0x8000 = 0x00 (offset=0x0000, A=0x00)
[VRAM] Write 0x8001 = 0x00 (offset=0x0001, A=0x00)
[VRAM] Write 0x8002 = 0x3C (offset=0x0002, A=0x3C)
[VRAM] Write 0x8003 = 0x3C (offset=0x0003, A=0x3C)
[VRAM] Write 0x8004 = 0x66 (offset=0x0004, A=0x66)
[VRAM] Write 0x8005 = 0x66 (offset=0x0005, A=0x66)
[VRAM] Write 0x8006 = 0x66 (offset=0x0006, A=0x66)
[VRAM] Write 0x8007 = 0x66 (offset=0x0007, A=0x66)
[VRAM] Write 0x8008 = 0x66 (offset=0x0008, A=0x66)
[VRAM] Write 0x8009 = 0x66 (offset=0x0009, A=0x66)
[VRAM] Write 0x800A = 0x66 (offset=0x000A, A=0x66)
[VRAM] Write 0x800B = 0x66 (offset=0x000B, A=0x66)
[VRAM] Write 0x800C = 0x3C (offset=0x000C, A=0x3C)
[VRAM] Write 0x800D = 0x3C (offset=0x000D, A=0x3C)
[VRAM] Write 0x800E = 0x00 (offset=0x000E, A=0x00)
[VRAM] Write 0x800F = 0x00 (offset=0x000F, A=0x00)
[VRAM] Write 0x8010 = 0x00 (offset=0x0010, A=0x00)
[VRAM] Write 0x8011 = 0x00 (offset=0x0011, A=0x00)
[VRAM] Write 0x8012 = 0x18 (offset=0x0012, A=0x18)
[VRAM] Write 0x8013 = 0x18 (offset=0x0013, A=0x18)
[VRAM] Write 0x8014 = 0x38 (offset=0x0014, A=0x38)
[VRAM] Write 0x8015 = 0x38 (offset=0x0015, A=0x38)
[VRAM] Write 0x8016 = 0x18 (offset=0x0016, A=0x18)
[VRAM] Write 0x8017 = 0x18 (offset=0x0017, A=0x18)
[VRAM] Write 0x8018 = 0x18 (offset=0x0018, A=0x18)
[VRAM] Write 0x8019 = 0x18 (offset=0x0019, A=0x18)
[VRAM] Write 0x801A = 0x18 (offset=0x001A, A=0x18)
[VRAM] Write 0x801B = 0x18 (offset=0x001B, A=0x18)
[VRAM] Write 0x801C = 0x3C (offset=0x001C, A=0x3C)
[VRAM] Write 0x801D = 0x3C (offset=0x001D, A=0x3C)
[VRAM] Write 0x801E = 0x00 (offset=0x001E, A=0x00)
[VRAM] Write 0x801F = 0x00 (offset=0x001F, A=0x00)
[VRAM] Write 0x8020 = 0x00 (offset=0x0020, A=0x00)
[VRAM] Write 0x8021 = 0x00 (offset=0x0021, A=0x00)
[VRAM] Write 0x8022 = 0x3C (offset=0x0022, A=0x3C)
[VRAM] Write 0x8023 = 0x3C (offset=0x0023, A=0x3C)
[VRAM] Write 0x8024 = 0x4E (offset=0x0024, A=0x4E)
[VRAM] Write 0x8025 = 0x4E (offset=0x0025, A=0x4E)
[VRAM] Write 0x8026 = 0x0E (offset=0x0026, A=0x0E)
[VRAM] Write 0x8027 = 0x0E (offset=0x0027, A=0x0E)
[VRAM] Write 0x8028 = 0x3C (offset=0x0028, A=0x3C)
[VRAM] Write 0x8029 = 0x3C (offset=0x0029, A=0x3C)
[VRAM] Write 0x802A = 0x70 (offset=0x002A, A=0x70)
[VRAM] Write 0x802B = 0x70 (offset=0x002B, A=0x70)
[VRAM] Write 0x802C = 0x7E (offset=0x002C, A=0x7E)
[VRAM] Write 0x802D = 0x7E (offset=0x002D, A=0x7E)
[VRAM] Write 0x802E = 0x00 (offset=0x002E, A=0x00)
[VRAM] Write 0x802F = 0x00 (offset=0x002F, A=0x00)
[VRAM] Write 0x8030 = 0x00 (offset=0x0030, A=0x00)
[VRAM] Write 0x8031 = 0x00 (offset=0x0031, A=0x00)
[VRAM] Write 0x8032 = 0x7C (offset=0x0032, A=0x7C)
[VRAM] Write 0x8033 = 0x7C (offset=0x0033, A=0x7C)
[VRAM] Write 0x8034 = 0x0E (offset=0x0034, A=0x0E)
[VRAM] Write 0x8035 = 0x0E (offset=0x0035, A=0x0E)
[VRAM] Write 0x8036 = 0x3C (offset=0x0036, A=0x3C)
[VRAM] Write 0x8037 = 0x3C (offset=0x0037, A=0x3C)
[VRAM] Write 0x8038 = 0x0E (offset=0x0038, A=0x0E)
[VRAM] Write 0x8039 = 0x0E (offset=0x0039, A=0x0E)
[VRAM] Write 0x803A = 0x0E (offset=0x003A, A=0x0E)
[VRAM] Write 0x803B = 0x0E (offset=0x003B, A=0x0E)
[VRAM] Write 0x803C = 0x7C (offset=0x003C, A=0x7C)
[VRAM] Write 0x803D = 0x7C (offset=0x003D, A=0x7C)
[VRAM] Write 0x803E = 0x00 (offset=0x003E, A=0x00)
[VRAM] Write 0x803F = 0x00 (offset=0x003F, A=0x00)
[VRAM] Write 0x8040 = 0x00 (offset=0x0040, A=0x00)
[VRAM] Write 0x8041 = 0x00 (offset=0x0041, A=0x00)
[VRAM] Write 0x8042 = 0x3C (offset=0x0042, A=0x3C)
[VRAM] Write 0x8043 = 0x3C (offset=0x0043, A=0x3C)
[VRAM] Write 0x8044 = 0x6C (offset=0x0044, A=0x6C)
[VRAM] Write 0x8045 = 0x6C (offset=0x0045, A=0x6C)
[VRAM] Write 0x8046 = 0x4C (offset=0x0046, A=0x4C)
[VRAM] Write 0x8047 = 0x4C (offset=0x0047, A=0x4C)
[VRAM] Write 0x8048 = 0x4E (offset=0x0048, A=0x4E)
[VRAM] Write 0x8049 = 0x4E (offset=0x0049, A=0x4E)
[VRAM] Write 0x804A = 0x7E (offset=0x004A, A=0x7E)
[VRAM] Write 0x804B = 0x7E (offset=0x004B, A=0x7E)
[VRAM] Write 0x804C = 0x0C (offset=0x004C, A=0x0C)
[VRAM] Write 0x804D = 0x0C (offset=0x004D, A=0x0C)
[VRAM] Write 0x804E = 0x00 (offset=0x004E, A=0x00)
[VRAM] Write 0x804F = 0x00 (offset=0x004F, A=0x00)
[VRAM] Write 0x8050 = 0x00 (offset=0x0050, A=0x00)
[VRAM] Write 0x8051 = 0x00 (offset=0x0051, A=0x00)
[VRAM] Write 0x8052 = 0x7C (offset=0x0052, A=0x7C)
[VRAM] Write 0x8053 = 0x7C (offset=0x0053, A=0x7C)
[VRAM] Write 0x8054 = 0x60 (offset=0x0054, A=0x60)
[VRAM] Write 0x8055 = 0x60 (offset=0x0055, A=0x60)
[VRAM] Write 0x8056 = 0x7C (offset=0x0056, A=0x7C)
[VRAM] Write 0x8057 = 0x7C (offset=0x0057, A=0x7C)
[VRAM] Write 0x8058 = 0x0E (offset=0x0058, A=0x0E)
[VRAM] Write 0x8059 = 0x0E (offset=0x0059, A=0x0E)
[VRAM] Write 0x805A = 0x4E (offset=0x005A, A=0x4E)
[VRAM] Write 0x805B = 0x4E (offset=0x005B, A=0x4E)
[VRAM] Write 0x805C = 0x3C (offset=0x005C, A=0x3C)
[VRAM] Write 0x805D = 0x3C (offset=0x005D, A=0x3C)
[VRAM] Write 0x805E = 0x00 (offset=0x005E, A=0x00)
[VRAM] Write 0x805F = 0x00 (offset=0x005F, A=0x00)
[VRAM] Write 0x8060 = 0x00 (offset=0x0060, A=0x00)
[VRAM] Write 0x8061 = 0x00 (offset=0x0061, A=0x00)
[VRAM] Write 0x8062 = 0x3C (offset=0x0062, A=0x3C)
[VRAM] Write 0x8063 = 0x3C (offset=0x0063, A=0x3C)
[VRAM] Write 0x8064 = 0x60 (offset=0x0064, A=0x60)
[VRAM] Write 0x8065 = 0x60 (offset=0x0065, A=0x60)
[VRAM] Write 0x8066 = 0x7C (offset=0x0066, A=0x7C)
[VRAM] Write 0x8067 = 0x7C (offset=0x0067, A=0x7C)
[VRAM] Write 0x8068 = 0x66 (offset=0x0068, A=0x66)
[VRAM] Write 0x8069 = 0x66 (offset=0x0069, A=0x66)
[VRAM] Write 0x806A = 0x66 (offset=0x006A, A=0x66)
[VRAM] Write 0x806B = 0x66 (offset=0x006B, A=0x66)
[VRAM] Write 0x806C = 0x3C (offset=0x006C, A=0x3C)
[VRAM] Write 0x806D = 0x3C (offset=0x006D, A=0x3C)
[VRAM] Write 0x806E = 0x00 (offset=0x006E, A=0x00)
[VRAM] Write 0x806F = 0x00 (offset=0x006F, A=0x00)
[VRAM] Write 0x8070 = 0x00 (offset=0x0070, A=0x00)
[VRAM] Write 0x8071 = 0x00 (offset=0x0071, A=0x00)
[VRAM] Write 0x8072 = 0x7E (offset=0x0072, A=0x7E)
[VRAM] Write 0x8073 = 0x7E (offset=0x0073, A=0x7E)
[VRAM] Write 0x8074 = 0x06 (offset=0x0074, A=0x06)
[VRAM] Write 0x8075 = 0x06 (offset=0x0075, A=0x06)
[VRAM] Write 0x8076 = 0x0C (offset=0x0076, A=0x0C)
[VRAM] Write 0x8077 = 0x0C (offset=0x0077, A=0x0C)
[VRAM] Write 0x8078 = 0x18 (offset=0x0078, A=0x18)
[VRAM] Write 0x8079 = 0x18 (offset=0x0079, A=0x18)
[VRAM] Write 0x807A = 0x38 (offset=0x007A, A=0x38)
[VRAM] Write 0x807B = 0x38 (offset=0x007B, A=0x38)
[VRAM] Write 0x807C = 0x38 (offset=0x007C, A=0x38)
[VRAM] Write 0x807D = 0x38 (offset=0x007D, A=0x38)
[VRAM] Write 0x807E = 0x00 (offset=0x007E, A=0x00)
[VRAM] Write 0x807F = 0x00 (offset=0x007F, A=0x00)
[VRAM] Write 0x8080 = 0x00 (offset=0x0080, A=0x00)
[VRAM] Write 0x8081 = 0x00 (offset=0x0081, A=0x00)
[VRAM] Write 0x8082 = 0x3C (offset=0x0082, A=0x3C)
[VRAM] Write 0x8083 = 0x3C (offset=0x0083, A=0x3C)
[VRAM] Write 0x8084 = 0x4E (offset=0x0084, A=0x4E)
[VRAM] Write 0x8085 = 0x4E (offset=0x0085, A=0x4E)
[VRAM] Write 0x8086 = 0x3C (offset=0x0086, A=0x3C)
[VRAM] Write 0x8087 = 0x3C (offset=0x0087, A=0x3C)
[VRAM] Write 0x8088 = 0x4E (offset=0x0088, A=0x4E)
[VRAM] Write 0x8089 = 0x4E (offset=0x0089, A=0x4E)
[VRAM] Write 0x808A = 0x4E (offset=0x008A, A=0x4E)
[VRAM] Write 0x808B = 0x4E (offset=0x008B, A=0x4E)
[VRAM] Write 0x808C = 0x3C (offset=0x008C, A=0x3C)
[VRAM] Write 0x808D = 0x3C (offset=0x008D, A=0x3C)
[VRAM] Write 0x808E = 0x00 (offset=0x008E, A=0x00)
[VRAM] Write 0x808F = 0x00 (offset=0x008F, A=0x00)
[VRAM] Write 0x8090 = 0x00 (offset=0x0090, A=0x00)
[VRAM] Write 0x8091 = 0x00 (offset=0x0091, A=0x00)
[VRAM] Write 0x8092 = 0x3C (offset=0x0092, A=0x3C)
[VRAM] Write 0x8093 = 0x3C (offset=0x0093, A=0x3C)
[VRAM] Write 0x8094 = 0x4E (offset=0x0094, A=0x4E)
[VRAM] Write 0x8095 = 0x4E (offset=0x0095, A=0x4E)
[VRAM] Write 0x8096 = 0x4E (offset=0x0096, A=0x4E)
[VRAM] Write 0x8097 = 0x4E (offset=0x0097, A=0x4E)
[VRAM] Write 0x8098 = 0x3E (offset=0x0098, A=0x3E)
[VRAM] Write 0x8099 = 0x3E (offset=0x0099, A=0x3E)
[VRAM] Write 0x809A = 0x0E (offset=0x009A, A=0x0E)
[VRAM] Write 0x809B = 0x0E (offset=0x009B, A=0x0E)
[VRAM] Write 0x809C = 0x3C (offset=0x009C, A=0x3C)
[VRAM] Write 0x809D = 0x3C (offset=0x009D, A=0x3C)
[VRAM] Write 0x809E = 0x00 (offset=0x009E, A=0x00)
[VRAM] Write 0x809F = 0x00 (offset=0x009F, A=0x00)
[VRAM] Write 0x80A0 = 0x00 (offset=0x00A0, A=0x00)
[VRAM] Write 0x80A1 = 0x00 (offset=0x00A1, A=0x00)
[VRAM] Write 0x80A2 = 0x3C (offset=0x00A2, A=0x3C)
[VRAM] Write 0x80A3 = 0x3C (offset=0x00A3, A=0x3C)
[VRAM] Write 0x80A4 = 0x4E (offset=0x00A4, A=0x4E)
[VRAM] Write 0x80A5 = 0x4E (offset=0x00A5, A=0x4E)
[VRAM] Write 0x80A6 = 0x4E (offset=0x00A6, A=0x4E)
[VRAM] Write 0x80A7 = 0x4E (offset=0x00A7, A=0x4E)
[VRAM] Write 0x80A8 = 0x7E (offset=0x00A8, A=0x7E)
[VRAM] Write 0x80A9 = 0x7E (offset=0x00A9, A=0x7E)
[VRAM] Write 0x80AA = 0x4E (offset=0x00AA, A=0x4E)
[VRAM] Write 0x80AB = 0x4E (offset=0x00AB, A=0x4E)
[VRAM] Write 0x80AC = 0x4E (offset=0x00AC, A=0x4E)
[VRAM] Write 0x80AD = 0x4E (offset=0x00AD, A=0x4E)
[VRAM] Write 0x80AE = 0x00 (offset=0x00AE, A=0x00)
[VRAM] Write 0x80AF = 0x00 (offset=0x00AF, A=0x00)
[VRAM] Write 0x80B0 = 0x00 (offset=0x00B0, A=0x00)
[VRAM] Write 0x80B1 = 0x00 (offset=0x00B1, A=0x00)
[VRAM] Write 0x80B2 = 0x7C (offset=0x00B2, A=0x7C)
[VRAM] Write 0x80B3 = 0x7C (offset=0x00B3, A=0x7C)
[VRAM] Write 0x80B4 = 0x66 (offset=0x00B4, A=0x66)
[VRAM] Write 0x80B5 = 0x66 (offset=0x00B5, A=0x66)
[VRAM] Write 0x80B6 = 0x7C (offset=0x00B6, A=0x7C)
[VRAM] Write 0x80B7 = 0x7C (offset=0x00B7, A=0x7C)
[VRAM] Write 0x80B8 = 0x66 (offset=0x00B8, A=0x66)
[VRAM] Write 0x80B9 = 0x66 (offset=0x00B9, A=0x66)
[VRAM] Write 0x80BA = 0x66 (offset=0x00BA, A=0x66)
[VRAM] Write 0x80BB = 0x66 (offset=0x00BB, A=0x66)
[VRAM] Write 0x80BC = 0x7C (offset=0x00BC, A=0x7C)
[VRAM] Write 0x80BD = 0x7C (offset=0x00BD, A=0x7C)
[VRAM] Write 0x80BE = 0x00 (offset=0x00BE, A=0x00)
[VRAM] Write 0x80BF = 0x00 (offset=0x00BF, A=0x00)
[VRAM] Write 0x80C0 = 0x00 (offset=0x00C0, A=0x00)
[VRAM] Write 0x80C1 = 0x00 (offset=0x00C1, A=0x00)
[VRAM] Write 0x80C2 = 0x3C (offset=0x00C2, A=0x3C)
[VRAM] Write 0x80C3 = 0x3C (offset=0x00C3, A=0x3C)
[VRAM] Write 0x80C4 = 0x66 (offset=0x00C4, A=0x66)
[VRAM] Write 0x80C5 = 0x66 (offset=0x00C5, A=0x66)
[VRAM] Write 0x80C6 = 0x60 (offset=0x00C6, A=0x60)
[VRAM] Write 0x80C7 = 0x60 (offset=0x00C7, A=0x60)
[VRAM] Write 0x80C8 = 0x60 (offset=0x00C8, A=0x60)
[VRAM] Write 0x80C9 = 0x60 (offset=0x00C9, A=0x60)
[VRAM] Write 0x80CA = 0x66 (offset=0x00CA, A=0x66)
[VRAM] Write 0x80CB = 0x66 (offset=0x00CB, A=0x66)
[VRAM] Write 0x80CC = 0x3C (offset=0x00CC, A=0x3C)
[VRAM] Write 0x80CD = 0x3C (offset=0x00CD, A=0x3C)
[VRAM] Write 0x80CE = 0x00 (offset=0x00CE, A=0x00)
[VRAM] Write 0x80CF = 0x00 (offset=0x00CF, A=0x00)
[VRAM] Write 0x80D0 = 0x00 (offset=0x00D0, A=0x00)
[VRAM] Write 0x80D1 = 0x00 (offset=0x00D1, A=0x00)
[VRAM] Write 0x80D2 = 0x7C (offset=0x00D2, A=0x7C)
[VRAM] Write 0x80D3 = 0x7C (offset=0x00D3, A=0x7C)
[VRAM] Write 0x80D4 = 0x4E (offset=0x00D4, A=0x4E)
[VRAM] Write 0x80D5 = 0x4E (offset=0x00D5, A=0x4E)
[VRAM] Write 0x80D6 = 0x4E (offset=0x00D6, A=0x4E)
[VRAM] Write 0x80D7 = 0x4E (offset=0x00D7, A=0x4E)
[VRAM] Write 0x80D8 = 0x4E (offset=0x00D8, A=0x4E)
[VRAM] Write 0x80D9 = 0x4E (offset=0x00D9, A=0x4E)
[VRAM] Write 0x80DA = 0x4E (offset=0x00DA, A=0x4E)
[VRAM] Write 0x80DB = 0x4E (offset=0x00DB, A=0x4E)
[VRAM] Write 0x80DC = 0x7C (offset=0x00DC, A=0x7C)
[VRAM] Write 0x80DD = 0x7C (offset=0x00DD, A=0x7C)
[VRAM] Write 0x80DE = 0x00 (offset=0x00DE, A=0x00)
[VRAM] Write 0x80DF = 0x00 (offset=0x00DF, A=0x00)
[VRAM] Write 0x80E0 = 0x00 (offset=0x00E0, A=0x00)
[VRAM] Write 0x80E1 = 0x00 (offset=0x00E1, A=0x00)
[VRAM] Write 0x80E2 = 0x7E (offset=0x00E2, A=0x7E)
[VRAM] Write 0x80E3 = 0x7E (offset=0x00E3, A=0x7E)
[VRAM] Write 0x80E4 = 0x60 (offset=0x00E4, A=0x60)
[VRAM] Write 0x80E5 = 0x60 (offset=0x00E5, A=0x60)
[VRAM] Write 0x80E6 = 0x7C (offset=0x00E6, A=0x7C)
[VRAM] Write 0x80E7 = 0x7C (offset=0x00E7, A=0x7C)
[VRAM] Write 0x80E8 = 0x60 (offset=0x00E8, A=0x60)
[VRAM] Write 0x80E9 = 0x60 (offset=0x00E9, A=0x60)
[VRAM] Write 0x80EA = 0x60 (offset=0x00EA, A=0x60)
[VRAM] Write 0x80EB = 0x60 (offset=0x00EB, A=0x60)
[VRAM] Write 0x80EC = 0x7E (offset=0x00EC, A=0x7E)
[VRAM] Write 0x80ED = 0x7E (offset=0x00ED, A=0x7E)
[VRAM] Write 0x80EE = 0x00 (offset=0x00EE, A=0x00)
[VRAM] Write 0x80EF = 0x00 (offset=0x00EF, A=0x00)
[VRAM] Write 0x80F0 = 0x00 (offset=0x00F0, A=0x00)
[VRAM] Write 0x80F1 = 0x00 (offset=0x00F1, A=0x00)
[VRAM] Write 0x80F2 = 0x7E (offset=0x00F2, A=0x7E)
[VRAM] Write 0x80F3 = 0x7E (offset=0x00F3, A=0x7E)
[VRAM] Write 0x80F4 = 0x60 (offset=0x00F4, A=0x60)
[VRAM] Write 0x80F5 = 0x60 (offset=0x00F5, A=0x60)
[VRAM] Write 0x80F6 = 0x60 (offset=0x00F6, A=0x60)
[VRAM] Write 0x80F7 = 0x60 (offset=0x00F7, A=0x60)
[VRAM] Write 0x80F8 = 0x7C (offset=0x00F8, A=0x7C)
[VRAM] Write 0x80F9 = 0x7C (offset=0x00F9, A=0x7C)
[VRAM] Write 0x80FA = 0x60 (offset=0x00FA, A=0x60)
[VRAM] Write 0x80FB = 0x60 (offset=0x00FB, A=0x60)
[VRAM] Write 0x80FC = 0x60 (offset=0x00FC, A=0x60)
[VRAM] Write 0x80FD = 0x60 (offset=0x00FD, A=0x60)
[VRAM] Write 0x80FE = 0x00 (offset=0x00FE, A=0x00)
[VRAM] Write 0x80FF = 0x00 (offset=0x00FF, A=0x00)
[VRAM] Write 0x8100 = 0x00 (offset=0x0100, A=0x00)
[VRAM] Write 0x8101 = 0x00 (offset=0x0101, A=0x00)
[VRAM] Write 0x8102 = 0x3C (offset=0x0102, A=0x3C)
[VRAM] Write 0x8103 = 0x3C (offset=0x0103, A=0x3C)
[VRAM] Write 0x8104 = 0x66 (offset=0x0104, A=0x66)
[VRAM] Write 0x8105 = 0x66 (offset=0x0105, A=0x66)
[VRAM] Write 0x8106 = 0x60 (offset=0x0106, A=0x60)
[VRAM] Write 0x8107 = 0x60 (offset=0x0107, A=0x60)
[VRAM] Write 0x8108 = 0x6E (offset=0x0108, A=0x6E)
[VRAM] Write 0x8109 = 0x6E (offset=0x0109, A=0x6E)
[VRAM] Write 0x810A = 0x66 (offset=0x010A, A=0x66)
[VRAM] Write 0x810B = 0x66 (offset=0x010B, A=0x66)
[VRAM] Write 0x810C = 0x3E (offset=0x010C, A=0x3E)
[VRAM] Write 0x810D = 0x3E (offset=0x010D, A=0x3E)
[VRAM] Write 0x810E = 0x00 (offset=0x010E, A=0x00)
[VRAM] Write 0x810F = 0x00 (offset=0x010F, A=0x00)
[VRAM] Write 0x8110 = 0x00 (offset=0x0110, A=0x00)
[VRAM] Write 0x8111 = 0x00 (offset=0x0111, A=0x00)
[VRAM] Write 0x8112 = 0x46 (offset=0x0112, A=0x46)
[VRAM] Write 0x8113 = 0x46 (offset=0x0113, A=0x46)
[VRAM] Write 0x8114 = 0x46 (offset=0x0114, A=0x46)
[VRAM] Write 0x8115 = 0x46 (offset=0x0115, A=0x46)
[VRAM] Write 0x8116 = 0x7E (offset=0x0116, A=0x7E)
[VRAM] Write 0x8117 = 0x7E (offset=0x0117, A=0x7E)
[VRAM] Write 0x8118 = 0x46 (offset=0x0118, A=0x46)
[VRAM] Write 0x8119 = 0x46 (offset=0x0119, A=0x46)
[VRAM] Write 0x811A = 0x46 (offset=0x011A, A=0x46)
[VRAM] Write 0x811B = 0x46 (offset=0x011B, A=0x46)
[VRAM] Write 0x811C = 0x46 (offset=0x011C, A=0x46)
[VRAM] Write 0x811D = 0x46 (offset=0x011D, A=0x46)
[VRAM] Write 0x811E = 0x00 (offset=0x011E, A=0x00)
[VRAM] Write 0x811F = 0x00 (offset=0x011F, A=0x00)
[VRAM] Write 0x8120 = 0x00 (offset=0x0120, A=0x00)
[VRAM] Write 0x8121 = 0x00 (offset=0x0121, A=0x00)
[VRAM] Write 0x8122 = 0x3C (offset=0x0122, A=0x3C)
[VRAM] Write 0x8123 = 0x3C (offset=0x0123, A=0x3C)
[VRAM] Write 0x8124 = 0x18 (offset=0x0124, A=0x18)
[VRAM] Write 0x8125 = 0x18 (offset=0x0125, A=0x18)
[VRAM] Write 0x8126 = 0x18 (offset=0x0126, A=0x18)
[VRAM] Write 0x8127 = 0x18 (offset=0x0127, A=0x18)
[VRAM] Write 0x8128 = 0x18 (offset=0x0128, A=0x18)
[VRAM] Write 0x8129 = 0x18 (offset=0x0129, A=0x18)
[VRAM] Write 0x812A = 0x18 (offset=0x012A, A=0x18)
[VRAM] Write 0x812B = 0x18 (offset=0x012B, A=0x18)
[VRAM] Write 0x812C = 0x3C (offset=0x012C, A=0x3C)
[VRAM] Write 0x812D = 0x3C (offset=0x012D, A=0x3C)
[VRAM] Write 0x812E = 0x00 (offset=0x012E, A=0x00)
[VRAM] Write 0x812F = 0x00 (offset=0x012F, A=0x00)
[VRAM] Write 0x8130 = 0x00 (offset=0x0130, A=0x00)
[VRAM] Write 0x8131 = 0x00 (offset=0x0131, A=0x00)
[VRAM] Write 0x8132 = 0x1E (offset=0x0132, A=0x1E)
[VRAM] Write 0x8133 = 0x1E (offset=0x0133, A=0x1E)
[VRAM] Write 0x8134 = 0x0C (offset=0x0134, A=0x0C)
[VRAM] Write 0x8135 = 0x0C (offset=0x0135, A=0x0C)
[VRAM] Write 0x8136 = 0x0C (offset=0x0136, A=0x0C)
[VRAM] Write 0x8137 = 0x0C (offset=0x0137, A=0x0C)
[VRAM] Write 0x8138 = 0x6C (offset=0x0138, A=0x6C)
[VRAM] Write 0x8139 = 0x6C (offset=0x0139, A=0x6C)
[VRAM] Write 0x813A = 0x6C (offset=0x013A, A=0x6C)
[VRAM] Write 0x813B = 0x6C (offset=0x013B, A=0x6C)
[VRAM] Write 0x813C = 0x38 (offset=0x013C, A=0x38)
[VRAM] Write 0x813D = 0x38 (offset=0x013D, A=0x38)
[VRAM] Write 0x813E = 0x00 (offset=0x013E, A=0x00)
[VRAM] Write 0x813F = 0x00 (offset=0x013F, A=0x00)
[VRAM] Write 0x8140 = 0x00 (offset=0x0140, A=0x00)
[VRAM] Write 0x8141 = 0x00 (offset=0x0141, A=0x00)
[VRAM] Write 0x8142 = 0x66 (offset=0x0142, A=0x66)
[VRAM] Write 0x8143 = 0x66 (offset=0x0143, A=0x66)
[VRAM] Write 0x8144 = 0x6C (offset=0x0144, A=0x6C)
[VRAM] Write 0x8145 = 0x6C (offset=0x0145, A=0x6C)
[VRAM] Write 0x8146 = 0x78 (offset=0x0146, A=0x78)
[VRAM] Write 0x8147 = 0x78 (offset=0x0147, A=0x78)
[VRAM] Write 0x8148 = 0x78 (offset=0x0148, A=0x78)
[VRAM] Write 0x8149 = 0x78 (offset=0x0149, A=0x78)
[VRAM] Write 0x814A = 0x6C (offset=0x014A, A=0x6C)
[VRAM] Write 0x814B = 0x6C (offset=0x014B, A=0x6C)
[VRAM] Write 0x814C = 0x66 (offset=0x014C, A=0x66)
[VRAM] Write 0x814D = 0x66 (offset=0x014D, A=0x66)
[VRAM] Write 0x814E = 0x00 (offset=0x014E, A=0x00)
[VRAM] Write 0x814F = 0x00 (offset=0x014F, A=0x00)
[VRAM] Write 0x8150 = 0x00 (offset=0x0150, A=0x00)
[VRAM] Write 0x8151 = 0x00 (offset=0x0151, A=0x00)
[VRAM] Write 0x8152 = 0x60 (offset=0x0152, A=0x60)
[VRAM] Write 0x8153 = 0x60 (offset=0x0153, A=0x60)
[VRAM] Write 0x8154 = 0x60 (offset=0x0154, A=0x60)
[VRAM] Write 0x8155 = 0x60 (offset=0x0155, A=0x60)
[VRAM] Write 0x8156 = 0x60 (offset=0x0156, A=0x60)
[VRAM] Write 0x8157 = 0x60 (offset=0x0157, A=0x60)
[VRAM] Write 0x8158 = 0x60 (offset=0x0158, A=0x60)
[VRAM] Write 0x8159 = 0x60 (offset=0x0159, A=0x60)
[VRAM] Write 0x815A = 0x60 (offset=0x015A, A=0x60)
[VRAM] Write 0x815B = 0x60 (offset=0x015B, A=0x60)
[VRAM] Write 0x815C = 0x7E (offset=0x015C, A=0x7E)
[VRAM] Write 0x815D = 0x7E (offset=0x015D, A=0x7E)
[VRAM] Write 0x815E = 0x00 (offset=0x015E, A=0x00)
[VRAM] Write 0x815F = 0x00 (offset=0x015F, A=0x00)
[VRAM] Write 0x8160 = 0x00 (offset=0x0160, A=0x00)
[VRAM] Write 0x8161 = 0x00 (offset=0x0161, A=0x00)
[VRAM] Write 0x8162 = 0x46 (offset=0x0162, A=0x46)
[VRAM] Write 0x8163 = 0x46 (offset=0x0163, A=0x46)
[VRAM] Write 0x8164 = 0x6E (offset=0x0164, A=0x6E)
[VRAM] Write 0x8165 = 0x6E (offset=0x0165, A=0x6E)
[VRAM] Write 0x8166 = 0x7E (offset=0x0166, A=0x7E)
[VRAM] Write 0x8167 = 0x7E (offset=0x0167, A=0x7E)
[VRAM] Write 0x8168 = 0x56 (offset=0x0168, A=0x56)
[VRAM] Write 0x8169 = 0x56 (offset=0x0169, A=0x56)
[VRAM] Write 0x816A = 0x46 (offset=0x016A, A=0x46)
[VRAM] Write 0x816B = 0x46 (offset=0x016B, A=0x46)
[VRAM] Write 0x816C = 0x46 (offset=0x016C, A=0x46)
[VRAM] Write 0x816D = 0x46 (offset=0x016D, A=0x46)
[VRAM] Write 0x816E = 0x00 (offset=0x016E, A=0x00)
[VRAM] Write 0x816F = 0x00 (offset=0x016F, A=0x00)
[VRAM] Write 0x8170 = 0x00 (offset=0x0170, A=0x00)
[VRAM] Write 0x8171 = 0x00 (offset=0x0171, A=0x00)
[VRAM] Write 0x8172 = 0x46 (offset=0x0172, A=0x46)
[VRAM] Write 0x8173 = 0x46 (offset=0x0173, A=0x46)
[VRAM] Write 0x8174 = 0x66 (offset=0x0174, A=0x66)
[VRAM] Write 0x8175 = 0x66 (offset=0x0175, A=0x66)
[VRAM] Write 0x8176 = 0x76 (offset=0x0176, A=0x76)
[VRAM] Write 0x8177 = 0x76 (offset=0x0177, A=0x76)
[VRAM] Write 0x8178 = 0x5E (offset=0x0178, A=0x5E)
[VRAM] Write 0x8179 = 0x5E (offset=0x0179, A=0x5E)
[VRAM] Write 0x817A = 0x4E (offset=0x017A, A=0x4E)
[VRAM] Write 0x817B = 0x4E (offset=0x017B, A=0x4E)
[VRAM] Write 0x817C = 0x46 (offset=0x017C, A=0x46)
[VRAM] Write 0x817D = 0x46 (offset=0x017D, A=0x46)
[VRAM] Write 0x817E = 0x00 (offset=0x017E, A=0x00)
[VRAM] Write 0x817F = 0x00 (offset=0x017F, A=0x00)
[VRAM] Write 0x8180 = 0x00 (offset=0x0180, A=0x00)
[VRAM] Write 0x8181 = 0x00 (offset=0x0181, A=0x00)
[VRAM] Write 0x8182 = 0x3C (offset=0x0182, A=0x3C)
[VRAM] Write 0x8183 = 0x3C (offset=0x0183, A=0x3C)
[VRAM] Write 0x8184 = 0x66 (offset=0x0184, A=0x66)
[VRAM] Write 0x8185 = 0x66 (offset=0x0185, A=0x66)
[VRAM] Write 0x8186 = 0x66 (offset=0x0186, A=0x66)
[VRAM] Write 0x8187 = 0x66 (offset=0x0187, A=0x66)
[VRAM] Write 0x8188 = 0x66 (offset=0x0188, A=0x66)
[VRAM] Write 0x8189 = 0x66 (offset=0x0189, A=0x66)
[VRAM] Write 0x818A = 0x66 (offset=0x018A, A=0x66)
[VRAM] Write 0x818B = 0x66 (offset=0x018B, A=0x66)
[VRAM] Write 0x818C = 0x3C (offset=0x018C, A=0x3C)
[VRAM] Write 0x818D = 0x3C (offset=0x018D, A=0x3C)
[VRAM] Write 0x818E = 0x00 (offset=0x018E, A=0x00)
[VRAM] Write 0x818F = 0x00 (offset=0x018F, A=0x00)
[VRAM] Write 0x8190 = 0x00 (offset=0x0190, A=0x00)
[VRAM] Write 0x8191 = 0x00 (offset=0x0191, A=0x00)
[VRAM] Write 0x8192 = 0x7C (offset=0x0192, A=0x7C)
[VRAM] Write 0x8193 = 0x7C (offset=0x0193, A=0x7C)
[VRAM] Write 0x8194 = 0x66 (offset=0x0194, A=0x66)
[VRAM] Write 0x8195 = 0x66 (offset=0x0195, A=0x66)
[VRAM] Write 0x8196 = 0x66 (offset=0x0196, A=0x66)
[VRAM] Write 0x8197 = 0x66 (offset=0x0197, A=0x66)
[VRAM] Write 0x8198 = 0x7C (offset=0x0198, A=0x7C)
[VRAM] Write 0x8199 = 0x7C (offset=0x0199, A=0x7C)
[VRAM] Write 0x819A = 0x60 (offset=0x019A, A=0x60)
[VRAM] Write 0x819B = 0x60 (offset=0x019B, A=0x60)
[VRAM] Write 0x819C = 0x60 (offset=0x019C, A=0x60)
[VRAM] Write 0x819D = 0x60 (offset=0x019D, A=0x60)
[VRAM] Write 0x819E = 0x00 (offset=0x019E, A=0x00)
[VRAM] Write 0x819F = 0x00 (offset=0x019F, A=0x00)
[VRAM] Write 0x81A0 = 0x00 (offset=0x01A0, A=0x00)
[VRAM] Write 0x81A1 = 0x00 (offset=0x01A1, A=0x00)
[VRAM] Write 0x81A2 = 0x3C (offset=0x01A2, A=0x3C)
[VRAM] Write 0x81A3 = 0x3C (offset=0x01A3, A=0x3C)
[VRAM] Write 0x81A4 = 0x62 (offset=0x01A4, A=0x62)
[VRAM] Write 0x81A5 = 0x62 (offset=0x01A5, A=0x62)
[VRAM] Write 0x81A6 = 0x62 (offset=0x01A6, A=0x62)
[VRAM] Write 0x81A7 = 0x62 (offset=0x01A7, A=0x62)
[VRAM] Write 0x81A8 = 0x6A (offset=0x01A8, A=0x6A)
[VRAM] Write 0x81A9 = 0x6A (offset=0x01A9, A=0x6A)
[VRAM] Write 0x81AA = 0x64 (offset=0x01AA, A=0x64)
[VRAM] Write 0x81AB = 0x64 (offset=0x01AB, A=0x64)
[VRAM] Write 0x81AC = 0x3A (offset=0x01AC, A=0x3A)
[VRAM] Write 0x81AD = 0x3A (offset=0x01AD, A=0x3A)
[VRAM] Write 0x81AE = 0x00 (offset=0x01AE, A=0x00)
[VRAM] Write 0x81AF = 0x00 (offset=0x01AF, A=0x00)
[VRAM] Write 0x81B0 = 0x00 (offset=0x01B0, A=0x00)
[VRAM] Write 0x81B1 = 0x00 (offset=0x01B1, A=0x00)
[VRAM] Write 0x81B2 = 0x7C (offset=0x01B2, A=0x7C)
[VRAM] Write 0x81B3 = 0x7C (offset=0x01B3, A=0x7C)
[VRAM] Write 0x81B4 = 0x66 (offset=0x01B4, A=0x66)
[VRAM] Write 0x81B5 = 0x66 (offset=0x01B5, A=0x66)
[VRAM] Write 0x81B6 = 0x66 (offset=0x01B6, A=0x66)
[VRAM] Write 0x81B7 = 0x66 (offset=0x01B7, A=0x66)
[VRAM] Write 0x81B8 = 0x7C (offset=0x01B8, A=0x7C)
[VRAM] Write 0x81B9 = 0x7C (offset=0x01B9, A=0x7C)
[VRAM] Write 0x81BA = 0x68 (offset=0x01BA, A=0x68)
[VRAM] Write 0x81BB = 0x68 (offset=0x01BB, A=0x68)
[VRAM] Write 0x81BC = 0x66 (offset=0x01BC, A=0x66)
[VRAM] Write 0x81BD = 0x66 (offset=0x01BD, A=0x66)
[VRAM] Write 0x81BE = 0x00 (offset=0x01BE, A=0x00)
[VRAM] Write 0x81BF = 0x00 (offset=0x01BF, A=0x00)
[VRAM] Write 0x81C0 = 0x00 (offset=0x01C0, A=0x00)
[VRAM] Write 0x81C1 = 0x00 (offset=0x01C1, A=0x00)
[VRAM] Write 0x81C2 = 0x3C (offset=0x01C2, A=0x3C)
[VRAM] Write 0x81C3 = 0x3C (offset=0x01C3, A=0x3C)
[VRAM] Write 0x81C4 = 0x60 (offset=0x01C4, A=0x60)
[VRAM] Write 0x81C5 = 0x60 (offset=0x01C5, A=0x60)
[VRAM] Write 0x81C6 = 0x3C (offset=0x01C6, A=0x3C)
[VRAM] Write 0x81C7 = 0x3C (offset=0x01C7, A=0x3C)
[VRAM] Write 0x81C8 = 0x0E (offset=0x01C8, A=0x0E)
[VRAM] Write 0x81C9 = 0x0E (offset=0x01C9, A=0x0E)
[VRAM] Write 0x81CA = 0x4E (offset=0x01CA, A=0x4E)
[VRAM] Write 0x81CB = 0x4E (offset=0x01CB, A=0x4E)
[VRAM] Write 0x81CC = 0x3C (offset=0x01CC, A=0x3C)
[VRAM] Write 0x81CD = 0x3C (offset=0x01CD, A=0x3C)
[VRAM] Write 0x81CE = 0x00 (offset=0x01CE, A=0x00)
[VRAM] Write 0x81CF = 0x00 (offset=0x01CF, A=0x00)
[VRAM] Write 0x81D0 = 0x00 (offset=0x01D0, A=0x00)
[VRAM] Write 0x81D1 = 0x00 (offset=0x01D1, A=0x00)
[VRAM] Write 0x81D2 = 0x7E (offset=0x01D2, A=0x7E)
[VRAM] Write 0x81D3 = 0x7E (offset=0x01D3, A=0x7E)
[VRAM] Write 0x81D4 = 0x18 (offset=0x01D4, A=0x18)
[VRAM] Write 0x81D5 = 0x18 (offset=0x01D5, A=0x18)
[VRAM] Write 0x81D6 = 0x18 (offset=0x01D6, A=0x18)
[VRAM] Write 0x81D7 = 0x18 (offset=0x01D7, A=0x18)
[VRAM] Write 0x81D8 = 0x18 (offset=0x01D8, A=0x18)
[VRAM] Write 0x81D9 = 0x18 (offset=0x01D9, A=0x18)
[VRAM] Write 0x81DA = 0x18 (offset=0x01DA, A=0x18)
[VRAM] Write 0x81DB = 0x18 (offset=0x01DB, A=0x18)
[VRAM] Write 0x81DC = 0x18 (offset=0x01DC, A=0x18)
[VRAM] Write 0x81DD = 0x18 (offset=0x01DD, A=0x18)
[VRAM] Write 0x81DE = 0x00 (offset=0x01DE, A=0x00)
[VRAM] Write 0x81DF = 0x00 (offset=0x01DF, A=0x00)
[VRAM] Write 0x81E0 = 0x00 (offset=0x01E0, A=0x00)
[VRAM] Write 0x81E1 = 0x00 (offset=0x01E1, A=0x00)
[VRAM] Write 0x81E2 = 0x46 (offset=0x01E2, A=0x46)
[VRAM] Write 0x81E3 = 0x46 (offset=0x01E3, A=0x46)
[VRAM] Write 0x81E4 = 0x46 (offset=0x01E4, A=0x46)
[VRAM] Write 0x81E5 = 0x46 (offset=0x01E5, A=0x46)
[VRAM] Write 0x81E6 = 0x46 (offset=0x01E6, A=0x46)
[VRAM] Write 0x81E7 = 0x46 (offset=0x01E7, A=0x46)
[VRAM] Write 0x81E8 = 0x46 (offset=0x01E8, A=0x46)
[VRAM] Write 0x81E9 = 0x46 (offset=0x01E9, A=0x46)
[VRAM] Write 0x81EA = 0x4E (offset=0x01EA, A=0x4E)
[VRAM] Write 0x81EB = 0x4E (offset=0x01EB, A=0x4E)
[VRAM] Write 0x81EC = 0x3C (offset=0x01EC, A=0x3C)
[VRAM] Write 0x81ED = 0x3C (offset=0x01ED, A=0x3C)
[VRAM] Write 0x81EE = 0x00 (offset=0x01EE, A=0x00)
[VRAM] Write 0x81EF = 0x00 (offset=0x01EF, A=0x00)
[VRAM] Write 0x81F0 = 0x00 (offset=0x01F0, A=0x00)
[VRAM] Write 0x81F1 = 0x00 (offset=0x01F1, A=0x00)
[VRAM] Write 0x81F2 = 0x46 (offset=0x01F2, A=0x46)
[VRAM] Write 0x81F3 = 0x46 (offset=0x01F3, A=0x46)
[VRAM] Write 0x81F4 = 0x46 (offset=0x01F4, A=0x46)
[VRAM] Write 0x81F5 = 0x46 (offset=0x01F5, A=0x46)
[VRAM] Write 0x81F6 = 0x46 (offset=0x01F6, A=0x46)
[VRAM] Write 0x81F7 = 0x46 (offset=0x01F7, A=0x46)
[VRAM] Write 0x81F8 = 0x46 (offset=0x01F8, A=0x46)
[VRAM] Write 0x81F9 = 0x46 (offset=0x01F9, A=0x46)
[VRAM] Write 0x81FA = 0x2C (offset=0x01FA, A=0x2C)
[VRAM] Write 0x81FB = 0x2C (offset=0x01FB, A=0x2C)
[VRAM] Write 0x81FC = 0x18 (offset=0x01FC, A=0x18)
[VRAM] Write 0x81FD = 0x18 (offset=0x01FD, A=0x18)
[VRAM] Write 0x81FE = 0x00 (offset=0x01FE, A=0x00)
[VRAM] Write 0x81FF = 0x00 (offset=0x01FF, A=0x00)
[VRAM] Write 0x8200 = 0x00 (offset=0x0200, A=0x00)
[VRAM] Write 0x8201 = 0x00 (offset=0x0201, A=0x00)
[VRAM] Write 0x8202 = 0x46 (offset=0x0202, A=0x46)
[VRAM] Write 0x8203 = 0x46 (offset=0x0203, A=0x46)
[VRAM] Write 0x8204 = 0x46 (offset=0x0204, A=0x46)
[VRAM] Write 0x8205 = 0x46 (offset=0x0205, A=0x46)
[VRAM] Write 0x8206 = 0x56 (offset=0x0206, A=0x56)
[VRAM] Write 0x8207 = 0x56 (offset=0x0207, A=0x56)
[VRAM] Write 0x8208 = 0x7E (offset=0x0208, A=0x7E)
[VRAM] Write 0x8209 = 0x7E (offset=0x0209, A=0x7E)
[VRAM] Write 0x820A = 0x6E (offset=0x020A, A=0x6E)
[VRAM] Write 0x820B = 0x6E (offset=0x020B, A=0x6E)
[VRAM] Write 0x820C = 0x46 (offset=0x020C, A=0x46)
[VRAM] Write 0x820D = 0x46 (offset=0x020D, A=0x46)
[VRAM] Write 0x820E = 0x00 (offset=0x020E, A=0x00)
[VRAM] Write 0x820F = 0x00 (offset=0x020F, A=0x00)
[VRAM] Write 0x8210 = 0x00 (offset=0x0210, A=0x00)
[VRAM] Write 0x8211 = 0x00 (offset=0x0211, A=0x00)
[VRAM] Write 0x8212 = 0x46 (offset=0x0212, A=0x46)
[VRAM] Write 0x8213 = 0x46 (offset=0x0213, A=0x46)
[VRAM] Write 0x8214 = 0x2C (offset=0x0214, A=0x2C)
[VRAM] Write 0x8215 = 0x2C (offset=0x0215, A=0x2C)
[VRAM] Write 0x8216 = 0x18 (offset=0x0216, A=0x18)
[VRAM] Write 0x8217 = 0x18 (offset=0x0217, A=0x18)
[VRAM] Write 0x8218 = 0x38 (offset=0x0218, A=0x38)
[VRAM] Write 0x8219 = 0x38 (offset=0x0219, A=0x38)
[VRAM] Write 0x821A = 0x64 (offset=0x021A, A=0x64)
[VRAM] Write 0x821B = 0x64 (offset=0x021B, A=0x64)
[VRAM] Write 0x821C = 0x42 (offset=0x021C, A=0x42)
[VRAM] Write 0x821D = 0x42 (offset=0x021D, A=0x42)
[VRAM] Write 0x821E = 0x00 (offset=0x021E, A=0x00)
[VRAM] Write 0x821F = 0x00 (offset=0x021F, A=0x00)
[VRAM] Write 0x8220 = 0x00 (offset=0x0220, A=0x00)
[VRAM] Write 0x8221 = 0x00 (offset=0x0221, A=0x00)
[VRAM] Write 0x8222 = 0x66 (offset=0x0222, A=0x66)
[VRAM] Write 0x8223 = 0x66 (offset=0x0223, A=0x66)
[VRAM] Write 0x8224 = 0x66 (offset=0x0224, A=0x66)
[VRAM] Write 0x8225 = 0x66 (offset=0x0225, A=0x66)
[VRAM] Write 0x8226 = 0x3C (offset=0x0226, A=0x3C)
[VRAM] Write 0x8227 = 0x3C (offset=0x0227, A=0x3C)
[VRAM] Write 0x8228 = 0x18 (offset=0x0228, A=0x18)
[VRAM] Write 0x8229 = 0x18 (offset=0x0229, A=0x18)
[VRAM] Write 0x822A = 0x18 (offset=0x022A, A=0x18)
[VRAM] Write 0x822B = 0x18 (offset=0x022B, A=0x18)
[VRAM] Write 0x822C = 0x18 (offset=0x022C, A=0x18)
[VRAM] Write 0x822D = 0x18 (offset=0x022D, A=0x18)
[VRAM] Write 0x822E = 0x00 (offset=0x022E, A=0x00)
[VRAM] Write 0x822F = 0x00 (offset=0x022F, A=0x00)
[VRAM] Write 0x8230 = 0x00 (offset=0x0230, A=0x00)
[VRAM] Write 0x8231 = 0x00 (offset=0x0231, A=0x00)
[VRAM] Write 0x8232 = 0x7E (offset=0x0232, A=0x7E)
[VRAM] Write 0x8233 = 0x7E (offset=0x0233, A=0x7E)
[VRAM] Write 0x8234 = 0x0E (offset=0x0234, A=0x0E)
[VRAM] Write 0x8235 = 0x0E (offset=0x0235, A=0x0E)
[VRAM] Write 0x8236 = 0x1C (offset=0x0236, A=0x1C)
[VRAM] Write 0x8237 = 0x1C (offset=0x0237, A=0x1C)
[VRAM] Write 0x8238 = 0x38 (offset=0x0238, A=0x38)
[VRAM] Write 0x8239 = 0x38 (offset=0x0239, A=0x38)
[VRAM] Write 0x823A = 0x70 (offset=0x023A, A=0x70)
[VRAM] Write 0x823B = 0x70 (offset=0x023B, A=0x70)
[VRAM] Write 0x823C = 0x7E (offset=0x023C, A=0x7E)
[VRAM] Write 0x823D = 0x7E (offset=0x023D, A=0x7E)
[VRAM] Write 0x823E = 0x00 (offset=0x023E, A=0x00)
[VRAM] Write 0x823F = 0x00 (offset=0x023F, A=0x00)
[VRAM] Write 0x8240 = 0x00 (offset=0x0240, A=0x00)
[VRAM] Write 0x8241 = 0x00 (offset=0x0241, A=0x00)
[VRAM] Write 0x8242 = 0x00 (offset=0x0242, A=0x00)
[VRAM] Write 0x8243 = 0x00 (offset=0x0243, A=0x00)
[VRAM] Write 0x8244 = 0x00 (offset=0x0244, A=0x00)
[VRAM] Write 0x8245 = 0x00 (offset=0x0245, A=0x00)
[VRAM] Write 0x8246 = 0x00 (offset=0x0246, A=0x00)
[VRAM] Write 0x8247 = 0x00 (offset=0x0247, A=0x00)
[VRAM] Write 0x8248 = 0x00 (offset=0x0248, A=0x00)
[VRAM] Write 0x8249 = 0x00 (offset=0x0249, A=0x00)
[VRAM] Write 0x824A = 0x60 (offset=0x024A, A=0x60)
[VRAM] Write 0x824B = 0x60 (offset=0x024B, A=0x60)
[VRAM] Write 0x824C = 0x60 (offset=0x024C, A=0x60)
[VRAM] Write 0x824D = 0x60 (offset=0x024D, A=0x60)
[VRAM] Write 0x824E = 0x00 (offset=0x024E, A=0x00)
[VRAM] Write 0x824F = 0x00 (offset=0x024F, A=0x00)
[VRAM] Write 0x8250 = 0x00 (offset=0x0250, A=0x00)
[VRAM] Write 0x8251 = 0x00 (offset=0x0251, A=0x00)
[VRAM] Write 0x8252 = 0x00 (offset=0x0252, A=0x00)
[VRAM] Write 0x8253 = 0x00 (offset=0x0253, A=0x00)
[VRAM] Write 0x8254 = 0x00 (offset=0x0254, A=0x00)
[VRAM] Write 0x8255 = 0x00 (offset=0x0255, A=0x00)
[VRAM] Write 0x8256 = 0x3C (offset=0x0256, A=0x3C)
[VRAM] Write 0x8257 = 0x3C (offset=0x0257, A=0x3C)
[VRAM] Write 0x8258 = 0x3C (offset=0x0258, A=0x3C)
[VRAM] Write 0x8259 = 0x3C (offset=0x0259, A=0x3C)
[VRAM] Write 0x825A = 0x00 (offset=0x025A, A=0x00)
[VRAM] Write 0x825B = 0x00 (offset=0x025B, A=0x00)
[VRAM] Write 0x825C = 0x00 (offset=0x025C, A=0x00)
[VRAM] Write 0x825D = 0x00 (offset=0x025D, A=0x00)
[VRAM] Write 0x825E = 0x00 (offset=0x025E, A=0x00)
[VRAM] Write 0x825F = 0x00 (offset=0x025F, A=0x00)
[VRAM] Write 0x8260 = 0x00 (offset=0x0260, A=0x00)
[VRAM] Write 0x8261 = 0x00 (offset=0x0261, A=0x00)
[VRAM] Write 0x8262 = 0x00 (offset=0x0262, A=0x00)
[VRAM] Write 0x8263 = 0x00 (offset=0x0263, A=0x00)
[VRAM] Write 0x8264 = 0x22 (offset=0x0264, A=0x22)
[VRAM] Write 0x8265 = 0x22 (offset=0x0265, A=0x22)
[VRAM] Write 0x8266 = 0x14 (offset=0x0266, A=0x14)
[VRAM] Write 0x8267 = 0x14 (offset=0x0267, A=0x14)
[VRAM] Write 0x8268 = 0x08 (offset=0x0268, A=0x08)
[VRAM] Write 0x8269 = 0x08 (offset=0x0269, A=0x08)
[VRAM] Write 0x826A = 0x14 (offset=0x026A, A=0x14)
[VRAM] Write 0x826B = 0x14 (offset=0x026B, A=0x14)
[VRAM] Write 0x826C = 0x22 (offset=0x026C, A=0x22)
[VRAM] Write 0x826D = 0x22 (offset=0x026D, A=0x22)
[VRAM] Write 0x826E = 0x00 (offset=0x026E, A=0x00)
[VRAM] Write 0x826F = 0x00 (offset=0x026F, A=0x00)
[VRAM] Write 0x8270 = 0x00 (offset=0x0270, A=0x00)
[VRAM] Write 0x8271 = 0x00 (offset=0x0271, A=0x00)
[VRAM] Write 0x8272 = 0x36 (offset=0x0272, A=0x36)
[VRAM] Write 0x8273 = 0x36 (offset=0x0273, A=0x36)
[VRAM] Write 0x8274 = 0x5F (offset=0x0274, A=0x5F)
[VRAM] Write 0x8275 = 0x49 (offset=0x0275, A=0x49)
[VRAM] Write 0x8276 = 0x5F (offset=0x0276, A=0x5F)
[VRAM] Write 0x8277 = 0x41 (offset=0x0277, A=0x41)
[VRAM] Write 0x8278 = 0x7F (offset=0x0278, A=0x7F)
[VRAM] Write 0x8279 = 0x41 (offset=0x0279, A=0x41)
[VRAM] Write 0x827A = 0x3E (offset=0x027A, A=0x3E)
[VRAM] Write 0x827B = 0x22 (offset=0x027B, A=0x22)
[VRAM] Write 0x827C = 0x1C (offset=0x027C, A=0x1C)
[VRAM] Write 0x827D = 0x14 (offset=0x027D, A=0x14)
[VRAM] Write 0x827E = 0x08 (offset=0x027E, A=0x08)
[VRAM] Write 0x827F = 0x08 (offset=0x027F, A=0x08)
[VRAM] Write 0x8280 = 0xFF (offset=0x0280, A=0xFF)
[VRAM] Write 0x8281 = 0xFF (offset=0x0281, A=0xFF)
[VRAM] Write 0x8282 = 0xFF (offset=0x0282, A=0xFF)
[VRAM] Write 0x8283 = 0x81 (offset=0x0283, A=0x81)
[VRAM] Write 0x8284 = 0xC1 (offset=0x0284, A=0xC1)
[VRAM] Write 0x8285 = 0xBF (offset=0x0285, A=0xBF)
[VRAM] Write 0x8286 = 0xC1 (offset=0x0286, A=0xC1)
[VRAM] Write 0x8287 = 0xBF (offset=0x0287, A=0xBF)
[VRAM] Write 0x8288 = 0xC1 (offset=0x0288, A=0xC1)
[VRAM] Write 0x8289 = 0xBF (offset=0x0289, A=0xBF)
[VRAM] Write 0x828A = 0xC1 (offset=0x028A, A=0xC1)
[VRAM] Write 0x828B = 0xBF (offset=0x028B, A=0xBF)
[VRAM] Write 0x828C = 0x81 (offset=0x028C, A=0x81)
[VRAM] Write 0x828D = 0xFF (offset=0x028D, A=0xFF)
[VRAM] Write 0x828E = 0xFF (offset=0x028E, A=0xFF)
[VRAM] Write 0x828F = 0xFF (offset=0x028F, A=0xFF)
[VRAM] Write 0x8290 = 0xAA (offset=0x0290, A=0xAA)
[VRAM] Write 0x8291 = 0xAA (offset=0x0291, A=0xAA)
[VRAM] Write 0x8292 = 0x00 (offset=0x0292, A=0x00)
[VRAM] Write 0x8293 = 0x00 (offset=0x0293, A=0x00)
[VRAM] Write 0x8294 = 0x00 (offset=0x0294, A=0x00)
[VRAM] Write 0x8295 = 0x00 (offset=0x0295, A=0x00)
[VRAM] Write 0x8296 = 0x00 (offset=0x0296, A=0x00)
[VRAM] Write 0x8297 = 0x00 (offset=0x0297, A=0x00)
[VRAM] Write 0x8298 = 0x00 (offset=0x0298, A=0x00)
[VRAM] Write 0x8299 = 0x00 (offset=0x0299, A=0x00)
[VRAM] Write 0x829A = 0x00 (offset=0x029A, A=0x00)
[VRAM] Write 0x829B = 0x00 (offset=0x029B, A=0x00)
[VRAM] Write 0x829C = 0x00 (offset=0x029C, A=0x00)
[VRAM] Write 0x829D = 0x00 (offset=0x029D, A=0x00)
[VRAM] Write 0x829E = 0x00 (offset=0x029E, A=0x00)
[VRAM] Write 0x829F = 0x00 (offset=0x029F, A=0x00)
[VRAM] Write 0x82A0 = 0xFE (offset=0x02A0, A=0xFE)
[VRAM] Write 0x82A1 = 0xFE (offset=0x02A1, A=0xFE)
[VRAM] Write 0x82A2 = 0xFE (offset=0x02A2, A=0xFE)
[VRAM] Write 0x82A3 = 0xFE (offset=0x02A3, A=0xFE)
[VRAM] Write 0x82A4 = 0xFE (offset=0x02A4, A=0xFE)
[VRAM] Write 0x82A5 = 0xFE (offset=0x02A5, A=0xFE)
[VRAM] Write 0x82A6 = 0xFE (offset=0x02A6, A=0xFE)
[VRAM] Write 0x82A7 = 0xFE (offset=0x02A7, A=0xFE)
[VRAM] Write 0x82A8 = 0xFE (offset=0x02A8, A=0xFE)
[VRAM] Write 0x82A9 = 0xFE (offset=0x02A9, A=0xFE)
[VRAM] Write 0x82AA = 0xFE (offset=0x02AA, A=0xFE)
[VRAM] Write 0x82AB = 0xFE (offset=0x02AB, A=0xFE)
[VRAM] Write 0x82AC = 0xFE (offset=0x02AC, A=0xFE)
[VRAM] Write 0x82AD = 0xFE (offset=0x02AD, A=0xFE)
[VRAM] Write 0x82AE = 0xFE (offset=0x02AE, A=0xFE)
[VRAM] Write 0x82AF = 0xFE (offset=0x02AF, A=0xFE)
[VRAM] Write 0x82B0 = 0x7F (offset=0x02B0, A=0x7F)
[VRAM] Write 0x82B1 = 0x7F (offset=0x02B1, A=0x7F)
[VRAM] Write 0x82B2 = 0x7F (offset=0x02B2, A=0x7F)
[VRAM] Write 0x82B3 = 0x7F (offset=0x02B3, A=0x7F)
[VRAM] Write 0x82B4 = 0x7F (offset=0x02B4, A=0x7F)
[VRAM] Write 0x82B5 = 0x7F (offset=0x02B5, A=0x7F)
[VRAM] Write 0x82B6 = 0x7F (offset=0x02B6, A=0x7F)
[VRAM] Write 0x82B7 = 0x7F (offset=0x02B7, A=0x7F)
[VRAM] Write 0x82B8 = 0x7F (offset=0x02B8, A=0x7F)
[VRAM] Write 0x82B9 = 0x7F (offset=0x02B9, A=0x7F)
[VRAM] Write 0x82BA = 0x7F (offset=0x02BA, A=0x7F)
[VRAM] Write 0x82BB = 0x7F (offset=0x02BB, A=0x7F)
[VRAM] Write 0x82BC = 0x7F (offset=0x02BC, A=0x7F)
[VRAM] Write 0x82BD = 0x7F (offset=0x02BD, A=0x7F)
[VRAM] Write 0x82BE = 0x7F (offset=0x02BE, A=0x7F)
[VRAM] Write 0x82BF = 0x7F (offset=0x02BF, A=0x7F)
[VRAM] Write 0x82C0 = 0xFF (offset=0x02C0, A=0xFF)
[VRAM] Write 0x82C1 = 0x00 (offset=0x02C1, A=0x00)
[VRAM] Write 0x82C2 = 0xFF (offset=0x02C2, A=0xFF)
[VRAM] Write 0x82C3 = 0x40 (offset=0x02C3, A=0x40)
[VRAM] Write 0x82C4 = 0xFF (offset=0x02C4, A=0xFF)
[VRAM] Write 0x82C5 = 0x02 (offset=0x02C5, A=0x02)
[VRAM] Write 0x82C6 = 0xFF (offset=0x02C6, A=0xFF)
[VRAM] Write 0x82C7 = 0x00 (offset=0x02C7, A=0x00)
[VRAM] Write 0x82C8 = 0xFF (offset=0x02C8, A=0xFF)
[VRAM] Write 0x82C9 = 0x10 (offset=0x02C9, A=0x10)
[VRAM] Write 0x82CA = 0xFF (offset=0x02CA, A=0xFF)
[VRAM] Write 0x82CB = 0x80 (offset=0x02CB, A=0x80)
[VRAM] Write 0x82CC = 0xFF (offset=0x02CC, A=0xFF)
[VRAM] Write 0x82CD = 0x02 (offset=0x02CD, A=0x02)
[VRAM] Write 0x82CE = 0xFF (offset=0x02CE, A=0xFF)
[VRAM] Write 0x82CF = 0x00 (offset=0x02CF, A=0x00)
[VRAM] Write 0x82D0 = 0xF0 (offset=0x02D0, A=0xF0)
[VRAM] Write 0x82D1 = 0x10 (offset=0x02D1, A=0x10)
[VRAM] Write 0x82D2 = 0xFF (offset=0x02D2, A=0xFF)
[VRAM] Write 0x82D3 = 0x1F (offset=0x02D3, A=0x1F)
[VRAM] Write 0x82D4 = 0xFF (offset=0x02D4, A=0xFF)
[VRAM] Write 0x82D5 = 0x00 (offset=0x02D5, A=0x00)
[VRAM] Write 0x82D6 = 0xFF (offset=0x02D6, A=0xFF)
[VRAM] Write 0x82D7 = 0x40 (offset=0x02D7, A=0x40)
[VRAM] Write 0x82D8 = 0xFF (offset=0x02D8, A=0xFF)
[VRAM] Write 0x82D9 = 0x00 (offset=0x02D9, A=0x00)
[VRAM] Write 0x82DA = 0xFF (offset=0x02DA, A=0xFF)
[VRAM] Write 0x82DB = 0x02 (offset=0x02DB, A=0x02)
[VRAM] Write 0x82DC = 0xFF (offset=0x02DC, A=0xFF)
[VRAM] Write 0x82DD = 0x40 (offset=0x02DD, A=0x40)
[VRAM] Write 0x82DE = 0xFF (offset=0x02DE, A=0xFF)
[VRAM] Write 0x82DF = 0x00 (offset=0x02DF, A=0x00)
[VRAM] Write 0x82E0 = 0x0F (offset=0x02E0, A=0x0F)
[VRAM] Write 0x82E1 = 0x08 (offset=0x02E1, A=0x08)
[VRAM] Write 0x82E2 = 0xFF (offset=0x02E2, A=0xFF)
[VRAM] Write 0x82E3 = 0xF8 (offset=0x02E3, A=0xF8)
[VRAM] Write 0x82E4 = 0xFF (offset=0x02E4, A=0xFF)
[VRAM] Write 0x82E5 = 0x00 (offset=0x02E5, A=0x00)
[VRAM] Write 0x82E6 = 0xFF (offset=0x02E6, A=0xFF)
[VRAM] Write 0x82E7 = 0x02 (offset=0x02E7, A=0x02)
[VRAM] Write 0x82E8 = 0xFF (offset=0x02E8, A=0xFF)
[VRAM] Write 0x82E9 = 0x00 (offset=0x02E9, A=0x00)
[VRAM] Write 0x82EA = 0xFF (offset=0x02EA, A=0xFF)
[VRAM] Write 0x82EB = 0x40 (offset=0x02EB, A=0x40)
[VRAM] Write 0x82EC = 0xFF (offset=0x02EC, A=0xFF)
[VRAM] Write 0x82ED = 0x02 (offset=0x02ED, A=0x02)
[VRAM] Write 0x82EE = 0xFF (offset=0x02EE, A=0xFF)
[VRAM] Write 0x82EF = 0x00 (offset=0x02EF, A=0x00)
[VRAM] Write 0x82F0 = 0x00 (offset=0x02F0, A=0x00)
[VRAM] Write 0x82F1 = 0x00 (offset=0x02F1, A=0x00)
[VRAM] Write 0x82F2 = 0x00 (offset=0x02F2, A=0x00)
[VRAM] Write 0x82F3 = 0x00 (offset=0x02F3, A=0x00)
[VRAM] Write 0x82F4 = 0x00 (offset=0x02F4, A=0x00)
[VRAM] Write 0x82F5 = 0x00 (offset=0x02F5, A=0x00)
[VRAM] Write 0x82F6 = 0x00 (offset=0x02F6, A=0x00)
[VRAM] Write 0x82F7 = 0x00 (offset=0x02F7, A=0x00)
[VRAM] Write 0x82F8 = 0x00 (offset=0x02F8, A=0x00)
[VRAM] Write 0x82F9 = 0x00 (offset=0x02F9, A=0x00)
[VRAM] Write 0x82FA = 0x00 (offset=0x02FA, A=0x00)
[VRAM] Write 0x82FB = 0x00 (offset=0x02FB, A=0x00)
[VRAM] Write 0x82FC = 0x00 (offset=0x02FC, A=0x00)
[VRAM] Write 0x82FD = 0x00 (offset=0x02FD, A=0x00)
[VRAM] Write 0x82FE = 0x00 (offset=0x02FE, A=0x00)
[VRAM] Write 0x82FF = 0x00 (offset=0x02FF, A=0x00)
[VRAM] Write 0x8300 = 0x00 (offset=0x0300, A=0x00)
[VRAM] Write 0x8301 = 0x00 (offset=0x0301, A=0x00)
[VRAM] Write 0x8302 = 0x00 (offset=0x0302, A=0x00)
[VRAM] Write 0x8303 = 0x00 (offset=0x0303, A=0x00)
[VRAM] Write 0x8304 = 0x18 (offset=0x0304, A=0x18)
[VRAM] Write 0x8305 = 0x18 (offset=0x0305, A=0x18)
[VRAM] Write 0x8306 = 0x38 (offset=0x0306, A=0x38)
[VRAM] Write 0x8307 = 0x38 (offset=0x0307, A=0x38)
[VRAM] Write 0x8308 = 0x18 (offset=0x0308, A=0x18)
[VRAM] Write 0x8309 = 0x18 (offset=0x0309, A=0x18)
[VRAM] Write 0x830A = 0x18 (offset=0x030A, A=0x18)
[VRAM] Write 0x830B = 0x18 (offset=0x030B, A=0x18)
[VRAM] Write 0x830C = 0x18 (offset=0x030C, A=0x18)
[VRAM] Write 0x830D = 0x18 (offset=0x030D, A=0x18)
[VRAM] Write 0x830E = 0x3C (offset=0x030E, A=0x3C)
[VRAM] Write 0x830F = 0x3C (offset=0x030F, A=0x3C)
[VRAM] Write 0x8310 = 0x00 (offset=0x0310, A=0x00)
[VRAM] Write 0x8311 = 0x00 (offset=0x0311, A=0x00)
[VRAM] Write 0x8312 = 0x00 (offset=0x0312, A=0x00)
[VRAM] Write 0x8313 = 0x00 (offset=0x0313, A=0x00)
[VRAM] Write 0x8314 = 0x3C (offset=0x0314, A=0x3C)
[VRAM] Write 0x8315 = 0x3C (offset=0x0315, A=0x3C)
[VRAM] Write 0x8316 = 0x4E (offset=0x0316, A=0x4E)
[VRAM] Write 0x8317 = 0x4E (offset=0x0317, A=0x4E)
[VRAM] Write 0x8318 = 0x4E (offset=0x0318, A=0x4E)
[VRAM] Write 0x8319 = 0x4E (offset=0x0319, A=0x4E)
[VRAM] Write 0x831A = 0x3E (offset=0x031A, A=0x3E)
[VRAM] Write 0x831B = 0x3E (offset=0x031B, A=0x3E)
[VRAM] Write 0x831C = 0x0E (offset=0x031C, A=0x0E)
[VRAM] Write 0x831D = 0x0E (offset=0x031D, A=0x0E)
[VRAM] Write 0x831E = 0x3C (offset=0x031E, A=0x3C)
[VRAM] Write 0x831F = 0x3C (offset=0x031F, A=0x3C)
[VRAM] Write 0x8320 = 0x00 (offset=0x0320, A=0x00)
[VRAM] Write 0x8321 = 0x00 (offset=0x0321, A=0x00)
[VRAM] Write 0x8322 = 0x00 (offset=0x0322, A=0x00)
[VRAM] Write 0x8323 = 0x00 (offset=0x0323, A=0x00)
[VRAM] Write 0x8324 = 0x3C (offset=0x0324, A=0x3C)
[VRAM] Write 0x8325 = 0x3C (offset=0x0325, A=0x3C)
[VRAM] Write 0x8326 = 0x4E (offset=0x0326, A=0x4E)
[VRAM] Write 0x8327 = 0x4E (offset=0x0327, A=0x4E)
[VRAM] Write 0x8328 = 0x3C (offset=0x0328, A=0x3C)
[VRAM] Write 0x8329 = 0x3C (offset=0x0329, A=0x3C)
[VRAM] Write 0x832A = 0x4E (offset=0x032A, A=0x4E)
[VRAM] Write 0x832B = 0x4E (offset=0x032B, A=0x4E)
[VRAM] Write 0x832C = 0x4E (offset=0x032C, A=0x4E)
[VRAM] Write 0x832D = 0x4E (offset=0x032D, A=0x4E)
[VRAM] Write 0x832E = 0x3C (offset=0x032E, A=0x3C)
[VRAM] Write 0x832F = 0x3C (offset=0x032F, A=0x3C)
[VRAM] Write 0x8330 = 0x00 (offset=0x0330, A=0x00)
[VRAM] Write 0x8331 = 0x00 (offset=0x0331, A=0x00)
[VRAM] Write 0x8332 = 0x38 (offset=0x0332, A=0x38)
[VRAM] Write 0x8333 = 0x38 (offset=0x0333, A=0x38)
[VRAM] Write 0x8334 = 0x44 (offset=0x0334, A=0x44)
[VRAM] Write 0x8335 = 0x44 (offset=0x0335, A=0x44)
[VRAM] Write 0x8336 = 0xBA (offset=0x0336, A=0xBA)
[VRAM] Write 0x8337 = 0xBA (offset=0x0337, A=0xBA)
[VRAM] Write 0x8338 = 0xA2 (offset=0x0338, A=0xA2)
[VRAM] Write 0x8339 = 0xA2 (offset=0x0339, A=0xA2)
[VRAM] Write 0x833A = 0xBA (offset=0x033A, A=0xBA)
[VRAM] Write 0x833B = 0xBA (offset=0x033B, A=0xBA)
[VRAM] Write 0x833C = 0x44 (offset=0x033C, A=0x44)
[VRAM] Write 0x833D = 0x44 (offset=0x033D, A=0x44)
[VRAM] Write 0x833E = 0x38 (offset=0x033E, A=0x38)
[VRAM] Write 0x833F = 0x38 (offset=0x033F, A=0x38)
[VRAM] Write 0x8340 = 0xC6 (offset=0x0340, A=0xC6)
[VRAM] Write 0x8341 = 0xC6 (offset=0x0341, A=0xC6)
[VRAM] Write 0x8342 = 0xE6 (offset=0x0342, A=0xE6)
[VRAM] Write 0x8343 = 0xE6 (offset=0x0343, A=0xE6)
[VRAM] Write 0x8344 = 0xE6 (offset=0x0344, A=0xE6)
[VRAM] Write 0x8345 = 0xE6 (offset=0x0345, A=0xE6)
[VRAM] Write 0x8346 = 0xD6 (offset=0x0346, A=0xD6)
[VRAM] Write 0x8347 = 0xD6 (offset=0x0347, A=0xD6)
[VRAM] Write 0x8348 = 0xD6 (offset=0x0348, A=0xD6)
[VRAM] Write 0x8349 = 0xD6 (offset=0x0349, A=0xD6)
[VRAM] Write 0x834A = 0xCE (offset=0x034A, A=0xCE)
[VRAM] Write 0x834B = 0xCE (offset=0x034B, A=0xCE)
[VRAM] Write 0x834C = 0xCE (offset=0x034C, A=0xCE)
[VRAM] Write 0x834D = 0xCE (offset=0x034D, A=0xCE)
[VRAM] Write 0x834E = 0xC6 (offset=0x034E, A=0xC6)
[VRAM] Write 0x834F = 0xC6 (offset=0x034F, A=0xC6)
[VRAM] Write 0x8350 = 0xC0 (offset=0x0350, A=0xC0)
[VRAM] Write 0x8351 = 0xC0 (offset=0x0351, A=0xC0)
[VRAM] Write 0x8352 = 0xC0 (offset=0x0352, A=0xC0)
[VRAM] Write 0x8353 = 0xC0 (offset=0x0353, A=0xC0)
[VRAM] Write 0x8354 = 0x00 (offset=0x0354, A=0x00)
[VRAM] Write 0x8355 = 0x00 (offset=0x0355, A=0x00)
[VRAM] Write 0x8356 = 0xDB (offset=0x0356, A=0xDB)
[VRAM] Write 0x8357 = 0xDB (offset=0x0357, A=0xDB)
[VRAM] Write 0x8358 = 0xDD (offset=0x0358, A=0xDD)
[VRAM] Write 0x8359 = 0xDD (offset=0x0359, A=0xDD)
[VRAM] Write 0x835A = 0xD9 (offset=0x035A, A=0xD9)
[VRAM] Write 0x835B = 0xD9 (offset=0x035B, A=0xD9)
[VRAM] Write 0x835C = 0xD9 (offset=0x035C, A=0xD9)
[VRAM] Write 0x835D = 0xD9 (offset=0x035D, A=0xD9)
[VRAM] Write 0x835E = 0xD9 (offset=0x035E, A=0xD9)
[VRAM] Write 0x835F = 0xD9 (offset=0x035F, A=0xD9)
[VRAM] Write 0x8360 = 0x00 (offset=0x0360, A=0x00)
[VRAM] Write 0x8361 = 0x00 (offset=0x0361, A=0x00)
[VRAM] Write 0x8362 = 0x30 (offset=0x0362, A=0x30)
[VRAM] Write 0x8363 = 0x30 (offset=0x0363, A=0x30)
[VRAM] Write 0x8364 = 0x78 (offset=0x0364, A=0x78)
[VRAM] Write 0x8365 = 0x78 (offset=0x0365, A=0x78)
[VRAM] Write 0x8366 = 0x33 (offset=0x0366, A=0x33)
[VRAM] Write 0x8367 = 0x33 (offset=0x0367, A=0x33)
[VRAM] Write 0x8368 = 0xB6 (offset=0x0368, A=0xB6)
[VRAM] Write 0x8369 = 0xB6 (offset=0x0369, A=0xB6)
[VRAM] Write 0x836A = 0xB7 (offset=0x036A, A=0xB7)
[VRAM] Write 0x836B = 0xB7 (offset=0x036B, A=0xB7)
[VRAM] Write 0x836C = 0xB6 (offset=0x036C, A=0xB6)
[VRAM] Write 0x836D = 0xB6 (offset=0x036D, A=0xB6)
[VRAM] Write 0x836E = 0xB3 (offset=0x036E, A=0xB3)
[VRAM] Write 0x836F = 0xB3 (offset=0x036F, A=0xB3)
[VRAM] Write 0x8370 = 0x00 (offset=0x0370, A=0x00)
[VRAM] Write 0x8371 = 0x00 (offset=0x0371, A=0x00)
[VRAM] Write 0x8372 = 0x00 (offset=0x0372, A=0x00)
[VRAM] Write 0x8373 = 0x00 (offset=0x0373, A=0x00)
[VRAM] Write 0x8374 = 0x00 (offset=0x0374, A=0x00)
[VRAM] Write 0x8375 = 0x00 (offset=0x0375, A=0x00)
[VRAM] Write 0x8376 = 0xCD (offset=0x0376, A=0xCD)
[VRAM] Write 0x8377 = 0xCD (offset=0x0377, A=0xCD)
[VRAM] Write 0x8378 = 0x6E (offset=0x0378, A=0x6E)
[VRAM] Write 0x8379 = 0x6E (offset=0x0379, A=0x6E)
[VRAM] Write 0x837A = 0xEC (offset=0x037A, A=0xEC)
[VRAM] Write 0x837B = 0xEC (offset=0x037B, A=0xEC)
[VRAM] Write 0x837C = 0x0C (offset=0x037C, A=0x0C)
[VRAM] Write 0x837D = 0x0C (offset=0x037D, A=0x0C)
[VRAM] Write 0x837E = 0xEC (offset=0x037E, A=0xEC)
[VRAM] Write 0x837F = 0xEC (offset=0x037F, A=0xEC)
[VRAM] Write 0x8380 = 0x01 (offset=0x0380, A=0x01)
[VRAM] Write 0x8381 = 0x01 (offset=0x0381, A=0x01)
[VRAM] Write 0x8382 = 0x01 (offset=0x0382, A=0x01)
[VRAM] Write 0x8383 = 0x01 (offset=0x0383, A=0x01)
[VRAM] Write 0x8384 = 0x01 (offset=0x0384, A=0x01)
[VRAM] Write 0x8385 = 0x01 (offset=0x0385, A=0x01)
[VRAM] Write 0x8386 = 0x8F (offset=0x0386, A=0x8F)
[VRAM] Write 0x8387 = 0x8F (offset=0x0387, A=0x8F)
[VRAM] Write 0x8388 = 0xD9 (offset=0x0388, A=0xD9)
[VRAM] Write 0x8389 = 0xD9 (offset=0x0389, A=0xD9)
[VRAM] Write 0x838A = 0xD9 (offset=0x038A, A=0xD9)
[VRAM] Write 0x838B = 0xD9 (offset=0x038B, A=0xD9)
[VRAM] Write 0x838C = 0xD9 (offset=0x038C, A=0xD9)
[VRAM] Write 0x838D = 0xD9 (offset=0x038D, A=0xD9)
[VRAM] Write 0x838E = 0xCF (offset=0x038E, A=0xCF)
[VRAM] Write 0x838F = 0xCF (offset=0x038F, A=0xCF)
[VRAM] Write 0x8390 = 0x80 (offset=0x0390, A=0x80)
[VRAM] Write 0x8391 = 0x80 (offset=0x0391, A=0x80)
[VRAM] Write 0x8392 = 0x80 (offset=0x0392, A=0x80)
[VRAM] Write 0x8393 = 0x80 (offset=0x0393, A=0x80)
[VRAM] Write 0x8394 = 0x80 (offset=0x0394, A=0x80)
[VRAM] Write 0x8395 = 0x80 (offset=0x0395, A=0x80)
[VRAM] Write 0x8396 = 0x9E (offset=0x0396, A=0x9E)
[VRAM] Write 0x8397 = 0x9E (offset=0x0397, A=0x9E)
[VRAM] Write 0x8398 = 0xB3 (offset=0x0398, A=0xB3)
[VRAM] Write 0x8399 = 0xB3 (offset=0x0399, A=0xB3)
[VRAM] Write 0x839A = 0xB3 (offset=0x039A, A=0xB3)
[VRAM] Write 0x839B = 0xB3 (offset=0x039B, A=0xB3)
[VRAM] Write 0x839C = 0xB3 (offset=0x039C, A=0xB3)
[VRAM] Write 0x839D = 0xB3 (offset=0x039D, A=0xB3)
[VRAM] Write 0x839E = 0x9E (offset=0x039E, A=0x9E)
[VRAM] Write 0x839F = 0x9E (offset=0x039F, A=0x9E)
[VRAM] Write 0x83A0 = 0xFF (offset=0x03A0, A=0xFF)
[VRAM] Write 0x83A1 = 0x00 (offset=0x03A1, A=0x00)
[VRAM] Write 0x83A2 = 0xFF (offset=0x03A2, A=0xFF)
[VRAM] Write 0x83A3 = 0x00 (offset=0x03A3, A=0x00)
[VRAM] Write 0x83A4 = 0xFF (offset=0x03A4, A=0xFF)
[VRAM] Write 0x83A5 = 0x00 (offset=0x03A5, A=0x00)
[VRAM] Write 0x83A6 = 0xEF (offset=0x03A6, A=0xEF)
[VRAM] Write 0x83A7 = 0x00 (offset=0x03A7, A=0x00)
[VRAM] Write 0x83A8 = 0xFF (offset=0x03A8, A=0xFF)
[VRAM] Write 0x83A9 = 0x00 (offset=0x03A9, A=0x00)
[VRAM] Write 0x83AA = 0xFF (offset=0x03AA, A=0xFF)
[VRAM] Write 0x83AB = 0x00 (offset=0x03AB, A=0x00)
[VRAM] Write 0x83AC = 0xFF (offset=0x03AC, A=0xFF)
[VRAM] Write 0x83AD = 0x00 (offset=0x03AD, A=0x00)
[VRAM] Write 0x83AE = 0xFF (offset=0x03AE, A=0xFF)
[VRAM] Write 0x83AF = 0x00 (offset=0x03AF, A=0x00)
[VRAM] Write 0x83B0 = 0xFF (offset=0x03B0, A=0xFF)
[VRAM] Write 0x83B1 = 0x00 (offset=0x03B1, A=0x00)
[VRAM] Write 0x83B2 = 0xFF (offset=0x03B2, A=0xFF)
[VRAM] Write 0x83B3 = 0x00 (offset=0x03B3, A=0x00)
[VRAM] Write 0x83B4 = 0xFF (offset=0x03B4, A=0xFF)
[VRAM] Write 0x83B5 = 0x00 (offset=0x03B5, A=0x00)
[VRAM] Write 0x83B6 = 0xE7 (offset=0x03B6, A=0xE7)
[VRAM] Write 0x83B7 = 0x00 (offset=0x03B7, A=0x00)
[VRAM] Write 0x83B8 = 0xE7 (offset=0x03B8, A=0xE7)
[VRAM] Write 0x83B9 = 0x00 (offset=0x03B9, A=0x00)
[VRAM] Write 0x83BA = 0xFF (offset=0x03BA, A=0xFF)
[VRAM] Write 0x83BB = 0x00 (offset=0x03BB, A=0x00)
[VRAM] Write 0x83BC = 0xFF (offset=0x03BC, A=0xFF)
[VRAM] Write 0x83BD = 0x00 (offset=0x03BD, A=0x00)
[VRAM] Write 0x83BE = 0xFF (offset=0x03BE, A=0xFF)
[VRAM] Write 0x83BF = 0x00 (offset=0x03BF, A=0x00)
[VRAM] Write 0x83C0 = 0x00 (offset=0x03C0, A=0x00)
[VRAM] Write 0x83C1 = 0xFF (offset=0x03C1, A=0xFF)
[VRAM] Write 0x83C2 = 0xFF (offset=0x03C2, A=0xFF)
[VRAM] Write 0x83C3 = 0xFF (offset=0x03C3, A=0xFF)
[VRAM] Write 0x83C4 = 0x00 (offset=0x03C4, A=0x00)
[VRAM] Write 0x83C5 = 0xFF (offset=0x03C5, A=0xFF)
[VRAM] Write 0x83C6 = 0x00 (offset=0x03C6, A=0x00)
[VRAM] Write 0x83C7 = 0xFF (offset=0x03C7, A=0xFF)
[VRAM] Write 0x83C8 = 0xFF (offset=0x03C8, A=0xFF)
[VRAM] Write 0x83C9 = 0x00 (offset=0x03C9, A=0x00)
[VRAM] Write 0x83CA = 0x00 (offset=0x03CA, A=0x00)
[VRAM] Write 0x83CB = 0xFF (offset=0x03CB, A=0xFF)
[VRAM] Write 0x83CC = 0xFF (offset=0x03CC, A=0xFF)
[VRAM] Write 0x83CD = 0x00 (offset=0x03CD, A=0x00)
[VRAM] Write 0x83CE = 0xFF (offset=0x03CE, A=0xFF)
[VRAM] Write 0x83CF = 0x00 (offset=0x03CF, A=0x00)
[VRAM] Write 0x83D0 = 0x00 (offset=0x03D0, A=0x00)
[VRAM] Write 0x83D1 = 0xFF (offset=0x03D1, A=0xFF)
[VRAM] Write 0x83D2 = 0xFF (offset=0x03D2, A=0xFF)
[VRAM] Write 0x83D3 = 0xFF (offset=0x03D3, A=0xFF)
[VRAM] Write 0x83D4 = 0x01 (offset=0x03D4, A=0x01)
[VRAM] Write 0x83D5 = 0xFF (offset=0x03D5, A=0xFF)
[VRAM] Write 0x83D6 = 0x02 (offset=0x03D6, A=0x02)
[VRAM] Write 0x83D7 = 0xFE (offset=0x03D7, A=0xFE)
[VRAM] Write 0x83D8 = 0xFE (offset=0x03D8, A=0xFE)
[VRAM] Write 0x83D9 = 0x02 (offset=0x03D9, A=0x02)
[VRAM] Write 0x83DA = 0x04 (offset=0x03DA, A=0x04)
[VRAM] Write 0x83DB = 0xFC (offset=0x03DB, A=0xFC)
[VRAM] Write 0x83DC = 0xFC (offset=0x03DC, A=0xFC)
[VRAM] Write 0x83DD = 0x04 (offset=0x03DD, A=0x04)
[VRAM] Write 0x83DE = 0xFC (offset=0x03DE, A=0xFC)
[VRAM] Write 0x83DF = 0x04 (offset=0x03DF, A=0x04)
[VRAM] Write 0x83E0 = 0x00 (offset=0x03E0, A=0x00)
[VRAM] Write 0x83E1 = 0xFF (offset=0x03E1, A=0xFF)
[VRAM] Write 0x83E2 = 0xFF (offset=0x03E2, A=0xFF)
[VRAM] Write 0x83E3 = 0xFF (offset=0x03E3, A=0xFF)
[VRAM] Write 0x83E4 = 0x80 (offset=0x03E4, A=0x80)
[VRAM] Write 0x83E5 = 0xFF (offset=0x03E5, A=0xFF)
[VRAM] Write 0x83E6 = 0x40 (offset=0x03E6, A=0x40)
[VRAM] Write 0x83E7 = 0x7F (offset=0x03E7, A=0x7F)
[VRAM] Write 0x83E8 = 0xFF (offset=0x03E8, A=0xFF)
[VRAM] Write 0x83E9 = 0x40 (offset=0x03E9, A=0x40)
[VRAM] Write 0x83EA = 0xE0 (offset=0x03EA, A=0xE0)
[VRAM] Write 0x83EB = 0x3F (offset=0x03EB, A=0x3F)
[VRAM] Write 0x83EC = 0xFF (offset=0x03EC, A=0xFF)
[VRAM] Write 0x83ED = 0x20 (offset=0x03ED, A=0x20)
[VRAM] Write 0x83EE = 0xBF (offset=0x03EE, A=0xBF)
[VRAM] Write 0x83EF = 0x60 (offset=0x03EF, A=0x60)
[VRAM] Write 0x83F0 = 0xFF (offset=0x03F0, A=0xFF)
[VRAM] Write 0x83F1 = 0x00 (offset=0x03F1, A=0x00)
[VRAM] Write 0x83F2 = 0xFF (offset=0x03F2, A=0xFF)
[VRAM] Write 0x83F3 = 0x00 (offset=0x03F3, A=0x00)
[VRAM] Write 0x83F4 = 0xFF (offset=0x03F4, A=0xFF)
[VRAM] Write 0x83F5 = 0x01 (offset=0x03F5, A=0x01)
[VRAM] Write 0x83F6 = 0xFE (offset=0x03F6, A=0xFE)
[VRAM] Write 0x83F7 = 0x02 (offset=0x03F7, A=0x02)
[VRAM] Write 0x83F8 = 0xFE (offset=0x03F8, A=0xFE)
[VRAM] Write 0x83F9 = 0x02 (offset=0x03F9, A=0x02)
[VRAM] Write 0x83FA = 0xFC (offset=0x03FA, A=0xFC)
[VRAM] Write 0x83FB = 0x04 (offset=0x03FB, A=0x04)
[VRAM] Write 0x83FC = 0xFC (offset=0x03FC, A=0xFC)
[VRAM] Write 0x83FD = 0x04 (offset=0x03FD, A=0x04)
[VRAM] Write 0x83FE = 0xFC (offset=0x03FE, A=0xFC)
[VRAM] Write 0x83FF = 0x04 (offset=0x03FF, A=0x04)
[VRAM] Write 0x8400 = 0xFF (offset=0x0400, A=0xFF)
[VRAM] Write 0x8401 = 0x00 (offset=0x0401, A=0x00)
[VRAM] Write 0x8402 = 0xFF (offset=0x0402, A=0xFF)
[VRAM] Write 0x8403 = 0x00 (offset=0x0403, A=0x00)
[VRAM] Write 0x8404 = 0xFF (offset=0x0404, A=0xFF)
[VRAM] Write 0x8405 = 0x80 (offset=0x0405, A=0x80)
[VRAM] Write 0x8406 = 0x7F (offset=0x0406, A=0x7F)
[VRAM] Write 0x8407 = 0x40 (offset=0x0407, A=0x40)
[VRAM] Write 0x8408 = 0xFF (offset=0x0408, A=0xFF)
[VRAM] Write 0x8409 = 0x40 (offset=0x0409, A=0x40)
[VRAM] Write 0x840A = 0xFF (offset=0x040A, A=0xFF)
[VRAM] Write 0x840B = 0x20 (offset=0x040B, A=0x20)
[VRAM] Write 0x840C = 0xFF (offset=0x040C, A=0xFF)
[VRAM] Write 0x840D = 0x20 (offset=0x040D, A=0x20)
[VRAM] Write 0x840E = 0xBF (offset=0x040E, A=0xBF)
[VRAM] Write 0x840F = 0x60 (offset=0x040F, A=0x60)
[VRAM] Write 0x8410 = 0xFF (offset=0x0410, A=0xFF)
[VRAM] Write 0x8411 = 0xFF (offset=0x0411, A=0xFF)
[VRAM] Write 0x8412 = 0xFF (offset=0x0412, A=0xFF)
[VRAM] Write 0x8413 = 0xFF (offset=0x0413, A=0xFF)
[VRAM] Write 0x8414 = 0xFF (offset=0x0414, A=0xFF)
[VRAM] Write 0x8415 = 0xFF (offset=0x0415, A=0xFF)
[VRAM] Write 0x8416 = 0xFF (offset=0x0416, A=0xFF)
[VRAM] Write 0x8417 = 0xFF (offset=0x0417, A=0xFF)
[VRAM] Write 0x8418 = 0xFF (offset=0x0418, A=0xFF)
[VRAM] Write 0x8419 = 0xFF (offset=0x0419, A=0xFF)
[VRAM] Write 0x841A = 0xFF (offset=0x041A, A=0xFF)
[VRAM] Write 0x841B = 0xFF (offset=0x041B, A=0xFF)
[VRAM] Write 0x841C = 0x00 (offset=0x041C, A=0x00)
[VRAM] Write 0x841D = 0x00 (offset=0x041D, A=0x00)
[VRAM] Write 0x841E = 0x00 (offset=0x041E, A=0x00)
[VRAM] Write 0x841F = 0x00 (offset=0x041F, A=0x00)
[VRAM] Write 0x8420 = 0xFF (offset=0x0420, A=0xFF)
[VRAM] Write 0x8421 = 0x02 (offset=0x0421, A=0x02)
[VRAM] Write 0x8422 = 0xFF (offset=0x0422, A=0xFF)
[VRAM] Write 0x8423 = 0x01 (offset=0x0423, A=0x01)
[VRAM] Write 0x8424 = 0xFF (offset=0x0424, A=0xFF)
[VRAM] Write 0x8425 = 0x01 (offset=0x0425, A=0x01)
[VRAM] Write 0x8426 = 0xFF (offset=0x0426, A=0xFF)
[VRAM] Write 0x8427 = 0x01 (offset=0x0427, A=0x01)
[VRAM] Write 0x8428 = 0xFF (offset=0x0428, A=0xFF)
[VRAM] Write 0x8429 = 0x01 (offset=0x0429, A=0x01)
[VRAM] Write 0x842A = 0xFF (offset=0x042A, A=0xFF)
[VRAM] Write 0x842B = 0x01 (offset=0x042B, A=0x01)
[VRAM] Write 0x842C = 0xFF (offset=0x042C, A=0xFF)
[VRAM] Write 0x842D = 0x01 (offset=0x042D, A=0x01)
[VRAM] Write 0x842E = 0xFF (offset=0x042E, A=0xFF)
[VRAM] Write 0x842F = 0x01 (offset=0x042F, A=0x01)
[VRAM] Write 0x8430 = 0x7F (offset=0x0430, A=0x7F)
[VRAM] Write 0x8431 = 0xC0 (offset=0x0431, A=0xC0)
[VRAM] Write 0x8432 = 0xFF (offset=0x0432, A=0xFF)
[VRAM] Write 0x8433 = 0x80 (offset=0x0433, A=0x80)
[VRAM] Write 0x8434 = 0xFF (offset=0x0434, A=0xFF)
[VRAM] Write 0x8435 = 0x80 (offset=0x0435, A=0x80)
[VRAM] Write 0x8436 = 0xFF (offset=0x0436, A=0xFF)
[VRAM] Write 0x8437 = 0x80 (offset=0x0437, A=0x80)
[VRAM] Write 0x8438 = 0xFF (offset=0x0438, A=0xFF)
[VRAM] Write 0x8439 = 0x80 (offset=0x0439, A=0x80)
[VRAM] Write 0x843A = 0xFF (offset=0x043A, A=0xFF)
[VRAM] Write 0x843B = 0x80 (offset=0x043B, A=0x80)
[VRAM] Write 0x843C = 0xFF (offset=0x043C, A=0xFF)
[VRAM] Write 0x843D = 0x80 (offset=0x043D, A=0x80)
[VRAM] Write 0x843E = 0xFF (offset=0x043E, A=0xFF)
[VRAM] Write 0x843F = 0x80 (offset=0x043F, A=0x80)
[VRAM] Write 0x8440 = 0xFE (offset=0x0440, A=0xFE)
[VRAM] Write 0x8441 = 0x02 (offset=0x0441, A=0x02)
[VRAM] Write 0x8442 = 0xFE (offset=0x0442, A=0xFE)
[VRAM] Write 0x8443 = 0x02 (offset=0x0443, A=0x02)
[VRAM] Write 0x8444 = 0xFF (offset=0x0444, A=0xFF)
[VRAM] Write 0x8445 = 0x03 (offset=0x0445, A=0x03)
[VRAM] Write 0x8446 = 0xFC (offset=0x0446, A=0xFC)
[VRAM] Write 0x8447 = 0x05 (offset=0x0447, A=0x05)
[VRAM] Write 0x8448 = 0xF8 (offset=0x0448, A=0xF8)
[VRAM] Write 0x8449 = 0x09 (offset=0x0449, A=0x09)
[VRAM] Write 0x844A = 0xF1 (offset=0x044A, A=0xF1)
[VRAM] Write 0x844B = 0x12 (offset=0x044B, A=0x12)
[VRAM] Write 0x844C = 0xE1 (offset=0x044C, A=0xE1)
[VRAM] Write 0x844D = 0x26 (offset=0x044D, A=0x26)
[VRAM] Write 0x844E = 0xC3 (offset=0x044E, A=0xC3)
[VRAM] Write 0x844F = 0x4C (offset=0x044F, A=0x4C)
[VRAM] Write 0x8450 = 0x7F (offset=0x0450, A=0x7F)
[VRAM] Write 0x8451 = 0xC0 (offset=0x0451, A=0xC0)
[VRAM] Write 0x8452 = 0x7F (offset=0x0452, A=0x7F)
[VRAM] Write 0x8453 = 0xC0 (offset=0x0453, A=0xC0)
[VRAM] Write 0x8454 = 0xFF (offset=0x0454, A=0xFF)
[VRAM] Write 0x8455 = 0xC0 (offset=0x0455, A=0xC0)
[VRAM] Write 0x8456 = 0xBF (offset=0x0456, A=0xBF)
[VRAM] Write 0x8457 = 0x60 (offset=0x0457, A=0x60)
[VRAM] Write 0x8458 = 0x9F (offset=0x0458, A=0x9F)
[VRAM] Write 0x8459 = 0x70 (offset=0x0459, A=0x70)
[VRAM] Write 0x845A = 0xAF (offset=0x045A, A=0xAF)
[VRAM] Write 0x845B = 0x58 (offset=0x045B, A=0x58)
[VRAM] Write 0x845C = 0x27 (offset=0x045C, A=0x27)
[VRAM] Write 0x845D = 0xDC (offset=0x045D, A=0xDC)
[VRAM] Write 0x845E = 0x33 (offset=0x045E, A=0x33)
[VRAM] Write 0x845F = 0xCE (offset=0x045F, A=0xCE)
[VRAM] Write 0x8460 = 0xFF (offset=0x0460, A=0xFF)
[VRAM] Write 0x8461 = 0x00 (offset=0x0461, A=0x00)
[VRAM] Write 0x8462 = 0xFF (offset=0x0462, A=0xFF)
[VRAM] Write 0x8463 = 0x01 (offset=0x0463, A=0x01)
[VRAM] Write 0x8464 = 0xFE (offset=0x0464, A=0xFE)
[VRAM] Write 0x8465 = 0x02 (offset=0x0465, A=0x02)
[VRAM] Write 0x8466 = 0xFC (offset=0x0466, A=0xFC)
[VRAM] Write 0x8467 = 0x04 (offset=0x0467, A=0x04)
[VRAM] Write 0x8468 = 0xF8 (offset=0x0468, A=0xF8)
[VRAM] Write 0x8469 = 0x09 (offset=0x0469, A=0x09)
[VRAM] Write 0x846A = 0xF0 (offset=0x046A, A=0xF0)
[VRAM] Write 0x846B = 0x13 (offset=0x046B, A=0x13)
[VRAM] Write 0x846C = 0xE0 (offset=0x046C, A=0xE0)
[VRAM] Write 0x846D = 0x27 (offset=0x046D, A=0x27)
[VRAM] Write 0x846E = 0xE0 (offset=0x046E, A=0xE0)
[VRAM] Write 0x846F = 0x2F (offset=0x046F, A=0x2F)
[VRAM] Write 0x8470 = 0x87 (offset=0x0470, A=0x87)
[VRAM] Write 0x8471 = 0x98 (offset=0x0471, A=0x98)
[VRAM] Write 0x8472 = 0x06 (offset=0x0472, A=0x06)
[VRAM] Write 0x8473 = 0x39 (offset=0x0473, A=0x39)
[VRAM] Write 0x8474 = 0x0E (offset=0x0474, A=0x0E)
[VRAM] Write 0x8475 = 0x71 (offset=0x0475, A=0x71)
[VRAM] Write 0x8476 = 0x1E (offset=0x0476, A=0x1E)
[VRAM] Write 0x8477 = 0xE1 (offset=0x0477, A=0xE1)
[VRAM] Write 0x8478 = 0x3C (offset=0x0478, A=0x3C)
[VRAM] Write 0x8479 = 0xC3 (offset=0x0479, A=0xC3)
[VRAM] Write 0x847A = 0x3C (offset=0x047A, A=0x3C)
[VRAM] Write 0x847B = 0xC3 (offset=0x047B, A=0xC3)
[VRAM] Write 0x847C = 0x78 (offset=0x047C, A=0x78)
[VRAM] Write 0x847D = 0x87 (offset=0x047D, A=0x87)
[VRAM] Write 0x847E = 0x78 (offset=0x047E, A=0x78)
[VRAM] Write 0x847F = 0x87 (offset=0x047F, A=0x87)
[VRAM] Write 0x8480 = 0x35 (offset=0x0480, A=0x35)
[VRAM] Write 0x8481 = 0xCB (offset=0x0481, A=0xCB)
[VRAM] Write 0x8482 = 0x32 (offset=0x0482, A=0x32)
[VRAM] Write 0x8483 = 0xCD (offset=0x0483, A=0xCD)
[VRAM] Write 0x8484 = 0x3A (offset=0x0484, A=0x3A)
[VRAM] Write 0x8485 = 0xC5 (offset=0x0485, A=0xC5)
[VRAM] Write 0x8486 = 0x79 (offset=0x0486, A=0x79)
[VRAM] Write 0x8487 = 0x86 (offset=0x0487, A=0x86)
[VRAM] Write 0x8488 = 0x78 (offset=0x0488, A=0x78)
[VRAM] Write 0x8489 = 0x87 (offset=0x0489, A=0x87)
[VRAM] Write 0x848A = 0x78 (offset=0x048A, A=0x78)
[VRAM] Write 0x848B = 0x87 (offset=0x048B, A=0x87)
[VRAM] Write 0x848C = 0x7C (offset=0x048C, A=0x7C)
[VRAM] Write 0x848D = 0x83 (offset=0x048D, A=0x83)
[VRAM] Write 0x848E = 0x7C (offset=0x048E, A=0x7C)
[VRAM] Write 0x848F = 0x83 (offset=0x048F, A=0x83)
[VRAM] Write 0x8490 = 0xFF (offset=0x0490, A=0xFF)
[VRAM] Write 0x8491 = 0x00 (offset=0x0491, A=0x00)
[VRAM] Write 0x8492 = 0xFF (offset=0x0492, A=0xFF)
[VRAM] Write 0x8493 = 0x80 (offset=0x0493, A=0x80)
[VRAM] Write 0x8494 = 0x7F (offset=0x0494, A=0x7F)
[VRAM] Write 0x8495 = 0xC0 (offset=0x0495, A=0xC0)
[VRAM] Write 0x8496 = 0x3F (offset=0x0496, A=0x3F)
[VRAM] Write 0x8497 = 0xE0 (offset=0x0497, A=0xE0)
[VRAM] Write 0x8498 = 0x9F (offset=0x0498, A=0x9F)
[VRAM] Write 0x8499 = 0x70 (offset=0x0499, A=0x70)
[VRAM] Write 0x849A = 0x4F (offset=0x049A, A=0x4F)
[VRAM] Write 0x849B = 0xB8 (offset=0x049B, A=0xB8)
[VRAM] Write 0x849C = 0x67 (offset=0x049C, A=0x67)
[VRAM] Write 0x849D = 0x9C (offset=0x049D, A=0x9C)
[VRAM] Write 0x849E = 0x37 (offset=0x049E, A=0x37)
[VRAM] Write 0x849F = 0xCC (offset=0x049F, A=0xCC)
[VRAM] Write 0x84A0 = 0xC0 (offset=0x04A0, A=0xC0)
[VRAM] Write 0x84A1 = 0x4F (offset=0x04A1, A=0x4F)
[VRAM] Write 0x84A2 = 0xC0 (offset=0x04A2, A=0xC0)
[VRAM] Write 0x84A3 = 0x4F (offset=0x04A3, A=0x4F)
[VRAM] Write 0x84A4 = 0x80 (offset=0x04A4, A=0x80)
[VRAM] Write 0x84A5 = 0x9F (offset=0x04A5, A=0x9F)
[VRAM] Write 0x84A6 = 0x80 (offset=0x04A6, A=0x80)
[VRAM] Write 0x84A7 = 0x9F (offset=0x04A7, A=0x9F)
[VRAM] Write 0x84A8 = 0x80 (offset=0x04A8, A=0x80)
[VRAM] Write 0x84A9 = 0x9F (offset=0x04A9, A=0x9F)
[VRAM] Write 0x84AA = 0x80 (offset=0x04AA, A=0x80)
[VRAM] Write 0x84AB = 0x9F (offset=0x04AB, A=0x9F)
[VRAM] Write 0x84AC = 0x80 (offset=0x04AC, A=0x80)
[VRAM] Write 0x84AD = 0x9F (offset=0x04AD, A=0x9F)
[VRAM] Write 0x84AE = 0x80 (offset=0x04AE, A=0x80)
[VRAM] Write 0x84AF = 0x9F (offset=0x04AF, A=0x9F)
[VRAM] Write 0x84B0 = 0xF8 (offset=0x04B0, A=0xF8)
[VRAM] Write 0x84B1 = 0x07 (offset=0x04B1, A=0x07)
[VRAM] Write 0x84B2 = 0xF0 (offset=0x04B2, A=0xF0)
[VRAM] Write 0x84B3 = 0x0F (offset=0x04B3, A=0x0F)
[VRAM] Write 0x84B4 = 0xF0 (offset=0x04B4, A=0xF0)
[VRAM] Write 0x84B5 = 0x0F (offset=0x04B5, A=0x0F)
[VRAM] Write 0x84B6 = 0xF0 (offset=0x04B6, A=0xF0)
[VRAM] Write 0x84B7 = 0x0F (offset=0x04B7, A=0x0F)
[VRAM] Write 0x84B8 = 0xF0 (offset=0x04B8, A=0xF0)
[VRAM] Write 0x84B9 = 0x0F (offset=0x04B9, A=0x0F)
[VRAM] Write 0x84BA = 0xF0 (offset=0x04BA, A=0xF0)
[VRAM] Write 0x84BB = 0x0F (offset=0x04BB, A=0x0F)
[VRAM] Write 0x84BC = 0xF0 (offset=0x04BC, A=0xF0)
[VRAM] Write 0x84BD = 0x0F (offset=0x04BD, A=0x0F)
[VRAM] Write 0x84BE = 0xF8 (offset=0x04BE, A=0xF8)
[VRAM] Write 0x84BF = 0x07 (offset=0x04BF, A=0x07)
[VRAM] Write 0x84C0 = 0x7C (offset=0x04C0, A=0x7C)
[VRAM] Write 0x84C1 = 0x83 (offset=0x04C1, A=0x83)
[VRAM] Write 0x84C2 = 0x7E (offset=0x04C2, A=0x7E)
[VRAM] Write 0x84C3 = 0x81 (offset=0x04C3, A=0x81)
[VRAM] Write 0x84C4 = 0x7E (offset=0x04C4, A=0x7E)
[VRAM] Write 0x84C5 = 0x81 (offset=0x04C5, A=0x81)
[VRAM] Write 0x84C6 = 0x3E (offset=0x04C6, A=0x3E)
[VRAM] Write 0x84C7 = 0xC1 (offset=0x04C7, A=0xC1)
[VRAM] Write 0x84C8 = 0x3F (offset=0x04C8, A=0x3F)
[VRAM] Write 0x84C9 = 0xC0 (offset=0x04C9, A=0xC0)
[VRAM] Write 0x84CA = 0x1F (offset=0x04CA, A=0x1F)
[VRAM] Write 0x84CB = 0xE0 (offset=0x04CB, A=0xE0)
[VRAM] Write 0x84CC = 0x1F (offset=0x04CC, A=0x1F)
[VRAM] Write 0x84CD = 0xE0 (offset=0x04CD, A=0xE0)
[VRAM] Write 0x84CE = 0x1F (offset=0x04CE, A=0x1F)
[VRAM] Write 0x84CF = 0xE0 (offset=0x04CF, A=0xE0)
[VRAM] Write 0x84D0 = 0x33 (offset=0x04D0, A=0x33)
[VRAM] Write 0x84D1 = 0xCE (offset=0x04D1, A=0xCE)
[VRAM] Write 0x84D2 = 0x1B (offset=0x04D2, A=0x1B)
[VRAM] Write 0x84D3 = 0xE6 (offset=0x04D3, A=0xE6)
[VRAM] Write 0x84D4 = 0x09 (offset=0x04D4, A=0x09)
[VRAM] Write 0x84D5 = 0xF7 (offset=0x04D5, A=0xF7)
[VRAM] Write 0x84D6 = 0x0D (offset=0x04D6, A=0x0D)
[VRAM] Write 0x84D7 = 0xF3 (offset=0x04D7, A=0xF3)
[VRAM] Write 0x84D8 = 0x0D (offset=0x04D8, A=0x0D)
[VRAM] Write 0x84D9 = 0xF3 (offset=0x04D9, A=0xF3)
[VRAM] Write 0x84DA = 0x0D (offset=0x04DA, A=0x0D)
[VRAM] Write 0x84DB = 0xF3 (offset=0x04DB, A=0xF3)
[VRAM] Write 0x84DC = 0x0D (offset=0x04DC, A=0x0D)
[VRAM] Write 0x84DD = 0xF3 (offset=0x04DD, A=0xF3)
[VRAM] Write 0x84DE = 0x09 (offset=0x04DE, A=0x09)
[VRAM] Write 0x84DF = 0xF7 (offset=0x04DF, A=0xF7)
[VRAM] Write 0x84E0 = 0xC0 (offset=0x04E0, A=0xC0)
[VRAM] Write 0x84E1 = 0x5F (offset=0x04E1, A=0x5F)
[VRAM] Write 0x84E2 = 0xC0 (offset=0x04E2, A=0xC0)
[VRAM] Write 0x84E3 = 0x4F (offset=0x04E3, A=0x4F)
[VRAM] Write 0x84E4 = 0xE0 (offset=0x04E4, A=0xE0)
[VRAM] Write 0x84E5 = 0x2F (offset=0x04E5, A=0x2F)
[VRAM] Write 0x84E6 = 0xE0 (offset=0x04E6, A=0xE0)
[VRAM] Write 0x84E7 = 0x27 (offset=0x04E7, A=0x27)
[VRAM] Write 0x84E8 = 0xF0 (offset=0x04E8, A=0xF0)
[VRAM] Write 0x84E9 = 0x11 (offset=0x04E9, A=0x11)
[VRAM] Write 0x84EA = 0xBF (offset=0x04EA, A=0xBF)
[VRAM] Write 0x84EB = 0x4F (offset=0x04EB, A=0x4F)
[VRAM] Write 0x84EC = 0x0C (offset=0x04EC, A=0x0C)
[VRAM] Write 0x84ED = 0xF4 (offset=0x04ED, A=0xF4)
[VRAM] Write 0x84EE = 0x07 (offset=0x04EE, A=0x07)
[VRAM] Write 0x84EF = 0xFF (offset=0x04EF, A=0xFF)
[VRAM] Write 0x84F0 = 0x78 (offset=0x04F0, A=0x78)
[VRAM] Write 0x84F1 = 0x87 (offset=0x04F1, A=0x87)
[VRAM] Write 0x84F2 = 0x7C (offset=0x04F2, A=0x7C)
[VRAM] Write 0x84F3 = 0x83 (offset=0x04F3, A=0x83)
[VRAM] Write 0x84F4 = 0x3C (offset=0x04F4, A=0x3C)
[VRAM] Write 0x84F5 = 0xC3 (offset=0x04F5, A=0xC3)
[VRAM] Write 0x84F6 = 0x1E (offset=0x04F6, A=0x1E)
[VRAM] Write 0x84F7 = 0xE1 (offset=0x04F7, A=0xE1)
[VRAM] Write 0x84F8 = 0x0F (offset=0x04F8, A=0x0F)
[VRAM] Write 0x84F9 = 0xF0 (offset=0x04F9, A=0xF0)
[VRAM] Write 0x84FA = 0xFF (offset=0x04FA, A=0xFF)
[VRAM] Write 0x84FB = 0xFF (offset=0x04FB, A=0xFF)
[VRAM] Write 0x84FC = 0xFF (offset=0x04FC, A=0xFF)
[VRAM] Write 0x84FD = 0x00 (offset=0x04FD, A=0x00)
[VRAM] Write 0x84FE = 0xFF (offset=0x04FE, A=0xFF)
[VRAM] Write 0x84FF = 0xFF (offset=0x04FF, A=0xFF)
[VRAM] Write 0x8500 = 0x0F (offset=0x0500, A=0x0F)
[VRAM] Write 0x8501 = 0xF0 (offset=0x0501, A=0xF0)
[VRAM] Write 0x8502 = 0x0F (offset=0x0502, A=0x0F)
[VRAM] Write 0x8503 = 0xF0 (offset=0x0503, A=0xF0)
[VRAM] Write 0x8504 = 0x0E (offset=0x0504, A=0x0E)
[VRAM] Write 0x8505 = 0xF1 (offset=0x0505, A=0xF1)
[VRAM] Write 0x8506 = 0x0E (offset=0x0506, A=0x0E)
[VRAM] Write 0x8507 = 0xF1 (offset=0x0507, A=0xF1)
[VRAM] Write 0x8508 = 0x06 (offset=0x0508, A=0x06)
[VRAM] Write 0x8509 = 0xF9 (offset=0x0509, A=0xF9)
[VRAM] Write 0x850A = 0xFF (offset=0x050A, A=0xFF)
[VRAM] Write 0x850B = 0xFF (offset=0x050B, A=0xFF)
[VRAM] Write 0x850C = 0xC5 (offset=0x050C, A=0xC5)
[VRAM] Write 0x850D = 0x3F (offset=0x050D, A=0x3F)
[VRAM] Write 0x850E = 0xFF (offset=0x050E, A=0xFF)
[VRAM] Write 0x850F = 0xFF (offset=0x050F, A=0xFF)
[VRAM] Write 0x8510 = 0x1B (offset=0x0510, A=0x1B)
[VRAM] Write 0x8511 = 0xE6 (offset=0x0511, A=0xE6)
[VRAM] Write 0x8512 = 0x13 (offset=0x0512, A=0x13)
[VRAM] Write 0x8513 = 0xEE (offset=0x0513, A=0xEE)
[VRAM] Write 0x8514 = 0x37 (offset=0x0514, A=0x37)
[VRAM] Write 0x8515 = 0xCC (offset=0x0515, A=0xCC)
[VRAM] Write 0x8516 = 0x27 (offset=0x0516, A=0x27)
[VRAM] Write 0x8517 = 0xDC (offset=0x0517, A=0xDC)
[VRAM] Write 0x8518 = 0x4F (offset=0x0518, A=0x4F)
[VRAM] Write 0x8519 = 0xB8 (offset=0x0519, A=0xB8)
[VRAM] Write 0x851A = 0xFC (offset=0x051A, A=0xFC)
[VRAM] Write 0x851B = 0xF3 (offset=0x051B, A=0xF3)
[VRAM] Write 0x851C = 0xFC (offset=0x051C, A=0xFC)
[VRAM] Write 0x851D = 0xA3 (offset=0x051D, A=0xA3)
[VRAM] Write 0x851E = 0xE0 (offset=0x051E, A=0xE0)
[VRAM] Write 0x851F = 0xFF (offset=0x051F, A=0xFF)
[VRAM] Write 0x8520 = 0xFE (offset=0x0520, A=0xFE)
[VRAM] Write 0x8521 = 0x02 (offset=0x0521, A=0x02)
[VRAM] Write 0x8522 = 0xFE (offset=0x0522, A=0xFE)
[VRAM] Write 0x8523 = 0x02 (offset=0x0523, A=0x02)
[VRAM] Write 0x8524 = 0xBF (offset=0x0524, A=0xBF)
[VRAM] Write 0x8525 = 0x43 (offset=0x0525, A=0x43)
[VRAM] Write 0x8526 = 0x1C (offset=0x0526, A=0x1C)
[VRAM] Write 0x8527 = 0xE5 (offset=0x0527, A=0xE5)
[VRAM] Write 0x8528 = 0xB8 (offset=0x0528, A=0xB8)
[VRAM] Write 0x8529 = 0x49 (offset=0x0529, A=0x49)
[VRAM] Write 0x852A = 0xB1 (offset=0x052A, A=0xB1)
[VRAM] Write 0x852B = 0x52 (offset=0x052B, A=0x52)
[VRAM] Write 0x852C = 0xA1 (offset=0x052C, A=0xA1)
[VRAM] Write 0x852D = 0x66 (offset=0x052D, A=0x66)
[VRAM] Write 0x852E = 0x43 (offset=0x052E, A=0x43)
[VRAM] Write 0x852F = 0xCC (offset=0x052F, A=0xCC)
[VRAM] Write 0x8530 = 0xFF (offset=0x0530, A=0xFF)
[VRAM] Write 0x8531 = 0x00 (offset=0x0531, A=0x00)
[VRAM] Write 0x8532 = 0xFF (offset=0x0532, A=0xFF)
[VRAM] Write 0x8533 = 0x00 (offset=0x0533, A=0x00)
[VRAM] Write 0x8534 = 0xFF (offset=0x0534, A=0xFF)
[VRAM] Write 0x8535 = 0x00 (offset=0x0535, A=0x00)
[VRAM] Write 0x8536 = 0xFF (offset=0x0536, A=0xFF)
[VRAM] Write 0x8537 = 0x00 (offset=0x0537, A=0x00)
[VRAM] Write 0x8538 = 0xFF (offset=0x0538, A=0xFF)
[VRAM] Write 0x8539 = 0x00 (offset=0x0539, A=0x00)
[VRAM] Write 0x853A = 0xFF (offset=0x053A, A=0xFF)
[VRAM] Write 0x853B = 0x00 (offset=0x053B, A=0x00)
[VRAM] Write 0x853C = 0xEF (offset=0x053C, A=0xEF)
[VRAM] Write 0x853D = 0x10 (offset=0x053D, A=0x10)
[VRAM] Write 0x853E = 0xC7 (offset=0x053E, A=0xC7)
[VRAM] Write 0x853F = 0x38 (offset=0x053F, A=0x38)
[VRAM] Write 0x8540 = 0xFF (offset=0x0540, A=0xFF)
[VRAM] Write 0x8541 = 0x00 (offset=0x0541, A=0x00)
[VRAM] Write 0x8542 = 0xFB (offset=0x0542, A=0xFB)
[VRAM] Write 0x8543 = 0x04 (offset=0x0543, A=0x04)
[VRAM] Write 0x8544 = 0xFB (offset=0x0544, A=0xFB)
[VRAM] Write 0x8545 = 0x04 (offset=0x0545, A=0x04)
[VRAM] Write 0x8546 = 0xFB (offset=0x0546, A=0xFB)
[VRAM] Write 0x8547 = 0x04 (offset=0x0547, A=0x04)
[VRAM] Write 0x8548 = 0xFB (offset=0x0548, A=0xFB)
[VRAM] Write 0x8549 = 0x04 (offset=0x0549, A=0x04)
[VRAM] Write 0x854A = 0xF1 (offset=0x054A, A=0xF1)
[VRAM] Write 0x854B = 0x0E (offset=0x054B, A=0x0E)
[VRAM] Write 0x854C = 0xF1 (offset=0x054C, A=0xF1)
[VRAM] Write 0x854D = 0x0E (offset=0x054D, A=0x0E)
[VRAM] Write 0x854E = 0xF1 (offset=0x054E, A=0xF1)
[VRAM] Write 0x854F = 0x0E (offset=0x054F, A=0x0E)
[VRAM] Write 0x8550 = 0x83 (offset=0x0550, A=0x83)
[VRAM] Write 0x8551 = 0x7C (offset=0x0551, A=0x7C)
[VRAM] Write 0x8552 = 0x01 (offset=0x0552, A=0x01)
[VRAM] Write 0x8553 = 0xFE (offset=0x0553, A=0xFE)
[VRAM] Write 0x8554 = 0x01 (offset=0x0554, A=0x01)
[VRAM] Write 0x8555 = 0xFE (offset=0x0555, A=0xFE)
[VRAM] Write 0x8556 = 0x01 (offset=0x0556, A=0x01)
[VRAM] Write 0x8557 = 0xFE (offset=0x0557, A=0xFE)
[VRAM] Write 0x8558 = 0x83 (offset=0x0558, A=0x83)
[VRAM] Write 0x8559 = 0x7C (offset=0x0559, A=0x7C)
[VRAM] Write 0x855A = 0xFF (offset=0x055A, A=0xFF)
[VRAM] Write 0x855B = 0x00 (offset=0x055B, A=0x00)
[VRAM] Write 0x855C = 0x83 (offset=0x055C, A=0x83)
[VRAM] Write 0x855D = 0x7C (offset=0x055D, A=0x7C)
[VRAM] Write 0x855E = 0x83 (offset=0x055E, A=0x83)
[VRAM] Write 0x855F = 0x7C (offset=0x055F, A=0x7C)
[VRAM] Write 0x8560 = 0xF1 (offset=0x0560, A=0xF1)
[VRAM] Write 0x8561 = 0x0E (offset=0x0561, A=0x0E)
[VRAM] Write 0x8562 = 0xE0 (offset=0x0562, A=0xE0)
[VRAM] Write 0x8563 = 0x1F (offset=0x0563, A=0x1F)
[VRAM] Write 0x8564 = 0xE0 (offset=0x0564, A=0xE0)
[VRAM] Write 0x8565 = 0x1F (offset=0x0565, A=0x1F)
[VRAM] Write 0x8566 = 0xE0 (offset=0x0566, A=0xE0)
[VRAM] Write 0x8567 = 0x1F (offset=0x0567, A=0x1F)
[VRAM] Write 0x8568 = 0xE0 (offset=0x0568, A=0xE0)
[VRAM] Write 0x8569 = 0x1F (offset=0x0569, A=0x1F)
[VRAM] Write 0x856A = 0xE0 (offset=0x056A, A=0xE0)
[VRAM] Write 0x856B = 0x1F (offset=0x056B, A=0x1F)
[VRAM] Write 0x856C = 0x80 (offset=0x056C, A=0x80)
[VRAM] Write 0x856D = 0x7F (offset=0x056D, A=0x7F)
[VRAM] Write 0x856E = 0x80 (offset=0x056E, A=0x80)
[VRAM] Write 0x856F = 0x7F (offset=0x056F, A=0x7F)
[VRAM] Write 0x8570 = 0xF7 (offset=0x0570, A=0xF7)
[VRAM] Write 0x8571 = 0x08 (offset=0x0571, A=0x08)
[VRAM] Write 0x8572 = 0xEB (offset=0x0572, A=0xEB)
[VRAM] Write 0x8573 = 0x14 (offset=0x0573, A=0x14)
[VRAM] Write 0x8574 = 0xF7 (offset=0x0574, A=0xF7)
[VRAM] Write 0x8575 = 0x08 (offset=0x0575, A=0x08)
[VRAM] Write 0x8576 = 0xF7 (offset=0x0576, A=0xF7)
[VRAM] Write 0x8577 = 0x08 (offset=0x0577, A=0x08)
[VRAM] Write 0x8578 = 0xE3 (offset=0x0578, A=0xE3)
[VRAM] Write 0x8579 = 0x1C (offset=0x0579, A=0x1C)
[VRAM] Write 0x857A = 0xE3 (offset=0x057A, A=0xE3)
[VRAM] Write 0x857B = 0x1C (offset=0x057B, A=0x1C)
[VRAM] Write 0x857C = 0x63 (offset=0x057C, A=0x63)
[VRAM] Write 0x857D = 0x9C (offset=0x057D, A=0x9C)
[VRAM] Write 0x857E = 0x01 (offset=0x057E, A=0x01)
[VRAM] Write 0x857F = 0xFE (offset=0x057F, A=0xFE)
[VRAM] Write 0x8580 = 0x00 (offset=0x0580, A=0x00)
[VRAM] Write 0x8581 = 0x00 (offset=0x0581, A=0x00)
[VRAM] Write 0x8582 = 0x60 (offset=0x0582, A=0x60)
[VRAM] Write 0x8583 = 0x60 (offset=0x0583, A=0x60)
[VRAM] Write 0x8584 = 0x70 (offset=0x0584, A=0x70)
[VRAM] Write 0x8585 = 0x70 (offset=0x0585, A=0x70)
[VRAM] Write 0x8586 = 0x78 (offset=0x0586, A=0x78)
[VRAM] Write 0x8587 = 0x78 (offset=0x0587, A=0x78)
[VRAM] Write 0x8588 = 0x78 (offset=0x0588, A=0x78)
[VRAM] Write 0x8589 = 0x78 (offset=0x0589, A=0x78)
[VRAM] Write 0x858A = 0x70 (offset=0x058A, A=0x70)
[VRAM] Write 0x858B = 0x70 (offset=0x058B, A=0x70)
[VRAM] Write 0x858C = 0x60 (offset=0x058C, A=0x60)
[VRAM] Write 0x858D = 0x60 (offset=0x058D, A=0x60)
[VRAM] Write 0x858E = 0x00 (offset=0x058E, A=0x00)
[VRAM] Write 0x858F = 0x00 (offset=0x058F, A=0x00)
[VRAM] Write 0x8590 = 0x00 (offset=0x0590, A=0x00)
[VRAM] Write 0x8591 = 0x00 (offset=0x0591, A=0x00)
[VRAM] Write 0x8592 = 0x30 (offset=0x0592, A=0x30)
[VRAM] Write 0x8593 = 0x30 (offset=0x0593, A=0x30)
[VRAM] Write 0x8594 = 0x70 (offset=0x0594, A=0x70)
[VRAM] Write 0x8595 = 0x70 (offset=0x0595, A=0x70)
[VRAM] Write 0x8596 = 0x30 (offset=0x0596, A=0x30)
[VRAM] Write 0x8597 = 0x30 (offset=0x0597, A=0x30)
[VRAM] Write 0x8598 = 0x30 (offset=0x0598, A=0x30)
[VRAM] Write 0x8599 = 0x30 (offset=0x0599, A=0x30)
[VRAM] Write 0x859A = 0x30 (offset=0x059A, A=0x30)
[VRAM] Write 0x859B = 0x30 (offset=0x059B, A=0x30)
[VRAM] Write 0x859C = 0x78 (offset=0x059C, A=0x78)
[VRAM] Write 0x859D = 0x78 (offset=0x059D, A=0x78)
[VRAM] Write 0x859E = 0x00 (offset=0x059E, A=0x00)
[VRAM] Write 0x859F = 0x00 (offset=0x059F, A=0x00)
[VRAM] Write 0x85A0 = 0xE0 (offset=0x05A0, A=0xE0)
[VRAM] Write 0x85A1 = 0xE0 (offset=0x05A1, A=0xE0)
[VRAM] Write 0x85A2 = 0xF0 (offset=0x05A2, A=0xF0)
[VRAM] Write 0x85A3 = 0xE0 (offset=0x05A3, A=0xE0)
[VRAM] Write 0x85A4 = 0xFB (offset=0x05A4, A=0xFB)
[VRAM] Write 0x85A5 = 0xE0 (offset=0x05A5, A=0xE0)
[VRAM] Write 0x85A6 = 0xFC (offset=0x05A6, A=0xFC)
[VRAM] Write 0x85A7 = 0xE0 (offset=0x05A7, A=0xE0)
[VRAM] Write 0x85A8 = 0xFC (offset=0x05A8, A=0xFC)
[VRAM] Write 0x85A9 = 0xE1 (offset=0x05A9, A=0xE1)
[VRAM] Write 0x85AA = 0xFC (offset=0x05AA, A=0xFC)
[VRAM] Write 0x85AB = 0xE1 (offset=0x05AB, A=0xE1)
[VRAM] Write 0x85AC = 0xFC (offset=0x05AC, A=0xFC)
[VRAM] Write 0x85AD = 0xE1 (offset=0x05AD, A=0xE1)
[VRAM] Write 0x85AE = 0xFC (offset=0x05AE, A=0xFC)
[VRAM] Write 0x85AF = 0xE1 (offset=0x05AF, A=0xE1)
[VRAM] Write 0x85B0 = 0x00 (offset=0x05B0, A=0x00)
[VRAM] Write 0x85B1 = 0x00 (offset=0x05B1, A=0x00)
[VRAM] Write 0x85B2 = 0x00 (offset=0x05B2, A=0x00)
[VRAM] Write 0x85B3 = 0x00 (offset=0x05B3, A=0x00)
[VRAM] Write 0x85B4 = 0xFF (offset=0x05B4, A=0xFF)
[VRAM] Write 0x85B5 = 0x00 (offset=0x05B5, A=0x00)
[VRAM] Write 0x85B6 = 0x00 (offset=0x05B6, A=0x00)
[VRAM] Write 0x85B7 = 0x00 (offset=0x05B7, A=0x00)
[VRAM] Write 0x85B8 = 0x00 (offset=0x05B8, A=0x00)
[VRAM] Write 0x85B9 = 0xFF (offset=0x05B9, A=0xFF)
[VRAM] Write 0x85BA = 0x00 (offset=0x05BA, A=0x00)
[VRAM] Write 0x85BB = 0x00 (offset=0x05BB, A=0x00)
[VRAM] Write 0x85BC = 0x00 (offset=0x05BC, A=0x00)
[VRAM] Write 0x85BD = 0x00 (offset=0x05BD, A=0x00)
[VRAM] Write 0x85BE = 0x00 (offset=0x05BE, A=0x00)
[VRAM] Write 0x85BF = 0x00 (offset=0x05BF, A=0x00)
[VRAM] Write 0x85C0 = 0x07 (offset=0x05C0, A=0x07)
[VRAM] Write 0x85C1 = 0x07 (offset=0x05C1, A=0x07)
[VRAM] Write 0x85C2 = 0x0F (offset=0x05C2, A=0x0F)
[VRAM] Write 0x85C3 = 0x07 (offset=0x05C3, A=0x07)
[VRAM] Write 0x85C4 = 0xDF (offset=0x05C4, A=0xDF)
[VRAM] Write 0x85C5 = 0x07 (offset=0x05C5, A=0x07)
[VRAM] Write 0x85C6 = 0x3F (offset=0x05C6, A=0x3F)
[VRAM] Write 0x85C7 = 0x07 (offset=0x05C7, A=0x07)
[VRAM] Write 0x85C8 = 0x3F (offset=0x05C8, A=0x3F)
[VRAM] Write 0x85C9 = 0x87 (offset=0x05C9, A=0x87)
[VRAM] Write 0x85CA = 0x3F (offset=0x05CA, A=0x3F)
[VRAM] Write 0x85CB = 0x87 (offset=0x05CB, A=0x87)
[VRAM] Write 0x85CC = 0x3F (offset=0x05CC, A=0x3F)
[VRAM] Write 0x85CD = 0x87 (offset=0x05CD, A=0x87)
[VRAM] Write 0x85CE = 0x3F (offset=0x05CE, A=0x3F)
[VRAM] Write 0x85CF = 0x87 (offset=0x05CF, A=0x87)
[VRAM] Write 0x85D0 = 0xFC (offset=0x05D0, A=0xFC)
[VRAM] Write 0x85D1 = 0xE1 (offset=0x05D1, A=0xE1)
[VRAM] Write 0x85D2 = 0xFC (offset=0x05D2, A=0xFC)
[VRAM] Write 0x85D3 = 0xE1 (offset=0x05D3, A=0xE1)
[VRAM] Write 0x85D4 = 0xFC (offset=0x05D4, A=0xFC)
[VRAM] Write 0x85D5 = 0xE1 (offset=0x05D5, A=0xE1)
[VRAM] Write 0x85D6 = 0xFC (offset=0x05D6, A=0xFC)
[VRAM] Write 0x85D7 = 0xE1 (offset=0x05D7, A=0xE1)
[VRAM] Write 0x85D8 = 0xFC (offset=0x05D8, A=0xFC)
[VRAM] Write 0x85D9 = 0xE1 (offset=0x05D9, A=0xE1)
[VRAM] Write 0x85DA = 0xFC (offset=0x05DA, A=0xFC)
[VRAM] Write 0x85DB = 0xE1 (offset=0x05DB, A=0xE1)
[VRAM] Write 0x85DC = 0xFC (offset=0x05DC, A=0xFC)
[VRAM] Write 0x85DD = 0xE1 (offset=0x05DD, A=0xE1)
[VRAM] Write 0x85DE = 0xFC (offset=0x05DE, A=0xFC)
[VRAM] Write 0x85DF = 0xE1 (offset=0x05DF, A=0xE1)
[VRAM] Write 0x85E0 = 0x3F (offset=0x05E0, A=0x3F)
[VRAM] Write 0x85E1 = 0x87 (offset=0x05E1, A=0x87)
[VRAM] Write 0x85E2 = 0x3F (offset=0x05E2, A=0x3F)
[VRAM] Write 0x85E3 = 0x87 (offset=0x05E3, A=0x87)
[VRAM] Write 0x85E4 = 0x3F (offset=0x05E4, A=0x3F)
[VRAM] Write 0x85E5 = 0x87 (offset=0x05E5, A=0x87)
[VRAM] Write 0x85E6 = 0x3F (offset=0x05E6, A=0x3F)
[VRAM] Write 0x85E7 = 0x87 (offset=0x05E7, A=0x87)
[VRAM] Write 0x85E8 = 0x3F (offset=0x05E8, A=0x3F)
[VRAM] Write 0x85E9 = 0x87 (offset=0x05E9, A=0x87)
[VRAM] Write 0x85EA = 0x3F (offset=0x05EA, A=0x3F)
[VRAM] Write 0x85EB = 0x87 (offset=0x05EB, A=0x87)
[VRAM] Write 0x85EC = 0x3F (offset=0x05EC, A=0x3F)
[VRAM] Write 0x85ED = 0x87 (offset=0x05ED, A=0x87)
[VRAM] Write 0x85EE = 0x3F (offset=0x05EE, A=0x3F)
[VRAM] Write 0x85EF = 0x87 (offset=0x05EF, A=0x87)
[VRAM] Write 0x85F0 = 0xFC (offset=0x05F0, A=0xFC)
[VRAM] Write 0x85F1 = 0xE1 (offset=0x05F1, A=0xE1)
[VRAM] Write 0x85F2 = 0xFC (offset=0x05F2, A=0xFC)
[VRAM] Write 0x85F3 = 0xE1 (offset=0x05F3, A=0xE1)
[VRAM] Write 0x85F4 = 0xFC (offset=0x05F4, A=0xFC)
[VRAM] Write 0x85F5 = 0xE1 (offset=0x05F5, A=0xE1)
[VRAM] Write 0x85F6 = 0xFC (offset=0x05F6, A=0xFC)
[VRAM] Write 0x85F7 = 0xE1 (offset=0x05F7, A=0xE1)
[VRAM] Write 0x85F8 = 0xFC (offset=0x05F8, A=0xFC)
[VRAM] Write 0x85F9 = 0xE0 (offset=0x05F9, A=0xE0)
[VRAM] Write 0x85FA = 0xFF (offset=0x05FA, A=0xFF)
[VRAM] Write 0x85FB = 0xE7 (offset=0x05FB, A=0xE7)
[VRAM] Write 0x85FC = 0xFF (offset=0x05FC, A=0xFF)
[VRAM] Write 0x85FD = 0xEF (offset=0x05FD, A=0xEF)
[VRAM] Write 0x85FE = 0xE0 (offset=0x05FE, A=0xE0)
[VRAM] Write 0x85FF = 0xFF (offset=0x05FF, A=0xFF)
[VRAM] Write 0x8600 = 0x00 (offset=0x0600, A=0x00)
[VRAM] Write 0x8601 = 0x00 (offset=0x0601, A=0x00)
[VRAM] Write 0x8602 = 0x00 (offset=0x0602, A=0x00)
[VRAM] Write 0x8603 = 0x00 (offset=0x0603, A=0x00)
[VRAM] Write 0x8604 = 0x00 (offset=0x0604, A=0x00)
[VRAM] Write 0x8605 = 0x00 (offset=0x0605, A=0x00)
[VRAM] Write 0x8606 = 0x00 (offset=0x0606, A=0x00)
[VRAM] Write 0x8607 = 0xFF (offset=0x0607, A=0xFF)
[VRAM] Write 0x8608 = 0x00 (offset=0x0608, A=0x00)
[VRAM] Write 0x8609 = 0x00 (offset=0x0609, A=0x00)
[VRAM] Write 0x860A = 0xFF (offset=0x060A, A=0xFF)
[VRAM] Write 0x860B = 0xFF (offset=0x060B, A=0xFF)
[VRAM] Write 0x860C = 0xFF (offset=0x060C, A=0xFF)
[VRAM] Write 0x860D = 0xFF (offset=0x060D, A=0xFF)
[VRAM] Write 0x860E = 0x00 (offset=0x060E, A=0x00)
[VRAM] Write 0x860F = 0xFF (offset=0x060F, A=0xFF)
[VRAM] Write 0x8610 = 0x3F (offset=0x0610, A=0x3F)
[VRAM] Write 0x8611 = 0x87 (offset=0x0611, A=0x87)
[VRAM] Write 0x8612 = 0x3F (offset=0x0612, A=0x3F)
[VRAM] Write 0x8613 = 0x87 (offset=0x0613, A=0x87)
[VRAM] Write 0x8614 = 0x3F (offset=0x0614, A=0x3F)
[VRAM] Write 0x8615 = 0x87 (offset=0x0615, A=0x87)
[VRAM] Write 0x8616 = 0x3F (offset=0x0616, A=0x3F)
[VRAM] Write 0x8617 = 0x87 (offset=0x0617, A=0x87)
[VRAM] Write 0x8618 = 0x3F (offset=0x0618, A=0x3F)
[VRAM] Write 0x8619 = 0x07 (offset=0x0619, A=0x07)
[VRAM] Write 0x861A = 0xFF (offset=0x061A, A=0xFF)
[VRAM] Write 0x861B = 0xE7 (offset=0x061B, A=0xE7)
[VRAM] Write 0x861C = 0xFF (offset=0x061C, A=0xFF)
[VRAM] Write 0x861D = 0xF7 (offset=0x061D, A=0xF7)
[VRAM] Write 0x861E = 0x07 (offset=0x061E, A=0x07)
[VRAM] Write 0x861F = 0xFF (offset=0x061F, A=0xFF)
[VRAM] Write 0x8620 = 0xF8 (offset=0x0620, A=0xF8)
[VRAM] Write 0x8621 = 0x00 (offset=0x0621, A=0x00)
[VRAM] Write 0x8622 = 0xE0 (offset=0x0622, A=0xE0)
[VRAM] Write 0x8623 = 0x00 (offset=0x0623, A=0x00)
[VRAM] Write 0x8624 = 0xC0 (offset=0x0624, A=0xC0)
[VRAM] Write 0x8625 = 0x00 (offset=0x0625, A=0x00)
[VRAM] Write 0x8626 = 0x80 (offset=0x0626, A=0x80)
[VRAM] Write 0x8627 = 0x00 (offset=0x0627, A=0x00)
[VRAM] Write 0x8628 = 0x80 (offset=0x0628, A=0x80)
[VRAM] Write 0x8629 = 0x00 (offset=0x0629, A=0x00)
[VRAM] Write 0x862A = 0x00 (offset=0x062A, A=0x00)
[VRAM] Write 0x862B = 0x00 (offset=0x062B, A=0x00)
[VRAM] Write 0x862C = 0x00 (offset=0x062C, A=0x00)
[VRAM] Write 0x862D = 0x00 (offset=0x062D, A=0x00)
[VRAM] Write 0x862E = 0x00 (offset=0x062E, A=0x00)
[VRAM] Write 0x862F = 0x00 (offset=0x062F, A=0x00)
[VRAM] Write 0x8630 = 0x7F (offset=0x0630, A=0x7F)
[VRAM] Write 0x8631 = 0x00 (offset=0x0631, A=0x00)
[VRAM] Write 0x8632 = 0x1F (offset=0x0632, A=0x1F)
[VRAM] Write 0x8633 = 0x00 (offset=0x0633, A=0x00)
[VRAM] Write 0x8634 = 0x0F (offset=0x0634, A=0x0F)
[VRAM] Write 0x8635 = 0x00 (offset=0x0635, A=0x00)
[VRAM] Write 0x8636 = 0x07 (offset=0x0636, A=0x07)
[VRAM] Write 0x8637 = 0x00 (offset=0x0637, A=0x00)
[VRAM] Write 0x8638 = 0x07 (offset=0x0638, A=0x07)
[VRAM] Write 0x8639 = 0x00 (offset=0x0639, A=0x00)
[VRAM] Write 0x863A = 0x03 (offset=0x063A, A=0x03)
[VRAM] Write 0x863B = 0x00 (offset=0x063B, A=0x00)
[VRAM] Write 0x863C = 0x03 (offset=0x063C, A=0x03)
[VRAM] Write 0x863D = 0x00 (offset=0x063D, A=0x00)
[VRAM] Write 0x863E = 0x03 (offset=0x063E, A=0x03)
[VRAM] Write 0x863F = 0x00 (offset=0x063F, A=0x00)
[VRAM] Write 0x8640 = 0x00 (offset=0x0640, A=0x00)
[VRAM] Write 0x8641 = 0x00 (offset=0x0641, A=0x00)
[VRAM] Write 0x8642 = 0x80 (offset=0x0642, A=0x80)
[VRAM] Write 0x8643 = 0x00 (offset=0x0643, A=0x00)
[VRAM] Write 0x8644 = 0x80 (offset=0x0644, A=0x80)
[VRAM] Write 0x8645 = 0x00 (offset=0x0645, A=0x00)
[VRAM] Write 0x8646 = 0xC0 (offset=0x0646, A=0xC0)
[VRAM] Write 0x8647 = 0x00 (offset=0x0647, A=0x00)
[VRAM] Write 0x8648 = 0xE0 (offset=0x0648, A=0xE0)
[VRAM] Write 0x8649 = 0x00 (offset=0x0649, A=0x00)
[VRAM] Write 0x864A = 0xF8 (offset=0x064A, A=0xF8)
[VRAM] Write 0x864B = 0x00 (offset=0x064B, A=0x00)
[VRAM] Write 0x864C = 0xFF (offset=0x064C, A=0xFF)
[VRAM] Write 0x864D = 0x00 (offset=0x064D, A=0x00)
[VRAM] Write 0x864E = 0xFF (offset=0x064E, A=0xFF)
[VRAM] Write 0x864F = 0x00 (offset=0x064F, A=0x00)
[VRAM] Write 0x8650 = 0x03 (offset=0x0650, A=0x03)
[VRAM] Write 0x8651 = 0x00 (offset=0x0651, A=0x00)
[VRAM] Write 0x8652 = 0x07 (offset=0x0652, A=0x07)
[VRAM] Write 0x8653 = 0x00 (offset=0x0653, A=0x00)
[VRAM] Write 0x8654 = 0x07 (offset=0x0654, A=0x07)
[VRAM] Write 0x8655 = 0x00 (offset=0x0655, A=0x00)
[VRAM] Write 0x8656 = 0x0F (offset=0x0656, A=0x0F)
[VRAM] Write 0x8657 = 0x00 (offset=0x0657, A=0x00)
[VRAM] Write 0x8658 = 0x1F (offset=0x0658, A=0x1F)
[VRAM] Write 0x8659 = 0x00 (offset=0x0659, A=0x00)
[VRAM] Write 0x865A = 0x7F (offset=0x065A, A=0x7F)
[VRAM] Write 0x865B = 0x00 (offset=0x065B, A=0x00)
[VRAM] Write 0x865C = 0xFF (offset=0x065C, A=0xFF)
[VRAM] Write 0x865D = 0x00 (offset=0x065D, A=0x00)
[VRAM] Write 0x865E = 0xFF (offset=0x065E, A=0xFF)
[VRAM] Write 0x865F = 0x00 (offset=0x065F, A=0x00)
[VRAM] Write 0x8660 = 0x01 (offset=0x0660, A=0x01)
[VRAM] Write 0x8661 = 0x01 (offset=0x0661, A=0x01)
[VRAM] Write 0x8662 = 0x01 (offset=0x0662, A=0x01)
[VRAM] Write 0x8663 = 0x01 (offset=0x0663, A=0x01)
[VRAM] Write 0x8664 = 0x81 (offset=0x0664, A=0x81)
[VRAM] Write 0x8665 = 0x81 (offset=0x0665, A=0x81)
[VRAM] Write 0x8666 = 0xC1 (offset=0x0666, A=0xC1)
[VRAM] Write 0x8667 = 0xC1 (offset=0x0667, A=0xC1)
[VRAM] Write 0x8668 = 0xC1 (offset=0x0668, A=0xC1)
[VRAM] Write 0x8669 = 0xC1 (offset=0x0669, A=0xC1)
[VRAM] Write 0x866A = 0xE1 (offset=0x066A, A=0xE1)
[VRAM] Write 0x866B = 0xE1 (offset=0x066B, A=0xE1)
[VRAM] Write 0x866C = 0xF1 (offset=0x066C, A=0xF1)
[VRAM] Write 0x866D = 0xF1 (offset=0x066D, A=0xF1)
[VRAM] Write 0x866E = 0xF9 (offset=0x066E, A=0xF9)
[VRAM] Write 0x866F = 0xF9 (offset=0x066F, A=0xF9)
[VRAM] Write 0x8670 = 0xFE (offset=0x0670, A=0xFE)
[VRAM] Write 0x8671 = 0xFE (offset=0x0671, A=0xFE)
[VRAM] Write 0x8672 = 0xFE (offset=0x0672, A=0xFE)
[VRAM] Write 0x8673 = 0xFE (offset=0x0673, A=0xFE)
[VRAM] Write 0x8674 = 0xFE (offset=0x0674, A=0xFE)
[VRAM] Write 0x8675 = 0xFE (offset=0x0675, A=0xFE)
[VRAM] Write 0x8676 = 0xFE (offset=0x0676, A=0xFE)
[VRAM] Write 0x8677 = 0xFE (offset=0x0677, A=0xFE)
[VRAM] Write 0x8678 = 0xFE (offset=0x0678, A=0xFE)
[VRAM] Write 0x8679 = 0xFE (offset=0x0679, A=0xFE)
[VRAM] Write 0x867A = 0xFE (offset=0x067A, A=0xFE)
[VRAM] Write 0x867B = 0xFE (offset=0x067B, A=0xFE)
[VRAM] Write 0x867C = 0xFE (offset=0x067C, A=0xFE)
[VRAM] Write 0x867D = 0xFE (offset=0x067D, A=0xFE)
[VRAM] Write 0x867E = 0xFE (offset=0x067E, A=0xFE)
[VRAM] Write 0x867F = 0xFE (offset=0x067F, A=0xFE)
[VRAM] Write 0x8680 = 0x7E (offset=0x0680, A=0x7E)
[VRAM] Write 0x8681 = 0x7E (offset=0x0681, A=0x7E)
[VRAM] Write 0x8682 = 0x7F (offset=0x0682, A=0x7F)
[VRAM] Write 0x8683 = 0x7F (offset=0x0683, A=0x7F)
[VRAM] Write 0x8684 = 0x7F (offset=0x0684, A=0x7F)
[VRAM] Write 0x8685 = 0x7F (offset=0x0685, A=0x7F)
[VRAM] Write 0x8686 = 0x7F (offset=0x0686, A=0x7F)
[VRAM] Write 0x8687 = 0x7F (offset=0x0687, A=0x7F)
[VRAM] Write 0x8688 = 0x7F (offset=0x0688, A=0x7F)
[VRAM] Write 0x8689 = 0x7F (offset=0x0689, A=0x7F)
[VRAM] Write 0x868A = 0x7F (offset=0x068A, A=0x7F)
[VRAM] Write 0x868B = 0x7F (offset=0x068B, A=0x7F)
[VRAM] Write 0x868C = 0x7F (offset=0x068C, A=0x7F)
[VRAM] Write 0x868D = 0x7F (offset=0x068D, A=0x7F)
[VRAM] Write 0x868E = 0x7F (offset=0x068E, A=0x7F)
[VRAM] Write 0x868F = 0x7F (offset=0x068F, A=0x7F)
[VRAM] Write 0x8690 = 0x7F (offset=0x0690, A=0x7F)
[VRAM] Write 0x8691 = 0x7F (offset=0x0691, A=0x7F)
[VRAM] Write 0x8692 = 0x3F (offset=0x0692, A=0x3F)
[VRAM] Write 0x8693 = 0x3F (offset=0x0693, A=0x3F)
[VRAM] Write 0x8694 = 0x9F (offset=0x0694, A=0x9F)
[VRAM] Write 0x8695 = 0x9F (offset=0x0695, A=0x9F)
[VRAM] Write 0x8696 = 0x8F (offset=0x0696, A=0x8F)
[VRAM] Write 0x8697 = 0x8F (offset=0x0697, A=0x8F)
[VRAM] Write 0x8698 = 0xCF (offset=0x0698, A=0xCF)
[VRAM] Write 0x8699 = 0xCF (offset=0x0699, A=0xCF)
[VRAM] Write 0x869A = 0xE7 (offset=0x069A, A=0xE7)
[VRAM] Write 0x869B = 0xE7 (offset=0x069B, A=0xE7)
[VRAM] Write 0x869C = 0xF3 (offset=0x069C, A=0xF3)
[VRAM] Write 0x869D = 0xF3 (offset=0x069D, A=0xF3)
[VRAM] Write 0x869E = 0xF7 (offset=0x069E, A=0xF7)
[VRAM] Write 0x869F = 0xF7 (offset=0x069F, A=0xF7)
[VRAM] Write 0x86A0 = 0xE0 (offset=0x06A0, A=0xE0)
[VRAM] Write 0x86A1 = 0xE0 (offset=0x06A1, A=0xE0)
[VRAM] Write 0x86A2 = 0xE0 (offset=0x06A2, A=0xE0)
[VRAM] Write 0x86A3 = 0xE0 (offset=0x06A3, A=0xE0)
[VRAM] Write 0x86A4 = 0xE0 (offset=0x06A4, A=0xE0)
[VRAM] Write 0x86A5 = 0xE0 (offset=0x06A5, A=0xE0)
[VRAM] Write 0x86A6 = 0xE0 (offset=0x06A6, A=0xE0)
[VRAM] Write 0x86A7 = 0xE0 (offset=0x06A7, A=0xE0)
[VRAM] Write 0x86A8 = 0xE0 (offset=0x06A8, A=0xE0)
[VRAM] Write 0x86A9 = 0xE0 (offset=0x06A9, A=0xE0)
[VRAM] Write 0x86AA = 0xC0 (offset=0x06AA, A=0xC0)
[VRAM] Write 0x86AB = 0xC0 (offset=0x06AB, A=0xC0)
[VRAM] Write 0x86AC = 0xC0 (offset=0x06AC, A=0xC0)
[VRAM] Write 0x86AD = 0xC0 (offset=0x06AD, A=0xC0)
[VRAM] Write 0x86AE = 0x80 (offset=0x06AE, A=0x80)
[VRAM] Write 0x86AF = 0x80 (offset=0x06AF, A=0x80)
[VRAM] Write 0x86B0 = 0xF0 (offset=0x06B0, A=0xF0)
[VRAM] Write 0x86B1 = 0xF0 (offset=0x06B1, A=0xF0)
[VRAM] Write 0x86B2 = 0xF0 (offset=0x06B2, A=0xF0)
[VRAM] Write 0x86B3 = 0xF0 (offset=0x06B3, A=0xF0)
[VRAM] Write 0x86B4 = 0xF0 (offset=0x06B4, A=0xF0)
[VRAM] Write 0x86B5 = 0xF0 (offset=0x06B5, A=0xF0)
[VRAM] Write 0x86B6 = 0xF0 (offset=0x06B6, A=0xF0)
[VRAM] Write 0x86B7 = 0xF0 (offset=0x06B7, A=0xF0)
[VRAM] Write 0x86B8 = 0xF0 (offset=0x06B8, A=0xF0)
[VRAM] Write 0x86B9 = 0xF0 (offset=0x06B9, A=0xF0)
[VRAM] Write 0x86BA = 0xF0 (offset=0x06BA, A=0xF0)
[VRAM] Write 0x86BB = 0xF0 (offset=0x06BB, A=0xF0)
[VRAM] Write 0x86BC = 0xF0 (offset=0x06BC, A=0xF0)
[VRAM] Write 0x86BD = 0xF0 (offset=0x06BD, A=0xF0)
[VRAM] Write 0x86BE = 0xF0 (offset=0x06BE, A=0xF0)
[VRAM] Write 0x86BF = 0xF0 (offset=0x06BF, A=0xF0)
[VRAM] Write 0x86C0 = 0x00 (offset=0x06C0, A=0x00)
[VRAM] Write 0x86C1 = 0x00 (offset=0x06C1, A=0x00)
[VRAM] Write 0x86C2 = 0x7C (offset=0x06C2, A=0x7C)
[VRAM] Write 0x86C3 = 0x7C (offset=0x06C3, A=0x7C)
[VRAM] Write 0x86C4 = 0x47 (offset=0x06C4, A=0x47)
[VRAM] Write 0x86C5 = 0x47 (offset=0x06C5, A=0x47)
[VRAM] Write 0x86C6 = 0x41 (offset=0x06C6, A=0x41)
[VRAM] Write 0x86C7 = 0x41 (offset=0x06C7, A=0x41)
[VRAM] Write 0x86C8 = 0x40 (offset=0x06C8, A=0x40)
[VRAM] Write 0x86C9 = 0x40 (offset=0x06C9, A=0x40)
[VRAM] Write 0x86CA = 0x40 (offset=0x06CA, A=0x40)
[VRAM] Write 0x86CB = 0x40 (offset=0x06CB, A=0x40)
[VRAM] Write 0x86CC = 0x40 (offset=0x06CC, A=0x40)
[VRAM] Write 0x86CD = 0x40 (offset=0x06CD, A=0x40)
[VRAM] Write 0x86CE = 0x7F (offset=0x06CE, A=0x7F)
[VRAM] Write 0x86CF = 0x40 (offset=0x06CF, A=0x40)
[VRAM] Write 0x86D0 = 0x00 (offset=0x06D0, A=0x00)
[VRAM] Write 0x86D1 = 0x00 (offset=0x06D1, A=0x00)
[VRAM] Write 0x86D2 = 0x01 (offset=0x06D2, A=0x01)
[VRAM] Write 0x86D3 = 0x01 (offset=0x06D3, A=0x01)
[VRAM] Write 0x86D4 = 0x01 (offset=0x06D4, A=0x01)
[VRAM] Write 0x86D5 = 0x01 (offset=0x06D5, A=0x01)
[VRAM] Write 0x86D6 = 0x81 (offset=0x06D6, A=0x81)
[VRAM] Write 0x86D7 = 0x81 (offset=0x06D7, A=0x81)
[VRAM] Write 0x86D8 = 0xC1 (offset=0x06D8, A=0xC1)
[VRAM] Write 0x86D9 = 0xC1 (offset=0x06D9, A=0xC1)
[VRAM] Write 0x86DA = 0x41 (offset=0x06DA, A=0x41)
[VRAM] Write 0x86DB = 0x41 (offset=0x06DB, A=0x41)
[VRAM] Write 0x86DC = 0x61 (offset=0x06DC, A=0x61)
[VRAM] Write 0x86DD = 0x61 (offset=0x06DD, A=0x61)
[VRAM] Write 0x86DE = 0xE1 (offset=0x06DE, A=0xE1)
[VRAM] Write 0x86DF = 0x61 (offset=0x06DF, A=0x61)
[VRAM] Write 0x86E0 = 0x00 (offset=0x06E0, A=0x00)
[VRAM] Write 0x86E1 = 0x00 (offset=0x06E1, A=0x00)
[VRAM] Write 0x86E2 = 0xFE (offset=0x06E2, A=0xFE)
[VRAM] Write 0x86E3 = 0xFE (offset=0x06E3, A=0xFE)
[VRAM] Write 0x86E4 = 0x06 (offset=0x06E4, A=0x06)
[VRAM] Write 0x86E5 = 0x06 (offset=0x06E5, A=0x06)
[VRAM] Write 0x86E6 = 0x06 (offset=0x06E6, A=0x06)
[VRAM] Write 0x86E7 = 0x06 (offset=0x06E7, A=0x06)
[VRAM] Write 0x86E8 = 0x06 (offset=0x06E8, A=0x06)
[VRAM] Write 0x86E9 = 0x06 (offset=0x06E9, A=0x06)
[VRAM] Write 0x86EA = 0x06 (offset=0x06EA, A=0x06)
[VRAM] Write 0x86EB = 0x06 (offset=0x06EB, A=0x06)
[VRAM] Write 0x86EC = 0x06 (offset=0x06EC, A=0x06)
[VRAM] Write 0x86ED = 0x06 (offset=0x06ED, A=0x06)
[VRAM] Write 0x86EE = 0xFE (offset=0x06EE, A=0xFE)
[VRAM] Write 0x86EF = 0x06 (offset=0x06EF, A=0x06)
[VRAM] Write 0x86F0 = 0x00 (offset=0x06F0, A=0x00)
[VRAM] Write 0x86F1 = 0x00 (offset=0x06F1, A=0x00)
[VRAM] Write 0x86F2 = 0x1B (offset=0x06F2, A=0x1B)
[VRAM] Write 0x86F3 = 0x1B (offset=0x06F3, A=0x1B)
[VRAM] Write 0x86F4 = 0x32 (offset=0x06F4, A=0x32)
[VRAM] Write 0x86F5 = 0x32 (offset=0x06F5, A=0x32)
[VRAM] Write 0x86F6 = 0x59 (offset=0x06F6, A=0x59)
[VRAM] Write 0x86F7 = 0x59 (offset=0x06F7, A=0x59)
[VRAM] Write 0x86F8 = 0x4C (offset=0x06F8, A=0x4C)
[VRAM] Write 0x86F9 = 0x4C (offset=0x06F9, A=0x4C)
[VRAM] Write 0x86FA = 0x8C (offset=0x06FA, A=0x8C)
[VRAM] Write 0x86FB = 0x8C (offset=0x06FB, A=0x8C)
[VRAM] Write 0x86FC = 0x86 (offset=0x06FC, A=0x86)
[VRAM] Write 0x86FD = 0x86 (offset=0x06FD, A=0x86)
[VRAM] Write 0x86FE = 0xFF (offset=0x06FE, A=0xFF)
[VRAM] Write 0x86FF = 0x83 (offset=0x06FF, A=0x83)
[VRAM] Write 0x8700 = 0x00 (offset=0x0700, A=0x00)
[VRAM] Write 0x8701 = 0x00 (offset=0x0701, A=0x00)
[VRAM] Write 0x8702 = 0xFF (offset=0x0702, A=0xFF)
[VRAM] Write 0x8703 = 0xFF (offset=0x0703, A=0xFF)
[VRAM] Write 0x8704 = 0x01 (offset=0x0704, A=0x01)
[VRAM] Write 0x8705 = 0x01 (offset=0x0705, A=0x01)
[VRAM] Write 0x8706 = 0x01 (offset=0x0706, A=0x01)
[VRAM] Write 0x8707 = 0x01 (offset=0x0707, A=0x01)
[VRAM] Write 0x8708 = 0x81 (offset=0x0708, A=0x81)
[VRAM] Write 0x8709 = 0x81 (offset=0x0709, A=0x81)
[VRAM] Write 0x870A = 0x41 (offset=0x070A, A=0x41)
[VRAM] Write 0x870B = 0x41 (offset=0x070B, A=0x41)
[VRAM] Write 0x870C = 0x41 (offset=0x070C, A=0x41)
[VRAM] Write 0x870D = 0x41 (offset=0x070D, A=0x41)
[VRAM] Write 0x870E = 0x3F (offset=0x070E, A=0x3F)
[VRAM] Write 0x870F = 0x21 (offset=0x070F, A=0x21)
[VRAM] Write 0x8710 = 0x00 (offset=0x0710, A=0x00)
[VRAM] Write 0x8711 = 0x00 (offset=0x0711, A=0x00)
[VRAM] Write 0x8712 = 0xBE (offset=0x0712, A=0xBE)
[VRAM] Write 0x8713 = 0xBE (offset=0x0713, A=0xBE)
[VRAM] Write 0x8714 = 0x88 (offset=0x0714, A=0x88)
[VRAM] Write 0x8715 = 0x88 (offset=0x0715, A=0x88)
[VRAM] Write 0x8716 = 0x88 (offset=0x0716, A=0x88)
[VRAM] Write 0x8717 = 0x88 (offset=0x0717, A=0x88)
[VRAM] Write 0x8718 = 0x88 (offset=0x0718, A=0x88)
[VRAM] Write 0x8719 = 0x88 (offset=0x0719, A=0x88)
[VRAM] Write 0x871A = 0x88 (offset=0x071A, A=0x88)
[VRAM] Write 0x871B = 0x88 (offset=0x071B, A=0x88)
[VRAM] Write 0x871C = 0x80 (offset=0x071C, A=0x80)
[VRAM] Write 0x871D = 0x80 (offset=0x071D, A=0x80)
[VRAM] Write 0x871E = 0x80 (offset=0x071E, A=0x80)
[VRAM] Write 0x871F = 0x80 (offset=0x071F, A=0x80)
[VRAM] Write 0x8720 = 0x00 (offset=0x0720, A=0x00)
[VRAM] Write 0x8721 = 0x00 (offset=0x0721, A=0x00)
[VRAM] Write 0x8722 = 0x88 (offset=0x0722, A=0x88)
[VRAM] Write 0x8723 = 0x88 (offset=0x0723, A=0x88)
[VRAM] Write 0x8724 = 0xD8 (offset=0x0724, A=0xD8)
[VRAM] Write 0x8725 = 0xD8 (offset=0x0725, A=0xD8)
[VRAM] Write 0x8726 = 0xA8 (offset=0x0726, A=0xA8)
[VRAM] Write 0x8727 = 0xA8 (offset=0x0727, A=0xA8)
[VRAM] Write 0x8728 = 0x88 (offset=0x0728, A=0x88)
[VRAM] Write 0x8729 = 0x88 (offset=0x0729, A=0x88)
[VRAM] Write 0x872A = 0x88 (offset=0x072A, A=0x88)
[VRAM] Write 0x872B = 0x88 (offset=0x072B, A=0x88)
[VRAM] Write 0x872C = 0x00 (offset=0x072C, A=0x00)
[VRAM] Write 0x872D = 0x00 (offset=0x072D, A=0x00)
[VRAM] Write 0x872E = 0x00 (offset=0x072E, A=0x00)
[VRAM] Write 0x872F = 0x00 (offset=0x072F, A=0x00)
[VRAM] Write 0x8730 = 0x7F (offset=0x0730, A=0x7F)
[VRAM] Write 0x8731 = 0x40 (offset=0x0731, A=0x40)
[VRAM] Write 0x8732 = 0x7F (offset=0x0732, A=0x7F)
[VRAM] Write 0x8733 = 0x40 (offset=0x0733, A=0x40)
[VRAM] Write 0x8734 = 0x7F (offset=0x0734, A=0x7F)
[VRAM] Write 0x8735 = 0x40 (offset=0x0735, A=0x40)
[VRAM] Write 0x8736 = 0x7F (offset=0x0736, A=0x7F)
[VRAM] Write 0x8737 = 0x40 (offset=0x0737, A=0x40)
[VRAM] Write 0x8738 = 0x7F (offset=0x0738, A=0x7F)
[VRAM] Write 0x8739 = 0x40 (offset=0x0739, A=0x40)
[VRAM] Write 0x873A = 0x7F (offset=0x073A, A=0x7F)
[VRAM] Write 0x873B = 0x40 (offset=0x073B, A=0x40)
[VRAM] Write 0x873C = 0x7F (offset=0x073C, A=0x7F)
[VRAM] Write 0x873D = 0x40 (offset=0x073D, A=0x40)
[VRAM] Write 0x873E = 0x47 (offset=0x073E, A=0x47)
[VRAM] Write 0x873F = 0x7F (offset=0x073F, A=0x7F)
[VRAM] Write 0x8740 = 0xE1 (offset=0x0740, A=0xE1)
[VRAM] Write 0x8741 = 0x61 (offset=0x0741, A=0x61)
[VRAM] Write 0x8742 = 0xE1 (offset=0x0742, A=0xE1)
[VRAM] Write 0x8743 = 0x61 (offset=0x0743, A=0x61)
[VRAM] Write 0x8744 = 0xE1 (offset=0x0744, A=0xE1)
[VRAM] Write 0x8745 = 0x61 (offset=0x0745, A=0x61)
[VRAM] Write 0x8746 = 0xE1 (offset=0x0746, A=0xE1)
[VRAM] Write 0x8747 = 0x61 (offset=0x0747, A=0x61)
[VRAM] Write 0x8748 = 0xE1 (offset=0x0748, A=0xE1)
[VRAM] Write 0x8749 = 0x61 (offset=0x0749, A=0x61)
[VRAM] Write 0x874A = 0xC1 (offset=0x074A, A=0xC1)
[VRAM] Write 0x874B = 0xC1 (offset=0x074B, A=0xC1)
[VRAM] Write 0x874C = 0xC1 (offset=0x074C, A=0xC1)
[VRAM] Write 0x874D = 0xC1 (offset=0x074D, A=0xC1)
[VRAM] Write 0x874E = 0x81 (offset=0x074E, A=0x81)
[VRAM] Write 0x874F = 0x81 (offset=0x074F, A=0x81)
[VRAM] Write 0x8750 = 0xFE (offset=0x0750, A=0xFE)
[VRAM] Write 0x8751 = 0x06 (offset=0x0751, A=0x06)
[VRAM] Write 0x8752 = 0xFE (offset=0x0752, A=0xFE)
[VRAM] Write 0x8753 = 0x06 (offset=0x0753, A=0x06)
[VRAM] Write 0x8754 = 0xFE (offset=0x0754, A=0xFE)
[VRAM] Write 0x8755 = 0x06 (offset=0x0755, A=0x06)
[VRAM] Write 0x8756 = 0xFE (offset=0x0756, A=0xFE)
[VRAM] Write 0x8757 = 0x06 (offset=0x0757, A=0x06)
[VRAM] Write 0x8758 = 0xFE (offset=0x0758, A=0xFE)
[VRAM] Write 0x8759 = 0x06 (offset=0x0759, A=0x06)
[VRAM] Write 0x875A = 0xFE (offset=0x075A, A=0xFE)
[VRAM] Write 0x875B = 0x06 (offset=0x075B, A=0x06)
[VRAM] Write 0x875C = 0xFE (offset=0x075C, A=0xFE)
[VRAM] Write 0x875D = 0x06 (offset=0x075D, A=0x06)
[VRAM] Write 0x875E = 0x06 (offset=0x075E, A=0x06)
[VRAM] Write 0x875F = 0xFE (offset=0x075F, A=0xFE)
[VRAM] Write 0x8760 = 0xFF (offset=0x0760, A=0xFF)
[VRAM] Write 0x8761 = 0x83 (offset=0x0761, A=0x83)
[VRAM] Write 0x8762 = 0xFF (offset=0x0762, A=0xFF)
[VRAM] Write 0x8763 = 0x81 (offset=0x0763, A=0x81)
[VRAM] Write 0x8764 = 0x7F (offset=0x0764, A=0x7F)
[VRAM] Write 0x8765 = 0x40 (offset=0x0765, A=0x40)
[VRAM] Write 0x8766 = 0x7F (offset=0x0766, A=0x7F)
[VRAM] Write 0x8767 = 0x40 (offset=0x0767, A=0x40)
[VRAM] Write 0x8768 = 0x7F (offset=0x0768, A=0x7F)
[VRAM] Write 0x8769 = 0x40 (offset=0x0769, A=0x40)
[VRAM] Write 0x876A = 0x3F (offset=0x076A, A=0x3F)
[VRAM] Write 0x876B = 0x20 (offset=0x076B, A=0x20)
[VRAM] Write 0x876C = 0x3F (offset=0x076C, A=0x3F)
[VRAM] Write 0x876D = 0x20 (offset=0x076D, A=0x20)
[VRAM] Write 0x876E = 0x10 (offset=0x076E, A=0x10)
[VRAM] Write 0x876F = 0x1F (offset=0x076F, A=0x1F)
[VRAM] Write 0x8770 = 0x1F (offset=0x0770, A=0x1F)
[VRAM] Write 0x8771 = 0x11 (offset=0x0771, A=0x11)
[VRAM] Write 0x8772 = 0x9F (offset=0x0772, A=0x9F)
[VRAM] Write 0x8773 = 0x91 (offset=0x0773, A=0x91)
[VRAM] Write 0x8774 = 0xCF (offset=0x0774, A=0xCF)
[VRAM] Write 0x8775 = 0xC9 (offset=0x0775, A=0xC9)
[VRAM] Write 0x8776 = 0xC7 (offset=0x0776, A=0xC7)
[VRAM] Write 0x8777 = 0xC5 (offset=0x0777, A=0xC5)
[VRAM] Write 0x8778 = 0xE3 (offset=0x0778, A=0xE3)
[VRAM] Write 0x8779 = 0x63 (offset=0x0779, A=0x63)
[VRAM] Write 0x877A = 0xF3 (offset=0x077A, A=0xF3)
[VRAM] Write 0x877B = 0x33 (offset=0x077B, A=0x33)
[VRAM] Write 0x877C = 0xF9 (offset=0x077C, A=0xF9)
[VRAM] Write 0x877D = 0x19 (offset=0x077D, A=0x19)
[VRAM] Write 0x877E = 0x08 (offset=0x077E, A=0x08)
[VRAM] Write 0x877F = 0xF8 (offset=0x077F, A=0xF8)
[VRAM] Write 0x8780 = 0x80 (offset=0x0780, A=0x80)
[VRAM] Write 0x8781 = 0x80 (offset=0x0781, A=0x80)
[VRAM] Write 0x8782 = 0x80 (offset=0x0782, A=0x80)
[VRAM] Write 0x8783 = 0x80 (offset=0x0783, A=0x80)
[VRAM] Write 0x8784 = 0x80 (offset=0x0784, A=0x80)
[VRAM] Write 0x8785 = 0x80 (offset=0x0785, A=0x80)
[VRAM] Write 0x8786 = 0x80 (offset=0x0786, A=0x80)
[VRAM] Write 0x8787 = 0x80 (offset=0x0787, A=0x80)
[VRAM] Write 0x8788 = 0x80 (offset=0x0788, A=0x80)
[VRAM] Write 0x8789 = 0x80 (offset=0x0789, A=0x80)
[VRAM] Write 0x878A = 0x80 (offset=0x078A, A=0x80)
[VRAM] Write 0x878B = 0x80 (offset=0x078B, A=0x80)
[VRAM] Write 0x878C = 0x80 (offset=0x078C, A=0x80)
[VRAM] Write 0x878D = 0x80 (offset=0x078D, A=0x80)
[VRAM] Write 0x878E = 0x80 (offset=0x078E, A=0x80)
[VRAM] Write 0x878F = 0x80 (offset=0x078F, A=0x80)
[VRAM] Write 0x8790 = 0x5F (offset=0x0790, A=0x5F)
[VRAM] Write 0x8791 = 0x7F (offset=0x0791, A=0x7F)
[VRAM] Write 0x8792 = 0x78 (offset=0x0792, A=0x78)
[VRAM] Write 0x8793 = 0x78 (offset=0x0793, A=0x78)
[VRAM] Write 0x8794 = 0x60 (offset=0x0794, A=0x60)
[VRAM] Write 0x8795 = 0x60 (offset=0x0795, A=0x60)
[VRAM] Write 0x8796 = 0x50 (offset=0x0796, A=0x50)
[VRAM] Write 0x8797 = 0x70 (offset=0x0797, A=0x70)
[VRAM] Write 0x8798 = 0x50 (offset=0x0798, A=0x50)
[VRAM] Write 0x8799 = 0x70 (offset=0x0799, A=0x70)
[VRAM] Write 0x879A = 0x48 (offset=0x079A, A=0x48)
[VRAM] Write 0x879B = 0x78 (offset=0x079B, A=0x78)
[VRAM] Write 0x879C = 0x44 (offset=0x079C, A=0x44)
[VRAM] Write 0x879D = 0x7C (offset=0x079D, A=0x7C)
[VRAM] Write 0x879E = 0x7E (offset=0x079E, A=0x7E)
[VRAM] Write 0x879F = 0x7E (offset=0x079F, A=0x7E)
[VRAM] Write 0x87A0 = 0x01 (offset=0x07A0, A=0x01)
[VRAM] Write 0x87A1 = 0x01 (offset=0x07A1, A=0x01)
[VRAM] Write 0x87A2 = 0x01 (offset=0x07A2, A=0x01)
[VRAM] Write 0x87A3 = 0x01 (offset=0x07A3, A=0x01)
[VRAM] Write 0x87A4 = 0x01 (offset=0x07A4, A=0x01)
[VRAM] Write 0x87A5 = 0x01 (offset=0x07A5, A=0x01)
[VRAM] Write 0x87A6 = 0x01 (offset=0x07A6, A=0x01)
[VRAM] Write 0x87A7 = 0x01 (offset=0x07A7, A=0x01)
[VRAM] Write 0x87A8 = 0x01 (offset=0x07A8, A=0x01)
[VRAM] Write 0x87A9 = 0x01 (offset=0x07A9, A=0x01)
[VRAM] Write 0x87AA = 0x01 (offset=0x07AA, A=0x01)
[VRAM] Write 0x87AB = 0x01 (offset=0x07AB, A=0x01)
[VRAM] Write 0x87AC = 0x01 (offset=0x07AC, A=0x01)
[VRAM] Write 0x87AD = 0x01 (offset=0x07AD, A=0x01)
[VRAM] Write 0x87AE = 0x01 (offset=0x07AE, A=0x01)
[VRAM] Write 0x87AF = 0x01 (offset=0x07AF, A=0x01)
[VRAM] Write 0x87B0 = 0x06 (offset=0x07B0, A=0x06)
[VRAM] Write 0x87B1 = 0xFE (offset=0x07B1, A=0xFE)
[VRAM] Write 0x87B2 = 0x06 (offset=0x07B2, A=0x06)
[VRAM] Write 0x87B3 = 0xFE (offset=0x07B3, A=0xFE)
[VRAM] Write 0x87B4 = 0x06 (offset=0x07B4, A=0x06)
[VRAM] Write 0x87B5 = 0xFE (offset=0x07B5, A=0xFE)
[VRAM] Write 0x87B6 = 0x06 (offset=0x07B6, A=0x06)
[VRAM] Write 0x87B7 = 0xFE (offset=0x07B7, A=0xFE)
[VRAM] Write 0x87B8 = 0x06 (offset=0x07B8, A=0x06)
[VRAM] Write 0x87B9 = 0xFE (offset=0x07B9, A=0xFE)
[VRAM] Write 0x87BA = 0x06 (offset=0x07BA, A=0x06)
[VRAM] Write 0x87BB = 0xFE (offset=0x07BB, A=0xFE)
[VRAM] Write 0x87BC = 0x06 (offset=0x07BC, A=0x06)
[VRAM] Write 0x87BD = 0xFE (offset=0x07BD, A=0xFE)
[VRAM] Write 0x87BE = 0xFE (offset=0x07BE, A=0xFE)
[VRAM] Write 0x87BF = 0xFE (offset=0x07BF, A=0xFE)
[VRAM] Write 0x87C0 = 0x08 (offset=0x07C0, A=0x08)
[VRAM] Write 0x87C1 = 0x0F (offset=0x07C1, A=0x0F)
[VRAM] Write 0x87C2 = 0x44 (offset=0x07C2, A=0x44)
[VRAM] Write 0x87C3 = 0x47 (offset=0x07C3, A=0x47)
[VRAM] Write 0x87C4 = 0x64 (offset=0x07C4, A=0x64)
[VRAM] Write 0x87C5 = 0x67 (offset=0x07C5, A=0x67)
[VRAM] Write 0x87C6 = 0x72 (offset=0x07C6, A=0x72)
[VRAM] Write 0x87C7 = 0x73 (offset=0x07C7, A=0x73)
[VRAM] Write 0x87C8 = 0x51 (offset=0x07C8, A=0x51)
[VRAM] Write 0x87C9 = 0x71 (offset=0x07C9, A=0x71)
[VRAM] Write 0x87CA = 0x59 (offset=0x07CA, A=0x59)
[VRAM] Write 0x87CB = 0x79 (offset=0x07CB, A=0x79)
[VRAM] Write 0x87CC = 0x4C (offset=0x07CC, A=0x4C)
[VRAM] Write 0x87CD = 0x7C (offset=0x07CD, A=0x7C)
[VRAM] Write 0x87CE = 0x7E (offset=0x07CE, A=0x7E)
[VRAM] Write 0x87CF = 0x7E (offset=0x07CF, A=0x7E)
[VRAM] Write 0x87D0 = 0x0C (offset=0x07D0, A=0x0C)
[VRAM] Write 0x87D1 = 0xFC (offset=0x07D1, A=0xFC)
[VRAM] Write 0x87D2 = 0x06 (offset=0x07D2, A=0x06)
[VRAM] Write 0x87D3 = 0xFE (offset=0x07D3, A=0xFE)
[VRAM] Write 0x87D4 = 0x03 (offset=0x07D4, A=0x03)
[VRAM] Write 0x87D5 = 0xFF (offset=0x07D5, A=0xFF)
[VRAM] Write 0x87D6 = 0x01 (offset=0x07D6, A=0x01)
[VRAM] Write 0x87D7 = 0xFF (offset=0x07D7, A=0xFF)
[VRAM] Write 0x87D8 = 0x01 (offset=0x07D8, A=0x01)
[VRAM] Write 0x87D9 = 0xFF (offset=0x07D9, A=0xFF)
[VRAM] Write 0x87DA = 0x00 (offset=0x07DA, A=0x00)
[VRAM] Write 0x87DB = 0xFF (offset=0x07DB, A=0xFF)
[VRAM] Write 0x87DC = 0x80 (offset=0x07DC, A=0x80)
[VRAM] Write 0x87DD = 0xFF (offset=0x07DD, A=0xFF)
[VRAM] Write 0x87DE = 0x7F (offset=0x07DE, A=0x7F)
[VRAM] Write 0x87DF = 0x7F (offset=0x07DF, A=0x7F)
[VRAM] Write 0x87E0 = 0x00 (offset=0x07E0, A=0x00)
[VRAM] Write 0x87E1 = 0x00 (offset=0x07E1, A=0x00)
[VRAM] Write 0x87E2 = 0x00 (offset=0x07E2, A=0x00)
[VRAM] Write 0x87E3 = 0x00 (offset=0x07E3, A=0x00)
[VRAM] Write 0x87E4 = 0x00 (offset=0x07E4, A=0x00)
[VRAM] Write 0x87E5 = 0x00 (offset=0x07E5, A=0x00)
[VRAM] Write 0x87E6 = 0x80 (offset=0x07E6, A=0x80)
[VRAM] Write 0x87E7 = 0x80 (offset=0x07E7, A=0x80)
[VRAM] Write 0x87E8 = 0x80 (offset=0x07E8, A=0x80)
[VRAM] Write 0x87E9 = 0x80 (offset=0x07E9, A=0x80)
[VRAM] Write 0x87EA = 0xC0 (offset=0x07EA, A=0xC0)
[VRAM] Write 0x87EB = 0xC0 (offset=0x07EB, A=0xC0)
[VRAM] Write 0x87EC = 0xC0 (offset=0x07EC, A=0xC0)
[VRAM] Write 0x87ED = 0xC0 (offset=0x07ED, A=0xC0)
[VRAM] Write 0x87EE = 0xE0 (offset=0x07EE, A=0xE0)
[VRAM] Write 0x87EF = 0xE0 (offset=0x07EF, A=0xE0)
[VRAM] Write 0x87F0 = 0x7E (offset=0x07F0, A=0x7E)
[VRAM] Write 0x87F1 = 0x7E (offset=0x07F1, A=0x7E)
[VRAM] Write 0x87F2 = 0x7F (offset=0x07F2, A=0x7F)
[VRAM] Write 0x87F3 = 0x7F (offset=0x07F3, A=0x7F)
[VRAM] Write 0x87F4 = 0x7F (offset=0x07F4, A=0x7F)
[VRAM] Write 0x87F5 = 0x7F (offset=0x07F5, A=0x7F)
[VRAM] Write 0x87F6 = 0x7F (offset=0x07F6, A=0x7F)
[VRAM] Write 0x87F7 = 0x7F (offset=0x07F7, A=0x7F)
[VRAM] Write 0x87F8 = 0x7F (offset=0x07F8, A=0x7F)
[VRAM] Write 0x87F9 = 0x7F (offset=0x07F9, A=0x7F)
[VRAM] Write 0x87FA = 0x7F (offset=0x07FA, A=0x7F)
[VRAM] Write 0x87FB = 0x7F (offset=0x07FB, A=0x7F)
[VRAM] Write 0x87FC = 0x7F (offset=0x07FC, A=0x7F)
[VRAM] Write 0x87FD = 0x7F (offset=0x07FD, A=0x7F)
[VRAM] Write 0x87FE = 0x7F (offset=0x07FE, A=0x7F)
[VRAM] Write 0x87FF = 0x7F (offset=0x07FF, A=0x7F)
[VRAM] Write 0x8800 = 0x00 (offset=0x0800, A=0x00)
[VRAM] Write 0x8801 = 0x00 (offset=0x0801, A=0x00)
[VRAM] Write 0x8802 = 0x03 (offset=0x0802, A=0x03)
[VRAM] Write 0x8803 = 0x03 (offset=0x0803, A=0x03)
[VRAM] Write 0x8804 = 0x02 (offset=0x0804, A=0x02)
[VRAM] Write 0x8805 = 0x02 (offset=0x0805, A=0x02)
[VRAM] Write 0x8806 = 0x02 (offset=0x0806, A=0x02)
[VRAM] Write 0x8807 = 0x02 (offset=0x0807, A=0x02)
[VRAM] Write 0x8808 = 0x02 (offset=0x0808, A=0x02)
[VRAM] Write 0x8809 = 0x02 (offset=0x0809, A=0x02)
[VRAM] Write 0x880A = 0x02 (offset=0x080A, A=0x02)
[VRAM] Write 0x880B = 0x02 (offset=0x080B, A=0x02)
[VRAM] Write 0x880C = 0x02 (offset=0x080C, A=0x02)
[VRAM] Write 0x880D = 0x02 (offset=0x080D, A=0x02)
[VRAM] Write 0x880E = 0x03 (offset=0x080E, A=0x03)
[VRAM] Write 0x880F = 0x02 (offset=0x080F, A=0x02)
[VRAM] Write 0x8810 = 0x00 (offset=0x0810, A=0x00)
[VRAM] Write 0x8811 = 0x00 (offset=0x0811, A=0x00)
[VRAM] Write 0x8812 = 0xFB (offset=0x0812, A=0xFB)
[VRAM] Write 0x8813 = 0xFB (offset=0x0813, A=0xFB)
[VRAM] Write 0x8814 = 0x0A (offset=0x0814, A=0x0A)
[VRAM] Write 0x8815 = 0x0A (offset=0x0815, A=0x0A)
[VRAM] Write 0x8816 = 0x12 (offset=0x0816, A=0x12)
[VRAM] Write 0x8817 = 0x12 (offset=0x0817, A=0x12)
[VRAM] Write 0x8818 = 0x22 (offset=0x0818, A=0x22)
[VRAM] Write 0x8819 = 0x22 (offset=0x0819, A=0x22)
[VRAM] Write 0x881A = 0x22 (offset=0x081A, A=0x22)
[VRAM] Write 0x881B = 0x22 (offset=0x081B, A=0x22)
[VRAM] Write 0x881C = 0x42 (offset=0x081C, A=0x42)
[VRAM] Write 0x881D = 0x42 (offset=0x081D, A=0x42)
[VRAM] Write 0x881E = 0xC3 (offset=0x081E, A=0xC3)
[VRAM] Write 0x881F = 0x42 (offset=0x081F, A=0x42)
[VRAM] Write 0x8820 = 0x00 (offset=0x0820, A=0x00)
[VRAM] Write 0x8821 = 0x00 (offset=0x0821, A=0x00)
[VRAM] Write 0x8822 = 0xFD (offset=0x0822, A=0xFD)
[VRAM] Write 0x8823 = 0xFD (offset=0x0823, A=0xFD)
[VRAM] Write 0x8824 = 0x0D (offset=0x0824, A=0x0D)
[VRAM] Write 0x8825 = 0x0D (offset=0x0825, A=0x0D)
[VRAM] Write 0x8826 = 0x0C (offset=0x0826, A=0x0C)
[VRAM] Write 0x8827 = 0x0C (offset=0x0827, A=0x0C)
[VRAM] Write 0x8828 = 0x0C (offset=0x0828, A=0x0C)
[VRAM] Write 0x8829 = 0x0C (offset=0x0829, A=0x0C)
[VRAM] Write 0x882A = 0x0C (offset=0x082A, A=0x0C)
[VRAM] Write 0x882B = 0x0C (offset=0x082B, A=0x0C)
[VRAM] Write 0x882C = 0x0C (offset=0x082C, A=0x0C)
[VRAM] Write 0x882D = 0x0C (offset=0x082D, A=0x0C)
[VRAM] Write 0x882E = 0xFC (offset=0x082E, A=0xFC)
[VRAM] Write 0x882F = 0x0C (offset=0x082F, A=0x0C)
[VRAM] Write 0x8830 = 0x00 (offset=0x0830, A=0x00)
[VRAM] Write 0x8831 = 0x00 (offset=0x0831, A=0x00)
[VRAM] Write 0x8832 = 0xFC (offset=0x0832, A=0xFC)
[VRAM] Write 0x8833 = 0xFC (offset=0x0833, A=0xFC)
[VRAM] Write 0x8834 = 0x0C (offset=0x0834, A=0x0C)
[VRAM] Write 0x8835 = 0x0C (offset=0x0835, A=0x0C)
[VRAM] Write 0x8836 = 0x8C (offset=0x0836, A=0x8C)
[VRAM] Write 0x8837 = 0x8C (offset=0x0837, A=0x8C)
[VRAM] Write 0x8838 = 0x4C (offset=0x0838, A=0x4C)
[VRAM] Write 0x8839 = 0x4C (offset=0x0839, A=0x4C)
[VRAM] Write 0x883A = 0x4C (offset=0x083A, A=0x4C)
[VRAM] Write 0x883B = 0x4C (offset=0x083B, A=0x4C)
[VRAM] Write 0x883C = 0x2C (offset=0x083C, A=0x2C)
[VRAM] Write 0x883D = 0x2C (offset=0x083D, A=0x2C)
[VRAM] Write 0x883E = 0x3C (offset=0x083E, A=0x3C)
[VRAM] Write 0x883F = 0x2C (offset=0x083F, A=0x2C)
[VRAM] Write 0x8840 = 0x03 (offset=0x0840, A=0x03)
[VRAM] Write 0x8841 = 0x02 (offset=0x0841, A=0x02)
[VRAM] Write 0x8842 = 0x03 (offset=0x0842, A=0x03)
[VRAM] Write 0x8843 = 0x02 (offset=0x0843, A=0x02)
[VRAM] Write 0x8844 = 0x03 (offset=0x0844, A=0x03)
[VRAM] Write 0x8845 = 0x03 (offset=0x0845, A=0x03)
[VRAM] Write 0x8846 = 0x03 (offset=0x0846, A=0x03)
[VRAM] Write 0x8847 = 0x03 (offset=0x0847, A=0x03)
[VRAM] Write 0x8848 = 0x02 (offset=0x0848, A=0x02)
[VRAM] Write 0x8849 = 0x02 (offset=0x0849, A=0x02)
[VRAM] Write 0x884A = 0x00 (offset=0x084A, A=0x00)
[VRAM] Write 0x884B = 0x00 (offset=0x084B, A=0x00)
[VRAM] Write 0x884C = 0x00 (offset=0x084C, A=0x00)
[VRAM] Write 0x884D = 0x00 (offset=0x084D, A=0x00)
[VRAM] Write 0x884E = 0x00 (offset=0x084E, A=0x00)
[VRAM] Write 0x884F = 0x00 (offset=0x084F, A=0x00)
[VRAM] Write 0x8850 = 0x83 (offset=0x0850, A=0x83)
[VRAM] Write 0x8851 = 0x82 (offset=0x0851, A=0x82)
[VRAM] Write 0x8852 = 0x83 (offset=0x0852, A=0x83)
[VRAM] Write 0x8853 = 0x82 (offset=0x0853, A=0x82)
[VRAM] Write 0x8854 = 0x03 (offset=0x0854, A=0x03)
[VRAM] Write 0x8855 = 0x02 (offset=0x0855, A=0x02)
[VRAM] Write 0x8856 = 0x03 (offset=0x0856, A=0x03)
[VRAM] Write 0x8857 = 0x02 (offset=0x0857, A=0x02)
[VRAM] Write 0x8858 = 0x03 (offset=0x0858, A=0x03)
[VRAM] Write 0x8859 = 0x02 (offset=0x0859, A=0x02)
[VRAM] Write 0x885A = 0x03 (offset=0x085A, A=0x03)
[VRAM] Write 0x885B = 0x02 (offset=0x085B, A=0x02)
[VRAM] Write 0x885C = 0x03 (offset=0x085C, A=0x03)
[VRAM] Write 0x885D = 0x02 (offset=0x085D, A=0x02)
[VRAM] Write 0x885E = 0x02 (offset=0x085E, A=0x02)
[VRAM] Write 0x885F = 0x03 (offset=0x085F, A=0x03)
[VRAM] Write 0x8860 = 0xFC (offset=0x0860, A=0xFC)
[VRAM] Write 0x8861 = 0x0C (offset=0x0861, A=0x0C)
[VRAM] Write 0x8862 = 0xFC (offset=0x0862, A=0xFC)
[VRAM] Write 0x8863 = 0x0C (offset=0x0863, A=0x0C)
[VRAM] Write 0x8864 = 0xFC (offset=0x0864, A=0xFC)
[VRAM] Write 0x8865 = 0x0C (offset=0x0865, A=0x0C)
[VRAM] Write 0x8866 = 0xFC (offset=0x0866, A=0xFC)
[VRAM] Write 0x8867 = 0x0C (offset=0x0867, A=0x0C)
[VRAM] Write 0x8868 = 0xFC (offset=0x0868, A=0xFC)
[VRAM] Write 0x8869 = 0x0C (offset=0x0869, A=0x0C)
[VRAM] Write 0x886A = 0xFC (offset=0x086A, A=0xFC)
[VRAM] Write 0x886B = 0x0C (offset=0x086B, A=0x0C)
[VRAM] Write 0x886C = 0xFC (offset=0x086C, A=0xFC)
[VRAM] Write 0x886D = 0x0C (offset=0x086D, A=0x0C)
[VRAM] Write 0x886E = 0x0C (offset=0x086E, A=0x0C)
[VRAM] Write 0x886F = 0xFC (offset=0x086F, A=0xFC)
[VRAM] Write 0x8870 = 0x1C (offset=0x0870, A=0x1C)
[VRAM] Write 0x8871 = 0x1C (offset=0x0871, A=0x1C)
[VRAM] Write 0x8872 = 0x1C (offset=0x0872, A=0x1C)
[VRAM] Write 0x8873 = 0x1C (offset=0x0873, A=0x1C)
[VRAM] Write 0x8874 = 0x0C (offset=0x0874, A=0x0C)
[VRAM] Write 0x8875 = 0x0C (offset=0x0875, A=0x0C)
[VRAM] Write 0x8876 = 0x0C (offset=0x0876, A=0x0C)
[VRAM] Write 0x8877 = 0x0C (offset=0x0877, A=0x0C)
[VRAM] Write 0x8878 = 0x04 (offset=0x0878, A=0x04)
[VRAM] Write 0x8879 = 0x04 (offset=0x0879, A=0x04)
[VRAM] Write 0x887A = 0x00 (offset=0x087A, A=0x00)
[VRAM] Write 0x887B = 0x00 (offset=0x087B, A=0x00)
[VRAM] Write 0x887C = 0x00 (offset=0x087C, A=0x00)
[VRAM] Write 0x887D = 0x00 (offset=0x087D, A=0x00)
[VRAM] Write 0x887E = 0x00 (offset=0x087E, A=0x00)
[VRAM] Write 0x887F = 0x00 (offset=0x087F, A=0x00)
[VRAM] Write 0x8880 = 0x02 (offset=0x0880, A=0x02)
[VRAM] Write 0x8881 = 0x03 (offset=0x0881, A=0x03)
[VRAM] Write 0x8882 = 0x02 (offset=0x0882, A=0x02)
[VRAM] Write 0x8883 = 0x03 (offset=0x0883, A=0x03)
[VRAM] Write 0x8884 = 0x02 (offset=0x0884, A=0x02)
[VRAM] Write 0x8885 = 0x03 (offset=0x0885, A=0x03)
[VRAM] Write 0x8886 = 0x02 (offset=0x0886, A=0x02)
[VRAM] Write 0x8887 = 0x03 (offset=0x0887, A=0x03)
[VRAM] Write 0x8888 = 0x02 (offset=0x0888, A=0x02)
[VRAM] Write 0x8889 = 0x03 (offset=0x0889, A=0x03)
[VRAM] Write 0x888A = 0x02 (offset=0x088A, A=0x02)
[VRAM] Write 0x888B = 0x03 (offset=0x088B, A=0x03)
[VRAM] Write 0x888C = 0x02 (offset=0x088C, A=0x02)
[VRAM] Write 0x888D = 0x03 (offset=0x088D, A=0x03)
[VRAM] Write 0x888E = 0x03 (offset=0x088E, A=0x03)
[VRAM] Write 0x888F = 0x03 (offset=0x088F, A=0x03)
[VRAM] Write 0x8890 = 0x0C (offset=0x0890, A=0x0C)
[VRAM] Write 0x8891 = 0xFC (offset=0x0891, A=0xFC)
[VRAM] Write 0x8892 = 0x0C (offset=0x0892, A=0x0C)
[VRAM] Write 0x8893 = 0xFC (offset=0x0893, A=0xFC)
[VRAM] Write 0x8894 = 0x0C (offset=0x0894, A=0x0C)
[VRAM] Write 0x8895 = 0xFC (offset=0x0895, A=0xFC)
[VRAM] Write 0x8896 = 0x0C (offset=0x0896, A=0x0C)
[VRAM] Write 0x8897 = 0xFC (offset=0x0897, A=0xFC)
[VRAM] Write 0x8898 = 0x0C (offset=0x0898, A=0x0C)
[VRAM] Write 0x8899 = 0xFC (offset=0x0899, A=0xFC)
[VRAM] Write 0x889A = 0x0C (offset=0x089A, A=0x0C)
[VRAM] Write 0x889B = 0xFC (offset=0x089B, A=0xFC)
[VRAM] Write 0x889C = 0x0C (offset=0x089C, A=0x0C)
[VRAM] Write 0x889D = 0xFC (offset=0x089D, A=0xFC)
[VRAM] Write 0x889E = 0xFC (offset=0x089E, A=0xFC)
[VRAM] Write 0x889F = 0xFC (offset=0x089F, A=0xFC)
[VRAM] Write 0x88A0 = 0x03 (offset=0x08A0, A=0x03)
[VRAM] Write 0x88A1 = 0x03 (offset=0x08A1, A=0x03)
[VRAM] Write 0x88A2 = 0x03 (offset=0x08A2, A=0x03)
[VRAM] Write 0x88A3 = 0x03 (offset=0x08A3, A=0x03)
[VRAM] Write 0x88A4 = 0x03 (offset=0x08A4, A=0x03)
[VRAM] Write 0x88A5 = 0x03 (offset=0x08A5, A=0x03)
[VRAM] Write 0x88A6 = 0x03 (offset=0x08A6, A=0x03)
[VRAM] Write 0x88A7 = 0x03 (offset=0x08A7, A=0x03)
[VRAM] Write 0x88A8 = 0x03 (offset=0x08A8, A=0x03)
[VRAM] Write 0x88A9 = 0x03 (offset=0x08A9, A=0x03)
[VRAM] Write 0x88AA = 0x03 (offset=0x08AA, A=0x03)
[VRAM] Write 0x88AB = 0x03 (offset=0x08AB, A=0x03)
[VRAM] Write 0x88AC = 0x03 (offset=0x08AC, A=0x03)
[VRAM] Write 0x88AD = 0x03 (offset=0x08AD, A=0x03)
[VRAM] Write 0x88AE = 0x03 (offset=0x08AE, A=0x03)
[VRAM] Write 0x88AF = 0x03 (offset=0x08AF, A=0x03)
[VRAM] Write 0x88B0 = 0xFC (offset=0x08B0, A=0xFC)
[VRAM] Write 0x88B1 = 0xFC (offset=0x08B1, A=0xFC)
[VRAM] Write 0x88B2 = 0xFC (offset=0x08B2, A=0xFC)
[VRAM] Write 0x88B3 = 0xFC (offset=0x08B3, A=0xFC)
[VRAM] Write 0x88B4 = 0xFC (offset=0x08B4, A=0xFC)
[VRAM] Write 0x88B5 = 0xFC (offset=0x08B5, A=0xFC)
[VRAM] Write 0x88B6 = 0xFC (offset=0x08B6, A=0xFC)
[VRAM] Write 0x88B7 = 0xFC (offset=0x08B7, A=0xFC)
[VRAM] Write 0x88B8 = 0xFC (offset=0x08B8, A=0xFC)
[VRAM] Write 0x88B9 = 0xFC (offset=0x08B9, A=0xFC)
[VRAM] Write 0x88BA = 0xFC (offset=0x08BA, A=0xFC)
[VRAM] Write 0x88BB = 0xFC (offset=0x08BB, A=0xFC)
[VRAM] Write 0x88BC = 0xFC (offset=0x08BC, A=0xFC)
[VRAM] Write 0x88BD = 0xFC (offset=0x08BD, A=0xFC)
[VRAM] Write 0x88BE = 0xFC (offset=0x08BE, A=0xFC)
[VRAM] Write 0x88BF = 0xFC (offset=0x08BF, A=0xFC)
[VRAM] Write 0x88C0 = 0xFF (offset=0x08C0, A=0xFF)
[VRAM] Write 0x88C1 = 0x00 (offset=0x08C1, A=0x00)
[VRAM] Write 0x88C2 = 0xFF (offset=0x08C2, A=0xFF)
[VRAM] Write 0x88C3 = 0x00 (offset=0x08C3, A=0x00)
[VRAM] Write 0x88C4 = 0xFF (offset=0x08C4, A=0xFF)
[VRAM] Write 0x88C5 = 0x00 (offset=0x08C5, A=0x00)
[VRAM] Write 0x88C6 = 0xFF (offset=0x08C6, A=0xFF)
[VRAM] Write 0x88C7 = 0x00 (offset=0x08C7, A=0x00)
[VRAM] Write 0x88C8 = 0xFF (offset=0x08C8, A=0xFF)
[VRAM] Write 0x88C9 = 0x00 (offset=0x08C9, A=0x00)
[VRAM] Write 0x88CA = 0xFF (offset=0x08CA, A=0xFF)
[VRAM] Write 0x88CB = 0x00 (offset=0x08CB, A=0x00)
[VRAM] Write 0x88CC = 0xFF (offset=0x08CC, A=0xFF)
[VRAM] Write 0x88CD = 0x00 (offset=0x08CD, A=0x00)
[VRAM] Write 0x88CE = 0xFF (offset=0x08CE, A=0xFF)
[VRAM] Write 0x88CF = 0x00 (offset=0x08CF, A=0x00)
[VRAM] Write 0x88D0 = 0x00 (offset=0x08D0, A=0x00)
[VRAM] Write 0x88D1 = 0xFF (offset=0x08D1, A=0xFF)
[VRAM] Write 0x88D2 = 0x00 (offset=0x08D2, A=0x00)
[VRAM] Write 0x88D3 = 0xFF (offset=0x08D3, A=0xFF)
[VRAM] Write 0x88D4 = 0x00 (offset=0x08D4, A=0x00)
[VRAM] Write 0x88D5 = 0xFF (offset=0x08D5, A=0xFF)
[VRAM] Write 0x88D6 = 0x00 (offset=0x08D6, A=0x00)
[VRAM] Write 0x88D7 = 0xFF (offset=0x08D7, A=0xFF)
[VRAM] Write 0x88D8 = 0x00 (offset=0x08D8, A=0x00)
[VRAM] Write 0x88D9 = 0xFF (offset=0x08D9, A=0xFF)
[VRAM] Write 0x88DA = 0x00 (offset=0x08DA, A=0x00)
[VRAM] Write 0x88DB = 0xFF (offset=0x08DB, A=0xFF)
[VRAM] Write 0x88DC = 0x00 (offset=0x08DC, A=0x00)
[VRAM] Write 0x88DD = 0xFF (offset=0x08DD, A=0xFF)
[VRAM] Write 0x88DE = 0x00 (offset=0x08DE, A=0x00)
[VRAM] Write 0x88DF = 0xFF (offset=0x08DF, A=0xFF)
[VRAM] Write 0x88E0 = 0xFF (offset=0x08E0, A=0xFF)
[VRAM] Write 0x88E1 = 0xFF (offset=0x08E1, A=0xFF)
[VRAM] Write 0x88E2 = 0xFF (offset=0x08E2, A=0xFF)
[VRAM] Write 0x88E3 = 0xFF (offset=0x08E3, A=0xFF)
[VRAM] Write 0x88E4 = 0xFF (offset=0x08E4, A=0xFF)
[VRAM] Write 0x88E5 = 0xFF (offset=0x08E5, A=0xFF)
[VRAM] Write 0x88E6 = 0xFF (offset=0x08E6, A=0xFF)
[VRAM] Write 0x88E7 = 0xFF (offset=0x08E7, A=0xFF)
[VRAM] Write 0x88E8 = 0xFF (offset=0x08E8, A=0xFF)
[VRAM] Write 0x88E9 = 0xFF (offset=0x08E9, A=0xFF)
[VRAM] Write 0x88EA = 0xFF (offset=0x08EA, A=0xFF)
[VRAM] Write 0x88EB = 0xFF (offset=0x08EB, A=0xFF)
[VRAM] Write 0x88EC = 0xFF (offset=0x08EC, A=0xFF)
[VRAM] Write 0x88ED = 0xFF (offset=0x08ED, A=0xFF)
[VRAM] Write 0x88EE = 0xFF (offset=0x08EE, A=0xFF)
[VRAM] Write 0x88EF = 0xFF (offset=0x08EF, A=0xFF)
[VRAM] Write 0x88F0 = 0x00 (offset=0x08F0, A=0x00)
[VRAM] Write 0x88F1 = 0x00 (offset=0x08F1, A=0x00)
[VRAM] Write 0x88F2 = 0x01 (offset=0x08F2, A=0x01)
[VRAM] Write 0x88F3 = 0x01 (offset=0x08F3, A=0x01)
[VRAM] Write 0x88F4 = 0x03 (offset=0x08F4, A=0x03)
[VRAM] Write 0x88F5 = 0x03 (offset=0x08F5, A=0x03)
[VRAM] Write 0x88F6 = 0x07 (offset=0x08F6, A=0x07)
[VRAM] Write 0x88F7 = 0x07 (offset=0x08F7, A=0x07)
[VRAM] Write 0x88F8 = 0x0F (offset=0x08F8, A=0x0F)
[VRAM] Write 0x88F9 = 0x0F (offset=0x08F9, A=0x0F)
[VRAM] Write 0x88FA = 0x1F (offset=0x08FA, A=0x1F)
[VRAM] Write 0x88FB = 0x1F (offset=0x08FB, A=0x1F)
[VRAM] Write 0x88FC = 0x3F (offset=0x08FC, A=0x3F)
[VRAM] Write 0x88FD = 0x3F (offset=0x08FD, A=0x3F)
[VRAM] Write 0x88FE = 0x7F (offset=0x08FE, A=0x7F)
[VRAM] Write 0x88FF = 0x7F (offset=0x08FF, A=0x7F)
[VRAM] Write 0x8900 = 0x00 (offset=0x0900, A=0x00)
[VRAM] Write 0x8901 = 0x00 (offset=0x0901, A=0x00)
[VRAM] Write 0x8902 = 0xFF (offset=0x0902, A=0xFF)
[VRAM] Write 0x8903 = 0xFF (offset=0x0903, A=0xFF)
[VRAM] Write 0x8904 = 0x83 (offset=0x0904, A=0x83)
[VRAM] Write 0x8905 = 0x83 (offset=0x0905, A=0x83)
[VRAM] Write 0x8906 = 0x83 (offset=0x0906, A=0x83)
[VRAM] Write 0x8907 = 0x83 (offset=0x0907, A=0x83)
[VRAM] Write 0x8908 = 0x83 (offset=0x0908, A=0x83)
[VRAM] Write 0x8909 = 0x83 (offset=0x0909, A=0x83)
[VRAM] Write 0x890A = 0x83 (offset=0x090A, A=0x83)
[VRAM] Write 0x890B = 0x83 (offset=0x090B, A=0x83)
[VRAM] Write 0x890C = 0x83 (offset=0x090C, A=0x83)
[VRAM] Write 0x890D = 0x83 (offset=0x090D, A=0x83)
[VRAM] Write 0x890E = 0xFF (offset=0x090E, A=0xFF)
[VRAM] Write 0x890F = 0x83 (offset=0x090F, A=0x83)
[VRAM] Write 0x8910 = 0x00 (offset=0x0910, A=0x00)
[VRAM] Write 0x8911 = 0x00 (offset=0x0911, A=0x00)
[VRAM] Write 0x8912 = 0x7F (offset=0x0912, A=0x7F)
[VRAM] Write 0x8913 = 0x7F (offset=0x0913, A=0x7F)
[VRAM] Write 0x8914 = 0x20 (offset=0x0914, A=0x20)
[VRAM] Write 0x8915 = 0x20 (offset=0x0915, A=0x20)
[VRAM] Write 0x8916 = 0x10 (offset=0x0916, A=0x10)
[VRAM] Write 0x8917 = 0x10 (offset=0x0917, A=0x10)
[VRAM] Write 0x8918 = 0x08 (offset=0x0918, A=0x08)
[VRAM] Write 0x8919 = 0x08 (offset=0x0919, A=0x08)
[VRAM] Write 0x891A = 0x04 (offset=0x091A, A=0x04)
[VRAM] Write 0x891B = 0x04 (offset=0x091B, A=0x04)
[VRAM] Write 0x891C = 0x02 (offset=0x091C, A=0x02)
[VRAM] Write 0x891D = 0x02 (offset=0x091D, A=0x02)
[VRAM] Write 0x891E = 0x01 (offset=0x091E, A=0x01)
[VRAM] Write 0x891F = 0x01 (offset=0x091F, A=0x01)
[VRAM] Write 0x8920 = 0x00 (offset=0x0920, A=0x00)
[VRAM] Write 0x8921 = 0x00 (offset=0x0921, A=0x00)
[VRAM] Write 0x8922 = 0xF3 (offset=0x0922, A=0xF3)
[VRAM] Write 0x8923 = 0xF3 (offset=0x0923, A=0xF3)
[VRAM] Write 0x8924 = 0x32 (offset=0x0924, A=0x32)
[VRAM] Write 0x8925 = 0x32 (offset=0x0925, A=0x32)
[VRAM] Write 0x8926 = 0x32 (offset=0x0926, A=0x32)
[VRAM] Write 0x8927 = 0x32 (offset=0x0927, A=0x32)
[VRAM] Write 0x8928 = 0x32 (offset=0x0928, A=0x32)
[VRAM] Write 0x8929 = 0x32 (offset=0x0929, A=0x32)
[VRAM] Write 0x892A = 0x32 (offset=0x092A, A=0x32)
[VRAM] Write 0x892B = 0x32 (offset=0x092B, A=0x32)
[VRAM] Write 0x892C = 0x32 (offset=0x092C, A=0x32)
[VRAM] Write 0x892D = 0x32 (offset=0x092D, A=0x32)
[VRAM] Write 0x892E = 0xF3 (offset=0x092E, A=0xF3)
[VRAM] Write 0x892F = 0x32 (offset=0x092F, A=0x32)
[VRAM] Write 0x8930 = 0xFF (offset=0x0930, A=0xFF)
[VRAM] Write 0x8931 = 0x83 (offset=0x0931, A=0x83)
[VRAM] Write 0x8932 = 0xFF (offset=0x0932, A=0xFF)
[VRAM] Write 0x8933 = 0x83 (offset=0x0933, A=0x83)
[VRAM] Write 0x8934 = 0xFF (offset=0x0934, A=0xFF)
[VRAM] Write 0x8935 = 0x83 (offset=0x0935, A=0x83)
[VRAM] Write 0x8936 = 0xFF (offset=0x0936, A=0xFF)
[VRAM] Write 0x8937 = 0x83 (offset=0x0937, A=0x83)
[VRAM] Write 0x8938 = 0xFF (offset=0x0938, A=0xFF)
[VRAM] Write 0x8939 = 0x83 (offset=0x0939, A=0x83)
[VRAM] Write 0x893A = 0xFF (offset=0x093A, A=0xFF)
[VRAM] Write 0x893B = 0x83 (offset=0x093B, A=0x83)
[VRAM] Write 0x893C = 0xFF (offset=0x093C, A=0xFF)
[VRAM] Write 0x893D = 0x83 (offset=0x093D, A=0x83)
[VRAM] Write 0x893E = 0x83 (offset=0x093E, A=0x83)
[VRAM] Write 0x893F = 0xFF (offset=0x093F, A=0xFF)
[VRAM] Write 0x8940 = 0x00 (offset=0x0940, A=0x00)
[VRAM] Write 0x8941 = 0x00 (offset=0x0941, A=0x00)
[VRAM] Write 0x8942 = 0x00 (offset=0x0942, A=0x00)
[VRAM] Write 0x8943 = 0x00 (offset=0x0943, A=0x00)
[VRAM] Write 0x8944 = 0x01 (offset=0x0944, A=0x01)
[VRAM] Write 0x8945 = 0x01 (offset=0x0945, A=0x01)
[VRAM] Write 0x8946 = 0x03 (offset=0x0946, A=0x03)
[VRAM] Write 0x8947 = 0x03 (offset=0x0947, A=0x03)
[VRAM] Write 0x8948 = 0x07 (offset=0x0948, A=0x07)
[VRAM] Write 0x8949 = 0x07 (offset=0x0949, A=0x07)
[VRAM] Write 0x894A = 0x0F (offset=0x094A, A=0x0F)
[VRAM] Write 0x894B = 0x0B (offset=0x094B, A=0x0B)
[VRAM] Write 0x894C = 0x1F (offset=0x094C, A=0x1F)
[VRAM] Write 0x894D = 0x13 (offset=0x094D, A=0x13)
[VRAM] Write 0x894E = 0x23 (offset=0x094E, A=0x23)
[VRAM] Write 0x894F = 0x3F (offset=0x094F, A=0x3F)
[VRAM] Write 0x8950 = 0xF3 (offset=0x0950, A=0xF3)
[VRAM] Write 0x8951 = 0xB2 (offset=0x0951, A=0xB2)
[VRAM] Write 0x8952 = 0x73 (offset=0x0952, A=0x73)
[VRAM] Write 0x8953 = 0x72 (offset=0x0953, A=0x72)
[VRAM] Write 0x8954 = 0x33 (offset=0x0954, A=0x33)
[VRAM] Write 0x8955 = 0x33 (offset=0x0955, A=0x33)
[VRAM] Write 0x8956 = 0x13 (offset=0x0956, A=0x13)
[VRAM] Write 0x8957 = 0x13 (offset=0x0957, A=0x13)
[VRAM] Write 0x8958 = 0x02 (offset=0x0958, A=0x02)
[VRAM] Write 0x8959 = 0x02 (offset=0x0959, A=0x02)
[VRAM] Write 0x895A = 0x00 (offset=0x095A, A=0x00)
[VRAM] Write 0x895B = 0x00 (offset=0x095B, A=0x00)
[VRAM] Write 0x895C = 0x00 (offset=0x095C, A=0x00)
[VRAM] Write 0x895D = 0x00 (offset=0x095D, A=0x00)
[VRAM] Write 0x895E = 0x00 (offset=0x095E, A=0x00)
[VRAM] Write 0x895F = 0x00 (offset=0x095F, A=0x00)
[VRAM] Write 0x8960 = 0x83 (offset=0x0960, A=0x83)
[VRAM] Write 0x8961 = 0xFF (offset=0x0961, A=0xFF)
[VRAM] Write 0x8962 = 0x83 (offset=0x0962, A=0x83)
[VRAM] Write 0x8963 = 0xFF (offset=0x0963, A=0xFF)
[VRAM] Write 0x8964 = 0x83 (offset=0x0964, A=0x83)
[VRAM] Write 0x8965 = 0xFF (offset=0x0965, A=0xFF)
[VRAM] Write 0x8966 = 0x83 (offset=0x0966, A=0x83)
[VRAM] Write 0x8967 = 0xFF (offset=0x0967, A=0xFF)
[VRAM] Write 0x8968 = 0x83 (offset=0x0968, A=0x83)
[VRAM] Write 0x8969 = 0xFF (offset=0x0969, A=0xFF)
[VRAM] Write 0x896A = 0x83 (offset=0x096A, A=0x83)
[VRAM] Write 0x896B = 0xFF (offset=0x096B, A=0xFF)
[VRAM] Write 0x896C = 0x83 (offset=0x096C, A=0x83)
[VRAM] Write 0x896D = 0xFF (offset=0x096D, A=0xFF)
[VRAM] Write 0x896E = 0xFF (offset=0x096E, A=0xFF)
[VRAM] Write 0x896F = 0xFF (offset=0x096F, A=0xFF)
[VRAM] Write 0x8970 = 0x43 (offset=0x0970, A=0x43)
[VRAM] Write 0x8971 = 0x7F (offset=0x0971, A=0x7F)
[VRAM] Write 0x8972 = 0x23 (offset=0x0972, A=0x23)
[VRAM] Write 0x8973 = 0x3F (offset=0x0973, A=0x3F)
[VRAM] Write 0x8974 = 0x13 (offset=0x0974, A=0x13)
[VRAM] Write 0x8975 = 0x1F (offset=0x0975, A=0x1F)
[VRAM] Write 0x8976 = 0x0B (offset=0x0976, A=0x0B)
[VRAM] Write 0x8977 = 0x0F (offset=0x0977, A=0x0F)
[VRAM] Write 0x8978 = 0x07 (offset=0x0978, A=0x07)
[VRAM] Write 0x8979 = 0x07 (offset=0x0979, A=0x07)
[VRAM] Write 0x897A = 0x03 (offset=0x097A, A=0x03)
[VRAM] Write 0x897B = 0x03 (offset=0x097B, A=0x03)
[VRAM] Write 0x897C = 0x01 (offset=0x097C, A=0x01)
[VRAM] Write 0x897D = 0x01 (offset=0x097D, A=0x01)
[VRAM] Write 0x897E = 0x00 (offset=0x097E, A=0x00)
[VRAM] Write 0x897F = 0x00 (offset=0x097F, A=0x00)
[VRAM] Write 0x8980 = 0x00 (offset=0x0980, A=0x00)
[VRAM] Write 0x8981 = 0x00 (offset=0x0981, A=0x00)
[VRAM] Write 0x8982 = 0x00 (offset=0x0982, A=0x00)
[VRAM] Write 0x8983 = 0x00 (offset=0x0983, A=0x00)
[VRAM] Write 0x8984 = 0x00 (offset=0x0984, A=0x00)
[VRAM] Write 0x8985 = 0x00 (offset=0x0985, A=0x00)
[VRAM] Write 0x8986 = 0x00 (offset=0x0986, A=0x00)
[VRAM] Write 0x8987 = 0x00 (offset=0x0987, A=0x00)
[VRAM] Write 0x8988 = 0x00 (offset=0x0988, A=0x00)
[VRAM] Write 0x8989 = 0x00 (offset=0x0989, A=0x00)
[VRAM] Write 0x898A = 0x10 (offset=0x098A, A=0x10)
[VRAM] Write 0x898B = 0x10 (offset=0x098B, A=0x10)
[VRAM] Write 0x898C = 0x30 (offset=0x098C, A=0x30)
[VRAM] Write 0x898D = 0x30 (offset=0x098D, A=0x30)
[VRAM] Write 0x898E = 0x70 (offset=0x098E, A=0x70)
[VRAM] Write 0x898F = 0x70 (offset=0x098F, A=0x70)
[VRAM] Write 0x8990 = 0x00 (offset=0x0990, A=0x00)
[VRAM] Write 0x8991 = 0x00 (offset=0x0991, A=0x00)
[VRAM] Write 0x8992 = 0x78 (offset=0x0992, A=0x78)
[VRAM] Write 0x8993 = 0x78 (offset=0x0993, A=0x78)
[VRAM] Write 0x8994 = 0x9C (offset=0x0994, A=0x9C)
[VRAM] Write 0x8995 = 0x9C (offset=0x0995, A=0x9C)
[VRAM] Write 0x8996 = 0x1C (offset=0x0996, A=0x1C)
[VRAM] Write 0x8997 = 0x1C (offset=0x0997, A=0x1C)
[VRAM] Write 0x8998 = 0x78 (offset=0x0998, A=0x78)
[VRAM] Write 0x8999 = 0x78 (offset=0x0999, A=0x78)
[VRAM] Write 0x899A = 0xE0 (offset=0x099A, A=0xE0)
[VRAM] Write 0x899B = 0xE0 (offset=0x099B, A=0xE0)
[VRAM] Write 0x899C = 0xFC (offset=0x099C, A=0xFC)
[VRAM] Write 0x899D = 0xFC (offset=0x099D, A=0xFC)
[VRAM] Write 0x899E = 0x00 (offset=0x099E, A=0x00)
[VRAM] Write 0x899F = 0x00 (offset=0x099F, A=0x00)
[VRAM] Write 0x89A0 = 0xFF (offset=0x09A0, A=0xFF)
[VRAM] Write 0x89A1 = 0x00 (offset=0x09A1, A=0x00)
[VRAM] Write 0x89A2 = 0x00 (offset=0x09A2, A=0x00)
[VRAM] Write 0x89A3 = 0x00 (offset=0x09A3, A=0x00)
[VRAM] Write 0x89A4 = 0x00 (offset=0x09A4, A=0x00)
[VRAM] Write 0x89A5 = 0x00 (offset=0x09A5, A=0x00)
[VRAM] Write 0x89A6 = 0x00 (offset=0x09A6, A=0x00)
[VRAM] Write 0x89A7 = 0x00 (offset=0x09A7, A=0x00)
[VRAM] Write 0x89A8 = 0x00 (offset=0x09A8, A=0x00)
[VRAM] Write 0x89A9 = 0x00 (offset=0x09A9, A=0x00)
[VRAM] Write 0x89AA = 0x00 (offset=0x09AA, A=0x00)
[VRAM] Write 0x89AB = 0x00 (offset=0x09AB, A=0x00)
[VRAM] Write 0x89AC = 0x00 (offset=0x09AC, A=0x00)
[VRAM] Write 0x89AD = 0x00 (offset=0x09AD, A=0x00)
[VRAM] Write 0x89AE = 0x00 (offset=0x09AE, A=0x00)
[VRAM] Write 0x89AF = 0x00 (offset=0x09AF, A=0x00)
[VRAM] Write 0x89B0 = 0x1B (offset=0x09B0, A=0x1B)
[VRAM] Write 0x89B1 = 0x1B (offset=0x09B1, A=0x1B)
[VRAM] Write 0x89B2 = 0x1B (offset=0x09B2, A=0x1B)
[VRAM] Write 0x89B3 = 0x1B (offset=0x09B3, A=0x1B)
[VRAM] Write 0x89B4 = 0x09 (offset=0x09B4, A=0x09)
[VRAM] Write 0x89B5 = 0x09 (offset=0x09B5, A=0x09)
[VRAM] Write 0x89B6 = 0x00 (offset=0x09B6, A=0x00)
[VRAM] Write 0x89B7 = 0x00 (offset=0x09B7, A=0x00)
[VRAM] Write 0x89B8 = 0x00 (offset=0x09B8, A=0x00)
[VRAM] Write 0x89B9 = 0x00 (offset=0x09B9, A=0x00)
[VRAM] Write 0x89BA = 0x00 (offset=0x09BA, A=0x00)
[VRAM] Write 0x89BB = 0x00 (offset=0x09BB, A=0x00)
[VRAM] Write 0x89BC = 0x00 (offset=0x09BC, A=0x00)
[VRAM] Write 0x89BD = 0x00 (offset=0x09BD, A=0x00)
[VRAM] Write 0x89BE = 0x00 (offset=0x09BE, A=0x00)
[VRAM] Write 0x89BF = 0x00 (offset=0x09BF, A=0x00)
[VRAM] Write 0x89C0 = 0x00 (offset=0x09C0, A=0x00)
[VRAM] Write 0x89C1 = 0x00 (offset=0x09C1, A=0x00)
[VRAM] Write 0x89C2 = 0x00 (offset=0x09C2, A=0x00)
[VRAM] Write 0x89C3 = 0x00 (offset=0x09C3, A=0x00)
[VRAM] Write 0x89C4 = 0x00 (offset=0x09C4, A=0x00)
[VRAM] Write 0x89C5 = 0x00 (offset=0x09C5, A=0x00)
[VRAM] Write 0x89C6 = 0x00 (offset=0x09C6, A=0x00)
[VRAM] Write 0x89C7 = 0x00 (offset=0x09C7, A=0x00)
[VRAM] Write 0x89C8 = 0x60 (offset=0x09C8, A=0x60)
[VRAM] Write 0x89C9 = 0x60 (offset=0x09C9, A=0x60)
[VRAM] Write 0x89CA = 0x60 (offset=0x09CA, A=0x60)
[VRAM] Write 0x89CB = 0x60 (offset=0x09CB, A=0x60)
[VRAM] Write 0x89CC = 0x20 (offset=0x09CC, A=0x20)
[VRAM] Write 0x89CD = 0x20 (offset=0x09CD, A=0x20)
[VRAM] Write 0x89CE = 0x00 (offset=0x09CE, A=0x00)
[VRAM] Write 0x89CF = 0x00 (offset=0x09CF, A=0x00)
[VRAM] Write 0x89D0 = 0x1B (offset=0x09D0, A=0x1B)
[VRAM] Write 0x89D1 = 0x1B (offset=0x09D1, A=0x1B)
[VRAM] Write 0x89D2 = 0x1B (offset=0x09D2, A=0x1B)
[VRAM] Write 0x89D3 = 0x1B (offset=0x09D3, A=0x1B)
[VRAM] Write 0x89D4 = 0x09 (offset=0x09D4, A=0x09)
[VRAM] Write 0x89D5 = 0x09 (offset=0x09D5, A=0x09)
[VRAM] Write 0x89D6 = 0x00 (offset=0x09D6, A=0x00)
[VRAM] Write 0x89D7 = 0x00 (offset=0x09D7, A=0x00)
[VRAM] Write 0x89D8 = 0x00 (offset=0x09D8, A=0x00)
[VRAM] Write 0x89D9 = 0x00 (offset=0x09D9, A=0x00)
[VRAM] Write 0x89DA = 0x60 (offset=0x09DA, A=0x60)
[VRAM] Write 0x89DB = 0x60 (offset=0x09DB, A=0x60)
[VRAM] Write 0x89DC = 0x60 (offset=0x09DC, A=0x60)
[VRAM] Write 0x89DD = 0x60 (offset=0x09DD, A=0x60)
[VRAM] Write 0x89DE = 0x00 (offset=0x09DE, A=0x00)
[VRAM] Write 0x89DF = 0x00 (offset=0x09DF, A=0x00)
[VRAM] Write 0x89E0 = 0x2F (offset=0x09E0, A=0x2F)
[VRAM] Write 0x89E1 = 0x2F (offset=0x09E1, A=0x2F)
[VRAM] Write 0x89E2 = 0x2F (offset=0x09E2, A=0x2F)
[VRAM] Write 0x89E3 = 0x2F (offset=0x09E3, A=0x2F)
[VRAM] Write 0x89E4 = 0x2F (offset=0x09E4, A=0x2F)
[VRAM] Write 0x89E5 = 0x2F (offset=0x09E5, A=0x2F)
[VRAM] Write 0x89E6 = 0x2F (offset=0x09E6, A=0x2F)
[VRAM] Write 0x89E7 = 0x2F (offset=0x09E7, A=0x2F)
[VRAM] Write 0x89E8 = 0x2F (offset=0x09E8, A=0x2F)
[VRAM] Write 0x89E9 = 0x2F (offset=0x09E9, A=0x2F)
[VRAM] Write 0x89EA = 0x2F (offset=0x09EA, A=0x2F)
[VRAM] Write 0x89EB = 0x2F (offset=0x09EB, A=0x2F)
[VRAM] Write 0x89EC = 0x2F (offset=0x09EC, A=0x2F)
[VRAM] Write 0x89ED = 0x2F (offset=0x09ED, A=0x2F)
[VRAM] Write 0x89EE = 0x2F (offset=0x09EE, A=0x2F)
[VRAM] Write 0x89EF = 0x2F (offset=0x09EF, A=0x2F)
[VRAM] Write 0x89F0 = 0x2F (offset=0x09F0, A=0x2F)
[VRAM] Write 0x89F1 = 0x2F (offset=0x09F1, A=0x2F)
[VRAM] Write 0x89F2 = 0x2F (offset=0x09F2, A=0x2F)
[VRAM] Write 0x89F3 = 0x2F (offset=0x09F3, A=0x2F)
[VRAM] Write 0x89F4 = 0x9B (offset=0x09F4, A=0x9B)
[VRAM] Write 0x89F5 = 0x1D (offset=0x09F5, A=0x1D)
[VRAM] Write 0x89F6 = 0x16 (offset=0x09F6, A=0x16)
[VRAM] Write 0x89F7 = 0x2F (offset=0x09F7, A=0x2F)
[VRAM] Write 0x89F8 = 0x0A (offset=0x09F8, A=0x0A)
[VRAM] Write 0x89F9 = 0x17 (offset=0x09F9, A=0x17)
[VRAM] Write 0x89FA = 0x0D (offset=0x09FA, A=0x0D)
[VRAM] Write 0x89FB = 0x2F (offset=0x09FB, A=0x2F)
[VRAM] Write 0x89FC = 0x33 (offset=0x09FC, A=0x33)
[VRAM] Write 0x89FD = 0x01 (offset=0x09FD, A=0x01)
[VRAM] Write 0x89FE = 0x09 (offset=0x09FE, A=0x09)
[VRAM] Write 0x89FF = 0x08 (offset=0x09FF, A=0x08)
[VRAM] Write 0x8A00 = 0x07 (offset=0x0A00, A=0x07)
[VRAM] Write 0x8A01 = 0x2F (offset=0x0A01, A=0x2F)
[VRAM] Write 0x8A02 = 0x0E (offset=0x0A02, A=0x0E)
[VRAM] Write 0x8A03 = 0x15 (offset=0x0A03, A=0x15)
[VRAM] Write 0x8A04 = 0x18 (offset=0x0A04, A=0x18)
[VRAM] Write 0x8A05 = 0x1B (offset=0x0A05, A=0x1B)
[VRAM] Write 0x8A06 = 0x10 (offset=0x0A06, A=0x10)
[VRAM] Write 0x8A07 = 0x9C (offset=0x0A07, A=0x9C)
[VRAM] Write 0x8A08 = 0x2F (offset=0x0A08, A=0x2F)
[VRAM] Write 0x8A09 = 0x1D (offset=0x0A09, A=0x1D)
[VRAM] Write 0x8A0A = 0x0E (offset=0x0A0A, A=0x0E)
[VRAM] Write 0x8A0B = 0x1D (offset=0x0A0B, A=0x1D)
[VRAM] Write 0x8A0C = 0x1B (offset=0x0A0C, A=0x1B)
[VRAM] Write 0x8A0D = 0x12 (offset=0x0A0D, A=0x12)
[VRAM] Write 0x8A0E = 0x1C (offset=0x0A0E, A=0x1C)
[VRAM] Write 0x8A0F = 0x2F (offset=0x0A0F, A=0x2F)
[VRAM] Write 0x8A10 = 0x15 (offset=0x0A10, A=0x15)
[VRAM] Write 0x8A11 = 0x12 (offset=0x0A11, A=0x12)
[VRAM] Write 0x8A12 = 0x0C (offset=0x0A12, A=0x0C)
[VRAM] Write 0x8A13 = 0x0E (offset=0x0A13, A=0x0E)
[VRAM] Write 0x8A14 = 0x17 (offset=0x0A14, A=0x17)
[VRAM] Write 0x8A15 = 0x1C (offset=0x0A15, A=0x1C)
[VRAM] Write 0x8A16 = 0x0E (offset=0x0A16, A=0x0E)
[VRAM] Write 0x8A17 = 0x0D (offset=0x0A17, A=0x0D)
[VRAM] Write 0x8A18 = 0x2F (offset=0x0A18, A=0x2F)
[VRAM] Write 0x8A19 = 0x1D (offset=0x0A19, A=0x1D)
[VRAM] Write 0x8A1A = 0x18 (offset=0x0A1A, A=0x18)
[VRAM] Write 0x8A1B = 0x2F (offset=0x0A1B, A=0x2F)
[VRAM] Write 0x8A1C = 0x2F (offset=0x0A1C, A=0x2F)
[VRAM] Write 0x8A1D = 0x2F (offset=0x0A1D, A=0x2F)
[VRAM] Write 0x8A1E = 0x2F (offset=0x0A1E, A=0x2F)
[VRAM] Write 0x8A1F = 0x2F (offset=0x0A1F, A=0x2F)
[VRAM] Write 0x8A20 = 0x0B (offset=0x0A20, A=0x0B)
[VRAM] Write 0x8A21 = 0x1E (offset=0x0A21, A=0x1E)
[VRAM] Write 0x8A22 = 0x15 (offset=0x0A22, A=0x15)
[VRAM] Write 0x8A23 = 0x15 (offset=0x0A23, A=0x15)
[VRAM] Write 0x8A24 = 0x0E (offset=0x0A24, A=0x0E)
[VRAM] Write 0x8A25 = 0x1D (offset=0x0A25, A=0x1D)
[VRAM] Write 0x8A26 = 0x25 (offset=0x0A26, A=0x25)
[VRAM] Write 0x8A27 = 0x19 (offset=0x0A27, A=0x19)
[VRAM] Write 0x8A28 = 0x1B (offset=0x0A28, A=0x1B)
[VRAM] Write 0x8A29 = 0x18 (offset=0x0A29, A=0x18)
[VRAM] Write 0x8A2A = 0x18 (offset=0x0A2A, A=0x18)
[VRAM] Write 0x8A2B = 0x0F (offset=0x0A2B, A=0x0F)
[VRAM] Write 0x8A2C = 0x2F (offset=0x0A2C, A=0x2F)
[VRAM] Write 0x8A2D = 0x2F (offset=0x0A2D, A=0x2F)
[VRAM] Write 0x8A2E = 0x2F (offset=0x0A2E, A=0x2F)
[VRAM] Write 0x8A2F = 0x2F (offset=0x0A2F, A=0x2F)
[VRAM] Write 0x8A30 = 0x2F (offset=0x0A30, A=0x2F)
[VRAM] Write 0x8A31 = 0x2F (offset=0x0A31, A=0x2F)
[VRAM] Write 0x8A32 = 0x2F (offset=0x0A32, A=0x2F)
[VRAM] Write 0x8A33 = 0x2F (offset=0x0A33, A=0x2F)
[VRAM] Write 0x8A34 = 0x1C (offset=0x0A34, A=0x1C)
[VRAM] Write 0x8A35 = 0x18 (offset=0x0A35, A=0x18)
[VRAM] Write 0x8A36 = 0x0F (offset=0x0A36, A=0x0F)
[VRAM] Write 0x8A37 = 0x1D (offset=0x0A37, A=0x1D)
[VRAM] Write 0x8A38 = 0x20 (offset=0x0A38, A=0x20)
[VRAM] Write 0x8A39 = 0x0A (offset=0x0A39, A=0x0A)
[VRAM] Write 0x8A3A = 0x1B (offset=0x0A3A, A=0x1B)
[VRAM] Write 0x8A3B = 0x0E (offset=0x0A3B, A=0x0E)
[VRAM] Write 0x8A3C = 0x2F (offset=0x0A3C, A=0x2F)
[VRAM] Write 0x8A3D = 0x0A (offset=0x0A3D, A=0x0A)
[VRAM] Write 0x8A3E = 0x17 (offset=0x0A3E, A=0x17)
[VRAM] Write 0x8A3F = 0x0D (offset=0x0A3F, A=0x0D)
[VRAM] Write 0x8A40 = 0x2F (offset=0x0A40, A=0x2F)
[VRAM] Write 0x8A41 = 0x2F (offset=0x0A41, A=0x2F)
[VRAM] Write 0x8A42 = 0x2F (offset=0x0A42, A=0x2F)
[VRAM] Write 0x8A43 = 0x2F (offset=0x0A43, A=0x2F)
[VRAM] Write 0x8A44 = 0x2F (offset=0x0A44, A=0x2F)
[VRAM] Write 0x8A45 = 0x2F (offset=0x0A45, A=0x2F)
[VRAM] Write 0x8A46 = 0x2F (offset=0x0A46, A=0x2F)
[VRAM] Write 0x8A47 = 0x1C (offset=0x0A47, A=0x1C)
[VRAM] Write 0x8A48 = 0x1E (offset=0x0A48, A=0x1E)
[VRAM] Write 0x8A49 = 0x0B (offset=0x0A49, A=0x0B)
[VRAM] Write 0x8A4A = 0x25 (offset=0x0A4A, A=0x25)
[VRAM] Write 0x8A4B = 0x15 (offset=0x0A4B, A=0x15)
[VRAM] Write 0x8A4C = 0x12 (offset=0x0A4C, A=0x12)
[VRAM] Write 0x8A4D = 0x0C (offset=0x0A4D, A=0x0C)
[VRAM] Write 0x8A4E = 0x0E (offset=0x0A4E, A=0x0E)
[VRAM] Write 0x8A4F = 0x17 (offset=0x0A4F, A=0x17)
[VRAM] Write 0x8A50 = 0x1C (offset=0x0A50, A=0x1C)
[VRAM] Write 0x8A51 = 0x0E (offset=0x0A51, A=0x0E)
[VRAM] Write 0x8A52 = 0x0D (offset=0x0A52, A=0x0D)
[VRAM] Write 0x8A53 = 0x2F (offset=0x0A53, A=0x2F)
[VRAM] Write 0x8A54 = 0x1D (offset=0x0A54, A=0x1D)
[VRAM] Write 0x8A55 = 0x18 (offset=0x0A55, A=0x18)
[VRAM] Write 0x8A56 = 0x2F (offset=0x0A56, A=0x2F)
[VRAM] Write 0x8A57 = 0x2F (offset=0x0A57, A=0x2F)
[VRAM] Write 0x8A58 = 0x2F (offset=0x0A58, A=0x2F)
[VRAM] Write 0x8A59 = 0x2F (offset=0x0A59, A=0x2F)
[VRAM] Write 0x8A5A = 0x2F (offset=0x0A5A, A=0x2F)
[VRAM] Write 0x8A5B = 0x2F (offset=0x0A5B, A=0x2F)
[VRAM] Write 0x8A5C = 0x2F (offset=0x0A5C, A=0x2F)
[VRAM] Write 0x8A5D = 0x2F (offset=0x0A5D, A=0x2F)
[VRAM] Write 0x8A5E = 0x17 (offset=0x0A5E, A=0x17)
[VRAM] Write 0x8A5F = 0x12 (offset=0x0A5F, A=0x12)
[VRAM] Write 0x8A60 = 0x17 (offset=0x0A60, A=0x17)
[VRAM] Write 0x8A61 = 0x1D (offset=0x0A61, A=0x1D)
[VRAM] Write 0x8A62 = 0x0E (offset=0x0A62, A=0x0E)
[VRAM] Write 0x8A63 = 0x17 (offset=0x0A63, A=0x17)
[VRAM] Write 0x8A64 = 0x0D (offset=0x0A64, A=0x0D)
[VRAM] Write 0x8A65 = 0x18 (offset=0x0A65, A=0x18)
[VRAM] Write 0x8A66 = 0x24 (offset=0x0A66, A=0x24)
[VRAM] Write 0x8A67 = 0x2F (offset=0x0A67, A=0x2F)
[VRAM] Write 0x8A68 = 0x2F (offset=0x0A68, A=0x2F)
[VRAM] Write 0x8A69 = 0x2F (offset=0x0A69, A=0x2F)
[VRAM] Write 0x8A6A = 0x2F (offset=0x0A6A, A=0x2F)
[VRAM] Write 0x8A6B = 0x2F (offset=0x0A6B, A=0x2F)
[VRAM] Write 0x8A6C = 0x2F (offset=0x0A6C, A=0x2F)
[VRAM] Write 0x8A6D = 0x2F (offset=0x0A6D, A=0x2F)
[VRAM] Write 0x8A6E = 0x2F (offset=0x0A6E, A=0x2F)
[VRAM] Write 0x8A6F = 0x2F (offset=0x0A6F, A=0x2F)
[VRAM] Write 0x8A70 = 0x2F (offset=0x0A70, A=0x2F)
[VRAM] Write 0x8A71 = 0x2F (offset=0x0A71, A=0x2F)
[VRAM] Write 0x8A72 = 0x2F (offset=0x0A72, A=0x2F)
[VRAM] Write 0x8A73 = 0x2F (offset=0x0A73, A=0x2F)
[VRAM] Write 0x8A74 = 0x2F (offset=0x0A74, A=0x2F)
[VRAM] Write 0x8A75 = 0x2F (offset=0x0A75, A=0x2F)
[VRAM] Write 0x8A76 = 0x2F (offset=0x0A76, A=0x2F)
[VRAM] Write 0x8A77 = 0x2F (offset=0x0A77, A=0x2F)
[VRAM] Write 0x8A78 = 0x2F (offset=0x0A78, A=0x2F)
[VRAM] Write 0x8A79 = 0x2F (offset=0x0A79, A=0x2F)
[VRAM] Write 0x8A7A = 0x2F (offset=0x0A7A, A=0x2F)
[VRAM] Write 0x8A7B = 0x2F (offset=0x0A7B, A=0x2F)
[VRAM] Write 0x8A7C = 0x2F (offset=0x0A7C, A=0x2F)
[VRAM] Write 0x8A7D = 0x2F (offset=0x0A7D, A=0x2F)
[VRAM] Write 0x8A7E = 0x2F (offset=0x0A7E, A=0x2F)
[VRAM] Write 0x8A7F = 0x2F (offset=0x0A7F, A=0x2F)
[VRAM] Write 0x8A80 = 0x2F (offset=0x0A80, A=0x2F)
[VRAM] Write 0x8A81 = 0x33 (offset=0x0A81, A=0x33)
[VRAM] Write 0x8A82 = 0x01 (offset=0x0A82, A=0x01)
[VRAM] Write 0x8A83 = 0x09 (offset=0x0A83, A=0x09)
[VRAM] Write 0x8A84 = 0x08 (offset=0x0A84, A=0x08)
[VRAM] Write 0x8A85 = 0x09 (offset=0x0A85, A=0x09)
[VRAM] Write 0x8A86 = 0x2F (offset=0x0A86, A=0x2F)
[VRAM] Write 0x8A87 = 0x0B (offset=0x0A87, A=0x0B)
[VRAM] Write 0x8A88 = 0x1E (offset=0x0A88, A=0x1E)
[VRAM] Write 0x8A89 = 0x15 (offset=0x0A89, A=0x15)
[VRAM] Write 0x8A8A = 0x15 (offset=0x0A8A, A=0x15)
[VRAM] Write 0x8A8B = 0x0E (offset=0x0A8B, A=0x0E)
[VRAM] Write 0x8A8C = 0x1D (offset=0x0A8C, A=0x1D)
[VRAM] Write 0x8A8D = 0x25 (offset=0x0A8D, A=0x25)
[VRAM] Write 0x8A8E = 0x19 (offset=0x0A8E, A=0x19)
[VRAM] Write 0x8A8F = 0x1B (offset=0x0A8F, A=0x1B)
[VRAM] Write 0x8A90 = 0x18 (offset=0x0A90, A=0x18)
[VRAM] Write 0x8A91 = 0x18 (offset=0x0A91, A=0x18)
[VRAM] Write 0x8A92 = 0x0F (offset=0x0A92, A=0x0F)
[VRAM] Write 0x8A93 = 0x2F (offset=0x0A93, A=0x2F)
[VRAM] Write 0x8A94 = 0x2F (offset=0x0A94, A=0x2F)
[VRAM] Write 0x8A95 = 0x2F (offset=0x0A95, A=0x2F)
[VRAM] Write 0x8A96 = 0x2F (offset=0x0A96, A=0x2F)
[VRAM] Write 0x8A97 = 0x2F (offset=0x0A97, A=0x2F)
[VRAM] Write 0x8A98 = 0x2F (offset=0x0A98, A=0x2F)
[VRAM] Write 0x8A99 = 0x2F (offset=0x0A99, A=0x2F)
[VRAM] Write 0x8A9A = 0x1C (offset=0x0A9A, A=0x1C)
[VRAM] Write 0x8A9B = 0x18 (offset=0x0A9B, A=0x18)
[VRAM] Write 0x8A9C = 0x0F (offset=0x0A9C, A=0x0F)
[VRAM] Write 0x8A9D = 0x1D (offset=0x0A9D, A=0x1D)
[VRAM] Write 0x8A9E = 0x20 (offset=0x0A9E, A=0x20)
[VRAM] Write 0x8A9F = 0x0A (offset=0x0A9F, A=0x0A)
[VRAM] Write 0x8AA0 = 0x1B (offset=0x0AA0, A=0x1B)
[VRAM] Write 0x8AA1 = 0x0E (offset=0x0AA1, A=0x0E)
[VRAM] Write 0x8AA2 = 0x24 (offset=0x0AA2, A=0x24)
[VRAM] Write 0x8AA3 = 0x2F (offset=0x0AA3, A=0x2F)
[VRAM] Write 0x8AA4 = 0x2F (offset=0x0AA4, A=0x2F)
[VRAM] Write 0x8AA5 = 0x2F (offset=0x0AA5, A=0x2F)
[VRAM] Write 0x8AA6 = 0x2F (offset=0x0AA6, A=0x2F)
[VRAM] Write 0x8AA7 = 0x2F (offset=0x0AA7, A=0x2F)
[VRAM] Write 0x8AA8 = 0x2F (offset=0x0AA8, A=0x2F)
[VRAM] Write 0x8AA9 = 0x2F (offset=0x0AA9, A=0x2F)
[VRAM] Write 0x8AAA = 0x2F (offset=0x0AAA, A=0x2F)
[VRAM] Write 0x8AAB = 0x33 (offset=0x0AAB, A=0x33)
[VRAM] Write 0x8AAC = 0x30 (offset=0x0AAC, A=0x30)
[VRAM] Write 0x8AAD = 0x31 (offset=0x0AAD, A=0x31)
[VRAM] Write 0x8AAE = 0x32 (offset=0x0AAE, A=0x32)
[VRAM] Write 0x8AAF = 0x31 (offset=0x0AAF, A=0x31)
[VRAM] Write 0x8AB0 = 0x2F (offset=0x0AB0, A=0x2F)
[VRAM] Write 0x8AB1 = 0x34 (offset=0x0AB1, A=0x34)
[VRAM] Write 0x8AB2 = 0x35 (offset=0x0AB2, A=0x35)
[VRAM] Write 0x8AB3 = 0x36 (offset=0x0AB3, A=0x36)
[VRAM] Write 0x8AB4 = 0x37 (offset=0x0AB4, A=0x37)
[VRAM] Write 0x8AB5 = 0x38 (offset=0x0AB5, A=0x38)
[VRAM] Write 0x8AB6 = 0x39 (offset=0x0AB6, A=0x39)
[VRAM] Write 0x8AB7 = 0x2F (offset=0x0AB7, A=0x2F)
[VRAM] Write 0x8AB8 = 0x2F (offset=0x0AB8, A=0x2F)
[VRAM] Write 0x8AB9 = 0x2F (offset=0x0AB9, A=0x2F)
[VRAM] Write 0x8ABA = 0x2F (offset=0x0ABA, A=0x2F)
[VRAM] Write 0x8ABB = 0x2F (offset=0x0ABB, A=0x2F)
[VRAM] Write 0x8ABC = 0x2F (offset=0x0ABC, A=0x2F)
[VRAM] Write 0x8ABD = 0x2F (offset=0x0ABD, A=0x2F)
[VRAM] Write 0x8ABE = 0x2F (offset=0x0ABE, A=0x2F)
[VRAM] Write 0x8ABF = 0x2F (offset=0x0ABF, A=0x2F)
[VRAM] Write 0x8AC0 = 0x2F (offset=0x0AC0, A=0x2F)
[VRAM] Write 0x8AC1 = 0x2F (offset=0x0AC1, A=0x2F)
[VRAM] Write 0x8AC2 = 0x2F (offset=0x0AC2, A=0x2F)
[VRAM] Write 0x8AC3 = 0x2F (offset=0x0AC3, A=0x2F)
[VRAM] Write 0x8AC4 = 0x2F (offset=0x0AC4, A=0x2F)
[VRAM] Write 0x8AC5 = 0x2F (offset=0x0AC5, A=0x2F)
[VRAM] Write 0x8AC6 = 0x2F (offset=0x0AC6, A=0x2F)
[VRAM] Write 0x8AC7 = 0x2F (offset=0x0AC7, A=0x2F)
[VRAM] Write 0x8AC8 = 0x2F (offset=0x0AC8, A=0x2F)
[VRAM] Write 0x8AC9 = 0x2F (offset=0x0AC9, A=0x2F)
[VRAM] Write 0x8ACA = 0x2F (offset=0x0ACA, A=0x2F)
[VRAM] Write 0x8ACB = 0x2F (offset=0x0ACB, A=0x2F)
[VRAM] Write 0x8ACC = 0x2F (offset=0x0ACC, A=0x2F)
[VRAM] Write 0x8ACD = 0x2F (offset=0x0ACD, A=0x2F)
[VRAM] Write 0x8ACE = 0x2F (offset=0x0ACE, A=0x2F)
[VRAM] Write 0x8ACF = 0x2F (offset=0x0ACF, A=0x2F)
[VRAM] Write 0x8AD0 = 0x0A (offset=0x0AD0, A=0x0A)
[VRAM] Write 0x8AD1 = 0x15 (offset=0x0AD1, A=0x15)
[VRAM] Write 0x8AD2 = 0x15 (offset=0x0AD2, A=0x15)
[VRAM] Write 0x8AD3 = 0x2F (offset=0x0AD3, A=0x2F)
[VRAM] Write 0x8AD4 = 0x1B (offset=0x0AD4, A=0x1B)
[VRAM] Write 0x8AD5 = 0x12 (offset=0x0AD5, A=0x12)
[VRAM] Write 0x8AD6 = 0x10 (offset=0x0AD6, A=0x10)
[VRAM] Write 0x8AD7 = 0x11 (offset=0x0AD7, A=0x11)
[VRAM] Write 0x8AD8 = 0x1D (offset=0x0AD8, A=0x1D)
[VRAM] Write 0x8AD9 = 0x1C (offset=0x0AD9, A=0x1C)
[VRAM] Write 0x8ADA = 0x2F (offset=0x0ADA, A=0x2F)
[VRAM] Write 0x8ADB = 0x1B (offset=0x0ADB, A=0x1B)
[VRAM] Write 0x8ADC = 0x0E (offset=0x0ADC, A=0x0E)
[VRAM] Write 0x8ADD = 0x1C (offset=0x0ADD, A=0x1C)
[VRAM] Write 0x8ADE = 0x0E (offset=0x0ADE, A=0x0E)
[VRAM] Write 0x8ADF = 0x1B (offset=0x0ADF, A=0x1B)
[VRAM] Write 0x8AE0 = 0x1F (offset=0x0AE0, A=0x1F)
[VRAM] Write 0x8AE1 = 0x0E (offset=0x0AE1, A=0x0E)
[VRAM] Write 0x8AE2 = 0x0D (offset=0x0AE2, A=0x0D)
[VRAM] Write 0x8AE3 = 0x24 (offset=0x0AE3, A=0x24)
[VRAM] Write 0x8AE4 = 0x2F (offset=0x0AE4, A=0x2F)
[VRAM] Write 0x8AE5 = 0x2F (offset=0x0AE5, A=0x2F)
[VRAM] Write 0x8AE6 = 0x2F (offset=0x0AE6, A=0x2F)
[VRAM] Write 0x8AE7 = 0x2F (offset=0x0AE7, A=0x2F)
[VRAM] Write 0x8AE8 = 0x2F (offset=0x0AE8, A=0x2F)
[VRAM] Write 0x8AE9 = 0x2F (offset=0x0AE9, A=0x2F)
[VRAM] Write 0x8AEA = 0x2F (offset=0x0AEA, A=0x2F)
[VRAM] Write 0x8AEB = 0x2F (offset=0x0AEB, A=0x2F)
[VRAM] Write 0x8AEC = 0x2F (offset=0x0AEC, A=0x2F)
[VRAM] Write 0x8AED = 0x2F (offset=0x0AED, A=0x2F)
[VRAM] Write 0x8AEE = 0x2F (offset=0x0AEE, A=0x2F)
[VRAM] Write 0x8AEF = 0x2F (offset=0x0AEF, A=0x2F)
[VRAM] Write 0x8AF0 = 0x2F (offset=0x0AF0, A=0x2F)
[VRAM] Write 0x8AF1 = 0x2F (offset=0x0AF1, A=0x2F)
[VRAM] Write 0x8AF2 = 0x2F (offset=0x0AF2, A=0x2F)
[VRAM] Write 0x8AF3 = 0x2F (offset=0x0AF3, A=0x2F)
[VRAM] Write 0x8AF4 = 0x2F (offset=0x0AF4, A=0x2F)
[VRAM] Write 0x8AF5 = 0x2F (offset=0x0AF5, A=0x2F)
[VRAM] Write 0x8AF6 = 0x2F (offset=0x0AF6, A=0x2F)
[VRAM] Write 0x8AF7 = 0x2F (offset=0x0AF7, A=0x2F)
[VRAM] Write 0x8AF8 = 0x2F (offset=0x0AF8, A=0x2F)
[VRAM] Write 0x8AF9 = 0x2F (offset=0x0AF9, A=0x2F)
[VRAM] Write 0x8AFA = 0x18 (offset=0x0AFA, A=0x18)
[VRAM] Write 0x8AFB = 0x1B (offset=0x0AFB, A=0x1B)
[VRAM] Write 0x8AFC = 0x12 (offset=0x0AFC, A=0x12)
[VRAM] Write 0x8AFD = 0x10 (offset=0x0AFD, A=0x10)
[VRAM] Write 0x8AFE = 0x12 (offset=0x0AFE, A=0x12)
[VRAM] Write 0x8AFF = 0x17 (offset=0x0AFF, A=0x17)
[VRAM] Write 0x8B00 = 0x0A (offset=0x0B00, A=0x0A)
[VRAM] Write 0x8B01 = 0x15 (offset=0x0B01, A=0x15)
[VRAM] Write 0x8B02 = 0x2F (offset=0x0B02, A=0x2F)
[VRAM] Write 0x8B03 = 0x0C (offset=0x0B03, A=0x0C)
[VRAM] Write 0x8B04 = 0x18 (offset=0x0B04, A=0x18)
[VRAM] Write 0x8B05 = 0x17 (offset=0x0B05, A=0x17)
[VRAM] Write 0x8B06 = 0x0C (offset=0x0B06, A=0x0C)
[VRAM] Write 0x8B07 = 0x0E (offset=0x0B07, A=0x0E)
[VRAM] Write 0x8B08 = 0x19 (offset=0x0B08, A=0x19)
[VRAM] Write 0x8B09 = 0x1D (offset=0x0B09, A=0x1D)
[VRAM] Write 0x8B0A = 0x9C (offset=0x0B0A, A=0x9C)
[VRAM] Write 0x8B0B = 0x2F (offset=0x0B0B, A=0x2F)
[VRAM] Write 0x8B0C = 0x2F (offset=0x0B0C, A=0x2F)
[VRAM] Write 0x8B0D = 0x0D (offset=0x0B0D, A=0x0D)
[VRAM] Write 0x8B0E = 0x0E (offset=0x0B0E, A=0x0E)
[VRAM] Write 0x8B0F = 0x1C (offset=0x0B0F, A=0x1C)
[VRAM] Write 0x8B10 = 0x12 (offset=0x0B10, A=0x12)
[VRAM] Write 0x8B11 = 0x10 (offset=0x0B11, A=0x10)
[VRAM] Write 0x8B12 = 0x17 (offset=0x0B12, A=0x17)
[VRAM] Write 0x8B13 = 0x2F (offset=0x0B13, A=0x2F)
[VRAM] Write 0x8B14 = 0x0A (offset=0x0B14, A=0x0A)
[VRAM] Write 0x8B15 = 0x17 (offset=0x0B15, A=0x17)
[VRAM] Write 0x8B16 = 0x0D (offset=0x0B16, A=0x0D)
[VRAM] Write 0x8B17 = 0x2F (offset=0x0B17, A=0x2F)
[VRAM] Write 0x8B18 = 0x19 (offset=0x0B18, A=0x19)
[VRAM] Write 0x8B19 = 0x1B (offset=0x0B19, A=0x1B)
[VRAM] Write 0x8B1A = 0x18 (offset=0x0B1A, A=0x18)
[VRAM] Write 0x8B1B = 0x10 (offset=0x0B1B, A=0x10)
[VRAM] Write 0x8B1C = 0x1B (offset=0x0B1C, A=0x1B)
[VRAM] Write 0x8B1D = 0x0A (offset=0x0B1D, A=0x0A)
[VRAM] Write 0x8B1E = 0x16 (offset=0x0B1E, A=0x16)
[VRAM] Write 0x8B1F = 0x2F (offset=0x0B1F, A=0x2F)
[VRAM] Write 0x8B20 = 0x0B (offset=0x0B20, A=0x0B)
[VRAM] Write 0x8B21 = 0x22 (offset=0x0B21, A=0x22)
[VRAM] Write 0x8B22 = 0x2F (offset=0x0B22, A=0x2F)
[VRAM] Write 0x8B23 = 0x0A (offset=0x0B23, A=0x0A)
[VRAM] Write 0x8B24 = 0x15 (offset=0x0B24, A=0x15)
[VRAM] Write 0x8B25 = 0x0E (offset=0x0B25, A=0x0E)
[VRAM] Write 0x8B26 = 0x21 (offset=0x0B26, A=0x21)
[VRAM] Write 0x8B27 = 0x0E (offset=0x0B27, A=0x0E)
[VRAM] Write 0x8B28 = 0x22 (offset=0x0B28, A=0x22)
[VRAM] Write 0x8B29 = 0x2F (offset=0x0B29, A=0x2F)
[VRAM] Write 0x8B2A = 0x19 (offset=0x0B2A, A=0x19)
[VRAM] Write 0x8B2B = 0x0A (offset=0x0B2B, A=0x0A)
[VRAM] Write 0x8B2C = 0x23 (offset=0x0B2C, A=0x23)
[VRAM] Write 0x8B2D = 0x11 (offset=0x0B2D, A=0x11)
[VRAM] Write 0x8B2E = 0x12 (offset=0x0B2E, A=0x12)
[VRAM] Write 0x8B2F = 0x1D (offset=0x0B2F, A=0x1D)
[VRAM] Write 0x8B30 = 0x17 (offset=0x0B30, A=0x17)
[VRAM] Write 0x8B31 = 0x18 (offset=0x0B31, A=0x18)
[VRAM] Write 0x8B32 = 0x1F (offset=0x0B32, A=0x1F)
[VRAM] Write 0x8B33 = 0x9D (offset=0x0B33, A=0x9D)
[VRAM] Write 0x8B34 = 0x2F (offset=0x0B34, A=0x2F)
[VRAM] Write 0x8B35 = 0x2F (offset=0x0B35, A=0x2F)
[VRAM] Write 0x8B36 = 0x2F (offset=0x0B36, A=0x2F)
[VRAM] Write 0x8B37 = 0x2F (offset=0x0B37, A=0x2F)
[VRAM] Write 0x8B38 = 0x2F (offset=0x0B38, A=0x2F)
[VRAM] Write 0x8B39 = 0x2F (offset=0x0B39, A=0x2F)
[VRAM] Write 0x8B3A = 0x2F (offset=0x0B3A, A=0x2F)
[VRAM] Write 0x8B3B = 0x2F (offset=0x0B3B, A=0x2F)
[VRAM] Write 0x8B3C = 0x2F (offset=0x0B3C, A=0x2F)
[VRAM] Write 0x8B3D = 0x2F (offset=0x0B3D, A=0x2F)
[VRAM] Write 0x8B3E = 0x2F (offset=0x0B3E, A=0x2F)
[VRAM] Write 0x8B3F = 0x2F (offset=0x0B3F, A=0x2F)
[VRAM] Write 0x8B40 = 0x2F (offset=0x0B40, A=0x2F)
[VRAM] Write 0x8B41 = 0x2F (offset=0x0B41, A=0x2F)
[VRAM] Write 0x8B42 = 0x2F (offset=0x0B42, A=0x2F)
[VRAM] Write 0x8B43 = 0x2F (offset=0x0B43, A=0x2F)
[VRAM] Write 0x8B44 = 0x2F (offset=0x0B44, A=0x2F)
[VRAM] Write 0x8B45 = 0x2F (offset=0x0B45, A=0x2F)
[VRAM] Write 0x8B46 = 0x2F (offset=0x0B46, A=0x2F)
[VRAM] Write 0x8B47 = 0x2F (offset=0x0B47, A=0x2F)
[VRAM] Write 0x8B48 = 0x8E (offset=0x0B48, A=0x8E)
[VRAM] Write 0x8B49 = 0x8E (offset=0x0B49, A=0x8E)
[VRAM] Write 0x8B4A = 0x8E (offset=0x0B4A, A=0x8E)
[VRAM] Write 0x8B4B = 0x8E (offset=0x0B4B, A=0x8E)
[VRAM] Write 0x8B4C = 0x8E (offset=0x0B4C, A=0x8E)
[VRAM] Write 0x8B4D = 0x8E (offset=0x0B4D, A=0x8E)
[VRAM] Write 0x8B4E = 0x8E (offset=0x0B4E, A=0x8E)
[VRAM] Write 0x8B4F = 0x8E (offset=0x0B4F, A=0x8E)
[VRAM] Write 0x8B50 = 0x8E (offset=0x0B50, A=0x8E)
[VRAM] Write 0x8B51 = 0x8E (offset=0x0B51, A=0x8E)
[VRAM] Write 0x8B52 = 0x8E (offset=0x0B52, A=0x8E)
[VRAM] Write 0x8B53 = 0x8E (offset=0x0B53, A=0x8E)
[VRAM] Write 0x8B54 = 0x8E (offset=0x0B54, A=0x8E)
[VRAM] Write 0x8B55 = 0x8E (offset=0x0B55, A=0x8E)
[VRAM] Write 0x8B56 = 0x8E (offset=0x0B56, A=0x8E)
[VRAM] Write 0x8B57 = 0x8E (offset=0x0B57, A=0x8E)
[VRAM] Write 0x8B58 = 0x8E (offset=0x0B58, A=0x8E)
[VRAM] Write 0x8B59 = 0x8E (offset=0x0B59, A=0x8E)
[VRAM] Write 0x8B5A = 0x8E (offset=0x0B5A, A=0x8E)
[VRAM] Write 0x8B5B = 0x8E (offset=0x0B5B, A=0x8E)
[VRAM] Write 0x8B5C = 0x5A (offset=0x0B5C, A=0x5A)
[VRAM] Write 0x8B5D = 0x5B (offset=0x0B5D, A=0x5B)
[VRAM] Write 0x8B5E = 0x5B (offset=0x0B5E, A=0x5B)
[VRAM] Write 0x8B5F = 0x5B (offset=0x0B5F, A=0x5B)
[VRAM] Write 0x8B60 = 0x5B (offset=0x0B60, A=0x5B)
[VRAM] Write 0x8B61 = 0x5B (offset=0x0B61, A=0x5B)
[VRAM] Write 0x8B62 = 0x5B (offset=0x0B62, A=0x5B)
[VRAM] Write 0x8B63 = 0x5B (offset=0x0B63, A=0x5B)
[VRAM] Write 0x8B64 = 0x5B (offset=0x0B64, A=0x5B)
[VRAM] Write 0x8B65 = 0x5B (offset=0x0B65, A=0x5B)
[VRAM] Write 0x8B66 = 0x5B (offset=0x0B66, A=0x5B)
[VRAM] Write 0x8B67 = 0x5B (offset=0x0B67, A=0x5B)
[VRAM] Write 0x8B68 = 0x5B (offset=0x0B68, A=0x5B)
[VRAM] Write 0x8B69 = 0x5B (offset=0x0B69, A=0x5B)
[VRAM] Write 0x8B6A = 0x5B (offset=0x0B6A, A=0x5B)
[VRAM] Write 0x8B6B = 0x5B (offset=0x0B6B, A=0x5B)
[VRAM] Write 0x8B6C = 0x5B (offset=0x0B6C, A=0x5B)
[VRAM] Write 0x8B6D = 0x5B (offset=0x0B6D, A=0x5B)
[VRAM] Write 0x8B6E = 0x5B (offset=0x0B6E, A=0x5B)
[VRAM] Write 0x8B6F = 0x5C (offset=0x0B6F, A=0x5C)
[VRAM] Write 0x8B70 = 0x5D (offset=0x0B70, A=0x5D)
[VRAM] Write 0x8B71 = 0x80 (offset=0x0B71, A=0x80)
[VRAM] Write 0x8B72 = 0x81 (offset=0x0B72, A=0x81)
[VRAM] Write 0x8B73 = 0x82 (offset=0x0B73, A=0x82)
[VRAM] Write 0x8B74 = 0x83 (offset=0x0B74, A=0x83)
[VRAM] Write 0x8B75 = 0x90 (offset=0x0B75, A=0x90)
[VRAM] Write 0x8B76 = 0x91 (offset=0x0B76, A=0x91)
[VRAM] Write 0x8B77 = 0x92 (offset=0x0B77, A=0x92)
[VRAM] Write 0x8B78 = 0x81 (offset=0x0B78, A=0x81)
[VRAM] Write 0x8B79 = 0x82 (offset=0x0B79, A=0x82)
[VRAM] Write 0x8B7A = 0x83 (offset=0x0B7A, A=0x83)
[VRAM] Write 0x8B7B = 0x90 (offset=0x0B7B, A=0x90)
[VRAM] Write 0x8B7C = 0x6C (offset=0x0B7C, A=0x6C)
[VRAM] Write 0x8B7D = 0x6D (offset=0x0B7D, A=0x6D)
[VRAM] Write 0x8B7E = 0x6E (offset=0x0B7E, A=0x6E)
[VRAM] Write 0x8B7F = 0x6F (offset=0x0B7F, A=0x6F)
[VRAM] Write 0x8B80 = 0x70 (offset=0x0B80, A=0x70)
[VRAM] Write 0x8B81 = 0x71 (offset=0x0B81, A=0x71)
[VRAM] Write 0x8B82 = 0x72 (offset=0x0B82, A=0x72)
[VRAM] Write 0x8B83 = 0x5E (offset=0x0B83, A=0x5E)
[VRAM] Write 0x8B84 = 0x5D (offset=0x0B84, A=0x5D)
[VRAM] Write 0x8B85 = 0x84 (offset=0x0B85, A=0x84)
[VRAM] Write 0x8B86 = 0x85 (offset=0x0B86, A=0x85)
[VRAM] Write 0x8B87 = 0x86 (offset=0x0B87, A=0x86)
[VRAM] Write 0x8B88 = 0x87 (offset=0x0B88, A=0x87)
[VRAM] Write 0x8B89 = 0x93 (offset=0x0B89, A=0x93)
[VRAM] Write 0x8B8A = 0x94 (offset=0x0B8A, A=0x94)
[VRAM] Write 0x8B8B = 0x95 (offset=0x0B8B, A=0x95)
[VRAM] Write 0x8B8C = 0x85 (offset=0x0B8C, A=0x85)
[VRAM] Write 0x8B8D = 0x86 (offset=0x0B8D, A=0x86)
[VRAM] Write 0x8B8E = 0x87 (offset=0x0B8E, A=0x87)
[VRAM] Write 0x8B8F = 0x93 (offset=0x0B8F, A=0x93)
[VRAM] Write 0x8B90 = 0x73 (offset=0x0B90, A=0x73)
[VRAM] Write 0x8B91 = 0x74 (offset=0x0B91, A=0x74)
[VRAM] Write 0x8B92 = 0x75 (offset=0x0B92, A=0x75)
[VRAM] Write 0x8B93 = 0x76 (offset=0x0B93, A=0x76)
[VRAM] Write 0x8B94 = 0x77 (offset=0x0B94, A=0x77)
[VRAM] Write 0x8B95 = 0x78 (offset=0x0B95, A=0x78)
[VRAM] Write 0x8B96 = 0x2F (offset=0x0B96, A=0x2F)
[VRAM] Write 0x8B97 = 0x5E (offset=0x0B97, A=0x5E)
[VRAM] Write 0x8B98 = 0x5D (offset=0x0B98, A=0x5D)
[VRAM] Write 0x8B99 = 0x2F (offset=0x0B99, A=0x2F)
[VRAM] Write 0x8B9A = 0x88 (offset=0x0B9A, A=0x88)
[VRAM] Write 0x8B9B = 0x89 (offset=0x0B9B, A=0x89)
[VRAM] Write 0x8B9C = 0x2F (offset=0x0B9C, A=0x2F)
[VRAM] Write 0x8B9D = 0x96 (offset=0x0B9D, A=0x96)
[VRAM] Write 0x8B9E = 0x97 (offset=0x0B9E, A=0x97)
[VRAM] Write 0x8B9F = 0x98 (offset=0x0B9F, A=0x98)
[VRAM] Write 0x8BA0 = 0x88 (offset=0x0BA0, A=0x88)
[VRAM] Write 0x8BA1 = 0x89 (offset=0x0BA1, A=0x89)
[VRAM] Write 0x8BA2 = 0x2F (offset=0x0BA2, A=0x2F)
[VRAM] Write 0x8BA3 = 0x96 (offset=0x0BA3, A=0x96)
[VRAM] Write 0x8BA4 = 0x79 (offset=0x0BA4, A=0x79)
[VRAM] Write 0x8BA5 = 0x7A (offset=0x0BA5, A=0x7A)
[VRAM] Write 0x8BA6 = 0x7B (offset=0x0BA6, A=0x7B)
[VRAM] Write 0x8BA7 = 0x7C (offset=0x0BA7, A=0x7C)
[VRAM] Write 0x8BA8 = 0x7D (offset=0x0BA8, A=0x7D)
[VRAM] Write 0x8BA9 = 0x7E (offset=0x0BA9, A=0x7E)
[VRAM] Write 0x8BAA = 0x2F (offset=0x0BAA, A=0x2F)
[VRAM] Write 0x8BAB = 0x5E (offset=0x0BAB, A=0x5E)
[VRAM] Write 0x8BAC = 0x5D (offset=0x0BAC, A=0x5D)
[VRAM] Write 0x8BAD = 0x2F (offset=0x0BAD, A=0x2F)
[VRAM] Write 0x8BAE = 0x8A (offset=0x0BAE, A=0x8A)
[VRAM] Write 0x8BAF = 0x8B (offset=0x0BAF, A=0x8B)
[VRAM] Write 0x8BB0 = 0x2F (offset=0x0BB0, A=0x2F)
[VRAM] Write 0x8BB1 = 0x8E (offset=0x0BB1, A=0x8E)
[VRAM] Write 0x8BB2 = 0x8F (offset=0x0BB2, A=0x8F)
[VRAM] Write 0x8BB3 = 0x6B (offset=0x0BB3, A=0x6B)
[VRAM] Write 0x8BB4 = 0x8A (offset=0x0BB4, A=0x8A)
[VRAM] Write 0x8BB5 = 0x8B (offset=0x0BB5, A=0x8B)
[VRAM] Write 0x8BB6 = 0x2F (offset=0x0BB6, A=0x2F)
[VRAM] Write 0x8BB7 = 0x8E (offset=0x0BB7, A=0x8E)
[VRAM] Write 0x8BB8 = 0x7F (offset=0x0BB8, A=0x7F)
[VRAM] Write 0x8BB9 = 0x66 (offset=0x0BB9, A=0x66)
[VRAM] Write 0x8BBA = 0x67 (offset=0x0BBA, A=0x67)
[VRAM] Write 0x8BBB = 0x68 (offset=0x0BBB, A=0x68)
[VRAM] Write 0x8BBC = 0x69 (offset=0x0BBC, A=0x69)
[VRAM] Write 0x8BBD = 0x6A (offset=0x0BBD, A=0x6A)
[VRAM] Write 0x8BBE = 0x2F (offset=0x0BBE, A=0x2F)
[VRAM] Write 0x8BBF = 0x5E (offset=0x0BBF, A=0x5E)
[VRAM] Write 0x8BC0 = 0x5F (offset=0x0BC0, A=0x5F)
[VRAM] Write 0x8BC1 = 0x60 (offset=0x0BC1, A=0x60)
[VRAM] Write 0x8BC2 = 0x60 (offset=0x0BC2, A=0x60)
[VRAM] Write 0x8BC3 = 0x60 (offset=0x0BC3, A=0x60)
[VRAM] Write 0x8BC4 = 0x60 (offset=0x0BC4, A=0x60)
[VRAM] Write 0x8BC5 = 0x60 (offset=0x0BC5, A=0x60)
[VRAM] Write 0x8BC6 = 0x60 (offset=0x0BC6, A=0x60)
[VRAM] Write 0x8BC7 = 0x60 (offset=0x0BC7, A=0x60)
[VRAM] Write 0x8BC8 = 0x60 (offset=0x0BC8, A=0x60)
[VRAM] Write 0x8BC9 = 0x60 (offset=0x0BC9, A=0x60)
[VRAM] Write 0x8BCA = 0x60 (offset=0x0BCA, A=0x60)
[VRAM] Write 0x8BCB = 0x60 (offset=0x0BCB, A=0x60)
[VRAM] Write 0x8BCC = 0x60 (offset=0x0BCC, A=0x60)
[VRAM] Write 0x8BCD = 0x60 (offset=0x0BCD, A=0x60)
[VRAM] Write 0x8BCE = 0x60 (offset=0x0BCE, A=0x60)
[VRAM] Write 0x8BCF = 0x60 (offset=0x0BCF, A=0x60)
[VRAM] Write 0x8BD0 = 0x60 (offset=0x0BD0, A=0x60)
[VRAM] Write 0x8BD1 = 0x60 (offset=0x0BD1, A=0x60)
[VRAM] Write 0x8BD2 = 0x60 (offset=0x0BD2, A=0x60)
[VRAM] Write 0x8BD3 = 0x61 (offset=0x0BD3, A=0x61)
[VRAM] Write 0x8BD4 = 0x8E (offset=0x0BD4, A=0x8E)
[VRAM] Write 0x8BD5 = 0x3C (offset=0x0BD5, A=0x3C)
[VRAM] Write 0x8BD6 = 0x3C (offset=0x0BD6, A=0x3C)
[VRAM] Write 0x8BD7 = 0x3C (offset=0x0BD7, A=0x3C)
[VRAM] Write 0x8BD8 = 0x3C (offset=0x0BD8, A=0x3C)
[VRAM] Write 0x8BD9 = 0x3C (offset=0x0BD9, A=0x3C)
[VRAM] Write 0x8BDA = 0x3C (offset=0x0BDA, A=0x3C)
[VRAM] Write 0x8BDB = 0x3C (offset=0x0BDB, A=0x3C)
[VRAM] Write 0x8BDC = 0x3C (offset=0x0BDC, A=0x3C)
[VRAM] Write 0x8BDD = 0x3C (offset=0x0BDD, A=0x3C)
[VRAM] Write 0x8BDE = 0x3C (offset=0x0BDE, A=0x3C)
[VRAM] Write 0x8BDF = 0x3C (offset=0x0BDF, A=0x3C)
[VRAM] Write 0x8BE0 = 0x3C (offset=0x0BE0, A=0x3C)
[VRAM] Write 0x8BE1 = 0x3C (offset=0x0BE1, A=0x3C)
[VRAM] Write 0x8BE2 = 0x3D (offset=0x0BE2, A=0x3D)
[VRAM] Write 0x8BE3 = 0x3E (offset=0x0BE3, A=0x3E)
[VRAM] Write 0x8BE4 = 0x3C (offset=0x0BE4, A=0x3C)
[VRAM] Write 0x8BE5 = 0x3C (offset=0x0BE5, A=0x3C)
[VRAM] Write 0x8BE6 = 0x3C (offset=0x0BE6, A=0x3C)
[VRAM] Write 0x8BE7 = 0x8E (offset=0x0BE7, A=0x8E)
[VRAM] Write 0x8BE8 = 0x8E (offset=0x0BE8, A=0x8E)
[VRAM] Write 0x8BE9 = 0x8C (offset=0x0BE9, A=0x8C)
[VRAM] Write 0x8BEA = 0x8C (offset=0x0BEA, A=0x8C)
[VRAM] Write 0x8BEB = 0x62 (offset=0x0BEB, A=0x62)
[VRAM] Write 0x8BEC = 0x63 (offset=0x0BEC, A=0x63)
[VRAM] Write 0x8BED = 0x8C (offset=0x0BED, A=0x8C)
[VRAM] Write 0x8BEE = 0x8C (offset=0x0BEE, A=0x8C)
[VRAM] Write 0x8BEF = 0x3A (offset=0x0BEF, A=0x3A)
[VRAM] Write 0x8BF0 = 0x8C (offset=0x0BF0, A=0x8C)
[VRAM] Write 0x8BF1 = 0x8C (offset=0x0BF1, A=0x8C)
[VRAM] Write 0x8BF2 = 0x8C (offset=0x0BF2, A=0x8C)
[VRAM] Write 0x8BF3 = 0x8C (offset=0x0BF3, A=0x8C)
[VRAM] Write 0x8BF4 = 0x8C (offset=0x0BF4, A=0x8C)
[VRAM] Write 0x8BF5 = 0x3A (offset=0x0BF5, A=0x3A)
[VRAM] Write 0x8BF6 = 0x42 (offset=0x0BF6, A=0x42)
[VRAM] Write 0x8BF7 = 0x43 (offset=0x0BF7, A=0x43)
[VRAM] Write 0x8BF8 = 0x3B (offset=0x0BF8, A=0x3B)
[VRAM] Write 0x8BF9 = 0x8C (offset=0x0BF9, A=0x8C)
[VRAM] Write 0x8BFA = 0x8C (offset=0x0BFA, A=0x8C)
[VRAM] Write 0x8BFB = 0x8E (offset=0x0BFB, A=0x8E)
[VRAM] Write 0x8BFC = 0x8E (offset=0x0BFC, A=0x8E)
[VRAM] Write 0x8BFD = 0x3A (offset=0x0BFD, A=0x3A)
[VRAM] Write 0x8BFE = 0x8C (offset=0x0BFE, A=0x8C)
[VRAM] Write 0x8BFF = 0x64 (offset=0x0BFF, A=0x64)
[VRAM] Write 0x8C00 = 0x65 (offset=0x0C00, A=0x65)
[VRAM] Write 0x8C01 = 0x8C (offset=0x0C01, A=0x8C)
[VRAM] Write 0x8C02 = 0x8C (offset=0x0C02, A=0x8C)
[VRAM] Write 0x8C03 = 0x8C (offset=0x0C03, A=0x8C)
[VRAM] Write 0x8C04 = 0x8C (offset=0x0C04, A=0x8C)
[VRAM] Write 0x8C05 = 0x3B (offset=0x0C05, A=0x3B)
[VRAM] Write 0x8C06 = 0x8C (offset=0x0C06, A=0x8C)
[VRAM] Write 0x8C07 = 0x8C (offset=0x0C07, A=0x8C)
[VRAM] Write 0x8C08 = 0x8C (offset=0x0C08, A=0x8C)
[VRAM] Write 0x8C09 = 0x8C (offset=0x0C09, A=0x8C)
[VRAM] Write 0x8C0A = 0x44 (offset=0x0C0A, A=0x44)
[VRAM] Write 0x8C0B = 0x45 (offset=0x0C0B, A=0x45)
[VRAM] Write 0x8C0C = 0x8C (offset=0x0C0C, A=0x8C)
[VRAM] Write 0x8C0D = 0x8C (offset=0x0C0D, A=0x8C)
[VRAM] Write 0x8C0E = 0x8C (offset=0x0C0E, A=0x8C)
[VRAM] Write 0x8C0F = 0x8E (offset=0x0C0F, A=0x8E)
[VRAM] Write 0x8C10 = 0x8E (offset=0x0C10, A=0x8E)
[VRAM] Write 0x8C11 = 0x8C (offset=0x0C11, A=0x8C)
[VRAM] Write 0x8C12 = 0x8C (offset=0x0C12, A=0x8C)
[VRAM] Write 0x8C13 = 0x8C (offset=0x0C13, A=0x8C)
[VRAM] Write 0x8C14 = 0x8C (offset=0x0C14, A=0x8C)
[VRAM] Write 0x8C15 = 0x8C (offset=0x0C15, A=0x8C)
[VRAM] Write 0x8C16 = 0x8C (offset=0x0C16, A=0x8C)
[VRAM] Write 0x8C17 = 0x8C (offset=0x0C17, A=0x8C)
[VRAM] Write 0x8C18 = 0x8C (offset=0x0C18, A=0x8C)
[VRAM] Write 0x8C19 = 0x8C (offset=0x0C19, A=0x8C)
[VRAM] Write 0x8C1A = 0x8C (offset=0x0C1A, A=0x8C)
[VRAM] Write 0x8C1B = 0x8C (offset=0x0C1B, A=0x8C)
[VRAM] Write 0x8C1C = 0x8C (offset=0x0C1C, A=0x8C)
[VRAM] Write 0x8C1D = 0x46 (offset=0x0C1D, A=0x46)
[VRAM] Write 0x8C1E = 0x47 (offset=0x0C1E, A=0x47)
[VRAM] Write 0x8C1F = 0x48 (offset=0x0C1F, A=0x48)
[VRAM] Write 0x8C20 = 0x49 (offset=0x0C20, A=0x49)
[VRAM] Write 0x8C21 = 0x3F (offset=0x0C21, A=0x3F)
[VRAM] Write 0x8C22 = 0x40 (offset=0x0C22, A=0x40)
[VRAM] Write 0x8C23 = 0x8E (offset=0x0C23, A=0x8E)
[VRAM] Write 0x8C24 = 0x8E (offset=0x0C24, A=0x8E)
[VRAM] Write 0x8C25 = 0x8C (offset=0x0C25, A=0x8C)
[VRAM] Write 0x8C26 = 0x8C (offset=0x0C26, A=0x8C)
[VRAM] Write 0x8C27 = 0x8C (offset=0x0C27, A=0x8C)
[VRAM] Write 0x8C28 = 0x8C (offset=0x0C28, A=0x8C)
[VRAM] Write 0x8C29 = 0x3A (offset=0x0C29, A=0x3A)
[VRAM] Write 0x8C2A = 0x8C (offset=0x0C2A, A=0x8C)
[VRAM] Write 0x8C2B = 0x8C (offset=0x0C2B, A=0x8C)
[VRAM] Write 0x8C2C = 0x8C (offset=0x0C2C, A=0x8C)
[VRAM] Write 0x8C2D = 0x8C (offset=0x0C2D, A=0x8C)
[VRAM] Write 0x8C2E = 0x53 (offset=0x0C2E, A=0x53)
[VRAM] Write 0x8C2F = 0x54 (offset=0x0C2F, A=0x54)
[VRAM] Write 0x8C30 = 0x8C (offset=0x0C30, A=0x8C)
[VRAM] Write 0x8C31 = 0x4A (offset=0x0C31, A=0x4A)
[VRAM] Write 0x8C32 = 0x4B (offset=0x0C32, A=0x4B)
[VRAM] Write 0x8C33 = 0x4C (offset=0x0C33, A=0x4C)
[VRAM] Write 0x8C34 = 0x4D (offset=0x0C34, A=0x4D)
[VRAM] Write 0x8C35 = 0x42 (offset=0x0C35, A=0x42)
[VRAM] Write 0x8C36 = 0x43 (offset=0x0C36, A=0x43)
[VRAM] Write 0x8C37 = 0x8E (offset=0x0C37, A=0x8E)
[VRAM] Write 0x8C38 = 0x8E (offset=0x0C38, A=0x8E)
[VRAM] Write 0x8C39 = 0x8C (offset=0x0C39, A=0x8C)
[VRAM] Write 0x8C3A = 0x8C (offset=0x0C3A, A=0x8C)
[VRAM] Write 0x8C3B = 0x8C (offset=0x0C3B, A=0x8C)
[VRAM] Write 0x8C3C = 0x8C (offset=0x0C3C, A=0x8C)
[VRAM] Write 0x8C3D = 0x8C (offset=0x0C3D, A=0x8C)
[VRAM] Write 0x8C3E = 0x8C (offset=0x0C3E, A=0x8C)
[VRAM] Write 0x8C3F = 0x8C (offset=0x0C3F, A=0x8C)
[VRAM] Write 0x8C40 = 0x8C (offset=0x0C40, A=0x8C)
[VRAM] Write 0x8C41 = 0x54 (offset=0x0C41, A=0x54)
[VRAM] Write 0x8C42 = 0x55 (offset=0x0C42, A=0x55)
[VRAM] Write 0x8C43 = 0x56 (offset=0x0C43, A=0x56)
[VRAM] Write 0x8C44 = 0x57 (offset=0x0C44, A=0x57)
[VRAM] Write 0x8C45 = 0x4E (offset=0x0C45, A=0x4E)
[VRAM] Write 0x8C46 = 0x4F (offset=0x0C46, A=0x4F)
[VRAM] Write 0x8C47 = 0x50 (offset=0x0C47, A=0x50)
[VRAM] Write 0x8C48 = 0x51 (offset=0x0C48, A=0x51)
[VRAM] Write 0x8C49 = 0x52 (offset=0x0C49, A=0x52)
[VRAM] Write 0x8C4A = 0x45 (offset=0x0C4A, A=0x45)
[VRAM] Write 0x8C4B = 0x8E (offset=0x0C4B, A=0x8E)
[VRAM] Write 0x8C4C = 0x41 (offset=0x0C4C, A=0x41)
[VRAM] Write 0x8C4D = 0x41 (offset=0x0C4D, A=0x41)
[VRAM] Write 0x8C4E = 0x41 (offset=0x0C4E, A=0x41)
[VRAM] Write 0x8C4F = 0x41 (offset=0x0C4F, A=0x41)
[VRAM] Write 0x8C50 = 0x41 (offset=0x0C50, A=0x41)
[VRAM] Write 0x8C51 = 0x41 (offset=0x0C51, A=0x41)
[VRAM] Write 0x8C52 = 0x41 (offset=0x0C52, A=0x41)
[VRAM] Write 0x8C53 = 0x41 (offset=0x0C53, A=0x41)
[VRAM] Write 0x8C54 = 0x41 (offset=0x0C54, A=0x41)
[VRAM] Write 0x8C55 = 0x41 (offset=0x0C55, A=0x41)
[VRAM] Write 0x8C56 = 0x41 (offset=0x0C56, A=0x41)
[VRAM] Write 0x8C57 = 0x41 (offset=0x0C57, A=0x41)
[VRAM] Write 0x8C58 = 0x41 (offset=0x0C58, A=0x41)
[VRAM] Write 0x8C59 = 0x41 (offset=0x0C59, A=0x41)
[VRAM] Write 0x8C5A = 0x41 (offset=0x0C5A, A=0x41)
[VRAM] Write 0x8C5B = 0x41 (offset=0x0C5B, A=0x41)
[VRAM] Write 0x8C5C = 0x41 (offset=0x0C5C, A=0x41)
[VRAM] Write 0x8C5D = 0x41 (offset=0x0C5D, A=0x41)
[VRAM] Write 0x8C5E = 0x41 (offset=0x0C5E, A=0x41)
[VRAM] Write 0x8C5F = 0x41 (offset=0x0C5F, A=0x41)
[VRAM] Write 0x8C60 = 0x2F (offset=0x0C60, A=0x2F)
[VRAM] Write 0x8C61 = 0x2F (offset=0x0C61, A=0x2F)
[VRAM] Write 0x8C62 = 0x59 (offset=0x0C62, A=0x59)
[VRAM] Write 0x8C63 = 0x19 (offset=0x0C63, A=0x19)
[VRAM] Write 0x8C64 = 0x15 (offset=0x0C64, A=0x15)
[VRAM] Write 0x8C65 = 0x0A (offset=0x0C65, A=0x0A)
[VRAM] Write 0x8C66 = 0x22 (offset=0x0C66, A=0x22)
[VRAM] Write 0x8C67 = 0x0E (offset=0x0C67, A=0x0E)
[VRAM] Write 0x8C68 = 0x1B (offset=0x0C68, A=0x1B)
[VRAM] Write 0x8C69 = 0x2F (offset=0x0C69, A=0x2F)
[VRAM] Write 0x8C6A = 0x2F (offset=0x0C6A, A=0x2F)
[VRAM] Write 0x8C6B = 0x2F (offset=0x0C6B, A=0x2F)
[VRAM] Write 0x8C6C = 0x99 (offset=0x0C6C, A=0x99)
[VRAM] Write 0x8C6D = 0x19 (offset=0x0C6D, A=0x19)
[VRAM] Write 0x8C6E = 0x15 (offset=0x0C6E, A=0x15)
[VRAM] Write 0x8C6F = 0x0A (offset=0x0C6F, A=0x0A)
[VRAM] Write 0x8C70 = 0x22 (offset=0x0C70, A=0x22)
[VRAM] Write 0x8C71 = 0x0E (offset=0x0C71, A=0x0E)
[VRAM] Write 0x8C72 = 0x1B (offset=0x0C72, A=0x1B)
[VRAM] Write 0x8C73 = 0x2F (offset=0x0C73, A=0x2F)
[VRAM] Write 0x8C74 = 0x2F (offset=0x0C74, A=0x2F)
[VRAM] Write 0x8C75 = 0x2F (offset=0x0C75, A=0x2F)
[VRAM] Write 0x8C76 = 0x9A (offset=0x0C76, A=0x9A)
[VRAM] Write 0x8C77 = 0x9A (offset=0x0C77, A=0x9A)
[VRAM] Write 0x8C78 = 0x9A (offset=0x0C78, A=0x9A)
[VRAM] Write 0x8C79 = 0x9A (offset=0x0C79, A=0x9A)
[VRAM] Write 0x8C7A = 0x9A (offset=0x0C7A, A=0x9A)
[VRAM] Write 0x8C7B = 0x9A (offset=0x0C7B, A=0x9A)
[VRAM] Write 0x8C7C = 0x9A (offset=0x0C7C, A=0x9A)
[VRAM] Write 0x8C7D = 0x2F (offset=0x0C7D, A=0x2F)
[VRAM] Write 0x8C7E = 0x2F (offset=0x0C7E, A=0x2F)
[VRAM] Write 0x8C7F = 0x2F (offset=0x0C7F, A=0x2F)
[VRAM] Write 0x8C80 = 0x9A (offset=0x0C80, A=0x9A)
[VRAM] Write 0x8C81 = 0x9A (offset=0x0C81, A=0x9A)
[VRAM] Write 0x8C82 = 0x9A (offset=0x0C82, A=0x9A)
[VRAM] Write 0x8C83 = 0x9A (offset=0x0C83, A=0x9A)
[VRAM] Write 0x8C84 = 0x9A (offset=0x0C84, A=0x9A)
[VRAM] Write 0x8C85 = 0x9A (offset=0x0C85, A=0x9A)
[VRAM] Write 0x8C86 = 0x9A (offset=0x0C86, A=0x9A)
[VRAM] Write 0x8C87 = 0x2F (offset=0x0C87, A=0x2F)
[VRAM] Write 0x8C88 = 0x2F (offset=0x0C88, A=0x2F)
[VRAM] Write 0x8C89 = 0x2F (offset=0x0C89, A=0x2F)
[VRAM] Write 0x8C8A = 0x2F (offset=0x0C8A, A=0x2F)
[VRAM] Write 0x8C8B = 0x2F (offset=0x0C8B, A=0x2F)
[VRAM] Write 0x8C8C = 0x33 (offset=0x0C8C, A=0x33)
[VRAM] Write 0x8C8D = 0x30 (offset=0x0C8D, A=0x30)
[VRAM] Write 0x8C8E = 0x31 (offset=0x0C8E, A=0x31)
[VRAM] Write 0x8C8F = 0x32 (offset=0x0C8F, A=0x32)
[VRAM] Write 0x8C90 = 0x31 (offset=0x0C90, A=0x31)
[VRAM] Write 0x8C91 = 0x2F (offset=0x0C91, A=0x2F)
[VRAM] Write 0x8C92 = 0x34 (offset=0x0C92, A=0x34)
[VRAM] Write 0x8C93 = 0x35 (offset=0x0C93, A=0x35)
[VRAM] Write 0x8C94 = 0x36 (offset=0x0C94, A=0x36)
[VRAM] Write 0x8C95 = 0x37 (offset=0x0C95, A=0x37)
[VRAM] Write 0x8C96 = 0x38 (offset=0x0C96, A=0x38)
[VRAM] Write 0x8C97 = 0x39 (offset=0x0C97, A=0x39)
[VRAM] Write 0x8C98 = 0x2F (offset=0x0C98, A=0x2F)
[VRAM] Write 0x8C99 = 0x2F (offset=0x0C99, A=0x2F)
[VRAM] Write 0x8C9A = 0x2F (offset=0x0C9A, A=0x2F)
[VRAM] Write 0x8C9B = 0x2F (offset=0x0C9B, A=0x2F)
[VRAM] Write 0x8C9C = 0x2F (offset=0x0C9C, A=0x2F)
[VRAM] Write 0x8C9D = 0x2F (offset=0x0C9D, A=0x2F)
[VRAM] Write 0x8C9E = 0x2F (offset=0x0C9E, A=0x2F)
[VRAM] Write 0x8C9F = 0x2F (offset=0x0C9F, A=0x2F)
[VRAM] Write 0x8CA0 = 0x2F (offset=0x0CA0, A=0x2F)
[VRAM] Write 0x8CA1 = 0x2F (offset=0x0CA1, A=0x2F)
[VRAM] Write 0x8CA2 = 0x2F (offset=0x0CA2, A=0x2F)
[VRAM] Write 0x8CA3 = 0x2F (offset=0x0CA3, A=0x2F)
[VRAM] Write 0x8CA4 = 0x2F (offset=0x0CA4, A=0x2F)
[VRAM] Write 0x8CA5 = 0x2F (offset=0x0CA5, A=0x2F)
[VRAM] Write 0x8CA6 = 0x2F (offset=0x0CA6, A=0x2F)
[VRAM] Write 0x8CA7 = 0x2F (offset=0x0CA7, A=0x2F)
[VRAM] Write 0x8CA8 = 0x2F (offset=0x0CA8, A=0x2F)
[VRAM] Write 0x8CA9 = 0x2F (offset=0x0CA9, A=0x2F)
[VRAM] Write 0x8CAA = 0x2F (offset=0x0CAA, A=0x2F)
[VRAM] Write 0x8CAB = 0x2F (offset=0x0CAB, A=0x2F)
[VRAM] Write 0x8CAC = 0x2F (offset=0x0CAC, A=0x2F)
[VRAM] Write 0x8CAD = 0x2F (offset=0x0CAD, A=0x2F)
[VRAM] Write 0x8CAE = 0x2F (offset=0x0CAE, A=0x2F)
[VRAM] Write 0x8CAF = 0x2F (offset=0x0CAF, A=0x2F)
[VRAM] Write 0x8CB0 = 0x47 (offset=0x0CB0, A=0x47)
[VRAM] Write 0x8CB1 = 0x48 (offset=0x0CB1, A=0x48)
[VRAM] Write 0x8CB2 = 0x48 (offset=0x0CB2, A=0x48)
[VRAM] Write 0x8CB3 = 0x48 (offset=0x0CB3, A=0x48)
[VRAM] Write 0x8CB4 = 0x48 (offset=0x0CB4, A=0x48)
[VRAM] Write 0x8CB5 = 0x48 (offset=0x0CB5, A=0x48)
[VRAM] Write 0x8CB6 = 0x48 (offset=0x0CB6, A=0x48)
[VRAM] Write 0x8CB7 = 0x48 (offset=0x0CB7, A=0x48)
[VRAM] Write 0x8CB8 = 0x48 (offset=0x0CB8, A=0x48)
[VRAM] Write 0x8CB9 = 0x48 (offset=0x0CB9, A=0x48)
[VRAM] Write 0x8CBA = 0x48 (offset=0x0CBA, A=0x48)
[VRAM] Write 0x8CBB = 0x48 (offset=0x0CBB, A=0x48)
[VRAM] Write 0x8CBC = 0x48 (offset=0x0CBC, A=0x48)
[VRAM] Write 0x8CBD = 0x48 (offset=0x0CBD, A=0x48)
[VRAM] Write 0x8CBE = 0x48 (offset=0x0CBE, A=0x48)
[VRAM] Write 0x8CBF = 0x48 (offset=0x0CBF, A=0x48)
[VRAM] Write 0x8CC0 = 0x48 (offset=0x0CC0, A=0x48)
[VRAM] Write 0x8CC1 = 0x48 (offset=0x0CC1, A=0x48)
[VRAM] Write 0x8CC2 = 0x48 (offset=0x0CC2, A=0x48)
[VRAM] Write 0x8CC3 = 0x49 (offset=0x0CC3, A=0x49)
[VRAM] Write 0x8CC4 = 0x4A (offset=0x0CC4, A=0x4A)
[VRAM] Write 0x8CC5 = 0x2C (offset=0x0CC5, A=0x2C)
[VRAM] Write 0x8CC6 = 0x2C (offset=0x0CC6, A=0x2C)
[VRAM] Write 0x8CC7 = 0x2C (offset=0x0CC7, A=0x2C)
[VRAM] Write 0x8CC8 = 0x2C (offset=0x0CC8, A=0x2C)
[VRAM] Write 0x8CC9 = 0x2C (offset=0x0CC9, A=0x2C)
[VRAM] Write 0x8CCA = 0x2C (offset=0x0CCA, A=0x2C)
[VRAM] Write 0x8CCB = 0x2C (offset=0x0CCB, A=0x2C)
[VRAM] Write 0x8CCC = 0x2C (offset=0x0CCC, A=0x2C)
[VRAM] Write 0x8CCD = 0x2C (offset=0x0CCD, A=0x2C)
[VRAM] Write 0x8CCE = 0x2C (offset=0x0CCE, A=0x2C)
[VRAM] Write 0x8CCF = 0x2C (offset=0x0CCF, A=0x2C)
[VRAM] Write 0x8CD0 = 0x2C (offset=0x0CD0, A=0x2C)
[VRAM] Write 0x8CD1 = 0x2C (offset=0x0CD1, A=0x2C)
[VRAM] Write 0x8CD2 = 0x2C (offset=0x0CD2, A=0x2C)
[VRAM] Write 0x8CD3 = 0x2C (offset=0x0CD3, A=0x2C)
[VRAM] Write 0x8CD4 = 0x2C (offset=0x0CD4, A=0x2C)
[VRAM] Write 0x8CD5 = 0x2C (offset=0x0CD5, A=0x2C)
[VRAM] Write 0x8CD6 = 0x2C (offset=0x0CD6, A=0x2C)
[VRAM] Write 0x8CD7 = 0x4B (offset=0x0CD7, A=0x4B)
[VRAM] Write 0x8CD8 = 0x4A (offset=0x0CD8, A=0x4A)
[VRAM] Write 0x8CD9 = 0x2C (offset=0x0CD9, A=0x2C)
[VRAM] Write 0x8CDA = 0x2C (offset=0x0CDA, A=0x2C)
[VRAM] Write 0x8CDB = 0x2C (offset=0x0CDB, A=0x2C)
[VRAM] Write 0x8CDC = 0x50 (offset=0x0CDC, A=0x50)
[VRAM] Write 0x8CDD = 0x51 (offset=0x0CDD, A=0x51)
[VRAM] Write 0x8CDE = 0x51 (offset=0x0CDE, A=0x51)
[VRAM] Write 0x8CDF = 0x51 (offset=0x0CDF, A=0x51)
[VRAM] Write 0x8CE0 = 0x51 (offset=0x0CE0, A=0x51)
[VRAM] Write 0x8CE1 = 0x51 (offset=0x0CE1, A=0x51)
[VRAM] Write 0x8CE2 = 0x51 (offset=0x0CE2, A=0x51)
[VRAM] Write 0x8CE3 = 0x51 (offset=0x0CE3, A=0x51)
[VRAM] Write 0x8CE4 = 0x51 (offset=0x0CE4, A=0x51)
[VRAM] Write 0x8CE5 = 0x51 (offset=0x0CE5, A=0x51)
[VRAM] Write 0x8CE6 = 0x52 (offset=0x0CE6, A=0x52)
[VRAM] Write 0x8CE7 = 0x2C (offset=0x0CE7, A=0x2C)
[VRAM] Write 0x8CE8 = 0x2C (offset=0x0CE8, A=0x2C)
[VRAM] Write 0x8CE9 = 0x2C (offset=0x0CE9, A=0x2C)
[VRAM] Write 0x8CEA = 0x2C (offset=0x0CEA, A=0x2C)
[VRAM] Write 0x8CEB = 0x4B (offset=0x0CEB, A=0x4B)
[VRAM] Write 0x8CEC = 0x4A (offset=0x0CEC, A=0x4A)
[VRAM] Write 0x8CED = 0x2C (offset=0x0CED, A=0x2C)
[VRAM] Write 0x8CEE = 0x2C (offset=0x0CEE, A=0x2C)
[VRAM] Write 0x8CEF = 0x2C (offset=0x0CEF, A=0x2C)
[VRAM] Write 0x8CF0 = 0x53 (offset=0x0CF0, A=0x53)
[VRAM] Write 0x8CF1 = 0x10 (offset=0x0CF1, A=0x10)
[VRAM] Write 0x8CF2 = 0x0A (offset=0x0CF2, A=0x0A)
[VRAM] Write 0x8CF3 = 0x16 (offset=0x0CF3, A=0x16)
[VRAM] Write 0x8CF4 = 0x0E (offset=0x0CF4, A=0x0E)
[VRAM] Write 0x8CF5 = 0x2F (offset=0x0CF5, A=0x2F)
[VRAM] Write 0x8CF6 = 0x1D (offset=0x0CF6, A=0x1D)
[VRAM] Write 0x8CF7 = 0x22 (offset=0x0CF7, A=0x22)
[VRAM] Write 0x8CF8 = 0x19 (offset=0x0CF8, A=0x19)
[VRAM] Write 0x8CF9 = 0x0E (offset=0x0CF9, A=0x0E)
[VRAM] Write 0x8CFA = 0x54 (offset=0x0CFA, A=0x54)
[VRAM] Write 0x8CFB = 0x2C (offset=0x0CFB, A=0x2C)
[VRAM] Write 0x8CFC = 0x2C (offset=0x0CFC, A=0x2C)
[VRAM] Write 0x8CFD = 0x2C (offset=0x0CFD, A=0x2C)
[VRAM] Write 0x8CFE = 0x2C (offset=0x0CFE, A=0x2C)
[VRAM] Write 0x8CFF = 0x4B (offset=0x0CFF, A=0x4B)
[VRAM] Write 0x8D00 = 0x4A (offset=0x0D00, A=0x4A)
[VRAM] Write 0x8D01 = 0x2C (offset=0x0D01, A=0x2C)
[VRAM] Write 0x8D02 = 0x55 (offset=0x0D02, A=0x55)
[VRAM] Write 0x8D03 = 0x56 (offset=0x0D03, A=0x56)
[VRAM] Write 0x8D04 = 0x6D (offset=0x0D04, A=0x6D)
[VRAM] Write 0x8D05 = 0x58 (offset=0x0D05, A=0x58)
[VRAM] Write 0x8D06 = 0x58 (offset=0x0D06, A=0x58)
[VRAM] Write 0x8D07 = 0x58 (offset=0x0D07, A=0x58)
[VRAM] Write 0x8D08 = 0x58 (offset=0x0D08, A=0x58)
[VRAM] Write 0x8D09 = 0x58 (offset=0x0D09, A=0x58)
[VRAM] Write 0x8D0A = 0xA9 (offset=0x0D0A, A=0xA9)
[VRAM] Write 0x8D0B = 0x58 (offset=0x0D0B, A=0x58)
[VRAM] Write 0x8D0C = 0x58 (offset=0x0D0C, A=0x58)
[VRAM] Write 0x8D0D = 0x58 (offset=0x0D0D, A=0x58)
[VRAM] Write 0x8D0E = 0x6E (offset=0x0D0E, A=0x6E)
[VRAM] Write 0x8D0F = 0x56 (offset=0x0D0F, A=0x56)
[VRAM] Write 0x8D10 = 0x56 (offset=0x0D10, A=0x56)
[VRAM] Write 0x8D11 = 0x5A (offset=0x0D11, A=0x5A)
[VRAM] Write 0x8D12 = 0x2C (offset=0x0D12, A=0x2C)
[VRAM] Write 0x8D13 = 0x4B (offset=0x0D13, A=0x4B)
[VRAM] Write 0x8D14 = 0x4A (offset=0x0D14, A=0x4A)
[VRAM] Write 0x8D15 = 0x2C (offset=0x0D15, A=0x2C)
[VRAM] Write 0x8D16 = 0x5B (offset=0x0D16, A=0x5B)
[VRAM] Write 0x8D17 = 0x78 (offset=0x0D17, A=0x78)
[VRAM] Write 0x8D18 = 0x77 (offset=0x0D18, A=0x77)
[VRAM] Write 0x8D19 = 0x7E (offset=0x0D19, A=0x7E)
[VRAM] Write 0x8D1A = 0x7F (offset=0x0D1A, A=0x7F)
[VRAM] Write 0x8D1B = 0x9A (offset=0x0D1B, A=0x9A)
[VRAM] Write 0x8D1C = 0x9B (offset=0x0D1C, A=0x9B)
[VRAM] Write 0x8D1D = 0x2F (offset=0x0D1D, A=0x2F)
[VRAM] Write 0x8D1E = 0xAA (offset=0x0D1E, A=0xAA)
[VRAM] Write 0x8D1F = 0x79 (offset=0x0D1F, A=0x79)
[VRAM] Write 0x8D20 = 0x77 (offset=0x0D20, A=0x77)
[VRAM] Write 0x8D21 = 0x7E (offset=0x0D21, A=0x7E)
[VRAM] Write 0x8D22 = 0x7F (offset=0x0D22, A=0x7F)
[VRAM] Write 0x8D23 = 0x9A (offset=0x0D23, A=0x9A)
[VRAM] Write 0x8D24 = 0x9B (offset=0x0D24, A=0x9B)
[VRAM] Write 0x8D25 = 0x5C (offset=0x0D25, A=0x5C)
[VRAM] Write 0x8D26 = 0x2C (offset=0x0D26, A=0x2C)
[VRAM] Write 0x8D27 = 0x4B (offset=0x0D27, A=0x4B)
[VRAM] Write 0x8D28 = 0x4A (offset=0x0D28, A=0x4A)
[VRAM] Write 0x8D29 = 0x2C (offset=0x0D29, A=0x2C)
[VRAM] Write 0x8D2A = 0x2D (offset=0x0D2A, A=0x2D)
[VRAM] Write 0x8D2B = 0x4F (offset=0x0D2B, A=0x4F)
[VRAM] Write 0x8D2C = 0x4F (offset=0x0D2C, A=0x4F)
[VRAM] Write 0x8D2D = 0x4F (offset=0x0D2D, A=0x4F)
[VRAM] Write 0x8D2E = 0x4F (offset=0x0D2E, A=0x4F)
[VRAM] Write 0x8D2F = 0x4F (offset=0x0D2F, A=0x4F)
[VRAM] Write 0x8D30 = 0x4F (offset=0x0D30, A=0x4F)
[VRAM] Write 0x8D31 = 0x4F (offset=0x0D31, A=0x4F)
[VRAM] Write 0x8D32 = 0xAC (offset=0x0D32, A=0xAC)
[VRAM] Write 0x8D33 = 0x4F (offset=0x0D33, A=0x4F)
[VRAM] Write 0x8D34 = 0x4F (offset=0x0D34, A=0x4F)
[VRAM] Write 0x8D35 = 0x4F (offset=0x0D35, A=0x4F)
[VRAM] Write 0x8D36 = 0x4F (offset=0x0D36, A=0x4F)
[VRAM] Write 0x8D37 = 0x4F (offset=0x0D37, A=0x4F)
[VRAM] Write 0x8D38 = 0x4F (offset=0x0D38, A=0x4F)
[VRAM] Write 0x8D39 = 0x2E (offset=0x0D39, A=0x2E)
[VRAM] Write 0x8D3A = 0x2C (offset=0x0D3A, A=0x2C)
[VRAM] Write 0x8D3B = 0x4B (offset=0x0D3B, A=0x4B)
[VRAM] Write 0x8D3C = 0x4A (offset=0x0D3C, A=0x4A)
[VRAM] Write 0x8D3D = 0x2C (offset=0x0D3D, A=0x2C)
[VRAM] Write 0x8D3E = 0x2C (offset=0x0D3E, A=0x2C)
[VRAM] Write 0x8D3F = 0x2C (offset=0x0D3F, A=0x2C)
[VRAM] Write 0x8D40 = 0x2C (offset=0x0D40, A=0x2C)
[VRAM] Write 0x8D41 = 0x2C (offset=0x0D41, A=0x2C)
[VRAM] Write 0x8D42 = 0x2C (offset=0x0D42, A=0x2C)
[VRAM] Write 0x8D43 = 0x2C (offset=0x0D43, A=0x2C)
[VRAM] Write 0x8D44 = 0x2C (offset=0x0D44, A=0x2C)
[VRAM] Write 0x8D45 = 0x2C (offset=0x0D45, A=0x2C)
[VRAM] Write 0x8D46 = 0x2C (offset=0x0D46, A=0x2C)
[VRAM] Write 0x8D47 = 0x2C (offset=0x0D47, A=0x2C)
[VRAM] Write 0x8D48 = 0x2C (offset=0x0D48, A=0x2C)
[VRAM] Write 0x8D49 = 0x2C (offset=0x0D49, A=0x2C)
[VRAM] Write 0x8D4A = 0x2C (offset=0x0D4A, A=0x2C)
[VRAM] Write 0x8D4B = 0x2C (offset=0x0D4B, A=0x2C)
[VRAM] Write 0x8D4C = 0x2C (offset=0x0D4C, A=0x2C)
[VRAM] Write 0x8D4D = 0x2C (offset=0x0D4D, A=0x2C)
[VRAM] Write 0x8D4E = 0x2C (offset=0x0D4E, A=0x2C)
[VRAM] Write 0x8D4F = 0x4B (offset=0x0D4F, A=0x4B)
[VRAM] Write 0x8D50 = 0x4A (offset=0x0D50, A=0x4A)
[VRAM] Write 0x8D51 = 0x2C (offset=0x0D51, A=0x2C)
[VRAM] Write 0x8D52 = 0x2C (offset=0x0D52, A=0x2C)
[VRAM] Write 0x8D53 = 0x2C (offset=0x0D53, A=0x2C)
[VRAM] Write 0x8D54 = 0x2C (offset=0x0D54, A=0x2C)
[VRAM] Write 0x8D55 = 0x2C (offset=0x0D55, A=0x2C)
[VRAM] Write 0x8D56 = 0x2C (offset=0x0D56, A=0x2C)
[VRAM] Write 0x8D57 = 0x2C (offset=0x0D57, A=0x2C)
[VRAM] Write 0x8D58 = 0x2C (offset=0x0D58, A=0x2C)
[VRAM] Write 0x8D59 = 0x2C (offset=0x0D59, A=0x2C)
[VRAM] Write 0x8D5A = 0x2C (offset=0x0D5A, A=0x2C)
[VRAM] Write 0x8D5B = 0x2C (offset=0x0D5B, A=0x2C)
[VRAM] Write 0x8D5C = 0x2C (offset=0x0D5C, A=0x2C)
[VRAM] Write 0x8D5D = 0x2C (offset=0x0D5D, A=0x2C)
[VRAM] Write 0x8D5E = 0x2C (offset=0x0D5E, A=0x2C)
[VRAM] Write 0x8D5F = 0x2C (offset=0x0D5F, A=0x2C)
[VRAM] Write 0x8D60 = 0x2C (offset=0x0D60, A=0x2C)
[VRAM] Write 0x8D61 = 0x2C (offset=0x0D61, A=0x2C)
[VRAM] Write 0x8D62 = 0x2C (offset=0x0D62, A=0x2C)
[VRAM] Write 0x8D63 = 0x4B (offset=0x0D63, A=0x4B)
[VRAM] Write 0x8D64 = 0x4A (offset=0x0D64, A=0x4A)
[VRAM] Write 0x8D65 = 0x2C (offset=0x0D65, A=0x2C)
[VRAM] Write 0x8D66 = 0x2C (offset=0x0D66, A=0x2C)
[VRAM] Write 0x8D67 = 0x2C (offset=0x0D67, A=0x2C)
[VRAM] Write 0x8D68 = 0x50 (offset=0x0D68, A=0x50)
[VRAM] Write 0x8D69 = 0x51 (offset=0x0D69, A=0x51)
[VRAM] Write 0x8D6A = 0x51 (offset=0x0D6A, A=0x51)
[VRAM] Write 0x8D6B = 0x51 (offset=0x0D6B, A=0x51)
[VRAM] Write 0x8D6C = 0x51 (offset=0x0D6C, A=0x51)
[VRAM] Write 0x8D6D = 0x51 (offset=0x0D6D, A=0x51)
[VRAM] Write 0x8D6E = 0x51 (offset=0x0D6E, A=0x51)
[VRAM] Write 0x8D6F = 0x51 (offset=0x0D6F, A=0x51)
[VRAM] Write 0x8D70 = 0x51 (offset=0x0D70, A=0x51)
[VRAM] Write 0x8D71 = 0x51 (offset=0x0D71, A=0x51)
[VRAM] Write 0x8D72 = 0x51 (offset=0x0D72, A=0x51)
[VRAM] Write 0x8D73 = 0x52 (offset=0x0D73, A=0x52)
[VRAM] Write 0x8D74 = 0x2C (offset=0x0D74, A=0x2C)
[VRAM] Write 0x8D75 = 0x2C (offset=0x0D75, A=0x2C)
[VRAM] Write 0x8D76 = 0x2C (offset=0x0D76, A=0x2C)
[VRAM] Write 0x8D77 = 0x4B (offset=0x0D77, A=0x4B)
[VRAM] Write 0x8D78 = 0x4A (offset=0x0D78, A=0x4A)
[VRAM] Write 0x8D79 = 0x2C (offset=0x0D79, A=0x2C)
[VRAM] Write 0x8D7A = 0x2C (offset=0x0D7A, A=0x2C)
[VRAM] Write 0x8D7B = 0x2C (offset=0x0D7B, A=0x2C)
[VRAM] Write 0x8D7C = 0x53 (offset=0x0D7C, A=0x53)
[VRAM] Write 0x8D7D = 0x16 (offset=0x0D7D, A=0x16)
[VRAM] Write 0x8D7E = 0x1E (offset=0x0D7E, A=0x1E)
[VRAM] Write 0x8D7F = 0x1C (offset=0x0D7F, A=0x1C)
[VRAM] Write 0x8D80 = 0x12 (offset=0x0D80, A=0x12)
[VRAM] Write 0x8D81 = 0x0C (offset=0x0D81, A=0x0C)
[VRAM] Write 0x8D82 = 0x2F (offset=0x0D82, A=0x2F)
[VRAM] Write 0x8D83 = 0x1D (offset=0x0D83, A=0x1D)
[VRAM] Write 0x8D84 = 0x22 (offset=0x0D84, A=0x22)
[VRAM] Write 0x8D85 = 0x19 (offset=0x0D85, A=0x19)
[VRAM] Write 0x8D86 = 0x0E (offset=0x0D86, A=0x0E)
[VRAM] Write 0x8D87 = 0x54 (offset=0x0D87, A=0x54)
[VRAM] Write 0x8D88 = 0x2C (offset=0x0D88, A=0x2C)
[VRAM] Write 0x8D89 = 0x2C (offset=0x0D89, A=0x2C)
[VRAM] Write 0x8D8A = 0x2C (offset=0x0D8A, A=0x2C)
[VRAM] Write 0x8D8B = 0x4B (offset=0x0D8B, A=0x4B)
[VRAM] Write 0x8D8C = 0x4A (offset=0x0D8C, A=0x4A)
[VRAM] Write 0x8D8D = 0x2C (offset=0x0D8D, A=0x2C)
[VRAM] Write 0x8D8E = 0x55 (offset=0x0D8E, A=0x55)
[VRAM] Write 0x8D8F = 0x56 (offset=0x0D8F, A=0x56)
[VRAM] Write 0x8D90 = 0x6D (offset=0x0D90, A=0x6D)
[VRAM] Write 0x8D91 = 0x58 (offset=0x0D91, A=0x58)
[VRAM] Write 0x8D92 = 0x58 (offset=0x0D92, A=0x58)
[VRAM] Write 0x8D93 = 0x58 (offset=0x0D93, A=0x58)
[VRAM] Write 0x8D94 = 0x58 (offset=0x0D94, A=0x58)
[VRAM] Write 0x8D95 = 0x58 (offset=0x0D95, A=0x58)
[VRAM] Write 0x8D96 = 0xA9 (offset=0x0D96, A=0xA9)
[VRAM] Write 0x8D97 = 0x58 (offset=0x0D97, A=0x58)
[VRAM] Write 0x8D98 = 0x58 (offset=0x0D98, A=0x58)
[VRAM] Write 0x8D99 = 0x58 (offset=0x0D99, A=0x58)
[VRAM] Write 0x8D9A = 0x58 (offset=0x0D9A, A=0x58)
[VRAM] Write 0x8D9B = 0x6E (offset=0x0D9B, A=0x6E)
[VRAM] Write 0x8D9C = 0x56 (offset=0x0D9C, A=0x56)
[VRAM] Write 0x8D9D = 0x5A (offset=0x0D9D, A=0x5A)
[VRAM] Write 0x8D9E = 0x2C (offset=0x0D9E, A=0x2C)
[VRAM] Write 0x8D9F = 0x4B (offset=0x0D9F, A=0x4B)
[VRAM] Write 0x8DA0 = 0x4A (offset=0x0DA0, A=0x4A)
[VRAM] Write 0x8DA1 = 0x2C (offset=0x0DA1, A=0x2C)
[VRAM] Write 0x8DA2 = 0x5B (offset=0x0DA2, A=0x5B)
[VRAM] Write 0x8DA3 = 0x78 (offset=0x0DA3, A=0x78)
[VRAM] Write 0x8DA4 = 0x77 (offset=0x0DA4, A=0x77)
[VRAM] Write 0x8DA5 = 0x7E (offset=0x0DA5, A=0x7E)
[VRAM] Write 0x8DA6 = 0x7F (offset=0x0DA6, A=0x7F)
[VRAM] Write 0x8DA7 = 0x9A (offset=0x0DA7, A=0x9A)
[VRAM] Write 0x8DA8 = 0x9B (offset=0x0DA8, A=0x9B)
[VRAM] Write 0x8DA9 = 0x2F (offset=0x0DA9, A=0x2F)
[VRAM] Write 0x8DAA = 0xAA (offset=0x0DAA, A=0xAA)
[VRAM] Write 0x8DAB = 0x79 (offset=0x0DAB, A=0x79)
[VRAM] Write 0x8DAC = 0x77 (offset=0x0DAC, A=0x77)
[VRAM] Write 0x8DAD = 0x7E (offset=0x0DAD, A=0x7E)
[VRAM] Write 0x8DAE = 0x7F (offset=0x0DAE, A=0x7F)
[VRAM] Write 0x8DAF = 0x9A (offset=0x0DAF, A=0x9A)
[VRAM] Write 0x8DB0 = 0x9B (offset=0x0DB0, A=0x9B)
[VRAM] Write 0x8DB1 = 0x5C (offset=0x0DB1, A=0x5C)
[VRAM] Write 0x8DB2 = 0x2C (offset=0x0DB2, A=0x2C)
[VRAM] Write 0x8DB3 = 0x4B (offset=0x0DB3, A=0x4B)
[VRAM] Write 0x8DB4 = 0x4A (offset=0x0DB4, A=0x4A)
[VRAM] Write 0x8DB5 = 0x2C (offset=0x0DB5, A=0x2C)
[VRAM] Write 0x8DB6 = 0x71 (offset=0x0DB6, A=0x71)
[VRAM] Write 0x8DB7 = 0x72 (offset=0x0DB7, A=0x72)
[VRAM] Write 0x8DB8 = 0x72 (offset=0x0DB8, A=0x72)
[VRAM] Write 0x8DB9 = 0x72 (offset=0x0DB9, A=0x72)
[VRAM] Write 0x8DBA = 0x72 (offset=0x0DBA, A=0x72)
[VRAM] Write 0x8DBB = 0x72 (offset=0x0DBB, A=0x72)
[VRAM] Write 0x8DBC = 0x72 (offset=0x0DBC, A=0x72)
[VRAM] Write 0x8DBD = 0x72 (offset=0x0DBD, A=0x72)
[VRAM] Write 0x8DBE = 0xAB (offset=0x0DBE, A=0xAB)
[VRAM] Write 0x8DBF = 0x72 (offset=0x0DBF, A=0x72)
[VRAM] Write 0x8DC0 = 0x72 (offset=0x0DC0, A=0x72)
[VRAM] Write 0x8DC1 = 0x72 (offset=0x0DC1, A=0x72)
[VRAM] Write 0x8DC2 = 0x72 (offset=0x0DC2, A=0x72)
[VRAM] Write 0x8DC3 = 0x72 (offset=0x0DC3, A=0x72)
[VRAM] Write 0x8DC4 = 0x72 (offset=0x0DC4, A=0x72)
[VRAM] Write 0x8DC5 = 0x74 (offset=0x0DC5, A=0x74)
[VRAM] Write 0x8DC6 = 0x2C (offset=0x0DC6, A=0x2C)
[VRAM] Write 0x8DC7 = 0x4B (offset=0x0DC7, A=0x4B)
[VRAM] Write 0x8DC8 = 0x4A (offset=0x0DC8, A=0x4A)
[VRAM] Write 0x8DC9 = 0x2C (offset=0x0DC9, A=0x2C)
[VRAM] Write 0x8DCA = 0x5B (offset=0x0DCA, A=0x5B)
[VRAM] Write 0x8DCB = 0x7A (offset=0x0DCB, A=0x7A)
[VRAM] Write 0x8DCC = 0x77 (offset=0x0DCC, A=0x77)
[VRAM] Write 0x8DCD = 0x7E (offset=0x0DCD, A=0x7E)
[VRAM] Write 0x8DCE = 0x7F (offset=0x0DCE, A=0x7F)
[VRAM] Write 0x8DCF = 0x9A (offset=0x0DCF, A=0x9A)
[VRAM] Write 0x8DD0 = 0x9B (offset=0x0DD0, A=0x9B)
[VRAM] Write 0x8DD1 = 0x2F (offset=0x0DD1, A=0x2F)
[VRAM] Write 0x8DD2 = 0xAA (offset=0x0DD2, A=0xAA)
[VRAM] Write 0x8DD3 = 0x2F (offset=0x0DD3, A=0x2F)
[VRAM] Write 0x8DD4 = 0x9D (offset=0x0DD4, A=0x9D)
[VRAM] Write 0x8DD5 = 0x9C (offset=0x0DD5, A=0x9C)
[VRAM] Write 0x8DD6 = 0x9C (offset=0x0DD6, A=0x9C)
[VRAM] Write 0x8DD7 = 0x2F (offset=0x0DD7, A=0x2F)
[VRAM] Write 0x8DD8 = 0x2F (offset=0x0DD8, A=0x2F)
[VRAM] Write 0x8DD9 = 0x5C (offset=0x0DD9, A=0x5C)
[VRAM] Write 0x8DDA = 0x2C (offset=0x0DDA, A=0x2C)
[VRAM] Write 0x8DDB = 0x4B (offset=0x0DDB, A=0x4B)
[VRAM] Write 0x8DDC = 0x4A (offset=0x0DDC, A=0x4A)
[VRAM] Write 0x8DDD = 0x2C (offset=0x0DDD, A=0x2C)
[VRAM] Write 0x8DDE = 0x2D (offset=0x0DDE, A=0x2D)
[VRAM] Write 0x8DDF = 0x4F (offset=0x0DDF, A=0x4F)
[VRAM] Write 0x8DE0 = 0x4F (offset=0x0DE0, A=0x4F)
[VRAM] Write 0x8DE1 = 0x4F (offset=0x0DE1, A=0x4F)
[VRAM] Write 0x8DE2 = 0x4F (offset=0x0DE2, A=0x4F)
[VRAM] Write 0x8DE3 = 0x4F (offset=0x0DE3, A=0x4F)
[VRAM] Write 0x8DE4 = 0x4F (offset=0x0DE4, A=0x4F)
[VRAM] Write 0x8DE5 = 0x4F (offset=0x0DE5, A=0x4F)
[VRAM] Write 0x8DE6 = 0xAC (offset=0x0DE6, A=0xAC)
[VRAM] Write 0x8DE7 = 0x4F (offset=0x0DE7, A=0x4F)
[VRAM] Write 0x8DE8 = 0x4F (offset=0x0DE8, A=0x4F)
[VRAM] Write 0x8DE9 = 0x4F (offset=0x0DE9, A=0x4F)
[VRAM] Write 0x8DEA = 0x4F (offset=0x0DEA, A=0x4F)
[VRAM] Write 0x8DEB = 0x4F (offset=0x0DEB, A=0x4F)
[VRAM] Write 0x8DEC = 0x4F (offset=0x0DEC, A=0x4F)
[VRAM] Write 0x8DED = 0x2E (offset=0x0DED, A=0x2E)
[VRAM] Write 0x8DEE = 0x2C (offset=0x0DEE, A=0x2C)
[VRAM] Write 0x8DEF = 0x4B (offset=0x0DEF, A=0x4B)
[VRAM] Write 0x8DF0 = 0x4A (offset=0x0DF0, A=0x4A)
[VRAM] Write 0x8DF1 = 0x2C (offset=0x0DF1, A=0x2C)
[VRAM] Write 0x8DF2 = 0x2C (offset=0x0DF2, A=0x2C)
[VRAM] Write 0x8DF3 = 0x2C (offset=0x0DF3, A=0x2C)
[VRAM] Write 0x8DF4 = 0x2C (offset=0x0DF4, A=0x2C)
[VRAM] Write 0x8DF5 = 0x2C (offset=0x0DF5, A=0x2C)
[VRAM] Write 0x8DF6 = 0x2C (offset=0x0DF6, A=0x2C)
[VRAM] Write 0x8DF7 = 0x2C (offset=0x0DF7, A=0x2C)
[VRAM] Write 0x8DF8 = 0x2C (offset=0x0DF8, A=0x2C)
[VRAM] Write 0x8DF9 = 0x2C (offset=0x0DF9, A=0x2C)
[VRAM] Write 0x8DFA = 0x2C (offset=0x0DFA, A=0x2C)
[VRAM] Write 0x8DFB = 0x2C (offset=0x0DFB, A=0x2C)
[VRAM] Write 0x8DFC = 0x2C (offset=0x0DFC, A=0x2C)
[VRAM] Write 0x8DFD = 0x2C (offset=0x0DFD, A=0x2C)
[VRAM] Write 0x8DFE = 0x2C (offset=0x0DFE, A=0x2C)
[VRAM] Write 0x8DFF = 0x2C (offset=0x0DFF, A=0x2C)
[VRAM] Write 0x8E00 = 0x2C (offset=0x0E00, A=0x2C)
[VRAM] Write 0x8E01 = 0x2C (offset=0x0E01, A=0x2C)
[VRAM] Write 0x8E02 = 0x2C (offset=0x0E02, A=0x2C)
[VRAM] Write 0x8E03 = 0x4B (offset=0x0E03, A=0x4B)
[VRAM] Write 0x8E04 = 0x4C (offset=0x0E04, A=0x4C)
[VRAM] Write 0x8E05 = 0x4D (offset=0x0E05, A=0x4D)
[VRAM] Write 0x8E06 = 0x4D (offset=0x0E06, A=0x4D)
[VRAM] Write 0x8E07 = 0x4D (offset=0x0E07, A=0x4D)
[VRAM] Write 0x8E08 = 0x4D (offset=0x0E08, A=0x4D)
[VRAM] Write 0x8E09 = 0x4D (offset=0x0E09, A=0x4D)
[VRAM] Write 0x8E0A = 0x4D (offset=0x0E0A, A=0x4D)
[VRAM] Write 0x8E0B = 0x4D (offset=0x0E0B, A=0x4D)
[VRAM] Write 0x8E0C = 0x4D (offset=0x0E0C, A=0x4D)
[VRAM] Write 0x8E0D = 0x4D (offset=0x0E0D, A=0x4D)
[VRAM] Write 0x8E0E = 0x4D (offset=0x0E0E, A=0x4D)
[VRAM] Write 0x8E0F = 0x4D (offset=0x0E0F, A=0x4D)
[VRAM] Write 0x8E10 = 0x4D (offset=0x0E10, A=0x4D)
[VRAM] Write 0x8E11 = 0x4D (offset=0x0E11, A=0x4D)
[VRAM] Write 0x8E12 = 0x4D (offset=0x0E12, A=0x4D)
[VRAM] Write 0x8E13 = 0x4D (offset=0x0E13, A=0x4D)
[VRAM] Write 0x8E14 = 0x4D (offset=0x0E14, A=0x4D)
[VRAM] Write 0x8E15 = 0x4D (offset=0x0E15, A=0x4D)
[VRAM] Write 0x8E16 = 0x4D (offset=0x0E16, A=0x4D)
[VRAM] Write 0x8E17 = 0x4E (offset=0x0E17, A=0x4E)
[VRAM] Write 0x8E18 = 0x47 (offset=0x0E18, A=0x47)
[VRAM] Write 0x8E19 = 0x48 (offset=0x0E19, A=0x48)
[VRAM] Write 0x8E1A = 0x48 (offset=0x0E1A, A=0x48)
[VRAM] Write 0x8E1B = 0x48 (offset=0x0E1B, A=0x48)
[VRAM] Write 0x8E1C = 0x48 (offset=0x0E1C, A=0x48)
[VRAM] Write 0x8E1D = 0x48 (offset=0x0E1D, A=0x48)
[VRAM] Write 0x8E1E = 0x48 (offset=0x0E1E, A=0x48)
[VRAM] Write 0x8E1F = 0x48 (offset=0x0E1F, A=0x48)
[VRAM] Write 0x8E20 = 0x48 (offset=0x0E20, A=0x48)
[VRAM] Write 0x8E21 = 0x48 (offset=0x0E21, A=0x48)
[VRAM] Write 0x8E22 = 0x48 (offset=0x0E22, A=0x48)
[VRAM] Write 0x8E23 = 0x48 (offset=0x0E23, A=0x48)
[VRAM] Write 0x8E24 = 0x48 (offset=0x0E24, A=0x48)
[VRAM] Write 0x8E25 = 0x48 (offset=0x0E25, A=0x48)
[VRAM] Write 0x8E26 = 0x48 (offset=0x0E26, A=0x48)
[VRAM] Write 0x8E27 = 0x48 (offset=0x0E27, A=0x48)
[VRAM] Write 0x8E28 = 0x48 (offset=0x0E28, A=0x48)
[VRAM] Write 0x8E29 = 0x48 (offset=0x0E29, A=0x48)
[VRAM] Write 0x8E2A = 0x48 (offset=0x0E2A, A=0x48)
[VRAM] Write 0x8E2B = 0x49 (offset=0x0E2B, A=0x49)
[VRAM] Write 0x8E2C = 0x4A (offset=0x0E2C, A=0x4A)
[VRAM] Write 0x8E2D = 0x2F (offset=0x0E2D, A=0x2F)
[VRAM] Write 0x8E2E = 0x0A (offset=0x0E2E, A=0x0A)
[VRAM] Write 0x8E2F = 0x25 (offset=0x0E2F, A=0x25)
[VRAM] Write 0x8E30 = 0x1D (offset=0x0E30, A=0x1D)
[VRAM] Write 0x8E31 = 0x22 (offset=0x0E31, A=0x22)
[VRAM] Write 0x8E32 = 0x19 (offset=0x0E32, A=0x19)
[VRAM] Write 0x8E33 = 0x0E (offset=0x0E33, A=0x0E)
[VRAM] Write 0x8E34 = 0x2F (offset=0x0E34, A=0x2F)
[VRAM] Write 0x8E35 = 0x2C (offset=0x0E35, A=0x2C)
[VRAM] Write 0x8E36 = 0x2C (offset=0x0E36, A=0x2C)
[VRAM] Write 0x8E37 = 0x2C (offset=0x0E37, A=0x2C)
[VRAM] Write 0x8E38 = 0x2C (offset=0x0E38, A=0x2C)
[VRAM] Write 0x8E39 = 0x2C (offset=0x0E39, A=0x2C)
[VRAM] Write 0x8E3A = 0x2C (offset=0x0E3A, A=0x2C)
[VRAM] Write 0x8E3B = 0x2C (offset=0x0E3B, A=0x2C)
[VRAM] Write 0x8E3C = 0x2C (offset=0x0E3C, A=0x2C)
[VRAM] Write 0x8E3D = 0x2C (offset=0x0E3D, A=0x2C)
[VRAM] Write 0x8E3E = 0x2C (offset=0x0E3E, A=0x2C)
[VRAM] Write 0x8E3F = 0x4B (offset=0x0E3F, A=0x4B)
[VRAM] Write 0x8E40 = 0x4A (offset=0x0E40, A=0x4A)
[VRAM] Write 0x8E41 = 0x2C (offset=0x0E41, A=0x2C)
[VRAM] Write 0x8E42 = 0x2C (offset=0x0E42, A=0x2C)
[VRAM] Write 0x8E43 = 0x2C (offset=0x0E43, A=0x2C)
[VRAM] Write 0x8E44 = 0x2C (offset=0x0E44, A=0x2C)
[VRAM] Write 0x8E45 = 0x2C (offset=0x0E45, A=0x2C)
[VRAM] Write 0x8E46 = 0x2C (offset=0x0E46, A=0x2C)
[VRAM] Write 0x8E47 = 0x2C (offset=0x0E47, A=0x2C)
[VRAM] Write 0x8E48 = 0x2C (offset=0x0E48, A=0x2C)
[VRAM] Write 0x8E49 = 0x2C (offset=0x0E49, A=0x2C)
[VRAM] Write 0x8E4A = 0x2C (offset=0x0E4A, A=0x2C)
[VRAM] Write 0x8E4B = 0x2C (offset=0x0E4B, A=0x2C)
[VRAM] Write 0x8E4C = 0x2C (offset=0x0E4C, A=0x2C)
[VRAM] Write 0x8E4D = 0x2C (offset=0x0E4D, A=0x2C)
[VRAM] Write 0x8E4E = 0x2C (offset=0x0E4E, A=0x2C)
[VRAM] Write 0x8E4F = 0x2C (offset=0x0E4F, A=0x2C)
[VRAM] Write 0x8E50 = 0x2C (offset=0x0E50, A=0x2C)
[VRAM] Write 0x8E51 = 0x2C (offset=0x0E51, A=0x2C)
[VRAM] Write 0x8E52 = 0x2C (offset=0x0E52, A=0x2C)
[VRAM] Write 0x8E53 = 0x4B (offset=0x0E53, A=0x4B)
[VRAM] Write 0x8E54 = 0x4A (offset=0x0E54, A=0x4A)
[VRAM] Write 0x8E55 = 0x2C (offset=0x0E55, A=0x2C)
[VRAM] Write 0x8E56 = 0x2C (offset=0x0E56, A=0x2C)
[VRAM] Write 0x8E57 = 0x2C (offset=0x0E57, A=0x2C)
[VRAM] Write 0x8E58 = 0x2C (offset=0x0E58, A=0x2C)
[VRAM] Write 0x8E59 = 0x2C (offset=0x0E59, A=0x2C)
[VRAM] Write 0x8E5A = 0x50 (offset=0x0E5A, A=0x50)
[VRAM] Write 0x8E5B = 0x51 (offset=0x0E5B, A=0x51)
[VRAM] Write 0x8E5C = 0x51 (offset=0x0E5C, A=0x51)
[VRAM] Write 0x8E5D = 0x51 (offset=0x0E5D, A=0x51)
[VRAM] Write 0x8E5E = 0x51 (offset=0x0E5E, A=0x51)
[VRAM] Write 0x8E5F = 0x51 (offset=0x0E5F, A=0x51)
[VRAM] Write 0x8E60 = 0x52 (offset=0x0E60, A=0x52)
[VRAM] Write 0x8E61 = 0x2C (offset=0x0E61, A=0x2C)
[VRAM] Write 0x8E62 = 0x2C (offset=0x0E62, A=0x2C)
[VRAM] Write 0x8E63 = 0x2C (offset=0x0E63, A=0x2C)
[VRAM] Write 0x8E64 = 0x2C (offset=0x0E64, A=0x2C)
[VRAM] Write 0x8E65 = 0x2C (offset=0x0E65, A=0x2C)
[VRAM] Write 0x8E66 = 0x2C (offset=0x0E66, A=0x2C)
[VRAM] Write 0x8E67 = 0x4B (offset=0x0E67, A=0x4B)
[VRAM] Write 0x8E68 = 0x4A (offset=0x0E68, A=0x4A)
[VRAM] Write 0x8E69 = 0x2C (offset=0x0E69, A=0x2C)
[VRAM] Write 0x8E6A = 0x2C (offset=0x0E6A, A=0x2C)
[VRAM] Write 0x8E6B = 0x2C (offset=0x0E6B, A=0x2C)
[VRAM] Write 0x8E6C = 0x2C (offset=0x0E6C, A=0x2C)
[VRAM] Write 0x8E6D = 0x2C (offset=0x0E6D, A=0x2C)
[VRAM] Write 0x8E6E = 0x53 (offset=0x0E6E, A=0x53)
[VRAM] Write 0x8E6F = 0x15 (offset=0x0E6F, A=0x15)
[VRAM] Write 0x8E70 = 0x0E (offset=0x0E70, A=0x0E)
[VRAM] Write 0x8E71 = 0x1F (offset=0x0E71, A=0x1F)
[VRAM] Write 0x8E72 = 0x0E (offset=0x0E72, A=0x0E)
[VRAM] Write 0x8E73 = 0x15 (offset=0x0E73, A=0x15)
[VRAM] Write 0x8E74 = 0x54 (offset=0x0E74, A=0x54)
[VRAM] Write 0x8E75 = 0x2C (offset=0x0E75, A=0x2C)
[VRAM] Write 0x8E76 = 0x2C (offset=0x0E76, A=0x2C)
[VRAM] Write 0x8E77 = 0x2C (offset=0x0E77, A=0x2C)
[VRAM] Write 0x8E78 = 0x2C (offset=0x0E78, A=0x2C)
[VRAM] Write 0x8E79 = 0x2C (offset=0x0E79, A=0x2C)
[VRAM] Write 0x8E7A = 0x2C (offset=0x0E7A, A=0x2C)
[VRAM] Write 0x8E7B = 0x4B (offset=0x0E7B, A=0x4B)
[VRAM] Write 0x8E7C = 0x4A (offset=0x0E7C, A=0x4A)
[VRAM] Write 0x8E7D = 0x2C (offset=0x0E7D, A=0x2C)
[VRAM] Write 0x8E7E = 0x2C (offset=0x0E7E, A=0x2C)
[VRAM] Write 0x8E7F = 0x2C (offset=0x0E7F, A=0x2C)
[VRAM] Write 0x8E80 = 0x55 (offset=0x0E80, A=0x55)
[VRAM] Write 0x8E81 = 0x56 (offset=0x0E81, A=0x56)
[VRAM] Write 0x8E82 = 0x57 (offset=0x0E82, A=0x57)
[VRAM] Write 0x8E83 = 0x58 (offset=0x0E83, A=0x58)
[VRAM] Write 0x8E84 = 0x6C (offset=0x0E84, A=0x6C)
[VRAM] Write 0x8E85 = 0x58 (offset=0x0E85, A=0x58)
[VRAM] Write 0x8E86 = 0x6C (offset=0x0E86, A=0x6C)
[VRAM] Write 0x8E87 = 0x58 (offset=0x0E87, A=0x58)
[VRAM] Write 0x8E88 = 0x59 (offset=0x0E88, A=0x59)
[VRAM] Write 0x8E89 = 0x56 (offset=0x0E89, A=0x56)
[VRAM] Write 0x8E8A = 0x5A (offset=0x0E8A, A=0x5A)
[VRAM] Write 0x8E8B = 0x2C (offset=0x0E8B, A=0x2C)
[VRAM] Write 0x8E8C = 0x2C (offset=0x0E8C, A=0x2C)
[VRAM] Write 0x8E8D = 0x2C (offset=0x0E8D, A=0x2C)
[VRAM] Write 0x8E8E = 0x2C (offset=0x0E8E, A=0x2C)
[VRAM] Write 0x8E8F = 0x4B (offset=0x0E8F, A=0x4B)
[VRAM] Write 0x8E90 = 0x4A (offset=0x0E90, A=0x4A)
[VRAM] Write 0x8E91 = 0x2C (offset=0x0E91, A=0x2C)
[VRAM] Write 0x8E92 = 0x2C (offset=0x0E92, A=0x2C)
[VRAM] Write 0x8E93 = 0x2C (offset=0x0E93, A=0x2C)
[VRAM] Write 0x8E94 = 0x5B (offset=0x0E94, A=0x5B)
[VRAM] Write 0x8E95 = 0x90 (offset=0x0E95, A=0x90)
[VRAM] Write 0x8E96 = 0x6F (offset=0x0E96, A=0x6F)
[VRAM] Write 0x8E97 = 0x91 (offset=0x0E97, A=0x91)
[VRAM] Write 0x8E98 = 0x6F (offset=0x0E98, A=0x6F)
[VRAM] Write 0x8E99 = 0x92 (offset=0x0E99, A=0x92)
[VRAM] Write 0x8E9A = 0x6F (offset=0x0E9A, A=0x6F)
[VRAM] Write 0x8E9B = 0x93 (offset=0x0E9B, A=0x93)
[VRAM] Write 0x8E9C = 0x6F (offset=0x0E9C, A=0x6F)
[VRAM] Write 0x8E9D = 0x94 (offset=0x0E9D, A=0x94)
[VRAM] Write 0x8E9E = 0x5C (offset=0x0E9E, A=0x5C)
[VRAM] Write 0x8E9F = 0x2C (offset=0x0E9F, A=0x2C)
[VRAM] Write 0x8EA0 = 0x2C (offset=0x0EA0, A=0x2C)
[VRAM] Write 0x8EA1 = 0x2C (offset=0x0EA1, A=0x2C)
[VRAM] Write 0x8EA2 = 0x2C (offset=0x0EA2, A=0x2C)
[VRAM] Write 0x8EA3 = 0x4B (offset=0x0EA3, A=0x4B)
[VRAM] Write 0x8EA4 = 0x4A (offset=0x0EA4, A=0x4A)
[VRAM] Write 0x8EA5 = 0x2C (offset=0x0EA5, A=0x2C)
[VRAM] Write 0x8EA6 = 0x2C (offset=0x0EA6, A=0x2C)
[VRAM] Write 0x8EA7 = 0x2C (offset=0x0EA7, A=0x2C)
[VRAM] Write 0x8EA8 = 0x71 (offset=0x0EA8, A=0x71)
[VRAM] Write 0x8EA9 = 0x72 (offset=0x0EA9, A=0x72)
[VRAM] Write 0x8EAA = 0x73 (offset=0x0EAA, A=0x73)
[VRAM] Write 0x8EAB = 0x72 (offset=0x0EAB, A=0x72)
[VRAM] Write 0x8EAC = 0x73 (offset=0x0EAC, A=0x73)
[VRAM] Write 0x8EAD = 0x72 (offset=0x0EAD, A=0x72)
[VRAM] Write 0x8EAE = 0x73 (offset=0x0EAE, A=0x73)
[VRAM] Write 0x8EAF = 0x72 (offset=0x0EAF, A=0x72)
[VRAM] Write 0x8EB0 = 0x73 (offset=0x0EB0, A=0x73)
[VRAM] Write 0x8EB1 = 0x72 (offset=0x0EB1, A=0x72)
[VRAM] Write 0x8EB2 = 0x74 (offset=0x0EB2, A=0x74)
[VRAM] Write 0x8EB3 = 0x2C (offset=0x0EB3, A=0x2C)
[VRAM] Write 0x8EB4 = 0x2C (offset=0x0EB4, A=0x2C)
[VRAM] Write 0x8EB5 = 0x2C (offset=0x0EB5, A=0x2C)
[VRAM] Write 0x8EB6 = 0x2C (offset=0x0EB6, A=0x2C)
[VRAM] Write 0x8EB7 = 0x4B (offset=0x0EB7, A=0x4B)
[VRAM] Write 0x8EB8 = 0x4A (offset=0x0EB8, A=0x4A)
[VRAM] Write 0x8EB9 = 0x2C (offset=0x0EB9, A=0x2C)
[VRAM] Write 0x8EBA = 0x2C (offset=0x0EBA, A=0x2C)
[VRAM] Write 0x8EBB = 0x2C (offset=0x0EBB, A=0x2C)
[VRAM] Write 0x8EBC = 0x5B (offset=0x0EBC, A=0x5B)
[VRAM] Write 0x8EBD = 0x95 (offset=0x0EBD, A=0x95)
[VRAM] Write 0x8EBE = 0x6F (offset=0x0EBE, A=0x6F)
[VRAM] Write 0x8EBF = 0x96 (offset=0x0EBF, A=0x96)
[VRAM] Write 0x8EC0 = 0x6F (offset=0x0EC0, A=0x6F)
[VRAM] Write 0x8EC1 = 0x97 (offset=0x0EC1, A=0x97)
[VRAM] Write 0x8EC2 = 0x6F (offset=0x0EC2, A=0x6F)
[VRAM] Write 0x8EC3 = 0x98 (offset=0x0EC3, A=0x98)
[VRAM] Write 0x8EC4 = 0x6F (offset=0x0EC4, A=0x6F)
[VRAM] Write 0x8EC5 = 0x99 (offset=0x0EC5, A=0x99)
[VRAM] Write 0x8EC6 = 0x5C (offset=0x0EC6, A=0x5C)
[VRAM] Write 0x8EC7 = 0x2C (offset=0x0EC7, A=0x2C)
[VRAM] Write 0x8EC8 = 0x2C (offset=0x0EC8, A=0x2C)
[VRAM] Write 0x8EC9 = 0x2C (offset=0x0EC9, A=0x2C)
[VRAM] Write 0x8ECA = 0x2C (offset=0x0ECA, A=0x2C)
[VRAM] Write 0x8ECB = 0x4B (offset=0x0ECB, A=0x4B)
[VRAM] Write 0x8ECC = 0x4A (offset=0x0ECC, A=0x4A)
[VRAM] Write 0x8ECD = 0x2C (offset=0x0ECD, A=0x2C)
[VRAM] Write 0x8ECE = 0x2C (offset=0x0ECE, A=0x2C)
[VRAM] Write 0x8ECF = 0x2C (offset=0x0ECF, A=0x2C)
[VRAM] Write 0x8ED0 = 0x2D (offset=0x0ED0, A=0x2D)
[VRAM] Write 0x8ED1 = 0x4F (offset=0x0ED1, A=0x4F)
[VRAM] Write 0x8ED2 = 0x6B (offset=0x0ED2, A=0x6B)
[VRAM] Write 0x8ED3 = 0x4F (offset=0x0ED3, A=0x4F)
[VRAM] Write 0x8ED4 = 0x6B (offset=0x0ED4, A=0x6B)
[VRAM] Write 0x8ED5 = 0x4F (offset=0x0ED5, A=0x4F)
[VRAM] Write 0x8ED6 = 0x6B (offset=0x0ED6, A=0x6B)
[VRAM] Write 0x8ED7 = 0x4F (offset=0x0ED7, A=0x4F)
[VRAM] Write 0x8ED8 = 0x6B (offset=0x0ED8, A=0x6B)
[VRAM] Write 0x8ED9 = 0x4F (offset=0x0ED9, A=0x4F)
[VRAM] Write 0x8EDA = 0x2E (offset=0x0EDA, A=0x2E)
[VRAM] Write 0x8EDB = 0x2C (offset=0x0EDB, A=0x2C)
[VRAM] Write 0x8EDC = 0x2C (offset=0x0EDC, A=0x2C)
[VRAM] Write 0x8EDD = 0x2C (offset=0x0EDD, A=0x2C)
[VRAM] Write 0x8EDE = 0x2C (offset=0x0EDE, A=0x2C)
[VRAM] Write 0x8EDF = 0x4B (offset=0x0EDF, A=0x4B)
[VRAM] Write 0x8EE0 = 0x4A (offset=0x0EE0, A=0x4A)
[VRAM] Write 0x8EE1 = 0x2C (offset=0x0EE1, A=0x2C)
[VRAM] Write 0x8EE2 = 0x2C (offset=0x0EE2, A=0x2C)
[VRAM] Write 0x8EE3 = 0x2C (offset=0x0EE3, A=0x2C)
[VRAM] Write 0x8EE4 = 0x50 (offset=0x0EE4, A=0x50)
[VRAM] Write 0x8EE5 = 0x51 (offset=0x0EE5, A=0x51)
[VRAM] Write 0x8EE6 = 0x51 (offset=0x0EE6, A=0x51)
[VRAM] Write 0x8EE7 = 0x51 (offset=0x0EE7, A=0x51)
[VRAM] Write 0x8EE8 = 0x51 (offset=0x0EE8, A=0x51)
[VRAM] Write 0x8EE9 = 0x51 (offset=0x0EE9, A=0x51)
[VRAM] Write 0x8EEA = 0x51 (offset=0x0EEA, A=0x51)
[VRAM] Write 0x8EEB = 0x51 (offset=0x0EEB, A=0x51)
[VRAM] Write 0x8EEC = 0x51 (offset=0x0EEC, A=0x51)
[VRAM] Write 0x8EED = 0x51 (offset=0x0EED, A=0x51)
[VRAM] Write 0x8EEE = 0x52 (offset=0x0EEE, A=0x52)
[VRAM] Write 0x8EEF = 0x2C (offset=0x0EEF, A=0x2C)
[VRAM] Write 0x8EF0 = 0x2C (offset=0x0EF0, A=0x2C)
[VRAM] Write 0x8EF1 = 0x2C (offset=0x0EF1, A=0x2C)
[VRAM] Write 0x8EF2 = 0x2C (offset=0x0EF2, A=0x2C)
[VRAM] Write 0x8EF3 = 0x4B (offset=0x0EF3, A=0x4B)
[VRAM] Write 0x8EF4 = 0x4A (offset=0x0EF4, A=0x4A)
[VRAM] Write 0x8EF5 = 0x2C (offset=0x0EF5, A=0x2C)
[VRAM] Write 0x8EF6 = 0x2C (offset=0x0EF6, A=0x2C)
[VRAM] Write 0x8EF7 = 0x2C (offset=0x0EF7, A=0x2C)
[VRAM] Write 0x8EF8 = 0x53 (offset=0x0EF8, A=0x53)
[VRAM] Write 0x8EF9 = 0x1D (offset=0x0EF9, A=0x1D)
[VRAM] Write 0x8EFA = 0x18 (offset=0x0EFA, A=0x18)
[VRAM] Write 0x8EFB = 0x19 (offset=0x0EFB, A=0x19)
[VRAM] Write 0x8EFC = 0x25 (offset=0x0EFC, A=0x25)
[VRAM] Write 0x8EFD = 0x1C (offset=0x0EFD, A=0x1C)
[VRAM] Write 0x8EFE = 0x0C (offset=0x0EFE, A=0x0C)
[VRAM] Write 0x8EFF = 0x18 (offset=0x0EFF, A=0x18)
[VRAM] Write 0x8F00 = 0x1B (offset=0x0F00, A=0x1B)
[VRAM] Write 0x8F01 = 0x0E (offset=0x0F01, A=0x0E)
[VRAM] Write 0x8F02 = 0x54 (offset=0x0F02, A=0x54)
[VRAM] Write 0x8F03 = 0x2C (offset=0x0F03, A=0x2C)
[VRAM] Write 0x8F04 = 0x2C (offset=0x0F04, A=0x2C)
[VRAM] Write 0x8F05 = 0x2C (offset=0x0F05, A=0x2C)
[VRAM] Write 0x8F06 = 0x2C (offset=0x0F06, A=0x2C)
[VRAM] Write 0x8F07 = 0x4B (offset=0x0F07, A=0x4B)
[VRAM] Write 0x8F08 = 0x4A (offset=0x0F08, A=0x4A)
[VRAM] Write 0x8F09 = 0x55 (offset=0x0F09, A=0x55)
[VRAM] Write 0x8F0A = 0x56 (offset=0x0F0A, A=0x56)
[VRAM] Write 0x8F0B = 0x70 (offset=0x0F0B, A=0x70)
[VRAM] Write 0x8F0C = 0x6D (offset=0x0F0C, A=0x6D)
[VRAM] Write 0x8F0D = 0x58 (offset=0x0F0D, A=0x58)
[VRAM] Write 0x8F0E = 0x58 (offset=0x0F0E, A=0x58)
[VRAM] Write 0x8F0F = 0x58 (offset=0x0F0F, A=0x58)
[VRAM] Write 0x8F10 = 0x58 (offset=0x0F10, A=0x58)
[VRAM] Write 0x8F11 = 0x58 (offset=0x0F11, A=0x58)
[VRAM] Write 0x8F12 = 0x58 (offset=0x0F12, A=0x58)
[VRAM] Write 0x8F13 = 0x58 (offset=0x0F13, A=0x58)
[VRAM] Write 0x8F14 = 0x58 (offset=0x0F14, A=0x58)
[VRAM] Write 0x8F15 = 0x58 (offset=0x0F15, A=0x58)
[VRAM] Write 0x8F16 = 0x6E (offset=0x0F16, A=0x6E)
[VRAM] Write 0x8F17 = 0x56 (offset=0x0F17, A=0x56)
[VRAM] Write 0x8F18 = 0x56 (offset=0x0F18, A=0x56)
[VRAM] Write 0x8F19 = 0x56 (offset=0x0F19, A=0x56)
[VRAM] Write 0x8F1A = 0x5A (offset=0x0F1A, A=0x5A)
[VRAM] Write 0x8F1B = 0x4B (offset=0x0F1B, A=0x4B)
[VRAM] Write 0x8F1C = 0x4A (offset=0x0F1C, A=0x4A)
[VRAM] Write 0x8F1D = 0x5B (offset=0x0F1D, A=0x5B)
[VRAM] Write 0x8F1E = 0x01 (offset=0x0F1E, A=0x01)
[VRAM] Write 0x8F1F = 0x6F (offset=0x0F1F, A=0x6F)
[VRAM] Write 0x8F20 = 0x60 (offset=0x0F20, A=0x60)
[VRAM] Write 0x8F21 = 0x60 (offset=0x0F21, A=0x60)
[VRAM] Write 0x8F22 = 0x60 (offset=0x0F22, A=0x60)
[VRAM] Write 0x8F23 = 0x60 (offset=0x0F23, A=0x60)
[VRAM] Write 0x8F24 = 0x60 (offset=0x0F24, A=0x60)
[VRAM] Write 0x8F25 = 0x60 (offset=0x0F25, A=0x60)
[VRAM] Write 0x8F26 = 0x2F (offset=0x0F26, A=0x2F)
[VRAM] Write 0x8F27 = 0x2F (offset=0x0F27, A=0x2F)
[VRAM] Write 0x8F28 = 0x60 (offset=0x0F28, A=0x60)
[VRAM] Write 0x8F29 = 0x60 (offset=0x0F29, A=0x60)
[VRAM] Write 0x8F2A = 0x60 (offset=0x0F2A, A=0x60)
[VRAM] Write 0x8F2B = 0x60 (offset=0x0F2B, A=0x60)
[VRAM] Write 0x8F2C = 0x60 (offset=0x0F2C, A=0x60)
[VRAM] Write 0x8F2D = 0x60 (offset=0x0F2D, A=0x60)
[VRAM] Write 0x8F2E = 0x5C (offset=0x0F2E, A=0x5C)
[VRAM] Write 0x8F2F = 0x4B (offset=0x0F2F, A=0x4B)
[VRAM] Write 0x8F30 = 0x4A (offset=0x0F30, A=0x4A)
[VRAM] Write 0x8F31 = 0x5B (offset=0x0F31, A=0x5B)
[VRAM] Write 0x8F32 = 0x02 (offset=0x0F32, A=0x02)
[VRAM] Write 0x8F33 = 0x6F (offset=0x0F33, A=0x6F)
[VRAM] Write 0x8F34 = 0x60 (offset=0x0F34, A=0x60)
[VRAM] Write 0x8F35 = 0x60 (offset=0x0F35, A=0x60)
[VRAM] Write 0x8F36 = 0x60 (offset=0x0F36, A=0x60)
[VRAM] Write 0x8F37 = 0x60 (offset=0x0F37, A=0x60)
[VRAM] Write 0x8F38 = 0x60 (offset=0x0F38, A=0x60)
[VRAM] Write 0x8F39 = 0x60 (offset=0x0F39, A=0x60)
[VRAM] Write 0x8F3A = 0x2F (offset=0x0F3A, A=0x2F)
[VRAM] Write 0x8F3B = 0x2F (offset=0x0F3B, A=0x2F)
[VRAM] Write 0x8F3C = 0x60 (offset=0x0F3C, A=0x60)
[VRAM] Write 0x8F3D = 0x60 (offset=0x0F3D, A=0x60)
[VRAM] Write 0x8F3E = 0x60 (offset=0x0F3E, A=0x60)
[VRAM] Write 0x8F3F = 0x60 (offset=0x0F3F, A=0x60)
[VRAM] Write 0x8F40 = 0x60 (offset=0x0F40, A=0x60)
[VRAM] Write 0x8F41 = 0x60 (offset=0x0F41, A=0x60)
[VRAM] Write 0x8F42 = 0x5C (offset=0x0F42, A=0x5C)
[VRAM] Write 0x8F43 = 0x4B (offset=0x0F43, A=0x4B)
[VRAM] Write 0x8F44 = 0x4A (offset=0x0F44, A=0x4A)
[VRAM] Write 0x8F45 = 0x5B (offset=0x0F45, A=0x5B)
[VRAM] Write 0x8F46 = 0x03 (offset=0x0F46, A=0x03)
[VRAM] Write 0x8F47 = 0x6F (offset=0x0F47, A=0x6F)
[VRAM] Write 0x8F48 = 0x60 (offset=0x0F48, A=0x60)
[VRAM] Write 0x8F49 = 0x60 (offset=0x0F49, A=0x60)
[VRAM] Write 0x8F4A = 0x60 (offset=0x0F4A, A=0x60)
[VRAM] Write 0x8F4B = 0x60 (offset=0x0F4B, A=0x60)
[VRAM] Write 0x8F4C = 0x60 (offset=0x0F4C, A=0x60)
[VRAM] Write 0x8F4D = 0x60 (offset=0x0F4D, A=0x60)
[VRAM] Write 0x8F4E = 0x2F (offset=0x0F4E, A=0x2F)
[VRAM] Write 0x8F4F = 0x2F (offset=0x0F4F, A=0x2F)
[VRAM] Write 0x8F50 = 0x60 (offset=0x0F50, A=0x60)
[VRAM] Write 0x8F51 = 0x60 (offset=0x0F51, A=0x60)
[VRAM] Write 0x8F52 = 0x60 (offset=0x0F52, A=0x60)
[VRAM] Write 0x8F53 = 0x60 (offset=0x0F53, A=0x60)
[VRAM] Write 0x8F54 = 0x60 (offset=0x0F54, A=0x60)
[VRAM] Write 0x8F55 = 0x60 (offset=0x0F55, A=0x60)
[VRAM] Write 0x8F56 = 0x5C (offset=0x0F56, A=0x5C)
[VRAM] Write 0x8F57 = 0x4B (offset=0x0F57, A=0x4B)
[VRAM] Write 0x8F58 = 0x4A (offset=0x0F58, A=0x4A)
[VRAM] Write 0x8F59 = 0x2D (offset=0x0F59, A=0x2D)
[VRAM] Write 0x8F5A = 0x4F (offset=0x0F5A, A=0x4F)
[VRAM] Write 0x8F5B = 0x6B (offset=0x0F5B, A=0x6B)
[VRAM] Write 0x8F5C = 0x4F (offset=0x0F5C, A=0x4F)
[VRAM] Write 0x8F5D = 0x4F (offset=0x0F5D, A=0x4F)
[VRAM] Write 0x8F5E = 0x4F (offset=0x0F5E, A=0x4F)
[VRAM] Write 0x8F5F = 0x4F (offset=0x0F5F, A=0x4F)
[VRAM] Write 0x8F60 = 0x4F (offset=0x0F60, A=0x4F)
[VRAM] Write 0x8F61 = 0x4F (offset=0x0F61, A=0x4F)
[VRAM] Write 0x8F62 = 0x4F (offset=0x0F62, A=0x4F)
[VRAM] Write 0x8F63 = 0x4F (offset=0x0F63, A=0x4F)
[VRAM] Write 0x8F64 = 0x4F (offset=0x0F64, A=0x4F)
[VRAM] Write 0x8F65 = 0x4F (offset=0x0F65, A=0x4F)
[VRAM] Write 0x8F66 = 0x4F (offset=0x0F66, A=0x4F)
[VRAM] Write 0x8F67 = 0x4F (offset=0x0F67, A=0x4F)
[VRAM] Write 0x8F68 = 0x4F (offset=0x0F68, A=0x4F)
[VRAM] Write 0x8F69 = 0x4F (offset=0x0F69, A=0x4F)
[VRAM] Write 0x8F6A = 0x2E (offset=0x0F6A, A=0x2E)
[VRAM] Write 0x8F6B = 0x4B (offset=0x0F6B, A=0x4B)
[VRAM] Write 0x8F6C = 0x4C (offset=0x0F6C, A=0x4C)
[VRAM] Write 0x8F6D = 0x4D (offset=0x0F6D, A=0x4D)
[VRAM] Write 0x8F6E = 0x4D (offset=0x0F6E, A=0x4D)
[VRAM] Write 0x8F6F = 0x4D (offset=0x0F6F, A=0x4D)
[VRAM] Write 0x8F70 = 0x4D (offset=0x0F70, A=0x4D)
[VRAM] Write 0x8F71 = 0x4D (offset=0x0F71, A=0x4D)
[VRAM] Write 0x8F72 = 0x4D (offset=0x0F72, A=0x4D)
[VRAM] Write 0x8F73 = 0x4D (offset=0x0F73, A=0x4D)
[VRAM] Write 0x8F74 = 0x4D (offset=0x0F74, A=0x4D)
[VRAM] Write 0x8F75 = 0x4D (offset=0x0F75, A=0x4D)
[VRAM] Write 0x8F76 = 0x4D (offset=0x0F76, A=0x4D)
[VRAM] Write 0x8F77 = 0x4D (offset=0x0F77, A=0x4D)
[VRAM] Write 0x8F78 = 0x4D (offset=0x0F78, A=0x4D)
[VRAM] Write 0x8F79 = 0x4D (offset=0x0F79, A=0x4D)
[VRAM] Write 0x8F7A = 0x4D (offset=0x0F7A, A=0x4D)
[VRAM] Write 0x8F7B = 0x4D (offset=0x0F7B, A=0x4D)
[VRAM] Write 0x8F7C = 0x4D (offset=0x0F7C, A=0x4D)
[VRAM] Write 0x8F7D = 0x4D (offset=0x0F7D, A=0x4D)
[VRAM] Write 0x8F7E = 0x4D (offset=0x0F7E, A=0x4D)
[VRAM] Write 0x8F7F = 0x4E (offset=0x0F7F, A=0x4E)
[VRAM] Write 0x8F80 = 0x47 (offset=0x0F80, A=0x47)
[VRAM] Write 0x8F81 = 0x48 (offset=0x0F81, A=0x48)
[VRAM] Write 0x8F82 = 0x48 (offset=0x0F82, A=0x48)
[VRAM] Write 0x8F83 = 0x48 (offset=0x0F83, A=0x48)
[VRAM] Write 0x8F84 = 0x48 (offset=0x0F84, A=0x48)
[VRAM] Write 0x8F85 = 0x48 (offset=0x0F85, A=0x48)
[VRAM] Write 0x8F86 = 0x48 (offset=0x0F86, A=0x48)
[VRAM] Write 0x8F87 = 0x48 (offset=0x0F87, A=0x48)
[VRAM] Write 0x8F88 = 0x48 (offset=0x0F88, A=0x48)
[VRAM] Write 0x8F89 = 0x48 (offset=0x0F89, A=0x48)
[VRAM] Write 0x8F8A = 0x48 (offset=0x0F8A, A=0x48)
[VRAM] Write 0x8F8B = 0x48 (offset=0x0F8B, A=0x48)
[VRAM] Write 0x8F8C = 0x48 (offset=0x0F8C, A=0x48)
[VRAM] Write 0x8F8D = 0x48 (offset=0x0F8D, A=0x48)
[VRAM] Write 0x8F8E = 0x48 (offset=0x0F8E, A=0x48)
[VRAM] Write 0x8F8F = 0x48 (offset=0x0F8F, A=0x48)
[VRAM] Write 0x8F90 = 0x48 (offset=0x0F90, A=0x48)
[VRAM] Write 0x8F91 = 0x48 (offset=0x0F91, A=0x48)
[VRAM] Write 0x8F92 = 0x48 (offset=0x0F92, A=0x48)
[VRAM] Write 0x8F93 = 0x49 (offset=0x0F93, A=0x49)
[VRAM] Write 0x8F94 = 0x4A (offset=0x0F94, A=0x4A)
[VRAM] Write 0x8F95 = 0x2F (offset=0x0F95, A=0x2F)
[VRAM] Write 0x8F96 = 0x0B (offset=0x0F96, A=0x0B)
[VRAM] Write 0x8F97 = 0x25 (offset=0x0F97, A=0x25)
[VRAM] Write 0x8F98 = 0x1D (offset=0x0F98, A=0x1D)
[VRAM] Write 0x8F99 = 0x22 (offset=0x0F99, A=0x22)
[VRAM] Write 0x8F9A = 0x19 (offset=0x0F9A, A=0x19)
[VRAM] Write 0x8F9B = 0x0E (offset=0x0F9B, A=0x0E)
[VRAM] Write 0x8F9C = 0x2F (offset=0x0F9C, A=0x2F)
[VRAM] Write 0x8F9D = 0x2C (offset=0x0F9D, A=0x2C)
[VRAM] Write 0x8F9E = 0x2C (offset=0x0F9E, A=0x2C)
[VRAM] Write 0x8F9F = 0x2C (offset=0x0F9F, A=0x2C)
[VRAM] Write 0x8FA0 = 0x2C (offset=0x0FA0, A=0x2C)
[VRAM] Write 0x8FA1 = 0x2C (offset=0x0FA1, A=0x2C)
[VRAM] Write 0x8FA2 = 0x2C (offset=0x0FA2, A=0x2C)
[VRAM] Write 0x8FA3 = 0x2C (offset=0x0FA3, A=0x2C)
[VRAM] Write 0x8FA4 = 0x2C (offset=0x0FA4, A=0x2C)
[VRAM] Write 0x8FA5 = 0x2C (offset=0x0FA5, A=0x2C)
[VRAM] Write 0x8FA6 = 0x2C (offset=0x0FA6, A=0x2C)
[VRAM] Write 0x8FA7 = 0x4B (offset=0x0FA7, A=0x4B)
[VRAM] Write 0x8FA8 = 0x4A (offset=0x0FA8, A=0x4A)
[VRAM] Write 0x8FA9 = 0x2C (offset=0x0FA9, A=0x2C)
[VRAM] Write 0x8FAA = 0x2C (offset=0x0FAA, A=0x2C)
[VRAM] Write 0x8FAB = 0x2C (offset=0x0FAB, A=0x2C)
[VRAM] Write 0x8FAC = 0x2C (offset=0x0FAC, A=0x2C)
[VRAM] Write 0x8FAD = 0x2C (offset=0x0FAD, A=0x2C)
[VRAM] Write 0x8FAE = 0x2C (offset=0x0FAE, A=0x2C)
[VRAM] Write 0x8FAF = 0x2C (offset=0x0FAF, A=0x2C)
[VRAM] Write 0x8FB0 = 0x2C (offset=0x0FB0, A=0x2C)
[VRAM] Write 0x8FB1 = 0x2C (offset=0x0FB1, A=0x2C)
[VRAM] Write 0x8FB2 = 0x2C (offset=0x0FB2, A=0x2C)
[VRAM] Write 0x8FB3 = 0x2C (offset=0x0FB3, A=0x2C)
[VRAM] Write 0x8FB4 = 0x2C (offset=0x0FB4, A=0x2C)
[VRAM] Write 0x8FB5 = 0x2C (offset=0x0FB5, A=0x2C)
[VRAM] Write 0x8FB6 = 0x2C (offset=0x0FB6, A=0x2C)
[VRAM] Write 0x8FB7 = 0x2C (offset=0x0FB7, A=0x2C)
[VRAM] Write 0x8FB8 = 0x2C (offset=0x0FB8, A=0x2C)
[VRAM] Write 0x8FB9 = 0x2C (offset=0x0FB9, A=0x2C)
[VRAM] Write 0x8FBA = 0x2C (offset=0x0FBA, A=0x2C)
[VRAM] Write 0x8FBB = 0x4B (offset=0x0FBB, A=0x4B)
[VRAM] Write 0x8FBC = 0x4A (offset=0x0FBC, A=0x4A)
[VRAM] Write 0x8FBD = 0x2C (offset=0x0FBD, A=0x2C)
[VRAM] Write 0x8FBE = 0x2C (offset=0x0FBE, A=0x2C)
[VRAM] Write 0x8FBF = 0x50 (offset=0x0FBF, A=0x50)
[VRAM] Write 0x8FC0 = 0x51 (offset=0x0FC0, A=0x51)
[VRAM] Write 0x8FC1 = 0x51 (offset=0x0FC1, A=0x51)
[VRAM] Write 0x8FC2 = 0x51 (offset=0x0FC2, A=0x51)
[VRAM] Write 0x8FC3 = 0x51 (offset=0x0FC3, A=0x51)
[VRAM] Write 0x8FC4 = 0x51 (offset=0x0FC4, A=0x51)
[VRAM] Write 0x8FC5 = 0x52 (offset=0x0FC5, A=0x52)
[VRAM] Write 0x8FC6 = 0x2C (offset=0x0FC6, A=0x2C)
[VRAM] Write 0x8FC7 = 0x2C (offset=0x0FC7, A=0x2C)
[VRAM] Write 0x8FC8 = 0x50 (offset=0x0FC8, A=0x50)
[VRAM] Write 0x8FC9 = 0x51 (offset=0x0FC9, A=0x51)
[VRAM] Write 0x8FCA = 0x51 (offset=0x0FCA, A=0x51)
[VRAM] Write 0x8FCB = 0x51 (offset=0x0FCB, A=0x51)
[VRAM] Write 0x8FCC = 0x51 (offset=0x0FCC, A=0x51)
[VRAM] Write 0x8FCD = 0x52 (offset=0x0FCD, A=0x52)
[VRAM] Write 0x8FCE = 0x2C (offset=0x0FCE, A=0x2C)
[VRAM] Write 0x8FCF = 0x4B (offset=0x0FCF, A=0x4B)
[VRAM] Write 0x8FD0 = 0x4A (offset=0x0FD0, A=0x4A)
[VRAM] Write 0x8FD1 = 0x2C (offset=0x0FD1, A=0x2C)
[VRAM] Write 0x8FD2 = 0x2C (offset=0x0FD2, A=0x2C)
[VRAM] Write 0x8FD3 = 0x53 (offset=0x0FD3, A=0x53)
[VRAM] Write 0x8FD4 = 0x15 (offset=0x0FD4, A=0x15)
[VRAM] Write 0x8FD5 = 0x0E (offset=0x0FD5, A=0x0E)
[VRAM] Write 0x8FD6 = 0x1F (offset=0x0FD6, A=0x1F)
[VRAM] Write 0x8FD7 = 0x0E (offset=0x0FD7, A=0x0E)
[VRAM] Write 0x8FD8 = 0x15 (offset=0x0FD8, A=0x15)
[VRAM] Write 0x8FD9 = 0x54 (offset=0x0FD9, A=0x54)
[VRAM] Write 0x8FDA = 0x2C (offset=0x0FDA, A=0x2C)
[VRAM] Write 0x8FDB = 0x2C (offset=0x0FDB, A=0x2C)
[VRAM] Write 0x8FDC = 0x53 (offset=0x0FDC, A=0x53)
[VRAM] Write 0x8FDD = 0x11 (offset=0x0FDD, A=0x11)
[VRAM] Write 0x8FDE = 0x12 (offset=0x0FDE, A=0x12)
[VRAM] Write 0x8FDF = 0x10 (offset=0x0FDF, A=0x10)
[VRAM] Write 0x8FE0 = 0x11 (offset=0x0FE0, A=0x11)
[VRAM] Write 0x8FE1 = 0x54 (offset=0x0FE1, A=0x54)
[VRAM] Write 0x8FE2 = 0x2C (offset=0x0FE2, A=0x2C)
[VRAM] Write 0x8FE3 = 0x4B (offset=0x0FE3, A=0x4B)
[VRAM] Write 0x8FE4 = 0x4A (offset=0x0FE4, A=0x4A)
[VRAM] Write 0x8FE5 = 0x55 (offset=0x0FE5, A=0x55)
[VRAM] Write 0x8FE6 = 0x56 (offset=0x0FE6, A=0x56)
[VRAM] Write 0x8FE7 = 0x57 (offset=0x0FE7, A=0x57)
[VRAM] Write 0x8FE8 = 0x58 (offset=0x0FE8, A=0x58)
[VRAM] Write 0x8FE9 = 0x6C (offset=0x0FE9, A=0x6C)
[VRAM] Write 0x8FEA = 0x58 (offset=0x0FEA, A=0x58)
[VRAM] Write 0x8FEB = 0x6C (offset=0x0FEB, A=0x6C)
[VRAM] Write 0x8FEC = 0x58 (offset=0x0FEC, A=0x58)
[VRAM] Write 0x8FED = 0x59 (offset=0x0FED, A=0x59)
[VRAM] Write 0x8FEE = 0x56 (offset=0x0FEE, A=0x56)
[VRAM] Write 0x8FEF = 0x5A (offset=0x0FEF, A=0x5A)
[VRAM] Write 0x8FF0 = 0x75 (offset=0x0FF0, A=0x75)
[VRAM] Write 0x8FF1 = 0x58 (offset=0x0FF1, A=0x58)
[VRAM] Write 0x8FF2 = 0x6C (offset=0x0FF2, A=0x6C)
[VRAM] Write 0x8FF3 = 0x58 (offset=0x0FF3, A=0x58)
[VRAM] Write 0x8FF4 = 0x6C (offset=0x0FF4, A=0x6C)
[VRAM] Write 0x8FF5 = 0x6E (offset=0x0FF5, A=0x6E)
[VRAM] Write 0x8FF6 = 0x5A (offset=0x0FF6, A=0x5A)
[VRAM] Write 0x8FF7 = 0x4B (offset=0x0FF7, A=0x4B)
[VRAM] Write 0x8FF8 = 0x4A (offset=0x0FF8, A=0x4A)
[VRAM] Write 0x8FF9 = 0x5B (offset=0x0FF9, A=0x5B)
[VRAM] Write 0x8FFA = 0x90 (offset=0x0FFA, A=0x90)
[VRAM] Write 0x8FFB = 0x6F (offset=0x0FFB, A=0x6F)
[VRAM] Write 0x8FFC = 0x91 (offset=0x0FFC, A=0x91)
[VRAM] Write 0x8FFD = 0x6F (offset=0x0FFD, A=0x6F)
[VRAM] Write 0x8FFE = 0x92 (offset=0x0FFE, A=0x92)
[VRAM] Write 0x8FFF = 0x6F (offset=0x0FFF, A=0x6F)
[VRAM] Write 0x9000 = 0x93 (offset=0x1000, A=0x93)
[VRAM] Write 0x9001 = 0x6F (offset=0x1001, A=0x6F)
[VRAM] Write 0x9002 = 0x94 (offset=0x1002, A=0x94)
[VRAM] Write 0x9003 = 0x5C (offset=0x1003, A=0x5C)
[VRAM] Write 0x9004 = 0x5B (offset=0x1004, A=0x5B)
[VRAM] Write 0x9005 = 0x90 (offset=0x1005, A=0x90)
[VRAM] Write 0x9006 = 0x6F (offset=0x1006, A=0x6F)
[VRAM] Write 0x9007 = 0x91 (offset=0x1007, A=0x91)
[VRAM] Write 0x9008 = 0x6F (offset=0x1008, A=0x6F)
[VRAM] Write 0x9009 = 0x92 (offset=0x1009, A=0x92)
[VRAM] Write 0x900A = 0x5C (offset=0x100A, A=0x5C)
[VRAM] Write 0x900B = 0x4B (offset=0x100B, A=0x4B)
[VRAM] Write 0x900C = 0x4A (offset=0x100C, A=0x4A)
[VRAM] Write 0x900D = 0x71 (offset=0x100D, A=0x71)
[VRAM] Write 0x900E = 0x72 (offset=0x100E, A=0x72)
[VRAM] Write 0x900F = 0x73 (offset=0x100F, A=0x73)
[VRAM] Write 0x9800 = 0x2F (offset=0x1800, A=0x2F)
[VRAM] Write 0x9801 = 0x2F (offset=0x1801, A=0x2F)
[VRAM] Write 0x9802 = 0x2F (offset=0x1802, A=0x2F)
[VRAM] Write 0x9803 = 0x2F (offset=0x1803, A=0x2F)
[VRAM] Write 0x9804 = 0x2F (offset=0x1804, A=0x2F)
[VRAM] Write 0x9805 = 0x2F (offset=0x1805, A=0x2F)
[VRAM] Write 0x9806 = 0x2F (offset=0x1806, A=0x2F)
[VRAM] Write 0x9807 = 0x2F (offset=0x1807, A=0x2F)
[VRAM] Write 0x9808 = 0x2F (offset=0x1808, A=0x2F)
[VRAM] Write 0x9809 = 0x2F (offset=0x1809, A=0x2F)
[VRAM] Write 0x980A = 0x2F (offset=0x180A, A=0x2F)
[VRAM] Write 0x980B = 0x2F (offset=0x180B, A=0x2F)
[VRAM] Write 0x980C = 0x2F (offset=0x180C, A=0x2F)
[VRAM] Write 0x980D = 0x2F (offset=0x180D, A=0x2F)
[VRAM] Write 0x980E = 0x2F (offset=0x180E, A=0x2F)
[VRAM] Write 0x980F = 0x2F (offset=0x180F, A=0x2F)
[VRAM] Write 0x9810 = 0x2F (offset=0x1810, A=0x2F)
[VRAM] Write 0x9811 = 0x2F (offset=0x1811, A=0x2F)
[VRAM] Write 0x9812 = 0x2F (offset=0x1812, A=0x2F)
[VRAM] Write 0x9813 = 0x2F (offset=0x1813, A=0x2F)
[VRAM] Write 0x9820 = 0x9B (offset=0x1820, A=0x9B)
[VRAM] Write 0x9821 = 0x1D (offset=0x1821, A=0x1D)
[VRAM] Write 0x9822 = 0x16 (offset=0x1822, A=0x16)
[VRAM] Write 0x9823 = 0x2F (offset=0x1823, A=0x2F)
[VRAM] Write 0x9824 = 0x0A (offset=0x1824, A=0x0A)
[VRAM] Write 0x9825 = 0x17 (offset=0x1825, A=0x17)
[VRAM] Write 0x9826 = 0x0D (offset=0x1826, A=0x0D)
[VRAM] Write 0x9827 = 0x2F (offset=0x1827, A=0x2F)
[VRAM] Write 0x9828 = 0x33 (offset=0x1828, A=0x33)
[VRAM] Write 0x9829 = 0x01 (offset=0x1829, A=0x01)
[VRAM] Write 0x982A = 0x09 (offset=0x182A, A=0x09)
[VRAM] Write 0x982B = 0x08 (offset=0x182B, A=0x08)
[VRAM] Write 0x982C = 0x07 (offset=0x182C, A=0x07)
[VRAM] Write 0x982D = 0x2F (offset=0x182D, A=0x2F)
[VRAM] Write 0x982E = 0x0E (offset=0x182E, A=0x0E)
[VRAM] Write 0x982F = 0x15 (offset=0x182F, A=0x15)
[VRAM] Write 0x9830 = 0x18 (offset=0x1830, A=0x18)
[VRAM] Write 0x9831 = 0x1B (offset=0x1831, A=0x1B)
[VRAM] Write 0x9832 = 0x10 (offset=0x1832, A=0x10)
[VRAM] Write 0x9833 = 0x9C (offset=0x1833, A=0x9C)
[VRAM] Write 0x9840 = 0x2F (offset=0x1840, A=0x2F)
[VRAM] Write 0x9841 = 0x1D (offset=0x1841, A=0x1D)
[VRAM] Write 0x9842 = 0x0E (offset=0x1842, A=0x0E)
[VRAM] Write 0x9843 = 0x1D (offset=0x1843, A=0x1D)
[VRAM] Write 0x9844 = 0x1B (offset=0x1844, A=0x1B)
[VRAM] Write 0x9845 = 0x12 (offset=0x1845, A=0x12)
[VRAM] Write 0x9846 = 0x1C (offset=0x1846, A=0x1C)
[VRAM] Write 0x9847 = 0x2F (offset=0x1847, A=0x2F)
[VRAM] Write 0x9848 = 0x15 (offset=0x1848, A=0x15)
[VRAM] Write 0x9849 = 0x12 (offset=0x1849, A=0x12)
[VRAM] Write 0x984A = 0x0C (offset=0x184A, A=0x0C)
[VRAM] Write 0x984B = 0x0E (offset=0x184B, A=0x0E)
[VRAM] Write 0x984C = 0x17 (offset=0x184C, A=0x17)
[VRAM] Write 0x984D = 0x1C (offset=0x184D, A=0x1C)
[VRAM] Write 0x984E = 0x0E (offset=0x184E, A=0x0E)
[VRAM] Write 0x984F = 0x0D (offset=0x184F, A=0x0D)
[VRAM] Write 0x9850 = 0x2F (offset=0x1850, A=0x2F)
[VRAM] Write 0x9851 = 0x1D (offset=0x1851, A=0x1D)
[VRAM] Write 0x9852 = 0x18 (offset=0x1852, A=0x18)
[VRAM] Write 0x9853 = 0x2F (offset=0x1853, A=0x2F)
[VRAM] Write 0x9860 = 0x2F (offset=0x1860, A=0x2F)
[VRAM] Write 0x9861 = 0x2F (offset=0x1861, A=0x2F)
[VRAM] Write 0x9862 = 0x2F (offset=0x1862, A=0x2F)
[VRAM] Write 0x9863 = 0x2F (offset=0x1863, A=0x2F)
[VRAM] Write 0x9864 = 0x0B (offset=0x1864, A=0x0B)
[VRAM] Write 0x9865 = 0x1E (offset=0x1865, A=0x1E)
[VRAM] Write 0x9866 = 0x15 (offset=0x1866, A=0x15)
[VRAM] Write 0x9867 = 0x15 (offset=0x1867, A=0x15)
[VRAM] Write 0x9868 = 0x0E (offset=0x1868, A=0x0E)
[VRAM] Write 0x9869 = 0x1D (offset=0x1869, A=0x1D)
[VRAM] Write 0x986A = 0x25 (offset=0x186A, A=0x25)
[VRAM] Write 0x986B = 0x19 (offset=0x186B, A=0x19)
[VRAM] Write 0x986C = 0x1B (offset=0x186C, A=0x1B)
[VRAM] Write 0x986D = 0x18 (offset=0x186D, A=0x18)
[VRAM] Write 0x986E = 0x18 (offset=0x186E, A=0x18)
[VRAM] Write 0x986F = 0x0F (offset=0x186F, A=0x0F)
[VRAM] Write 0x9870 = 0x2F (offset=0x1870, A=0x2F)
[VRAM] Write 0x9871 = 0x2F (offset=0x1871, A=0x2F)
[VRAM] Write 0x9872 = 0x2F (offset=0x1872, A=0x2F)
[VRAM] Write 0x9873 = 0x2F (offset=0x1873, A=0x2F)
[VRAM] Write 0x9880 = 0x2F (offset=0x1880, A=0x2F)
[VRAM] Write 0x9881 = 0x2F (offset=0x1881, A=0x2F)
[VRAM] Write 0x9882 = 0x2F (offset=0x1882, A=0x2F)
[VRAM] Write 0x9883 = 0x2F (offset=0x1883, A=0x2F)
[VRAM] Write 0x9884 = 0x1C (offset=0x1884, A=0x1C)
[VRAM] Write 0x9885 = 0x18 (offset=0x1885, A=0x18)
[VRAM] Write 0x9886 = 0x0F (offset=0x1886, A=0x0F)
[VRAM] Write 0x9887 = 0x1D (offset=0x1887, A=0x1D)
[VRAM] Write 0x9888 = 0x20 (offset=0x1888, A=0x20)
[VRAM] Write 0x9889 = 0x0A (offset=0x1889, A=0x0A)
[VRAM] Write 0x988A = 0x1B (offset=0x188A, A=0x1B)
[VRAM] Write 0x988B = 0x0E (offset=0x188B, A=0x0E)
[VRAM] Write 0x988C = 0x2F (offset=0x188C, A=0x2F)
[VRAM] Write 0x988D = 0x0A (offset=0x188D, A=0x0A)
[VRAM] Write 0x988E = 0x17 (offset=0x188E, A=0x17)
[VRAM] Write 0x988F = 0x0D (offset=0x188F, A=0x0D)
[VRAM] Write 0x9890 = 0x2F (offset=0x1890, A=0x2F)
[VRAM] Write 0x9891 = 0x2F (offset=0x1891, A=0x2F)
[VRAM] Write 0x9892 = 0x2F (offset=0x1892, A=0x2F)
[VRAM] Write 0x9893 = 0x2F (offset=0x1893, A=0x2F)
[VRAM] Write 0x98A0 = 0x2F (offset=0x18A0, A=0x2F)
[VRAM] Write 0x98A1 = 0x2F (offset=0x18A1, A=0x2F)
[VRAM] Write 0x98A2 = 0x2F (offset=0x18A2, A=0x2F)
[VRAM] Write 0x98A3 = 0x1C (offset=0x18A3, A=0x1C)
[VRAM] Write 0x98A4 = 0x1E (offset=0x18A4, A=0x1E)
[VRAM] Write 0x98A5 = 0x0B (offset=0x18A5, A=0x0B)
[VRAM] Write 0x98A6 = 0x25 (offset=0x18A6, A=0x25)
[VRAM] Write 0x98A7 = 0x15 (offset=0x18A7, A=0x15)
[VRAM] Write 0x98A8 = 0x12 (offset=0x18A8, A=0x12)
[VRAM] Write 0x98A9 = 0x0C (offset=0x18A9, A=0x0C)
[VRAM] Write 0x98AA = 0x0E (offset=0x18AA, A=0x0E)
[VRAM] Write 0x98AB = 0x17 (offset=0x18AB, A=0x17)
[VRAM] Write 0x98AC = 0x1C (offset=0x18AC, A=0x1C)
[VRAM] Write 0x98AD = 0x0E (offset=0x18AD, A=0x0E)
[VRAM] Write 0x98AE = 0x0D (offset=0x18AE, A=0x0D)
[VRAM] Write 0x98AF = 0x2F (offset=0x18AF, A=0x2F)
[VRAM] Write 0x98B0 = 0x1D (offset=0x18B0, A=0x1D)
[VRAM] Write 0x98B1 = 0x18 (offset=0x18B1, A=0x18)
[VRAM] Write 0x98B2 = 0x2F (offset=0x18B2, A=0x2F)
[VRAM] Write 0x98B3 = 0x2F (offset=0x18B3, A=0x2F)
[VRAM] Write 0x98C0 = 0x2F (offset=0x18C0, A=0x2F)
[VRAM] Write 0x98C1 = 0x2F (offset=0x18C1, A=0x2F)
[VRAM] Write 0x98C2 = 0x2F (offset=0x18C2, A=0x2F)
[VRAM] Write 0x98C3 = 0x2F (offset=0x18C3, A=0x2F)
[VRAM] Write 0x98C4 = 0x2F (offset=0x18C4, A=0x2F)
[VRAM] Write 0x98C5 = 0x2F (offset=0x18C5, A=0x2F)
[VRAM] Write 0x98C6 = 0x17 (offset=0x18C6, A=0x17)
[VRAM] Write 0x98C7 = 0x12 (offset=0x18C7, A=0x12)
[VRAM] Write 0x98C8 = 0x17 (offset=0x18C8, A=0x17)
[VRAM] Write 0x98C9 = 0x1D (offset=0x18C9, A=0x1D)
[VRAM] Write 0x98CA = 0x0E (offset=0x18CA, A=0x0E)
[VRAM] Write 0x98CB = 0x17 (offset=0x18CB, A=0x17)
[VRAM] Write 0x98CC = 0x0D (offset=0x18CC, A=0x0D)
[VRAM] Write 0x98CD = 0x18 (offset=0x18CD, A=0x18)
[VRAM] Write 0x98CE = 0x24 (offset=0x18CE, A=0x24)
[VRAM] Write 0x98CF = 0x2F (offset=0x18CF, A=0x2F)
[VRAM] Write 0x98D0 = 0x2F (offset=0x18D0, A=0x2F)
[VRAM] Write 0x98D1 = 0x2F (offset=0x18D1, A=0x2F)
[VRAM] Write 0x98D2 = 0x2F (offset=0x18D2, A=0x2F)
[VRAM] Write 0x98D3 = 0x2F (offset=0x18D3, A=0x2F)
[VRAM] Write 0x98E0 = 0x2F (offset=0x18E0, A=0x2F)
[VRAM] Write 0x98E1 = 0x2F (offset=0x18E1, A=0x2F)
[VRAM] Write 0x98E2 = 0x2F (offset=0x18E2, A=0x2F)
[VRAM] Write 0x98E3 = 0x2F (offset=0x18E3, A=0x2F)
[VRAM] Write 0x98E4 = 0x2F (offset=0x18E4, A=0x2F)
[VRAM] Write 0x98E5 = 0x2F (offset=0x18E5, A=0x2F)
[VRAM] Write 0x98E6 = 0x2F (offset=0x18E6, A=0x2F)
[VRAM] Write 0x98E7 = 0x2F (offset=0x18E7, A=0x2F)
[VRAM] Write 0x98E8 = 0x2F (offset=0x18E8, A=0x2F)
[VRAM] Write 0x98E9 = 0x2F (offset=0x18E9, A=0x2F)
[VRAM] Write 0x98EA = 0x2F (offset=0x18EA, A=0x2F)
[VRAM] Write 0x98EB = 0x2F (offset=0x18EB, A=0x2F)
[VRAM] Write 0x98EC = 0x2F (offset=0x18EC, A=0x2F)
[VRAM] Write 0x98ED = 0x2F (offset=0x18ED, A=0x2F)
[VRAM] Write 0x98EE = 0x2F (offset=0x18EE, A=0x2F)
[VRAM] Write 0x98EF = 0x2F (offset=0x18EF, A=0x2F)
[VRAM] Write 0x98F0 = 0x2F (offset=0x18F0, A=0x2F)
[VRAM] Write 0x98F1 = 0x2F (offset=0x18F1, A=0x2F)
[VRAM] Write 0x98F2 = 0x2F (offset=0x18F2, A=0x2F)
[VRAM] Write 0x98F3 = 0x2F (offset=0x18F3, A=0x2F)
[VRAM] Write 0x9900 = 0x2F (offset=0x1900, A=0x2F)
[VRAM] Write 0x9901 = 0x33 (offset=0x1901, A=0x33)
[VRAM] Write 0x9902 = 0x01 (offset=0x1902, A=0x01)
[VRAM] Write 0x9903 = 0x09 (offset=0x1903, A=0x09)
[VRAM] Write 0x9904 = 0x08 (offset=0x1904, A=0x08)
[VRAM] Write 0x9905 = 0x09 (offset=0x1905, A=0x09)
[VRAM] Write 0x9906 = 0x2F (offset=0x1906, A=0x2F)
[VRAM] Write 0x9907 = 0x0B (offset=0x1907, A=0x0B)
[VRAM] Write 0x9908 = 0x1E (offset=0x1908, A=0x1E)
[VRAM] Write 0x9909 = 0x15 (offset=0x1909, A=0x15)
[VRAM] Write 0x990A = 0x15 (offset=0x190A, A=0x15)
[VRAM] Write 0x990B = 0x0E (offset=0x190B, A=0x0E)
[VRAM] Write 0x990C = 0x1D (offset=0x190C, A=0x1D)
[VRAM] Write 0x990D = 0x25 (offset=0x190D, A=0x25)
[VRAM] Write 0x990E = 0x19 (offset=0x190E, A=0x19)
[VRAM] Write 0x990F = 0x1B (offset=0x190F, A=0x1B)
[VRAM] Write 0x9910 = 0x18 (offset=0x1910, A=0x18)
[VRAM] Write 0x9911 = 0x18 (offset=0x1911, A=0x18)
[VRAM] Write 0x9912 = 0x0F (offset=0x1912, A=0x0F)
[VRAM] Write 0x9913 = 0x2F (offset=0x1913, A=0x2F)
[VRAM] Write 0x9920 = 0x2F (offset=0x1920, A=0x2F)
[VRAM] Write 0x9921 = 0x2F (offset=0x1921, A=0x2F)
[VRAM] Write 0x9922 = 0x2F (offset=0x1922, A=0x2F)
[VRAM] Write 0x9923 = 0x2F (offset=0x1923, A=0x2F)
[VRAM] Write 0x9924 = 0x2F (offset=0x1924, A=0x2F)
[VRAM] Write 0x9925 = 0x2F (offset=0x1925, A=0x2F)
[VRAM] Write 0x9926 = 0x1C (offset=0x1926, A=0x1C)
[VRAM] Write 0x9927 = 0x18 (offset=0x1927, A=0x18)
[VRAM] Write 0x9928 = 0x0F (offset=0x1928, A=0x0F)
[VRAM] Write 0x9929 = 0x1D (offset=0x1929, A=0x1D)
[VRAM] Write 0x992A = 0x20 (offset=0x192A, A=0x20)
[VRAM] Write 0x992B = 0x0A (offset=0x192B, A=0x0A)
[VRAM] Write 0x992C = 0x1B (offset=0x192C, A=0x1B)
[VRAM] Write 0x992D = 0x0E (offset=0x192D, A=0x0E)
[VRAM] Write 0x992E = 0x24 (offset=0x192E, A=0x24)
[VRAM] Write 0x992F = 0x2F (offset=0x192F, A=0x2F)
[VRAM] Write 0x9930 = 0x2F (offset=0x1930, A=0x2F)
[VRAM] Write 0x9931 = 0x2F (offset=0x1931, A=0x2F)
[VRAM] Write 0x9932 = 0x2F (offset=0x1932, A=0x2F)
[VRAM] Write 0x9933 = 0x2F (offset=0x1933, A=0x2F)
[VRAM] Write 0x9940 = 0x2F (offset=0x1940, A=0x2F)
[VRAM] Write 0x9941 = 0x2F (offset=0x1941, A=0x2F)
[VRAM] Write 0x9942 = 0x2F (offset=0x1942, A=0x2F)
[VRAM] Write 0x9943 = 0x33 (offset=0x1943, A=0x33)
[VRAM] Write 0x9944 = 0x30 (offset=0x1944, A=0x30)
[VRAM] Write 0x9945 = 0x31 (offset=0x1945, A=0x31)
[VRAM] Write 0x9946 = 0x32 (offset=0x1946, A=0x32)
[VRAM] Write 0x9947 = 0x31 (offset=0x1947, A=0x31)
[VRAM] Write 0x9948 = 0x2F (offset=0x1948, A=0x2F)
[VRAM] Write 0x9949 = 0x34 (offset=0x1949, A=0x34)
[VRAM] Write 0x994A = 0x35 (offset=0x194A, A=0x35)
[VRAM] Write 0x994B = 0x36 (offset=0x194B, A=0x36)
[VRAM] Write 0x994C = 0x37 (offset=0x194C, A=0x37)
[VRAM] Write 0x994D = 0x38 (offset=0x194D, A=0x38)
[VRAM] Write 0x994E = 0x39 (offset=0x194E, A=0x39)
[VRAM] Write 0x994F = 0x2F (offset=0x194F, A=0x2F)
[VRAM] Write 0x9950 = 0x2F (offset=0x1950, A=0x2F)
[VRAM] Write 0x9951 = 0x2F (offset=0x1951, A=0x2F)
[VRAM] Write 0x9952 = 0x2F (offset=0x1952, A=0x2F)
[VRAM] Write 0x9953 = 0x2F (offset=0x1953, A=0x2F)
[VRAM] Write 0x9960 = 0x2F (offset=0x1960, A=0x2F)
[VRAM] Write 0x9961 = 0x2F (offset=0x1961, A=0x2F)
[VRAM] Write 0x9962 = 0x2F (offset=0x1962, A=0x2F)
[VRAM] Write 0x9963 = 0x2F (offset=0x1963, A=0x2F)
[VRAM] Write 0x9964 = 0x2F (offset=0x1964, A=0x2F)
[VRAM] Write 0x9965 = 0x2F (offset=0x1965, A=0x2F)
[VRAM] Write 0x9966 = 0x2F (offset=0x1966, A=0x2F)
[VRAM] Write 0x9967 = 0x2F (offset=0x1967, A=0x2F)
[VRAM] Write 0x9968 = 0x2F (offset=0x1968, A=0x2F)
[VRAM] Write 0x9969 = 0x2F (offset=0x1969, A=0x2F)
[VRAM] Write 0x996A = 0x2F (offset=0x196A, A=0x2F)
[VRAM] Write 0x996B = 0x2F (offset=0x196B, A=0x2F)
[VRAM] Write 0x996C = 0x2F (offset=0x196C, A=0x2F)
[VRAM] Write 0x996D = 0x2F (offset=0x196D, A=0x2F)
[VRAM] Write 0x996E = 0x2F (offset=0x196E, A=0x2F)
[VRAM] Write 0x996F = 0x2F (offset=0x196F, A=0x2F)
[VRAM] Write 0x9970 = 0x2F (offset=0x1970, A=0x2F)
[VRAM] Write 0x9971 = 0x2F (offset=0x1971, A=0x2F)
[VRAM] Write 0x9972 = 0x2F (offset=0x1972, A=0x2F)
[VRAM] Write 0x9973 = 0x2F (offset=0x1973, A=0x2F)
[VRAM] Write 0x9980 = 0x0A (offset=0x1980, A=0x0A)
[VRAM] Write 0x9981 = 0x15 (offset=0x1981, A=0x15)
[VRAM] Write 0x9982 = 0x15 (offset=0x1982, A=0x15)
[VRAM] Write 0x9983 = 0x2F (offset=0x1983, A=0x2F)
[VRAM] Write 0x9984 = 0x1B (offset=0x1984, A=0x1B)
[VRAM] Write 0x9985 = 0x12 (offset=0x1985, A=0x12)
[VRAM] Write 0x9986 = 0x10 (offset=0x1986, A=0x10)
[VRAM] Write 0x9987 = 0x11 (offset=0x1987, A=0x11)
[VRAM] Write 0x9988 = 0x1D (offset=0x1988, A=0x1D)
[VRAM] Write 0x9989 = 0x1C (offset=0x1989, A=0x1C)
[VRAM] Write 0x998A = 0x2F (offset=0x198A, A=0x2F)
[VRAM] Write 0x998B = 0x1B (offset=0x198B, A=0x1B)
[VRAM] Write 0x998C = 0x0E (offset=0x198C, A=0x0E)
[VRAM] Write 0x998D = 0x1C (offset=0x198D, A=0x1C)
[VRAM] Write 0x998E = 0x0E (offset=0x198E, A=0x0E)
[VRAM] Write 0x998F = 0x1B (offset=0x198F, A=0x1B)
[VRAM] Write 0x9990 = 0x1F (offset=0x1990, A=0x1F)
[VRAM] Write 0x9991 = 0x0E (offset=0x1991, A=0x0E)
[VRAM] Write 0x9992 = 0x0D (offset=0x1992, A=0x0D)
[VRAM] Write 0x9993 = 0x24 (offset=0x1993, A=0x24)
[VRAM] Write 0x99A0 = 0x2F (offset=0x19A0, A=0x2F)
[VRAM] Write 0x99A1 = 0x2F (offset=0x19A1, A=0x2F)
[VRAM] Write 0x99A2 = 0x2F (offset=0x19A2, A=0x2F)
[VRAM] Write 0x99A3 = 0x2F (offset=0x19A3, A=0x2F)
[VRAM] Write 0x99A4 = 0x2F (offset=0x19A4, A=0x2F)
[VRAM] Write 0x99A5 = 0x2F (offset=0x19A5, A=0x2F)
[VRAM] Write 0x99A6 = 0x2F (offset=0x19A6, A=0x2F)
[VRAM] Write 0x99A7 = 0x2F (offset=0x19A7, A=0x2F)
[VRAM] Write 0x99A8 = 0x2F (offset=0x19A8, A=0x2F)
[VRAM] Write 0x99A9 = 0x2F (offset=0x19A9, A=0x2F)
[VRAM] Write 0x99AA = 0x2F (offset=0x19AA, A=0x2F)
[VRAM] Write 0x99AB = 0x2F (offset=0x19AB, A=0x2F)
[VRAM] Write 0x99AC = 0x2F (offset=0x19AC, A=0x2F)
[VRAM] Write 0x99AD = 0x2F (offset=0x19AD, A=0x2F)
[VRAM] Write 0x99AE = 0x2F (offset=0x19AE, A=0x2F)
[VRAM] Write 0x99AF = 0x2F (offset=0x19AF, A=0x2F)
[VRAM] Write 0x99B0 = 0x2F (offset=0x19B0, A=0x2F)
[VRAM] Write 0x99B1 = 0x2F (offset=0x19B1, A=0x2F)
[VRAM] Write 0x99B2 = 0x2F (offset=0x19B2, A=0x2F)
[VRAM] Write 0x99B3 = 0x2F (offset=0x19B3, A=0x2F)
[VRAM] Write 0x99C0 = 0x2F (offset=0x19C0, A=0x2F)
[VRAM] Write 0x99C1 = 0x2F (offset=0x19C1, A=0x2F)
[VRAM] Write 0x99C2 = 0x18 (offset=0x19C2, A=0x18)
[VRAM] Write 0x99C3 = 0x1B (offset=0x19C3, A=0x1B)
[VRAM] Write 0x99C4 = 0x12 (offset=0x19C4, A=0x12)
[VRAM] Write 0x99C5 = 0x10 (offset=0x19C5, A=0x10)
[VRAM] Write 0x99C6 = 0x12 (offset=0x19C6, A=0x12)
[VRAM] Write 0x99C7 = 0x17 (offset=0x19C7, A=0x17)
[VRAM] Write 0x99C8 = 0x0A (offset=0x19C8, A=0x0A)
[VRAM] Write 0x99C9 = 0x15 (offset=0x19C9, A=0x15)
[VRAM] Write 0x99CA = 0x2F (offset=0x19CA, A=0x2F)
[VRAM] Write 0x99CB = 0x0C (offset=0x19CB, A=0x0C)
[VRAM] Write 0x99CC = 0x18 (offset=0x19CC, A=0x18)
[VRAM] Write 0x99CD = 0x17 (offset=0x19CD, A=0x17)
[VRAM] Write 0x99CE = 0x0C (offset=0x19CE, A=0x0C)
[VRAM] Write 0x99CF = 0x0E (offset=0x19CF, A=0x0E)
[VRAM] Write 0x99D0 = 0x19 (offset=0x19D0, A=0x19)
[VRAM] Write 0x99D1 = 0x1D (offset=0x19D1, A=0x1D)
[VRAM] Write 0x99D2 = 0x9C (offset=0x19D2, A=0x9C)
[VRAM] Write 0x99D3 = 0x2F (offset=0x19D3, A=0x2F)
[VRAM] Write 0x99E0 = 0x2F (offset=0x19E0, A=0x2F)
[VRAM] Write 0x99E1 = 0x0D (offset=0x19E1, A=0x0D)
[VRAM] Write 0x99E2 = 0x0E (offset=0x19E2, A=0x0E)
[VRAM] Write 0x99E3 = 0x1C (offset=0x19E3, A=0x1C)
[VRAM] Write 0x99E4 = 0x12 (offset=0x19E4, A=0x12)
[VRAM] Write 0x99E5 = 0x10 (offset=0x19E5, A=0x10)
[VRAM] Write 0x99E6 = 0x17 (offset=0x19E6, A=0x17)
[VRAM] Write 0x99E7 = 0x2F (offset=0x19E7, A=0x2F)
[VRAM] Write 0x99E8 = 0x0A (offset=0x19E8, A=0x0A)
[VRAM] Write 0x99E9 = 0x17 (offset=0x19E9, A=0x17)
[VRAM] Write 0x99EA = 0x0D (offset=0x19EA, A=0x0D)
[VRAM] Write 0x99EB = 0x2F (offset=0x19EB, A=0x2F)
[VRAM] Write 0x99EC = 0x19 (offset=0x19EC, A=0x19)
[VRAM] Write 0x99ED = 0x1B (offset=0x19ED, A=0x1B)
[VRAM] Write 0x99EE = 0x18 (offset=0x19EE, A=0x18)
[VRAM] Write 0x99EF = 0x10 (offset=0x19EF, A=0x10)
[VRAM] Write 0x99F0 = 0x1B (offset=0x19F0, A=0x1B)
[VRAM] Write 0x99F1 = 0x0A (offset=0x19F1, A=0x0A)
[VRAM] Write 0x99F2 = 0x16 (offset=0x19F2, A=0x16)
[VRAM] Write 0x99F3 = 0x2F (offset=0x19F3, A=0x2F)
[VRAM] Write 0x9A00 = 0x0B (offset=0x1A00, A=0x0B)
[VRAM] Write 0x9A01 = 0x22 (offset=0x1A01, A=0x22)
[VRAM] Write 0x9A02 = 0x2F (offset=0x1A02, A=0x2F)
[VRAM] Write 0x9A03 = 0x0A (offset=0x1A03, A=0x0A)
[VRAM] Write 0x9A04 = 0x15 (offset=0x1A04, A=0x15)
[VRAM] Write 0x9A05 = 0x0E (offset=0x1A05, A=0x0E)
[VRAM] Write 0x9A06 = 0x21 (offset=0x1A06, A=0x21)
[VRAM] Write 0x9A07 = 0x0E (offset=0x1A07, A=0x0E)
[VRAM] Write 0x9A08 = 0x22 (offset=0x1A08, A=0x22)
[VRAM] Write 0x9A09 = 0x2F (offset=0x1A09, A=0x2F)
[VRAM] Write 0x9A0A = 0x19 (offset=0x1A0A, A=0x19)
[VRAM] Write 0x9A0B = 0x0A (offset=0x1A0B, A=0x0A)
[VRAM] Write 0x9A0C = 0x23 (offset=0x1A0C, A=0x23)
[VRAM] Write 0x9A0D = 0x11 (offset=0x1A0D, A=0x11)
[VRAM] Write 0x9A0E = 0x12 (offset=0x1A0E, A=0x12)
[VRAM] Write 0x9A0F = 0x1D (offset=0x1A0F, A=0x1D)
[VRAM] Write 0x9A10 = 0x17 (offset=0x1A10, A=0x17)
[VRAM] Write 0x9A11 = 0x18 (offset=0x1A11, A=0x18)
[VRAM] Write 0x9A12 = 0x1F (offset=0x1A12, A=0x1F)
[VRAM] Write 0x9A13 = 0x9D (offset=0x1A13, A=0x9D)
[VRAM] Write 0x9A20 = 0x2F (offset=0x1A20, A=0x2F)
[VRAM] Write 0x9A21 = 0x2F (offset=0x1A21, A=0x2F)
[VRAM] Write 0x9A22 = 0x2F (offset=0x1A22, A=0x2F)
[VRAM] Write 0x9A23 = 0x2F (offset=0x1A23, A=0x2F)
[VRAM] Write 0x9A24 = 0x2F (offset=0x1A24, A=0x2F)
[VRAM] Write 0x9A25 = 0x2F (offset=0x1A25, A=0x2F)
[VRAM] Write 0x9A26 = 0x2F (offset=0x1A26, A=0x2F)
[VRAM] Write 0x9A27 = 0x2F (offset=0x1A27, A=0x2F)
[VRAM] Write 0x9A28 = 0x2F (offset=0x1A28, A=0x2F)
[VRAM] Write 0x9A29 = 0x2F (offset=0x1A29, A=0x2F)
[VRAM] Write 0x9A2A = 0x2F (offset=0x1A2A, A=0x2F)
[VRAM] Write 0x9A2B = 0x2F (offset=0x1A2B, A=0x2F)
[VRAM] Write 0x9A2C = 0x2F (offset=0x1A2C, A=0x2F)
[VRAM] Write 0x9A2D = 0x2F (offset=0x1A2D, A=0x2F)
[VRAM] Write 0x9A2E = 0x2F (offset=0x1A2E, A=0x2F)
[VRAM] Write 0x9A2F = 0x2F (offset=0x1A2F, A=0x2F)
[VRAM] Write 0x9A30 = 0x2F (offset=0x1A30, A=0x2F)
[VRAM] Write 0x9A31 = 0x2F (offset=0x1A31, A=0x2F)
[VRAM] Write 0x9A32 = 0x2F (offset=0x1A32, A=0x2F)
[VRAM] Write 0x9A33 = 0x2F (offset=0x1A33, A=0x2F)
[REGS] PPU write #19: addr=0xFF40 value=0xD3 (A=0xD3)
[REGS] LCDC: 0x00 -> 0xD3 (LCD=ON, BG=ON, OBJ=ON)
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[FRAME] Frame 3 converted to RGB - has_content=1
[FRAME] First scanline samples: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[FRAME] Frame 3 ready, total_cycles=570224
[FRAME] VRAM has tile data: YES
[FRAME] Platform frame 3 - has_content=1, first_pixel=0xFFE0F8D0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=03 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=CFF3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #20: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #21: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[REGS] PPU write #22: addr=0xFF43 value=0x00 (A=0x00)
[REGS] PPU write #23: addr=0xFF42 value=0x00 (A=0x00)
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[FRAME] Frame 4 converted to RGB - has_content=1
[FRAME] First scanline samples: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=04 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=CFF5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #24: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #25: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[REGS] PPU write #26: addr=0xFF43 value=0x00 (A=0x00)
[REGS] PPU write #27: addr=0xFF42 value=0x00 (A=0x00)
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Check #100001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x5F TIMA=0x00 PC=0x0393 OP=0xF0
[FRAME] Frame 5 converted to RGB - has_content=1
[FRAME] First scanline samples: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=04 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=CFF7 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #28: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #29: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[REGS] PPU write #30: addr=0xFF43 value=0x00 (A=0x00)
[REGS] PPU write #31: addr=0xFF42 value=0x00 (A=0x00)
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=06 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=CFF9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #32: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #33: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[REGS] PPU write #34: addr=0xFF43 value=0x00 (A=0x00)
[REGS] PPU write #35: addr=0xFF42 value=0x00 (A=0x00)
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=07 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=CFFB HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #36: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #37: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[REGS] PPU write #38: addr=0xFF43 value=0x00 (A=0x00)
[REGS] PPU write #39: addr=0xFF42 value=0x00 (A=0x00)
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=08 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=CFFD HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #40: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #41: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[REGS] PPU write #42: addr=0xFF43 value=0x00 (A=0x00)
[REGS] PPU write #43: addr=0xFF42 value=0x00 (A=0x00)
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=09 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=CFFF HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #44: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #45: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[REGS] PPU write #46: addr=0xFF43 value=0x00 (A=0x00)
[REGS] PPU write #47: addr=0xFF42 value=0x00 (A=0x00)
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0A B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D001 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #48: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #49: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[REGS] PPU write #50: addr=0xFF43 value=0x00 (A=0x00)
[REGS] PPU write #51: addr=0xFF42 value=0x00 (A=0x00)
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0B B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D003 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #52: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #53: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[REGS] PPU write #54: addr=0xFF43 value=0x00 (A=0x00)
[REGS] PPU write #55: addr=0xFF42 value=0x00 (A=0x00)
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0C B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D005 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #56: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #57: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[REGS] PPU write #58: addr=0xFF43 value=0x00 (A=0x00)
[REGS] PPU write #59: addr=0xFF42 value=0x00 (A=0x00)
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0D B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D007 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #60: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #61: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[REGS] PPU write #62: addr=0xFF43 value=0x00 (A=0x00)
[REGS] PPU write #63: addr=0xFF42 value=0x00 (A=0x00)
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0E B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D009 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #64: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #65: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[REGS] PPU write #66: addr=0xFF43 value=0x00 (A=0x00)
[REGS] PPU write #67: addr=0xFF42 value=0x00 (A=0x00)
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
SIMULATING SELECT PRESS (Frame 15)
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0F B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D00B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #68: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #69: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[REGS] PPU write #70: addr=0xFF43 value=0x00 (A=0x00)
[REGS] PPU write #71: addr=0xFF42 value=0x00 (A=0x00)
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=10 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D00D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #72: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #73: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[REGS] PPU write #74: addr=0xFF43 value=0x00 (A=0x00)
[REGS] PPU write #75: addr=0xFF42 value=0x00 (A=0x00)
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Check #200001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0xC3 TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=11 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D00F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #76: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #77: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[REGS] PPU write #78: addr=0xFF43 value=0x00 (A=0x00)
[REGS] PPU write #79: addr=0xFF42 value=0x00 (A=0x00)
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=12 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D011 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #80: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #81: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[REGS] PPU write #82: addr=0xFF43 value=0x00 (A=0x00)
[REGS] PPU write #83: addr=0xFF42 value=0x00 (A=0x00)
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=13 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D013 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #84: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #85: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[REGS] PPU write #86: addr=0xFF43 value=0x00 (A=0x00)
[REGS] PPU write #87: addr=0xFF42 value=0x00 (A=0x00)
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=14 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D015 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #88: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #89: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[REGS] PPU write #90: addr=0xFF43 value=0x00 (A=0x00)
[REGS] PPU write #91: addr=0xFF42 value=0x00 (A=0x00)
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=15 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D017 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #92: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #93: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[REGS] PPU write #94: addr=0xFF43 value=0x00 (A=0x00)
[REGS] PPU write #95: addr=0xFF42 value=0x00 (A=0x00)
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=16 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D019 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #96: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #97: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[REGS] PPU write #98: addr=0xFF43 value=0x00 (A=0x00)
[REGS] PPU write #99: addr=0xFF42 value=0x00 (A=0x00)
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=17 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D01B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] PPU write #100: addr=0xFF46 value=0xC0 (A=0xC0)
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=18 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D01D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=19 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D01F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1A B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D021 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1B B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D023 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Check #300001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x23 TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1C B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D025 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1D B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D027 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1E B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D029 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1F B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D02B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=20 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D02D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=21 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D02F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=22 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D031 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=23 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D033 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=24 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D035 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=25 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D037 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=26 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D039 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=27 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D03B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Check #400001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x88 TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=28 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D03D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=29 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D03F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2A B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D041 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2B B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D043 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2C B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D045 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
SIMULATING SELECT RELEASE (Frame 45)
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2D B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D047 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2E B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D049 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2F B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D04B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=30 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D04D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=31 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D04F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=32 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D051 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=33 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D053 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Check #500001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0xEC TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=34 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D055 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=35 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D057 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=36 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D059 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=37 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D05B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=38 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D05D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=39 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D05F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3A B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D061 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3B B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D063 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[FRAME] Frame 60 converted to RGB - has_content=1
[FRAME] First scanline samples: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[FRAME] Frame 60 ready, total_cycles=4572988
[FRAME] VRAM has tile data: YES
SIMULATING START PRESS (Frame 60)
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3C B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D065 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3D B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D067 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[MEM] IE Write 0xFFFF = 0x08
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 2F 
[REGS] LCDC: 0xD3 -> 0x53 (LCD=OFF, BG=ON, OBJ=ON)
[REGS] LCD turned OFF - reset LY to 0
[MEM] IE Write 0xFFFF = 0x09
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3E B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D069 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[VRAM] Write 0x9800 = 0x47 (offset=0x1800, A=0x47)
[VRAM] Write 0x9801 = 0x48 (offset=0x1801, A=0x48)
[VRAM] Write 0x9802 = 0x48 (offset=0x1802, A=0x48)
[VRAM] Write 0x9803 = 0x48 (offset=0x1803, A=0x48)
[VRAM] Write 0x9804 = 0x48 (offset=0x1804, A=0x48)
[VRAM] Write 0x9805 = 0x48 (offset=0x1805, A=0x48)
[VRAM] Write 0x9806 = 0x48 (offset=0x1806, A=0x48)
[VRAM] Write 0x9807 = 0x48 (offset=0x1807, A=0x48)
[VRAM] Write 0x9808 = 0x48 (offset=0x1808, A=0x48)
[VRAM] Write 0x9809 = 0x48 (offset=0x1809, A=0x48)
[VRAM] Write 0x980A = 0x48 (offset=0x180A, A=0x48)
[VRAM] Write 0x980B = 0x48 (offset=0x180B, A=0x48)
[VRAM] Write 0x980C = 0x48 (offset=0x180C, A=0x48)
[VRAM] Write 0x980D = 0x48 (offset=0x180D, A=0x48)
[VRAM] Write 0x980E = 0x48 (offset=0x180E, A=0x48)
[VRAM] Write 0x980F = 0x48 (offset=0x180F, A=0x48)
[VRAM] Write 0x9810 = 0x48 (offset=0x1810, A=0x48)
[VRAM] Write 0x9811 = 0x48 (offset=0x1811, A=0x48)
[VRAM] Write 0x9812 = 0x48 (offset=0x1812, A=0x48)
[VRAM] Write 0x9813 = 0x49 (offset=0x1813, A=0x49)
[VRAM] Write 0x9820 = 0x4A (offset=0x1820, A=0x4A)
[VRAM] Write 0x9821 = 0x2F (offset=0x1821, A=0x2F)
[VRAM] Write 0x9822 = 0x0A (offset=0x1822, A=0x0A)
[VRAM] Write 0x9823 = 0x25 (offset=0x1823, A=0x25)
[VRAM] Write 0x9824 = 0x1D (offset=0x1824, A=0x1D)
[VRAM] Write 0x9825 = 0x22 (offset=0x1825, A=0x22)
[VRAM] Write 0x9826 = 0x19 (offset=0x1826, A=0x19)
[VRAM] Write 0x9827 = 0x0E (offset=0x1827, A=0x0E)
[VRAM] Write 0x9828 = 0x2F (offset=0x1828, A=0x2F)
[VRAM] Write 0x9829 = 0x2C (offset=0x1829, A=0x2C)
[VRAM] Write 0x982A = 0x2C (offset=0x182A, A=0x2C)
[VRAM] Write 0x982B = 0x2C (offset=0x182B, A=0x2C)
[VRAM] Write 0x982C = 0x2C (offset=0x182C, A=0x2C)
[VRAM] Write 0x982D = 0x2C (offset=0x182D, A=0x2C)
[VRAM] Write 0x982E = 0x2C (offset=0x182E, A=0x2C)
[VRAM] Write 0x982F = 0x2C (offset=0x182F, A=0x2C)
[VRAM] Write 0x9830 = 0x2C (offset=0x1830, A=0x2C)
[VRAM] Write 0x9831 = 0x2C (offset=0x1831, A=0x2C)
[VRAM] Write 0x9832 = 0x2C (offset=0x1832, A=0x2C)
[VRAM] Write 0x9833 = 0x4B (offset=0x1833, A=0x4B)
[VRAM] Write 0x9840 = 0x4A (offset=0x1840, A=0x4A)
[VRAM] Write 0x9841 = 0x2C (offset=0x1841, A=0x2C)
[VRAM] Write 0x9842 = 0x2C (offset=0x1842, A=0x2C)
[VRAM] Write 0x9843 = 0x2C (offset=0x1843, A=0x2C)
[VRAM] Write 0x9844 = 0x2C (offset=0x1844, A=0x2C)
[VRAM] Write 0x9845 = 0x2C (offset=0x1845, A=0x2C)
[VRAM] Write 0x9846 = 0x2C (offset=0x1846, A=0x2C)
[VRAM] Write 0x9847 = 0x2C (offset=0x1847, A=0x2C)
[VRAM] Write 0x9848 = 0x2C (offset=0x1848, A=0x2C)
[VRAM] Write 0x9849 = 0x2C (offset=0x1849, A=0x2C)
[VRAM] Write 0x984A = 0x2C (offset=0x184A, A=0x2C)
[VRAM] Write 0x984B = 0x2C (offset=0x184B, A=0x2C)
[VRAM] Write 0x984C = 0x2C (offset=0x184C, A=0x2C)
[VRAM] Write 0x984D = 0x2C (offset=0x184D, A=0x2C)
[VRAM] Write 0x984E = 0x2C (offset=0x184E, A=0x2C)
[VRAM] Write 0x984F = 0x2C (offset=0x184F, A=0x2C)
[VRAM] Write 0x9850 = 0x2C (offset=0x1850, A=0x2C)
[VRAM] Write 0x9851 = 0x2C (offset=0x1851, A=0x2C)
[VRAM] Write 0x9852 = 0x2C (offset=0x1852, A=0x2C)
[VRAM] Write 0x9853 = 0x4B (offset=0x1853, A=0x4B)
[VRAM] Write 0x9860 = 0x4A (offset=0x1860, A=0x4A)
[VRAM] Write 0x9861 = 0x2C (offset=0x1861, A=0x2C)
[VRAM] Write 0x9862 = 0x2C (offset=0x1862, A=0x2C)
[VRAM] Write 0x9863 = 0x2C (offset=0x1863, A=0x2C)
[VRAM] Write 0x9864 = 0x2C (offset=0x1864, A=0x2C)
[VRAM] Write 0x9865 = 0x2C (offset=0x1865, A=0x2C)
[VRAM] Write 0x9866 = 0x50 (offset=0x1866, A=0x50)
[VRAM] Write 0x9867 = 0x51 (offset=0x1867, A=0x51)
[VRAM] Write 0x9868 = 0x51 (offset=0x1868, A=0x51)
[VRAM] Write 0x9869 = 0x51 (offset=0x1869, A=0x51)
[VRAM] Write 0x986A = 0x51 (offset=0x186A, A=0x51)
[VRAM] Write 0x986B = 0x51 (offset=0x186B, A=0x51)
[VRAM] Write 0x986C = 0x52 (offset=0x186C, A=0x52)
[VRAM] Write 0x986D = 0x2C (offset=0x186D, A=0x2C)
[VRAM] Write 0x986E = 0x2C (offset=0x186E, A=0x2C)
[VRAM] Write 0x986F = 0x2C (offset=0x186F, A=0x2C)
[VRAM] Write 0x9870 = 0x2C (offset=0x1870, A=0x2C)
[VRAM] Write 0x9871 = 0x2C (offset=0x1871, A=0x2C)
[VRAM] Write 0x9872 = 0x2C (offset=0x1872, A=0x2C)
[VRAM] Write 0x9873 = 0x4B (offset=0x1873, A=0x4B)
[VRAM] Write 0x9880 = 0x4A (offset=0x1880, A=0x4A)
[VRAM] Write 0x9881 = 0x2C (offset=0x1881, A=0x2C)
[VRAM] Write 0x9882 = 0x2C (offset=0x1882, A=0x2C)
[VRAM] Write 0x9883 = 0x2C (offset=0x1883, A=0x2C)
[VRAM] Write 0x9884 = 0x2C (offset=0x1884, A=0x2C)
[VRAM] Write 0x9885 = 0x2C (offset=0x1885, A=0x2C)
[VRAM] Write 0x9886 = 0x53 (offset=0x1886, A=0x53)
[VRAM] Write 0x9887 = 0x15 (offset=0x1887, A=0x15)
[VRAM] Write 0x9888 = 0x0E (offset=0x1888, A=0x0E)
[VRAM] Write 0x9889 = 0x1F (offset=0x1889, A=0x1F)
[VRAM] Write 0x988A = 0x0E (offset=0x188A, A=0x0E)
[VRAM] Write 0x988B = 0x15 (offset=0x188B, A=0x15)
[VRAM] Write 0x988C = 0x54 (offset=0x188C, A=0x54)
[VRAM] Write 0x988D = 0x2C (offset=0x188D, A=0x2C)
[VRAM] Write 0x988E = 0x2C (offset=0x188E, A=0x2C)
[VRAM] Write 0x988F = 0x2C (offset=0x188F, A=0x2C)
[VRAM] Write 0x9890 = 0x2C (offset=0x1890, A=0x2C)
[VRAM] Write 0x9891 = 0x2C (offset=0x1891, A=0x2C)
[VRAM] Write 0x9892 = 0x2C (offset=0x1892, A=0x2C)
[VRAM] Write 0x9893 = 0x4B (offset=0x1893, A=0x4B)
[VRAM] Write 0x98A0 = 0x4A (offset=0x18A0, A=0x4A)
[VRAM] Write 0x98A1 = 0x2C (offset=0x18A1, A=0x2C)
[VRAM] Write 0x98A2 = 0x2C (offset=0x18A2, A=0x2C)
[VRAM] Write 0x98A3 = 0x2C (offset=0x18A3, A=0x2C)
[VRAM] Write 0x98A4 = 0x55 (offset=0x18A4, A=0x55)
[VRAM] Write 0x98A5 = 0x56 (offset=0x18A5, A=0x56)
[VRAM] Write 0x98A6 = 0x57 (offset=0x18A6, A=0x57)
[VRAM] Write 0x98A7 = 0x58 (offset=0x18A7, A=0x58)
[VRAM] Write 0x98A8 = 0x6C (offset=0x18A8, A=0x6C)
[VRAM] Write 0x98A9 = 0x58 (offset=0x18A9, A=0x58)
[VRAM] Write 0x98AA = 0x6C (offset=0x18AA, A=0x6C)
[VRAM] Write 0x98AB = 0x58 (offset=0x18AB, A=0x58)
[VRAM] Write 0x98AC = 0x59 (offset=0x18AC, A=0x59)
[VRAM] Write 0x98AD = 0x56 (offset=0x18AD, A=0x56)
[VRAM] Write 0x98AE = 0x5A (offset=0x18AE, A=0x5A)
[VRAM] Write 0x98AF = 0x2C (offset=0x18AF, A=0x2C)
[VRAM] Write 0x98B0 = 0x2C (offset=0x18B0, A=0x2C)
[VRAM] Write 0x98B1 = 0x2C (offset=0x18B1, A=0x2C)
[VRAM] Write 0x98B2 = 0x2C (offset=0x18B2, A=0x2C)
[VRAM] Write 0x98B3 = 0x4B (offset=0x18B3, A=0x4B)
[VRAM] Write 0x98C0 = 0x4A (offset=0x18C0, A=0x4A)
[VRAM] Write 0x98C1 = 0x2C (offset=0x18C1, A=0x2C)
[VRAM] Write 0x98C2 = 0x2C (offset=0x18C2, A=0x2C)
[VRAM] Write 0x98C3 = 0x2C (offset=0x18C3, A=0x2C)
[VRAM] Write 0x98C4 = 0x5B (offset=0x18C4, A=0x5B)
[VRAM] Write 0x98C5 = 0x90 (offset=0x18C5, A=0x90)
[VRAM] Write 0x98C6 = 0x6F (offset=0x18C6, A=0x6F)
[VRAM] Write 0x98C7 = 0x91 (offset=0x18C7, A=0x91)
[VRAM] Write 0x98C8 = 0x6F (offset=0x18C8, A=0x6F)
[VRAM] Write 0x98C9 = 0x92 (offset=0x18C9, A=0x92)
[VRAM] Write 0x98CA = 0x6F (offset=0x18CA, A=0x6F)
[VRAM] Write 0x98CB = 0x93 (offset=0x18CB, A=0x93)
[VRAM] Write 0x98CC = 0x6F (offset=0x18CC, A=0x6F)
[VRAM] Write 0x98CD = 0x94 (offset=0x18CD, A=0x94)
[VRAM] Write 0x98CE = 0x5C (offset=0x18CE, A=0x5C)
[VRAM] Write 0x98CF = 0x2C (offset=0x18CF, A=0x2C)
[VRAM] Write 0x98D0 = 0x2C (offset=0x18D0, A=0x2C)
[VRAM] Write 0x98D1 = 0x2C (offset=0x18D1, A=0x2C)
[VRAM] Write 0x98D2 = 0x2C (offset=0x18D2, A=0x2C)
[VRAM] Write 0x98D3 = 0x4B (offset=0x18D3, A=0x4B)
[VRAM] Write 0x98E0 = 0x4A (offset=0x18E0, A=0x4A)
[VRAM] Write 0x98E1 = 0x2C (offset=0x18E1, A=0x2C)
[VRAM] Write 0x98E2 = 0x2C (offset=0x18E2, A=0x2C)
[VRAM] Write 0x98E3 = 0x2C (offset=0x18E3, A=0x2C)
[VRAM] Write 0x98E4 = 0x71 (offset=0x18E4, A=0x71)
[VRAM] Write 0x98E5 = 0x72 (offset=0x18E5, A=0x72)
[VRAM] Write 0x98E6 = 0x73 (offset=0x18E6, A=0x73)
[VRAM] Write 0x98E7 = 0x72 (offset=0x18E7, A=0x72)
[VRAM] Write 0x98E8 = 0x73 (offset=0x18E8, A=0x73)
[VRAM] Write 0x98E9 = 0x72 (offset=0x18E9, A=0x72)
[VRAM] Write 0x98EA = 0x73 (offset=0x18EA, A=0x73)
[VRAM] Write 0x98EB = 0x72 (offset=0x18EB, A=0x72)
[VRAM] Write 0x98EC = 0x73 (offset=0x18EC, A=0x73)
[VRAM] Write 0x98ED = 0x72 (offset=0x18ED, A=0x72)
[VRAM] Write 0x98EE = 0x74 (offset=0x18EE, A=0x74)
[VRAM] Write 0x98EF = 0x2C (offset=0x18EF, A=0x2C)
[VRAM] Write 0x98F0 = 0x2C (offset=0x18F0, A=0x2C)
[VRAM] Write 0x98F1 = 0x2C (offset=0x18F1, A=0x2C)
[VRAM] Write 0x98F2 = 0x2C (offset=0x18F2, A=0x2C)
[VRAM] Write 0x98F3 = 0x4B (offset=0x18F3, A=0x4B)
[VRAM] Write 0x9900 = 0x4A (offset=0x1900, A=0x4A)
[VRAM] Write 0x9901 = 0x2C (offset=0x1901, A=0x2C)
[VRAM] Write 0x9902 = 0x2C (offset=0x1902, A=0x2C)
[VRAM] Write 0x9903 = 0x2C (offset=0x1903, A=0x2C)
[VRAM] Write 0x9904 = 0x5B (offset=0x1904, A=0x5B)
[VRAM] Write 0x9905 = 0x95 (offset=0x1905, A=0x95)
[VRAM] Write 0x9906 = 0x6F (offset=0x1906, A=0x6F)
[VRAM] Write 0x9907 = 0x96 (offset=0x1907, A=0x96)
[VRAM] Write 0x9908 = 0x6F (offset=0x1908, A=0x6F)
[VRAM] Write 0x9909 = 0x97 (offset=0x1909, A=0x97)
[VRAM] Write 0x990A = 0x6F (offset=0x190A, A=0x6F)
[VRAM] Write 0x990B = 0x98 (offset=0x190B, A=0x98)
[VRAM] Write 0x990C = 0x6F (offset=0x190C, A=0x6F)
[VRAM] Write 0x990D = 0x99 (offset=0x190D, A=0x99)
[VRAM] Write 0x990E = 0x5C (offset=0x190E, A=0x5C)
[VRAM] Write 0x990F = 0x2C (offset=0x190F, A=0x2C)
[VRAM] Write 0x9910 = 0x2C (offset=0x1910, A=0x2C)
[VRAM] Write 0x9911 = 0x2C (offset=0x1911, A=0x2C)
[VRAM] Write 0x9912 = 0x2C (offset=0x1912, A=0x2C)
[VRAM] Write 0x9913 = 0x4B (offset=0x1913, A=0x4B)
[VRAM] Write 0x9920 = 0x4A (offset=0x1920, A=0x4A)
[VRAM] Write 0x9921 = 0x2C (offset=0x1921, A=0x2C)
[VRAM] Write 0x9922 = 0x2C (offset=0x1922, A=0x2C)
[VRAM] Write 0x9923 = 0x2C (offset=0x1923, A=0x2C)
[VRAM] Write 0x9924 = 0x2D (offset=0x1924, A=0x2D)
[VRAM] Write 0x9925 = 0x4F (offset=0x1925, A=0x4F)
[VRAM] Write 0x9926 = 0x6B (offset=0x1926, A=0x6B)
[VRAM] Write 0x9927 = 0x4F (offset=0x1927, A=0x4F)
[VRAM] Write 0x9928 = 0x6B (offset=0x1928, A=0x6B)
[VRAM] Write 0x9929 = 0x4F (offset=0x1929, A=0x4F)
[VRAM] Write 0x992A = 0x6B (offset=0x192A, A=0x6B)
[VRAM] Write 0x992B = 0x4F (offset=0x192B, A=0x4F)
[VRAM] Write 0x992C = 0x6B (offset=0x192C, A=0x6B)
[VRAM] Write 0x992D = 0x4F (offset=0x192D, A=0x4F)
[VRAM] Write 0x992E = 0x2E (offset=0x192E, A=0x2E)
[VRAM] Write 0x992F = 0x2C (offset=0x192F, A=0x2C)
[VRAM] Write 0x9930 = 0x2C (offset=0x1930, A=0x2C)
[VRAM] Write 0x9931 = 0x2C (offset=0x1931, A=0x2C)
[VRAM] Write 0x9932 = 0x2C (offset=0x1932, A=0x2C)
[VRAM] Write 0x9933 = 0x4B (offset=0x1933, A=0x4B)
[VRAM] Write 0x9940 = 0x4A (offset=0x1940, A=0x4A)
[VRAM] Write 0x9941 = 0x2C (offset=0x1941, A=0x2C)
[VRAM] Write 0x9942 = 0x2C (offset=0x1942, A=0x2C)
[VRAM] Write 0x9943 = 0x2C (offset=0x1943, A=0x2C)
[VRAM] Write 0x9944 = 0x50 (offset=0x1944, A=0x50)
[VRAM] Write 0x9945 = 0x51 (offset=0x1945, A=0x51)
[VRAM] Write 0x9946 = 0x51 (offset=0x1946, A=0x51)
[VRAM] Write 0x9947 = 0x51 (offset=0x1947, A=0x51)
[VRAM] Write 0x9948 = 0x51 (offset=0x1948, A=0x51)
[VRAM] Write 0x9949 = 0x51 (offset=0x1949, A=0x51)
[VRAM] Write 0x994A = 0x51 (offset=0x194A, A=0x51)
[VRAM] Write 0x994B = 0x51 (offset=0x194B, A=0x51)
[VRAM] Write 0x994C = 0x51 (offset=0x194C, A=0x51)
[VRAM] Write 0x994D = 0x51 (offset=0x194D, A=0x51)
[VRAM] Write 0x994E = 0x52 (offset=0x194E, A=0x52)
[VRAM] Write 0x994F = 0x2C (offset=0x194F, A=0x2C)
[VRAM] Write 0x9950 = 0x2C (offset=0x1950, A=0x2C)
[VRAM] Write 0x9951 = 0x2C (offset=0x1951, A=0x2C)
[VRAM] Write 0x9952 = 0x2C (offset=0x1952, A=0x2C)
[VRAM] Write 0x9953 = 0x4B (offset=0x1953, A=0x4B)
[VRAM] Write 0x9960 = 0x4A (offset=0x1960, A=0x4A)
[VRAM] Write 0x9961 = 0x2C (offset=0x1961, A=0x2C)
[VRAM] Write 0x9962 = 0x2C (offset=0x1962, A=0x2C)
[VRAM] Write 0x9963 = 0x2C (offset=0x1963, A=0x2C)
[VRAM] Write 0x9964 = 0x53 (offset=0x1964, A=0x53)
[VRAM] Write 0x9965 = 0x1D (offset=0x1965, A=0x1D)
[VRAM] Write 0x9966 = 0x18 (offset=0x1966, A=0x18)
[VRAM] Write 0x9967 = 0x19 (offset=0x1967, A=0x19)
[VRAM] Write 0x9968 = 0x25 (offset=0x1968, A=0x25)
[VRAM] Write 0x9969 = 0x1C (offset=0x1969, A=0x1C)
[VRAM] Write 0x996A = 0x0C (offset=0x196A, A=0x0C)
[VRAM] Write 0x996B = 0x18 (offset=0x196B, A=0x18)
[VRAM] Write 0x996C = 0x1B (offset=0x196C, A=0x1B)
[VRAM] Write 0x996D = 0x0E (offset=0x196D, A=0x0E)
[VRAM] Write 0x996E = 0x54 (offset=0x196E, A=0x54)
[VRAM] Write 0x996F = 0x2C (offset=0x196F, A=0x2C)
[VRAM] Write 0x9970 = 0x2C (offset=0x1970, A=0x2C)
[VRAM] Write 0x9971 = 0x2C (offset=0x1971, A=0x2C)
[VRAM] Write 0x9972 = 0x2C (offset=0x1972, A=0x2C)
[VRAM] Write 0x9973 = 0x4B (offset=0x1973, A=0x4B)
[VRAM] Write 0x9980 = 0x4A (offset=0x1980, A=0x4A)
[VRAM] Write 0x9981 = 0x55 (offset=0x1981, A=0x55)
[VRAM] Write 0x9982 = 0x56 (offset=0x1982, A=0x56)
[VRAM] Write 0x9983 = 0x70 (offset=0x1983, A=0x70)
[VRAM] Write 0x9984 = 0x6D (offset=0x1984, A=0x6D)
[VRAM] Write 0x9985 = 0x58 (offset=0x1985, A=0x58)
[VRAM] Write 0x9986 = 0x58 (offset=0x1986, A=0x58)
[VRAM] Write 0x9987 = 0x58 (offset=0x1987, A=0x58)
[VRAM] Write 0x9988 = 0x58 (offset=0x1988, A=0x58)
[VRAM] Write 0x9989 = 0x58 (offset=0x1989, A=0x58)
[VRAM] Write 0x998A = 0x58 (offset=0x198A, A=0x58)
[VRAM] Write 0x998B = 0x58 (offset=0x198B, A=0x58)
[VRAM] Write 0x998C = 0x58 (offset=0x198C, A=0x58)
[VRAM] Write 0x998D = 0x58 (offset=0x198D, A=0x58)
[VRAM] Write 0x998E = 0x6E (offset=0x198E, A=0x6E)
[VRAM] Write 0x998F = 0x56 (offset=0x198F, A=0x56)
[VRAM] Write 0x9990 = 0x56 (offset=0x1990, A=0x56)
[VRAM] Write 0x9991 = 0x56 (offset=0x1991, A=0x56)
[VRAM] Write 0x9992 = 0x5A (offset=0x1992, A=0x5A)
[VRAM] Write 0x9993 = 0x4B (offset=0x1993, A=0x4B)
[VRAM] Write 0x99A0 = 0x4A (offset=0x19A0, A=0x4A)
[VRAM] Write 0x99A1 = 0x5B (offset=0x19A1, A=0x5B)
[VRAM] Write 0x99A2 = 0x01 (offset=0x19A2, A=0x01)
[VRAM] Write 0x99A3 = 0x6F (offset=0x19A3, A=0x6F)
[VRAM] Write 0x99A4 = 0x60 (offset=0x19A4, A=0x60)
[VRAM] Write 0x99A5 = 0x60 (offset=0x19A5, A=0x60)
[VRAM] Write 0x99A6 = 0x60 (offset=0x19A6, A=0x60)
[VRAM] Write 0x99A7 = 0x60 (offset=0x19A7, A=0x60)
[VRAM] Write 0x99A8 = 0x60 (offset=0x19A8, A=0x60)
[VRAM] Write 0x99A9 = 0x60 (offset=0x19A9, A=0x60)
[VRAM] Write 0x99AA = 0x2F (offset=0x19AA, A=0x2F)
[VRAM] Write 0x99AB = 0x2F (offset=0x19AB, A=0x2F)
[VRAM] Write 0x99AC = 0x60 (offset=0x19AC, A=0x60)
[VRAM] Write 0x99AD = 0x60 (offset=0x19AD, A=0x60)
[VRAM] Write 0x99AE = 0x60 (offset=0x19AE, A=0x60)
[VRAM] Write 0x99AF = 0x60 (offset=0x19AF, A=0x60)
[VRAM] Write 0x99B0 = 0x60 (offset=0x19B0, A=0x60)
[VRAM] Write 0x99B1 = 0x60 (offset=0x19B1, A=0x60)
[VRAM] Write 0x99B2 = 0x5C (offset=0x19B2, A=0x5C)
[VRAM] Write 0x99B3 = 0x4B (offset=0x19B3, A=0x4B)
[VRAM] Write 0x99C0 = 0x4A (offset=0x19C0, A=0x4A)
[VRAM] Write 0x99C1 = 0x5B (offset=0x19C1, A=0x5B)
[VRAM] Write 0x99C2 = 0x02 (offset=0x19C2, A=0x02)
[VRAM] Write 0x99C3 = 0x6F (offset=0x19C3, A=0x6F)
[VRAM] Write 0x99C4 = 0x60 (offset=0x19C4, A=0x60)
[VRAM] Write 0x99C5 = 0x60 (offset=0x19C5, A=0x60)
[VRAM] Write 0x99C6 = 0x60 (offset=0x19C6, A=0x60)
[VRAM] Write 0x99C7 = 0x60 (offset=0x19C7, A=0x60)
[VRAM] Write 0x99C8 = 0x60 (offset=0x19C8, A=0x60)
[VRAM] Write 0x99C9 = 0x60 (offset=0x19C9, A=0x60)
[VRAM] Write 0x99CA = 0x2F (offset=0x19CA, A=0x2F)
[VRAM] Write 0x99CB = 0x2F (offset=0x19CB, A=0x2F)
[VRAM] Write 0x99CC = 0x60 (offset=0x19CC, A=0x60)
[VRAM] Write 0x99CD = 0x60 (offset=0x19CD, A=0x60)
[VRAM] Write 0x99CE = 0x60 (offset=0x19CE, A=0x60)
[VRAM] Write 0x99CF = 0x60 (offset=0x19CF, A=0x60)
[VRAM] Write 0x99D0 = 0x60 (offset=0x19D0, A=0x60)
[VRAM] Write 0x99D1 = 0x60 (offset=0x19D1, A=0x60)
[VRAM] Write 0x99D2 = 0x5C (offset=0x19D2, A=0x5C)
[VRAM] Write 0x99D3 = 0x4B (offset=0x19D3, A=0x4B)
[VRAM] Write 0x99E0 = 0x4A (offset=0x19E0, A=0x4A)
[VRAM] Write 0x99E1 = 0x5B (offset=0x19E1, A=0x5B)
[VRAM] Write 0x99E2 = 0x03 (offset=0x19E2, A=0x03)
[VRAM] Write 0x99E3 = 0x6F (offset=0x19E3, A=0x6F)
[VRAM] Write 0x99E4 = 0x60 (offset=0x19E4, A=0x60)
[VRAM] Write 0x99E5 = 0x60 (offset=0x19E5, A=0x60)
[VRAM] Write 0x99E6 = 0x60 (offset=0x19E6, A=0x60)
[VRAM] Write 0x99E7 = 0x60 (offset=0x19E7, A=0x60)
[VRAM] Write 0x99E8 = 0x60 (offset=0x19E8, A=0x60)
[VRAM] Write 0x99E9 = 0x60 (offset=0x19E9, A=0x60)
[VRAM] Write 0x99EA = 0x2F (offset=0x19EA, A=0x2F)
[VRAM] Write 0x99EB = 0x2F (offset=0x19EB, A=0x2F)
[VRAM] Write 0x99EC = 0x60 (offset=0x19EC, A=0x60)
[VRAM] Write 0x99ED = 0x60 (offset=0x19ED, A=0x60)
[VRAM] Write 0x99EE = 0x60 (offset=0x19EE, A=0x60)
[VRAM] Write 0x99EF = 0x60 (offset=0x19EF, A=0x60)
[VRAM] Write 0x99F0 = 0x60 (offset=0x19F0, A=0x60)
[VRAM] Write 0x99F1 = 0x60 (offset=0x19F1, A=0x60)
[VRAM] Write 0x99F2 = 0x5C (offset=0x19F2, A=0x5C)
[VRAM] Write 0x99F3 = 0x4B (offset=0x19F3, A=0x4B)
[VRAM] Write 0x9A00 = 0x4A (offset=0x1A00, A=0x4A)
[VRAM] Write 0x9A01 = 0x2D (offset=0x1A01, A=0x2D)
[VRAM] Write 0x9A02 = 0x4F (offset=0x1A02, A=0x4F)
[VRAM] Write 0x9A03 = 0x6B (offset=0x1A03, A=0x6B)
[VRAM] Write 0x9A04 = 0x4F (offset=0x1A04, A=0x4F)
[VRAM] Write 0x9A05 = 0x4F (offset=0x1A05, A=0x4F)
[VRAM] Write 0x9A06 = 0x4F (offset=0x1A06, A=0x4F)
[VRAM] Write 0x9A07 = 0x4F (offset=0x1A07, A=0x4F)
[VRAM] Write 0x9A08 = 0x4F (offset=0x1A08, A=0x4F)
[VRAM] Write 0x9A09 = 0x4F (offset=0x1A09, A=0x4F)
[VRAM] Write 0x9A0A = 0x4F (offset=0x1A0A, A=0x4F)
[VRAM] Write 0x9A0B = 0x4F (offset=0x1A0B, A=0x4F)
[VRAM] Write 0x9A0C = 0x4F (offset=0x1A0C, A=0x4F)
[VRAM] Write 0x9A0D = 0x4F (offset=0x1A0D, A=0x4F)
[VRAM] Write 0x9A0E = 0x4F (offset=0x1A0E, A=0x4F)
[VRAM] Write 0x9A0F = 0x4F (offset=0x1A0F, A=0x4F)
[VRAM] Write 0x9A10 = 0x4F (offset=0x1A10, A=0x4F)
[VRAM] Write 0x9A11 = 0x4F (offset=0x1A11, A=0x4F)
[VRAM] Write 0x9A12 = 0x2E (offset=0x1A12, A=0x2E)
[VRAM] Write 0x9A13 = 0x4B (offset=0x1A13, A=0x4B)
[VRAM] Write 0x9A20 = 0x4C (offset=0x1A20, A=0x4C)
[VRAM] Write 0x9A21 = 0x4D (offset=0x1A21, A=0x4D)
[VRAM] Write 0x9A22 = 0x4D (offset=0x1A22, A=0x4D)
[VRAM] Write 0x9A23 = 0x4D (offset=0x1A23, A=0x4D)
[VRAM] Write 0x9A24 = 0x4D (offset=0x1A24, A=0x4D)
[VRAM] Write 0x9A25 = 0x4D (offset=0x1A25, A=0x4D)
[VRAM] Write 0x9A26 = 0x4D (offset=0x1A26, A=0x4D)
[VRAM] Write 0x9A27 = 0x4D (offset=0x1A27, A=0x4D)
[VRAM] Write 0x9A28 = 0x4D (offset=0x1A28, A=0x4D)
[VRAM] Write 0x9A29 = 0x4D (offset=0x1A29, A=0x4D)
[VRAM] Write 0x9A2A = 0x4D (offset=0x1A2A, A=0x4D)
[VRAM] Write 0x9A2B = 0x4D (offset=0x1A2B, A=0x4D)
[VRAM] Write 0x9A2C = 0x4D (offset=0x1A2C, A=0x4D)
[VRAM] Write 0x9A2D = 0x4D (offset=0x1A2D, A=0x4D)
[VRAM] Write 0x9A2E = 0x4D (offset=0x1A2E, A=0x4D)
[VRAM] Write 0x9A2F = 0x4D (offset=0x1A2F, A=0x4D)
[VRAM] Write 0x9A30 = 0x4D (offset=0x1A30, A=0x4D)
[VRAM] Write 0x9A31 = 0x4D (offset=0x1A31, A=0x4D)
[VRAM] Write 0x9A32 = 0x4D (offset=0x1A32, A=0x4D)
[VRAM] Write 0x9A33 = 0x4E (offset=0x1A33, A=0x4E)
[VRAM] Write 0x99A4 = 0x0A (offset=0x19A4, A=0x0A)
[VRAM] Write 0x99A5 = 0x60 (offset=0x19A5, A=0x60)
[VRAM] Write 0x99A6 = 0x60 (offset=0x19A6, A=0x60)
[VRAM] Write 0x99A7 = 0x60 (offset=0x19A7, A=0x60)
[VRAM] Write 0x99A8 = 0x60 (offset=0x19A8, A=0x60)
[VRAM] Write 0x99A9 = 0x60 (offset=0x19A9, A=0x60)
[VRAM] Write 0x99AC = 0x60 (offset=0x19AC, A=0x60)
[VRAM] Write 0x99AD = 0x60 (offset=0x19AD, A=0x60)
[VRAM] Write 0x99AE = 0x60 (offset=0x19AE, A=0x60)
[VRAM] Write 0x99AF = 0x60 (offset=0x19AF, A=0x60)
[VRAM] Write 0x99B0 = 0x60 (offset=0x19B0, A=0x60)
[VRAM] Write 0x99B1 = 0x60 (offset=0x19B1, A=0x60)
[VRAM] Write 0x99C4 = 0x60 (offset=0x19C4, A=0x60)
[VRAM] Write 0x99C5 = 0x60 (offset=0x19C5, A=0x60)
[VRAM] Write 0x99C6 = 0x60 (offset=0x19C6, A=0x60)
[VRAM] Write 0x99C7 = 0x60 (offset=0x19C7, A=0x60)
[VRAM] Write 0x99C8 = 0x60 (offset=0x19C8, A=0x60)
[VRAM] Write 0x99C9 = 0x60 (offset=0x19C9, A=0x60)
[VRAM] Write 0x99CC = 0x60 (offset=0x19CC, A=0x60)
[VRAM] Write 0x99CD = 0x60 (offset=0x19CD, A=0x60)
[VRAM] Write 0x99CE = 0x60 (offset=0x19CE, A=0x60)
[VRAM] Write 0x99CF = 0x60 (offset=0x19CF, A=0x60)
[VRAM] Write 0x99D0 = 0x60 (offset=0x19D0, A=0x60)
[VRAM] Write 0x99D1 = 0x60 (offset=0x19D1, A=0x60)
[VRAM] Write 0x99E4 = 0x60 (offset=0x19E4, A=0x60)
[VRAM] Write 0x99E5 = 0x60 (offset=0x19E5, A=0x60)
[VRAM] Write 0x99E6 = 0x60 (offset=0x19E6, A=0x60)
[VRAM] Write 0x99E7 = 0x60 (offset=0x19E7, A=0x60)
[VRAM] Write 0x99E8 = 0x60 (offset=0x19E8, A=0x60)
[VRAM] Write 0x99E9 = 0x60 (offset=0x19E9, A=0x60)
[VRAM] Write 0x99EC = 0x60 (offset=0x19EC, A=0x60)
[VRAM] Write 0x99ED = 0x60 (offset=0x19ED, A=0x60)
[VRAM] Write 0x99EE = 0x60 (offset=0x19EE, A=0x60)
[VRAM] Write 0x99EF = 0x60 (offset=0x19EF, A=0x60)
[VRAM] Write 0x99F0 = 0x60 (offset=0x19F0, A=0x60)
[VRAM] Write 0x99F1 = 0x60 (offset=0x19F1, A=0x60)
[REGS] LCDC: 0x53 -> 0xD3 (LCD=ON, BG=ON, OBJ=ON)
[GB] Interpreter (0x65AA): Regs A=65 B=65 C=AA D=DF E=E2 H=65 L=AA SP=D06B HL=65AA
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Check #600001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x7D TIMA=0x00 PC=0x65AA OP=0x3E
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=01 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D069 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=C3 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D06B HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=02 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D069 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=C3 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D06B HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=03 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D069 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=C3 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D06B HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=04 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D069 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=C3 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D06B HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=04 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D069 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=C3 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D06B HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=06 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D069 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=07 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D06B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=08 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D06D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=09 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D06F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0A B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D071 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0B B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D073 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #700001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x1D TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0C B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D075 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0D B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D077 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0E B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D079 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0F B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D07B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=10 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D07D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=11 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D07F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=12 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D081 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=13 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D083 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=14 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D085 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=15 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D087 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=16 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D089 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #800001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x7D TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=17 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D08B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=18 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D08D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=19 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D08F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1A B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D091 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1B B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D093 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
SIMULATING START RELEASE (Frame 90)
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1C B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D095 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1D B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D097 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1E B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D099 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1F B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D09B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=20 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D09D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=21 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D09F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=22 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D0A1 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #900001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0xE1 TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=23 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D0A3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=24 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D0A5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=25 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D0A7 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=26 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D0A9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=27 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D0AB HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=28 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D0AD HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=29 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D0AF HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2A B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D0B1 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2B B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D0B3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2C B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D0B5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2D B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D0B7 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2E B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D0B9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] [INT] Check #1000001: IME=0 IF=0x00 IE=0x09 pending=0x00 DIV=0x43 TIMA=0x00 PC=0x1D06 OP=0xF0
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2F B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D0BB HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=30 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D0BD HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=31 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D0BF HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=32 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D0C1 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=33 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D0C3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=34 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D0C5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=35 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D0C7 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=36 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D0C9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=37 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D0CB HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=38 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D0CD HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=39 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D0CF HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #1100001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0xA6 TIMA=0x00 PC=0x1D06 OP=0xF0
[FRAME] Frame 120 converted to RGB - has_content=1
[FRAME] First scanline samples: 3 0 0 2 2 1 1 1 2 2 1 1 2 1 2 3 2 2 1 1 
[FRAME] Frame 120 ready, total_cycles=8810324
[FRAME] VRAM has tile data: YES
SIMULATING A PRESS (Frame 120)
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3A B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D0D1 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3B B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0D3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[MEM] IE Write 0xFFFF = 0x08
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[REGS] LCDC: 0xD3 -> 0x53 (LCD=OFF, BG=ON, OBJ=ON)
[REGS] LCD turned OFF - reset LY to 0
[MEM] IE Write 0xFFFF = 0x09
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3C B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0D5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[VRAM] Write 0x9800 = 0x47 (offset=0x1800, A=0x47)
[VRAM] Write 0x9801 = 0x48 (offset=0x1801, A=0x48)
[VRAM] Write 0x9802 = 0x48 (offset=0x1802, A=0x48)
[VRAM] Write 0x9803 = 0x48 (offset=0x1803, A=0x48)
[VRAM] Write 0x9804 = 0x48 (offset=0x1804, A=0x48)
[VRAM] Write 0x9805 = 0x48 (offset=0x1805, A=0x48)
[VRAM] Write 0x9806 = 0x48 (offset=0x1806, A=0x48)
[VRAM] Write 0x9807 = 0x48 (offset=0x1807, A=0x48)
[VRAM] Write 0x9808 = 0x48 (offset=0x1808, A=0x48)
[VRAM] Write 0x9809 = 0x48 (offset=0x1809, A=0x48)
[VRAM] Write 0x980A = 0x48 (offset=0x180A, A=0x48)
[VRAM] Write 0x980B = 0x48 (offset=0x180B, A=0x48)
[VRAM] Write 0x980C = 0x48 (offset=0x180C, A=0x48)
[VRAM] Write 0x980D = 0x48 (offset=0x180D, A=0x48)
[VRAM] Write 0x980E = 0x48 (offset=0x180E, A=0x48)
[VRAM] Write 0x980F = 0x48 (offset=0x180F, A=0x48)
[VRAM] Write 0x9810 = 0x48 (offset=0x1810, A=0x48)
[VRAM] Write 0x9811 = 0x48 (offset=0x1811, A=0x48)
[VRAM] Write 0x9812 = 0x48 (offset=0x1812, A=0x48)
[VRAM] Write 0x9813 = 0x49 (offset=0x1813, A=0x49)
[VRAM] Write 0x9820 = 0x4A (offset=0x1820, A=0x4A)
[VRAM] Write 0x9821 = 0x2F (offset=0x1821, A=0x2F)
[VRAM] Write 0x9822 = 0x0A (offset=0x1822, A=0x0A)
[VRAM] Write 0x9823 = 0x25 (offset=0x1823, A=0x25)
[VRAM] Write 0x9824 = 0x1D (offset=0x1824, A=0x1D)
[VRAM] Write 0x9825 = 0x22 (offset=0x1825, A=0x22)
[VRAM] Write 0x9826 = 0x19 (offset=0x1826, A=0x19)
[VRAM] Write 0x9827 = 0x0E (offset=0x1827, A=0x0E)
[VRAM] Write 0x9828 = 0x2F (offset=0x1828, A=0x2F)
[VRAM] Write 0x9829 = 0x2C (offset=0x1829, A=0x2C)
[VRAM] Write 0x982A = 0x2C (offset=0x182A, A=0x2C)
[VRAM] Write 0x982B = 0x2C (offset=0x182B, A=0x2C)
[VRAM] Write 0x982C = 0x2C (offset=0x182C, A=0x2C)
[VRAM] Write 0x982D = 0x2C (offset=0x182D, A=0x2C)
[VRAM] Write 0x982E = 0x2C (offset=0x182E, A=0x2C)
[VRAM] Write 0x982F = 0x2C (offset=0x182F, A=0x2C)
[VRAM] Write 0x9830 = 0x2C (offset=0x1830, A=0x2C)
[VRAM] Write 0x9831 = 0x2C (offset=0x1831, A=0x2C)
[VRAM] Write 0x9832 = 0x2C (offset=0x1832, A=0x2C)
[VRAM] Write 0x9833 = 0x4B (offset=0x1833, A=0x4B)
[VRAM] Write 0x9840 = 0x4A (offset=0x1840, A=0x4A)
[VRAM] Write 0x9841 = 0x2C (offset=0x1841, A=0x2C)
[VRAM] Write 0x9842 = 0x2C (offset=0x1842, A=0x2C)
[VRAM] Write 0x9843 = 0x2C (offset=0x1843, A=0x2C)
[VRAM] Write 0x9844 = 0x2C (offset=0x1844, A=0x2C)
[VRAM] Write 0x9845 = 0x2C (offset=0x1845, A=0x2C)
[VRAM] Write 0x9846 = 0x2C (offset=0x1846, A=0x2C)
[VRAM] Write 0x9847 = 0x2C (offset=0x1847, A=0x2C)
[VRAM] Write 0x9848 = 0x2C (offset=0x1848, A=0x2C)
[VRAM] Write 0x9849 = 0x2C (offset=0x1849, A=0x2C)
[VRAM] Write 0x984A = 0x2C (offset=0x184A, A=0x2C)
[VRAM] Write 0x984B = 0x2C (offset=0x184B, A=0x2C)
[VRAM] Write 0x984C = 0x2C (offset=0x184C, A=0x2C)
[VRAM] Write 0x984D = 0x2C (offset=0x184D, A=0x2C)
[VRAM] Write 0x984E = 0x2C (offset=0x184E, A=0x2C)
[VRAM] Write 0x984F = 0x2C (offset=0x184F, A=0x2C)
[VRAM] Write 0x9850 = 0x2C (offset=0x1850, A=0x2C)
[VRAM] Write 0x9851 = 0x2C (offset=0x1851, A=0x2C)
[VRAM] Write 0x9852 = 0x2C (offset=0x1852, A=0x2C)
[VRAM] Write 0x9853 = 0x4B (offset=0x1853, A=0x4B)
[VRAM] Write 0x9860 = 0x4A (offset=0x1860, A=0x4A)
[VRAM] Write 0x9861 = 0x2C (offset=0x1861, A=0x2C)
[VRAM] Write 0x9862 = 0x2C (offset=0x1862, A=0x2C)
[VRAM] Write 0x9863 = 0x2C (offset=0x1863, A=0x2C)
[VRAM] Write 0x9864 = 0x2C (offset=0x1864, A=0x2C)
[VRAM] Write 0x9865 = 0x2C (offset=0x1865, A=0x2C)
[VRAM] Write 0x9866 = 0x50 (offset=0x1866, A=0x50)
[VRAM] Write 0x9867 = 0x51 (offset=0x1867, A=0x51)
[VRAM] Write 0x9868 = 0x51 (offset=0x1868, A=0x51)
[VRAM] Write 0x9869 = 0x51 (offset=0x1869, A=0x51)
[VRAM] Write 0x986A = 0x51 (offset=0x186A, A=0x51)
[VRAM] Write 0x986B = 0x51 (offset=0x186B, A=0x51)
[VRAM] Write 0x986C = 0x52 (offset=0x186C, A=0x52)
[VRAM] Write 0x986D = 0x2C (offset=0x186D, A=0x2C)
[VRAM] Write 0x986E = 0x2C (offset=0x186E, A=0x2C)
[VRAM] Write 0x986F = 0x2C (offset=0x186F, A=0x2C)
[VRAM] Write 0x9870 = 0x2C (offset=0x1870, A=0x2C)
[VRAM] Write 0x9871 = 0x2C (offset=0x1871, A=0x2C)
[VRAM] Write 0x9872 = 0x2C (offset=0x1872, A=0x2C)
[VRAM] Write 0x9873 = 0x4B (offset=0x1873, A=0x4B)
[VRAM] Write 0x9880 = 0x4A (offset=0x1880, A=0x4A)
[VRAM] Write 0x9881 = 0x2C (offset=0x1881, A=0x2C)
[VRAM] Write 0x9882 = 0x2C (offset=0x1882, A=0x2C)
[VRAM] Write 0x9883 = 0x2C (offset=0x1883, A=0x2C)
[VRAM] Write 0x9884 = 0x2C (offset=0x1884, A=0x2C)
[VRAM] Write 0x9885 = 0x2C (offset=0x1885, A=0x2C)
[VRAM] Write 0x9886 = 0x53 (offset=0x1886, A=0x53)
[VRAM] Write 0x9887 = 0x15 (offset=0x1887, A=0x15)
[VRAM] Write 0x9888 = 0x0E (offset=0x1888, A=0x0E)
[VRAM] Write 0x9889 = 0x1F (offset=0x1889, A=0x1F)
[VRAM] Write 0x988A = 0x0E (offset=0x188A, A=0x0E)
[VRAM] Write 0x988B = 0x15 (offset=0x188B, A=0x15)
[VRAM] Write 0x988C = 0x54 (offset=0x188C, A=0x54)
[VRAM] Write 0x988D = 0x2C (offset=0x188D, A=0x2C)
[VRAM] Write 0x988E = 0x2C (offset=0x188E, A=0x2C)
[VRAM] Write 0x988F = 0x2C (offset=0x188F, A=0x2C)
[VRAM] Write 0x9890 = 0x2C (offset=0x1890, A=0x2C)
[VRAM] Write 0x9891 = 0x2C (offset=0x1891, A=0x2C)
[VRAM] Write 0x9892 = 0x2C (offset=0x1892, A=0x2C)
[VRAM] Write 0x9893 = 0x4B (offset=0x1893, A=0x4B)
[VRAM] Write 0x98A0 = 0x4A (offset=0x18A0, A=0x4A)
[VRAM] Write 0x98A1 = 0x2C (offset=0x18A1, A=0x2C)
[VRAM] Write 0x98A2 = 0x2C (offset=0x18A2, A=0x2C)
[VRAM] Write 0x98A3 = 0x2C (offset=0x18A3, A=0x2C)
[VRAM] Write 0x98A4 = 0x55 (offset=0x18A4, A=0x55)
[VRAM] Write 0x98A5 = 0x56 (offset=0x18A5, A=0x56)
[VRAM] Write 0x98A6 = 0x57 (offset=0x18A6, A=0x57)
[VRAM] Write 0x98A7 = 0x58 (offset=0x18A7, A=0x58)
[VRAM] Write 0x98A8 = 0x6C (offset=0x18A8, A=0x6C)
[VRAM] Write 0x98A9 = 0x58 (offset=0x18A9, A=0x58)
[VRAM] Write 0x98AA = 0x6C (offset=0x18AA, A=0x6C)
[VRAM] Write 0x98AB = 0x58 (offset=0x18AB, A=0x58)
[VRAM] Write 0x98AC = 0x59 (offset=0x18AC, A=0x59)
[VRAM] Write 0x98AD = 0x56 (offset=0x18AD, A=0x56)
[VRAM] Write 0x98AE = 0x5A (offset=0x18AE, A=0x5A)
[VRAM] Write 0x98AF = 0x2C (offset=0x18AF, A=0x2C)
[VRAM] Write 0x98B0 = 0x2C (offset=0x18B0, A=0x2C)
[VRAM] Write 0x98B1 = 0x2C (offset=0x18B1, A=0x2C)
[VRAM] Write 0x98B2 = 0x2C (offset=0x18B2, A=0x2C)
[VRAM] Write 0x98B3 = 0x4B (offset=0x18B3, A=0x4B)
[VRAM] Write 0x98C0 = 0x4A (offset=0x18C0, A=0x4A)
[VRAM] Write 0x98C1 = 0x2C (offset=0x18C1, A=0x2C)
[VRAM] Write 0x98C2 = 0x2C (offset=0x18C2, A=0x2C)
[VRAM] Write 0x98C3 = 0x2C (offset=0x18C3, A=0x2C)
[VRAM] Write 0x98C4 = 0x5B (offset=0x18C4, A=0x5B)
[VRAM] Write 0x98C5 = 0x90 (offset=0x18C5, A=0x90)
[VRAM] Write 0x98C6 = 0x6F (offset=0x18C6, A=0x6F)
[VRAM] Write 0x98C7 = 0x91 (offset=0x18C7, A=0x91)
[VRAM] Write 0x98C8 = 0x6F (offset=0x18C8, A=0x6F)
[VRAM] Write 0x98C9 = 0x92 (offset=0x18C9, A=0x92)
[VRAM] Write 0x98CA = 0x6F (offset=0x18CA, A=0x6F)
[VRAM] Write 0x98CB = 0x93 (offset=0x18CB, A=0x93)
[VRAM] Write 0x98CC = 0x6F (offset=0x18CC, A=0x6F)
[VRAM] Write 0x98CD = 0x94 (offset=0x18CD, A=0x94)
[VRAM] Write 0x98CE = 0x5C (offset=0x18CE, A=0x5C)
[VRAM] Write 0x98CF = 0x2C (offset=0x18CF, A=0x2C)
[VRAM] Write 0x98D0 = 0x2C (offset=0x18D0, A=0x2C)
[VRAM] Write 0x98D1 = 0x2C (offset=0x18D1, A=0x2C)
[VRAM] Write 0x98D2 = 0x2C (offset=0x18D2, A=0x2C)
[VRAM] Write 0x98D3 = 0x4B (offset=0x18D3, A=0x4B)
[VRAM] Write 0x98E0 = 0x4A (offset=0x18E0, A=0x4A)
[VRAM] Write 0x98E1 = 0x2C (offset=0x18E1, A=0x2C)
[VRAM] Write 0x98E2 = 0x2C (offset=0x18E2, A=0x2C)
[VRAM] Write 0x98E3 = 0x2C (offset=0x18E3, A=0x2C)
[VRAM] Write 0x98E4 = 0x71 (offset=0x18E4, A=0x71)
[VRAM] Write 0x98E5 = 0x72 (offset=0x18E5, A=0x72)
[VRAM] Write 0x98E6 = 0x73 (offset=0x18E6, A=0x73)
[VRAM] Write 0x98E7 = 0x72 (offset=0x18E7, A=0x72)
[VRAM] Write 0x98E8 = 0x73 (offset=0x18E8, A=0x73)
[VRAM] Write 0x98E9 = 0x72 (offset=0x18E9, A=0x72)
[VRAM] Write 0x98EA = 0x73 (offset=0x18EA, A=0x73)
[VRAM] Write 0x98EB = 0x72 (offset=0x18EB, A=0x72)
[VRAM] Write 0x98EC = 0x73 (offset=0x18EC, A=0x73)
[VRAM] Write 0x98ED = 0x72 (offset=0x18ED, A=0x72)
[VRAM] Write 0x98EE = 0x74 (offset=0x18EE, A=0x74)
[VRAM] Write 0x98EF = 0x2C (offset=0x18EF, A=0x2C)
[VRAM] Write 0x98F0 = 0x2C (offset=0x18F0, A=0x2C)
[VRAM] Write 0x98F1 = 0x2C (offset=0x18F1, A=0x2C)
[VRAM] Write 0x98F2 = 0x2C (offset=0x18F2, A=0x2C)
[VRAM] Write 0x98F3 = 0x4B (offset=0x18F3, A=0x4B)
[VRAM] Write 0x9900 = 0x4A (offset=0x1900, A=0x4A)
[VRAM] Write 0x9901 = 0x2C (offset=0x1901, A=0x2C)
[VRAM] Write 0x9902 = 0x2C (offset=0x1902, A=0x2C)
[VRAM] Write 0x9903 = 0x2C (offset=0x1903, A=0x2C)
[VRAM] Write 0x9904 = 0x5B (offset=0x1904, A=0x5B)
[VRAM] Write 0x9905 = 0x95 (offset=0x1905, A=0x95)
[VRAM] Write 0x9906 = 0x6F (offset=0x1906, A=0x6F)
[VRAM] Write 0x9907 = 0x96 (offset=0x1907, A=0x96)
[VRAM] Write 0x9908 = 0x6F (offset=0x1908, A=0x6F)
[VRAM] Write 0x9909 = 0x97 (offset=0x1909, A=0x97)
[VRAM] Write 0x990A = 0x6F (offset=0x190A, A=0x6F)
[VRAM] Write 0x990B = 0x98 (offset=0x190B, A=0x98)
[VRAM] Write 0x990C = 0x6F (offset=0x190C, A=0x6F)
[VRAM] Write 0x990D = 0x99 (offset=0x190D, A=0x99)
[VRAM] Write 0x990E = 0x5C (offset=0x190E, A=0x5C)
[VRAM] Write 0x990F = 0x2C (offset=0x190F, A=0x2C)
[VRAM] Write 0x9910 = 0x2C (offset=0x1910, A=0x2C)
[VRAM] Write 0x9911 = 0x2C (offset=0x1911, A=0x2C)
[VRAM] Write 0x9912 = 0x2C (offset=0x1912, A=0x2C)
[VRAM] Write 0x9913 = 0x4B (offset=0x1913, A=0x4B)
[VRAM] Write 0x9920 = 0x4A (offset=0x1920, A=0x4A)
[VRAM] Write 0x9921 = 0x2C (offset=0x1921, A=0x2C)
[VRAM] Write 0x9922 = 0x2C (offset=0x1922, A=0x2C)
[VRAM] Write 0x9923 = 0x2C (offset=0x1923, A=0x2C)
[VRAM] Write 0x9924 = 0x2D (offset=0x1924, A=0x2D)
[VRAM] Write 0x9925 = 0x4F (offset=0x1925, A=0x4F)
[VRAM] Write 0x9926 = 0x6B (offset=0x1926, A=0x6B)
[VRAM] Write 0x9927 = 0x4F (offset=0x1927, A=0x4F)
[VRAM] Write 0x9928 = 0x6B (offset=0x1928, A=0x6B)
[VRAM] Write 0x9929 = 0x4F (offset=0x1929, A=0x4F)
[VRAM] Write 0x992A = 0x6B (offset=0x192A, A=0x6B)
[VRAM] Write 0x992B = 0x4F (offset=0x192B, A=0x4F)
[VRAM] Write 0x992C = 0x6B (offset=0x192C, A=0x6B)
[VRAM] Write 0x992D = 0x4F (offset=0x192D, A=0x4F)
[VRAM] Write 0x992E = 0x2E (offset=0x192E, A=0x2E)
[VRAM] Write 0x992F = 0x2C (offset=0x192F, A=0x2C)
[VRAM] Write 0x9930 = 0x2C (offset=0x1930, A=0x2C)
[VRAM] Write 0x9931 = 0x2C (offset=0x1931, A=0x2C)
[VRAM] Write 0x9932 = 0x2C (offset=0x1932, A=0x2C)
[VRAM] Write 0x9933 = 0x4B (offset=0x1933, A=0x4B)
[VRAM] Write 0x9940 = 0x4A (offset=0x1940, A=0x4A)
[VRAM] Write 0x9941 = 0x2C (offset=0x1941, A=0x2C)
[VRAM] Write 0x9942 = 0x2C (offset=0x1942, A=0x2C)
[VRAM] Write 0x9943 = 0x2C (offset=0x1943, A=0x2C)
[VRAM] Write 0x9944 = 0x50 (offset=0x1944, A=0x50)
[VRAM] Write 0x9945 = 0x51 (offset=0x1945, A=0x51)
[VRAM] Write 0x9946 = 0x51 (offset=0x1946, A=0x51)
[VRAM] Write 0x9947 = 0x51 (offset=0x1947, A=0x51)
[VRAM] Write 0x9948 = 0x51 (offset=0x1948, A=0x51)
[VRAM] Write 0x9949 = 0x51 (offset=0x1949, A=0x51)
[VRAM] Write 0x994A = 0x51 (offset=0x194A, A=0x51)
[VRAM] Write 0x994B = 0x51 (offset=0x194B, A=0x51)
[VRAM] Write 0x994C = 0x51 (offset=0x194C, A=0x51)
[VRAM] Write 0x994D = 0x51 (offset=0x194D, A=0x51)
[VRAM] Write 0x994E = 0x52 (offset=0x194E, A=0x52)
[VRAM] Write 0x994F = 0x2C (offset=0x194F, A=0x2C)
[VRAM] Write 0x9950 = 0x2C (offset=0x1950, A=0x2C)
[VRAM] Write 0x9951 = 0x2C (offset=0x1951, A=0x2C)
[VRAM] Write 0x9952 = 0x2C (offset=0x1952, A=0x2C)
[VRAM] Write 0x9953 = 0x4B (offset=0x1953, A=0x4B)
[VRAM] Write 0x9960 = 0x4A (offset=0x1960, A=0x4A)
[VRAM] Write 0x9961 = 0x2C (offset=0x1961, A=0x2C)
[VRAM] Write 0x9962 = 0x2C (offset=0x1962, A=0x2C)
[VRAM] Write 0x9963 = 0x2C (offset=0x1963, A=0x2C)
[VRAM] Write 0x9964 = 0x53 (offset=0x1964, A=0x53)
[VRAM] Write 0x9965 = 0x1D (offset=0x1965, A=0x1D)
[VRAM] Write 0x9966 = 0x18 (offset=0x1966, A=0x18)
[VRAM] Write 0x9967 = 0x19 (offset=0x1967, A=0x19)
[VRAM] Write 0x9968 = 0x25 (offset=0x1968, A=0x25)
[VRAM] Write 0x9969 = 0x1C (offset=0x1969, A=0x1C)
[VRAM] Write 0x996A = 0x0C (offset=0x196A, A=0x0C)
[VRAM] Write 0x996B = 0x18 (offset=0x196B, A=0x18)
[VRAM] Write 0x996C = 0x1B (offset=0x196C, A=0x1B)
[VRAM] Write 0x996D = 0x0E (offset=0x196D, A=0x0E)
[VRAM] Write 0x996E = 0x54 (offset=0x196E, A=0x54)
[VRAM] Write 0x996F = 0x2C (offset=0x196F, A=0x2C)
[VRAM] Write 0x9970 = 0x2C (offset=0x1970, A=0x2C)
[VRAM] Write 0x9971 = 0x2C (offset=0x1971, A=0x2C)
[VRAM] Write 0x9972 = 0x2C (offset=0x1972, A=0x2C)
[VRAM] Write 0x9973 = 0x4B (offset=0x1973, A=0x4B)
[VRAM] Write 0x9980 = 0x4A (offset=0x1980, A=0x4A)
[VRAM] Write 0x9981 = 0x55 (offset=0x1981, A=0x55)
[VRAM] Write 0x9982 = 0x56 (offset=0x1982, A=0x56)
[VRAM] Write 0x9983 = 0x70 (offset=0x1983, A=0x70)
[VRAM] Write 0x9984 = 0x6D (offset=0x1984, A=0x6D)
[VRAM] Write 0x9985 = 0x58 (offset=0x1985, A=0x58)
[VRAM] Write 0x9986 = 0x58 (offset=0x1986, A=0x58)
[VRAM] Write 0x9987 = 0x58 (offset=0x1987, A=0x58)
[VRAM] Write 0x9988 = 0x58 (offset=0x1988, A=0x58)
[VRAM] Write 0x9989 = 0x58 (offset=0x1989, A=0x58)
[VRAM] Write 0x998A = 0x58 (offset=0x198A, A=0x58)
[VRAM] Write 0x998B = 0x58 (offset=0x198B, A=0x58)
[VRAM] Write 0x998C = 0x58 (offset=0x198C, A=0x58)
[VRAM] Write 0x998D = 0x58 (offset=0x198D, A=0x58)
[VRAM] Write 0x998E = 0x6E (offset=0x198E, A=0x6E)
[VRAM] Write 0x998F = 0x56 (offset=0x198F, A=0x56)
[VRAM] Write 0x9990 = 0x56 (offset=0x1990, A=0x56)
[VRAM] Write 0x9991 = 0x56 (offset=0x1991, A=0x56)
[VRAM] Write 0x9992 = 0x5A (offset=0x1992, A=0x5A)
[VRAM] Write 0x9993 = 0x4B (offset=0x1993, A=0x4B)
[VRAM] Write 0x99A0 = 0x4A (offset=0x19A0, A=0x4A)
[VRAM] Write 0x99A1 = 0x5B (offset=0x19A1, A=0x5B)
[VRAM] Write 0x99A2 = 0x01 (offset=0x19A2, A=0x01)
[VRAM] Write 0x99A3 = 0x6F (offset=0x19A3, A=0x6F)
[VRAM] Write 0x99A4 = 0x60 (offset=0x19A4, A=0x60)
[VRAM] Write 0x99A5 = 0x60 (offset=0x19A5, A=0x60)
[VRAM] Write 0x99A6 = 0x60 (offset=0x19A6, A=0x60)
[VRAM] Write 0x99A7 = 0x60 (offset=0x19A7, A=0x60)
[VRAM] Write 0x99A8 = 0x60 (offset=0x19A8, A=0x60)
[VRAM] Write 0x99A9 = 0x60 (offset=0x19A9, A=0x60)
[VRAM] Write 0x99AA = 0x2F (offset=0x19AA, A=0x2F)
[VRAM] Write 0x99AB = 0x2F (offset=0x19AB, A=0x2F)
[VRAM] Write 0x99AC = 0x60 (offset=0x19AC, A=0x60)
[VRAM] Write 0x99AD = 0x60 (offset=0x19AD, A=0x60)
[VRAM] Write 0x99AE = 0x60 (offset=0x19AE, A=0x60)
[VRAM] Write 0x99AF = 0x60 (offset=0x19AF, A=0x60)
[VRAM] Write 0x99B0 = 0x60 (offset=0x19B0, A=0x60)
[VRAM] Write 0x99B1 = 0x60 (offset=0x19B1, A=0x60)
[VRAM] Write 0x99B2 = 0x5C (offset=0x19B2, A=0x5C)
[VRAM] Write 0x99B3 = 0x4B (offset=0x19B3, A=0x4B)
[VRAM] Write 0x99C0 = 0x4A (offset=0x19C0, A=0x4A)
[VRAM] Write 0x99C1 = 0x5B (offset=0x19C1, A=0x5B)
[VRAM] Write 0x99C2 = 0x02 (offset=0x19C2, A=0x02)
[VRAM] Write 0x99C3 = 0x6F (offset=0x19C3, A=0x6F)
[VRAM] Write 0x99C4 = 0x60 (offset=0x19C4, A=0x60)
[VRAM] Write 0x99C5 = 0x60 (offset=0x19C5, A=0x60)
[VRAM] Write 0x99C6 = 0x60 (offset=0x19C6, A=0x60)
[VRAM] Write 0x99C7 = 0x60 (offset=0x19C7, A=0x60)
[VRAM] Write 0x99C8 = 0x60 (offset=0x19C8, A=0x60)
[VRAM] Write 0x99C9 = 0x60 (offset=0x19C9, A=0x60)
[VRAM] Write 0x99CA = 0x2F (offset=0x19CA, A=0x2F)
[VRAM] Write 0x99CB = 0x2F (offset=0x19CB, A=0x2F)
[VRAM] Write 0x99CC = 0x60 (offset=0x19CC, A=0x60)
[VRAM] Write 0x99CD = 0x60 (offset=0x19CD, A=0x60)
[VRAM] Write 0x99CE = 0x60 (offset=0x19CE, A=0x60)
[VRAM] Write 0x99CF = 0x60 (offset=0x19CF, A=0x60)
[VRAM] Write 0x99D0 = 0x60 (offset=0x19D0, A=0x60)
[VRAM] Write 0x99D1 = 0x60 (offset=0x19D1, A=0x60)
[VRAM] Write 0x99D2 = 0x5C (offset=0x19D2, A=0x5C)
[VRAM] Write 0x99D3 = 0x4B (offset=0x19D3, A=0x4B)
[VRAM] Write 0x99E0 = 0x4A (offset=0x19E0, A=0x4A)
[VRAM] Write 0x99E1 = 0x5B (offset=0x19E1, A=0x5B)
[VRAM] Write 0x99E2 = 0x03 (offset=0x19E2, A=0x03)
[VRAM] Write 0x99E3 = 0x6F (offset=0x19E3, A=0x6F)
[VRAM] Write 0x99E4 = 0x60 (offset=0x19E4, A=0x60)
[VRAM] Write 0x99E5 = 0x60 (offset=0x19E5, A=0x60)
[VRAM] Write 0x99E6 = 0x60 (offset=0x19E6, A=0x60)
[VRAM] Write 0x99E7 = 0x60 (offset=0x19E7, A=0x60)
[VRAM] Write 0x99E8 = 0x60 (offset=0x19E8, A=0x60)
[VRAM] Write 0x99E9 = 0x60 (offset=0x19E9, A=0x60)
[VRAM] Write 0x99EA = 0x2F (offset=0x19EA, A=0x2F)
[VRAM] Write 0x99EB = 0x2F (offset=0x19EB, A=0x2F)
[VRAM] Write 0x99EC = 0x60 (offset=0x19EC, A=0x60)
[VRAM] Write 0x99ED = 0x60 (offset=0x19ED, A=0x60)
[VRAM] Write 0x99EE = 0x60 (offset=0x19EE, A=0x60)
[VRAM] Write 0x99EF = 0x60 (offset=0x19EF, A=0x60)
[VRAM] Write 0x99F0 = 0x60 (offset=0x19F0, A=0x60)
[VRAM] Write 0x99F1 = 0x60 (offset=0x19F1, A=0x60)
[VRAM] Write 0x99F2 = 0x5C (offset=0x19F2, A=0x5C)
[VRAM] Write 0x99F3 = 0x4B (offset=0x19F3, A=0x4B)
[VRAM] Write 0x9A00 = 0x4A (offset=0x1A00, A=0x4A)
[VRAM] Write 0x9A01 = 0x2D (offset=0x1A01, A=0x2D)
[VRAM] Write 0x9A02 = 0x4F (offset=0x1A02, A=0x4F)
[VRAM] Write 0x9A03 = 0x6B (offset=0x1A03, A=0x6B)
[VRAM] Write 0x9A04 = 0x4F (offset=0x1A04, A=0x4F)
[VRAM] Write 0x9A05 = 0x4F (offset=0x1A05, A=0x4F)
[VRAM] Write 0x9A06 = 0x4F (offset=0x1A06, A=0x4F)
[VRAM] Write 0x9A07 = 0x4F (offset=0x1A07, A=0x4F)
[VRAM] Write 0x9A08 = 0x4F (offset=0x1A08, A=0x4F)
[VRAM] Write 0x9A09 = 0x4F (offset=0x1A09, A=0x4F)
[VRAM] Write 0x9A0A = 0x4F (offset=0x1A0A, A=0x4F)
[VRAM] Write 0x9A0B = 0x4F (offset=0x1A0B, A=0x4F)
[VRAM] Write 0x9A0C = 0x4F (offset=0x1A0C, A=0x4F)
[VRAM] Write 0x9A0D = 0x4F (offset=0x1A0D, A=0x4F)
[VRAM] Write 0x9A0E = 0x4F (offset=0x1A0E, A=0x4F)
[VRAM] Write 0x9A0F = 0x4F (offset=0x1A0F, A=0x4F)
[VRAM] Write 0x9A10 = 0x4F (offset=0x1A10, A=0x4F)
[VRAM] Write 0x9A11 = 0x4F (offset=0x1A11, A=0x4F)
[VRAM] Write 0x9A12 = 0x2E (offset=0x1A12, A=0x2E)
[VRAM] Write 0x9A13 = 0x4B (offset=0x1A13, A=0x4B)
[VRAM] Write 0x9A20 = 0x4C (offset=0x1A20, A=0x4C)
[VRAM] Write 0x9A21 = 0x4D (offset=0x1A21, A=0x4D)
[VRAM] Write 0x9A22 = 0x4D (offset=0x1A22, A=0x4D)
[VRAM] Write 0x9A23 = 0x4D (offset=0x1A23, A=0x4D)
[VRAM] Write 0x9A24 = 0x4D (offset=0x1A24, A=0x4D)
[VRAM] Write 0x9A25 = 0x4D (offset=0x1A25, A=0x4D)
[VRAM] Write 0x9A26 = 0x4D (offset=0x1A26, A=0x4D)
[VRAM] Write 0x9A27 = 0x4D (offset=0x1A27, A=0x4D)
[VRAM] Write 0x9A28 = 0x4D (offset=0x1A28, A=0x4D)
[VRAM] Write 0x9A29 = 0x4D (offset=0x1A29, A=0x4D)
[VRAM] Write 0x9A2A = 0x4D (offset=0x1A2A, A=0x4D)
[VRAM] Write 0x9A2B = 0x4D (offset=0x1A2B, A=0x4D)
[VRAM] Write 0x9A2C = 0x4D (offset=0x1A2C, A=0x4D)
[VRAM] Write 0x9A2D = 0x4D (offset=0x1A2D, A=0x4D)
[VRAM] Write 0x9A2E = 0x4D (offset=0x1A2E, A=0x4D)
[VRAM] Write 0x9A2F = 0x4D (offset=0x1A2F, A=0x4D)
[VRAM] Write 0x9A30 = 0x4D (offset=0x1A30, A=0x4D)
[VRAM] Write 0x9A31 = 0x4D (offset=0x1A31, A=0x4D)
[VRAM] Write 0x9A32 = 0x4D (offset=0x1A32, A=0x4D)
[VRAM] Write 0x9A33 = 0x4E (offset=0x1A33, A=0x4E)
[VRAM] Write 0x99A4 = 0x0A (offset=0x19A4, A=0x0A)
[VRAM] Write 0x99A5 = 0x60 (offset=0x19A5, A=0x60)
[VRAM] Write 0x99A6 = 0x60 (offset=0x19A6, A=0x60)
[VRAM] Write 0x99A7 = 0x60 (offset=0x19A7, A=0x60)
[VRAM] Write 0x99A8 = 0x60 (offset=0x19A8, A=0x60)
[VRAM] Write 0x99A9 = 0x60 (offset=0x19A9, A=0x60)
[VRAM] Write 0x99AC = 0x60 (offset=0x19AC, A=0x60)
[VRAM] Write 0x99AD = 0x60 (offset=0x19AD, A=0x60)
[VRAM] Write 0x99AE = 0x60 (offset=0x19AE, A=0x60)
[VRAM] Write 0x99AF = 0x60 (offset=0x19AF, A=0x60)
[VRAM] Write 0x99B0 = 0x60 (offset=0x19B0, A=0x60)
[VRAM] Write 0x99B1 = 0x60 (offset=0x19B1, A=0x60)
[VRAM] Write 0x99C4 = 0x0A (offset=0x19C4, A=0x0A)
[VRAM] Write 0x99C5 = 0x60 (offset=0x19C5, A=0x60)
[VRAM] Write 0x99C6 = 0x60 (offset=0x19C6, A=0x60)
[VRAM] Write 0x99C7 = 0x60 (offset=0x19C7, A=0x60)
[VRAM] Write 0x99C8 = 0x60 (offset=0x19C8, A=0x60)
[VRAM] Write 0x99C9 = 0x60 (offset=0x19C9, A=0x60)
[VRAM] Write 0x99CC = 0x60 (offset=0x19CC, A=0x60)
[VRAM] Write 0x99CD = 0x60 (offset=0x19CD, A=0x60)
[VRAM] Write 0x99CE = 0x60 (offset=0x19CE, A=0x60)
[VRAM] Write 0x99CF = 0x60 (offset=0x19CF, A=0x60)
[VRAM] Write 0x99D0 = 0x60 (offset=0x19D0, A=0x60)
[VRAM] Write 0x99D1 = 0x60 (offset=0x19D1, A=0x60)
[VRAM] Write 0x99E4 = 0x60 (offset=0x19E4, A=0x60)
[VRAM] Write 0x99E5 = 0x60 (offset=0x19E5, A=0x60)
[VRAM] Write 0x99E6 = 0x60 (offset=0x19E6, A=0x60)
[VRAM] Write 0x99E7 = 0x60 (offset=0x19E7, A=0x60)
[VRAM] Write 0x99E8 = 0x60 (offset=0x19E8, A=0x60)
[VRAM] Write 0x99E9 = 0x60 (offset=0x19E9, A=0x60)
[VRAM] Write 0x99EC = 0x60 (offset=0x19EC, A=0x60)
[VRAM] Write 0x99ED = 0x60 (offset=0x19ED, A=0x60)
[VRAM] Write 0x99EE = 0x60 (offset=0x19EE, A=0x60)
[VRAM] Write 0x99EF = 0x60 (offset=0x19EF, A=0x60)
[VRAM] Write 0x99F0 = 0x60 (offset=0x19F0, A=0x60)
[VRAM] Write 0x99F1 = 0x60 (offset=0x19F1, A=0x60)
[REGS] LCDC: 0x53 -> 0xD3 (LCD=ON, BG=ON, OBJ=ON)
[GB] Interpreter (0x65AA): Regs A=65 B=65 C=AA D=DF E=E2 H=65 L=AA SP=D0D7 HL=65AA
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=01 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0D5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=0C B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0D7 HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=02 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0D5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=0C B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0D7 HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=03 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0D5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=0C B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0D7 HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=04 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0D5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=0C B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0D7 HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=04 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0D5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=0C B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0D7 HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=06 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0D5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=07 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0D7 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=08 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0D9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #1200001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x76 TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=09 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0DB HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0A B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0DD HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0B B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0DF HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0C B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0E1 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0D B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0E3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0E B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0E5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0F B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0E7 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=10 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0E9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=11 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0EB HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=12 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0ED HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=13 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0EF HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #1300001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0xD6 TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=14 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0F1 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=15 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0F3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=16 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0F5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=17 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0F7 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=18 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0F9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=19 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0FB HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1A B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0FD HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1B B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D0FF HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
SIMULATING A RELEASE (Frame 150)
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1C B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D101 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1D B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D103 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1E B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D105 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1F B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D107 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #1400001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x3B TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=20 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D109 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=21 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D10B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=22 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D10D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=23 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D10F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=24 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D111 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=25 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D113 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=26 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D115 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=27 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D117 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=28 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D119 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=29 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D11B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2A B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D11D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #1500001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x9B TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2B B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D11F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2C B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D121 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2D B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D123 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2E B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D125 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2F B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D127 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=30 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D129 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=31 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D12B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=32 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D12D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=33 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D12F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=34 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D131 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=35 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D133 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=36 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D135 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #1600001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0xFF TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=37 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D137 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=38 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D139 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=39 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D13B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[FRAME] Frame 180 converted to RGB - has_content=1
[FRAME] First scanline samples: 3 0 0 2 2 1 1 1 2 2 1 1 2 1 2 3 2 2 1 1 
[FRAME] Frame 180 ready, total_cycles=13047888
[FRAME] VRAM has tile data: YES
SIMULATING B PRESS (Frame 180)
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3A B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D13D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3B B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D13F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3C B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D141 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3D B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D143 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3E B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D145 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3F B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D147 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=40 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D149 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=41 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D14B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=42 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D14D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Check #1700001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x63 TIMA=0x00 PC=0x1D06 OP=0xF0
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=43 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D14F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=44 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D151 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=45 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D153 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=46 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D155 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=47 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D157 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=48 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D159 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=49 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D15B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=4A B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D15D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=4B B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D15F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=4C B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D161 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=4D B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D163 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #1800001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0xC4 TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=4E B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D165 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=4F B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D167 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=50 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D169 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=51 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D16B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=52 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D16D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=53 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D16F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=54 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D171 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=55 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D173 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=56 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D175 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=57 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D177 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
SIMULATING B RELEASE (Frame 210)
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=58 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D179 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=59 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D17B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #1900001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x28 TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=5A B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D17D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=5B B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D17F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=5C B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D181 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=5D B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D183 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=5E B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D185 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=5F B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D187 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=60 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D189 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=61 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D18B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=62 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D18D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=63 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D18F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=64 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D191 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #2000001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x88 TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=65 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D193 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=66 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D195 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=67 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D197 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=68 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D199 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=69 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D19B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=6A B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D19D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=6B B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D19F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=6C B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1A1 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=6D B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1A3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=6E B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1A5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=6F B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1A7 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=70 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1A9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #2100001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0xED TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=71 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1AB HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=72 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1AD HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=73 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1AF HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=74 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1B1 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=75 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1B3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[FRAME] Frame 240 converted to RGB - has_content=1
[FRAME] First scanline samples: 3 0 0 2 2 1 1 1 2 2 1 1 2 1 2 3 2 2 1 1 
[FRAME] Frame 240 ready, total_cycles=17261328
[FRAME] VRAM has tile data: YES
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=76 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1B5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=77 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1B7 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=78 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1B9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=79 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1BB HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=7A B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1BD HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=7B B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1BF HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #2200001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x4D TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=7C B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1C1 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=7D B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1C3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=7E B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1C5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=7F B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1C7 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=80 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1C9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=81 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1CB HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=82 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1CD HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=83 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1CF HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=84 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1D1 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
SIMULATING SELECT PRESS (Frame 255)
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=85 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D1D3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=86 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D1D5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=87 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D1D7 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #2300001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0xB1 TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=88 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D1D9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=89 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D1DB HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=8A B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D1DD HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=8B B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D1DF HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=8C B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D1E1 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=8D B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D1E3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=8E B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D1E5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=8F B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D1E7 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=90 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D1E9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=91 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D1EB HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=92 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D1ED HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #2400001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x11 TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=93 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D1EF HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=94 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D1F1 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=95 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D1F3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=96 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D1F5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=97 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D1F7 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=98 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D1F9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=99 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D1FB HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=9A B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D1FD HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=9B B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D1FF HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=9C B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D201 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=9D B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D203 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=9E B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D205 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #2500001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x76 TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=9F B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D207 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=A0 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D209 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=A1 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D20B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=A2 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D20D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
SIMULATING SELECT RELEASE (Frame 285)
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=A3 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D20F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=A4 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D211 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=A5 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D213 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=A6 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D215 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=A7 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D217 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=A8 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D219 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=A9 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D21B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=AA B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D21D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #2600001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0xDA TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=AB B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D21F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=AC B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D221 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=AD B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D223 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=AE B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D225 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=AF B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D227 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=B0 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D229 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=B1 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D22B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[FRAME] Frame 300 converted to RGB - has_content=1
[FRAME] First scanline samples: 3 0 0 2 2 1 1 1 2 2 1 1 2 1 2 3 2 2 1 1 
[FRAME] Frame 300 ready, total_cycles=21474768
[FRAME] VRAM has tile data: YES
SIMULATING START PRESS (Frame 300)
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=B2 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D22D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=B3 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D22F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[MEM] IE Write 0xFFFF = 0x08
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[REGS] LCDC: 0xD3 -> 0x53 (LCD=OFF, BG=ON, OBJ=ON)
[REGS] LCD turned OFF - reset LY to 0
[MEM] IE Write 0xFFFF = 0x09
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=B4 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D231 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[VRAM] Write 0x9800 = 0x47 (offset=0x1800, A=0x47)
[VRAM] Write 0x9801 = 0x48 (offset=0x1801, A=0x48)
[VRAM] Write 0x9802 = 0x48 (offset=0x1802, A=0x48)
[VRAM] Write 0x9803 = 0x48 (offset=0x1803, A=0x48)
[VRAM] Write 0x9804 = 0x48 (offset=0x1804, A=0x48)
[VRAM] Write 0x9805 = 0x48 (offset=0x1805, A=0x48)
[VRAM] Write 0x9806 = 0x48 (offset=0x1806, A=0x48)
[VRAM] Write 0x9807 = 0x48 (offset=0x1807, A=0x48)
[VRAM] Write 0x9808 = 0x48 (offset=0x1808, A=0x48)
[VRAM] Write 0x9809 = 0x48 (offset=0x1809, A=0x48)
[VRAM] Write 0x980A = 0x48 (offset=0x180A, A=0x48)
[VRAM] Write 0x980B = 0x48 (offset=0x180B, A=0x48)
[VRAM] Write 0x980C = 0x48 (offset=0x180C, A=0x48)
[VRAM] Write 0x980D = 0x48 (offset=0x180D, A=0x48)
[VRAM] Write 0x980E = 0x48 (offset=0x180E, A=0x48)
[VRAM] Write 0x980F = 0x48 (offset=0x180F, A=0x48)
[VRAM] Write 0x9810 = 0x48 (offset=0x1810, A=0x48)
[VRAM] Write 0x9811 = 0x48 (offset=0x1811, A=0x48)
[VRAM] Write 0x9812 = 0x48 (offset=0x1812, A=0x48)
[VRAM] Write 0x9813 = 0x49 (offset=0x1813, A=0x49)
[VRAM] Write 0x9820 = 0x4A (offset=0x1820, A=0x4A)
[VRAM] Write 0x9821 = 0x2F (offset=0x1821, A=0x2F)
[VRAM] Write 0x9822 = 0x0A (offset=0x1822, A=0x0A)
[VRAM] Write 0x9823 = 0x25 (offset=0x1823, A=0x25)
[VRAM] Write 0x9824 = 0x1D (offset=0x1824, A=0x1D)
[VRAM] Write 0x9825 = 0x22 (offset=0x1825, A=0x22)
[VRAM] Write 0x9826 = 0x19 (offset=0x1826, A=0x19)
[VRAM] Write 0x9827 = 0x0E (offset=0x1827, A=0x0E)
[VRAM] Write 0x9828 = 0x2F (offset=0x1828, A=0x2F)
[VRAM] Write 0x9829 = 0x2C (offset=0x1829, A=0x2C)
[VRAM] Write 0x982A = 0x2C (offset=0x182A, A=0x2C)
[VRAM] Write 0x982B = 0x2C (offset=0x182B, A=0x2C)
[VRAM] Write 0x982C = 0x2C (offset=0x182C, A=0x2C)
[VRAM] Write 0x982D = 0x2C (offset=0x182D, A=0x2C)
[VRAM] Write 0x982E = 0x2C (offset=0x182E, A=0x2C)
[VRAM] Write 0x982F = 0x2C (offset=0x182F, A=0x2C)
[VRAM] Write 0x9830 = 0x2C (offset=0x1830, A=0x2C)
[VRAM] Write 0x9831 = 0x2C (offset=0x1831, A=0x2C)
[VRAM] Write 0x9832 = 0x2C (offset=0x1832, A=0x2C)
[VRAM] Write 0x9833 = 0x4B (offset=0x1833, A=0x4B)
[VRAM] Write 0x9840 = 0x4A (offset=0x1840, A=0x4A)
[VRAM] Write 0x9841 = 0x2C (offset=0x1841, A=0x2C)
[VRAM] Write 0x9842 = 0x2C (offset=0x1842, A=0x2C)
[VRAM] Write 0x9843 = 0x2C (offset=0x1843, A=0x2C)
[VRAM] Write 0x9844 = 0x2C (offset=0x1844, A=0x2C)
[VRAM] Write 0x9845 = 0x2C (offset=0x1845, A=0x2C)
[VRAM] Write 0x9846 = 0x2C (offset=0x1846, A=0x2C)
[VRAM] Write 0x9847 = 0x2C (offset=0x1847, A=0x2C)
[VRAM] Write 0x9848 = 0x2C (offset=0x1848, A=0x2C)
[VRAM] Write 0x9849 = 0x2C (offset=0x1849, A=0x2C)
[VRAM] Write 0x984A = 0x2C (offset=0x184A, A=0x2C)
[VRAM] Write 0x984B = 0x2C (offset=0x184B, A=0x2C)
[VRAM] Write 0x984C = 0x2C (offset=0x184C, A=0x2C)
[VRAM] Write 0x984D = 0x2C (offset=0x184D, A=0x2C)
[VRAM] Write 0x984E = 0x2C (offset=0x184E, A=0x2C)
[VRAM] Write 0x984F = 0x2C (offset=0x184F, A=0x2C)
[VRAM] Write 0x9850 = 0x2C (offset=0x1850, A=0x2C)
[VRAM] Write 0x9851 = 0x2C (offset=0x1851, A=0x2C)
[VRAM] Write 0x9852 = 0x2C (offset=0x1852, A=0x2C)
[VRAM] Write 0x9853 = 0x4B (offset=0x1853, A=0x4B)
[VRAM] Write 0x9860 = 0x4A (offset=0x1860, A=0x4A)
[VRAM] Write 0x9861 = 0x2C (offset=0x1861, A=0x2C)
[VRAM] Write 0x9862 = 0x2C (offset=0x1862, A=0x2C)
[VRAM] Write 0x9863 = 0x2C (offset=0x1863, A=0x2C)
[VRAM] Write 0x9864 = 0x2C (offset=0x1864, A=0x2C)
[VRAM] Write 0x9865 = 0x2C (offset=0x1865, A=0x2C)
[VRAM] Write 0x9866 = 0x50 (offset=0x1866, A=0x50)
[VRAM] Write 0x9867 = 0x51 (offset=0x1867, A=0x51)
[VRAM] Write 0x9868 = 0x51 (offset=0x1868, A=0x51)
[VRAM] Write 0x9869 = 0x51 (offset=0x1869, A=0x51)
[VRAM] Write 0x986A = 0x51 (offset=0x186A, A=0x51)
[VRAM] Write 0x986B = 0x51 (offset=0x186B, A=0x51)
[VRAM] Write 0x986C = 0x52 (offset=0x186C, A=0x52)
[VRAM] Write 0x986D = 0x2C (offset=0x186D, A=0x2C)
[VRAM] Write 0x986E = 0x2C (offset=0x186E, A=0x2C)
[VRAM] Write 0x986F = 0x2C (offset=0x186F, A=0x2C)
[VRAM] Write 0x9870 = 0x2C (offset=0x1870, A=0x2C)
[VRAM] Write 0x9871 = 0x2C (offset=0x1871, A=0x2C)
[VRAM] Write 0x9872 = 0x2C (offset=0x1872, A=0x2C)
[VRAM] Write 0x9873 = 0x4B (offset=0x1873, A=0x4B)
[VRAM] Write 0x9880 = 0x4A (offset=0x1880, A=0x4A)
[VRAM] Write 0x9881 = 0x2C (offset=0x1881, A=0x2C)
[VRAM] Write 0x9882 = 0x2C (offset=0x1882, A=0x2C)
[VRAM] Write 0x9883 = 0x2C (offset=0x1883, A=0x2C)
[VRAM] Write 0x9884 = 0x2C (offset=0x1884, A=0x2C)
[VRAM] Write 0x9885 = 0x2C (offset=0x1885, A=0x2C)
[VRAM] Write 0x9886 = 0x53 (offset=0x1886, A=0x53)
[VRAM] Write 0x9887 = 0x15 (offset=0x1887, A=0x15)
[VRAM] Write 0x9888 = 0x0E (offset=0x1888, A=0x0E)
[VRAM] Write 0x9889 = 0x1F (offset=0x1889, A=0x1F)
[VRAM] Write 0x988A = 0x0E (offset=0x188A, A=0x0E)
[VRAM] Write 0x988B = 0x15 (offset=0x188B, A=0x15)
[VRAM] Write 0x988C = 0x54 (offset=0x188C, A=0x54)
[VRAM] Write 0x988D = 0x2C (offset=0x188D, A=0x2C)
[VRAM] Write 0x988E = 0x2C (offset=0x188E, A=0x2C)
[VRAM] Write 0x988F = 0x2C (offset=0x188F, A=0x2C)
[VRAM] Write 0x9890 = 0x2C (offset=0x1890, A=0x2C)
[VRAM] Write 0x9891 = 0x2C (offset=0x1891, A=0x2C)
[VRAM] Write 0x9892 = 0x2C (offset=0x1892, A=0x2C)
[VRAM] Write 0x9893 = 0x4B (offset=0x1893, A=0x4B)
[VRAM] Write 0x98A0 = 0x4A (offset=0x18A0, A=0x4A)
[VRAM] Write 0x98A1 = 0x2C (offset=0x18A1, A=0x2C)
[VRAM] Write 0x98A2 = 0x2C (offset=0x18A2, A=0x2C)
[VRAM] Write 0x98A3 = 0x2C (offset=0x18A3, A=0x2C)
[VRAM] Write 0x98A4 = 0x55 (offset=0x18A4, A=0x55)
[VRAM] Write 0x98A5 = 0x56 (offset=0x18A5, A=0x56)
[VRAM] Write 0x98A6 = 0x57 (offset=0x18A6, A=0x57)
[VRAM] Write 0x98A7 = 0x58 (offset=0x18A7, A=0x58)
[VRAM] Write 0x98A8 = 0x6C (offset=0x18A8, A=0x6C)
[VRAM] Write 0x98A9 = 0x58 (offset=0x18A9, A=0x58)
[VRAM] Write 0x98AA = 0x6C (offset=0x18AA, A=0x6C)
[VRAM] Write 0x98AB = 0x58 (offset=0x18AB, A=0x58)
[VRAM] Write 0x98AC = 0x59 (offset=0x18AC, A=0x59)
[VRAM] Write 0x98AD = 0x56 (offset=0x18AD, A=0x56)
[VRAM] Write 0x98AE = 0x5A (offset=0x18AE, A=0x5A)
[VRAM] Write 0x98AF = 0x2C (offset=0x18AF, A=0x2C)
[VRAM] Write 0x98B0 = 0x2C (offset=0x18B0, A=0x2C)
[VRAM] Write 0x98B1 = 0x2C (offset=0x18B1, A=0x2C)
[VRAM] Write 0x98B2 = 0x2C (offset=0x18B2, A=0x2C)
[VRAM] Write 0x98B3 = 0x4B (offset=0x18B3, A=0x4B)
[VRAM] Write 0x98C0 = 0x4A (offset=0x18C0, A=0x4A)
[VRAM] Write 0x98C1 = 0x2C (offset=0x18C1, A=0x2C)
[VRAM] Write 0x98C2 = 0x2C (offset=0x18C2, A=0x2C)
[VRAM] Write 0x98C3 = 0x2C (offset=0x18C3, A=0x2C)
[VRAM] Write 0x98C4 = 0x5B (offset=0x18C4, A=0x5B)
[VRAM] Write 0x98C5 = 0x90 (offset=0x18C5, A=0x90)
[VRAM] Write 0x98C6 = 0x6F (offset=0x18C6, A=0x6F)
[VRAM] Write 0x98C7 = 0x91 (offset=0x18C7, A=0x91)
[VRAM] Write 0x98C8 = 0x6F (offset=0x18C8, A=0x6F)
[VRAM] Write 0x98C9 = 0x92 (offset=0x18C9, A=0x92)
[VRAM] Write 0x98CA = 0x6F (offset=0x18CA, A=0x6F)
[VRAM] Write 0x98CB = 0x93 (offset=0x18CB, A=0x93)
[VRAM] Write 0x98CC = 0x6F (offset=0x18CC, A=0x6F)
[VRAM] Write 0x98CD = 0x94 (offset=0x18CD, A=0x94)
[VRAM] Write 0x98CE = 0x5C (offset=0x18CE, A=0x5C)
[VRAM] Write 0x98CF = 0x2C (offset=0x18CF, A=0x2C)
[VRAM] Write 0x98D0 = 0x2C (offset=0x18D0, A=0x2C)
[VRAM] Write 0x98D1 = 0x2C (offset=0x18D1, A=0x2C)
[VRAM] Write 0x98D2 = 0x2C (offset=0x18D2, A=0x2C)
[VRAM] Write 0x98D3 = 0x4B (offset=0x18D3, A=0x4B)
[VRAM] Write 0x98E0 = 0x4A (offset=0x18E0, A=0x4A)
[VRAM] Write 0x98E1 = 0x2C (offset=0x18E1, A=0x2C)
[VRAM] Write 0x98E2 = 0x2C (offset=0x18E2, A=0x2C)
[VRAM] Write 0x98E3 = 0x2C (offset=0x18E3, A=0x2C)
[VRAM] Write 0x98E4 = 0x71 (offset=0x18E4, A=0x71)
[VRAM] Write 0x98E5 = 0x72 (offset=0x18E5, A=0x72)
[VRAM] Write 0x98E6 = 0x73 (offset=0x18E6, A=0x73)
[VRAM] Write 0x98E7 = 0x72 (offset=0x18E7, A=0x72)
[VRAM] Write 0x98E8 = 0x73 (offset=0x18E8, A=0x73)
[VRAM] Write 0x98E9 = 0x72 (offset=0x18E9, A=0x72)
[VRAM] Write 0x98EA = 0x73 (offset=0x18EA, A=0x73)
[VRAM] Write 0x98EB = 0x72 (offset=0x18EB, A=0x72)
[VRAM] Write 0x98EC = 0x73 (offset=0x18EC, A=0x73)
[VRAM] Write 0x98ED = 0x72 (offset=0x18ED, A=0x72)
[VRAM] Write 0x98EE = 0x74 (offset=0x18EE, A=0x74)
[VRAM] Write 0x98EF = 0x2C (offset=0x18EF, A=0x2C)
[VRAM] Write 0x98F0 = 0x2C (offset=0x18F0, A=0x2C)
[VRAM] Write 0x98F1 = 0x2C (offset=0x18F1, A=0x2C)
[VRAM] Write 0x98F2 = 0x2C (offset=0x18F2, A=0x2C)
[VRAM] Write 0x98F3 = 0x4B (offset=0x18F3, A=0x4B)
[VRAM] Write 0x9900 = 0x4A (offset=0x1900, A=0x4A)
[VRAM] Write 0x9901 = 0x2C (offset=0x1901, A=0x2C)
[VRAM] Write 0x9902 = 0x2C (offset=0x1902, A=0x2C)
[VRAM] Write 0x9903 = 0x2C (offset=0x1903, A=0x2C)
[VRAM] Write 0x9904 = 0x5B (offset=0x1904, A=0x5B)
[VRAM] Write 0x9905 = 0x95 (offset=0x1905, A=0x95)
[VRAM] Write 0x9906 = 0x6F (offset=0x1906, A=0x6F)
[VRAM] Write 0x9907 = 0x96 (offset=0x1907, A=0x96)
[VRAM] Write 0x9908 = 0x6F (offset=0x1908, A=0x6F)
[VRAM] Write 0x9909 = 0x97 (offset=0x1909, A=0x97)
[VRAM] Write 0x990A = 0x6F (offset=0x190A, A=0x6F)
[VRAM] Write 0x990B = 0x98 (offset=0x190B, A=0x98)
[VRAM] Write 0x990C = 0x6F (offset=0x190C, A=0x6F)
[VRAM] Write 0x990D = 0x99 (offset=0x190D, A=0x99)
[VRAM] Write 0x990E = 0x5C (offset=0x190E, A=0x5C)
[VRAM] Write 0x990F = 0x2C (offset=0x190F, A=0x2C)
[VRAM] Write 0x9910 = 0x2C (offset=0x1910, A=0x2C)
[VRAM] Write 0x9911 = 0x2C (offset=0x1911, A=0x2C)
[VRAM] Write 0x9912 = 0x2C (offset=0x1912, A=0x2C)
[VRAM] Write 0x9913 = 0x4B (offset=0x1913, A=0x4B)
[VRAM] Write 0x9920 = 0x4A (offset=0x1920, A=0x4A)
[VRAM] Write 0x9921 = 0x2C (offset=0x1921, A=0x2C)
[VRAM] Write 0x9922 = 0x2C (offset=0x1922, A=0x2C)
[VRAM] Write 0x9923 = 0x2C (offset=0x1923, A=0x2C)
[VRAM] Write 0x9924 = 0x2D (offset=0x1924, A=0x2D)
[VRAM] Write 0x9925 = 0x4F (offset=0x1925, A=0x4F)
[VRAM] Write 0x9926 = 0x6B (offset=0x1926, A=0x6B)
[VRAM] Write 0x9927 = 0x4F (offset=0x1927, A=0x4F)
[VRAM] Write 0x9928 = 0x6B (offset=0x1928, A=0x6B)
[VRAM] Write 0x9929 = 0x4F (offset=0x1929, A=0x4F)
[VRAM] Write 0x992A = 0x6B (offset=0x192A, A=0x6B)
[VRAM] Write 0x992B = 0x4F (offset=0x192B, A=0x4F)
[VRAM] Write 0x992C = 0x6B (offset=0x192C, A=0x6B)
[VRAM] Write 0x992D = 0x4F (offset=0x192D, A=0x4F)
[VRAM] Write 0x992E = 0x2E (offset=0x192E, A=0x2E)
[VRAM] Write 0x992F = 0x2C (offset=0x192F, A=0x2C)
[VRAM] Write 0x9930 = 0x2C (offset=0x1930, A=0x2C)
[VRAM] Write 0x9931 = 0x2C (offset=0x1931, A=0x2C)
[VRAM] Write 0x9932 = 0x2C (offset=0x1932, A=0x2C)
[VRAM] Write 0x9933 = 0x4B (offset=0x1933, A=0x4B)
[VRAM] Write 0x9940 = 0x4A (offset=0x1940, A=0x4A)
[VRAM] Write 0x9941 = 0x2C (offset=0x1941, A=0x2C)
[VRAM] Write 0x9942 = 0x2C (offset=0x1942, A=0x2C)
[VRAM] Write 0x9943 = 0x2C (offset=0x1943, A=0x2C)
[VRAM] Write 0x9944 = 0x50 (offset=0x1944, A=0x50)
[VRAM] Write 0x9945 = 0x51 (offset=0x1945, A=0x51)
[VRAM] Write 0x9946 = 0x51 (offset=0x1946, A=0x51)
[VRAM] Write 0x9947 = 0x51 (offset=0x1947, A=0x51)
[VRAM] Write 0x9948 = 0x51 (offset=0x1948, A=0x51)
[VRAM] Write 0x9949 = 0x51 (offset=0x1949, A=0x51)
[VRAM] Write 0x994A = 0x51 (offset=0x194A, A=0x51)
[VRAM] Write 0x994B = 0x51 (offset=0x194B, A=0x51)
[VRAM] Write 0x994C = 0x51 (offset=0x194C, A=0x51)
[VRAM] Write 0x994D = 0x51 (offset=0x194D, A=0x51)
[VRAM] Write 0x994E = 0x52 (offset=0x194E, A=0x52)
[VRAM] Write 0x994F = 0x2C (offset=0x194F, A=0x2C)
[VRAM] Write 0x9950 = 0x2C (offset=0x1950, A=0x2C)
[VRAM] Write 0x9951 = 0x2C (offset=0x1951, A=0x2C)
[VRAM] Write 0x9952 = 0x2C (offset=0x1952, A=0x2C)
[VRAM] Write 0x9953 = 0x4B (offset=0x1953, A=0x4B)
[VRAM] Write 0x9960 = 0x4A (offset=0x1960, A=0x4A)
[VRAM] Write 0x9961 = 0x2C (offset=0x1961, A=0x2C)
[VRAM] Write 0x9962 = 0x2C (offset=0x1962, A=0x2C)
[VRAM] Write 0x9963 = 0x2C (offset=0x1963, A=0x2C)
[VRAM] Write 0x9964 = 0x53 (offset=0x1964, A=0x53)
[VRAM] Write 0x9965 = 0x1D (offset=0x1965, A=0x1D)
[VRAM] Write 0x9966 = 0x18 (offset=0x1966, A=0x18)
[VRAM] Write 0x9967 = 0x19 (offset=0x1967, A=0x19)
[VRAM] Write 0x9968 = 0x25 (offset=0x1968, A=0x25)
[VRAM] Write 0x9969 = 0x1C (offset=0x1969, A=0x1C)
[VRAM] Write 0x996A = 0x0C (offset=0x196A, A=0x0C)
[VRAM] Write 0x996B = 0x18 (offset=0x196B, A=0x18)
[VRAM] Write 0x996C = 0x1B (offset=0x196C, A=0x1B)
[VRAM] Write 0x996D = 0x0E (offset=0x196D, A=0x0E)
[VRAM] Write 0x996E = 0x54 (offset=0x196E, A=0x54)
[VRAM] Write 0x996F = 0x2C (offset=0x196F, A=0x2C)
[VRAM] Write 0x9970 = 0x2C (offset=0x1970, A=0x2C)
[VRAM] Write 0x9971 = 0x2C (offset=0x1971, A=0x2C)
[VRAM] Write 0x9972 = 0x2C (offset=0x1972, A=0x2C)
[VRAM] Write 0x9973 = 0x4B (offset=0x1973, A=0x4B)
[VRAM] Write 0x9980 = 0x4A (offset=0x1980, A=0x4A)
[VRAM] Write 0x9981 = 0x55 (offset=0x1981, A=0x55)
[VRAM] Write 0x9982 = 0x56 (offset=0x1982, A=0x56)
[VRAM] Write 0x9983 = 0x70 (offset=0x1983, A=0x70)
[VRAM] Write 0x9984 = 0x6D (offset=0x1984, A=0x6D)
[VRAM] Write 0x9985 = 0x58 (offset=0x1985, A=0x58)
[VRAM] Write 0x9986 = 0x58 (offset=0x1986, A=0x58)
[VRAM] Write 0x9987 = 0x58 (offset=0x1987, A=0x58)
[VRAM] Write 0x9988 = 0x58 (offset=0x1988, A=0x58)
[VRAM] Write 0x9989 = 0x58 (offset=0x1989, A=0x58)
[VRAM] Write 0x998A = 0x58 (offset=0x198A, A=0x58)
[VRAM] Write 0x998B = 0x58 (offset=0x198B, A=0x58)
[VRAM] Write 0x998C = 0x58 (offset=0x198C, A=0x58)
[VRAM] Write 0x998D = 0x58 (offset=0x198D, A=0x58)
[VRAM] Write 0x998E = 0x6E (offset=0x198E, A=0x6E)
[VRAM] Write 0x998F = 0x56 (offset=0x198F, A=0x56)
[VRAM] Write 0x9990 = 0x56 (offset=0x1990, A=0x56)
[VRAM] Write 0x9991 = 0x56 (offset=0x1991, A=0x56)
[VRAM] Write 0x9992 = 0x5A (offset=0x1992, A=0x5A)
[VRAM] Write 0x9993 = 0x4B (offset=0x1993, A=0x4B)
[VRAM] Write 0x99A0 = 0x4A (offset=0x19A0, A=0x4A)
[VRAM] Write 0x99A1 = 0x5B (offset=0x19A1, A=0x5B)
[VRAM] Write 0x99A2 = 0x01 (offset=0x19A2, A=0x01)
[VRAM] Write 0x99A3 = 0x6F (offset=0x19A3, A=0x6F)
[VRAM] Write 0x99A4 = 0x60 (offset=0x19A4, A=0x60)
[VRAM] Write 0x99A5 = 0x60 (offset=0x19A5, A=0x60)
[VRAM] Write 0x99A6 = 0x60 (offset=0x19A6, A=0x60)
[VRAM] Write 0x99A7 = 0x60 (offset=0x19A7, A=0x60)
[VRAM] Write 0x99A8 = 0x60 (offset=0x19A8, A=0x60)
[VRAM] Write 0x99A9 = 0x60 (offset=0x19A9, A=0x60)
[VRAM] Write 0x99AA = 0x2F (offset=0x19AA, A=0x2F)
[VRAM] Write 0x99AB = 0x2F (offset=0x19AB, A=0x2F)
[VRAM] Write 0x99AC = 0x60 (offset=0x19AC, A=0x60)
[VRAM] Write 0x99AD = 0x60 (offset=0x19AD, A=0x60)
[VRAM] Write 0x99AE = 0x60 (offset=0x19AE, A=0x60)
[VRAM] Write 0x99AF = 0x60 (offset=0x19AF, A=0x60)
[VRAM] Write 0x99B0 = 0x60 (offset=0x19B0, A=0x60)
[VRAM] Write 0x99B1 = 0x60 (offset=0x19B1, A=0x60)
[VRAM] Write 0x99B2 = 0x5C (offset=0x19B2, A=0x5C)
[VRAM] Write 0x99B3 = 0x4B (offset=0x19B3, A=0x4B)
[VRAM] Write 0x99C0 = 0x4A (offset=0x19C0, A=0x4A)
[VRAM] Write 0x99C1 = 0x5B (offset=0x19C1, A=0x5B)
[VRAM] Write 0x99C2 = 0x02 (offset=0x19C2, A=0x02)
[VRAM] Write 0x99C3 = 0x6F (offset=0x19C3, A=0x6F)
[VRAM] Write 0x99C4 = 0x60 (offset=0x19C4, A=0x60)
[VRAM] Write 0x99C5 = 0x60 (offset=0x19C5, A=0x60)
[VRAM] Write 0x99C6 = 0x60 (offset=0x19C6, A=0x60)
[VRAM] Write 0x99C7 = 0x60 (offset=0x19C7, A=0x60)
[VRAM] Write 0x99C8 = 0x60 (offset=0x19C8, A=0x60)
[VRAM] Write 0x99C9 = 0x60 (offset=0x19C9, A=0x60)
[VRAM] Write 0x99CA = 0x2F (offset=0x19CA, A=0x2F)
[VRAM] Write 0x99CB = 0x2F (offset=0x19CB, A=0x2F)
[VRAM] Write 0x99CC = 0x60 (offset=0x19CC, A=0x60)
[VRAM] Write 0x99CD = 0x60 (offset=0x19CD, A=0x60)
[VRAM] Write 0x99CE = 0x60 (offset=0x19CE, A=0x60)
[VRAM] Write 0x99CF = 0x60 (offset=0x19CF, A=0x60)
[VRAM] Write 0x99D0 = 0x60 (offset=0x19D0, A=0x60)
[VRAM] Write 0x99D1 = 0x60 (offset=0x19D1, A=0x60)
[VRAM] Write 0x99D2 = 0x5C (offset=0x19D2, A=0x5C)
[VRAM] Write 0x99D3 = 0x4B (offset=0x19D3, A=0x4B)
[VRAM] Write 0x99E0 = 0x4A (offset=0x19E0, A=0x4A)
[VRAM] Write 0x99E1 = 0x5B (offset=0x19E1, A=0x5B)
[VRAM] Write 0x99E2 = 0x03 (offset=0x19E2, A=0x03)
[VRAM] Write 0x99E3 = 0x6F (offset=0x19E3, A=0x6F)
[VRAM] Write 0x99E4 = 0x60 (offset=0x19E4, A=0x60)
[VRAM] Write 0x99E5 = 0x60 (offset=0x19E5, A=0x60)
[VRAM] Write 0x99E6 = 0x60 (offset=0x19E6, A=0x60)
[VRAM] Write 0x99E7 = 0x60 (offset=0x19E7, A=0x60)
[VRAM] Write 0x99E8 = 0x60 (offset=0x19E8, A=0x60)
[VRAM] Write 0x99E9 = 0x60 (offset=0x19E9, A=0x60)
[VRAM] Write 0x99EA = 0x2F (offset=0x19EA, A=0x2F)
[VRAM] Write 0x99EB = 0x2F (offset=0x19EB, A=0x2F)
[VRAM] Write 0x99EC = 0x60 (offset=0x19EC, A=0x60)
[VRAM] Write 0x99ED = 0x60 (offset=0x19ED, A=0x60)
[VRAM] Write 0x99EE = 0x60 (offset=0x19EE, A=0x60)
[VRAM] Write 0x99EF = 0x60 (offset=0x19EF, A=0x60)
[VRAM] Write 0x99F0 = 0x60 (offset=0x19F0, A=0x60)
[VRAM] Write 0x99F1 = 0x60 (offset=0x19F1, A=0x60)
[VRAM] Write 0x99F2 = 0x5C (offset=0x19F2, A=0x5C)
[VRAM] Write 0x99F3 = 0x4B (offset=0x19F3, A=0x4B)
[VRAM] Write 0x9A00 = 0x4A (offset=0x1A00, A=0x4A)
[VRAM] Write 0x9A01 = 0x2D (offset=0x1A01, A=0x2D)
[VRAM] Write 0x9A02 = 0x4F (offset=0x1A02, A=0x4F)
[VRAM] Write 0x9A03 = 0x6B (offset=0x1A03, A=0x6B)
[VRAM] Write 0x9A04 = 0x4F (offset=0x1A04, A=0x4F)
[VRAM] Write 0x9A05 = 0x4F (offset=0x1A05, A=0x4F)
[VRAM] Write 0x9A06 = 0x4F (offset=0x1A06, A=0x4F)
[VRAM] Write 0x9A07 = 0x4F (offset=0x1A07, A=0x4F)
[VRAM] Write 0x9A08 = 0x4F (offset=0x1A08, A=0x4F)
[VRAM] Write 0x9A09 = 0x4F (offset=0x1A09, A=0x4F)
[VRAM] Write 0x9A0A = 0x4F (offset=0x1A0A, A=0x4F)
[VRAM] Write 0x9A0B = 0x4F (offset=0x1A0B, A=0x4F)
[VRAM] Write 0x9A0C = 0x4F (offset=0x1A0C, A=0x4F)
[VRAM] Write 0x9A0D = 0x4F (offset=0x1A0D, A=0x4F)
[VRAM] Write 0x9A0E = 0x4F (offset=0x1A0E, A=0x4F)
[VRAM] Write 0x9A0F = 0x4F (offset=0x1A0F, A=0x4F)
[VRAM] Write 0x9A10 = 0x4F (offset=0x1A10, A=0x4F)
[VRAM] Write 0x9A11 = 0x4F (offset=0x1A11, A=0x4F)
[VRAM] Write 0x9A12 = 0x2E (offset=0x1A12, A=0x2E)
[VRAM] Write 0x9A13 = 0x4B (offset=0x1A13, A=0x4B)
[VRAM] Write 0x9A20 = 0x4C (offset=0x1A20, A=0x4C)
[VRAM] Write 0x9A21 = 0x4D (offset=0x1A21, A=0x4D)
[VRAM] Write 0x9A22 = 0x4D (offset=0x1A22, A=0x4D)
[VRAM] Write 0x9A23 = 0x4D (offset=0x1A23, A=0x4D)
[VRAM] Write 0x9A24 = 0x4D (offset=0x1A24, A=0x4D)
[VRAM] Write 0x9A25 = 0x4D (offset=0x1A25, A=0x4D)
[VRAM] Write 0x9A26 = 0x4D (offset=0x1A26, A=0x4D)
[VRAM] Write 0x9A27 = 0x4D (offset=0x1A27, A=0x4D)
[VRAM] Write 0x9A28 = 0x4D (offset=0x1A28, A=0x4D)
[VRAM] Write 0x9A29 = 0x4D (offset=0x1A29, A=0x4D)
[VRAM] Write 0x9A2A = 0x4D (offset=0x1A2A, A=0x4D)
[VRAM] Write 0x9A2B = 0x4D (offset=0x1A2B, A=0x4D)
[VRAM] Write 0x9A2C = 0x4D (offset=0x1A2C, A=0x4D)
[VRAM] Write 0x9A2D = 0x4D (offset=0x1A2D, A=0x4D)
[VRAM] Write 0x9A2E = 0x4D (offset=0x1A2E, A=0x4D)
[VRAM] Write 0x9A2F = 0x4D (offset=0x1A2F, A=0x4D)
[VRAM] Write 0x9A30 = 0x4D (offset=0x1A30, A=0x4D)
[VRAM] Write 0x9A31 = 0x4D (offset=0x1A31, A=0x4D)
[VRAM] Write 0x9A32 = 0x4D (offset=0x1A32, A=0x4D)
[VRAM] Write 0x9A33 = 0x4E (offset=0x1A33, A=0x4E)
[VRAM] Write 0x99A4 = 0x0A (offset=0x19A4, A=0x0A)
[VRAM] Write 0x99A5 = 0x60 (offset=0x19A5, A=0x60)
[VRAM] Write 0x99A6 = 0x60 (offset=0x19A6, A=0x60)
[VRAM] Write 0x99A7 = 0x60 (offset=0x19A7, A=0x60)
[VRAM] Write 0x99A8 = 0x60 (offset=0x19A8, A=0x60)
[VRAM] Write 0x99A9 = 0x60 (offset=0x19A9, A=0x60)
[VRAM] Write 0x99AC = 0x60 (offset=0x19AC, A=0x60)
[VRAM] Write 0x99AD = 0x60 (offset=0x19AD, A=0x60)
[VRAM] Write 0x99AE = 0x60 (offset=0x19AE, A=0x60)
[VRAM] Write 0x99AF = 0x60 (offset=0x19AF, A=0x60)
[VRAM] Write 0x99B0 = 0x60 (offset=0x19B0, A=0x60)
[VRAM] Write 0x99B1 = 0x60 (offset=0x19B1, A=0x60)
[VRAM] Write 0x99C4 = 0x0A (offset=0x19C4, A=0x0A)
[VRAM] Write 0x99C5 = 0x60 (offset=0x19C5, A=0x60)
[VRAM] Write 0x99C6 = 0x60 (offset=0x19C6, A=0x60)
[VRAM] Write 0x99C7 = 0x60 (offset=0x19C7, A=0x60)
[VRAM] Write 0x99C8 = 0x60 (offset=0x19C8, A=0x60)
[VRAM] Write 0x99C9 = 0x60 (offset=0x19C9, A=0x60)
[VRAM] Write 0x99CC = 0x60 (offset=0x19CC, A=0x60)
[VRAM] Write 0x99CD = 0x60 (offset=0x19CD, A=0x60)
[VRAM] Write 0x99CE = 0x60 (offset=0x19CE, A=0x60)
[VRAM] Write 0x99CF = 0x60 (offset=0x19CF, A=0x60)
[VRAM] Write 0x99D0 = 0x60 (offset=0x19D0, A=0x60)
[VRAM] Write 0x99D1 = 0x60 (offset=0x19D1, A=0x60)
[VRAM] Write 0x99E4 = 0x0A (offset=0x19E4, A=0x0A)
[VRAM] Write 0x99E5 = 0x60 (offset=0x19E5, A=0x60)
[VRAM] Write 0x99E6 = 0x60 (offset=0x19E6, A=0x60)
[VRAM] Write 0x99E7 = 0x60 (offset=0x19E7, A=0x60)
[VRAM] Write 0x99E8 = 0x60 (offset=0x19E8, A=0x60)
[VRAM] Write 0x99E9 = 0x60 (offset=0x19E9, A=0x60)
[VRAM] Write 0x99EC = 0x60 (offset=0x19EC, A=0x60)
[VRAM] Write 0x99ED = 0x60 (offset=0x19ED, A=0x60)
[VRAM] Write 0x99EE = 0x60 (offset=0x19EE, A=0x60)
[VRAM] Write 0x99EF = 0x60 (offset=0x19EF, A=0x60)
[VRAM] Write 0x99F0 = 0x60 (offset=0x19F0, A=0x60)
[VRAM] Write 0x99F1 = 0x60 (offset=0x19F1, A=0x60)
[REGS] LCDC: 0x53 -> 0xD3 (LCD=ON, BG=ON, OBJ=ON)
[GB] Interpreter (0x65AA): Regs A=65 B=65 C=AA D=DF E=E2 H=65 L=AA SP=D233 HL=65AA
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=01 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D231 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=C3 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D233 HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Check #2700001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x44 TIMA=0x00 PC=0x0038 OP=0xFF
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=02 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D231 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=C3 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D233 HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=03 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D231 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=C3 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D233 HL=0000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xF7)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[GB] Interpreter (0x65AA): Regs A=65 B=65 C=AA D=DF E=E2 H=65 L=AA SP=D233 HL=65AA
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=04 B=00 C=88 D=C0 E=C1 H=00 L=00 SP=D231 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=FE B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D233 HL=0000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xF7)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=04 B=00 C=88 D=C0 E=C1 H=00 L=00 SP=D231 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=FE B=00 C=01 D=00 E=C1 H=00 L=00 SP=D233 HL=0000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xF7)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=06 B=00 C=88 D=C0 E=C1 H=00 L=00 SP=D231 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xF7)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=07 B=00 C=88 D=C0 E=C1 H=00 L=00 SP=D233 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xF7)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=08 B=00 C=88 D=C0 E=C1 H=00 L=00 SP=D235 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xF7)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xF7 btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=09 B=00 C=88 D=C0 E=C1 H=00 L=00 SP=D237 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0A B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D239 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0B B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D23B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0C B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D23D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #2800001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x0B TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0D B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D23F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0E B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D241 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0F B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D243 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=10 B=00 C=18 D=C0 E=C1 H=00 L=00 SP=D245 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=11 B=00 C=18 D=C0 E=C1 H=00 L=00 SP=D247 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=12 B=00 C=18 D=C0 E=C1 H=00 L=00 SP=D249 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=13 B=00 C=18 D=C0 E=C1 H=00 L=00 SP=D24B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=14 B=00 C=18 D=C0 E=C1 H=00 L=00 SP=D24D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=15 B=00 C=18 D=C0 E=C1 H=00 L=00 SP=D24F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xF7)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFE btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=16 B=00 C=18 D=C0 E=C1 H=00 L=00 SP=D251 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=17 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D253 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #2900001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x6B TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=18 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D255 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=19 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D257 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1A B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D259 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1B B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D25B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
SIMULATING START RELEASE (Frame 330)
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1C B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D25D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1D B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D25F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1E B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D261 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1F B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D263 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=20 B=00 C=40 D=C0 E=C1 H=00 L=00 SP=D265 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=21 B=00 C=40 D=C0 E=C1 H=00 L=00 SP=D267 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=22 B=00 C=40 D=C0 E=C1 H=00 L=00 SP=D269 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=23 B=00 C=40 D=C0 E=C1 H=00 L=00 SP=D26B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #3000001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0xD0 TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=24 B=00 C=40 D=C0 E=C1 H=00 L=00 SP=D26D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=25 B=00 C=40 D=C0 E=C1 H=00 L=00 SP=D26F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=26 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D271 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=27 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D273 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=28 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D275 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=29 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D277 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2A B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D279 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2B B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D27B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2C B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D27D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2D B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D27F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2E B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D281 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #3100001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x30 TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2F B=00 C=40 D=C0 E=C1 H=00 L=00 SP=D283 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=30 B=00 C=40 D=C0 E=C1 H=00 L=00 SP=D285 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=31 B=00 C=40 D=C0 E=C1 H=00 L=00 SP=D287 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=32 B=00 C=40 D=C0 E=C1 H=00 L=00 SP=D289 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2B (dpad=0xFB btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=33 B=00 C=40 D=C0 E=C1 H=00 L=00 SP=D28B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=34 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D28D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=35 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D28F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=36 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D291 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=37 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D293 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=38 B=00 C=10 D=C0 E=C1 H=00 L=00 SP=D295 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=39 B=00 C=10 D=C0 E=C1 H=00 L=00 SP=D297 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[FRAME] Frame 360 converted to RGB - has_content=1
[FRAME] First scanline samples: 3 0 0 2 2 1 1 1 2 2 1 1 2 1 2 3 2 2 1 1 
[FRAME] Frame 360 ready, total_cycles=25712576
[FRAME] VRAM has tile data: YES
SIMULATING A PRESS (Frame 360)
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3A B=00 C=10 D=C0 E=C1 H=00 L=00 SP=D299 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFE)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #3200001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x95 TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3B B=00 C=11 D=C0 E=C1 H=00 L=00 SP=D29B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFE)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[MEM] IE Write 0xFFFF = 0x08
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[REGS] LCDC: 0xD3 -> 0x53 (LCD=OFF, BG=ON, OBJ=ON)
[REGS] LCD turned OFF - reset LY to 0
[MEM] IE Write 0xFFFF = 0x09
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3C B=10 C=11 D=C0 E=C1 H=00 L=00 SP=D29D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[VRAM] Write 0x9800 = 0x47 (offset=0x1800, A=0x47)
[VRAM] Write 0x9801 = 0x48 (offset=0x1801, A=0x48)
[VRAM] Write 0x9802 = 0x48 (offset=0x1802, A=0x48)
[VRAM] Write 0x9803 = 0x48 (offset=0x1803, A=0x48)
[VRAM] Write 0x9804 = 0x48 (offset=0x1804, A=0x48)
[VRAM] Write 0x9805 = 0x48 (offset=0x1805, A=0x48)
[VRAM] Write 0x9806 = 0x48 (offset=0x1806, A=0x48)
[VRAM] Write 0x9807 = 0x48 (offset=0x1807, A=0x48)
[VRAM] Write 0x9808 = 0x48 (offset=0x1808, A=0x48)
[VRAM] Write 0x9809 = 0x48 (offset=0x1809, A=0x48)
[VRAM] Write 0x980A = 0x48 (offset=0x180A, A=0x48)
[VRAM] Write 0x980B = 0x48 (offset=0x180B, A=0x48)
[VRAM] Write 0x980C = 0x48 (offset=0x180C, A=0x48)
[VRAM] Write 0x980D = 0x48 (offset=0x180D, A=0x48)
[VRAM] Write 0x980E = 0x48 (offset=0x180E, A=0x48)
[VRAM] Write 0x980F = 0x48 (offset=0x180F, A=0x48)
[VRAM] Write 0x9810 = 0x48 (offset=0x1810, A=0x48)
[VRAM] Write 0x9811 = 0x48 (offset=0x1811, A=0x48)
[VRAM] Write 0x9812 = 0x48 (offset=0x1812, A=0x48)
[VRAM] Write 0x9813 = 0x49 (offset=0x1813, A=0x49)
[VRAM] Write 0x9820 = 0x4A (offset=0x1820, A=0x4A)
[VRAM] Write 0x9821 = 0x2F (offset=0x1821, A=0x2F)
[VRAM] Write 0x9822 = 0x0A (offset=0x1822, A=0x0A)
[VRAM] Write 0x9823 = 0x25 (offset=0x1823, A=0x25)
[VRAM] Write 0x9824 = 0x1D (offset=0x1824, A=0x1D)
[VRAM] Write 0x9825 = 0x22 (offset=0x1825, A=0x22)
[VRAM] Write 0x9826 = 0x19 (offset=0x1826, A=0x19)
[VRAM] Write 0x9827 = 0x0E (offset=0x1827, A=0x0E)
[VRAM] Write 0x9828 = 0x2F (offset=0x1828, A=0x2F)
[VRAM] Write 0x9829 = 0x2C (offset=0x1829, A=0x2C)
[VRAM] Write 0x982A = 0x2C (offset=0x182A, A=0x2C)
[VRAM] Write 0x982B = 0x2C (offset=0x182B, A=0x2C)
[VRAM] Write 0x982C = 0x2C (offset=0x182C, A=0x2C)
[VRAM] Write 0x982D = 0x2C (offset=0x182D, A=0x2C)
[VRAM] Write 0x982E = 0x2C (offset=0x182E, A=0x2C)
[VRAM] Write 0x982F = 0x2C (offset=0x182F, A=0x2C)
[VRAM] Write 0x9830 = 0x2C (offset=0x1830, A=0x2C)
[VRAM] Write 0x9831 = 0x2C (offset=0x1831, A=0x2C)
[VRAM] Write 0x9832 = 0x2C (offset=0x1832, A=0x2C)
[VRAM] Write 0x9833 = 0x4B (offset=0x1833, A=0x4B)
[VRAM] Write 0x9840 = 0x4A (offset=0x1840, A=0x4A)
[VRAM] Write 0x9841 = 0x2C (offset=0x1841, A=0x2C)
[VRAM] Write 0x9842 = 0x2C (offset=0x1842, A=0x2C)
[VRAM] Write 0x9843 = 0x2C (offset=0x1843, A=0x2C)
[VRAM] Write 0x9844 = 0x2C (offset=0x1844, A=0x2C)
[VRAM] Write 0x9845 = 0x2C (offset=0x1845, A=0x2C)
[VRAM] Write 0x9846 = 0x2C (offset=0x1846, A=0x2C)
[VRAM] Write 0x9847 = 0x2C (offset=0x1847, A=0x2C)
[VRAM] Write 0x9848 = 0x2C (offset=0x1848, A=0x2C)
[VRAM] Write 0x9849 = 0x2C (offset=0x1849, A=0x2C)
[VRAM] Write 0x984A = 0x2C (offset=0x184A, A=0x2C)
[VRAM] Write 0x984B = 0x2C (offset=0x184B, A=0x2C)
[VRAM] Write 0x984C = 0x2C (offset=0x184C, A=0x2C)
[VRAM] Write 0x984D = 0x2C (offset=0x184D, A=0x2C)
[VRAM] Write 0x984E = 0x2C (offset=0x184E, A=0x2C)
[VRAM] Write 0x984F = 0x2C (offset=0x184F, A=0x2C)
[VRAM] Write 0x9850 = 0x2C (offset=0x1850, A=0x2C)
[VRAM] Write 0x9851 = 0x2C (offset=0x1851, A=0x2C)
[VRAM] Write 0x9852 = 0x2C (offset=0x1852, A=0x2C)
[VRAM] Write 0x9853 = 0x4B (offset=0x1853, A=0x4B)
[VRAM] Write 0x9860 = 0x4A (offset=0x1860, A=0x4A)
[VRAM] Write 0x9861 = 0x2C (offset=0x1861, A=0x2C)
[VRAM] Write 0x9862 = 0x2C (offset=0x1862, A=0x2C)
[VRAM] Write 0x9863 = 0x2C (offset=0x1863, A=0x2C)
[VRAM] Write 0x9864 = 0x2C (offset=0x1864, A=0x2C)
[VRAM] Write 0x9865 = 0x2C (offset=0x1865, A=0x2C)
[VRAM] Write 0x9866 = 0x50 (offset=0x1866, A=0x50)
[VRAM] Write 0x9867 = 0x51 (offset=0x1867, A=0x51)
[VRAM] Write 0x9868 = 0x51 (offset=0x1868, A=0x51)
[VRAM] Write 0x9869 = 0x51 (offset=0x1869, A=0x51)
[VRAM] Write 0x986A = 0x51 (offset=0x186A, A=0x51)
[VRAM] Write 0x986B = 0x51 (offset=0x186B, A=0x51)
[VRAM] Write 0x986C = 0x52 (offset=0x186C, A=0x52)
[VRAM] Write 0x986D = 0x2C (offset=0x186D, A=0x2C)
[VRAM] Write 0x986E = 0x2C (offset=0x186E, A=0x2C)
[VRAM] Write 0x986F = 0x2C (offset=0x186F, A=0x2C)
[VRAM] Write 0x9870 = 0x2C (offset=0x1870, A=0x2C)
[VRAM] Write 0x9871 = 0x2C (offset=0x1871, A=0x2C)
[VRAM] Write 0x9872 = 0x2C (offset=0x1872, A=0x2C)
[VRAM] Write 0x9873 = 0x4B (offset=0x1873, A=0x4B)
[VRAM] Write 0x9880 = 0x4A (offset=0x1880, A=0x4A)
[VRAM] Write 0x9881 = 0x2C (offset=0x1881, A=0x2C)
[VRAM] Write 0x9882 = 0x2C (offset=0x1882, A=0x2C)
[VRAM] Write 0x9883 = 0x2C (offset=0x1883, A=0x2C)
[VRAM] Write 0x9884 = 0x2C (offset=0x1884, A=0x2C)
[VRAM] Write 0x9885 = 0x2C (offset=0x1885, A=0x2C)
[VRAM] Write 0x9886 = 0x53 (offset=0x1886, A=0x53)
[VRAM] Write 0x9887 = 0x15 (offset=0x1887, A=0x15)
[VRAM] Write 0x9888 = 0x0E (offset=0x1888, A=0x0E)
[VRAM] Write 0x9889 = 0x1F (offset=0x1889, A=0x1F)
[VRAM] Write 0x988A = 0x0E (offset=0x188A, A=0x0E)
[VRAM] Write 0x988B = 0x15 (offset=0x188B, A=0x15)
[VRAM] Write 0x988C = 0x54 (offset=0x188C, A=0x54)
[VRAM] Write 0x988D = 0x2C (offset=0x188D, A=0x2C)
[VRAM] Write 0x988E = 0x2C (offset=0x188E, A=0x2C)
[VRAM] Write 0x988F = 0x2C (offset=0x188F, A=0x2C)
[VRAM] Write 0x9890 = 0x2C (offset=0x1890, A=0x2C)
[VRAM] Write 0x9891 = 0x2C (offset=0x1891, A=0x2C)
[VRAM] Write 0x9892 = 0x2C (offset=0x1892, A=0x2C)
[VRAM] Write 0x9893 = 0x4B (offset=0x1893, A=0x4B)
[VRAM] Write 0x98A0 = 0x4A (offset=0x18A0, A=0x4A)
[VRAM] Write 0x98A1 = 0x2C (offset=0x18A1, A=0x2C)
[VRAM] Write 0x98A2 = 0x2C (offset=0x18A2, A=0x2C)
[VRAM] Write 0x98A3 = 0x2C (offset=0x18A3, A=0x2C)
[VRAM] Write 0x98A4 = 0x55 (offset=0x18A4, A=0x55)
[VRAM] Write 0x98A5 = 0x56 (offset=0x18A5, A=0x56)
[VRAM] Write 0x98A6 = 0x57 (offset=0x18A6, A=0x57)
[VRAM] Write 0x98A7 = 0x58 (offset=0x18A7, A=0x58)
[VRAM] Write 0x98A8 = 0x6C (offset=0x18A8, A=0x6C)
[VRAM] Write 0x98A9 = 0x58 (offset=0x18A9, A=0x58)
[VRAM] Write 0x98AA = 0x6C (offset=0x18AA, A=0x6C)
[VRAM] Write 0x98AB = 0x58 (offset=0x18AB, A=0x58)
[VRAM] Write 0x98AC = 0x59 (offset=0x18AC, A=0x59)
[VRAM] Write 0x98AD = 0x56 (offset=0x18AD, A=0x56)
[VRAM] Write 0x98AE = 0x5A (offset=0x18AE, A=0x5A)
[VRAM] Write 0x98AF = 0x2C (offset=0x18AF, A=0x2C)
[VRAM] Write 0x98B0 = 0x2C (offset=0x18B0, A=0x2C)
[VRAM] Write 0x98B1 = 0x2C (offset=0x18B1, A=0x2C)
[VRAM] Write 0x98B2 = 0x2C (offset=0x18B2, A=0x2C)
[VRAM] Write 0x98B3 = 0x4B (offset=0x18B3, A=0x4B)
[VRAM] Write 0x98C0 = 0x4A (offset=0x18C0, A=0x4A)
[VRAM] Write 0x98C1 = 0x2C (offset=0x18C1, A=0x2C)
[VRAM] Write 0x98C2 = 0x2C (offset=0x18C2, A=0x2C)
[VRAM] Write 0x98C3 = 0x2C (offset=0x18C3, A=0x2C)
[VRAM] Write 0x98C4 = 0x5B (offset=0x18C4, A=0x5B)
[VRAM] Write 0x98C5 = 0x90 (offset=0x18C5, A=0x90)
[VRAM] Write 0x98C6 = 0x6F (offset=0x18C6, A=0x6F)
[VRAM] Write 0x98C7 = 0x91 (offset=0x18C7, A=0x91)
[VRAM] Write 0x98C8 = 0x6F (offset=0x18C8, A=0x6F)
[VRAM] Write 0x98C9 = 0x92 (offset=0x18C9, A=0x92)
[VRAM] Write 0x98CA = 0x6F (offset=0x18CA, A=0x6F)
[VRAM] Write 0x98CB = 0x93 (offset=0x18CB, A=0x93)
[VRAM] Write 0x98CC = 0x6F (offset=0x18CC, A=0x6F)
[VRAM] Write 0x98CD = 0x94 (offset=0x18CD, A=0x94)
[VRAM] Write 0x98CE = 0x5C (offset=0x18CE, A=0x5C)
[VRAM] Write 0x98CF = 0x2C (offset=0x18CF, A=0x2C)
[VRAM] Write 0x98D0 = 0x2C (offset=0x18D0, A=0x2C)
[VRAM] Write 0x98D1 = 0x2C (offset=0x18D1, A=0x2C)
[VRAM] Write 0x98D2 = 0x2C (offset=0x18D2, A=0x2C)
[VRAM] Write 0x98D3 = 0x4B (offset=0x18D3, A=0x4B)
[VRAM] Write 0x98E0 = 0x4A (offset=0x18E0, A=0x4A)
[VRAM] Write 0x98E1 = 0x2C (offset=0x18E1, A=0x2C)
[VRAM] Write 0x98E2 = 0x2C (offset=0x18E2, A=0x2C)
[VRAM] Write 0x98E3 = 0x2C (offset=0x18E3, A=0x2C)
[VRAM] Write 0x98E4 = 0x71 (offset=0x18E4, A=0x71)
[VRAM] Write 0x98E5 = 0x72 (offset=0x18E5, A=0x72)
[VRAM] Write 0x98E6 = 0x73 (offset=0x18E6, A=0x73)
[VRAM] Write 0x98E7 = 0x72 (offset=0x18E7, A=0x72)
[VRAM] Write 0x98E8 = 0x73 (offset=0x18E8, A=0x73)
[VRAM] Write 0x98E9 = 0x72 (offset=0x18E9, A=0x72)
[VRAM] Write 0x98EA = 0x73 (offset=0x18EA, A=0x73)
[VRAM] Write 0x98EB = 0x72 (offset=0x18EB, A=0x72)
[VRAM] Write 0x98EC = 0x73 (offset=0x18EC, A=0x73)
[VRAM] Write 0x98ED = 0x72 (offset=0x18ED, A=0x72)
[VRAM] Write 0x98EE = 0x74 (offset=0x18EE, A=0x74)
[VRAM] Write 0x98EF = 0x2C (offset=0x18EF, A=0x2C)
[VRAM] Write 0x98F0 = 0x2C (offset=0x18F0, A=0x2C)
[VRAM] Write 0x98F1 = 0x2C (offset=0x18F1, A=0x2C)
[VRAM] Write 0x98F2 = 0x2C (offset=0x18F2, A=0x2C)
[VRAM] Write 0x98F3 = 0x4B (offset=0x18F3, A=0x4B)
[VRAM] Write 0x9900 = 0x4A (offset=0x1900, A=0x4A)
[VRAM] Write 0x9901 = 0x2C (offset=0x1901, A=0x2C)
[VRAM] Write 0x9902 = 0x2C (offset=0x1902, A=0x2C)
[VRAM] Write 0x9903 = 0x2C (offset=0x1903, A=0x2C)
[VRAM] Write 0x9904 = 0x5B (offset=0x1904, A=0x5B)
[VRAM] Write 0x9905 = 0x95 (offset=0x1905, A=0x95)
[VRAM] Write 0x9906 = 0x6F (offset=0x1906, A=0x6F)
[VRAM] Write 0x9907 = 0x96 (offset=0x1907, A=0x96)
[VRAM] Write 0x9908 = 0x6F (offset=0x1908, A=0x6F)
[VRAM] Write 0x9909 = 0x97 (offset=0x1909, A=0x97)
[VRAM] Write 0x990A = 0x6F (offset=0x190A, A=0x6F)
[VRAM] Write 0x990B = 0x98 (offset=0x190B, A=0x98)
[VRAM] Write 0x990C = 0x6F (offset=0x190C, A=0x6F)
[VRAM] Write 0x990D = 0x99 (offset=0x190D, A=0x99)
[VRAM] Write 0x990E = 0x5C (offset=0x190E, A=0x5C)
[VRAM] Write 0x990F = 0x2C (offset=0x190F, A=0x2C)
[VRAM] Write 0x9910 = 0x2C (offset=0x1910, A=0x2C)
[VRAM] Write 0x9911 = 0x2C (offset=0x1911, A=0x2C)
[VRAM] Write 0x9912 = 0x2C (offset=0x1912, A=0x2C)
[VRAM] Write 0x9913 = 0x4B (offset=0x1913, A=0x4B)
[VRAM] Write 0x9920 = 0x4A (offset=0x1920, A=0x4A)
[VRAM] Write 0x9921 = 0x2C (offset=0x1921, A=0x2C)
[VRAM] Write 0x9922 = 0x2C (offset=0x1922, A=0x2C)
[VRAM] Write 0x9923 = 0x2C (offset=0x1923, A=0x2C)
[VRAM] Write 0x9924 = 0x2D (offset=0x1924, A=0x2D)
[VRAM] Write 0x9925 = 0x4F (offset=0x1925, A=0x4F)
[VRAM] Write 0x9926 = 0x6B (offset=0x1926, A=0x6B)
[VRAM] Write 0x9927 = 0x4F (offset=0x1927, A=0x4F)
[VRAM] Write 0x9928 = 0x6B (offset=0x1928, A=0x6B)
[VRAM] Write 0x9929 = 0x4F (offset=0x1929, A=0x4F)
[VRAM] Write 0x992A = 0x6B (offset=0x192A, A=0x6B)
[VRAM] Write 0x992B = 0x4F (offset=0x192B, A=0x4F)
[VRAM] Write 0x992C = 0x6B (offset=0x192C, A=0x6B)
[VRAM] Write 0x992D = 0x4F (offset=0x192D, A=0x4F)
[VRAM] Write 0x992E = 0x2E (offset=0x192E, A=0x2E)
[VRAM] Write 0x992F = 0x2C (offset=0x192F, A=0x2C)
[VRAM] Write 0x9930 = 0x2C (offset=0x1930, A=0x2C)
[VRAM] Write 0x9931 = 0x2C (offset=0x1931, A=0x2C)
[VRAM] Write 0x9932 = 0x2C (offset=0x1932, A=0x2C)
[VRAM] Write 0x9933 = 0x4B (offset=0x1933, A=0x4B)
[VRAM] Write 0x9940 = 0x4A (offset=0x1940, A=0x4A)
[VRAM] Write 0x9941 = 0x2C (offset=0x1941, A=0x2C)
[VRAM] Write 0x9942 = 0x2C (offset=0x1942, A=0x2C)
[VRAM] Write 0x9943 = 0x2C (offset=0x1943, A=0x2C)
[VRAM] Write 0x9944 = 0x50 (offset=0x1944, A=0x50)
[VRAM] Write 0x9945 = 0x51 (offset=0x1945, A=0x51)
[VRAM] Write 0x9946 = 0x51 (offset=0x1946, A=0x51)
[VRAM] Write 0x9947 = 0x51 (offset=0x1947, A=0x51)
[VRAM] Write 0x9948 = 0x51 (offset=0x1948, A=0x51)
[VRAM] Write 0x9949 = 0x51 (offset=0x1949, A=0x51)
[VRAM] Write 0x994A = 0x51 (offset=0x194A, A=0x51)
[VRAM] Write 0x994B = 0x51 (offset=0x194B, A=0x51)
[VRAM] Write 0x994C = 0x51 (offset=0x194C, A=0x51)
[VRAM] Write 0x994D = 0x51 (offset=0x194D, A=0x51)
[VRAM] Write 0x994E = 0x52 (offset=0x194E, A=0x52)
[VRAM] Write 0x994F = 0x2C (offset=0x194F, A=0x2C)
[VRAM] Write 0x9950 = 0x2C (offset=0x1950, A=0x2C)
[VRAM] Write 0x9951 = 0x2C (offset=0x1951, A=0x2C)
[VRAM] Write 0x9952 = 0x2C (offset=0x1952, A=0x2C)
[VRAM] Write 0x9953 = 0x4B (offset=0x1953, A=0x4B)
[VRAM] Write 0x9960 = 0x4A (offset=0x1960, A=0x4A)
[VRAM] Write 0x9961 = 0x2C (offset=0x1961, A=0x2C)
[VRAM] Write 0x9962 = 0x2C (offset=0x1962, A=0x2C)
[VRAM] Write 0x9963 = 0x2C (offset=0x1963, A=0x2C)
[VRAM] Write 0x9964 = 0x53 (offset=0x1964, A=0x53)
[VRAM] Write 0x9965 = 0x1D (offset=0x1965, A=0x1D)
[VRAM] Write 0x9966 = 0x18 (offset=0x1966, A=0x18)
[VRAM] Write 0x9967 = 0x19 (offset=0x1967, A=0x19)
[VRAM] Write 0x9968 = 0x25 (offset=0x1968, A=0x25)
[VRAM] Write 0x9969 = 0x1C (offset=0x1969, A=0x1C)
[VRAM] Write 0x996A = 0x0C (offset=0x196A, A=0x0C)
[VRAM] Write 0x996B = 0x18 (offset=0x196B, A=0x18)
[VRAM] Write 0x996C = 0x1B (offset=0x196C, A=0x1B)
[VRAM] Write 0x996D = 0x0E (offset=0x196D, A=0x0E)
[VRAM] Write 0x996E = 0x54 (offset=0x196E, A=0x54)
[VRAM] Write 0x996F = 0x2C (offset=0x196F, A=0x2C)
[VRAM] Write 0x9970 = 0x2C (offset=0x1970, A=0x2C)
[VRAM] Write 0x9971 = 0x2C (offset=0x1971, A=0x2C)
[VRAM] Write 0x9972 = 0x2C (offset=0x1972, A=0x2C)
[VRAM] Write 0x9973 = 0x4B (offset=0x1973, A=0x4B)
[VRAM] Write 0x9980 = 0x4A (offset=0x1980, A=0x4A)
[VRAM] Write 0x9981 = 0x55 (offset=0x1981, A=0x55)
[VRAM] Write 0x9982 = 0x56 (offset=0x1982, A=0x56)
[VRAM] Write 0x9983 = 0x70 (offset=0x1983, A=0x70)
[VRAM] Write 0x9984 = 0x6D (offset=0x1984, A=0x6D)
[VRAM] Write 0x9985 = 0x58 (offset=0x1985, A=0x58)
[VRAM] Write 0x9986 = 0x58 (offset=0x1986, A=0x58)
[VRAM] Write 0x9987 = 0x58 (offset=0x1987, A=0x58)
[VRAM] Write 0x9988 = 0x58 (offset=0x1988, A=0x58)
[VRAM] Write 0x9989 = 0x58 (offset=0x1989, A=0x58)
[VRAM] Write 0x998A = 0x58 (offset=0x198A, A=0x58)
[VRAM] Write 0x998B = 0x58 (offset=0x198B, A=0x58)
[VRAM] Write 0x998C = 0x58 (offset=0x198C, A=0x58)
[VRAM] Write 0x998D = 0x58 (offset=0x198D, A=0x58)
[VRAM] Write 0x998E = 0x6E (offset=0x198E, A=0x6E)
[VRAM] Write 0x998F = 0x56 (offset=0x198F, A=0x56)
[VRAM] Write 0x9990 = 0x56 (offset=0x1990, A=0x56)
[VRAM] Write 0x9991 = 0x56 (offset=0x1991, A=0x56)
[VRAM] Write 0x9992 = 0x5A (offset=0x1992, A=0x5A)
[VRAM] Write 0x9993 = 0x4B (offset=0x1993, A=0x4B)
[VRAM] Write 0x99A0 = 0x4A (offset=0x19A0, A=0x4A)
[VRAM] Write 0x99A1 = 0x5B (offset=0x19A1, A=0x5B)
[VRAM] Write 0x99A2 = 0x01 (offset=0x19A2, A=0x01)
[VRAM] Write 0x99A3 = 0x6F (offset=0x19A3, A=0x6F)
[VRAM] Write 0x99A4 = 0x60 (offset=0x19A4, A=0x60)
[VRAM] Write 0x99A5 = 0x60 (offset=0x19A5, A=0x60)
[VRAM] Write 0x99A6 = 0x60 (offset=0x19A6, A=0x60)
[VRAM] Write 0x99A7 = 0x60 (offset=0x19A7, A=0x60)
[VRAM] Write 0x99A8 = 0x60 (offset=0x19A8, A=0x60)
[VRAM] Write 0x99A9 = 0x60 (offset=0x19A9, A=0x60)
[VRAM] Write 0x99AA = 0x2F (offset=0x19AA, A=0x2F)
[VRAM] Write 0x99AB = 0x2F (offset=0x19AB, A=0x2F)
[VRAM] Write 0x99AC = 0x60 (offset=0x19AC, A=0x60)
[VRAM] Write 0x99AD = 0x60 (offset=0x19AD, A=0x60)
[VRAM] Write 0x99AE = 0x60 (offset=0x19AE, A=0x60)
[VRAM] Write 0x99AF = 0x60 (offset=0x19AF, A=0x60)
[VRAM] Write 0x99B0 = 0x60 (offset=0x19B0, A=0x60)
[VRAM] Write 0x99B1 = 0x60 (offset=0x19B1, A=0x60)
[VRAM] Write 0x99B2 = 0x5C (offset=0x19B2, A=0x5C)
[VRAM] Write 0x99B3 = 0x4B (offset=0x19B3, A=0x4B)
[VRAM] Write 0x99C0 = 0x4A (offset=0x19C0, A=0x4A)
[VRAM] Write 0x99C1 = 0x5B (offset=0x19C1, A=0x5B)
[VRAM] Write 0x99C2 = 0x02 (offset=0x19C2, A=0x02)
[VRAM] Write 0x99C3 = 0x6F (offset=0x19C3, A=0x6F)
[VRAM] Write 0x99C4 = 0x60 (offset=0x19C4, A=0x60)
[VRAM] Write 0x99C5 = 0x60 (offset=0x19C5, A=0x60)
[VRAM] Write 0x99C6 = 0x60 (offset=0x19C6, A=0x60)
[VRAM] Write 0x99C7 = 0x60 (offset=0x19C7, A=0x60)
[VRAM] Write 0x99C8 = 0x60 (offset=0x19C8, A=0x60)
[VRAM] Write 0x99C9 = 0x60 (offset=0x19C9, A=0x60)
[VRAM] Write 0x99CA = 0x2F (offset=0x19CA, A=0x2F)
[VRAM] Write 0x99CB = 0x2F (offset=0x19CB, A=0x2F)
[VRAM] Write 0x99CC = 0x60 (offset=0x19CC, A=0x60)
[VRAM] Write 0x99CD = 0x60 (offset=0x19CD, A=0x60)
[VRAM] Write 0x99CE = 0x60 (offset=0x19CE, A=0x60)
[VRAM] Write 0x99CF = 0x60 (offset=0x19CF, A=0x60)
[VRAM] Write 0x99D0 = 0x60 (offset=0x19D0, A=0x60)
[VRAM] Write 0x99D1 = 0x60 (offset=0x19D1, A=0x60)
[VRAM] Write 0x99D2 = 0x5C (offset=0x19D2, A=0x5C)
[VRAM] Write 0x99D3 = 0x4B (offset=0x19D3, A=0x4B)
[VRAM] Write 0x99E0 = 0x4A (offset=0x19E0, A=0x4A)
[VRAM] Write 0x99E1 = 0x5B (offset=0x19E1, A=0x5B)
[VRAM] Write 0x99E2 = 0x03 (offset=0x19E2, A=0x03)
[VRAM] Write 0x99E3 = 0x6F (offset=0x19E3, A=0x6F)
[VRAM] Write 0x99E4 = 0x60 (offset=0x19E4, A=0x60)
[VRAM] Write 0x99E5 = 0x60 (offset=0x19E5, A=0x60)
[VRAM] Write 0x99E6 = 0x60 (offset=0x19E6, A=0x60)
[VRAM] Write 0x99E7 = 0x60 (offset=0x19E7, A=0x60)
[VRAM] Write 0x99E8 = 0x60 (offset=0x19E8, A=0x60)
[VRAM] Write 0x99E9 = 0x60 (offset=0x19E9, A=0x60)
[VRAM] Write 0x99EA = 0x2F (offset=0x19EA, A=0x2F)
[VRAM] Write 0x99EB = 0x2F (offset=0x19EB, A=0x2F)
[VRAM] Write 0x99EC = 0x60 (offset=0x19EC, A=0x60)
[VRAM] Write 0x99ED = 0x60 (offset=0x19ED, A=0x60)
[VRAM] Write 0x99EE = 0x60 (offset=0x19EE, A=0x60)
[VRAM] Write 0x99EF = 0x60 (offset=0x19EF, A=0x60)
[VRAM] Write 0x99F0 = 0x60 (offset=0x19F0, A=0x60)
[VRAM] Write 0x99F1 = 0x60 (offset=0x19F1, A=0x60)
[VRAM] Write 0x99F2 = 0x5C (offset=0x19F2, A=0x5C)
[VRAM] Write 0x99F3 = 0x4B (offset=0x19F3, A=0x4B)
[VRAM] Write 0x9A00 = 0x4A (offset=0x1A00, A=0x4A)
[VRAM] Write 0x9A01 = 0x2D (offset=0x1A01, A=0x2D)
[VRAM] Write 0x9A02 = 0x4F (offset=0x1A02, A=0x4F)
[VRAM] Write 0x9A03 = 0x6B (offset=0x1A03, A=0x6B)
[VRAM] Write 0x9A04 = 0x4F (offset=0x1A04, A=0x4F)
[VRAM] Write 0x9A05 = 0x4F (offset=0x1A05, A=0x4F)
[VRAM] Write 0x9A06 = 0x4F (offset=0x1A06, A=0x4F)
[VRAM] Write 0x9A07 = 0x4F (offset=0x1A07, A=0x4F)
[VRAM] Write 0x9A08 = 0x4F (offset=0x1A08, A=0x4F)
[VRAM] Write 0x9A09 = 0x4F (offset=0x1A09, A=0x4F)
[VRAM] Write 0x9A0A = 0x4F (offset=0x1A0A, A=0x4F)
[VRAM] Write 0x9A0B = 0x4F (offset=0x1A0B, A=0x4F)
[VRAM] Write 0x9A0C = 0x4F (offset=0x1A0C, A=0x4F)
[VRAM] Write 0x9A0D = 0x4F (offset=0x1A0D, A=0x4F)
[VRAM] Write 0x9A0E = 0x4F (offset=0x1A0E, A=0x4F)
[VRAM] Write 0x9A0F = 0x4F (offset=0x1A0F, A=0x4F)
[VRAM] Write 0x9A10 = 0x4F (offset=0x1A10, A=0x4F)
[VRAM] Write 0x9A11 = 0x4F (offset=0x1A11, A=0x4F)
[VRAM] Write 0x9A12 = 0x2E (offset=0x1A12, A=0x2E)
[VRAM] Write 0x9A13 = 0x4B (offset=0x1A13, A=0x4B)
[VRAM] Write 0x9A20 = 0x4C (offset=0x1A20, A=0x4C)
[VRAM] Write 0x9A21 = 0x4D (offset=0x1A21, A=0x4D)
[VRAM] Write 0x9A22 = 0x4D (offset=0x1A22, A=0x4D)
[VRAM] Write 0x9A23 = 0x4D (offset=0x1A23, A=0x4D)
[VRAM] Write 0x9A24 = 0x4D (offset=0x1A24, A=0x4D)
[VRAM] Write 0x9A25 = 0x4D (offset=0x1A25, A=0x4D)
[VRAM] Write 0x9A26 = 0x4D (offset=0x1A26, A=0x4D)
[VRAM] Write 0x9A27 = 0x4D (offset=0x1A27, A=0x4D)
[VRAM] Write 0x9A28 = 0x4D (offset=0x1A28, A=0x4D)
[VRAM] Write 0x9A29 = 0x4D (offset=0x1A29, A=0x4D)
[VRAM] Write 0x9A2A = 0x4D (offset=0x1A2A, A=0x4D)
[VRAM] Write 0x9A2B = 0x4D (offset=0x1A2B, A=0x4D)
[VRAM] Write 0x9A2C = 0x4D (offset=0x1A2C, A=0x4D)
[VRAM] Write 0x9A2D = 0x4D (offset=0x1A2D, A=0x4D)
[VRAM] Write 0x9A2E = 0x4D (offset=0x1A2E, A=0x4D)
[VRAM] Write 0x9A2F = 0x4D (offset=0x1A2F, A=0x4D)
[VRAM] Write 0x9A30 = 0x4D (offset=0x1A30, A=0x4D)
[VRAM] Write 0x9A31 = 0x4D (offset=0x1A31, A=0x4D)
[VRAM] Write 0x9A32 = 0x4D (offset=0x1A32, A=0x4D)
[VRAM] Write 0x9A33 = 0x4E (offset=0x1A33, A=0x4E)
[VRAM] Write 0x99A4 = 0x0A (offset=0x19A4, A=0x0A)
[VRAM] Write 0x99A5 = 0x60 (offset=0x19A5, A=0x60)
[VRAM] Write 0x99A6 = 0x60 (offset=0x19A6, A=0x60)
[VRAM] Write 0x99A7 = 0x60 (offset=0x19A7, A=0x60)
[VRAM] Write 0x99A8 = 0x60 (offset=0x19A8, A=0x60)
[VRAM] Write 0x99A9 = 0x60 (offset=0x19A9, A=0x60)
[VRAM] Write 0x99AC = 0x60 (offset=0x19AC, A=0x60)
[VRAM] Write 0x99AD = 0x60 (offset=0x19AD, A=0x60)
[VRAM] Write 0x99AE = 0x60 (offset=0x19AE, A=0x60)
[VRAM] Write 0x99AF = 0x60 (offset=0x19AF, A=0x60)
[VRAM] Write 0x99B0 = 0x60 (offset=0x19B0, A=0x60)
[VRAM] Write 0x99B1 = 0x60 (offset=0x19B1, A=0x60)
[VRAM] Write 0x99C4 = 0x2F (offset=0x19C4, A=0x2F)
[VRAM] Write 0x99C5 = 0x60 (offset=0x19C5, A=0x60)
[VRAM] Write 0x99C6 = 0x60 (offset=0x19C6, A=0x60)
[VRAM] Write 0x99C7 = 0x60 (offset=0x19C7, A=0x60)
[VRAM] Write 0x99C8 = 0x60 (offset=0x19C8, A=0x60)
[VRAM] Write 0x99C9 = 0x60 (offset=0x19C9, A=0x60)
[VRAM] Write 0x99CC = 0x60 (offset=0x19CC, A=0x60)
[VRAM] Write 0x99CD = 0x60 (offset=0x19CD, A=0x60)
[VRAM] Write 0x99CE = 0x60 (offset=0x19CE, A=0x60)
[VRAM] Write 0x99CF = 0x60 (offset=0x19CF, A=0x60)
[VRAM] Write 0x99D0 = 0x60 (offset=0x19D0, A=0x60)
[VRAM] Write 0x99D1 = 0x60 (offset=0x19D1, A=0x60)
[VRAM] Write 0x99E4 = 0x0A (offset=0x19E4, A=0x0A)
[VRAM] Write 0x99E5 = 0x60 (offset=0x19E5, A=0x60)
[VRAM] Write 0x99E6 = 0x60 (offset=0x19E6, A=0x60)
[VRAM] Write 0x99E7 = 0x60 (offset=0x19E7, A=0x60)
[VRAM] Write 0x99E8 = 0x60 (offset=0x19E8, A=0x60)
[VRAM] Write 0x99E9 = 0x60 (offset=0x19E9, A=0x60)
[VRAM] Write 0x99EC = 0x60 (offset=0x19EC, A=0x60)
[VRAM] Write 0x99ED = 0x60 (offset=0x19ED, A=0x60)
[VRAM] Write 0x99EE = 0x60 (offset=0x19EE, A=0x60)
[VRAM] Write 0x99EF = 0x60 (offset=0x19EF, A=0x60)
[VRAM] Write 0x99F0 = 0x60 (offset=0x19F0, A=0x60)
[VRAM] Write 0x99F1 = 0x60 (offset=0x19F1, A=0x60)
[REGS] LCDC: 0x53 -> 0xD3 (LCD=ON, BG=ON, OBJ=ON)
[GB] Interpreter (0x65AA): Regs A=65 B=65 C=AA D=DF E=E2 H=65 L=AA SP=D29F HL=65AA
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFE)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=01 B=00 C=11 D=C0 E=C1 H=00 L=00 SP=D29D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=FF B=00 C=01 D=00 E=C1 H=00 L=00 SP=D29F HL=0000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFE)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFE btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=02 B=00 C=11 D=C0 E=C1 H=00 L=00 SP=D29D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=FF B=00 C=01 D=00 E=C1 H=00 L=00 SP=D29F HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=03 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D29D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=0C B=00 C=01 D=00 E=C1 H=00 L=00 SP=D29F HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=04 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D29D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=0C B=00 C=01 D=00 E=C1 H=00 L=00 SP=D29F HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=04 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D29D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=0C B=00 C=01 D=00 E=C1 H=00 L=00 SP=D29F HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=06 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D29D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=07 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D29F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=08 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D2A1 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=09 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D2A3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #3300001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x65 TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0A B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D2A5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0B B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D2A7 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0C B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D2A9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0D B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D2AB HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0E B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D2AD HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0F B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D2AF HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=10 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D2B1 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=11 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D2B3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=12 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D2B5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=13 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D2B7 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=14 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D2B9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #3400001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0xC5 TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=15 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D2BB HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=16 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D2BD HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=17 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D2BF HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=18 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D2C1 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=19 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D2C3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1A B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D2C5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1B B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D2C7 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
SIMULATING A RELEASE (Frame 390)
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1C B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D2C9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1D B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D2CB HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1E B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D2CD HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1F B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D2CF HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=20 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D2D1 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #3500001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x2A TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=21 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D2D3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=22 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D2D5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=23 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D2D7 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=24 B=00 C=20 D=C0 E=C1 H=00 L=00 SP=D2D9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=25 B=00 C=20 D=C0 E=C1 H=00 L=00 SP=D2DB HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=26 B=00 C=20 D=C0 E=C1 H=00 L=00 SP=D2DD HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=27 B=00 C=20 D=C0 E=C1 H=00 L=00 SP=D2DF HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=28 B=00 C=20 D=C0 E=C1 H=00 L=00 SP=D2E1 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=29 B=00 C=20 D=C0 E=C1 H=00 L=00 SP=D2E3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x2D (dpad=0xFD btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2A B=00 C=20 D=C0 E=C1 H=00 L=00 SP=D2E5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2B B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D2E7 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #3600001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x8A TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2C B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D2E9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2D B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D2EB HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2E B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D2ED HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2F B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D2EF HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=30 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D2F1 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=31 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D2F3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=32 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D2F5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=33 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D2F7 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=34 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D2F9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=35 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D2FB HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=36 B=00 C=80 D=C0 E=C1 H=00 L=00 SP=D2FD HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=37 B=00 C=80 D=C0 E=C1 H=00 L=00 SP=D2FF HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #3700001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0xEF TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=38 B=00 C=80 D=C0 E=C1 H=00 L=00 SP=D301 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=39 B=00 C=80 D=C0 E=C1 H=00 L=00 SP=D303 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFF)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFF)
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[FRAME] Frame 420 converted to RGB - has_content=1
[FRAME] First scanline samples: 3 0 0 2 2 1 1 1 2 2 1 1 2 1 2 3 2 2 1 1 
[FRAME] Frame 420 ready, total_cycles=29950380
[FRAME] VRAM has tile data: YES
SIMULATING B PRESS (Frame 420)
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3A B=00 C=80 D=C0 E=C1 H=00 L=00 SP=D305 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFD)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3B B=00 C=82 D=C0 E=C1 H=00 L=00 SP=D307 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFD)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3C B=00 C=82 D=C0 E=C1 H=00 L=00 SP=D309 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFD)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3D B=00 C=82 D=C0 E=C1 H=00 L=00 SP=D30B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x27 (dpad=0xF7 btn=0xFD)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xF7 btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3E B=00 C=82 D=C0 E=C1 H=00 L=00 SP=D30D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3F B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D30F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=40 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D311 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=41 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D313 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=42 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D315 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #3800001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x4F TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=43 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D317 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=44 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D319 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=45 B=00 C=12 D=C0 E=C1 H=00 L=00 SP=D31B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=46 B=00 C=12 D=C0 E=C1 H=00 L=00 SP=D31D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=47 B=00 C=12 D=C0 E=C1 H=00 L=00 SP=D31F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=48 B=00 C=12 D=C0 E=C1 H=00 L=00 SP=D321 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=49 B=00 C=12 D=C0 E=C1 H=00 L=00 SP=D323 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=4A B=00 C=12 D=C0 E=C1 H=00 L=00 SP=D325 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=4B B=00 C=12 D=C0 E=C1 H=00 L=00 SP=D327 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=4C B=00 C=12 D=C0 E=C1 H=00 L=00 SP=D329 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x20 Result=0x2E (dpad=0xFE btn=0xFD)
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFE btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=4D B=00 C=12 D=C0 E=C1 H=00 L=00 SP=D32B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=4E B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D32D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #3900001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0xB4 TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=4F B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D32F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=50 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D331 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=51 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D333 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=52 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D335 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=53 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D337 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=54 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D339 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=55 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D33B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=56 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D33D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=57 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D33F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[GB] JOYP Read: Select=0x10 Result=0x1D (dpad=0xFF btn=0xFD)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
SIMULATING B RELEASE (Frame 450)
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=58 B=00 C=02 D=C0 E=C1 H=00 L=00 SP=D341 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=59 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D343 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=5A B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D345 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #4000001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x18 TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=5B B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D347 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=5C B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D349 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=5D B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D34B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=5E B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D34D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=5F B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D34F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=60 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D351 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=61 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D353 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=62 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D355 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=63 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D357 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=64 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D359 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=65 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D35B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #4100001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x79 TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=66 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D35D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=67 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D35F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=68 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D361 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=69 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D363 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=6A B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D365 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=6B B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D367 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=6C B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D369 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=6D B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D36B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=6E B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D36D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=6F B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D36F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=70 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D371 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=71 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D373 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #4200001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0xDD TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=72 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D375 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=73 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D377 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=74 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D379 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=75 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D37B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[FRAME] Frame 480 converted to RGB - has_content=1
[FRAME] First scanline samples: 3 0 0 2 2 1 1 1 2 2 1 1 2 1 2 3 2 2 1 1 
[FRAME] Frame 480 ready, total_cycles=34163820
[FRAME] VRAM has tile data: YES
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=76 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D37D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=77 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D37F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=78 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D381 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=79 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D383 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=7A B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D385 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=7B B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D387 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=7C B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D389 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #4300001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x3E TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=7D B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D38B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=7E B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D38D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=7F B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D38F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=80 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D391 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=81 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D393 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=82 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D395 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=83 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D397 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=84 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D399 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
SIMULATING SELECT PRESS (Frame 495)
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=85 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D39B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=86 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D39D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=87 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D39F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=88 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3A1 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #4400001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0xA2 TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=89 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3A3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=8A B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3A5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=8B B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3A7 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=8C B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3A9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=8D B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3AB HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=8E B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3AD HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=8F B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3AF HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=90 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3B1 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=91 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3B3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=92 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3B5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=93 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3B7 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #4500001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x02 TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=94 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3B9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=95 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3BB HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=96 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3BD HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=97 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3BF HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=98 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3C1 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=99 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3C3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=9A B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3C5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=9B B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3C7 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=9C B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3C9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=9D B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3CB HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=9E B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3CD HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=9F B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3CF HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #4600001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x67 TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=A0 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3D1 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=A1 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3D3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=A2 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3D5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[GB] JOYP Read: Select=0x10 Result=0x1B (dpad=0xFF btn=0xFB)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
SIMULATING SELECT RELEASE (Frame 525)
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=A3 B=00 C=04 D=C0 E=C1 H=00 L=00 SP=D3D7 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=A4 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D3D9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=A5 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D3DB HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=A6 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D3DD HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=A7 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D3DF HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=A8 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D3E1 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=A9 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D3E3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=AA B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D3E5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=AB B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D3E7 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Check #4700001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0xCA TIMA=0x00 PC=0x1D06 OP=0xF0
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=AC B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D3E9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=AD B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D3EB HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=AE B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D3ED HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=AF B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D3EF HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=B0 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D3F1 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=B1 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D3F3 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[FRAME] Frame 540 converted to RGB - has_content=1
[FRAME] First scanline samples: 3 0 0 2 2 1 1 1 2 2 1 1 2 1 2 3 2 2 1 1 
[FRAME] Frame 540 ready, total_cycles=38377260
[FRAME] VRAM has tile data: YES
SIMULATING START PRESS (Frame 540)
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=B2 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D3F5 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=B3 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D3F7 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[MEM] IE Write 0xFFFF = 0x08
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[REGS] LCDC: 0xD3 -> 0x53 (LCD=OFF, BG=ON, OBJ=ON)
[REGS] LCD turned OFF - reset LY to 0
[MEM] IE Write 0xFFFF = 0x09
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=B4 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D3F9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[VRAM] Write 0x9800 = 0x47 (offset=0x1800, A=0x47)
[VRAM] Write 0x9801 = 0x48 (offset=0x1801, A=0x48)
[VRAM] Write 0x9802 = 0x48 (offset=0x1802, A=0x48)
[VRAM] Write 0x9803 = 0x48 (offset=0x1803, A=0x48)
[VRAM] Write 0x9804 = 0x48 (offset=0x1804, A=0x48)
[VRAM] Write 0x9805 = 0x48 (offset=0x1805, A=0x48)
[VRAM] Write 0x9806 = 0x48 (offset=0x1806, A=0x48)
[VRAM] Write 0x9807 = 0x48 (offset=0x1807, A=0x48)
[VRAM] Write 0x9808 = 0x48 (offset=0x1808, A=0x48)
[VRAM] Write 0x9809 = 0x48 (offset=0x1809, A=0x48)
[VRAM] Write 0x980A = 0x48 (offset=0x180A, A=0x48)
[VRAM] Write 0x980B = 0x48 (offset=0x180B, A=0x48)
[VRAM] Write 0x980C = 0x48 (offset=0x180C, A=0x48)
[VRAM] Write 0x980D = 0x48 (offset=0x180D, A=0x48)
[VRAM] Write 0x980E = 0x48 (offset=0x180E, A=0x48)
[VRAM] Write 0x980F = 0x48 (offset=0x180F, A=0x48)
[VRAM] Write 0x9810 = 0x48 (offset=0x1810, A=0x48)
[VRAM] Write 0x9811 = 0x48 (offset=0x1811, A=0x48)
[VRAM] Write 0x9812 = 0x48 (offset=0x1812, A=0x48)
[VRAM] Write 0x9813 = 0x49 (offset=0x1813, A=0x49)
[VRAM] Write 0x9820 = 0x4A (offset=0x1820, A=0x4A)
[VRAM] Write 0x9821 = 0x2F (offset=0x1821, A=0x2F)
[VRAM] Write 0x9822 = 0x0A (offset=0x1822, A=0x0A)
[VRAM] Write 0x9823 = 0x25 (offset=0x1823, A=0x25)
[VRAM] Write 0x9824 = 0x1D (offset=0x1824, A=0x1D)
[VRAM] Write 0x9825 = 0x22 (offset=0x1825, A=0x22)
[VRAM] Write 0x9826 = 0x19 (offset=0x1826, A=0x19)
[VRAM] Write 0x9827 = 0x0E (offset=0x1827, A=0x0E)
[VRAM] Write 0x9828 = 0x2F (offset=0x1828, A=0x2F)
[VRAM] Write 0x9829 = 0x2C (offset=0x1829, A=0x2C)
[VRAM] Write 0x982A = 0x2C (offset=0x182A, A=0x2C)
[VRAM] Write 0x982B = 0x2C (offset=0x182B, A=0x2C)
[VRAM] Write 0x982C = 0x2C (offset=0x182C, A=0x2C)
[VRAM] Write 0x982D = 0x2C (offset=0x182D, A=0x2C)
[VRAM] Write 0x982E = 0x2C (offset=0x182E, A=0x2C)
[VRAM] Write 0x982F = 0x2C (offset=0x182F, A=0x2C)
[VRAM] Write 0x9830 = 0x2C (offset=0x1830, A=0x2C)
[VRAM] Write 0x9831 = 0x2C (offset=0x1831, A=0x2C)
[VRAM] Write 0x9832 = 0x2C (offset=0x1832, A=0x2C)
[VRAM] Write 0x9833 = 0x4B (offset=0x1833, A=0x4B)
[VRAM] Write 0x9840 = 0x4A (offset=0x1840, A=0x4A)
[VRAM] Write 0x9841 = 0x2C (offset=0x1841, A=0x2C)
[VRAM] Write 0x9842 = 0x2C (offset=0x1842, A=0x2C)
[VRAM] Write 0x9843 = 0x2C (offset=0x1843, A=0x2C)
[VRAM] Write 0x9844 = 0x2C (offset=0x1844, A=0x2C)
[VRAM] Write 0x9845 = 0x2C (offset=0x1845, A=0x2C)
[VRAM] Write 0x9846 = 0x2C (offset=0x1846, A=0x2C)
[VRAM] Write 0x9847 = 0x2C (offset=0x1847, A=0x2C)
[VRAM] Write 0x9848 = 0x2C (offset=0x1848, A=0x2C)
[VRAM] Write 0x9849 = 0x2C (offset=0x1849, A=0x2C)
[VRAM] Write 0x984A = 0x2C (offset=0x184A, A=0x2C)
[VRAM] Write 0x984B = 0x2C (offset=0x184B, A=0x2C)
[VRAM] Write 0x984C = 0x2C (offset=0x184C, A=0x2C)
[VRAM] Write 0x984D = 0x2C (offset=0x184D, A=0x2C)
[VRAM] Write 0x984E = 0x2C (offset=0x184E, A=0x2C)
[VRAM] Write 0x984F = 0x2C (offset=0x184F, A=0x2C)
[VRAM] Write 0x9850 = 0x2C (offset=0x1850, A=0x2C)
[VRAM] Write 0x9851 = 0x2C (offset=0x1851, A=0x2C)
[VRAM] Write 0x9852 = 0x2C (offset=0x1852, A=0x2C)
[VRAM] Write 0x9853 = 0x4B (offset=0x1853, A=0x4B)
[VRAM] Write 0x9860 = 0x4A (offset=0x1860, A=0x4A)
[VRAM] Write 0x9861 = 0x2C (offset=0x1861, A=0x2C)
[VRAM] Write 0x9862 = 0x2C (offset=0x1862, A=0x2C)
[VRAM] Write 0x9863 = 0x2C (offset=0x1863, A=0x2C)
[VRAM] Write 0x9864 = 0x2C (offset=0x1864, A=0x2C)
[VRAM] Write 0x9865 = 0x2C (offset=0x1865, A=0x2C)
[VRAM] Write 0x9866 = 0x50 (offset=0x1866, A=0x50)
[VRAM] Write 0x9867 = 0x51 (offset=0x1867, A=0x51)
[VRAM] Write 0x9868 = 0x51 (offset=0x1868, A=0x51)
[VRAM] Write 0x9869 = 0x51 (offset=0x1869, A=0x51)
[VRAM] Write 0x986A = 0x51 (offset=0x186A, A=0x51)
[VRAM] Write 0x986B = 0x51 (offset=0x186B, A=0x51)
[VRAM] Write 0x986C = 0x52 (offset=0x186C, A=0x52)
[VRAM] Write 0x986D = 0x2C (offset=0x186D, A=0x2C)
[VRAM] Write 0x986E = 0x2C (offset=0x186E, A=0x2C)
[VRAM] Write 0x986F = 0x2C (offset=0x186F, A=0x2C)
[VRAM] Write 0x9870 = 0x2C (offset=0x1870, A=0x2C)
[VRAM] Write 0x9871 = 0x2C (offset=0x1871, A=0x2C)
[VRAM] Write 0x9872 = 0x2C (offset=0x1872, A=0x2C)
[VRAM] Write 0x9873 = 0x4B (offset=0x1873, A=0x4B)
[VRAM] Write 0x9880 = 0x4A (offset=0x1880, A=0x4A)
[VRAM] Write 0x9881 = 0x2C (offset=0x1881, A=0x2C)
[VRAM] Write 0x9882 = 0x2C (offset=0x1882, A=0x2C)
[VRAM] Write 0x9883 = 0x2C (offset=0x1883, A=0x2C)
[VRAM] Write 0x9884 = 0x2C (offset=0x1884, A=0x2C)
[VRAM] Write 0x9885 = 0x2C (offset=0x1885, A=0x2C)
[VRAM] Write 0x9886 = 0x53 (offset=0x1886, A=0x53)
[VRAM] Write 0x9887 = 0x15 (offset=0x1887, A=0x15)
[VRAM] Write 0x9888 = 0x0E (offset=0x1888, A=0x0E)
[VRAM] Write 0x9889 = 0x1F (offset=0x1889, A=0x1F)
[VRAM] Write 0x988A = 0x0E (offset=0x188A, A=0x0E)
[VRAM] Write 0x988B = 0x15 (offset=0x188B, A=0x15)
[VRAM] Write 0x988C = 0x54 (offset=0x188C, A=0x54)
[VRAM] Write 0x988D = 0x2C (offset=0x188D, A=0x2C)
[VRAM] Write 0x988E = 0x2C (offset=0x188E, A=0x2C)
[VRAM] Write 0x988F = 0x2C (offset=0x188F, A=0x2C)
[VRAM] Write 0x9890 = 0x2C (offset=0x1890, A=0x2C)
[VRAM] Write 0x9891 = 0x2C (offset=0x1891, A=0x2C)
[VRAM] Write 0x9892 = 0x2C (offset=0x1892, A=0x2C)
[VRAM] Write 0x9893 = 0x4B (offset=0x1893, A=0x4B)
[VRAM] Write 0x98A0 = 0x4A (offset=0x18A0, A=0x4A)
[VRAM] Write 0x98A1 = 0x2C (offset=0x18A1, A=0x2C)
[VRAM] Write 0x98A2 = 0x2C (offset=0x18A2, A=0x2C)
[VRAM] Write 0x98A3 = 0x2C (offset=0x18A3, A=0x2C)
[VRAM] Write 0x98A4 = 0x55 (offset=0x18A4, A=0x55)
[VRAM] Write 0x98A5 = 0x56 (offset=0x18A5, A=0x56)
[VRAM] Write 0x98A6 = 0x57 (offset=0x18A6, A=0x57)
[VRAM] Write 0x98A7 = 0x58 (offset=0x18A7, A=0x58)
[VRAM] Write 0x98A8 = 0x6C (offset=0x18A8, A=0x6C)
[VRAM] Write 0x98A9 = 0x58 (offset=0x18A9, A=0x58)
[VRAM] Write 0x98AA = 0x6C (offset=0x18AA, A=0x6C)
[VRAM] Write 0x98AB = 0x58 (offset=0x18AB, A=0x58)
[VRAM] Write 0x98AC = 0x59 (offset=0x18AC, A=0x59)
[VRAM] Write 0x98AD = 0x56 (offset=0x18AD, A=0x56)
[VRAM] Write 0x98AE = 0x5A (offset=0x18AE, A=0x5A)
[VRAM] Write 0x98AF = 0x2C (offset=0x18AF, A=0x2C)
[VRAM] Write 0x98B0 = 0x2C (offset=0x18B0, A=0x2C)
[VRAM] Write 0x98B1 = 0x2C (offset=0x18B1, A=0x2C)
[VRAM] Write 0x98B2 = 0x2C (offset=0x18B2, A=0x2C)
[VRAM] Write 0x98B3 = 0x4B (offset=0x18B3, A=0x4B)
[VRAM] Write 0x98C0 = 0x4A (offset=0x18C0, A=0x4A)
[VRAM] Write 0x98C1 = 0x2C (offset=0x18C1, A=0x2C)
[VRAM] Write 0x98C2 = 0x2C (offset=0x18C2, A=0x2C)
[VRAM] Write 0x98C3 = 0x2C (offset=0x18C3, A=0x2C)
[VRAM] Write 0x98C4 = 0x5B (offset=0x18C4, A=0x5B)
[VRAM] Write 0x98C5 = 0x90 (offset=0x18C5, A=0x90)
[VRAM] Write 0x98C6 = 0x6F (offset=0x18C6, A=0x6F)
[VRAM] Write 0x98C7 = 0x91 (offset=0x18C7, A=0x91)
[VRAM] Write 0x98C8 = 0x6F (offset=0x18C8, A=0x6F)
[VRAM] Write 0x98C9 = 0x92 (offset=0x18C9, A=0x92)
[VRAM] Write 0x98CA = 0x6F (offset=0x18CA, A=0x6F)
[VRAM] Write 0x98CB = 0x93 (offset=0x18CB, A=0x93)
[VRAM] Write 0x98CC = 0x6F (offset=0x18CC, A=0x6F)
[VRAM] Write 0x98CD = 0x94 (offset=0x18CD, A=0x94)
[VRAM] Write 0x98CE = 0x5C (offset=0x18CE, A=0x5C)
[VRAM] Write 0x98CF = 0x2C (offset=0x18CF, A=0x2C)
[VRAM] Write 0x98D0 = 0x2C (offset=0x18D0, A=0x2C)
[VRAM] Write 0x98D1 = 0x2C (offset=0x18D1, A=0x2C)
[VRAM] Write 0x98D2 = 0x2C (offset=0x18D2, A=0x2C)
[VRAM] Write 0x98D3 = 0x4B (offset=0x18D3, A=0x4B)
[VRAM] Write 0x98E0 = 0x4A (offset=0x18E0, A=0x4A)
[VRAM] Write 0x98E1 = 0x2C (offset=0x18E1, A=0x2C)
[VRAM] Write 0x98E2 = 0x2C (offset=0x18E2, A=0x2C)
[VRAM] Write 0x98E3 = 0x2C (offset=0x18E3, A=0x2C)
[VRAM] Write 0x98E4 = 0x71 (offset=0x18E4, A=0x71)
[VRAM] Write 0x98E5 = 0x72 (offset=0x18E5, A=0x72)
[VRAM] Write 0x98E6 = 0x73 (offset=0x18E6, A=0x73)
[VRAM] Write 0x98E7 = 0x72 (offset=0x18E7, A=0x72)
[VRAM] Write 0x98E8 = 0x73 (offset=0x18E8, A=0x73)
[VRAM] Write 0x98E9 = 0x72 (offset=0x18E9, A=0x72)
[VRAM] Write 0x98EA = 0x73 (offset=0x18EA, A=0x73)
[VRAM] Write 0x98EB = 0x72 (offset=0x18EB, A=0x72)
[VRAM] Write 0x98EC = 0x73 (offset=0x18EC, A=0x73)
[VRAM] Write 0x98ED = 0x72 (offset=0x18ED, A=0x72)
[VRAM] Write 0x98EE = 0x74 (offset=0x18EE, A=0x74)
[VRAM] Write 0x98EF = 0x2C (offset=0x18EF, A=0x2C)
[VRAM] Write 0x98F0 = 0x2C (offset=0x18F0, A=0x2C)
[VRAM] Write 0x98F1 = 0x2C (offset=0x18F1, A=0x2C)
[VRAM] Write 0x98F2 = 0x2C (offset=0x18F2, A=0x2C)
[VRAM] Write 0x98F3 = 0x4B (offset=0x18F3, A=0x4B)
[VRAM] Write 0x9900 = 0x4A (offset=0x1900, A=0x4A)
[VRAM] Write 0x9901 = 0x2C (offset=0x1901, A=0x2C)
[VRAM] Write 0x9902 = 0x2C (offset=0x1902, A=0x2C)
[VRAM] Write 0x9903 = 0x2C (offset=0x1903, A=0x2C)
[VRAM] Write 0x9904 = 0x5B (offset=0x1904, A=0x5B)
[VRAM] Write 0x9905 = 0x95 (offset=0x1905, A=0x95)
[VRAM] Write 0x9906 = 0x6F (offset=0x1906, A=0x6F)
[VRAM] Write 0x9907 = 0x96 (offset=0x1907, A=0x96)
[VRAM] Write 0x9908 = 0x6F (offset=0x1908, A=0x6F)
[VRAM] Write 0x9909 = 0x97 (offset=0x1909, A=0x97)
[VRAM] Write 0x990A = 0x6F (offset=0x190A, A=0x6F)
[VRAM] Write 0x990B = 0x98 (offset=0x190B, A=0x98)
[VRAM] Write 0x990C = 0x6F (offset=0x190C, A=0x6F)
[VRAM] Write 0x990D = 0x99 (offset=0x190D, A=0x99)
[VRAM] Write 0x990E = 0x5C (offset=0x190E, A=0x5C)
[VRAM] Write 0x990F = 0x2C (offset=0x190F, A=0x2C)
[VRAM] Write 0x9910 = 0x2C (offset=0x1910, A=0x2C)
[VRAM] Write 0x9911 = 0x2C (offset=0x1911, A=0x2C)
[VRAM] Write 0x9912 = 0x2C (offset=0x1912, A=0x2C)
[VRAM] Write 0x9913 = 0x4B (offset=0x1913, A=0x4B)
[VRAM] Write 0x9920 = 0x4A (offset=0x1920, A=0x4A)
[VRAM] Write 0x9921 = 0x2C (offset=0x1921, A=0x2C)
[VRAM] Write 0x9922 = 0x2C (offset=0x1922, A=0x2C)
[VRAM] Write 0x9923 = 0x2C (offset=0x1923, A=0x2C)
[VRAM] Write 0x9924 = 0x2D (offset=0x1924, A=0x2D)
[VRAM] Write 0x9925 = 0x4F (offset=0x1925, A=0x4F)
[VRAM] Write 0x9926 = 0x6B (offset=0x1926, A=0x6B)
[VRAM] Write 0x9927 = 0x4F (offset=0x1927, A=0x4F)
[VRAM] Write 0x9928 = 0x6B (offset=0x1928, A=0x6B)
[VRAM] Write 0x9929 = 0x4F (offset=0x1929, A=0x4F)
[VRAM] Write 0x992A = 0x6B (offset=0x192A, A=0x6B)
[VRAM] Write 0x992B = 0x4F (offset=0x192B, A=0x4F)
[VRAM] Write 0x992C = 0x6B (offset=0x192C, A=0x6B)
[VRAM] Write 0x992D = 0x4F (offset=0x192D, A=0x4F)
[VRAM] Write 0x992E = 0x2E (offset=0x192E, A=0x2E)
[VRAM] Write 0x992F = 0x2C (offset=0x192F, A=0x2C)
[VRAM] Write 0x9930 = 0x2C (offset=0x1930, A=0x2C)
[VRAM] Write 0x9931 = 0x2C (offset=0x1931, A=0x2C)
[VRAM] Write 0x9932 = 0x2C (offset=0x1932, A=0x2C)
[VRAM] Write 0x9933 = 0x4B (offset=0x1933, A=0x4B)
[VRAM] Write 0x9940 = 0x4A (offset=0x1940, A=0x4A)
[VRAM] Write 0x9941 = 0x2C (offset=0x1941, A=0x2C)
[VRAM] Write 0x9942 = 0x2C (offset=0x1942, A=0x2C)
[VRAM] Write 0x9943 = 0x2C (offset=0x1943, A=0x2C)
[VRAM] Write 0x9944 = 0x50 (offset=0x1944, A=0x50)
[VRAM] Write 0x9945 = 0x51 (offset=0x1945, A=0x51)
[VRAM] Write 0x9946 = 0x51 (offset=0x1946, A=0x51)
[VRAM] Write 0x9947 = 0x51 (offset=0x1947, A=0x51)
[VRAM] Write 0x9948 = 0x51 (offset=0x1948, A=0x51)
[VRAM] Write 0x9949 = 0x51 (offset=0x1949, A=0x51)
[VRAM] Write 0x994A = 0x51 (offset=0x194A, A=0x51)
[VRAM] Write 0x994B = 0x51 (offset=0x194B, A=0x51)
[VRAM] Write 0x994C = 0x51 (offset=0x194C, A=0x51)
[VRAM] Write 0x994D = 0x51 (offset=0x194D, A=0x51)
[VRAM] Write 0x994E = 0x52 (offset=0x194E, A=0x52)
[VRAM] Write 0x994F = 0x2C (offset=0x194F, A=0x2C)
[VRAM] Write 0x9950 = 0x2C (offset=0x1950, A=0x2C)
[VRAM] Write 0x9951 = 0x2C (offset=0x1951, A=0x2C)
[VRAM] Write 0x9952 = 0x2C (offset=0x1952, A=0x2C)
[VRAM] Write 0x9953 = 0x4B (offset=0x1953, A=0x4B)
[VRAM] Write 0x9960 = 0x4A (offset=0x1960, A=0x4A)
[VRAM] Write 0x9961 = 0x2C (offset=0x1961, A=0x2C)
[VRAM] Write 0x9962 = 0x2C (offset=0x1962, A=0x2C)
[VRAM] Write 0x9963 = 0x2C (offset=0x1963, A=0x2C)
[VRAM] Write 0x9964 = 0x53 (offset=0x1964, A=0x53)
[VRAM] Write 0x9965 = 0x1D (offset=0x1965, A=0x1D)
[VRAM] Write 0x9966 = 0x18 (offset=0x1966, A=0x18)
[VRAM] Write 0x9967 = 0x19 (offset=0x1967, A=0x19)
[VRAM] Write 0x9968 = 0x25 (offset=0x1968, A=0x25)
[VRAM] Write 0x9969 = 0x1C (offset=0x1969, A=0x1C)
[VRAM] Write 0x996A = 0x0C (offset=0x196A, A=0x0C)
[VRAM] Write 0x996B = 0x18 (offset=0x196B, A=0x18)
[VRAM] Write 0x996C = 0x1B (offset=0x196C, A=0x1B)
[VRAM] Write 0x996D = 0x0E (offset=0x196D, A=0x0E)
[VRAM] Write 0x996E = 0x54 (offset=0x196E, A=0x54)
[VRAM] Write 0x996F = 0x2C (offset=0x196F, A=0x2C)
[VRAM] Write 0x9970 = 0x2C (offset=0x1970, A=0x2C)
[VRAM] Write 0x9971 = 0x2C (offset=0x1971, A=0x2C)
[VRAM] Write 0x9972 = 0x2C (offset=0x1972, A=0x2C)
[VRAM] Write 0x9973 = 0x4B (offset=0x1973, A=0x4B)
[VRAM] Write 0x9980 = 0x4A (offset=0x1980, A=0x4A)
[VRAM] Write 0x9981 = 0x55 (offset=0x1981, A=0x55)
[VRAM] Write 0x9982 = 0x56 (offset=0x1982, A=0x56)
[VRAM] Write 0x9983 = 0x70 (offset=0x1983, A=0x70)
[VRAM] Write 0x9984 = 0x6D (offset=0x1984, A=0x6D)
[VRAM] Write 0x9985 = 0x58 (offset=0x1985, A=0x58)
[VRAM] Write 0x9986 = 0x58 (offset=0x1986, A=0x58)
[VRAM] Write 0x9987 = 0x58 (offset=0x1987, A=0x58)
[VRAM] Write 0x9988 = 0x58 (offset=0x1988, A=0x58)
[VRAM] Write 0x9989 = 0x58 (offset=0x1989, A=0x58)
[VRAM] Write 0x998A = 0x58 (offset=0x198A, A=0x58)
[VRAM] Write 0x998B = 0x58 (offset=0x198B, A=0x58)
[VRAM] Write 0x998C = 0x58 (offset=0x198C, A=0x58)
[VRAM] Write 0x998D = 0x58 (offset=0x198D, A=0x58)
[VRAM] Write 0x998E = 0x6E (offset=0x198E, A=0x6E)
[VRAM] Write 0x998F = 0x56 (offset=0x198F, A=0x56)
[VRAM] Write 0x9990 = 0x56 (offset=0x1990, A=0x56)
[VRAM] Write 0x9991 = 0x56 (offset=0x1991, A=0x56)
[VRAM] Write 0x9992 = 0x5A (offset=0x1992, A=0x5A)
[VRAM] Write 0x9993 = 0x4B (offset=0x1993, A=0x4B)
[VRAM] Write 0x99A0 = 0x4A (offset=0x19A0, A=0x4A)
[VRAM] Write 0x99A1 = 0x5B (offset=0x19A1, A=0x5B)
[VRAM] Write 0x99A2 = 0x01 (offset=0x19A2, A=0x01)
[VRAM] Write 0x99A3 = 0x6F (offset=0x19A3, A=0x6F)
[VRAM] Write 0x99A4 = 0x60 (offset=0x19A4, A=0x60)
[VRAM] Write 0x99A5 = 0x60 (offset=0x19A5, A=0x60)
[VRAM] Write 0x99A6 = 0x60 (offset=0x19A6, A=0x60)
[VRAM] Write 0x99A7 = 0x60 (offset=0x19A7, A=0x60)
[VRAM] Write 0x99A8 = 0x60 (offset=0x19A8, A=0x60)
[VRAM] Write 0x99A9 = 0x60 (offset=0x19A9, A=0x60)
[VRAM] Write 0x99AA = 0x2F (offset=0x19AA, A=0x2F)
[VRAM] Write 0x99AB = 0x2F (offset=0x19AB, A=0x2F)
[VRAM] Write 0x99AC = 0x60 (offset=0x19AC, A=0x60)
[VRAM] Write 0x99AD = 0x60 (offset=0x19AD, A=0x60)
[VRAM] Write 0x99AE = 0x60 (offset=0x19AE, A=0x60)
[VRAM] Write 0x99AF = 0x60 (offset=0x19AF, A=0x60)
[VRAM] Write 0x99B0 = 0x60 (offset=0x19B0, A=0x60)
[VRAM] Write 0x99B1 = 0x60 (offset=0x19B1, A=0x60)
[VRAM] Write 0x99B2 = 0x5C (offset=0x19B2, A=0x5C)
[VRAM] Write 0x99B3 = 0x4B (offset=0x19B3, A=0x4B)
[VRAM] Write 0x99C0 = 0x4A (offset=0x19C0, A=0x4A)
[VRAM] Write 0x99C1 = 0x5B (offset=0x19C1, A=0x5B)
[VRAM] Write 0x99C2 = 0x02 (offset=0x19C2, A=0x02)
[VRAM] Write 0x99C3 = 0x6F (offset=0x19C3, A=0x6F)
[VRAM] Write 0x99C4 = 0x60 (offset=0x19C4, A=0x60)
[VRAM] Write 0x99C5 = 0x60 (offset=0x19C5, A=0x60)
[VRAM] Write 0x99C6 = 0x60 (offset=0x19C6, A=0x60)
[VRAM] Write 0x99C7 = 0x60 (offset=0x19C7, A=0x60)
[VRAM] Write 0x99C8 = 0x60 (offset=0x19C8, A=0x60)
[VRAM] Write 0x99C9 = 0x60 (offset=0x19C9, A=0x60)
[VRAM] Write 0x99CA = 0x2F (offset=0x19CA, A=0x2F)
[VRAM] Write 0x99CB = 0x2F (offset=0x19CB, A=0x2F)
[VRAM] Write 0x99CC = 0x60 (offset=0x19CC, A=0x60)
[VRAM] Write 0x99CD = 0x60 (offset=0x19CD, A=0x60)
[VRAM] Write 0x99CE = 0x60 (offset=0x19CE, A=0x60)
[VRAM] Write 0x99CF = 0x60 (offset=0x19CF, A=0x60)
[VRAM] Write 0x99D0 = 0x60 (offset=0x19D0, A=0x60)
[VRAM] Write 0x99D1 = 0x60 (offset=0x19D1, A=0x60)
[VRAM] Write 0x99D2 = 0x5C (offset=0x19D2, A=0x5C)
[VRAM] Write 0x99D3 = 0x4B (offset=0x19D3, A=0x4B)
[VRAM] Write 0x99E0 = 0x4A (offset=0x19E0, A=0x4A)
[VRAM] Write 0x99E1 = 0x5B (offset=0x19E1, A=0x5B)
[VRAM] Write 0x99E2 = 0x03 (offset=0x19E2, A=0x03)
[VRAM] Write 0x99E3 = 0x6F (offset=0x19E3, A=0x6F)
[VRAM] Write 0x99E4 = 0x60 (offset=0x19E4, A=0x60)
[VRAM] Write 0x99E5 = 0x60 (offset=0x19E5, A=0x60)
[VRAM] Write 0x99E6 = 0x60 (offset=0x19E6, A=0x60)
[VRAM] Write 0x99E7 = 0x60 (offset=0x19E7, A=0x60)
[VRAM] Write 0x99E8 = 0x60 (offset=0x19E8, A=0x60)
[VRAM] Write 0x99E9 = 0x60 (offset=0x19E9, A=0x60)
[VRAM] Write 0x99EA = 0x2F (offset=0x19EA, A=0x2F)
[VRAM] Write 0x99EB = 0x2F (offset=0x19EB, A=0x2F)
[VRAM] Write 0x99EC = 0x60 (offset=0x19EC, A=0x60)
[VRAM] Write 0x99ED = 0x60 (offset=0x19ED, A=0x60)
[VRAM] Write 0x99EE = 0x60 (offset=0x19EE, A=0x60)
[VRAM] Write 0x99EF = 0x60 (offset=0x19EF, A=0x60)
[VRAM] Write 0x99F0 = 0x60 (offset=0x19F0, A=0x60)
[VRAM] Write 0x99F1 = 0x60 (offset=0x19F1, A=0x60)
[VRAM] Write 0x99F2 = 0x5C (offset=0x19F2, A=0x5C)
[VRAM] Write 0x99F3 = 0x4B (offset=0x19F3, A=0x4B)
[VRAM] Write 0x9A00 = 0x4A (offset=0x1A00, A=0x4A)
[VRAM] Write 0x9A01 = 0x2D (offset=0x1A01, A=0x2D)
[VRAM] Write 0x9A02 = 0x4F (offset=0x1A02, A=0x4F)
[VRAM] Write 0x9A03 = 0x6B (offset=0x1A03, A=0x6B)
[VRAM] Write 0x9A04 = 0x4F (offset=0x1A04, A=0x4F)
[VRAM] Write 0x9A05 = 0x4F (offset=0x1A05, A=0x4F)
[VRAM] Write 0x9A06 = 0x4F (offset=0x1A06, A=0x4F)
[VRAM] Write 0x9A07 = 0x4F (offset=0x1A07, A=0x4F)
[VRAM] Write 0x9A08 = 0x4F (offset=0x1A08, A=0x4F)
[VRAM] Write 0x9A09 = 0x4F (offset=0x1A09, A=0x4F)
[VRAM] Write 0x9A0A = 0x4F (offset=0x1A0A, A=0x4F)
[VRAM] Write 0x9A0B = 0x4F (offset=0x1A0B, A=0x4F)
[VRAM] Write 0x9A0C = 0x4F (offset=0x1A0C, A=0x4F)
[VRAM] Write 0x9A0D = 0x4F (offset=0x1A0D, A=0x4F)
[VRAM] Write 0x9A0E = 0x4F (offset=0x1A0E, A=0x4F)
[VRAM] Write 0x9A0F = 0x4F (offset=0x1A0F, A=0x4F)
[VRAM] Write 0x9A10 = 0x4F (offset=0x1A10, A=0x4F)
[VRAM] Write 0x9A11 = 0x4F (offset=0x1A11, A=0x4F)
[VRAM] Write 0x9A12 = 0x2E (offset=0x1A12, A=0x2E)
[VRAM] Write 0x9A13 = 0x4B (offset=0x1A13, A=0x4B)
[VRAM] Write 0x9A20 = 0x4C (offset=0x1A20, A=0x4C)
[VRAM] Write 0x9A21 = 0x4D (offset=0x1A21, A=0x4D)
[VRAM] Write 0x9A22 = 0x4D (offset=0x1A22, A=0x4D)
[VRAM] Write 0x9A23 = 0x4D (offset=0x1A23, A=0x4D)
[VRAM] Write 0x9A24 = 0x4D (offset=0x1A24, A=0x4D)
[VRAM] Write 0x9A25 = 0x4D (offset=0x1A25, A=0x4D)
[VRAM] Write 0x9A26 = 0x4D (offset=0x1A26, A=0x4D)
[VRAM] Write 0x9A27 = 0x4D (offset=0x1A27, A=0x4D)
[VRAM] Write 0x9A28 = 0x4D (offset=0x1A28, A=0x4D)
[VRAM] Write 0x9A29 = 0x4D (offset=0x1A29, A=0x4D)
[VRAM] Write 0x9A2A = 0x4D (offset=0x1A2A, A=0x4D)
[VRAM] Write 0x9A2B = 0x4D (offset=0x1A2B, A=0x4D)
[VRAM] Write 0x9A2C = 0x4D (offset=0x1A2C, A=0x4D)
[VRAM] Write 0x9A2D = 0x4D (offset=0x1A2D, A=0x4D)
[VRAM] Write 0x9A2E = 0x4D (offset=0x1A2E, A=0x4D)
[VRAM] Write 0x9A2F = 0x4D (offset=0x1A2F, A=0x4D)
[VRAM] Write 0x9A30 = 0x4D (offset=0x1A30, A=0x4D)
[VRAM] Write 0x9A31 = 0x4D (offset=0x1A31, A=0x4D)
[VRAM] Write 0x9A32 = 0x4D (offset=0x1A32, A=0x4D)
[VRAM] Write 0x9A33 = 0x4E (offset=0x1A33, A=0x4E)
[VRAM] Write 0x99A4 = 0x0A (offset=0x19A4, A=0x0A)
[VRAM] Write 0x99A5 = 0x60 (offset=0x19A5, A=0x60)
[VRAM] Write 0x99A6 = 0x60 (offset=0x19A6, A=0x60)
[VRAM] Write 0x99A7 = 0x60 (offset=0x19A7, A=0x60)
[VRAM] Write 0x99A8 = 0x60 (offset=0x19A8, A=0x60)
[VRAM] Write 0x99A9 = 0x60 (offset=0x19A9, A=0x60)
[VRAM] Write 0x99AC = 0x60 (offset=0x19AC, A=0x60)
[VRAM] Write 0x99AD = 0x60 (offset=0x19AD, A=0x60)
[VRAM] Write 0x99AE = 0x60 (offset=0x19AE, A=0x60)
[VRAM] Write 0x99AF = 0x60 (offset=0x19AF, A=0x60)
[VRAM] Write 0x99B0 = 0x60 (offset=0x19B0, A=0x60)
[VRAM] Write 0x99B1 = 0x60 (offset=0x19B1, A=0x60)
[VRAM] Write 0x99C4 = 0x0A (offset=0x19C4, A=0x0A)
[VRAM] Write 0x99C5 = 0x60 (offset=0x19C5, A=0x60)
[VRAM] Write 0x99C6 = 0x60 (offset=0x19C6, A=0x60)
[VRAM] Write 0x99C7 = 0x60 (offset=0x19C7, A=0x60)
[VRAM] Write 0x99C8 = 0x60 (offset=0x19C8, A=0x60)
[VRAM] Write 0x99C9 = 0x60 (offset=0x19C9, A=0x60)
[VRAM] Write 0x99CC = 0x60 (offset=0x19CC, A=0x60)
[VRAM] Write 0x99CD = 0x60 (offset=0x19CD, A=0x60)
[VRAM] Write 0x99CE = 0x60 (offset=0x19CE, A=0x60)
[VRAM] Write 0x99CF = 0x60 (offset=0x19CF, A=0x60)
[VRAM] Write 0x99D0 = 0x60 (offset=0x19D0, A=0x60)
[VRAM] Write 0x99D1 = 0x60 (offset=0x19D1, A=0x60)
[VRAM] Write 0x99E4 = 0x2F (offset=0x19E4, A=0x2F)
[VRAM] Write 0x99E5 = 0x60 (offset=0x19E5, A=0x60)
[VRAM] Write 0x99E6 = 0x60 (offset=0x19E6, A=0x60)
[VRAM] Write 0x99E7 = 0x60 (offset=0x19E7, A=0x60)
[VRAM] Write 0x99E8 = 0x60 (offset=0x19E8, A=0x60)
[VRAM] Write 0x99E9 = 0x60 (offset=0x19E9, A=0x60)
[VRAM] Write 0x99EC = 0x60 (offset=0x19EC, A=0x60)
[VRAM] Write 0x99ED = 0x60 (offset=0x19ED, A=0x60)
[VRAM] Write 0x99EE = 0x60 (offset=0x19EE, A=0x60)
[VRAM] Write 0x99EF = 0x60 (offset=0x19EF, A=0x60)
[VRAM] Write 0x99F0 = 0x60 (offset=0x19F0, A=0x60)
[VRAM] Write 0x99F1 = 0x60 (offset=0x19F1, A=0x60)
[REGS] LCDC: 0x53 -> 0xD3 (LCD=ON, BG=ON, OBJ=ON)
[GB] Interpreter (0x65AA): Regs A=65 B=65 C=AA D=DF E=E2 H=65 L=AA SP=D3FB HL=65AA
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=01 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D3F9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=3C B=00 C=01 D=00 E=C1 H=00 L=00 SP=D3FB HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=02 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D3F9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #4800001: IME=0 IF=0x00 IE=0x09 pending=0x00 DIV=0x11 TIMA=0x00 PC=0xDEF3 OP=0x00
[GB] Interpreter (0x0038): Regs A=3C B=00 C=01 D=00 E=C1 H=00 L=00 SP=D3FB HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=03 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D3F9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=3C B=00 C=01 D=00 E=C1 H=00 L=00 SP=D3FB HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=04 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D3F9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=3C B=00 C=01 D=00 E=C1 H=00 L=00 SP=D3FB HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=04 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D3F9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=3C B=00 C=01 D=00 E=C1 H=00 L=00 SP=D3FB HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=06 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D3F9 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=07 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D3FB HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=08 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D3FD HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=09 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D3FF HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0A B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D401 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0B B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D403 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0C B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D405 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0D B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D407 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #4900001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0xFC TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0E B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D409 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=0F B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D40B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=10 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D40D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=11 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D40F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=12 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D411 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=13 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D413 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=14 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D415 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=15 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D417 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=16 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D419 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=17 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D41B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=18 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D41D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #5000001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x5D TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=19 B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D41F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1A B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D421 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1B B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D423 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[GB] JOYP Read: Select=0x10 Result=0x17 (dpad=0xFF btn=0xF7)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
SIMULATING START RELEASE (Frame 570)
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1C B=00 C=08 D=C0 E=C1 H=00 L=00 SP=D425 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1D B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D427 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1E B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D429 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=1F B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D42B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=20 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D42D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=21 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D42F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=22 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D431 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=23 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D433 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=24 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D435 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #5100001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0xC1 TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=25 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D437 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=26 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D439 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=27 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D43B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=28 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D43D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=29 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D43F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2A B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D441 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2B B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D443 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2C B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D445 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2D B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D447 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2E B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D449 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=2F B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D44B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #5200001: IME=1 IF=0x00 IE=0x09 pending=0x00 DIV=0x22 TIMA=0x00 PC=0x1D06 OP=0xF0
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=30 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D44D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=31 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D44F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=32 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D451 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=33 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D453 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=34 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D455 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=35 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D457 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=36 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D459 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=37 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D45B HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=38 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D45D HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=39 B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D45F HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[FRAME] Frame 600 converted to RGB - has_content=1
[FRAME] First scanline samples: 3 0 0 2 2 1 1 1 2 2 1 1 2 1 2 3 2 2 1 1 
[FRAME] Frame 600 ready, total_cycles=42615076
[FRAME] VRAM has tile data: YES
SIMULATING A PRESS (Frame 600)
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3A B=00 C=00 D=C0 E=C1 H=00 L=00 SP=D461 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3B B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D463 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[MEM] IE Write 0xFFFF = 0x08
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Check #5300001: IME=1 IF=0x00 IE=0x08 pending=0x00 DIV=0xA4 TIMA=0x00 PC=0x1D06 OP=0xF0
[REGS] LCDC: 0xD3 -> 0x53 (LCD=OFF, BG=ON, OBJ=ON)
[REGS] LCD turned OFF - reset LY to 0
[MEM] IE Write 0xFFFF = 0x09
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=3C B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D465 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[VRAM] Write 0x9800 = 0x47 (offset=0x1800, A=0x47)
[VRAM] Write 0x9801 = 0x48 (offset=0x1801, A=0x48)
[VRAM] Write 0x9802 = 0x48 (offset=0x1802, A=0x48)
[VRAM] Write 0x9803 = 0x48 (offset=0x1803, A=0x48)
[VRAM] Write 0x9804 = 0x48 (offset=0x1804, A=0x48)
[VRAM] Write 0x9805 = 0x48 (offset=0x1805, A=0x48)
[VRAM] Write 0x9806 = 0x48 (offset=0x1806, A=0x48)
[VRAM] Write 0x9807 = 0x48 (offset=0x1807, A=0x48)
[VRAM] Write 0x9808 = 0x48 (offset=0x1808, A=0x48)
[VRAM] Write 0x9809 = 0x48 (offset=0x1809, A=0x48)
[VRAM] Write 0x980A = 0x48 (offset=0x180A, A=0x48)
[VRAM] Write 0x980B = 0x48 (offset=0x180B, A=0x48)
[VRAM] Write 0x980C = 0x48 (offset=0x180C, A=0x48)
[VRAM] Write 0x980D = 0x48 (offset=0x180D, A=0x48)
[VRAM] Write 0x980E = 0x48 (offset=0x180E, A=0x48)
[VRAM] Write 0x980F = 0x48 (offset=0x180F, A=0x48)
[VRAM] Write 0x9810 = 0x48 (offset=0x1810, A=0x48)
[VRAM] Write 0x9811 = 0x48 (offset=0x1811, A=0x48)
[VRAM] Write 0x9812 = 0x48 (offset=0x1812, A=0x48)
[VRAM] Write 0x9813 = 0x49 (offset=0x1813, A=0x49)
[VRAM] Write 0x9820 = 0x4A (offset=0x1820, A=0x4A)
[VRAM] Write 0x9821 = 0x2F (offset=0x1821, A=0x2F)
[VRAM] Write 0x9822 = 0x0A (offset=0x1822, A=0x0A)
[VRAM] Write 0x9823 = 0x25 (offset=0x1823, A=0x25)
[VRAM] Write 0x9824 = 0x1D (offset=0x1824, A=0x1D)
[VRAM] Write 0x9825 = 0x22 (offset=0x1825, A=0x22)
[VRAM] Write 0x9826 = 0x19 (offset=0x1826, A=0x19)
[VRAM] Write 0x9827 = 0x0E (offset=0x1827, A=0x0E)
[VRAM] Write 0x9828 = 0x2F (offset=0x1828, A=0x2F)
[VRAM] Write 0x9829 = 0x2C (offset=0x1829, A=0x2C)
[VRAM] Write 0x982A = 0x2C (offset=0x182A, A=0x2C)
[VRAM] Write 0x982B = 0x2C (offset=0x182B, A=0x2C)
[VRAM] Write 0x982C = 0x2C (offset=0x182C, A=0x2C)
[VRAM] Write 0x982D = 0x2C (offset=0x182D, A=0x2C)
[VRAM] Write 0x982E = 0x2C (offset=0x182E, A=0x2C)
[VRAM] Write 0x982F = 0x2C (offset=0x182F, A=0x2C)
[VRAM] Write 0x9830 = 0x2C (offset=0x1830, A=0x2C)
[VRAM] Write 0x9831 = 0x2C (offset=0x1831, A=0x2C)
[VRAM] Write 0x9832 = 0x2C (offset=0x1832, A=0x2C)
[VRAM] Write 0x9833 = 0x4B (offset=0x1833, A=0x4B)
[VRAM] Write 0x9840 = 0x4A (offset=0x1840, A=0x4A)
[VRAM] Write 0x9841 = 0x2C (offset=0x1841, A=0x2C)
[VRAM] Write 0x9842 = 0x2C (offset=0x1842, A=0x2C)
[VRAM] Write 0x9843 = 0x2C (offset=0x1843, A=0x2C)
[VRAM] Write 0x9844 = 0x2C (offset=0x1844, A=0x2C)
[VRAM] Write 0x9845 = 0x2C (offset=0x1845, A=0x2C)
[VRAM] Write 0x9846 = 0x2C (offset=0x1846, A=0x2C)
[VRAM] Write 0x9847 = 0x2C (offset=0x1847, A=0x2C)
[VRAM] Write 0x9848 = 0x2C (offset=0x1848, A=0x2C)
[VRAM] Write 0x9849 = 0x2C (offset=0x1849, A=0x2C)
[VRAM] Write 0x984A = 0x2C (offset=0x184A, A=0x2C)
[VRAM] Write 0x984B = 0x2C (offset=0x184B, A=0x2C)
[VRAM] Write 0x984C = 0x2C (offset=0x184C, A=0x2C)
[VRAM] Write 0x984D = 0x2C (offset=0x184D, A=0x2C)
[VRAM] Write 0x984E = 0x2C (offset=0x184E, A=0x2C)
[VRAM] Write 0x984F = 0x2C (offset=0x184F, A=0x2C)
[VRAM] Write 0x9850 = 0x2C (offset=0x1850, A=0x2C)
[VRAM] Write 0x9851 = 0x2C (offset=0x1851, A=0x2C)
[VRAM] Write 0x9852 = 0x2C (offset=0x1852, A=0x2C)
[VRAM] Write 0x9853 = 0x4B (offset=0x1853, A=0x4B)
[VRAM] Write 0x9860 = 0x4A (offset=0x1860, A=0x4A)
[VRAM] Write 0x9861 = 0x2C (offset=0x1861, A=0x2C)
[VRAM] Write 0x9862 = 0x2C (offset=0x1862, A=0x2C)
[VRAM] Write 0x9863 = 0x2C (offset=0x1863, A=0x2C)
[VRAM] Write 0x9864 = 0x2C (offset=0x1864, A=0x2C)
[VRAM] Write 0x9865 = 0x2C (offset=0x1865, A=0x2C)
[VRAM] Write 0x9866 = 0x50 (offset=0x1866, A=0x50)
[VRAM] Write 0x9867 = 0x51 (offset=0x1867, A=0x51)
[VRAM] Write 0x9868 = 0x51 (offset=0x1868, A=0x51)
[VRAM] Write 0x9869 = 0x51 (offset=0x1869, A=0x51)
[VRAM] Write 0x986A = 0x51 (offset=0x186A, A=0x51)
[VRAM] Write 0x986B = 0x51 (offset=0x186B, A=0x51)
[VRAM] Write 0x986C = 0x52 (offset=0x186C, A=0x52)
[VRAM] Write 0x986D = 0x2C (offset=0x186D, A=0x2C)
[VRAM] Write 0x986E = 0x2C (offset=0x186E, A=0x2C)
[VRAM] Write 0x986F = 0x2C (offset=0x186F, A=0x2C)
[VRAM] Write 0x9870 = 0x2C (offset=0x1870, A=0x2C)
[VRAM] Write 0x9871 = 0x2C (offset=0x1871, A=0x2C)
[VRAM] Write 0x9872 = 0x2C (offset=0x1872, A=0x2C)
[VRAM] Write 0x9873 = 0x4B (offset=0x1873, A=0x4B)
[VRAM] Write 0x9880 = 0x4A (offset=0x1880, A=0x4A)
[VRAM] Write 0x9881 = 0x2C (offset=0x1881, A=0x2C)
[VRAM] Write 0x9882 = 0x2C (offset=0x1882, A=0x2C)
[VRAM] Write 0x9883 = 0x2C (offset=0x1883, A=0x2C)
[VRAM] Write 0x9884 = 0x2C (offset=0x1884, A=0x2C)
[VRAM] Write 0x9885 = 0x2C (offset=0x1885, A=0x2C)
[VRAM] Write 0x9886 = 0x53 (offset=0x1886, A=0x53)
[VRAM] Write 0x9887 = 0x15 (offset=0x1887, A=0x15)
[VRAM] Write 0x9888 = 0x0E (offset=0x1888, A=0x0E)
[VRAM] Write 0x9889 = 0x1F (offset=0x1889, A=0x1F)
[VRAM] Write 0x988A = 0x0E (offset=0x188A, A=0x0E)
[VRAM] Write 0x988B = 0x15 (offset=0x188B, A=0x15)
[VRAM] Write 0x988C = 0x54 (offset=0x188C, A=0x54)
[VRAM] Write 0x988D = 0x2C (offset=0x188D, A=0x2C)
[VRAM] Write 0x988E = 0x2C (offset=0x188E, A=0x2C)
[VRAM] Write 0x988F = 0x2C (offset=0x188F, A=0x2C)
[VRAM] Write 0x9890 = 0x2C (offset=0x1890, A=0x2C)
[VRAM] Write 0x9891 = 0x2C (offset=0x1891, A=0x2C)
[VRAM] Write 0x9892 = 0x2C (offset=0x1892, A=0x2C)
[VRAM] Write 0x9893 = 0x4B (offset=0x1893, A=0x4B)
[VRAM] Write 0x98A0 = 0x4A (offset=0x18A0, A=0x4A)
[VRAM] Write 0x98A1 = 0x2C (offset=0x18A1, A=0x2C)
[VRAM] Write 0x98A2 = 0x2C (offset=0x18A2, A=0x2C)
[VRAM] Write 0x98A3 = 0x2C (offset=0x18A3, A=0x2C)
[VRAM] Write 0x98A4 = 0x55 (offset=0x18A4, A=0x55)
[VRAM] Write 0x98A5 = 0x56 (offset=0x18A5, A=0x56)
[VRAM] Write 0x98A6 = 0x57 (offset=0x18A6, A=0x57)
[VRAM] Write 0x98A7 = 0x58 (offset=0x18A7, A=0x58)
[VRAM] Write 0x98A8 = 0x6C (offset=0x18A8, A=0x6C)
[VRAM] Write 0x98A9 = 0x58 (offset=0x18A9, A=0x58)
[VRAM] Write 0x98AA = 0x6C (offset=0x18AA, A=0x6C)
[VRAM] Write 0x98AB = 0x58 (offset=0x18AB, A=0x58)
[VRAM] Write 0x98AC = 0x59 (offset=0x18AC, A=0x59)
[VRAM] Write 0x98AD = 0x56 (offset=0x18AD, A=0x56)
[VRAM] Write 0x98AE = 0x5A (offset=0x18AE, A=0x5A)
[VRAM] Write 0x98AF = 0x2C (offset=0x18AF, A=0x2C)
[VRAM] Write 0x98B0 = 0x2C (offset=0x18B0, A=0x2C)
[VRAM] Write 0x98B1 = 0x2C (offset=0x18B1, A=0x2C)
[VRAM] Write 0x98B2 = 0x2C (offset=0x18B2, A=0x2C)
[VRAM] Write 0x98B3 = 0x4B (offset=0x18B3, A=0x4B)
[VRAM] Write 0x98C0 = 0x4A (offset=0x18C0, A=0x4A)
[VRAM] Write 0x98C1 = 0x2C (offset=0x18C1, A=0x2C)
[VRAM] Write 0x98C2 = 0x2C (offset=0x18C2, A=0x2C)
[VRAM] Write 0x98C3 = 0x2C (offset=0x18C3, A=0x2C)
[VRAM] Write 0x98C4 = 0x5B (offset=0x18C4, A=0x5B)
[VRAM] Write 0x98C5 = 0x90 (offset=0x18C5, A=0x90)
[VRAM] Write 0x98C6 = 0x6F (offset=0x18C6, A=0x6F)
[VRAM] Write 0x98C7 = 0x91 (offset=0x18C7, A=0x91)
[VRAM] Write 0x98C8 = 0x6F (offset=0x18C8, A=0x6F)
[VRAM] Write 0x98C9 = 0x92 (offset=0x18C9, A=0x92)
[VRAM] Write 0x98CA = 0x6F (offset=0x18CA, A=0x6F)
[VRAM] Write 0x98CB = 0x93 (offset=0x18CB, A=0x93)
[VRAM] Write 0x98CC = 0x6F (offset=0x18CC, A=0x6F)
[VRAM] Write 0x98CD = 0x94 (offset=0x18CD, A=0x94)
[VRAM] Write 0x98CE = 0x5C (offset=0x18CE, A=0x5C)
[VRAM] Write 0x98CF = 0x2C (offset=0x18CF, A=0x2C)
[VRAM] Write 0x98D0 = 0x2C (offset=0x18D0, A=0x2C)
[VRAM] Write 0x98D1 = 0x2C (offset=0x18D1, A=0x2C)
[VRAM] Write 0x98D2 = 0x2C (offset=0x18D2, A=0x2C)
[VRAM] Write 0x98D3 = 0x4B (offset=0x18D3, A=0x4B)
[VRAM] Write 0x98E0 = 0x4A (offset=0x18E0, A=0x4A)
[VRAM] Write 0x98E1 = 0x2C (offset=0x18E1, A=0x2C)
[VRAM] Write 0x98E2 = 0x2C (offset=0x18E2, A=0x2C)
[VRAM] Write 0x98E3 = 0x2C (offset=0x18E3, A=0x2C)
[VRAM] Write 0x98E4 = 0x71 (offset=0x18E4, A=0x71)
[VRAM] Write 0x98E5 = 0x72 (offset=0x18E5, A=0x72)
[VRAM] Write 0x98E6 = 0x73 (offset=0x18E6, A=0x73)
[VRAM] Write 0x98E7 = 0x72 (offset=0x18E7, A=0x72)
[VRAM] Write 0x98E8 = 0x73 (offset=0x18E8, A=0x73)
[VRAM] Write 0x98E9 = 0x72 (offset=0x18E9, A=0x72)
[VRAM] Write 0x98EA = 0x73 (offset=0x18EA, A=0x73)
[VRAM] Write 0x98EB = 0x72 (offset=0x18EB, A=0x72)
[VRAM] Write 0x98EC = 0x73 (offset=0x18EC, A=0x73)
[VRAM] Write 0x98ED = 0x72 (offset=0x18ED, A=0x72)
[VRAM] Write 0x98EE = 0x74 (offset=0x18EE, A=0x74)
[VRAM] Write 0x98EF = 0x2C (offset=0x18EF, A=0x2C)
[VRAM] Write 0x98F0 = 0x2C (offset=0x18F0, A=0x2C)
[VRAM] Write 0x98F1 = 0x2C (offset=0x18F1, A=0x2C)
[VRAM] Write 0x98F2 = 0x2C (offset=0x18F2, A=0x2C)
[VRAM] Write 0x98F3 = 0x4B (offset=0x18F3, A=0x4B)
[VRAM] Write 0x9900 = 0x4A (offset=0x1900, A=0x4A)
[VRAM] Write 0x9901 = 0x2C (offset=0x1901, A=0x2C)
[VRAM] Write 0x9902 = 0x2C (offset=0x1902, A=0x2C)
[VRAM] Write 0x9903 = 0x2C (offset=0x1903, A=0x2C)
[VRAM] Write 0x9904 = 0x5B (offset=0x1904, A=0x5B)
[VRAM] Write 0x9905 = 0x95 (offset=0x1905, A=0x95)
[VRAM] Write 0x9906 = 0x6F (offset=0x1906, A=0x6F)
[VRAM] Write 0x9907 = 0x96 (offset=0x1907, A=0x96)
[VRAM] Write 0x9908 = 0x6F (offset=0x1908, A=0x6F)
[VRAM] Write 0x9909 = 0x97 (offset=0x1909, A=0x97)
[VRAM] Write 0x990A = 0x6F (offset=0x190A, A=0x6F)
[VRAM] Write 0x990B = 0x98 (offset=0x190B, A=0x98)
[VRAM] Write 0x990C = 0x6F (offset=0x190C, A=0x6F)
[VRAM] Write 0x990D = 0x99 (offset=0x190D, A=0x99)
[VRAM] Write 0x990E = 0x5C (offset=0x190E, A=0x5C)
[VRAM] Write 0x990F = 0x2C (offset=0x190F, A=0x2C)
[VRAM] Write 0x9910 = 0x2C (offset=0x1910, A=0x2C)
[VRAM] Write 0x9911 = 0x2C (offset=0x1911, A=0x2C)
[VRAM] Write 0x9912 = 0x2C (offset=0x1912, A=0x2C)
[VRAM] Write 0x9913 = 0x4B (offset=0x1913, A=0x4B)
[VRAM] Write 0x9920 = 0x4A (offset=0x1920, A=0x4A)
[VRAM] Write 0x9921 = 0x2C (offset=0x1921, A=0x2C)
[VRAM] Write 0x9922 = 0x2C (offset=0x1922, A=0x2C)
[VRAM] Write 0x9923 = 0x2C (offset=0x1923, A=0x2C)
[VRAM] Write 0x9924 = 0x2D (offset=0x1924, A=0x2D)
[VRAM] Write 0x9925 = 0x4F (offset=0x1925, A=0x4F)
[VRAM] Write 0x9926 = 0x6B (offset=0x1926, A=0x6B)
[VRAM] Write 0x9927 = 0x4F (offset=0x1927, A=0x4F)
[VRAM] Write 0x9928 = 0x6B (offset=0x1928, A=0x6B)
[VRAM] Write 0x9929 = 0x4F (offset=0x1929, A=0x4F)
[VRAM] Write 0x992A = 0x6B (offset=0x192A, A=0x6B)
[VRAM] Write 0x992B = 0x4F (offset=0x192B, A=0x4F)
[VRAM] Write 0x992C = 0x6B (offset=0x192C, A=0x6B)
[VRAM] Write 0x992D = 0x4F (offset=0x192D, A=0x4F)
[VRAM] Write 0x992E = 0x2E (offset=0x192E, A=0x2E)
[VRAM] Write 0x992F = 0x2C (offset=0x192F, A=0x2C)
[VRAM] Write 0x9930 = 0x2C (offset=0x1930, A=0x2C)
[VRAM] Write 0x9931 = 0x2C (offset=0x1931, A=0x2C)
[VRAM] Write 0x9932 = 0x2C (offset=0x1932, A=0x2C)
[VRAM] Write 0x9933 = 0x4B (offset=0x1933, A=0x4B)
[VRAM] Write 0x9940 = 0x4A (offset=0x1940, A=0x4A)
[VRAM] Write 0x9941 = 0x2C (offset=0x1941, A=0x2C)
[VRAM] Write 0x9942 = 0x2C (offset=0x1942, A=0x2C)
[VRAM] Write 0x9943 = 0x2C (offset=0x1943, A=0x2C)
[VRAM] Write 0x9944 = 0x50 (offset=0x1944, A=0x50)
[VRAM] Write 0x9945 = 0x51 (offset=0x1945, A=0x51)
[VRAM] Write 0x9946 = 0x51 (offset=0x1946, A=0x51)
[VRAM] Write 0x9947 = 0x51 (offset=0x1947, A=0x51)
[VRAM] Write 0x9948 = 0x51 (offset=0x1948, A=0x51)
[VRAM] Write 0x9949 = 0x51 (offset=0x1949, A=0x51)
[VRAM] Write 0x994A = 0x51 (offset=0x194A, A=0x51)
[VRAM] Write 0x994B = 0x51 (offset=0x194B, A=0x51)
[VRAM] Write 0x994C = 0x51 (offset=0x194C, A=0x51)
[VRAM] Write 0x994D = 0x51 (offset=0x194D, A=0x51)
[VRAM] Write 0x994E = 0x52 (offset=0x194E, A=0x52)
[VRAM] Write 0x994F = 0x2C (offset=0x194F, A=0x2C)
[VRAM] Write 0x9950 = 0x2C (offset=0x1950, A=0x2C)
[VRAM] Write 0x9951 = 0x2C (offset=0x1951, A=0x2C)
[VRAM] Write 0x9952 = 0x2C (offset=0x1952, A=0x2C)
[VRAM] Write 0x9953 = 0x4B (offset=0x1953, A=0x4B)
[VRAM] Write 0x9960 = 0x4A (offset=0x1960, A=0x4A)
[VRAM] Write 0x9961 = 0x2C (offset=0x1961, A=0x2C)
[VRAM] Write 0x9962 = 0x2C (offset=0x1962, A=0x2C)
[VRAM] Write 0x9963 = 0x2C (offset=0x1963, A=0x2C)
[VRAM] Write 0x9964 = 0x53 (offset=0x1964, A=0x53)
[VRAM] Write 0x9965 = 0x1D (offset=0x1965, A=0x1D)
[VRAM] Write 0x9966 = 0x18 (offset=0x1966, A=0x18)
[VRAM] Write 0x9967 = 0x19 (offset=0x1967, A=0x19)
[VRAM] Write 0x9968 = 0x25 (offset=0x1968, A=0x25)
[VRAM] Write 0x9969 = 0x1C (offset=0x1969, A=0x1C)
[VRAM] Write 0x996A = 0x0C (offset=0x196A, A=0x0C)
[VRAM] Write 0x996B = 0x18 (offset=0x196B, A=0x18)
[VRAM] Write 0x996C = 0x1B (offset=0x196C, A=0x1B)
[VRAM] Write 0x996D = 0x0E (offset=0x196D, A=0x0E)
[VRAM] Write 0x996E = 0x54 (offset=0x196E, A=0x54)
[VRAM] Write 0x996F = 0x2C (offset=0x196F, A=0x2C)
[VRAM] Write 0x9970 = 0x2C (offset=0x1970, A=0x2C)
[VRAM] Write 0x9971 = 0x2C (offset=0x1971, A=0x2C)
[VRAM] Write 0x9972 = 0x2C (offset=0x1972, A=0x2C)
[VRAM] Write 0x9973 = 0x4B (offset=0x1973, A=0x4B)
[VRAM] Write 0x9980 = 0x4A (offset=0x1980, A=0x4A)
[VRAM] Write 0x9981 = 0x55 (offset=0x1981, A=0x55)
[VRAM] Write 0x9982 = 0x56 (offset=0x1982, A=0x56)
[VRAM] Write 0x9983 = 0x70 (offset=0x1983, A=0x70)
[VRAM] Write 0x9984 = 0x6D (offset=0x1984, A=0x6D)
[VRAM] Write 0x9985 = 0x58 (offset=0x1985, A=0x58)
[VRAM] Write 0x9986 = 0x58 (offset=0x1986, A=0x58)
[VRAM] Write 0x9987 = 0x58 (offset=0x1987, A=0x58)
[VRAM] Write 0x9988 = 0x58 (offset=0x1988, A=0x58)
[VRAM] Write 0x9989 = 0x58 (offset=0x1989, A=0x58)
[VRAM] Write 0x998A = 0x58 (offset=0x198A, A=0x58)
[VRAM] Write 0x998B = 0x58 (offset=0x198B, A=0x58)
[VRAM] Write 0x998C = 0x58 (offset=0x198C, A=0x58)
[VRAM] Write 0x998D = 0x58 (offset=0x198D, A=0x58)
[VRAM] Write 0x998E = 0x6E (offset=0x198E, A=0x6E)
[VRAM] Write 0x998F = 0x56 (offset=0x198F, A=0x56)
[VRAM] Write 0x9990 = 0x56 (offset=0x1990, A=0x56)
[VRAM] Write 0x9991 = 0x56 (offset=0x1991, A=0x56)
[VRAM] Write 0x9992 = 0x5A (offset=0x1992, A=0x5A)
[VRAM] Write 0x9993 = 0x4B (offset=0x1993, A=0x4B)
[VRAM] Write 0x99A0 = 0x4A (offset=0x19A0, A=0x4A)
[VRAM] Write 0x99A1 = 0x5B (offset=0x19A1, A=0x5B)
[VRAM] Write 0x99A2 = 0x01 (offset=0x19A2, A=0x01)
[VRAM] Write 0x99A3 = 0x6F (offset=0x19A3, A=0x6F)
[VRAM] Write 0x99A4 = 0x60 (offset=0x19A4, A=0x60)
[VRAM] Write 0x99A5 = 0x60 (offset=0x19A5, A=0x60)
[VRAM] Write 0x99A6 = 0x60 (offset=0x19A6, A=0x60)
[VRAM] Write 0x99A7 = 0x60 (offset=0x19A7, A=0x60)
[VRAM] Write 0x99A8 = 0x60 (offset=0x19A8, A=0x60)
[VRAM] Write 0x99A9 = 0x60 (offset=0x19A9, A=0x60)
[VRAM] Write 0x99AA = 0x2F (offset=0x19AA, A=0x2F)
[VRAM] Write 0x99AB = 0x2F (offset=0x19AB, A=0x2F)
[VRAM] Write 0x99AC = 0x60 (offset=0x19AC, A=0x60)
[VRAM] Write 0x99AD = 0x60 (offset=0x19AD, A=0x60)
[VRAM] Write 0x99AE = 0x60 (offset=0x19AE, A=0x60)
[VRAM] Write 0x99AF = 0x60 (offset=0x19AF, A=0x60)
[VRAM] Write 0x99B0 = 0x60 (offset=0x19B0, A=0x60)
[VRAM] Write 0x99B1 = 0x60 (offset=0x19B1, A=0x60)
[VRAM] Write 0x99B2 = 0x5C (offset=0x19B2, A=0x5C)
[VRAM] Write 0x99B3 = 0x4B (offset=0x19B3, A=0x4B)
[VRAM] Write 0x99C0 = 0x4A (offset=0x19C0, A=0x4A)
[VRAM] Write 0x99C1 = 0x5B (offset=0x19C1, A=0x5B)
[VRAM] Write 0x99C2 = 0x02 (offset=0x19C2, A=0x02)
[VRAM] Write 0x99C3 = 0x6F (offset=0x19C3, A=0x6F)
[VRAM] Write 0x99C4 = 0x60 (offset=0x19C4, A=0x60)
[VRAM] Write 0x99C5 = 0x60 (offset=0x19C5, A=0x60)
[VRAM] Write 0x99C6 = 0x60 (offset=0x19C6, A=0x60)
[VRAM] Write 0x99C7 = 0x60 (offset=0x19C7, A=0x60)
[VRAM] Write 0x99C8 = 0x60 (offset=0x19C8, A=0x60)
[VRAM] Write 0x99C9 = 0x60 (offset=0x19C9, A=0x60)
[VRAM] Write 0x99CA = 0x2F (offset=0x19CA, A=0x2F)
[VRAM] Write 0x99CB = 0x2F (offset=0x19CB, A=0x2F)
[VRAM] Write 0x99CC = 0x60 (offset=0x19CC, A=0x60)
[VRAM] Write 0x99CD = 0x60 (offset=0x19CD, A=0x60)
[VRAM] Write 0x99CE = 0x60 (offset=0x19CE, A=0x60)
[VRAM] Write 0x99CF = 0x60 (offset=0x19CF, A=0x60)
[VRAM] Write 0x99D0 = 0x60 (offset=0x19D0, A=0x60)
[VRAM] Write 0x99D1 = 0x60 (offset=0x19D1, A=0x60)
[VRAM] Write 0x99D2 = 0x5C (offset=0x19D2, A=0x5C)
[VRAM] Write 0x99D3 = 0x4B (offset=0x19D3, A=0x4B)
[VRAM] Write 0x99E0 = 0x4A (offset=0x19E0, A=0x4A)
[VRAM] Write 0x99E1 = 0x5B (offset=0x19E1, A=0x5B)
[VRAM] Write 0x99E2 = 0x03 (offset=0x19E2, A=0x03)
[VRAM] Write 0x99E3 = 0x6F (offset=0x19E3, A=0x6F)
[VRAM] Write 0x99E4 = 0x60 (offset=0x19E4, A=0x60)
[VRAM] Write 0x99E5 = 0x60 (offset=0x19E5, A=0x60)
[VRAM] Write 0x99E6 = 0x60 (offset=0x19E6, A=0x60)
[VRAM] Write 0x99E7 = 0x60 (offset=0x19E7, A=0x60)
[VRAM] Write 0x99E8 = 0x60 (offset=0x19E8, A=0x60)
[VRAM] Write 0x99E9 = 0x60 (offset=0x19E9, A=0x60)
[VRAM] Write 0x99EA = 0x2F (offset=0x19EA, A=0x2F)
[VRAM] Write 0x99EB = 0x2F (offset=0x19EB, A=0x2F)
[VRAM] Write 0x99EC = 0x60 (offset=0x19EC, A=0x60)
[VRAM] Write 0x99ED = 0x60 (offset=0x19ED, A=0x60)
[VRAM] Write 0x99EE = 0x60 (offset=0x19EE, A=0x60)
[VRAM] Write 0x99EF = 0x60 (offset=0x19EF, A=0x60)
[VRAM] Write 0x99F0 = 0x60 (offset=0x19F0, A=0x60)
[VRAM] Write 0x99F1 = 0x60 (offset=0x19F1, A=0x60)
[VRAM] Write 0x99F2 = 0x5C (offset=0x19F2, A=0x5C)
[VRAM] Write 0x99F3 = 0x4B (offset=0x19F3, A=0x4B)
[VRAM] Write 0x9A00 = 0x4A (offset=0x1A00, A=0x4A)
[VRAM] Write 0x9A01 = 0x2D (offset=0x1A01, A=0x2D)
[VRAM] Write 0x9A02 = 0x4F (offset=0x1A02, A=0x4F)
[VRAM] Write 0x9A03 = 0x6B (offset=0x1A03, A=0x6B)
[VRAM] Write 0x9A04 = 0x4F (offset=0x1A04, A=0x4F)
[VRAM] Write 0x9A05 = 0x4F (offset=0x1A05, A=0x4F)
[VRAM] Write 0x9A06 = 0x4F (offset=0x1A06, A=0x4F)
[VRAM] Write 0x9A07 = 0x4F (offset=0x1A07, A=0x4F)
[VRAM] Write 0x9A08 = 0x4F (offset=0x1A08, A=0x4F)
[VRAM] Write 0x9A09 = 0x4F (offset=0x1A09, A=0x4F)
[VRAM] Write 0x9A0A = 0x4F (offset=0x1A0A, A=0x4F)
[VRAM] Write 0x9A0B = 0x4F (offset=0x1A0B, A=0x4F)
[VRAM] Write 0x9A0C = 0x4F (offset=0x1A0C, A=0x4F)
[VRAM] Write 0x9A0D = 0x4F (offset=0x1A0D, A=0x4F)
[VRAM] Write 0x9A0E = 0x4F (offset=0x1A0E, A=0x4F)
[VRAM] Write 0x9A0F = 0x4F (offset=0x1A0F, A=0x4F)
[VRAM] Write 0x9A10 = 0x4F (offset=0x1A10, A=0x4F)
[VRAM] Write 0x9A11 = 0x4F (offset=0x1A11, A=0x4F)
[VRAM] Write 0x9A12 = 0x2E (offset=0x1A12, A=0x2E)
[VRAM] Write 0x9A13 = 0x4B (offset=0x1A13, A=0x4B)
[VRAM] Write 0x9A20 = 0x4C (offset=0x1A20, A=0x4C)
[VRAM] Write 0x9A21 = 0x4D (offset=0x1A21, A=0x4D)
[VRAM] Write 0x9A22 = 0x4D (offset=0x1A22, A=0x4D)
[VRAM] Write 0x9A23 = 0x4D (offset=0x1A23, A=0x4D)
[VRAM] Write 0x9A24 = 0x4D (offset=0x1A24, A=0x4D)
[VRAM] Write 0x9A25 = 0x4D (offset=0x1A25, A=0x4D)
[VRAM] Write 0x9A26 = 0x4D (offset=0x1A26, A=0x4D)
[VRAM] Write 0x9A27 = 0x4D (offset=0x1A27, A=0x4D)
[VRAM] Write 0x9A28 = 0x4D (offset=0x1A28, A=0x4D)
[VRAM] Write 0x9A29 = 0x4D (offset=0x1A29, A=0x4D)
[VRAM] Write 0x9A2A = 0x4D (offset=0x1A2A, A=0x4D)
[VRAM] Write 0x9A2B = 0x4D (offset=0x1A2B, A=0x4D)
[VRAM] Write 0x9A2C = 0x4D (offset=0x1A2C, A=0x4D)
[VRAM] Write 0x9A2D = 0x4D (offset=0x1A2D, A=0x4D)
[VRAM] Write 0x9A2E = 0x4D (offset=0x1A2E, A=0x4D)
[VRAM] Write 0x9A2F = 0x4D (offset=0x1A2F, A=0x4D)
[VRAM] Write 0x9A30 = 0x4D (offset=0x1A30, A=0x4D)
[VRAM] Write 0x9A31 = 0x4D (offset=0x1A31, A=0x4D)
[VRAM] Write 0x9A32 = 0x4D (offset=0x1A32, A=0x4D)
[VRAM] Write 0x9A33 = 0x4E (offset=0x1A33, A=0x4E)
[VRAM] Write 0x99A4 = 0x0A (offset=0x19A4, A=0x0A)
[VRAM] Write 0x99A5 = 0x60 (offset=0x19A5, A=0x60)
[VRAM] Write 0x99A6 = 0x60 (offset=0x19A6, A=0x60)
[VRAM] Write 0x99A7 = 0x60 (offset=0x19A7, A=0x60)
[VRAM] Write 0x99A8 = 0x60 (offset=0x19A8, A=0x60)
[VRAM] Write 0x99A9 = 0x60 (offset=0x19A9, A=0x60)
[VRAM] Write 0x99AC = 0x60 (offset=0x19AC, A=0x60)
[VRAM] Write 0x99AD = 0x60 (offset=0x19AD, A=0x60)
[VRAM] Write 0x99AE = 0x60 (offset=0x19AE, A=0x60)
[VRAM] Write 0x99AF = 0x60 (offset=0x19AF, A=0x60)
[VRAM] Write 0x99B0 = 0x60 (offset=0x19B0, A=0x60)
[VRAM] Write 0x99B1 = 0x60 (offset=0x19B1, A=0x60)
[VRAM] Write 0x99C4 = 0x0A (offset=0x19C4, A=0x0A)
[VRAM] Write 0x99C5 = 0x60 (offset=0x19C5, A=0x60)
[VRAM] Write 0x99C6 = 0x60 (offset=0x19C6, A=0x60)
[VRAM] Write 0x99C7 = 0x60 (offset=0x19C7, A=0x60)
[VRAM] Write 0x99C8 = 0x60 (offset=0x19C8, A=0x60)
[VRAM] Write 0x99C9 = 0x60 (offset=0x19C9, A=0x60)
[VRAM] Write 0x99CC = 0x60 (offset=0x19CC, A=0x60)
[VRAM] Write 0x99CD = 0x60 (offset=0x19CD, A=0x60)
[VRAM] Write 0x99CE = 0x60 (offset=0x19CE, A=0x60)
[VRAM] Write 0x99CF = 0x60 (offset=0x19CF, A=0x60)
[VRAM] Write 0x99D0 = 0x60 (offset=0x19D0, A=0x60)
[VRAM] Write 0x99D1 = 0x60 (offset=0x19D1, A=0x60)
[VRAM] Write 0x99E4 = 0x0A (offset=0x19E4, A=0x0A)
[VRAM] Write 0x99E5 = 0x60 (offset=0x19E5, A=0x60)
[VRAM] Write 0x99E6 = 0x60 (offset=0x19E6, A=0x60)
[VRAM] Write 0x99E7 = 0x60 (offset=0x19E7, A=0x60)
[VRAM] Write 0x99E8 = 0x60 (offset=0x19E8, A=0x60)
[VRAM] Write 0x99E9 = 0x60 (offset=0x19E9, A=0x60)
[VRAM] Write 0x99EC = 0x60 (offset=0x19EC, A=0x60)
[VRAM] Write 0x99ED = 0x60 (offset=0x19ED, A=0x60)
[VRAM] Write 0x99EE = 0x60 (offset=0x19EE, A=0x60)
[VRAM] Write 0x99EF = 0x60 (offset=0x19EF, A=0x60)
[VRAM] Write 0x99F0 = 0x60 (offset=0x19F0, A=0x60)
[VRAM] Write 0x99F1 = 0x60 (offset=0x19F1, A=0x60)
[REGS] LCDC: 0x53 -> 0xD3 (LCD=ON, BG=ON, OBJ=ON)
[GB] Interpreter (0x65AA): Regs A=65 B=65 C=AA D=DF E=E2 H=65 L=AA SP=D467 HL=65AA
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=01 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D465 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=0C B=00 C=01 D=00 E=C1 H=00 L=00 SP=D467 HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=02 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D465 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=0C B=00 C=01 D=00 E=C1 H=00 L=00 SP=D467 HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=03 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D465 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=0C B=00 C=01 D=00 E=C1 H=00 L=00 SP=D467 HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=04 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D465 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=0C B=00 C=01 D=00 E=C1 H=00 L=00 SP=D467 HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=04 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D465 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] Interpreter (0x0038): Regs A=0C B=00 C=01 D=00 E=C1 H=00 L=00 SP=D467 HL=0000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=06 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D465 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=07 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D467 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
[GB] [INT] Dispatching interrupt to 0x0040 (IF=0x01, bit=0x01)
[GB] Interpreter (0xFFB6): Regs A=08 B=00 C=01 D=C0 E=C1 H=00 L=00 SP=D469 HL=0000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[GB] Interpreter: Intercepted HRAM DMA at 0xFFB8
[REGS] DMA transfer from 0xC000
[MEM] IO Write 0xFF00 = 0x20
[MEM] IO Write 0xFF00 = 0x10
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[GB] JOYP Read: Select=0x10 Result=0x1E (dpad=0xFF btn=0xFE)
[MEM] IO Write 0xFF00 = 0x30
[PPU] Rendered scanline 0 - LCDC=0xD3, BGP=0xE4, SCX=0, SCY=0
[VRAM] First 32 tile bytes: 00 00 3C 3C 66 66 66 66 66 66 66 66 3C 3C 00 00 00 00 18 18 38 38 18 18 18 18 18 18 3C 3C 00 00 
[VRAM] Tilemap at 0x9800: 47 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 
