verilog xil_defaultlib --include "/home/mg/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../axi-slave-lite-with-io.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../axi-slave-lite-with-io.gen/sources_1/bd/design_1/ipshared/aed8/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/0048/hdl/axi_slave_led_switch_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/0048/hdl/axi_slave_led_switch_v1_0.v" \
"../../../bd/design_1/ip/design_1_axi_slave_led_switch_0_0/sim/design_1_axi_slave_led_switch_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
