Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec 18 18:33:53 2024
| Host         : DESKTOP-FTKP38H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.254        0.000                      0                13085        0.030        0.000                      0                13085        4.020        0.000                       0                  6099  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.254        0.000                      0                13085        0.030        0.000                      0                13085        4.020        0.000                       0                  6099  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.436ns  (logic 1.550ns (18.374%)  route 6.886ns (81.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=144, routed)         6.886    11.343    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/s_axi_AXILiteS_WSTRB[2]
    SLICE_X80Y66         LUT3 (Prop_lut3_I1_O)        0.124    11.467 r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r[21]_i_1/O
                         net (fo=1, routed)           0.000    11.467    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/or0_out[21]
    SLICE_X80Y66         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        1.538    12.717    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/ap_clk
    SLICE_X80Y66         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[21]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X80Y66         FDRE (Setup_fdre_C_D)        0.029    12.721    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[21]
  -------------------------------------------------------------------
                         required time                         12.721    
                         arrival time                         -11.467    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.462ns  (logic 1.576ns (18.624%)  route 6.886ns (81.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=144, routed)         6.886    11.343    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/s_axi_AXILiteS_WSTRB[2]
    SLICE_X80Y66         LUT3 (Prop_lut3_I1_O)        0.150    11.493 r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r[22]_i_1/O
                         net (fo=1, routed)           0.000    11.493    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/or0_out[22]
    SLICE_X80Y66         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        1.538    12.717    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/ap_clk
    SLICE_X80Y66         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[22]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X80Y66         FDRE (Setup_fdre_C_D)        0.075    12.767    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[22]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                         -11.493    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.198ns  (logic 1.550ns (18.907%)  route 6.648ns (81.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=144, routed)         6.648    11.105    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/s_axi_AXILiteS_WSTRB[2]
    SLICE_X80Y60         LUT3 (Prop_lut3_I1_O)        0.124    11.229 r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r[49]_i_1/O
                         net (fo=1, routed)           0.000    11.229    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/or[17]
    SLICE_X80Y60         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        1.543    12.722    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/ap_clk
    SLICE_X80Y60         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[49]/C
                         clock pessimism              0.129    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X80Y60         FDRE (Setup_fdre_C_D)        0.031    12.728    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[49]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.226ns  (logic 1.578ns (19.183%)  route 6.648ns (80.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=144, routed)         6.648    11.105    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/s_axi_AXILiteS_WSTRB[2]
    SLICE_X80Y60         LUT3 (Prop_lut3_I1_O)        0.152    11.257 r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r[55]_i_1/O
                         net (fo=1, routed)           0.000    11.257    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/or[23]
    SLICE_X80Y60         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        1.543    12.722    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/ap_clk
    SLICE_X80Y60         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[55]/C
                         clock pessimism              0.129    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X80Y60         FDRE (Setup_fdre_C_D)        0.075    12.772    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[55]
  -------------------------------------------------------------------
                         required time                         12.772    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 1.550ns (19.012%)  route 6.603ns (80.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=144, routed)         6.603    11.060    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/s_axi_AXILiteS_WSTRB[2]
    SLICE_X80Y65         LUT3 (Prop_lut3_I1_O)        0.124    11.184 r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r[53]_i_1/O
                         net (fo=1, routed)           0.000    11.184    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/or[21]
    SLICE_X80Y65         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        1.539    12.718    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/ap_clk
    SLICE_X80Y65         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[53]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X80Y65         FDRE (Setup_fdre_C_D)        0.029    12.722    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[53]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                         -11.184    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_input_0_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 1.600ns (19.466%)  route 6.620ns (80.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[15])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[15]
                         net (fo=20, routed)          6.620    11.100    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/s_axi_AXILiteS_WDATA[15]
    SLICE_X44Y55         LUT3 (Prop_lut3_I0_O)        0.150    11.250 r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_input_0[47]_i_1/O
                         net (fo=1, routed)           0.000    11.250    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/or15_out[15]
    SLICE_X44Y55         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_input_0_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        1.478    12.657    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/ap_clk
    SLICE_X44Y55         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_input_0_reg[47]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X44Y55         FDRE (Setup_fdre_C_D)        0.075    12.807    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_input_0_reg[47]
  -------------------------------------------------------------------
                         required time                         12.807    
                         arrival time                         -11.250    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.179ns  (logic 1.576ns (19.269%)  route 6.603ns (80.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=144, routed)         6.603    11.060    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/s_axi_AXILiteS_WSTRB[2]
    SLICE_X80Y65         LUT3 (Prop_lut3_I1_O)        0.150    11.210 r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r[54]_i_1/O
                         net (fo=1, routed)           0.000    11.210    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/or[22]
    SLICE_X80Y65         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        1.539    12.718    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/ap_clk
    SLICE_X80Y65         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[54]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X80Y65         FDRE (Setup_fdre_C_D)        0.075    12.768    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[54]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 1.550ns (19.375%)  route 6.450ns (80.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=144, routed)         6.450    10.907    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/s_axi_AXILiteS_WSTRB[2]
    SLICE_X80Y64         LUT3 (Prop_lut3_I1_O)        0.124    11.031 r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r[51]_i_1/O
                         net (fo=1, routed)           0.000    11.031    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/or[19]
    SLICE_X80Y64         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        1.540    12.719    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/ap_clk
    SLICE_X80Y64         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[51]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X80Y64         FDRE (Setup_fdre_C_D)        0.029    12.723    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[51]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.712ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.026ns  (logic 1.576ns (19.636%)  route 6.450ns (80.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=144, routed)         6.450    10.907    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/s_axi_AXILiteS_WSTRB[2]
    SLICE_X80Y64         LUT3 (Prop_lut3_I1_O)        0.150    11.057 r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r[52]_i_1/O
                         net (fo=1, routed)           0.000    11.057    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/or[20]
    SLICE_X80Y64         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        1.540    12.719    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/ap_clk
    SLICE_X80Y64         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[52]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X80Y64         FDRE (Setup_fdre_C_D)        0.075    12.769    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[52]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                         -11.057    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.954ns  (logic 1.550ns (19.486%)  route 6.404ns (80.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=144, routed)         6.404    10.861    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/s_axi_AXILiteS_WSTRB[2]
    SLICE_X80Y60         LUT3 (Prop_lut3_I1_O)        0.124    10.985 r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r[48]_i_1/O
                         net (fo=1, routed)           0.000    10.985    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/or[16]
    SLICE_X80Y60         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        1.543    12.722    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/ap_clk
    SLICE_X80Y60         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[48]/C
                         clock pessimism              0.129    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X80Y60         FDRE (Setup_fdre_C_D)        0.029    12.726    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r_reg[48]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                         -10.985    
  -------------------------------------------------------------------
                         slack                                  1.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/fifo_wreq/q_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/start_addr_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.927%)  route 0.181ns (55.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        0.580     0.916    design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X62Y50         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/fifo_wreq/q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.148     1.064 r  design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/fifo_wreq/q_reg[39]/Q
                         net (fo=1, routed)           0.181     1.245    design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/q[39]
    SLICE_X63Y47         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/start_addr_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        0.854     1.220    design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/ap_clk
    SLICE_X63Y47         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/start_addr_reg[41]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.025     1.215    design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/start_addr_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.116     1.249    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.268     1.029    
    SLICE_X30Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.212    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/conv2D_0/U0/gmem2_addr_reg_1887_pp0_iter1_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.831%)  route 0.253ns (64.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        0.578     0.914    design_1_i/conv2D_0/U0/ap_clk
    SLICE_X56Y52         FDRE                                         r  design_1_i/conv2D_0/U0/gmem2_addr_reg_1887_pp0_iter1_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  design_1_i/conv2D_0/U0/gmem2_addr_reg_1887_pp0_iter1_reg_reg[45]/Q
                         net (fo=2, routed)           0.253     1.307    design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]_0[45]
    SLICE_X64Y49         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        0.854     1.220    design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X64Y49         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X64Y49         FDRE (Hold_fdre_C_D)         0.076     1.266    design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/fifo_wreq/q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/start_addr_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.919%)  route 0.227ns (58.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        0.580     0.916    design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X62Y50         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/fifo_wreq/q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/fifo_wreq/q_reg[35]/Q
                         net (fo=1, routed)           0.227     1.307    design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/q[35]
    SLICE_X63Y47         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/start_addr_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        0.854     1.220    design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/ap_clk
    SLICE_X63Y47         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/start_addr_reg[37]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.075     1.265    design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/start_addr_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/conv2D_0/U0/input_25_reg_1931_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv2D_0/U0/tmp_7_cast_reg_2035_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.118%)  route 0.239ns (62.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        0.556     0.892    design_1_i/conv2D_0/U0/ap_clk
    SLICE_X47Y55         FDRE                                         r  design_1_i/conv2D_0/U0/input_25_reg_1931_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/conv2D_0/U0/input_25_reg_1931_reg[13]/Q
                         net (fo=3, routed)           0.239     1.271    design_1_i/conv2D_0/U0/input_25_reg_1931_reg_n_0_[13]
    SLICE_X51Y55         FDRE                                         r  design_1_i/conv2D_0/U0/tmp_7_cast_reg_2035_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        0.820     1.186    design_1_i/conv2D_0/U0/ap_clk
    SLICE_X51Y55         FDRE                                         r  design_1_i/conv2D_0/U0/tmp_7_cast_reg_2035_reg[13]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.075     1.226    design_1_i/conv2D_0/U0/tmp_7_cast_reg_2035_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        0.586     0.922    design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X60Y47         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[15]/Q
                         net (fo=1, routed)           0.105     1.167    design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[15]
    SLICE_X62Y47         SRL16E                                       r  design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        0.854     1.220    design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X62Y47         SRL16E                                       r  design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5/CLK
                         clock pessimism             -0.282     0.938    
    SLICE_X62Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.121    design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/start_addr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/sect_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.360%)  route 0.207ns (52.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        0.591     0.927    design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X29Y49         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/start_addr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/start_addr_reg[22]/Q
                         net (fo=4, routed)           0.207     1.274    design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/fifo_rreq/sect_cnt_reg[51][10]
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.319 r  design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/fifo_rreq/sect_cnt[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.319    design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/fifo_rreq_n_46
    SLICE_X29Y51         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/sect_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        0.845     1.211    design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X29Y51         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/sect_cnt_reg[10]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.091     1.272    design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/sect_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_input_1_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv2D_0/U0/input_13_reg_1937_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.487%)  route 0.188ns (59.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        0.545     0.881    design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/ap_clk
    SLICE_X49Y72         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_input_1_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_input_1_reg[57]/Q
                         net (fo=3, routed)           0.188     1.197    design_1_i/conv2D_0/U0/input_1[57]
    SLICE_X50Y71         FDRE                                         r  design_1_i/conv2D_0/U0/input_13_reg_1937_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        0.808     1.174    design_1_i/conv2D_0/U0/ap_clk
    SLICE_X50Y71         FDRE                                         r  design_1_i/conv2D_0/U0/input_13_reg_1937_reg[55]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.010     1.149    design_1_i/conv2D_0/U0/input_13_reg_1937_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/conv2D_0/U0/gmem2_addr_reg_1887_pp0_iter1_reg_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.596%)  route 0.255ns (64.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        0.578     0.914    design_1_i/conv2D_0/U0/ap_clk
    SLICE_X56Y52         FDRE                                         r  design_1_i/conv2D_0/U0/gmem2_addr_reg_1887_pp0_iter1_reg_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  design_1_i/conv2D_0/U0/gmem2_addr_reg_1887_pp0_iter1_reg_reg[44]/Q
                         net (fo=2, routed)           0.255     1.310    design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]_0[44]
    SLICE_X64Y49         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        0.854     1.220    design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X64Y49         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X64Y49         FDRE (Hold_fdre_C_D)         0.071     1.261    design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p1_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        0.567     0.903    design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X60Y76         FDRE                                         r  design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p1_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p1_reg[55]/Q
                         net (fo=1, routed)           0.105     1.148    design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rreq/q_reg[61]_0[55]
    SLICE_X62Y76         SRL16E                                       r  design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6099, routed)        0.833     1.199    design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X62Y76         SRL16E                                       r  design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5/CLK
                         clock pessimism             -0.283     0.916    
    SLICE_X62Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.099    design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y18    design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y18    design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y19    design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y19    design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X32Y87    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y86    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y87    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y87    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y86    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X62Y75    design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][56]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X62Y75    design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][57]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X62Y75    design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][58]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X62Y75    design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][59]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X62Y75    design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][60]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X62Y75    design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][61]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y70    design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y70    design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y70    design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y70    design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK



