Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Nov 23 12:43:36 2024
| Host         : LAPTOP-QAS5BNSD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file base_top_control_sets_placed.rpt
| Design       : base_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    95 |
|    Minimum number of control sets                        |    95 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    95 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    26 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    65 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            2061 |          805 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------------------------+------------------+------------------+----------------+--------------+
|      Clock Signal     |             Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+---------------------------------------+------------------+------------------+----------------+--------------+
| ~CLK_IBUF_BUFG        |                                       |                  |                4 |              4 |         1.00 |
|  CPU/PC/E[0]          |                                       |                  |                4 |              7 |         1.75 |
|  button_CLK_IBUF_BUFG | CPU/PC/Reg_Data_reg[0][31]_i_10_8[0]  | CLR_IBUF         |                2 |              8 |         4.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Reg_Data_reg[0][31]_i_10_11[0] | CLR_IBUF         |                5 |              8 |         1.60 |
|  button_CLK_IBUF_BUFG | CPU/PC/Reg_Data_reg[0][31]_i_10_7[0]  | CLR_IBUF         |                1 |              8 |         8.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Reg_Data_reg[0][31]_i_10_2[0]  | CLR_IBUF         |                1 |              8 |         8.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Reg_Data_reg[0][31]_i_10_9[0]  | CLR_IBUF         |                4 |              8 |         2.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[0][7]_i_6_4[0]            | CLR_IBUF         |                1 |              8 |         8.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[0][7]_i_6_9[0]            | CLR_IBUF         |                1 |              8 |         8.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[0][7]_i_6_2[0]            | CLR_IBUF         |                2 |              8 |         4.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Reg_Data_reg[0][31]_i_10_1[0]  | CLR_IBUF         |                1 |              8 |         8.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[0][7]_i_6_0[0]            | CLR_IBUF         |                5 |              8 |         1.60 |
|  button_CLK_IBUF_BUFG | CPU/PC/Reg_Data_reg[0][31]_i_10_0[0]  | CLR_IBUF         |                4 |              8 |         2.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[0][7]_i_6_11[0]           | CLR_IBUF         |                2 |              8 |         4.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[0][7]_i_6_3[0]            | CLR_IBUF         |                3 |              8 |         2.67 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[0][7]_i_6_12[0]           | CLR_IBUF         |                2 |              8 |         4.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[0][7]_i_6_6[0]            | CLR_IBUF         |                1 |              8 |         8.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[0][7]_i_6_8[0]            | CLR_IBUF         |                3 |              8 |         2.67 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[0][7]_i_6_5[0]            | CLR_IBUF         |                2 |              8 |         4.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[0][7]_i_6_10[0]           | CLR_IBUF         |                2 |              8 |         4.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Reg_Data_reg[0][31]_i_10_10[0] | CLR_IBUF         |                1 |              8 |         8.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Reg_Data_reg[0][31]_i_10_4[0]  | CLR_IBUF         |                2 |              8 |         4.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[0][7]_i_6_13[0]           | CLR_IBUF         |                4 |              8 |         2.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[0][7]_i_6_1[0]            | CLR_IBUF         |                2 |              8 |         4.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Reg_Data_reg[0][31]_i_10_3[0]  | CLR_IBUF         |                3 |              8 |         2.67 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[0][7]_i_6_7[0]            | CLR_IBUF         |                4 |              8 |         2.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Reg_Data_reg[0][31]_i_10_5[0]  | CLR_IBUF         |                4 |              8 |         2.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Reg_Data_reg[0][31]_i_10_6[0]  | CLR_IBUF         |                3 |              8 |         2.67 |
| ~button_CLK_IBUF_BUFG | CPU/PC/PC_Addr[7]_i_1_n_0             | CLR_IBUF         |                7 |             13 |         1.86 |
|  CLK_IBUF_BUFG        |                                       |                  |                3 |             14 |         4.67 |
|  CLK_IBUF_BUFG        |                                       | sel              |                6 |             20 |         3.33 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[0][7]_i_4_0[0]            | CLR_IBUF         |                9 |             24 |         2.67 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[24][7]_i_2_1[0]           | CLR_IBUF         |                8 |             24 |         3.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[12][7]_i_7_1[0]           | CLR_IBUF         |                8 |             24 |         3.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[12][7]_i_4_1[0]           | CLR_IBUF         |                9 |             24 |         2.67 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[12][7]_i_7_2[0]           | CLR_IBUF         |                8 |             24 |         3.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[28][7]_i_3_1[0]           | CLR_IBUF         |                9 |             24 |         2.67 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[12][7]_i_7_0[0]           | CLR_IBUF         |               12 |             24 |         2.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[12][7]_i_4_0[0]           | CLR_IBUF         |                5 |             24 |         4.80 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[4][7]_i_6_0[0]            | CLR_IBUF         |               10 |             24 |         2.40 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[12][7]_i_4_2[0]           | CLR_IBUF         |                8 |             24 |         3.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[20][7]_i_3_1[0]           | CLR_IBUF         |                9 |             24 |         2.67 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[20][7]_i_3_0[0]           | CLR_IBUF         |                7 |             24 |         3.43 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[16][7]_i_4_5[0]           | CLR_IBUF         |                8 |             24 |         3.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[8][7]_i_6_0[0]            | CLR_IBUF         |                8 |             24 |         3.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[24][7]_i_2_0[0]           | CLR_IBUF         |               12 |             24 |         2.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[36][7]_i_4_2[0]           | CLR_IBUF         |               10 |             24 |         2.40 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[36][7]_i_4_0[0]           | CLR_IBUF         |                7 |             24 |         3.43 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[36][7]_i_4_1[0]           | CLR_IBUF         |                7 |             24 |         3.43 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[56][7]_i_2_0[0]           | CLR_IBUF         |               15 |             24 |         1.60 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[40][7]_i_2_0[0]           | CLR_IBUF         |                8 |             24 |         3.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[28][7]_i_3_0[0]           | CLR_IBUF         |                7 |             24 |         3.43 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[28][7]_i_3_2[0]           | CLR_IBUF         |               12 |             24 |         2.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[20][7]_i_3_2[0]           | CLR_IBUF         |                9 |             24 |         2.67 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[24][7]_i_3_1[0]           | CLR_IBUF         |                8 |             24 |         3.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[24][7]_i_3_0[0]           | CLR_IBUF         |               10 |             24 |         2.40 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[16][7]_i_4_4[0]           | CLR_IBUF         |                6 |             24 |         4.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_27[0]           | CLR_IBUF         |               10 |             32 |         3.20 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_21[0]           | CLR_IBUF         |               22 |             32 |         1.45 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_30[0]           | CLR_IBUF         |                9 |             32 |         3.56 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_5[0]            | CLR_IBUF         |               14 |             32 |         2.29 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_7[0]            | CLR_IBUF         |               10 |             32 |         3.20 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_8[0]            | CLR_IBUF         |                8 |             32 |         4.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_12[0]           | CLR_IBUF         |               14 |             32 |         2.29 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_1[0]            | CLR_IBUF         |               10 |             32 |         3.20 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_3[0]            | CLR_IBUF         |               18 |             32 |         1.78 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_19[0]           | CLR_IBUF         |               12 |             32 |         2.67 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_23[0]           | CLR_IBUF         |                7 |             32 |         4.57 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_18[0]           | CLR_IBUF         |               14 |             32 |         2.29 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_24[0]           | CLR_IBUF         |               23 |             32 |         1.39 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_25[0]           | CLR_IBUF         |               14 |             32 |         2.29 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_0[0]            | CLR_IBUF         |               11 |             32 |         2.91 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[0][7]_i_7_1[0]            | CLR_IBUF         |               17 |             32 |         1.88 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_15[0]           | CLR_IBUF         |               24 |             32 |         1.33 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_29[0]           | CLR_IBUF         |               17 |             32 |         1.88 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_2[0]            | CLR_IBUF         |               10 |             32 |         3.20 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_22[0]           | CLR_IBUF         |               20 |             32 |         1.60 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_17[0]           | CLR_IBUF         |               17 |             32 |         1.88 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[0][7]_i_6_14[0]           | CLR_IBUF         |               13 |             32 |         2.46 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_9[0]            | CLR_IBUF         |                9 |             32 |         3.56 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_4[0]            | CLR_IBUF         |                8 |             32 |         4.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_28[0]           | CLR_IBUF         |                9 |             32 |         3.56 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[0][7]_i_7_0[0]            | CLR_IBUF         |               12 |             32 |         2.67 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[16][7]_i_4_3[0]           | CLR_IBUF         |               13 |             32 |         2.46 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_31[0]           | CLR_IBUF         |               14 |             32 |         2.29 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[32][7]_i_3_0[0]           | CLR_IBUF         |               12 |             32 |         2.67 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_6[0]            | CLR_IBUF         |               16 |             32 |         2.00 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_10[0]           | CLR_IBUF         |               10 |             32 |         3.20 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_16[0]           | CLR_IBUF         |               15 |             32 |         2.13 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_26[0]           | CLR_IBUF         |               13 |             32 |         2.46 |
|  button_CLK_IBUF_BUFG | CPU/PC/Data[16][7]_i_4_2[0]           | CLR_IBUF         |                9 |             32 |         3.56 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_11[0]           | CLR_IBUF         |                9 |             32 |         3.56 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_20[0]           | CLR_IBUF         |               12 |             32 |         2.67 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_13[0]           | CLR_IBUF         |               14 |             32 |         2.29 |
|  button_CLK_IBUF_BUFG | CPU/PC/PC_Addr_reg[6]_14[0]           | CLR_IBUF         |               15 |             32 |         2.13 |
+-----------------------+---------------------------------------+------------------+------------------+----------------+--------------+


