\doxysubsubsubsubsection{Fast mode Plus on GPIO}
\hypertarget{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o}{}\label{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o}\index{Fast mode Plus on GPIO@{Fast mode Plus on GPIO}}
\doxysubsubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga1f9beaf68b00ae5598cb8d930da05704}{SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee5a1ca3b0408d359907fdc8ae1e44ae}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP}}
\begin{DoxyCompactList}\small\item\em Fast mode Plus driving capability on a specific GPIO. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga4b939ef5ec69e81277ef2323d5917eb5}{SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga218ec7f8116e53121ba41a9a57f2ab9c}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga2cd8442a02f25ed8e7e0ba6e5723edd4}{SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa82a8f51624e4fa343996c0d6166c2}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga71c50ae2406cd9b6dff73cd9cd189c3d}{SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc009692a61536e59a135d5a6b63afc}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga5b365beabe5b397dad57a7ce8a7d8450}{SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PA9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a89de3f7d1d3c4e38edab2784be3ac}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA9\+\_\+\+FMP}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga9717fdd4e2bcaae46ddfd00c3e79ce65}{SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PA10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0ef23809f7b83bb7e70f95edf17478f}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA10\+\_\+\+FMP}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga9717fdd4e2bcaae46ddfd00c3e79ce65}\label{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga9717fdd4e2bcaae46ddfd00c3e79ce65} 
\index{Fast mode Plus on GPIO@{Fast mode Plus on GPIO}!SYSCFG\_FASTMODEPLUS\_PA10@{SYSCFG\_FASTMODEPLUS\_PA10}}
\index{SYSCFG\_FASTMODEPLUS\_PA10@{SYSCFG\_FASTMODEPLUS\_PA10}!Fast mode Plus on GPIO@{Fast mode Plus on GPIO}}
\doxysubsubsubsubsubsubsection{\texorpdfstring{SYSCFG\_FASTMODEPLUS\_PA10}{SYSCFG\_FASTMODEPLUS\_PA10}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PA10~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0ef23809f7b83bb7e70f95edf17478f}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA10\+\_\+\+FMP}}}

Enable Fast mode Plus on PA10 \Hypertarget{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga5b365beabe5b397dad57a7ce8a7d8450}\label{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga5b365beabe5b397dad57a7ce8a7d8450} 
\index{Fast mode Plus on GPIO@{Fast mode Plus on GPIO}!SYSCFG\_FASTMODEPLUS\_PA9@{SYSCFG\_FASTMODEPLUS\_PA9}}
\index{SYSCFG\_FASTMODEPLUS\_PA9@{SYSCFG\_FASTMODEPLUS\_PA9}!Fast mode Plus on GPIO@{Fast mode Plus on GPIO}}
\doxysubsubsubsubsubsubsection{\texorpdfstring{SYSCFG\_FASTMODEPLUS\_PA9}{SYSCFG\_FASTMODEPLUS\_PA9}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PA9~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a89de3f7d1d3c4e38edab2784be3ac}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA9\+\_\+\+FMP}}}

Enable Fast mode Plus on PA9 \Hypertarget{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga1f9beaf68b00ae5598cb8d930da05704}\label{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga1f9beaf68b00ae5598cb8d930da05704} 
\index{Fast mode Plus on GPIO@{Fast mode Plus on GPIO}!SYSCFG\_FASTMODEPLUS\_PB6@{SYSCFG\_FASTMODEPLUS\_PB6}}
\index{SYSCFG\_FASTMODEPLUS\_PB6@{SYSCFG\_FASTMODEPLUS\_PB6}!Fast mode Plus on GPIO@{Fast mode Plus on GPIO}}
\doxysubsubsubsubsubsubsection{\texorpdfstring{SYSCFG\_FASTMODEPLUS\_PB6}{SYSCFG\_FASTMODEPLUS\_PB6}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PB6~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee5a1ca3b0408d359907fdc8ae1e44ae}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP}}}



Fast mode Plus driving capability on a specific GPIO. 

Enable Fast mode Plus on PB6 \Hypertarget{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga4b939ef5ec69e81277ef2323d5917eb5}\label{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga4b939ef5ec69e81277ef2323d5917eb5} 
\index{Fast mode Plus on GPIO@{Fast mode Plus on GPIO}!SYSCFG\_FASTMODEPLUS\_PB7@{SYSCFG\_FASTMODEPLUS\_PB7}}
\index{SYSCFG\_FASTMODEPLUS\_PB7@{SYSCFG\_FASTMODEPLUS\_PB7}!Fast mode Plus on GPIO@{Fast mode Plus on GPIO}}
\doxysubsubsubsubsubsubsection{\texorpdfstring{SYSCFG\_FASTMODEPLUS\_PB7}{SYSCFG\_FASTMODEPLUS\_PB7}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PB7~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga218ec7f8116e53121ba41a9a57f2ab9c}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP}}}

Enable Fast mode Plus on PB7 \Hypertarget{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga2cd8442a02f25ed8e7e0ba6e5723edd4}\label{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga2cd8442a02f25ed8e7e0ba6e5723edd4} 
\index{Fast mode Plus on GPIO@{Fast mode Plus on GPIO}!SYSCFG\_FASTMODEPLUS\_PB8@{SYSCFG\_FASTMODEPLUS\_PB8}}
\index{SYSCFG\_FASTMODEPLUS\_PB8@{SYSCFG\_FASTMODEPLUS\_PB8}!Fast mode Plus on GPIO@{Fast mode Plus on GPIO}}
\doxysubsubsubsubsubsubsection{\texorpdfstring{SYSCFG\_FASTMODEPLUS\_PB8}{SYSCFG\_FASTMODEPLUS\_PB8}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PB8~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa82a8f51624e4fa343996c0d6166c2}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP}}}

Enable Fast mode Plus on PB8 \Hypertarget{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga71c50ae2406cd9b6dff73cd9cd189c3d}\label{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o_ga71c50ae2406cd9b6dff73cd9cd189c3d} 
\index{Fast mode Plus on GPIO@{Fast mode Plus on GPIO}!SYSCFG\_FASTMODEPLUS\_PB9@{SYSCFG\_FASTMODEPLUS\_PB9}}
\index{SYSCFG\_FASTMODEPLUS\_PB9@{SYSCFG\_FASTMODEPLUS\_PB9}!Fast mode Plus on GPIO@{Fast mode Plus on GPIO}}
\doxysubsubsubsubsubsubsection{\texorpdfstring{SYSCFG\_FASTMODEPLUS\_PB9}{SYSCFG\_FASTMODEPLUS\_PB9}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+PB9~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc009692a61536e59a135d5a6b63afc}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP}}}

Enable Fast mode Plus on PB9 