<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Jul 23 11:57:50 2022" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynq" BOARD="digilentinc.com:zybo-z7-10:part0:1.0" DEVICE="7z010" NAME="risc_v_soc_test" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="REF_CLK" SIGIS="clk" SIGNAME="External_Ports_REF_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="HCLK"/>
        <CONNECTION INSTANCE="AHB_Lite_SPI_LCD_0" PORT="s0_HCLK"/>
        <CONNECTION INSTANCE="S0_AHB_Slave_pipe_0" PORT="s0_HCLK"/>
        <CONNECTION INSTANCE="AHB_Lite_IIC_0" PORT="clk"/>
        <CONNECTION INSTANCE="AHB_Lite_IIC_0" PORT="s0_HCLK"/>
        <CONNECTION INSTANCE="AHB_Lite_gpio_0" PORT="gpio_clk"/>
        <CONNECTION INSTANCE="AHB_Lite_gpio_0" PORT="s0_HCLK"/>
        <CONNECTION INSTANCE="AHB_Lite_SPI_LCD_0" PORT="SPI_LCD_CLK"/>
        <CONNECTION INSTANCE="fly_v_top_0" PORT="REF_CLK"/>
        <CONNECTION INSTANCE="fly_v_top_0" PORT="M00_AHB_CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="iic_scl" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_iic_scl">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AHB_Lite_IIC_0" PORT="iic_scl"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="iic_qvld" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_iic_qvld">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AHB_Lite_IIC_0" PORT="iic_qvld"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SPI_SCL" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_SPI_SCL">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AHB_Lite_SPI_LCD_0" PORT="SPI_SCL"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SPI_SDA" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_SPI_SDA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AHB_Lite_SPI_LCD_0" PORT="SPI_SDA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SPI_DC" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_SPI_DC">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AHB_Lite_SPI_LCD_0" PORT="SPI_DC"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SPI_RES" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_SPI_RES">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AHB_Lite_SPI_LCD_0" PORT="SPI_RES"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SPI_CS" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_SPI_CS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AHB_Lite_SPI_LCD_0" PORT="SPI_CS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bl" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_bl">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AHB_Lite_SPI_LCD_0" PORT="bl"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="MIO" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_MIO">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fly_v_top_0" PORT="MIO"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="nREST" SIGIS="undef" SIGNAME="External_Ports_nREST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AHB_Lite_SPI_LCD_0" PORT="s0_nREST"/>
        <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="H_nREST"/>
        <CONNECTION INSTANCE="S0_AHB_Slave_pipe_0" PORT="s0_nREST"/>
        <CONNECTION INSTANCE="AHB_Lite_gpio_0" PORT="s0_nREST"/>
        <CONNECTION INSTANCE="AHB_Lite_IIC_0" PORT="s0_nREST"/>
        <CONNECTION INSTANCE="fly_v_top_0" PORT="nRST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="AHB_gpio_tri_o" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_tri_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AHB_Lite_gpio_0" PORT="tri_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="AHB_gpio_tri_t" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_tri_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AHB_Lite_gpio_0" PORT="tri_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="AHB_gpio_tri_i" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_tri_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AHB_Lite_gpio_0" PORT="tri_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="iic_data_tri_o" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_iic_sda_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AHB_Lite_IIC_0" PORT="iic_sda_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="iic_data_tri_t" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_iic_sda_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AHB_Lite_IIC_0" PORT="iic_sda_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="iic_data_tri_i" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_iic_sda_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AHB_Lite_IIC_0" PORT="iic_sda_i"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="AHB_Lite_gpio_0_gpio" NAME="AHB_gpio" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="TRI_O" PHYSICAL="AHB_gpio_tri_o"/>
        <PORTMAP LOGICAL="TRI_T" PHYSICAL="AHB_gpio_tri_t"/>
        <PORTMAP LOGICAL="TRI_I" PHYSICAL="AHB_gpio_tri_i"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="AHB_Lite_IIC_0_iic_data" NAME="iic_data" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="TRI_O" PHYSICAL="iic_data_tri_o"/>
        <PORTMAP LOGICAL="TRI_T" PHYSICAL="iic_data_tri_t"/>
        <PORTMAP LOGICAL="TRI_I" PHYSICAL="iic_data_tri_i"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="18" FULLNAME="/AHB_Lite_IIC_0" HWVERSION="1.0" INSTANCE="AHB_Lite_IIC_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AHB_Lite_IIC" VLNV="xilinx.com:user:AHB_Lite_IIC:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AHB_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AHB_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="risc_v_soc_test_AHB_Lite_IIC_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_REF_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="REF_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iic_sda_i" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_iic_sda_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="risc_v_soc_test_imp" PORT="iic_data_tri_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="iic_sda_o" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_iic_sda_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="risc_v_soc_test_imp" PORT="iic_data_tri_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="iic_sda_out" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_iic_sda_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="risc_v_soc_test_imp" PORT="iic_data_tri_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="iic_scl" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_iic_scl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="iic_scl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="iic_qvld" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_iic_qvld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="iic_qvld"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="iic_INT" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_iic_INT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_HCLK" SIGIS="clk" SIGNAME="External_Ports_REF_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="REF_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_nREST" SIGIS="rst" SIGNAME="External_Ports_nREST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="nREST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s0_haddr" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_s0_haddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m01_haddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_hwrite" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_s0_hwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m01_hwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s0_htrans" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_s0_htrans">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m01_htrans"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s0_hburst" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_s0_hburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m01_hburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s0_hsize" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_s0_hsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m01_hsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s0_hport" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_s0_hport">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m01_hport"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s0_hresp" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_s0_hresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m01_hresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_hready_i" SIGIS="undef" SIGNAME="My_Concat_4_0_OUT1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="My_Concat_4_0" PORT="OUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s0_hready_o" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_s0_hready_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_hsel" SIGIS="undef" SIGNAME="My_Concat_4_1_OUT1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="My_Concat_4_1" PORT="OUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s0_hwdata" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_s0_hwdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m01_hwdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s0_hrdata" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_s0_hrdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m01_hrdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AHB_Lite_IIC_0_iic_data" NAME="iic_data" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="iic_sda_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="iic_sda_out"/>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="iic_sda_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AHB_M2S_cmtcnt_pipe_0_M01_AHB" NAME="S0_AHB" TYPE="TARGET" VLNV="xilinx.com:interface:ahblite:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HTRANS" PHYSICAL="s0_htrans"/>
            <PORTMAP LOGICAL="HPROT" PHYSICAL="s0_hport"/>
            <PORTMAP LOGICAL="HSIZE" PHYSICAL="s0_hsize"/>
            <PORTMAP LOGICAL="HRDATA" PHYSICAL="s0_hrdata"/>
            <PORTMAP LOGICAL="HRESP" PHYSICAL="s0_hresp"/>
            <PORTMAP LOGICAL="HWRITE" PHYSICAL="s0_hwrite"/>
            <PORTMAP LOGICAL="HADDR" PHYSICAL="s0_haddr"/>
            <PORTMAP LOGICAL="HBURST" PHYSICAL="s0_hburst"/>
            <PORTMAP LOGICAL="HWDATA" PHYSICAL="s0_hwdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/AHB_Lite_SPI_LCD_0" HWVERSION="1.0" INSTANCE="AHB_Lite_SPI_LCD_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AHB_Lite_SPI_LCD" VLNV="xilinx.com:user:AHB_Lite_SPI_LCD:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_DEPTH" VALUE="64"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_S_AHB_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AHB_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="risc_v_soc_test_AHB_Lite_SPI_LCD_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="SPI_LCD_CLK" SIGIS="clk" SIGNAME="External_Ports_REF_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="REF_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI_SCL" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_SPI_SCL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SPI_SCL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI_SDA" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_SPI_SDA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SPI_SDA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI_DC" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_SPI_DC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SPI_DC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI_RES" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_SPI_RES">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SPI_RES"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI_CS" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_SPI_CS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SPI_CS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="spi_INT" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_spi_INT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bl" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_bl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bl"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s0_HCLK" SIGIS="clk" SIGNAME="External_Ports_REF_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="REF_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_nREST" SIGIS="rst" SIGNAME="External_Ports_nREST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="nREST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s0_haddr" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_s0_haddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m00_haddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_hwrite" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_s0_hwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m00_hwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s0_htrans" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_s0_htrans">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m00_htrans"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s0_hburst" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_s0_hburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m00_hburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s0_hsize" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_s0_hsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m00_hsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s0_hport" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_s0_hport">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m00_hport"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s0_hresp" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_s0_hresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m00_hresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_hready_i" SIGIS="undef" SIGNAME="My_Concat_4_0_OUT0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="My_Concat_4_0" PORT="OUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s0_hready_o" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_s0_hready_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_hsel" SIGIS="undef" SIGNAME="My_Concat_4_1_OUT0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="My_Concat_4_1" PORT="OUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s0_hwdata" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_s0_hwdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m00_hwdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s0_hrdata" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_s0_hrdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m00_hrdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AHB_M2S_cmtcnt_pipe_0_M00_AHB" NAME="S0_AHB" TYPE="TARGET" VLNV="xilinx.com:interface:ahblite:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HTRANS" PHYSICAL="s0_htrans"/>
            <PORTMAP LOGICAL="HPROT" PHYSICAL="s0_hport"/>
            <PORTMAP LOGICAL="HSIZE" PHYSICAL="s0_hsize"/>
            <PORTMAP LOGICAL="HRDATA" PHYSICAL="s0_hrdata"/>
            <PORTMAP LOGICAL="HRESP" PHYSICAL="s0_hresp"/>
            <PORTMAP LOGICAL="HWRITE" PHYSICAL="s0_hwrite"/>
            <PORTMAP LOGICAL="HADDR" PHYSICAL="s0_haddr"/>
            <PORTMAP LOGICAL="HBURST" PHYSICAL="s0_hburst"/>
            <PORTMAP LOGICAL="HWDATA" PHYSICAL="s0_hwdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/AHB_Lite_gpio_0" HWVERSION="1.0" INSTANCE="AHB_Lite_gpio_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AHB_Lite_gpio" VLNV="xilinx.com:user:AHB_Lite_gpio:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="GPIO_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_AHB_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AHB_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="risc_v_soc_test_AHB_Lite_gpio_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="gpio_clk" SIGIS="clk" SIGNAME="External_Ports_REF_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="REF_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="GPIO_INT" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_GPIO_INT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="tri_t" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_tri_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="risc_v_soc_test_imp" PORT="AHB_gpio_tri_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="tri_o" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_tri_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="risc_v_soc_test_imp" PORT="AHB_gpio_tri_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="tri_i" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_tri_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="risc_v_soc_test_imp" PORT="AHB_gpio_tri_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_HCLK" SIGIS="clk" SIGNAME="External_Ports_REF_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="REF_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_nREST" SIGIS="rst" SIGNAME="External_Ports_nREST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="nREST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s0_haddr" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_s0_haddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m02_haddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_hwrite" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_s0_hwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m02_hwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s0_htrans" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_s0_htrans">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m02_htrans"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s0_hburst" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_s0_hburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m02_hburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s0_hsize" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_s0_hsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m02_hsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s0_hport" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_s0_hport">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m02_hport"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s0_hresp" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_s0_hresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m02_hresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_hready_i" SIGIS="undef" SIGNAME="My_Concat_4_0_OUT2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="My_Concat_4_0" PORT="OUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s0_hready_o" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_s0_hready_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_hsel" SIGIS="undef" SIGNAME="My_Concat_4_1_OUT2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="My_Concat_4_1" PORT="OUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s0_hwdata" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_s0_hwdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m02_hwdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s0_hrdata" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_s0_hrdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m02_hrdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AHB_Lite_gpio_0_gpio" NAME="gpio" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="tri_i"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="tri_t"/>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="tri_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AHB_M2S_cmtcnt_pipe_0_M02_AHB" NAME="S0_AHB" TYPE="TARGET" VLNV="xilinx.com:interface:ahblite:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HTRANS" PHYSICAL="s0_htrans"/>
            <PORTMAP LOGICAL="HPROT" PHYSICAL="s0_hport"/>
            <PORTMAP LOGICAL="HSIZE" PHYSICAL="s0_hsize"/>
            <PORTMAP LOGICAL="HRDATA" PHYSICAL="s0_hrdata"/>
            <PORTMAP LOGICAL="HRESP" PHYSICAL="s0_hresp"/>
            <PORTMAP LOGICAL="HWRITE" PHYSICAL="s0_hwrite"/>
            <PORTMAP LOGICAL="HADDR" PHYSICAL="s0_haddr"/>
            <PORTMAP LOGICAL="HBURST" PHYSICAL="s0_hburst"/>
            <PORTMAP LOGICAL="HWDATA" PHYSICAL="s0_hwdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/AHB_M2S_cmtcnt_pipe_0" HWVERSION="1.0" INSTANCE="AHB_M2S_cmtcnt_pipe_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AHB_M2S_cmtcnt_pipe" VLNV="xilinx.com:user:AHB_M2S_cmtcnt_pipe:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DEVICE_ADDRESS" VALUE="0x43C00000"/>
        <PARAMETER NAME="DEVICE_REG_ADDRESS_ST" VALUE="0x0000"/>
        <PARAMETER NAME="DEVICE_REG_ADDRESS_ED" VALUE="0xFFFF"/>
        <PARAMETER NAME="SLAVE_DEVICE_NUM" VALUE="4"/>
        <PARAMETER NAME="C_S_AHB_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AHB_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="HCLK" SIGIS="clk" SIGNAME="External_Ports_REF_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="REF_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="H_nREST" SIGIS="rst" SIGNAME="External_Ports_nREST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="nREST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_hsel" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s00_haddr" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_s00_haddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fly_v_top_0" PORT="M0_HADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_hwrite" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_s00_hwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fly_v_top_0" PORT="M0_HWRITE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s00_htrans" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_s00_htrans">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fly_v_top_0" PORT="M0_HTRANS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_hburst" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_s00_hburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fly_v_top_0" PORT="M0_HBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_hsize" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_s00_hsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fly_v_top_0" PORT="M0_HSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_hport" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_s00_hport">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fly_v_top_0" PORT="M0_HPORT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_hwdata" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_s00_hwdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fly_v_top_0" PORT="M0_HWDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_hrdata" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_s00_hrdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fly_v_top_0" PORT="M0_HRDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_hresp" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_s00_hresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fly_v_top_0" PORT="S_HRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_hready_i" SIGIS="undef"/>
        <PORT DIR="O" NAME="s00_hready_o" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_s00_hready_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fly_v_top_0" PORT="S_HREAD_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m00_htrans" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_s0_htrans">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_SPI_LCD_0" PORT="s0_htrans"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m00_hburst" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_s0_hburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_SPI_LCD_0" PORT="s0_hburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m00_hsize" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_s0_hsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_SPI_LCD_0" PORT="s0_hsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_hport" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_s0_hport">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_SPI_LCD_0" PORT="s0_hport"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_hwrite" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_s0_hwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_SPI_LCD_0" PORT="s0_hwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_haddr" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_s0_haddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_SPI_LCD_0" PORT="s0_haddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_hwdata" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_s0_hwdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_SPI_LCD_0" PORT="s0_hwdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m00_hrdata" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_s0_hrdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_SPI_LCD_0" PORT="s0_hrdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m00_hresp" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_s0_hresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_SPI_LCD_0" PORT="s0_hresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m01_htrans" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_s0_htrans">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_IIC_0" PORT="s0_htrans"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m01_hburst" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_s0_hburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_IIC_0" PORT="s0_hburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m01_hsize" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_s0_hsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_IIC_0" PORT="s0_hsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m01_hport" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_s0_hport">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_IIC_0" PORT="s0_hport"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m01_hwrite" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_s0_hwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_IIC_0" PORT="s0_hwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m01_haddr" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_s0_haddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_IIC_0" PORT="s0_haddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m01_hwdata" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_s0_hwdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_IIC_0" PORT="s0_hwdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m01_hrdata" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_s0_hrdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_IIC_0" PORT="s0_hrdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m01_hresp" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_s0_hresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_IIC_0" PORT="s0_hresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m02_htrans" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_s0_htrans">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_gpio_0" PORT="s0_htrans"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m02_hburst" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_s0_hburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_gpio_0" PORT="s0_hburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m02_hsize" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_s0_hsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_gpio_0" PORT="s0_hsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m02_hport" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_s0_hport">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_gpio_0" PORT="s0_hport"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m02_hwrite" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_s0_hwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_gpio_0" PORT="s0_hwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m02_haddr" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_s0_haddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_gpio_0" PORT="s0_haddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m02_hwdata" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_s0_hwdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_gpio_0" PORT="s0_hwdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m02_hrdata" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_s0_hrdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_gpio_0" PORT="s0_hrdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m02_hresp" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_s0_hresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_gpio_0" PORT="s0_hresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m03_htrans" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_m03_htrans">
          <CONNECTIONS>
            <CONNECTION INSTANCE="S0_AHB_Slave_pipe_0" PORT="s0_htrans"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m03_hburst" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_m03_hburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="S0_AHB_Slave_pipe_0" PORT="s0_hburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m03_hsize" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_m03_hsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="S0_AHB_Slave_pipe_0" PORT="s0_hsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m03_hport" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_m03_hport">
          <CONNECTIONS>
            <CONNECTION INSTANCE="S0_AHB_Slave_pipe_0" PORT="s0_hport"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m03_hwrite" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_m03_hwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="S0_AHB_Slave_pipe_0" PORT="s0_hwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m03_haddr" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_m03_haddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="S0_AHB_Slave_pipe_0" PORT="s0_haddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m03_hwdata" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_m03_hwdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="S0_AHB_Slave_pipe_0" PORT="s0_hwdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m03_hrdata" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_m03_hrdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="S0_AHB_Slave_pipe_0" PORT="s0_hrdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m03_hresp" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_m03_hresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="S0_AHB_Slave_pipe_0" PORT="s0_hresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_hsel" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_s_hsel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="My_Concat_4_1" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_hready_i" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_hready_o" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_s_hready_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="My_Concat_4_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="fly_v_top_0_M00_AHB" NAME="S00_AHB" TYPE="TARGET" VLNV="xilinx.com:interface:ahblite:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HTRANS" PHYSICAL="s00_htrans"/>
            <PORTMAP LOGICAL="HPROT" PHYSICAL="s00_hport"/>
            <PORTMAP LOGICAL="HSIZE" PHYSICAL="s00_hsize"/>
            <PORTMAP LOGICAL="HRDATA" PHYSICAL="s00_hrdata"/>
            <PORTMAP LOGICAL="HRESP" PHYSICAL="s00_hresp"/>
            <PORTMAP LOGICAL="HREADY_IN" PHYSICAL="s00_hready_i"/>
            <PORTMAP LOGICAL="HWRITE" PHYSICAL="s00_hwrite"/>
            <PORTMAP LOGICAL="SEL" PHYSICAL="s00_hsel"/>
            <PORTMAP LOGICAL="HADDR" PHYSICAL="s00_haddr"/>
            <PORTMAP LOGICAL="HBURST" PHYSICAL="s00_hburst"/>
            <PORTMAP LOGICAL="HWDATA" PHYSICAL="s00_hwdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AHB_M2S_cmtcnt_pipe_0_M00_AHB" NAME="M00_AHB" TYPE="INITIATOR" VLNV="xilinx.com:interface:ahblite:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HTRANS" PHYSICAL="m00_htrans"/>
            <PORTMAP LOGICAL="HPROT" PHYSICAL="m00_hport"/>
            <PORTMAP LOGICAL="HSIZE" PHYSICAL="m00_hsize"/>
            <PORTMAP LOGICAL="HRDATA" PHYSICAL="m00_hrdata"/>
            <PORTMAP LOGICAL="HRESP" PHYSICAL="m00_hresp"/>
            <PORTMAP LOGICAL="HWRITE" PHYSICAL="m00_hwrite"/>
            <PORTMAP LOGICAL="HADDR" PHYSICAL="m00_haddr"/>
            <PORTMAP LOGICAL="HBURST" PHYSICAL="m00_hburst"/>
            <PORTMAP LOGICAL="HWDATA" PHYSICAL="m00_hwdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AHB_M2S_cmtcnt_pipe_0_M01_AHB" NAME="M01_AHB" TYPE="INITIATOR" VLNV="xilinx.com:interface:ahblite:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HTRANS" PHYSICAL="m01_htrans"/>
            <PORTMAP LOGICAL="HPROT" PHYSICAL="m01_hport"/>
            <PORTMAP LOGICAL="HSIZE" PHYSICAL="m01_hsize"/>
            <PORTMAP LOGICAL="HRDATA" PHYSICAL="m01_hrdata"/>
            <PORTMAP LOGICAL="HRESP" PHYSICAL="m01_hresp"/>
            <PORTMAP LOGICAL="HWRITE" PHYSICAL="m01_hwrite"/>
            <PORTMAP LOGICAL="HADDR" PHYSICAL="m01_haddr"/>
            <PORTMAP LOGICAL="HBURST" PHYSICAL="m01_hburst"/>
            <PORTMAP LOGICAL="HWDATA" PHYSICAL="m01_hwdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AHB_M2S_cmtcnt_pipe_0_M02_AHB" NAME="M02_AHB" TYPE="INITIATOR" VLNV="xilinx.com:interface:ahblite:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HTRANS" PHYSICAL="m02_htrans"/>
            <PORTMAP LOGICAL="HPROT" PHYSICAL="m02_hport"/>
            <PORTMAP LOGICAL="HSIZE" PHYSICAL="m02_hsize"/>
            <PORTMAP LOGICAL="HRDATA" PHYSICAL="m02_hrdata"/>
            <PORTMAP LOGICAL="HRESP" PHYSICAL="m02_hresp"/>
            <PORTMAP LOGICAL="HWRITE" PHYSICAL="m02_hwrite"/>
            <PORTMAP LOGICAL="HADDR" PHYSICAL="m02_haddr"/>
            <PORTMAP LOGICAL="HBURST" PHYSICAL="m02_hburst"/>
            <PORTMAP LOGICAL="HWDATA" PHYSICAL="m02_hwdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AHB_M2S_cmtcnt_pipe_0_M03_AHB" NAME="M03_AHB" TYPE="INITIATOR" VLNV="xilinx.com:interface:ahblite:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HTRANS" PHYSICAL="m03_htrans"/>
            <PORTMAP LOGICAL="HPROT" PHYSICAL="m03_hport"/>
            <PORTMAP LOGICAL="HSIZE" PHYSICAL="m03_hsize"/>
            <PORTMAP LOGICAL="HRDATA" PHYSICAL="m03_hrdata"/>
            <PORTMAP LOGICAL="HRESP" PHYSICAL="m03_hresp"/>
            <PORTMAP LOGICAL="HWRITE" PHYSICAL="m03_hwrite"/>
            <PORTMAP LOGICAL="HADDR" PHYSICAL="m03_haddr"/>
            <PORTMAP LOGICAL="HBURST" PHYSICAL="m03_hburst"/>
            <PORTMAP LOGICAL="HWDATA" PHYSICAL="m03_hwdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/My_Concat_4_0" HWVERSION="1.0" INSTANCE="My_Concat_4_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="My_Concat_4" VLNV="xilinx.com:user:My_Concat_4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIGNAL_IN_NUM" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="risc_v_soc_test_My_Concat_4_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="OUT0" SIGIS="undef" SIGNAME="My_Concat_4_0_OUT0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_SPI_LCD_0" PORT="s0_hready_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUT1" SIGIS="undef" SIGNAME="My_Concat_4_0_OUT1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_IIC_0" PORT="s0_hready_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUT2" SIGIS="undef" SIGNAME="My_Concat_4_0_OUT2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_gpio_0" PORT="s0_hready_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUT3" SIGIS="undef" SIGNAME="My_Concat_4_0_OUT3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="S0_AHB_Slave_pipe_0" PORT="s0_hready_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_s_hready_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="s_hready_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/My_Concat_4_1" HWVERSION="1.0" INSTANCE="My_Concat_4_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="My_Concat_4" VLNV="xilinx.com:user:My_Concat_4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIGNAL_IN_NUM" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="risc_v_soc_test_My_Concat_4_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="OUT0" SIGIS="undef" SIGNAME="My_Concat_4_1_OUT0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_SPI_LCD_0" PORT="s0_hsel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUT1" SIGIS="undef" SIGNAME="My_Concat_4_1_OUT1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_IIC_0" PORT="s0_hsel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUT2" SIGIS="undef" SIGNAME="My_Concat_4_1_OUT2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_gpio_0" PORT="s0_hsel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUT3" SIGIS="undef" SIGNAME="My_Concat_4_1_OUT3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="S0_AHB_Slave_pipe_0" PORT="s0_hsel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_s_hsel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="s_hsel"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="15" FULLNAME="/S0_AHB_Slave_pipe_0" HWVERSION="1.0" INSTANCE="S0_AHB_Slave_pipe_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="S0_AHB_Slave_pipe" VLNV="xilinx.com:user:S0_AHB_Slave_pipe:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AHB_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AHB_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="risc_v_soc_test_S0_AHB_Slave_pipe_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s0_HCLK" SIGIS="clk" SIGNAME="External_Ports_REF_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="REF_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_nREST" SIGIS="rst" SIGNAME="External_Ports_nREST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="nREST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s0_haddr" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_m03_haddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m03_haddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_hwrite" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_m03_hwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m03_hwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s0_htrans" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_m03_htrans">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m03_htrans"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s0_hburst" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_m03_hburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m03_hburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s0_hsize" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_m03_hsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m03_hsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s0_hport" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_m03_hport">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m03_hport"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s0_hresp" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_m03_hresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m03_hresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_hready_i" SIGIS="undef" SIGNAME="My_Concat_4_0_OUT3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="My_Concat_4_0" PORT="OUT3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s0_hready_o" SIGIS="undef" SIGNAME="S0_AHB_Slave_pipe_0_s0_hready_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_hsel" SIGIS="undef" SIGNAME="My_Concat_4_1_OUT3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="My_Concat_4_1" PORT="OUT3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s0_hwdata" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_m03_hwdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m03_hwdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s0_hrdata" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_m03_hrdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="m03_hrdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AHB_M2S_cmtcnt_pipe_0_M03_AHB" NAME="S0_AHB" TYPE="TARGET" VLNV="xilinx.com:interface:ahblite:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HTRANS" PHYSICAL="s0_htrans"/>
            <PORTMAP LOGICAL="HPROT" PHYSICAL="s0_hport"/>
            <PORTMAP LOGICAL="HSIZE" PHYSICAL="s0_hsize"/>
            <PORTMAP LOGICAL="HRDATA" PHYSICAL="s0_hrdata"/>
            <PORTMAP LOGICAL="HRESP" PHYSICAL="s0_hresp"/>
            <PORTMAP LOGICAL="HWRITE" PHYSICAL="s0_hwrite"/>
            <PORTMAP LOGICAL="HADDR" PHYSICAL="s0_haddr"/>
            <PORTMAP LOGICAL="HBURST" PHYSICAL="s0_hburst"/>
            <PORTMAP LOGICAL="HWDATA" PHYSICAL="s0_hwdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/fly_v_top_0" HWVERSION="1.0" INSTANCE="fly_v_top_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fly_v_top" VLNV="xilinx.com:user:fly_v_top:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ROM_INST_ADDRESS_START" VALUE="0x0000000C"/>
        <PARAMETER NAME="ROM_INST_SIZE" VALUE="1024"/>
        <PARAMETER NAME="RAM_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="RAM_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="RAM_DATA_DEPTH" VALUE="16"/>
        <PARAMETER NAME="C_M2S_BASE_ADDR" VALUE="0x43C00000"/>
        <PARAMETER NAME="C_M_FIFO_DEPTH" VALUE="8"/>
        <PARAMETER NAME="C_M_FIFO_ADDR_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_M_AHB_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AHB_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="MIO_WIDTH" VALUE="8"/>
        <PARAMETER NAME="USER_EXT_IRQ_NUM" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="risc_v_soc_test_fly_v_top_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="REF_CLK" SIGIS="clk" SIGNAME="External_Ports_REF_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="REF_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="nRST" SIGIS="rst" SIGNAME="External_Ports_nREST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="nREST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="MIO" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_MIO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MIO"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="IRQ_n" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M00_AHB_CLK" SIGIS="clk" SIGNAME="External_Ports_REF_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="REF_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M0_HADDR" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_s00_haddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="s00_haddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M0_HWRITE" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_s00_hwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="s00_hwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M0_HTRANS" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_s00_htrans">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="s00_htrans"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M0_HBURST" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_s00_hburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="s00_hburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M0_HSIZE" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_s00_hsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="s00_hsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M0_HPORT" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_s00_hport">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="s00_hport"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_HRESP" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_s00_hresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="s00_hresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_HREAD_o" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_s00_hready_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="s00_hready_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M0_HWDATA" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_s00_hwdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="s00_hwdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M0_HRDATA" RIGHT="0" SIGIS="undef" SIGNAME="AHB_M2S_cmtcnt_pipe_0_s00_hrdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="s00_hrdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="fly_v_top_0_M00_AHB" NAME="M00_AHB" TYPE="INITIATOR" VLNV="xilinx.com:interface:ahblite:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HTRANS" PHYSICAL="M0_HTRANS"/>
            <PORTMAP LOGICAL="HPROT" PHYSICAL="M0_HPORT"/>
            <PORTMAP LOGICAL="HSIZE" PHYSICAL="M0_HSIZE"/>
            <PORTMAP LOGICAL="HRDATA" PHYSICAL="M0_HRDATA"/>
            <PORTMAP LOGICAL="HRESP" PHYSICAL="S_HRESP"/>
            <PORTMAP LOGICAL="HWRITE" PHYSICAL="M0_HWRITE"/>
            <PORTMAP LOGICAL="HADDR" PHYSICAL="M0_HADDR"/>
            <PORTMAP LOGICAL="HBURST" PHYSICAL="M0_HBURST"/>
            <PORTMAP LOGICAL="HWDATA" PHYSICAL="M0_HWDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xlconcat_0" HWVERSION="2.1" INSTANCE="xlconcat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="4"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="risc_v_soc_test_xlconcat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_s0_hready_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_SPI_LCD_0" PORT="s0_hready_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_s0_hready_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_IIC_0" PORT="s0_hready_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_s0_hready_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_gpio_0" PORT="s0_hready_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="S0_AHB_Slave_pipe_0_s0_hready_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="S0_AHB_Slave_pipe_0" PORT="s0_hready_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_M2S_cmtcnt_pipe_0" PORT="s_hready_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xlconcat_1" HWVERSION="2.1" INSTANCE="xlconcat_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="3"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="risc_v_soc_test_xlconcat_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_IIC_0_iic_INT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_IIC_0" PORT="iic_INT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_SPI_LCD_0_spi_INT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_SPI_LCD_0" PORT="spi_INT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="AHB_Lite_gpio_0_GPIO_INT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AHB_Lite_gpio_0" PORT="GPIO_INT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fly_v_top_0" PORT="IRQ_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
