/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [9:0] celloutsig_0_7z;
  wire [30:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [4:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~(celloutsig_1_7z | celloutsig_1_5z);
  assign celloutsig_1_18z = ~celloutsig_1_15z[2];
  assign celloutsig_1_8z = ~((celloutsig_1_6z | celloutsig_1_0z) & (celloutsig_1_6z | celloutsig_1_5z));
  assign celloutsig_0_4z = celloutsig_0_0z[4] | ~(celloutsig_0_2z);
  assign celloutsig_1_7z = ~(celloutsig_1_2z ^ celloutsig_1_1z);
  assign celloutsig_0_16z = { celloutsig_0_9z[3:0], celloutsig_0_1z, celloutsig_0_12z } >= { celloutsig_0_7z[7:5], celloutsig_0_10z };
  assign celloutsig_0_2z = in_data[55:50] >= in_data[74:69];
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } <= { in_data[172:169], celloutsig_1_0z };
  assign celloutsig_0_3z = ! { celloutsig_0_0z[7:3], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_0z = ! in_data[138:133];
  assign celloutsig_1_3z = ! in_data[191:188];
  assign celloutsig_1_4z = ! { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[165:157], celloutsig_1_0z } || { in_data[170:166], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_1z = celloutsig_0_0z < in_data[68:59];
  assign celloutsig_1_10z = in_data[139:126] < { in_data[151:150], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_1_16z = celloutsig_1_10z & ~(celloutsig_1_1z);
  assign celloutsig_1_5z = celloutsig_1_2z & ~(in_data[172]);
  assign celloutsig_0_8z = celloutsig_0_7z[9] ? { celloutsig_0_0z[7:0], 1'h1, celloutsig_0_7z[8:0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z } : { in_data[86:77], celloutsig_0_5z, celloutsig_0_1z, 1'h0, celloutsig_0_7z[8:0] };
  assign celloutsig_0_9z = celloutsig_0_3z ? in_data[59:53] : celloutsig_0_8z[26:20];
  assign celloutsig_0_11z = celloutsig_0_0z[3] ? celloutsig_0_8z[16:12] : celloutsig_0_5z[5:1];
  assign celloutsig_0_0z = in_data[22:13] | in_data[76:67];
  assign celloutsig_1_19z = { in_data[175:170], celloutsig_1_16z } | { celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_18z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_1_12z = { celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z } | { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_6z = celloutsig_0_4z & celloutsig_0_3z;
  assign celloutsig_0_15z = { celloutsig_0_9z[2], celloutsig_0_11z } >>> celloutsig_0_8z[21:16];
  assign celloutsig_0_5z = { in_data[90:82], celloutsig_0_2z } ~^ in_data[47:38];
  assign celloutsig_0_10z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z } ~^ { celloutsig_0_8z[10:9], celloutsig_0_1z };
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_8z } ^ { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_12z = ~((celloutsig_0_5z[3] & celloutsig_0_10z[2]) | in_data[57]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | in_data[180]);
  always_latch
    if (clkin_data[96]) celloutsig_1_15z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_15z = { celloutsig_1_12z[5:4], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_13z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_7z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_7z = in_data[91:82];
  assign { out_data[128], out_data[102:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
