-- VHDL Entity riscvio_lib.dc_reg.interface
--
-- Created:
--          by - surfer.UNKNOWN (SURFER-A0000001)
--          at - 14:26:22 09.05.2024
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2022.3 Built on 14 Jul 2022 at 13:56:12
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
LIBRARY riscvio_lib;
USE riscvio_lib.isa.all;

ENTITY dc_reg IS
   PORT( 
      clk          : IN     std_logic;
      ctrl_dc_u    : IN     ctrl_sig_t;
      dbta_valid   : IN     boolean;
      pc_dc        : IN     word_T;
      rd_dc_u  : IN     reg_T;
      rs1_dc_u : IN     reg_T;
      rs2_dc_u : IN     reg_T;
      res_n        : IN     std_logic;
      alu_mode_ex  : OUT    alu_mode_T;
      ctrl_ex      : OUT    ctrl_sig_T;
      pc_ex        : OUT    word_T;
      rd_ex    : OUT    reg_T;
      rs1_data : OUT    word_T;
      rs1_ex   : OUT    reg_T;
      rs2_data : OUT    word_T;
      rs2_ex   : OUT    reg_T
   );

-- Declarations

END dc_reg ;

