vendor_name = ModelSim
source_file = 1, and_2
source_file = 1, C:/Users/Thiago/Desktop/Work/Pratica_3/and_2/and_2.vhd
source_file = 1, C:/Users/Thiago/Desktop/Work/Pratica_3/and_2/db/and_2.cbx.xml
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = and_2
instance = comp, \a~I , a, and_2, 1
instance = comp, \b~I , b, and_2, 1
instance = comp, \process_0~2 , process_0~2, and_2, 1
instance = comp, \f~I , f, and_2, 1
