Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testMulti_behav xil_defaultlib.testMulti xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'selection_code' [C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_07/Lab_07_shift_register.srcs/sources_1/new/multi6.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'selection_code' [C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_07/Lab_07_shift_register.srcs/sources_1/new/multi6.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shifter6
Compiling module xil_defaultlib.multi6
Compiling module xil_defaultlib.testMulti
Compiling module xil_defaultlib.glbl
Built simulation snapshot testMulti_behav
