ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccD2KvZc.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_DMA_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_DMA_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_DMA_Init:
  27              	.LFB130:
  28              		.file 1 "Src/dma.c"
   1:Src/dma.c     **** /**
   2:Src/dma.c     ****   ******************************************************************************
   3:Src/dma.c     ****   * @file    dma.c
   4:Src/dma.c     ****   * @brief   This file provides code for the configuration
   5:Src/dma.c     ****   *          of all the requested memory to memory DMA transfers.
   6:Src/dma.c     ****   ******************************************************************************
   7:Src/dma.c     ****   * @attention
   8:Src/dma.c     ****   *
   9:Src/dma.c     ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Src/dma.c     ****   * All rights reserved.</center></h2>
  11:Src/dma.c     ****   *
  12:Src/dma.c     ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Src/dma.c     ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Src/dma.c     ****   * the License. You may obtain a copy of the License at:
  15:Src/dma.c     ****   *                             www.st.com/SLA0044
  16:Src/dma.c     ****   *
  17:Src/dma.c     ****   ******************************************************************************
  18:Src/dma.c     ****   */
  19:Src/dma.c     **** 
  20:Src/dma.c     **** /* Includes ------------------------------------------------------------------*/
  21:Src/dma.c     **** #include "dma.h"
  22:Src/dma.c     **** 
  23:Src/dma.c     **** /* USER CODE BEGIN 0 */
  24:Src/dma.c     **** 
  25:Src/dma.c     **** /* USER CODE END 0 */
  26:Src/dma.c     **** 
  27:Src/dma.c     **** /*----------------------------------------------------------------------------*/
  28:Src/dma.c     **** /* Configure DMA                                                              */
  29:Src/dma.c     **** /*----------------------------------------------------------------------------*/
  30:Src/dma.c     **** 
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccD2KvZc.s 			page 2


  31:Src/dma.c     **** /* USER CODE BEGIN 1 */
  32:Src/dma.c     **** 
  33:Src/dma.c     **** /* USER CODE END 1 */
  34:Src/dma.c     **** DMA_HandleTypeDef hdma_memtomem_dma2_stream0;
  35:Src/dma.c     **** 
  36:Src/dma.c     **** /**
  37:Src/dma.c     ****   * Enable DMA controller clock
  38:Src/dma.c     ****   * Configure DMA for memory to memory transfers
  39:Src/dma.c     ****   *   hdma_memtomem_dma2_stream0
  40:Src/dma.c     ****   */
  41:Src/dma.c     **** void MX_DMA_Init(void)
  42:Src/dma.c     **** {
  29              		.loc 1 42 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  43:Src/dma.c     **** 
  44:Src/dma.c     ****   /* DMA controller clock enable */
  45:Src/dma.c     ****   __HAL_RCC_DMA2_CLK_ENABLE();
  40              		.loc 1 45 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 45 3 view .LVU2
  43 0004 0023     		movs	r3, #0
  44 0006 0193     		str	r3, [sp, #4]
  45              		.loc 1 45 3 view .LVU3
  46 0008 174A     		ldr	r2, .L5
  47 000a 116B     		ldr	r1, [r2, #48]
  48 000c 41F48001 		orr	r1, r1, #4194304
  49 0010 1163     		str	r1, [r2, #48]
  50              		.loc 1 45 3 view .LVU4
  51 0012 126B     		ldr	r2, [r2, #48]
  52 0014 02F48002 		and	r2, r2, #4194304
  53 0018 0192     		str	r2, [sp, #4]
  54              		.loc 1 45 3 view .LVU5
  55 001a 019A     		ldr	r2, [sp, #4]
  56              	.LBE2:
  57              		.loc 1 45 3 view .LVU6
  46:Src/dma.c     **** 
  47:Src/dma.c     ****   /* Configure DMA request hdma_memtomem_dma2_stream0 on DMA2_Stream0 */
  48:Src/dma.c     ****   hdma_memtomem_dma2_stream0.Instance = DMA2_Stream0;
  58              		.loc 1 48 3 view .LVU7
  59              		.loc 1 48 39 is_stmt 0 view .LVU8
  60 001c 1348     		ldr	r0, .L5+4
  61 001e 144A     		ldr	r2, .L5+8
  62 0020 0260     		str	r2, [r0]
  49:Src/dma.c     ****   hdma_memtomem_dma2_stream0.Init.Channel = DMA_CHANNEL_0;
  63              		.loc 1 49 3 is_stmt 1 view .LVU9
  64              		.loc 1 49 43 is_stmt 0 view .LVU10
  65 0022 4360     		str	r3, [r0, #4]
  50:Src/dma.c     ****   hdma_memtomem_dma2_stream0.Init.Direction = DMA_MEMORY_TO_MEMORY;
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccD2KvZc.s 			page 3


  66              		.loc 1 50 3 is_stmt 1 view .LVU11
  67              		.loc 1 50 45 is_stmt 0 view .LVU12
  68 0024 8022     		movs	r2, #128
  69 0026 8260     		str	r2, [r0, #8]
  51:Src/dma.c     ****   hdma_memtomem_dma2_stream0.Init.PeriphInc = DMA_PINC_ENABLE;
  70              		.loc 1 51 3 is_stmt 1 view .LVU13
  71              		.loc 1 51 45 is_stmt 0 view .LVU14
  72 0028 4FF40072 		mov	r2, #512
  73 002c C260     		str	r2, [r0, #12]
  52:Src/dma.c     ****   hdma_memtomem_dma2_stream0.Init.MemInc = DMA_MINC_ENABLE;
  74              		.loc 1 52 3 is_stmt 1 view .LVU15
  75              		.loc 1 52 42 is_stmt 0 view .LVU16
  76 002e 4FF48062 		mov	r2, #1024
  77 0032 0261     		str	r2, [r0, #16]
  53:Src/dma.c     ****   hdma_memtomem_dma2_stream0.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
  78              		.loc 1 53 3 is_stmt 1 view .LVU17
  79              		.loc 1 53 55 is_stmt 0 view .LVU18
  80 0034 4FF40062 		mov	r2, #2048
  81 0038 4261     		str	r2, [r0, #20]
  54:Src/dma.c     ****   hdma_memtomem_dma2_stream0.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
  82              		.loc 1 54 3 is_stmt 1 view .LVU19
  83              		.loc 1 54 52 is_stmt 0 view .LVU20
  84 003a 4FF40052 		mov	r2, #8192
  85 003e 8261     		str	r2, [r0, #24]
  55:Src/dma.c     ****   hdma_memtomem_dma2_stream0.Init.Mode = DMA_NORMAL;
  86              		.loc 1 55 3 is_stmt 1 view .LVU21
  87              		.loc 1 55 40 is_stmt 0 view .LVU22
  88 0040 C361     		str	r3, [r0, #28]
  56:Src/dma.c     ****   hdma_memtomem_dma2_stream0.Init.Priority = DMA_PRIORITY_VERY_HIGH;
  89              		.loc 1 56 3 is_stmt 1 view .LVU23
  90              		.loc 1 56 44 is_stmt 0 view .LVU24
  91 0042 4FF44032 		mov	r2, #196608
  92 0046 0262     		str	r2, [r0, #32]
  57:Src/dma.c     ****   hdma_memtomem_dma2_stream0.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
  93              		.loc 1 57 3 is_stmt 1 view .LVU25
  94              		.loc 1 57 44 is_stmt 0 view .LVU26
  95 0048 0422     		movs	r2, #4
  96 004a 4262     		str	r2, [r0, #36]
  58:Src/dma.c     ****   hdma_memtomem_dma2_stream0.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
  97              		.loc 1 58 3 is_stmt 1 view .LVU27
  98              		.loc 1 58 49 is_stmt 0 view .LVU28
  99 004c 0322     		movs	r2, #3
 100 004e 8262     		str	r2, [r0, #40]
  59:Src/dma.c     ****   hdma_memtomem_dma2_stream0.Init.MemBurst = DMA_MBURST_SINGLE;
 101              		.loc 1 59 3 is_stmt 1 view .LVU29
 102              		.loc 1 59 44 is_stmt 0 view .LVU30
 103 0050 C362     		str	r3, [r0, #44]
  60:Src/dma.c     ****   hdma_memtomem_dma2_stream0.Init.PeriphBurst = DMA_PBURST_SINGLE;
 104              		.loc 1 60 3 is_stmt 1 view .LVU31
 105              		.loc 1 60 47 is_stmt 0 view .LVU32
 106 0052 0363     		str	r3, [r0, #48]
  61:Src/dma.c     ****   if (HAL_DMA_Init(&hdma_memtomem_dma2_stream0) != HAL_OK)
 107              		.loc 1 61 3 is_stmt 1 view .LVU33
 108              		.loc 1 61 7 is_stmt 0 view .LVU34
 109 0054 FFF7FEFF 		bl	HAL_DMA_Init
 110              	.LVL0:
 111              		.loc 1 61 6 view .LVU35
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccD2KvZc.s 			page 4


 112 0058 10B9     		cbnz	r0, .L4
 113              	.L1:
  62:Src/dma.c     ****   {
  63:Src/dma.c     ****     Error_Handler();
  64:Src/dma.c     ****   }
  65:Src/dma.c     **** 
  66:Src/dma.c     **** }
 114              		.loc 1 66 1 view .LVU36
 115 005a 03B0     		add	sp, sp, #12
 116              	.LCFI2:
 117              		.cfi_remember_state
 118              		.cfi_def_cfa_offset 4
 119              		@ sp needed
 120 005c 5DF804FB 		ldr	pc, [sp], #4
 121              	.L4:
 122              	.LCFI3:
 123              		.cfi_restore_state
  63:Src/dma.c     ****   }
 124              		.loc 1 63 5 is_stmt 1 view .LVU37
 125 0060 FFF7FEFF 		bl	Error_Handler
 126              	.LVL1:
 127              		.loc 1 66 1 is_stmt 0 view .LVU38
 128 0064 F9E7     		b	.L1
 129              	.L6:
 130 0066 00BF     		.align	2
 131              	.L5:
 132 0068 00380240 		.word	1073887232
 133 006c 00000000 		.word	.LANCHOR0
 134 0070 10640240 		.word	1073898512
 135              		.cfi_endproc
 136              	.LFE130:
 138              		.global	hdma_memtomem_dma2_stream0
 139              		.section	.bss.hdma_memtomem_dma2_stream0,"aw",%nobits
 140              		.align	2
 141              		.set	.LANCHOR0,. + 0
 144              	hdma_memtomem_dma2_stream0:
 145 0000 00000000 		.space	96
 145      00000000 
 145      00000000 
 145      00000000 
 145      00000000 
 146              		.text
 147              	.Letext0:
 148              		.file 2 "/Users/nhantt/tools/stm32/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machin
 149              		.file 3 "/Users/nhantt/tools/stm32/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_s
 150              		.file 4 "/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Drivers/CMSIS/Device/ST/STM32F
 151              		.file 5 "/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Drivers/STM32F4xx_HAL_Driver/I
 152              		.file 6 "/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Drivers/STM32F4xx_HAL_Driver/I
 153              		.file 7 "Inc/main.h"
 154              		.file 8 "Inc/dma.h"
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccD2KvZc.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 dma.c
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccD2KvZc.s:18     .text.MX_DMA_Init:0000000000000000 $t
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccD2KvZc.s:26     .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccD2KvZc.s:132    .text.MX_DMA_Init:0000000000000068 $d
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccD2KvZc.s:144    .bss.hdma_memtomem_dma2_stream0:0000000000000000 hdma_memtomem_dma2_stream0
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccD2KvZc.s:140    .bss.hdma_memtomem_dma2_stream0:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_DMA_Init
Error_Handler
