INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project_1/project_1.ip_user_files/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/sim/VideoBuffer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project_1/project_1.ip_user_files/bd/VideoBuffer/sim/VideoBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project_1/project_1.ip_user_files/bd/clockGen/ip/clockGen_clk_wiz_0_0/clockGen_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockGen_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project_1/project_1.ip_user_files/bd/clockGen/ip/clockGen_clk_wiz_0_0/clockGen_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockGen_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project_1/project_1.ip_user_files/bd/clockGen/sim/clockGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project_1/project_1.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project_1/project_1.srcs/sources_1/new/HDMI_FrameRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameRead
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project_1/project_1.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project_1/project_1.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project_1/project_1.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project_1/project_1.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project_1/project_1.srcs/sources_1/new/InputRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputRead
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project_1/project_1.srcs/sources_1/new/Mem_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project_1/project_1.srcs/sources_1/new/Mem_Writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project_1/project_1.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project_1/project_1.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project_1/project_1.gen/sources_1/bd/clockGen/hdl/clockGen_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockGen_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project_1/project_1.srcs/sources_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project_1/project_1.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2458] undeclared symbol TMDS_P, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project_1/project_1.srcs/sim_1/new/test_tb.v:46]
INFO: [VRFC 10-2458] undeclared symbol TMDS_N, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/project_1/project_1.srcs/sim_1/new/test_tb.v:47]
