Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Thu Jan 22 19:17:29 2026
| Host         : DESKTOP-6GRI2EI running 64-bit major release  (build 9200)
| Command      : report_utilization -file hdmi_tx_bd_wrapper_utilization_placed.rpt -pb hdmi_tx_bd_wrapper_utilization_placed.pb
| Design       : hdmi_tx_bd_wrapper
| Device       : xcau15p-ffvb676-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 13572 |     0 |          0 |     77760 | 17.45 |
|   LUT as Logic             | 12956 |     0 |          0 |     77760 | 16.66 |
|   LUT as Memory            |   616 |     0 |          0 |     40320 |  1.53 |
|     LUT as Distributed RAM |   325 |     0 |            |           |       |
|     LUT as Shift Register  |   291 |     0 |            |           |       |
| CLB Registers              | 18729 |     0 |          0 |    155520 | 12.04 |
|   Register as Flip Flop    | 18729 |     0 |          0 |    155520 | 12.04 |
|   Register as Latch        |     0 |     0 |          0 |    155520 |  0.00 |
| CARRY8                     |   398 |     0 |          0 |      9720 |  4.09 |
| F7 Muxes                   |   210 |     0 |          0 |     38880 |  0.54 |
| F8 Muxes                   |     0 |     0 |          0 |     19440 |  0.00 |
| F9 Muxes                   |     0 |     0 |          0 |      9720 |  0.00 |
| Unique Control Sets        |   995 |       |          0 |     19440 |  5.12 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.
** Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 157   |          Yes |           - |          Set |
| 1507  |          Yes |           - |        Reset |
| 866   |          Yes |         Set |            - |
| 16199 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  3318 |     0 |          0 |      9720 | 34.14 |
|   CLBL                                     |  1541 |     0 |            |           |       |
|   CLBM                                     |  1777 |     0 |            |           |       |
| LUT as Logic                               | 12956 |     0 |          0 |     77760 | 16.66 |
|   using O5 output only                     |   358 |       |            |           |       |
|   using O6 output only                     |  9570 |       |            |           |       |
|   using O5 and O6                          |  3028 |       |            |           |       |
| LUT as Memory                              |   616 |     0 |          0 |     40320 |  1.53 |
|   LUT as Distributed RAM                   |   325 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    17 |       |            |           |       |
|     using O5 and O6                        |   308 |       |            |           |       |
|   LUT as Shift Register                    |   291 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   278 |       |            |           |       |
|     using O5 and O6                        |    13 |       |            |           |       |
| CLB Registers                              | 18729 |     0 |          0 |    155520 | 12.04 |
|   Register driven from within the CLB      |  8510 |       |            |           |       |
|   Register driven from outside the CLB     | 10219 |       |            |           |       |
|     LUT in front of the register is unused |  7561 |       |            |           |       |
|     LUT in front of the register is used   |  2658 |       |            |           |       |
+--------------------------------------------+-------+-------+------------+-----------+-------+


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   30 |     0 |          0 |       144 | 20.83 |
|   RAMB36/FIFO*    |    8 |     0 |          0 |       144 |  5.56 |
|     RAMB36E2 only |    8 |       |            |           |       |
|   RAMB18          |   44 |     0 |          0 |       288 | 15.28 |
|     RAMB18E2 only |   44 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   53 |     0 |          0 |       576 |  9.20 |
|   DSP48E2 only |   53 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   11 |    11 |          0 |       228 |  4.82 |
|   HPIOB_M        |    2 |     2 |          0 |        72 |  2.78 |
|     INPUT        |    1 |       |            |           |       |
|     OUTPUT       |    1 |       |            |           |       |
|     BIDIR        |    0 |       |            |           |       |
|   HPIOB_S        |    4 |     4 |          0 |        72 |  5.56 |
|     INPUT        |    2 |       |            |           |       |
|     OUTPUT       |    2 |       |            |           |       |
|     BIDIR        |    0 |       |            |           |       |
|   HDIOB_M        |    1 |     1 |          0 |        36 |  2.78 |
|     INPUT        |    0 |       |            |           |       |
|     OUTPUT       |    0 |       |            |           |       |
|     BIDIR        |    1 |       |            |           |       |
|   HDIOB_S        |    2 |     2 |          0 |        36 |  5.56 |
|     INPUT        |    0 |       |            |           |       |
|     OUTPUT       |    1 |       |            |           |       |
|     BIDIR        |    1 |       |            |           |       |
|   HPIOB_SNGL     |    2 |     2 |          0 |        12 | 16.67 |
|     INPUT        |    1 |       |            |           |       |
|     OUTPUT       |    1 |       |            |           |       |
|     BIDIR        |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |        72 |  1.39 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        36 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    1 |     1 |          0 |       936 |  0.11 |
|   OSERDES        |    1 |     1 |            |           |       |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    8 |     0 |          0 |        84 |  9.52 |
| BUFGCE_DIV |    0 |     0 |          0 |        12 |  0.00 |
| BUFG_GT    |    8 |     0 |          0 |        72 | 11.11 |
| BUFGCTRL*  |    0 |     0 |          0 |        24 |  0.00 |
| PLL        |    0 |     0 |          0 |         6 |  0.00 |
| MMCM       |    2 |     0 |          0 |         3 | 66.67 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    3 |     3 |          0 |        12 | 25.00 |
| GTHE4_COMMON    |    1 |     0 |          0 |         3 | 33.33 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         6 |  0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 16199 |            Register |
| LUT6          |  5039 |                 CLB |
| LUT4          |  2967 |                 CLB |
| LUT5          |  2570 |                 CLB |
| LUT3          |  2445 |                 CLB |
| LUT2          |  2235 |                 CLB |
| FDCE          |  1507 |            Register |
| FDSE          |   866 |            Register |
| LUT1          |   728 |                 CLB |
| RAMD32        |   562 |                 CLB |
| CARRY8        |   398 |                 CLB |
| SRL16E        |   284 |                 CLB |
| MUXF7         |   210 |                 CLB |
| FDPE          |   157 |            Register |
| RAMS32        |    54 |                 CLB |
| DSP48E2       |    53 |          Arithmetic |
| RAMB18E2      |    44 |            BLOCKRAM |
| RAMD64E       |    16 |                 CLB |
| SRLC32E       |    13 |                 CLB |
| RAMB36E2      |     8 |            BLOCKRAM |
| BUFG_GT       |     8 |               Clock |
| BUFGCE        |     8 |               Clock |
| SRLC16E       |     7 |                 CLB |
| BUFG_GT_SYNC  |     7 |               Clock |
| IBUFCTRL      |     5 |              Others |
| OBUFT         |     4 |                 I/O |
| INBUF         |     4 |                 I/O |
| OBUF          |     3 |                 I/O |
| GTHE4_CHANNEL |     3 |            Advanced |
| MMCME4_ADV    |     2 |               Clock |
| RAMS64E       |     1 |                 CLB |
| OSERDESE3     |     1 |                 I/O |
| INV           |     1 |                 CLB |
| IBUFDS_GTE4   |     1 |                 I/O |
| GTHE4_COMMON  |     1 |            Advanced |
| DIFFINBUF     |     1 |                 I/O |
| BSCANE2       |     1 |       Configuration |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------------------------+------+
|                   Ref Name                   | Used |
+----------------------------------------------+------+
| hdmi_tx_bd_vid_phy_controller_0_0            |    1 |
| hdmi_tx_bd_v_tpg_0_0                         |    1 |
| hdmi_tx_bd_v_hdmi_tx_ss_0_0                  |    1 |
| hdmi_tx_bd_rst_microblaze_0_clk_wiz_1_100M_1 |    1 |
| hdmi_tx_bd_proc_sys_reset_0_0                |    1 |
| hdmi_tx_bd_microblaze_0_clk_wiz_1_0          |    1 |
| hdmi_tx_bd_microblaze_0_axi_periph_1         |    1 |
| hdmi_tx_bd_microblaze_0_axi_intc_1           |    1 |
| hdmi_tx_bd_microblaze_0_1                    |    1 |
| hdmi_tx_bd_mdm_1_1                           |    1 |
| hdmi_tx_bd_lmb_bram_1                        |    1 |
| hdmi_tx_bd_ilmb_v10_1                        |    1 |
| hdmi_tx_bd_ilmb_bram_if_cntlr_1              |    1 |
| hdmi_tx_bd_dlmb_v10_1                        |    1 |
| hdmi_tx_bd_dlmb_bram_if_cntlr_1              |    1 |
| hdmi_tx_bd_axi_iic_0_0                       |    1 |
| bd_2339_v_tc_0                               |    1 |
| bd_2339_v_hdmi_tx_0                          |    1 |
| bd_2339_v_axi4s_vid_out_0                    |    1 |
| bd_2339_axi_smartconnect_0                   |    1 |
+----------------------------------------------+------+


