###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID caddy13)
#  Generated on:      Sun Jul 11 16:17:09 2021
#  Design:            deconv_kernel_estimator_top_level
#  Command:           timeDesign -preplace -hold -expandedViews -prefix preplace -outDir reports
###############################################################
Path 1: MET Clock Gating Hold Check with Pin iir_notch_filter_inst/clk_gate_
state_r_reg/latch/CLK 
Endpoint:   iir_notch_filter_inst/clk_gate_state_r_reg/latch/GATE (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/state_r_reg_2_/Q                (v) triggered 
by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.037
+ Phase Shift                   0.000
= Required Time                -0.037
  Arrival Time                  0.263
  Slack Time                    0.300
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                  |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                  | clk ^           |                            | 0.000 |       |   0.000 |   -0.300 | 
     | iir_notch_filter_inst/clk_gate_state_r_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.300 | 
     | iir_notch_filter_inst/clk_gate_state_r_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.300 | 
     | iir_notch_filter_inst/state_r_reg_2_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.300 | 
     | iir_notch_filter_inst/state_r_reg_2_             | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.055 | 0.219 |   0.219 |   -0.081 | 
     | iir_notch_filter_inst/U207                       |                 | sky130_fd_sc_hd__nand3_1   | 0.055 | 0.000 |   0.219 |   -0.081 | 
     | iir_notch_filter_inst/U207                       | A v -> Y ^      | sky130_fd_sc_hd__nand3_1   | 0.035 | 0.044 |   0.263 |   -0.037 | 
     | iir_notch_filter_inst/clk_gate_state_r_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.035 | 0.000 |   0.263 |   -0.037 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                  |       |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                  | clk ^ |                            | 0.000 |       |   0.000 |    0.300 | 
     | iir_notch_filter_inst/clk_gate_state_r_reg/latch |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Clock Gating Hold Check with Pin clk_gate_config_nfft_reg/latch/CLK 
Endpoint:   clk_gate_config_nfft_reg/latch/GATE (^) checked with  leading edge 
of 'ideal_clock'
Beginpoint: nfft_cntr_en_d1_reg/Q               (^) triggered by  leading edge 
of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.038
+ Phase Shift                   0.000
= Required Time                -0.038
  Arrival Time                  0.270
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |              |                            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^        |                            | 0.000 |       |   0.000 |   -0.308 | 
     | nfft_cntr_en_d1_reg            |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.308 | 
     | nfft_cntr_en_d1_reg            | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.045 | 0.195 |   0.195 |   -0.112 | 
     | U200                           |              | sky130_fd_sc_hd__o21ai_1   | 0.045 | 0.000 |   0.195 |   -0.112 | 
     | U200                           | A2 ^ -> Y v  | sky130_fd_sc_hd__o21ai_1   | 0.025 | 0.037 |   0.232 |   -0.075 | 
     | U201                           |              | sky130_fd_sc_hd__a21oi_1   | 0.025 | 0.000 |   0.232 |   -0.075 | 
     | U201                           | B1 v -> Y ^  | sky130_fd_sc_hd__a21oi_1   | 0.040 | 0.038 |   0.270 |   -0.038 | 
     | clk_gate_config_nfft_reg/latch |              | sky130_fd_sc_hd__sdlclkp_1 | 0.040 | 0.000 |   0.270 |   -0.038 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |       |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^ |                            | 0.000 |       |   0.000 |    0.308 | 
     | clk_gate_config_nfft_reg/latch |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.308 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Clock Gating Hold Check with Pin tf_coeff_sram_interface_inst/clk_
gate_radr_r_reg/latch/CLK 
Endpoint:   tf_coeff_sram_interface_inst/clk_gate_radr_r_reg/latch/GATE (^) 
checked with  leading edge of 'ideal_clock'
Beginpoint: serializer_inst/sender_deq_reg/Q                            (^) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.037
+ Phase Shift                   0.000
= Required Time                -0.037
  Arrival Time                  0.274
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                            | 0.000 |       |   0.000 |   -0.311 | 
     | serializer_inst/sender_deq_reg                     |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.311 | 
     | serializer_inst/sender_deq_reg                     | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.056 | 0.203 |   0.203 |   -0.108 | 
     | tf_coeff_sram_interface_inst/U53                   |              | sky130_fd_sc_hd__or2_0     | 0.056 | 0.000 |   0.203 |   -0.108 | 
     | tf_coeff_sram_interface_inst/U53                   | A ^ -> X ^   | sky130_fd_sc_hd__or2_0     | 0.037 | 0.071 |   0.274 |   -0.037 | 
     | tf_coeff_sram_interface_inst/clk_gate_radr_r_reg/l |              | sky130_fd_sc_hd__sdlclkp_1 | 0.037 | 0.000 |   0.274 |   -0.037 | 
     | atch                                               |              |                            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |    0.311 | 
     | tf_coeff_sram_interface_inst/clk_gate_radr_r_reg/l |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.311 | 
     | atch                                               |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Clock Gating Hold Check with Pin deconv_kernel_magnitude_sram_
interface_inst/clk_gate_radr_r_reg/latch/CLK 
Endpoint:   deconv_kernel_magnitude_sram_interface_inst/clk_gate_radr_r_reg/
latch/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: serializer_inst/sender_deq_reg/Q                                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.037
+ Phase Shift                   0.000
= Required Time                -0.037
  Arrival Time                  0.274
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                            | 0.000 |       |   0.000 |   -0.311 | 
     | serializer_inst/sender_deq_reg                     |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.311 | 
     | serializer_inst/sender_deq_reg                     | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.056 | 0.203 |   0.203 |   -0.108 | 
     | deconv_kernel_magnitude_sram_interface_inst/U28    |              | sky130_fd_sc_hd__or2_0     | 0.056 | 0.000 |   0.203 |   -0.108 | 
     | deconv_kernel_magnitude_sram_interface_inst/U28    | A ^ -> X ^   | sky130_fd_sc_hd__or2_0     | 0.037 | 0.071 |   0.274 |   -0.037 | 
     | deconv_kernel_magnitude_sram_interface_inst/clk_ga |              | sky130_fd_sc_hd__sdlclkp_1 | 0.037 | 0.000 |   0.274 |   -0.037 | 
     | te_radr_r_reg/latch                                |              |                            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |    0.311 | 
     | deconv_kernel_magnitude_sram_interface_inst/clk_ga |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.311 | 
     | te_radr_r_reg/latch                                |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Clock Gating Hold Check with Pin phase_vec_sram_interface_inst/clk_
gate_radr_r_reg/latch/CLK 
Endpoint:   phase_vec_sram_interface_inst/clk_gate_radr_r_reg/latch/GATE (^) 
checked with  leading edge of 'ideal_clock'
Beginpoint: serializer_inst/sender_deq_reg/Q                             (^) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.037
+ Phase Shift                   0.000
= Required Time                -0.037
  Arrival Time                  0.274
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                            | 0.000 |       |   0.000 |   -0.311 | 
     | serializer_inst/sender_deq_reg                     |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.311 | 
     | serializer_inst/sender_deq_reg                     | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.056 | 0.203 |   0.203 |   -0.108 | 
     | phase_vec_sram_interface_inst/U41                  |              | sky130_fd_sc_hd__or2_0     | 0.056 | 0.000 |   0.203 |   -0.108 | 
     | phase_vec_sram_interface_inst/U41                  | A ^ -> X ^   | sky130_fd_sc_hd__or2_0     | 0.037 | 0.071 |   0.274 |   -0.037 | 
     | phase_vec_sram_interface_inst/clk_gate_radr_r_reg/ |              | sky130_fd_sc_hd__sdlclkp_1 | 0.037 | 0.000 |   0.274 |   -0.037 | 
     | latch                                              |              |                            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |    0.311 | 
     | phase_vec_sram_interface_inst/clk_gate_radr_r_reg/ |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.311 | 
     | latch                                              |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Clock Gating Hold Check with Pin deconv_kernel_phase_sram_interface_
inst/clk_gate_radr_r_reg/latch/CLK 
Endpoint:   deconv_kernel_phase_sram_interface_inst/clk_gate_radr_r_reg/latch/
GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: serializer_inst/sender_deq_reg/Q                                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.037
+ Phase Shift                   0.000
= Required Time                -0.037
  Arrival Time                  0.274
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                            | 0.000 |       |   0.000 |   -0.311 | 
     | serializer_inst/sender_deq_reg                     |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.311 | 
     | serializer_inst/sender_deq_reg                     | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.056 | 0.203 |   0.203 |   -0.108 | 
     | deconv_kernel_phase_sram_interface_inst/U28        |              | sky130_fd_sc_hd__or2_0     | 0.056 | 0.000 |   0.203 |   -0.108 | 
     | deconv_kernel_phase_sram_interface_inst/U28        | A ^ -> X ^   | sky130_fd_sc_hd__or2_0     | 0.037 | 0.071 |   0.274 |   -0.037 | 
     | deconv_kernel_phase_sram_interface_inst/clk_gate_r |              | sky130_fd_sc_hd__sdlclkp_1 | 0.037 | 0.000 |   0.274 |   -0.037 | 
     | adr_r_reg/latch                                    |              |                            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |    0.311 | 
     | deconv_kernel_phase_sram_interface_inst/clk_gate_r |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.311 | 
     | adr_r_reg/latch                                    |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Clock Gating Hold Check with Pin clk_gate_nfft_cntr_reg/latch/CLK 
Endpoint:   clk_gate_nfft_cntr_reg/latch/GATE (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: nfft_cntr_en_reg/Q                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.037
+ Phase Shift                   0.000
= Required Time                -0.037
  Arrival Time                  0.282
  Slack Time                    0.319
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                              |              |                            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                              | clk ^        |                            | 0.000 |       |   0.000 |   -0.319 | 
     | nfft_cntr_en_reg             |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.319 | 
     | nfft_cntr_en_reg             | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.064 | 0.209 |   0.209 |   -0.110 | 
     | U182                         |              | sky130_fd_sc_hd__or2_0     | 0.064 | 0.000 |   0.209 |   -0.110 | 
     | U182                         | A ^ -> X ^   | sky130_fd_sc_hd__or2_0     | 0.036 | 0.072 |   0.282 |   -0.037 | 
     | clk_gate_nfft_cntr_reg/latch |              | sky130_fd_sc_hd__sdlclkp_1 | 0.036 | 0.000 |   0.282 |   -0.037 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                              |       |                            |       |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                              | clk ^ |                            | 0.000 |       |   0.000 |    0.319 | 
     | clk_gate_nfft_cntr_reg/latch |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.319 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 8: MET Clock Gating Hold Check with Pin iir_notch_filter_inst/clk_gate_
reset_filt_reg/latch/CLK 
Endpoint:   iir_notch_filter_inst/clk_gate_reset_filt_reg/latch/GATE (^) 
checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/state_r_reg_2_/Q                   (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.039
+ Phase Shift                   0.000
= Required Time                -0.039
  Arrival Time                  0.290
  Slack Time                    0.329
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.329 | 
     | iir_notch_filter_inst/clk_gate_state_r_reg/latch   |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.329 | 
     | iir_notch_filter_inst/clk_gate_state_r_reg/latch   | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.329 | 
     | iir_notch_filter_inst/state_r_reg_2_               |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.329 | 
     | iir_notch_filter_inst/state_r_reg_2_               | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.055 | 0.219 |   0.219 |   -0.110 | 
     | iir_notch_filter_inst/U314                         |                 | sky130_fd_sc_hd__a21oi_1   | 0.055 | 0.000 |   0.219 |   -0.110 | 
     | iir_notch_filter_inst/U314                         | A1 v -> Y ^     | sky130_fd_sc_hd__a21oi_1   | 0.050 | 0.071 |   0.290 |   -0.039 | 
     | iir_notch_filter_inst/clk_gate_reset_filt_reg/latc |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.050 | 0.000 |   0.290 |   -0.039 | 
     | h                                                  |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |    0.329 | 
     | iir_notch_filter_inst/clk_gate_reset_filt_reg/latc |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.329 | 
     | h                                                  |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Clock Gating Hold Check with Pin clk_gate_coeff_table_base_addr_
bypass_reg/latch/CLK 
Endpoint:   clk_gate_coeff_table_base_addr_bypass_reg/latch/GATE (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                    (^) triggered 
by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.042
+ Phase Shift                   0.000
= Required Time                -0.042
  Arrival Time                  0.290
  Slack Time                    0.332
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                 | clk ^        |                            | 0.000 |       |   0.000 |   -0.332 | 
     | deserializer_inst/out_valid_reg                 |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.332 | 
     | deserializer_inst/out_valid_reg                 | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.043 | 0.193 |   0.193 |   -0.139 | 
     | U160                                            |              | sky130_fd_sc_hd__inv_2     | 0.043 | 0.000 |   0.193 |   -0.139 | 
     | U160                                            | A ^ -> Y v   | sky130_fd_sc_hd__inv_2     | 0.028 | 0.033 |   0.226 |   -0.105 | 
     | U199                                            |              | sky130_fd_sc_hd__nor3_1    | 0.028 | 0.000 |   0.226 |   -0.105 | 
     | U199                                            | C v -> Y ^   | sky130_fd_sc_hd__nor3_1    | 0.086 | 0.064 |   0.290 |   -0.042 | 
     | clk_gate_coeff_table_base_addr_bypass_reg/latch |              | sky130_fd_sc_hd__sdlclkp_1 | 0.086 | 0.000 |   0.290 |   -0.042 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                 |       |                            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                 | clk ^ |                            | 0.000 |       |   0.000 |    0.332 | 
     | clk_gate_coeff_table_base_addr_bypass_reg/latch |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.332 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Clock Gating Hold Check with Pin clk_gate_a_coeffs_reg_1_/latch/
CLK 
Endpoint:   clk_gate_a_coeffs_reg_1_/latch/GATE (v) checked with  leading edge 
of 'ideal_clock'
Beginpoint: state_r_reg_1_/Q                    (^) triggered by  leading edge 
of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.094
+ Phase Shift                   0.000
= Required Time                -0.094
  Arrival Time                  0.258
  Slack Time                    0.352
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |              |                            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^        |                            | 0.000 |       |   0.000 |   -0.352 | 
     | state_r_reg_1_                 |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.352 | 
     | state_r_reg_1_                 | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.078 | 0.219 |   0.219 |   -0.133 | 
     | U187                           |              | sky130_fd_sc_hd__nor3_1    | 0.078 | 0.000 |   0.219 |   -0.133 | 
     | U187                           | A ^ -> Y v   | sky130_fd_sc_hd__nor3_1    | 0.026 | 0.040 |   0.258 |   -0.094 | 
     | clk_gate_a_coeffs_reg_1_/latch |              | sky130_fd_sc_hd__sdlclkp_1 | 0.026 | 0.000 |   0.258 |   -0.094 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |       |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^ |                            | 0.000 |       |   0.000 |    0.352 | 
     | clk_gate_a_coeffs_reg_1_/latch |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.352 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Clock Gating Hold Check with Pin clk_gate_a_coeffs_reg_2_/latch/
CLK 
Endpoint:   clk_gate_a_coeffs_reg_2_/latch/GATE (^) checked with  leading edge 
of 'ideal_clock'
Beginpoint: state_r_reg_2_/Q                    (^) triggered by  leading edge 
of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.042
+ Phase Shift                   0.000
= Required Time                -0.042
  Arrival Time                  0.331
  Slack Time                    0.373
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |              |                            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^        |                            | 0.000 |       |   0.000 |   -0.373 | 
     | state_r_reg_2_                 |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.373 | 
     | state_r_reg_2_                 | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.064 | 0.208 |   0.208 |   -0.165 | 
     | U188                           |              | sky130_fd_sc_hd__nand2_1   | 0.064 | 0.000 |   0.208 |   -0.165 | 
     | U188                           | A ^ -> Y v   | sky130_fd_sc_hd__nand2_1   | 0.047 | 0.054 |   0.263 |   -0.111 | 
     | U189                           |              | sky130_fd_sc_hd__nor3_1    | 0.047 | 0.000 |   0.263 |   -0.111 | 
     | U189                           | C v -> Y ^   | sky130_fd_sc_hd__nor3_1    | 0.085 | 0.069 |   0.331 |   -0.042 | 
     | clk_gate_a_coeffs_reg_2_/latch |              | sky130_fd_sc_hd__sdlclkp_1 | 0.085 | 0.000 |   0.331 |   -0.042 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |       |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^ |                            | 0.000 |       |   0.000 |    0.373 | 
     | clk_gate_a_coeffs_reg_2_/latch |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.373 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Clock Gating Hold Check with Pin deconv_kernel_magnitude_sram_
interface_inst/clk_gate_wadr_r_reg/latch/CLK 
Endpoint:   deconv_kernel_magnitude_sram_interface_inst/clk_gate_wadr_r_reg/
latch/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/tf_val_valid_reg/Q                            
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.037
+ Phase Shift                   0.000
= Required Time                -0.037
  Arrival Time                  0.348
  Slack Time                    0.385
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.385 | 
     | iir_notch_filter_inst/clk_gate_reset_filt_reg/latc |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.385 | 
     | h                                                  |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/clk_gate_reset_filt_reg/latc | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.385 | 
     | h                                                  |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/tf_val_valid_reg             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.385 | 
     | iir_notch_filter_inst/tf_val_valid_reg             | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.154 | 0.271 |   0.271 |   -0.114 | 
     | deconv_kernel_magnitude_sram_interface_inst/U30    |                 | sky130_fd_sc_hd__nand2b_1  | 0.154 | 0.000 |   0.271 |   -0.114 | 
     | deconv_kernel_magnitude_sram_interface_inst/U30    | A_N ^ -> Y ^    | sky130_fd_sc_hd__nand2b_1  | 0.033 | 0.077 |   0.348 |   -0.037 | 
     | deconv_kernel_magnitude_sram_interface_inst/clk_ga |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.033 | 0.000 |   0.348 |   -0.037 | 
     | te_wadr_r_reg/latch                                |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |    0.385 | 
     | deconv_kernel_magnitude_sram_interface_inst/clk_ga |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.385 | 
     | te_wadr_r_reg/latch                                |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Clock Gating Hold Check with Pin deconv_kernel_phase_sram_
interface_inst/clk_gate_wadr_r_reg/latch/CLK 
Endpoint:   deconv_kernel_phase_sram_interface_inst/clk_gate_wadr_r_reg/latch/
GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/tf_val_valid_reg/Q                            
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.037
+ Phase Shift                   0.000
= Required Time                -0.037
  Arrival Time                  0.348
  Slack Time                    0.385
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.385 | 
     | iir_notch_filter_inst/clk_gate_reset_filt_reg/latc |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.385 | 
     | h                                                  |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/clk_gate_reset_filt_reg/latc | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.385 | 
     | h                                                  |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/tf_val_valid_reg             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.385 | 
     | iir_notch_filter_inst/tf_val_valid_reg             | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.154 | 0.271 |   0.271 |   -0.114 | 
     | deconv_kernel_phase_sram_interface_inst/U30        |                 | sky130_fd_sc_hd__nand2b_1  | 0.154 | 0.000 |   0.271 |   -0.114 | 
     | deconv_kernel_phase_sram_interface_inst/U30        | A_N ^ -> Y ^    | sky130_fd_sc_hd__nand2b_1  | 0.033 | 0.077 |   0.348 |   -0.037 | 
     | deconv_kernel_phase_sram_interface_inst/clk_gate_w |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.033 | 0.000 |   0.348 |   -0.037 | 
     | adr_r_reg/latch                                    |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |    0.385 | 
     | deconv_kernel_phase_sram_interface_inst/clk_gate_w |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.385 | 
     | adr_r_reg/latch                                    |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Clock Gating Hold Check with Pin iir_notch_filter_inst/fixed_pt_
div_inst/clk_gate_reg_quotient_reg/latch/CLK 
Endpoint:   iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_reg_quotient_reg/
latch/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/fixed_pt_div_inst/reg_count_reg_3_/Q          
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.096
+ Phase Shift                   0.000
= Required Time                -0.096
  Arrival Time                  0.293
  Slack Time                    0.389
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.389 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_r |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.389 | 
     | eg_count_reg/latch                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_r | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.389 | 
     | eg_count_reg/latch                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/reg_count_ |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.389 | 
     | reg_3_                                             |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/reg_count_ | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.099 | 0.233 |   0.233 |   -0.156 | 
     | reg_3_                                             |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/U110       |                 | sky130_fd_sc_hd__nor4_1    | 0.099 | 0.000 |   0.233 |   -0.156 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/U110       | A ^ -> Y v      | sky130_fd_sc_hd__nor4_1    | 0.034 | 0.060 |   0.293 |   -0.096 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_r |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.034 | 0.000 |   0.293 |   -0.096 | 
     | eg_quotient_reg/latch                              |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |    0.389 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_r |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.389 | 
     | eg_quotient_reg/latch                              |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Clock Gating Hold Check with Pin clk_gate_b_coeffs_reg_2_/latch/
CLK 
Endpoint:   clk_gate_b_coeffs_reg_2_/latch/GATE (v) checked with  leading edge 
of 'ideal_clock'
Beginpoint: state_r_reg_1_/Q                    (v) triggered by  leading edge 
of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.094
+ Phase Shift                   0.000
= Required Time                -0.094
  Arrival Time                  0.304
  Slack Time                    0.398
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |              |                            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^        |                            | 0.000 |       |   0.000 |   -0.398 | 
     | state_r_reg_1_                 |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.398 | 
     | state_r_reg_1_                 | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1   | 0.048 | 0.213 |   0.213 |   -0.185 | 
     | U175                           |              | sky130_fd_sc_hd__clkinv_1  | 0.048 | 0.000 |   0.213 |   -0.185 | 
     | U175                           | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1  | 0.057 | 0.058 |   0.271 |   -0.127 | 
     | U185                           |              | sky130_fd_sc_hd__nor3_1    | 0.057 | 0.000 |   0.271 |   -0.127 | 
     | U185                           | B ^ -> Y v   | sky130_fd_sc_hd__nor3_1    | 0.026 | 0.034 |   0.304 |   -0.094 | 
     | clk_gate_b_coeffs_reg_2_/latch |              | sky130_fd_sc_hd__sdlclkp_1 | 0.026 | 0.000 |   0.304 |   -0.094 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |       |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^ |                            | 0.000 |       |   0.000 |    0.398 | 
     | clk_gate_b_coeffs_reg_2_/latch |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.398 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Clock Gating Hold Check with Pin clk_gate_a_coeffs_reg_0_/latch/
CLK 
Endpoint:   clk_gate_a_coeffs_reg_0_/latch/GATE (v) checked with  leading edge 
of 'ideal_clock'
Beginpoint: state_r_reg_1_/Q                    (v) triggered by  leading edge 
of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.094
+ Phase Shift                   0.000
= Required Time                -0.094
  Arrival Time                  0.307
  Slack Time                    0.401
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |              |                            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^        |                            | 0.000 |       |   0.000 |   -0.401 | 
     | state_r_reg_1_                 |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.401 | 
     | state_r_reg_1_                 | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1   | 0.048 | 0.213 |   0.213 |   -0.188 | 
     | U174                           |              | sky130_fd_sc_hd__nand2_1   | 0.048 | 0.000 |   0.213 |   -0.188 | 
     | U174                           | A v -> Y ^   | sky130_fd_sc_hd__nand2_1   | 0.057 | 0.060 |   0.273 |   -0.127 | 
     | U186                           |              | sky130_fd_sc_hd__nor3_1    | 0.057 | 0.000 |   0.273 |   -0.127 | 
     | U186                           | B ^ -> Y v   | sky130_fd_sc_hd__nor3_1    | 0.026 | 0.034 |   0.307 |   -0.094 | 
     | clk_gate_a_coeffs_reg_0_/latch |              | sky130_fd_sc_hd__sdlclkp_1 | 0.026 | 0.000 |   0.307 |   -0.094 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |       |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^ |                            | 0.000 |       |   0.000 |    0.401 | 
     | clk_gate_a_coeffs_reg_0_/latch |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.401 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Clock Gating Hold Check with Pin iir_notch_filter_inst/fixed_pt_
div_inst/clk_gate_reg_working_dividend_reg/latch/CLK 
Endpoint:   iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_reg_working_
dividend_reg/latch/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/fixed_pt_div_inst/reg_working_divisor_reg_41_/
Q                (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.093
+ Phase Shift                   0.000
= Required Time                -0.093
  Arrival Time                  0.322
  Slack Time                    0.414
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.414 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_r |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.414 | 
     | eg_count_reg/latch                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_r | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.414 | 
     | eg_count_reg/latch                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/reg_workin |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.414 | 
     | g_divisor_reg_41_                                  |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/reg_workin | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.046 | 0.196 |   0.196 |   -0.219 | 
     | g_divisor_reg_41_                                  |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/gte_x_2/U2 |                 | sky130_fd_sc_hd__nor4_1    | 0.046 | 0.000 |   0.196 |   -0.219 | 
     | 49                                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/gte_x_2/U2 | C ^ -> Y v      | sky130_fd_sc_hd__nor4_1    | 0.030 | 0.041 |   0.236 |   -0.178 | 
     | 49                                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/U40        |                 | sky130_fd_sc_hd__inv_1     | 0.030 | 0.000 |   0.236 |   -0.178 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/U40        | A v -> Y ^      | sky130_fd_sc_hd__inv_1     | 0.052 | 0.050 |   0.286 |   -0.129 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/U139       |                 | sky130_fd_sc_hd__o21ai_1   | 0.052 | 0.000 |   0.286 |   -0.129 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/U139       | A2 ^ -> Y v     | sky130_fd_sc_hd__o21ai_1   | 0.024 | 0.036 |   0.322 |   -0.093 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_r |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.024 | 0.000 |   0.322 |   -0.093 | 
     | eg_working_dividend_reg/latch                      |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |    0.414 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_r |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.414 | 
     | eg_working_dividend_reg/latch                      |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Clock Gating Hold Check with Pin iir_notch_filter_inst/fixed_pt_
div_inst/clk_gate_reg_count_reg/latch/CLK 
Endpoint:   iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_reg_count_reg/
latch/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/run_filt_trig_reg/Q                           
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.037
+ Phase Shift                   0.000
= Required Time                -0.037
  Arrival Time                  0.380
  Slack Time                    0.417
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.417 | 
     | iir_notch_filter_inst/clk_gate_reset_filt_reg/latc |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.417 | 
     | h                                                  |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/clk_gate_reset_filt_reg/latc | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.417 | 
     | h                                                  |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/run_filt_trig_reg            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.417 | 
     | iir_notch_filter_inst/run_filt_trig_reg            | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.197 | 0.300 |   0.300 |   -0.117 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/U3         |                 | sky130_fd_sc_hd__nand2b_1  | 0.197 | 0.000 |   0.300 |   -0.117 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/U3         | A_N ^ -> Y ^    | sky130_fd_sc_hd__nand2b_1  | 0.035 | 0.080 |   0.380 |   -0.037 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_r |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.035 | 0.000 |   0.380 |   -0.037 | 
     | eg_count_reg/latch                                 |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |    0.417 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_r |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.417 | 
     | eg_count_reg/latch                                 |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Clock Gating Hold Check with Pin iir_notch_filter_inst/cordic_rect_
to_polar_inst_den/clk_gate_o_mag_reg/latch/CLK 
Endpoint:   iir_notch_filter_inst/cordic_rect_to_polar_inst_den/clk_gate_o_mag_
reg/latch/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/cordic_rect_to_polar_inst_den/state_reg_1_/Q  
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.042
+ Phase Shift                   0.000
= Required Time                -0.042
  Arrival Time                  0.403
  Slack Time                    0.445
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                            | 0.000 |       |   0.000 |   -0.445 | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_de |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.445 | 
     | n/state_reg_1_                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_de | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.120 | 0.248 |   0.248 |   -0.198 | 
     | n/state_reg_1_                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_de |              | sky130_fd_sc_hd__inv_1     | 0.120 | 0.000 |   0.248 |   -0.198 | 
     | n/U18                                              |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_de | A ^ -> Y v   | sky130_fd_sc_hd__inv_1     | 0.061 | 0.063 |   0.311 |   -0.135 | 
     | n/U18                                              |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_de |              | sky130_fd_sc_hd__nor2_1    | 0.061 | 0.000 |   0.311 |   -0.135 | 
     | n/U20                                              |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_de | A v -> Y ^   | sky130_fd_sc_hd__nor2_1    | 0.093 | 0.092 |   0.403 |   -0.042 | 
     | n/U20                                              |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_de |              | sky130_fd_sc_hd__sdlclkp_1 | 0.093 | 0.000 |   0.403 |   -0.042 | 
     | n/clk_gate_o_mag_reg/latch                         |              |                            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |    0.445 | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_de |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.445 | 
     | n/clk_gate_o_mag_reg/latch                         |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Clock Gating Hold Check with Pin iir_notch_filter_inst/cordic_rect_
to_polar_inst_num/clk_gate_o_mag_reg/latch/CLK 
Endpoint:   iir_notch_filter_inst/cordic_rect_to_polar_inst_num/clk_gate_o_mag_
reg/latch/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/cordic_rect_to_polar_inst_num/state_reg_1_/Q  
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.042
+ Phase Shift                   0.000
= Required Time                -0.042
  Arrival Time                  0.403
  Slack Time                    0.445
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                            | 0.000 |       |   0.000 |   -0.445 | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_nu |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.445 | 
     | m/state_reg_1_                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_nu | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.120 | 0.248 |   0.248 |   -0.198 | 
     | m/state_reg_1_                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_nu |              | sky130_fd_sc_hd__inv_1     | 0.120 | 0.000 |   0.248 |   -0.198 | 
     | m/U18                                              |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_nu | A ^ -> Y v   | sky130_fd_sc_hd__inv_1     | 0.061 | 0.063 |   0.311 |   -0.135 | 
     | m/U18                                              |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_nu |              | sky130_fd_sc_hd__nor2_1    | 0.061 | 0.000 |   0.311 |   -0.135 | 
     | m/U20                                              |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_nu | A v -> Y ^   | sky130_fd_sc_hd__nor2_1    | 0.093 | 0.092 |   0.403 |   -0.042 | 
     | m/U20                                              |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_nu |              | sky130_fd_sc_hd__sdlclkp_1 | 0.093 | 0.000 |   0.403 |   -0.042 | 
     | m/clk_gate_o_mag_reg/latch                         |              |                            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |    0.445 | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_nu |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.445 | 
     | m/clk_gate_o_mag_reg/latch                         |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Clock Gating Hold Check with Pin iir_notch_filter_inst/genblk2_0__
cordic_polar_to_rect_inst_a/clk_gate_o_xval_reg/latch/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/clk_
gate_o_xval_reg/latch/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/state_
reg_2_/Q                 (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.485
  Slack Time                    0.528
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                            | 0.000 |       |   0.000 |   -0.528 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.528 | 
     | ect_inst_a/state_reg_2_                            |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.084 | 0.223 |   0.223 |   -0.305 | 
     | ect_inst_a/state_reg_2_                            |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |              | sky130_fd_sc_hd__nand2_1   | 0.084 | 0.000 |   0.223 |   -0.305 | 
     | ect_inst_a/U15                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r | A ^ -> Y v   | sky130_fd_sc_hd__nand2_1   | 0.174 | 0.154 |   0.377 |   -0.152 | 
     | ect_inst_a/U15                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |              | sky130_fd_sc_hd__inv_1     | 0.174 | 0.000 |   0.377 |   -0.152 | 
     | ect_inst_a/U96                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r | A v -> Y ^   | sky130_fd_sc_hd__inv_1     | 0.097 | 0.109 |   0.485 |   -0.043 | 
     | ect_inst_a/U96                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |              | sky130_fd_sc_hd__sdlclkp_1 | 0.097 | 0.000 |   0.485 |   -0.043 | 
     | ect_inst_a/clk_gate_o_xval_reg/latch               |              |                            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |    0.528 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.528 | 
     | ect_inst_a/clk_gate_o_xval_reg/latch               |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Clock Gating Hold Check with Pin iir_notch_filter_inst/genblk2_0__
cordic_polar_to_rect_inst_b/clk_gate_o_xval_reg/latch/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/clk_
gate_o_xval_reg/latch/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/state_
reg_2_/Q                 (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.485
  Slack Time                    0.528
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                            | 0.000 |       |   0.000 |   -0.528 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.528 | 
     | ect_inst_b/state_reg_2_                            |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.084 | 0.223 |   0.223 |   -0.305 | 
     | ect_inst_b/state_reg_2_                            |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |              | sky130_fd_sc_hd__nand2_1   | 0.084 | 0.000 |   0.223 |   -0.305 | 
     | ect_inst_b/U15                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r | A ^ -> Y v   | sky130_fd_sc_hd__nand2_1   | 0.174 | 0.154 |   0.377 |   -0.152 | 
     | ect_inst_b/U15                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |              | sky130_fd_sc_hd__inv_1     | 0.174 | 0.000 |   0.377 |   -0.152 | 
     | ect_inst_b/U96                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r | A v -> Y ^   | sky130_fd_sc_hd__inv_1     | 0.097 | 0.109 |   0.485 |   -0.043 | 
     | ect_inst_b/U96                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |              | sky130_fd_sc_hd__sdlclkp_1 | 0.097 | 0.000 |   0.485 |   -0.043 | 
     | ect_inst_b/clk_gate_o_xval_reg/latch               |              |                            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |    0.528 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.528 | 
     | ect_inst_b/clk_gate_o_xval_reg/latch               |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Clock Gating Hold Check with Pin iir_notch_filter_inst/genblk2_1__
cordic_polar_to_rect_inst_a/clk_gate_o_xval_reg/latch/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/clk_
gate_o_xval_reg/latch/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/state_
reg_2_/Q                 (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.485
  Slack Time                    0.528
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                            | 0.000 |       |   0.000 |   -0.528 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.528 | 
     | ect_inst_a/state_reg_2_                            |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.084 | 0.223 |   0.223 |   -0.305 | 
     | ect_inst_a/state_reg_2_                            |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |              | sky130_fd_sc_hd__nand2_1   | 0.084 | 0.000 |   0.223 |   -0.305 | 
     | ect_inst_a/U15                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r | A ^ -> Y v   | sky130_fd_sc_hd__nand2_1   | 0.174 | 0.154 |   0.377 |   -0.152 | 
     | ect_inst_a/U15                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |              | sky130_fd_sc_hd__inv_1     | 0.174 | 0.000 |   0.377 |   -0.152 | 
     | ect_inst_a/U96                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r | A v -> Y ^   | sky130_fd_sc_hd__inv_1     | 0.097 | 0.109 |   0.485 |   -0.043 | 
     | ect_inst_a/U96                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |              | sky130_fd_sc_hd__sdlclkp_1 | 0.097 | 0.000 |   0.485 |   -0.043 | 
     | ect_inst_a/clk_gate_o_xval_reg/latch               |              |                            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |    0.528 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.528 | 
     | ect_inst_a/clk_gate_o_xval_reg/latch               |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Clock Gating Hold Check with Pin iir_notch_filter_inst/genblk2_1__
cordic_polar_to_rect_inst_b/clk_gate_o_xval_reg/latch/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/clk_
gate_o_xval_reg/latch/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/state_
reg_2_/Q                 (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.485
  Slack Time                    0.528
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                            | 0.000 |       |   0.000 |   -0.528 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.528 | 
     | ect_inst_b/state_reg_2_                            |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.084 | 0.223 |   0.223 |   -0.305 | 
     | ect_inst_b/state_reg_2_                            |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |              | sky130_fd_sc_hd__nand2_1   | 0.084 | 0.000 |   0.223 |   -0.305 | 
     | ect_inst_b/U15                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r | A ^ -> Y v   | sky130_fd_sc_hd__nand2_1   | 0.174 | 0.154 |   0.377 |   -0.152 | 
     | ect_inst_b/U15                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |              | sky130_fd_sc_hd__inv_1     | 0.174 | 0.000 |   0.377 |   -0.152 | 
     | ect_inst_b/U96                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r | A v -> Y ^   | sky130_fd_sc_hd__inv_1     | 0.097 | 0.109 |   0.485 |   -0.043 | 
     | ect_inst_b/U96                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |              | sky130_fd_sc_hd__sdlclkp_1 | 0.097 | 0.000 |   0.485 |   -0.043 | 
     | ect_inst_b/clk_gate_o_xval_reg/latch               |              |                            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |    0.528 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.528 | 
     | ect_inst_b/clk_gate_o_xval_reg/latch               |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Clock Gating Hold Check with Pin tf_coeff_sram_interface_inst/clk_
gate_rwadr_r_reg/latch/CLK 
Endpoint:   tf_coeff_sram_interface_inst/clk_gate_rwadr_r_reg/latch/GATE (v) 
checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                            (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.097
+ Phase Shift                   0.000
= Required Time                -0.097
  Arrival Time                  0.460
  Slack Time                    0.557
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                            | 0.000 |       |   0.000 |   -0.557 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.557 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1   | 0.029 | 0.195 |   0.195 |   -0.362 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2     | 0.029 | 0.000 |   0.195 |   -0.362 | 
     | U160                                               | A v -> Y ^   | sky130_fd_sc_hd__inv_2     | 0.045 | 0.045 |   0.241 |   -0.317 | 
     | U170                                               |              | sky130_fd_sc_hd__nor2_1    | 0.045 | 0.000 |   0.241 |   -0.317 | 
     | U170                                               | B ^ -> Y v   | sky130_fd_sc_hd__nor2_1    | 0.114 | 0.103 |   0.343 |   -0.214 | 
     | tf_coeff_sram_interface_inst/U55                   |              | sky130_fd_sc_hd__nand3b_1  | 0.114 | 0.000 |   0.343 |   -0.214 | 
     | tf_coeff_sram_interface_inst/U55                   | A_N v -> Y v | sky130_fd_sc_hd__nand3b_1  | 0.040 | 0.117 |   0.460 |   -0.097 | 
     | tf_coeff_sram_interface_inst/clk_gate_rwadr_r_reg/ |              | sky130_fd_sc_hd__sdlclkp_1 | 0.040 | 0.000 |   0.460 |   -0.097 | 
     | latch                                              |              |                            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |    0.557 | 
     | tf_coeff_sram_interface_inst/clk_gate_rwadr_r_reg/ |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.557 | 
     | latch                                              |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Clock Gating Hold Check with Pin iir_notch_filter_inst/clk_gate_
phase_mem_indices_reg_1_/latch/CLK 
Endpoint:   iir_notch_filter_inst/clk_gate_phase_mem_indices_reg_1_/latch/GATE 
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/state_r_reg_0_/Q                             
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.094
+ Phase Shift                   0.000
= Required Time                -0.094
  Arrival Time                  0.533
  Slack Time                    0.627
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.627 | 
     | iir_notch_filter_inst/clk_gate_state_r_reg/latch   |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.627 | 
     | iir_notch_filter_inst/clk_gate_state_r_reg/latch   | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.627 | 
     | iir_notch_filter_inst/state_r_reg_0_               |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.627 | 
     | iir_notch_filter_inst/state_r_reg_0_               | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.054 | 0.218 |   0.218 |   -0.409 | 
     | iir_notch_filter_inst/U8                           |                 | sky130_fd_sc_hd__nand3_1   | 0.054 | 0.000 |   0.218 |   -0.409 | 
     | iir_notch_filter_inst/U8                           | B v -> Y ^      | sky130_fd_sc_hd__nand3_1   | 0.351 | 0.284 |   0.502 |   -0.125 | 
     | iir_notch_filter_inst/U315                         |                 | sky130_fd_sc_hd__nor2_1    | 0.351 | 0.000 |   0.502 |   -0.125 | 
     | iir_notch_filter_inst/U315                         | A ^ -> Y v      | sky130_fd_sc_hd__nor2_1    | 0.026 | 0.031 |   0.533 |   -0.094 | 
     | iir_notch_filter_inst/clk_gate_phase_mem_indices_r |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.026 | 0.000 |   0.533 |   -0.094 | 
     | eg_1_/latch                                        |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |    0.627 | 
     | iir_notch_filter_inst/clk_gate_phase_mem_indices_r |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.627 | 
     | eg_1_/latch                                        |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Clock Gating Hold Check with Pin iir_notch_filter_inst/clk_gate_
den_phase_reg/latch/CLK 
Endpoint:   iir_notch_filter_inst/clk_gate_den_phase_reg/latch/GATE (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/state_r_reg_0_/Q                  (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.094
+ Phase Shift                   0.000
= Required Time                -0.094
  Arrival Time                  0.551
  Slack Time                    0.645
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.645 | 
     | iir_notch_filter_inst/clk_gate_state_r_reg/latch   |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.645 | 
     | iir_notch_filter_inst/clk_gate_state_r_reg/latch   | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.645 | 
     | iir_notch_filter_inst/state_r_reg_0_               |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.645 | 
     | iir_notch_filter_inst/state_r_reg_0_               | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.054 | 0.218 |   0.218 |   -0.427 | 
     | iir_notch_filter_inst/U8                           |                 | sky130_fd_sc_hd__nand3_1   | 0.054 | 0.000 |   0.218 |   -0.427 | 
     | iir_notch_filter_inst/U8                           | B v -> Y ^      | sky130_fd_sc_hd__nand3_1   | 0.351 | 0.284 |   0.502 |   -0.143 | 
     | iir_notch_filter_inst/U313                         |                 | sky130_fd_sc_hd__a21oi_1   | 0.351 | 0.000 |   0.502 |   -0.143 | 
     | iir_notch_filter_inst/U313                         | A1 ^ -> Y v     | sky130_fd_sc_hd__a21oi_1   | 0.027 | 0.049 |   0.551 |   -0.094 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.027 | 0.000 |   0.551 |   -0.094 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |    0.645 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.645 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Clock Gating Hold Check with Pin phase_vec_sram_interface_inst/clk_
gate_rwadr_r_reg/latch/CLK 
Endpoint:   phase_vec_sram_interface_inst/clk_gate_rwadr_r_reg/latch/GATE (v) 
checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                             (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.102
+ Phase Shift                   0.000
= Required Time                -0.102
  Arrival Time                  0.546
  Slack Time                    0.648
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                            | 0.000 |       |   0.000 |   -0.648 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.648 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1   | 0.029 | 0.195 |   0.195 |   -0.453 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2     | 0.029 | 0.000 |   0.195 |   -0.453 | 
     | U160                                               | A v -> Y ^   | sky130_fd_sc_hd__inv_2     | 0.045 | 0.045 |   0.241 |   -0.407 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_2    | 0.045 | 0.000 |   0.241 |   -0.407 | 
     | U161                                               | B ^ -> Y v   | sky130_fd_sc_hd__nor2_2    | 0.089 | 0.083 |   0.323 |   -0.324 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__inv_1     | 0.089 | 0.000 |   0.323 |   -0.324 | 
     | phase_vec_sram_interface_inst/U45                  | A v -> Y ^   | sky130_fd_sc_hd__inv_1     | 0.201 | 0.169 |   0.492 |   -0.155 | 
     | phase_vec_sram_interface_inst/U44                  |              | sky130_fd_sc_hd__nand3_1   | 0.201 | 0.000 |   0.492 |   -0.155 | 
     | phase_vec_sram_interface_inst/U44                  | C ^ -> Y v   | sky130_fd_sc_hd__nand3_1   | 0.056 | 0.054 |   0.546 |   -0.102 | 
     | phase_vec_sram_interface_inst/clk_gate_rwadr_r_reg |              | sky130_fd_sc_hd__sdlclkp_1 | 0.056 | 0.000 |   0.546 |   -0.102 | 
     | /latch                                             |              |                            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |    0.648 | 
     | phase_vec_sram_interface_inst/clk_gate_rwadr_r_reg |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |    0.648 | 
     | /latch                                             |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 

