
pid_ball_balance.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af78  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004cc  0800b108  0800b108  0001b108  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b5d4  0800b5d4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b5d4  0800b5d4  0001b5d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b5dc  0800b5dc  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b5dc  0800b5dc  0001b5dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b5e0  0800b5e0  0001b5e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800b5e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001acc  200001e0  0800b7c4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001cac  0800b7c4  00021cac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e945  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003952  00000000  00000000  0003eb55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001758  00000000  00000000  000424a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001610  00000000  00000000  00043c00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004f93  00000000  00000000  00045210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017cbb  00000000  00000000  0004a1a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ffb7d  00000000  00000000  00061e5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001619db  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000072b8  00000000  00000000  00161a30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b0f0 	.word	0x0800b0f0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800b0f0 	.word	0x0800b0f0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bbc:	f000 b96e 	b.w	8000e9c <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468c      	mov	ip, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f040 8083 	bne.w	8000cee <__udivmoddi4+0x116>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d947      	bls.n	8000c7e <__udivmoddi4+0xa6>
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	b142      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	f1c2 0020 	rsb	r0, r2, #32
 8000bf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bfc:	4091      	lsls	r1, r2
 8000bfe:	4097      	lsls	r7, r2
 8000c00:	ea40 0c01 	orr.w	ip, r0, r1
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c10:	fa1f fe87 	uxth.w	lr, r7
 8000c14:	fb08 c116 	mls	r1, r8, r6, ip
 8000c18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c2a:	f080 8119 	bcs.w	8000e60 <__udivmoddi4+0x288>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8116 	bls.w	8000e60 <__udivmoddi4+0x288>
 8000c34:	3e02      	subs	r6, #2
 8000c36:	443b      	add	r3, r7
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c40:	fb08 3310 	mls	r3, r8, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c56:	f080 8105 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8102 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c68:	eba4 040e 	sub.w	r4, r4, lr
 8000c6c:	2600      	movs	r6, #0
 8000c6e:	b11d      	cbz	r5, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c5 4300 	strd	r4, r3, [r5]
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	b902      	cbnz	r2, 8000c82 <__udivmoddi4+0xaa>
 8000c80:	deff      	udf	#255	; 0xff
 8000c82:	fab2 f282 	clz	r2, r2
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d150      	bne.n	8000d2c <__udivmoddi4+0x154>
 8000c8a:	1bcb      	subs	r3, r1, r7
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	2601      	movs	r6, #1
 8000c96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c9a:	0c21      	lsrs	r1, r4, #16
 8000c9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ca0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ca4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000cac:	1879      	adds	r1, r7, r1
 8000cae:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0xe2>
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	f200 80e9 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cba:	4684      	mov	ip, r0
 8000cbc:	1ac9      	subs	r1, r1, r3
 8000cbe:	b2a3      	uxth	r3, r4
 8000cc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ccc:	fb08 f800 	mul.w	r8, r8, r0
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x10c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x10a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80d9 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cec:	e7bf      	b.n	8000c6e <__udivmoddi4+0x96>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x12e>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <__udivmoddi4+0x282>
 8000cf8:	2600      	movs	r6, #0
 8000cfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfe:	4630      	mov	r0, r6
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	fab3 f683 	clz	r6, r3
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d14a      	bne.n	8000da4 <__udivmoddi4+0x1cc>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d302      	bcc.n	8000d18 <__udivmoddi4+0x140>
 8000d12:	4282      	cmp	r2, r0
 8000d14:	f200 80b8 	bhi.w	8000e88 <__udivmoddi4+0x2b0>
 8000d18:	1a84      	subs	r4, r0, r2
 8000d1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d1e:	2001      	movs	r0, #1
 8000d20:	468c      	mov	ip, r1
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d0a8      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000d26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f603 	lsr.w	r6, r0, r3
 8000d34:	4097      	lsls	r7, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3e:	40d9      	lsrs	r1, r3
 8000d40:	4330      	orrs	r0, r6
 8000d42:	0c03      	lsrs	r3, r0, #16
 8000d44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d48:	fa1f f887 	uxth.w	r8, r7
 8000d4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d54:	fb06 f108 	mul.w	r1, r6, r8
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x19c>
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000d66:	f080 808d 	bcs.w	8000e84 <__udivmoddi4+0x2ac>
 8000d6a:	4299      	cmp	r1, r3
 8000d6c:	f240 808a 	bls.w	8000e84 <__udivmoddi4+0x2ac>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	443b      	add	r3, r7
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	b281      	uxth	r1, r0
 8000d78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb00 f308 	mul.w	r3, r0, r8
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x1c4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000d92:	d273      	bcs.n	8000e7c <__udivmoddi4+0x2a4>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d971      	bls.n	8000e7c <__udivmoddi4+0x2a4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	4439      	add	r1, r7
 8000d9c:	1acb      	subs	r3, r1, r3
 8000d9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000da2:	e778      	b.n	8000c96 <__udivmoddi4+0xbe>
 8000da4:	f1c6 0c20 	rsb	ip, r6, #32
 8000da8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000db0:	431c      	orrs	r4, r3
 8000db2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000db6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dbe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	0c3b      	lsrs	r3, r7, #16
 8000dc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dca:	fa1f f884 	uxth.w	r8, r4
 8000dce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dd2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dd6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dda:	458a      	cmp	sl, r1
 8000ddc:	fa02 f206 	lsl.w	r2, r2, r6
 8000de0:	fa00 f306 	lsl.w	r3, r0, r6
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x220>
 8000de6:	1861      	adds	r1, r4, r1
 8000de8:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000dec:	d248      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000dee:	458a      	cmp	sl, r1
 8000df0:	d946      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000df2:	f1a9 0902 	sub.w	r9, r9, #2
 8000df6:	4421      	add	r1, r4
 8000df8:	eba1 010a 	sub.w	r1, r1, sl
 8000dfc:	b2bf      	uxth	r7, r7
 8000dfe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e0a:	fb00 f808 	mul.w	r8, r0, r8
 8000e0e:	45b8      	cmp	r8, r7
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x24a>
 8000e12:	19e7      	adds	r7, r4, r7
 8000e14:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e18:	d22e      	bcs.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1a:	45b8      	cmp	r8, r7
 8000e1c:	d92c      	bls.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1e:	3802      	subs	r0, #2
 8000e20:	4427      	add	r7, r4
 8000e22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e26:	eba7 0708 	sub.w	r7, r7, r8
 8000e2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e2e:	454f      	cmp	r7, r9
 8000e30:	46c6      	mov	lr, r8
 8000e32:	4649      	mov	r1, r9
 8000e34:	d31a      	bcc.n	8000e6c <__udivmoddi4+0x294>
 8000e36:	d017      	beq.n	8000e68 <__udivmoddi4+0x290>
 8000e38:	b15d      	cbz	r5, 8000e52 <__udivmoddi4+0x27a>
 8000e3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e46:	40f2      	lsrs	r2, r6
 8000e48:	ea4c 0202 	orr.w	r2, ip, r2
 8000e4c:	40f7      	lsrs	r7, r6
 8000e4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e52:	2600      	movs	r6, #0
 8000e54:	4631      	mov	r1, r6
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e70b      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e9      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6fd      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e68:	4543      	cmp	r3, r8
 8000e6a:	d2e5      	bcs.n	8000e38 <__udivmoddi4+0x260>
 8000e6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e70:	eb69 0104 	sbc.w	r1, r9, r4
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7df      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	e7d2      	b.n	8000e22 <__udivmoddi4+0x24a>
 8000e7c:	4660      	mov	r0, ip
 8000e7e:	e78d      	b.n	8000d9c <__udivmoddi4+0x1c4>
 8000e80:	4681      	mov	r9, r0
 8000e82:	e7b9      	b.n	8000df8 <__udivmoddi4+0x220>
 8000e84:	4666      	mov	r6, ip
 8000e86:	e775      	b.n	8000d74 <__udivmoddi4+0x19c>
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e74a      	b.n	8000d22 <__udivmoddi4+0x14a>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	4439      	add	r1, r7
 8000e92:	e713      	b.n	8000cbc <__udivmoddi4+0xe4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e724      	b.n	8000ce4 <__udivmoddi4+0x10c>
 8000e9a:	bf00      	nop

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <HAL_TIM_IC_CaptureCallback>:
volatile UltrasonicState_t eUltrasonicState = CAPTURE_RISING_EDGE;
volatile float fDistanceCM = 0.0f;


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
	switch((intptr_t)htim->Instance)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	461a      	mov	r2, r3
 8000eae:	4b2c      	ldr	r3, [pc, #176]	; (8000f60 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	d150      	bne.n	8000f56 <HAL_TIM_IC_CaptureCallback+0xb6>
	{
	case (intptr_t)TIM1:
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	7f1b      	ldrb	r3, [r3, #28]
 8000eb8:	2b01      	cmp	r3, #1
 8000eba:	d04b      	beq.n	8000f54 <HAL_TIM_IC_CaptureCallback+0xb4>
		{
		}
		else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	7f1b      	ldrb	r3, [r3, #28]
 8000ec0:	2b02      	cmp	r3, #2
 8000ec2:	d147      	bne.n	8000f54 <HAL_TIM_IC_CaptureCallback+0xb4>
		{
			if (eUltrasonicState == CAPTURE_RISING_EDGE)
 8000ec4:	4b27      	ldr	r3, [pc, #156]	; (8000f64 <HAL_TIM_IC_CaptureCallback+0xc4>)
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d10a      	bne.n	8000ee4 <HAL_TIM_IC_CaptureCallback+0x44>
			{
				ulICValRise = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8000ece:	2104      	movs	r1, #4
 8000ed0:	6878      	ldr	r0, [r7, #4]
 8000ed2:	f003 fb2b 	bl	800452c <HAL_TIM_ReadCapturedValue>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	4a23      	ldr	r2, [pc, #140]	; (8000f68 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8000eda:	6013      	str	r3, [r2, #0]
				eUltrasonicState = CAPTURE_FALLING_EDGE;
 8000edc:	4b21      	ldr	r3, [pc, #132]	; (8000f64 <HAL_TIM_IC_CaptureCallback+0xc4>)
 8000ede:	2201      	movs	r2, #1
 8000ee0:	701a      	strb	r2, [r3, #0]
				fDistanceCM = (float)ulPulseWidthMS / 58.30875f;

				eUltrasonicState = CAPTURE_RISING_EDGE;
			}
		}
		break;
 8000ee2:	e037      	b.n	8000f54 <HAL_TIM_IC_CaptureCallback+0xb4>
			else if (eUltrasonicState == CAPTURE_FALLING_EDGE)
 8000ee4:	4b1f      	ldr	r3, [pc, #124]	; (8000f64 <HAL_TIM_IC_CaptureCallback+0xc4>)
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	2b01      	cmp	r3, #1
 8000eec:	d132      	bne.n	8000f54 <HAL_TIM_IC_CaptureCallback+0xb4>
				ulICValFall = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8000eee:	2104      	movs	r1, #4
 8000ef0:	6878      	ldr	r0, [r7, #4]
 8000ef2:	f003 fb1b 	bl	800452c <HAL_TIM_ReadCapturedValue>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	4a1c      	ldr	r2, [pc, #112]	; (8000f6c <HAL_TIM_IC_CaptureCallback+0xcc>)
 8000efa:	6013      	str	r3, [r2, #0]
				__HAL_TIM_SET_COUNTER(htim, 0);
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	2200      	movs	r2, #0
 8000f02:	625a      	str	r2, [r3, #36]	; 0x24
				if (ulICValFall >= ulICValRise)
 8000f04:	4b19      	ldr	r3, [pc, #100]	; (8000f6c <HAL_TIM_IC_CaptureCallback+0xcc>)
 8000f06:	681a      	ldr	r2, [r3, #0]
 8000f08:	4b17      	ldr	r3, [pc, #92]	; (8000f68 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	429a      	cmp	r2, r3
 8000f0e:	d307      	bcc.n	8000f20 <HAL_TIM_IC_CaptureCallback+0x80>
					ulPulseWidthMS = ulICValFall - ulICValRise;
 8000f10:	4b16      	ldr	r3, [pc, #88]	; (8000f6c <HAL_TIM_IC_CaptureCallback+0xcc>)
 8000f12:	681a      	ldr	r2, [r3, #0]
 8000f14:	4b14      	ldr	r3, [pc, #80]	; (8000f68 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	4a15      	ldr	r2, [pc, #84]	; (8000f70 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8000f1c:	6013      	str	r3, [r2, #0]
 8000f1e:	e009      	b.n	8000f34 <HAL_TIM_IC_CaptureCallback+0x94>
					ulPulseWidthMS = (0xFFFF - ulICValRise) + ulICValFall;
 8000f20:	4b12      	ldr	r3, [pc, #72]	; (8000f6c <HAL_TIM_IC_CaptureCallback+0xcc>)
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	4b10      	ldr	r3, [pc, #64]	; (8000f68 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	1ad3      	subs	r3, r2, r3
 8000f2a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8000f2e:	33ff      	adds	r3, #255	; 0xff
 8000f30:	4a0f      	ldr	r2, [pc, #60]	; (8000f70 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8000f32:	6013      	str	r3, [r2, #0]
				fDistanceCM = (float)ulPulseWidthMS / 58.30875f;
 8000f34:	4b0e      	ldr	r3, [pc, #56]	; (8000f70 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	ee07 3a90 	vmov	s15, r3
 8000f3c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f40:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8000f74 <HAL_TIM_IC_CaptureCallback+0xd4>
 8000f44:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f48:	4b0b      	ldr	r3, [pc, #44]	; (8000f78 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8000f4a:	edc3 7a00 	vstr	s15, [r3]
				eUltrasonicState = CAPTURE_RISING_EDGE;
 8000f4e:	4b05      	ldr	r3, [pc, #20]	; (8000f64 <HAL_TIM_IC_CaptureCallback+0xc4>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	701a      	strb	r2, [r3, #0]
		break;
 8000f54:	bf00      	nop
	}
}
 8000f56:	bf00      	nop
 8000f58:	3708      	adds	r7, #8
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	40012c00 	.word	0x40012c00
 8000f64:	20000208 	.word	0x20000208
 8000f68:	200001fc 	.word	0x200001fc
 8000f6c:	20000200 	.word	0x20000200
 8000f70:	20000204 	.word	0x20000204
 8000f74:	42693c29 	.word	0x42693c29
 8000f78:	2000020c 	.word	0x2000020c

08000f7c <HCSR04_Read>:


void HCSR04_Read(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);
 8000f80:	2201      	movs	r2, #1
 8000f82:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f86:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f8a:	f001 f825 	bl	8001fd8 <HAL_GPIO_WritePin>
	osDelay(10);
 8000f8e:	200a      	movs	r0, #10
 8000f90:	f004 ff1c 	bl	8005dcc <osDelay>
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 8000f94:	2200      	movs	r2, #0
 8000f96:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f9e:	f001 f81b 	bl	8001fd8 <HAL_GPIO_WritePin>
}
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}
	...

08000fa8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fac:	f000 fd48 	bl	8001a40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fb0:	f000 f83c 	bl	800102c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fb4:	f000 f9ba 	bl	800132c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000fb8:	f000 f988 	bl	80012cc <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000fbc:	f000 f8ac 	bl	8001118 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000fc0:	f000 f90e 	bl	80011e0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  // Start input capture in interrupt mode
  //HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 8000fc4:	2104      	movs	r1, #4
 8000fc6:	4811      	ldr	r0, [pc, #68]	; (800100c <main+0x64>)
 8000fc8:	f002 fde4 	bl	8003b94 <HAL_TIM_IC_Start_IT>

  // Start PWM
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000fcc:	2100      	movs	r1, #0
 8000fce:	4810      	ldr	r0, [pc, #64]	; (8001010 <main+0x68>)
 8000fd0:	f002 fc82 	bl	80038d8 <HAL_TIM_PWM_Start>
  htim2.Instance->CCR1 = htim2.Init.Period/2; // Capture Compare Register Value: 50/100 is 50% duty cycle
 8000fd4:	4b0e      	ldr	r3, [pc, #56]	; (8001010 <main+0x68>)
 8000fd6:	68da      	ldr	r2, [r3, #12]
 8000fd8:	4b0d      	ldr	r3, [pc, #52]	; (8001010 <main+0x68>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	0852      	lsrs	r2, r2, #1
 8000fde:	635a      	str	r2, [r3, #52]	; 0x34


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000fe0:	f004 fe18 	bl	8005c14 <osKernelInitialize>
  /* Create the thread(s) */
  /* creation of usensor_input */
  //usensor_inputHandle = osThreadNew(StartUSensorInput, NULL, &usensor_input_attributes);

  /* creation of usensor_output */
  usensor_outputHandle = osThreadNew(StartUSensorOutput, NULL, &usensor_output_attributes);
 8000fe4:	4a0b      	ldr	r2, [pc, #44]	; (8001014 <main+0x6c>)
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	480b      	ldr	r0, [pc, #44]	; (8001018 <main+0x70>)
 8000fea:	f004 fe5d 	bl	8005ca8 <osThreadNew>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	4a0a      	ldr	r2, [pc, #40]	; (800101c <main+0x74>)
 8000ff2:	6013      	str	r3, [r2, #0]

  /* creation of servo */
  servoHandle = osThreadNew(StartServo, NULL, &servo_attributes);
 8000ff4:	4a0a      	ldr	r2, [pc, #40]	; (8001020 <main+0x78>)
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	480a      	ldr	r0, [pc, #40]	; (8001024 <main+0x7c>)
 8000ffa:	f004 fe55 	bl	8005ca8 <osThreadNew>
 8000ffe:	4603      	mov	r3, r0
 8001000:	4a09      	ldr	r2, [pc, #36]	; (8001028 <main+0x80>)
 8001002:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001004:	f004 fe2a 	bl	8005c5c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001008:	e7fe      	b.n	8001008 <main+0x60>
 800100a:	bf00      	nop
 800100c:	20001aec 	.word	0x20001aec
 8001010:	20001b38 	.word	0x20001b38
 8001014:	0800b164 	.word	0x0800b164
 8001018:	08001401 	.word	0x08001401
 800101c:	20001c08 	.word	0x20001c08
 8001020:	0800b188 	.word	0x0800b188
 8001024:	08001435 	.word	0x08001435
 8001028:	20001ae8 	.word	0x20001ae8

0800102c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b0b8      	sub	sp, #224	; 0xe0
 8001030:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001032:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001036:	2244      	movs	r2, #68	; 0x44
 8001038:	2100      	movs	r1, #0
 800103a:	4618      	mov	r0, r3
 800103c:	f007 fb76 	bl	800872c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001040:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]
 8001048:	605a      	str	r2, [r3, #4]
 800104a:	609a      	str	r2, [r3, #8]
 800104c:	60da      	str	r2, [r3, #12]
 800104e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001050:	463b      	mov	r3, r7
 8001052:	2288      	movs	r2, #136	; 0x88
 8001054:	2100      	movs	r1, #0
 8001056:	4618      	mov	r0, r3
 8001058:	f007 fb68 	bl	800872c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800105c:	2302      	movs	r3, #2
 800105e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001062:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001066:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800106a:	2310      	movs	r3, #16
 800106c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001070:	2302      	movs	r3, #2
 8001072:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001076:	2302      	movs	r3, #2
 8001078:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 800107c:	2301      	movs	r3, #1
 800107e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001082:	230a      	movs	r3, #10
 8001084:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001088:	2307      	movs	r3, #7
 800108a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800108e:	2302      	movs	r3, #2
 8001090:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001094:	2302      	movs	r3, #2
 8001096:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800109a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800109e:	4618      	mov	r0, r3
 80010a0:	f001 f816 	bl	80020d0 <HAL_RCC_OscConfig>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <SystemClock_Config+0x82>
  {
    Error_Handler();
 80010aa:	f000 fa19 	bl	80014e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ae:	230f      	movs	r3, #15
 80010b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010b4:	2303      	movs	r3, #3
 80010b6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010ba:	2300      	movs	r3, #0
 80010bc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010c0:	2300      	movs	r3, #0
 80010c2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010c6:	2300      	movs	r3, #0
 80010c8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80010cc:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80010d0:	2104      	movs	r1, #4
 80010d2:	4618      	mov	r0, r3
 80010d4:	f001 fbe2 	bl	800289c <HAL_RCC_ClockConfig>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80010de:	f000 f9ff 	bl	80014e0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80010e2:	2302      	movs	r3, #2
 80010e4:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80010e6:	2300      	movs	r3, #0
 80010e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010ea:	463b      	mov	r3, r7
 80010ec:	4618      	mov	r0, r3
 80010ee:	f001 fe0d 	bl	8002d0c <HAL_RCCEx_PeriphCLKConfig>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80010f8:	f000 f9f2 	bl	80014e0 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80010fc:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001100:	f000 ff90 	bl	8002024 <HAL_PWREx_ControlVoltageScaling>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <SystemClock_Config+0xe2>
  {
    Error_Handler();
 800110a:	f000 f9e9 	bl	80014e0 <Error_Handler>
  }
}
 800110e:	bf00      	nop
 8001110:	37e0      	adds	r7, #224	; 0xe0
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
	...

08001118 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b088      	sub	sp, #32
 800111c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800111e:	f107 0314 	add.w	r3, r7, #20
 8001122:	2200      	movs	r2, #0
 8001124:	601a      	str	r2, [r3, #0]
 8001126:	605a      	str	r2, [r3, #4]
 8001128:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800112a:	1d3b      	adds	r3, r7, #4
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
 8001130:	605a      	str	r2, [r3, #4]
 8001132:	609a      	str	r2, [r3, #8]
 8001134:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001136:	4b28      	ldr	r3, [pc, #160]	; (80011d8 <MX_TIM1_Init+0xc0>)
 8001138:	4a28      	ldr	r2, [pc, #160]	; (80011dc <MX_TIM1_Init+0xc4>)
 800113a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80 - 1;
 800113c:	4b26      	ldr	r3, [pc, #152]	; (80011d8 <MX_TIM1_Init+0xc0>)
 800113e:	224f      	movs	r2, #79	; 0x4f
 8001140:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001142:	4b25      	ldr	r3, [pc, #148]	; (80011d8 <MX_TIM1_Init+0xc0>)
 8001144:	2200      	movs	r2, #0
 8001146:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001148:	4b23      	ldr	r3, [pc, #140]	; (80011d8 <MX_TIM1_Init+0xc0>)
 800114a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800114e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001150:	4b21      	ldr	r3, [pc, #132]	; (80011d8 <MX_TIM1_Init+0xc0>)
 8001152:	2200      	movs	r2, #0
 8001154:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001156:	4b20      	ldr	r3, [pc, #128]	; (80011d8 <MX_TIM1_Init+0xc0>)
 8001158:	2200      	movs	r2, #0
 800115a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800115c:	4b1e      	ldr	r3, [pc, #120]	; (80011d8 <MX_TIM1_Init+0xc0>)
 800115e:	2200      	movs	r2, #0
 8001160:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001162:	481d      	ldr	r0, [pc, #116]	; (80011d8 <MX_TIM1_Init+0xc0>)
 8001164:	f002 fcbe 	bl	8003ae4 <HAL_TIM_IC_Init>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800116e:	f000 f9b7 	bl	80014e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001172:	2300      	movs	r3, #0
 8001174:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001176:	2300      	movs	r3, #0
 8001178:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800117a:	2300      	movs	r3, #0
 800117c:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800117e:	f107 0314 	add.w	r3, r7, #20
 8001182:	4619      	mov	r1, r3
 8001184:	4814      	ldr	r0, [pc, #80]	; (80011d8 <MX_TIM1_Init+0xc0>)
 8001186:	f003 ff87 	bl	8005098 <HAL_TIMEx_MasterConfigSynchronization>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001190:	f000 f9a6 	bl	80014e0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001194:	230a      	movs	r3, #10
 8001196:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001198:	2301      	movs	r3, #1
 800119a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800119c:	2300      	movs	r3, #0
 800119e:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80011a0:	2300      	movs	r3, #0
 80011a2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80011a4:	1d3b      	adds	r3, r7, #4
 80011a6:	2200      	movs	r2, #0
 80011a8:	4619      	mov	r1, r3
 80011aa:	480b      	ldr	r0, [pc, #44]	; (80011d8 <MX_TIM1_Init+0xc0>)
 80011ac:	f002 ff53 	bl	8004056 <HAL_TIM_IC_ConfigChannel>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 80011b6:	f000 f993 	bl	80014e0 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80011ba:	1d3b      	adds	r3, r7, #4
 80011bc:	2204      	movs	r2, #4
 80011be:	4619      	mov	r1, r3
 80011c0:	4805      	ldr	r0, [pc, #20]	; (80011d8 <MX_TIM1_Init+0xc0>)
 80011c2:	f002 ff48 	bl	8004056 <HAL_TIM_IC_ConfigChannel>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <MX_TIM1_Init+0xb8>
  {
    Error_Handler();
 80011cc:	f000 f988 	bl	80014e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80011d0:	bf00      	nop
 80011d2:	3720      	adds	r7, #32
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	20001aec 	.word	0x20001aec
 80011dc:	40012c00 	.word	0x40012c00

080011e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b08e      	sub	sp, #56	; 0x38
 80011e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011ea:	2200      	movs	r2, #0
 80011ec:	601a      	str	r2, [r3, #0]
 80011ee:	605a      	str	r2, [r3, #4]
 80011f0:	609a      	str	r2, [r3, #8]
 80011f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011f4:	f107 031c 	add.w	r3, r7, #28
 80011f8:	2200      	movs	r2, #0
 80011fa:	601a      	str	r2, [r3, #0]
 80011fc:	605a      	str	r2, [r3, #4]
 80011fe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001200:	463b      	mov	r3, r7
 8001202:	2200      	movs	r2, #0
 8001204:	601a      	str	r2, [r3, #0]
 8001206:	605a      	str	r2, [r3, #4]
 8001208:	609a      	str	r2, [r3, #8]
 800120a:	60da      	str	r2, [r3, #12]
 800120c:	611a      	str	r2, [r3, #16]
 800120e:	615a      	str	r2, [r3, #20]
 8001210:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001212:	4b2d      	ldr	r3, [pc, #180]	; (80012c8 <MX_TIM2_Init+0xe8>)
 8001214:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001218:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 80 - 1;
 800121a:	4b2b      	ldr	r3, [pc, #172]	; (80012c8 <MX_TIM2_Init+0xe8>)
 800121c:	224f      	movs	r2, #79	; 0x4f
 800121e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001220:	4b29      	ldr	r3, [pc, #164]	; (80012c8 <MX_TIM2_Init+0xe8>)
 8001222:	2200      	movs	r2, #0
 8001224:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000 - 1;
 8001226:	4b28      	ldr	r3, [pc, #160]	; (80012c8 <MX_TIM2_Init+0xe8>)
 8001228:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800122c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800122e:	4b26      	ldr	r3, [pc, #152]	; (80012c8 <MX_TIM2_Init+0xe8>)
 8001230:	2200      	movs	r2, #0
 8001232:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001234:	4b24      	ldr	r3, [pc, #144]	; (80012c8 <MX_TIM2_Init+0xe8>)
 8001236:	2200      	movs	r2, #0
 8001238:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800123a:	4823      	ldr	r0, [pc, #140]	; (80012c8 <MX_TIM2_Init+0xe8>)
 800123c:	f002 fa22 	bl	8003684 <HAL_TIM_Base_Init>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001246:	f000 f94b 	bl	80014e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800124a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800124e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001250:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001254:	4619      	mov	r1, r3
 8001256:	481c      	ldr	r0, [pc, #112]	; (80012c8 <MX_TIM2_Init+0xe8>)
 8001258:	f003 f8a2 	bl	80043a0 <HAL_TIM_ConfigClockSource>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001262:	f000 f93d 	bl	80014e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001266:	4818      	ldr	r0, [pc, #96]	; (80012c8 <MX_TIM2_Init+0xe8>)
 8001268:	f002 fad4 	bl	8003814 <HAL_TIM_PWM_Init>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001272:	f000 f935 	bl	80014e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001276:	2300      	movs	r3, #0
 8001278:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800127a:	2300      	movs	r3, #0
 800127c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800127e:	f107 031c 	add.w	r3, r7, #28
 8001282:	4619      	mov	r1, r3
 8001284:	4810      	ldr	r0, [pc, #64]	; (80012c8 <MX_TIM2_Init+0xe8>)
 8001286:	f003 ff07 	bl	8005098 <HAL_TIMEx_MasterConfigSynchronization>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001290:	f000 f926 	bl	80014e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001294:	2360      	movs	r3, #96	; 0x60
 8001296:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001298:	2300      	movs	r3, #0
 800129a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800129c:	2300      	movs	r3, #0
 800129e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012a0:	2300      	movs	r3, #0
 80012a2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012a4:	463b      	mov	r3, r7
 80012a6:	2200      	movs	r2, #0
 80012a8:	4619      	mov	r1, r3
 80012aa:	4807      	ldr	r0, [pc, #28]	; (80012c8 <MX_TIM2_Init+0xe8>)
 80012ac:	f002 ff68 	bl	8004180 <HAL_TIM_PWM_ConfigChannel>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80012b6:	f000 f913 	bl	80014e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80012ba:	4803      	ldr	r0, [pc, #12]	; (80012c8 <MX_TIM2_Init+0xe8>)
 80012bc:	f000 f9a8 	bl	8001610 <HAL_TIM_MspPostInit>

}
 80012c0:	bf00      	nop
 80012c2:	3738      	adds	r7, #56	; 0x38
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	20001b38 	.word	0x20001b38

080012cc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012d0:	4b14      	ldr	r3, [pc, #80]	; (8001324 <MX_USART2_UART_Init+0x58>)
 80012d2:	4a15      	ldr	r2, [pc, #84]	; (8001328 <MX_USART2_UART_Init+0x5c>)
 80012d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012d6:	4b13      	ldr	r3, [pc, #76]	; (8001324 <MX_USART2_UART_Init+0x58>)
 80012d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012de:	4b11      	ldr	r3, [pc, #68]	; (8001324 <MX_USART2_UART_Init+0x58>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012e4:	4b0f      	ldr	r3, [pc, #60]	; (8001324 <MX_USART2_UART_Init+0x58>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012ea:	4b0e      	ldr	r3, [pc, #56]	; (8001324 <MX_USART2_UART_Init+0x58>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012f0:	4b0c      	ldr	r3, [pc, #48]	; (8001324 <MX_USART2_UART_Init+0x58>)
 80012f2:	220c      	movs	r2, #12
 80012f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012f6:	4b0b      	ldr	r3, [pc, #44]	; (8001324 <MX_USART2_UART_Init+0x58>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012fc:	4b09      	ldr	r3, [pc, #36]	; (8001324 <MX_USART2_UART_Init+0x58>)
 80012fe:	2200      	movs	r2, #0
 8001300:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001302:	4b08      	ldr	r3, [pc, #32]	; (8001324 <MX_USART2_UART_Init+0x58>)
 8001304:	2200      	movs	r2, #0
 8001306:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001308:	4b06      	ldr	r3, [pc, #24]	; (8001324 <MX_USART2_UART_Init+0x58>)
 800130a:	2200      	movs	r2, #0
 800130c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800130e:	4805      	ldr	r0, [pc, #20]	; (8001324 <MX_USART2_UART_Init+0x58>)
 8001310:	f003 ff68 	bl	80051e4 <HAL_UART_Init>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800131a:	f000 f8e1 	bl	80014e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800131e:	bf00      	nop
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	20001b84 	.word	0x20001b84
 8001328:	40004400 	.word	0x40004400

0800132c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b08a      	sub	sp, #40	; 0x28
 8001330:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001332:	f107 0314 	add.w	r3, r7, #20
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	605a      	str	r2, [r3, #4]
 800133c:	609a      	str	r2, [r3, #8]
 800133e:	60da      	str	r2, [r3, #12]
 8001340:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001342:	4b25      	ldr	r3, [pc, #148]	; (80013d8 <MX_GPIO_Init+0xac>)
 8001344:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001346:	4a24      	ldr	r2, [pc, #144]	; (80013d8 <MX_GPIO_Init+0xac>)
 8001348:	f043 0304 	orr.w	r3, r3, #4
 800134c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800134e:	4b22      	ldr	r3, [pc, #136]	; (80013d8 <MX_GPIO_Init+0xac>)
 8001350:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001352:	f003 0304 	and.w	r3, r3, #4
 8001356:	613b      	str	r3, [r7, #16]
 8001358:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800135a:	4b1f      	ldr	r3, [pc, #124]	; (80013d8 <MX_GPIO_Init+0xac>)
 800135c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800135e:	4a1e      	ldr	r2, [pc, #120]	; (80013d8 <MX_GPIO_Init+0xac>)
 8001360:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001364:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001366:	4b1c      	ldr	r3, [pc, #112]	; (80013d8 <MX_GPIO_Init+0xac>)
 8001368:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800136a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800136e:	60fb      	str	r3, [r7, #12]
 8001370:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001372:	4b19      	ldr	r3, [pc, #100]	; (80013d8 <MX_GPIO_Init+0xac>)
 8001374:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001376:	4a18      	ldr	r2, [pc, #96]	; (80013d8 <MX_GPIO_Init+0xac>)
 8001378:	f043 0301 	orr.w	r3, r3, #1
 800137c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800137e:	4b16      	ldr	r3, [pc, #88]	; (80013d8 <MX_GPIO_Init+0xac>)
 8001380:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001382:	f003 0301 	and.w	r3, r3, #1
 8001386:	60bb      	str	r3, [r7, #8]
 8001388:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800138a:	4b13      	ldr	r3, [pc, #76]	; (80013d8 <MX_GPIO_Init+0xac>)
 800138c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800138e:	4a12      	ldr	r2, [pc, #72]	; (80013d8 <MX_GPIO_Init+0xac>)
 8001390:	f043 0302 	orr.w	r3, r3, #2
 8001394:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001396:	4b10      	ldr	r3, [pc, #64]	; (80013d8 <MX_GPIO_Init+0xac>)
 8001398:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800139a:	f003 0302 	and.w	r3, r3, #2
 800139e:	607b      	str	r3, [r7, #4]
 80013a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 80013a2:	2200      	movs	r2, #0
 80013a4:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80013a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013ac:	f000 fe14 	bl	8001fd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA10 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80013b0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80013b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b6:	2301      	movs	r3, #1
 80013b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ba:	2300      	movs	r3, #0
 80013bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013be:	2300      	movs	r3, #0
 80013c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c2:	f107 0314 	add.w	r3, r7, #20
 80013c6:	4619      	mov	r1, r3
 80013c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013cc:	f000 fc5a 	bl	8001c84 <HAL_GPIO_Init>

}
 80013d0:	bf00      	nop
 80013d2:	3728      	adds	r7, #40	; 0x28
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	40021000 	.word	0x40021000

080013dc <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80013e4:	1d39      	adds	r1, r7, #4
 80013e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013ea:	2201      	movs	r2, #1
 80013ec:	4803      	ldr	r0, [pc, #12]	; (80013fc <__io_putchar+0x20>)
 80013ee:	f003 ff47 	bl	8005280 <HAL_UART_Transmit>
	return ch;
 80013f2:	687b      	ldr	r3, [r7, #4]
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3708      	adds	r7, #8
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	20001b84 	.word	0x20001b84

08001400 <StartUSensorOutput>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUSensorOutput */
void StartUSensorOutput(void *argument)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b084      	sub	sp, #16
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
    //HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_3);

  	HCSR04_Read();
 8001408:	f7ff fdb8 	bl	8000f7c <HCSR04_Read>
  	float f = fDistanceCM;
 800140c:	4b07      	ldr	r3, [pc, #28]	; (800142c <StartUSensorOutput+0x2c>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	60fb      	str	r3, [r7, #12]
  	printf("Distance: %9.6f\r\n", f);
 8001412:	68f8      	ldr	r0, [r7, #12]
 8001414:	f7ff f898 	bl	8000548 <__aeabi_f2d>
 8001418:	4602      	mov	r2, r0
 800141a:	460b      	mov	r3, r1
 800141c:	4804      	ldr	r0, [pc, #16]	; (8001430 <StartUSensorOutput+0x30>)
 800141e:	f007 fdf7 	bl	8009010 <iprintf>
  	//printf("Pulse: %lu\r\n", ulPulseWidthMS);
  	//printf("IC1: %lu\r\n", ulICValRise);
  	//printf("IC2: %lu\r\n", ulICValFall);

    osDelay(200);
 8001422:	20c8      	movs	r0, #200	; 0xc8
 8001424:	f004 fcd2 	bl	8005dcc <osDelay>
  {
 8001428:	e7ee      	b.n	8001408 <StartUSensorOutput+0x8>
 800142a:	bf00      	nop
 800142c:	2000020c 	.word	0x2000020c
 8001430:	0800b130 	.word	0x0800b130

08001434 <StartServo>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartServo */
void StartServo(void *argument)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartServo */
	uint8_t mode = 0;
 800143c:	2300      	movs	r3, #0
 800143e:	73fb      	strb	r3, [r7, #15]

  /* Infinite loop */
  for(;;)
  {
  	if (mode == 0)
 8001440:	7bfb      	ldrb	r3, [r7, #15]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d105      	bne.n	8001452 <StartServo+0x1e>
  	{
  	  htim2.Instance->CCR1 = 2460;
 8001446:	4b1b      	ldr	r3, [pc, #108]	; (80014b4 <StartServo+0x80>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f640 129c 	movw	r2, #2460	; 0x99c
 800144e:	635a      	str	r2, [r3, #52]	; 0x34
 8001450:	e019      	b.n	8001486 <StartServo+0x52>

  	}
  	else if (mode == 1)
 8001452:	7bfb      	ldrb	r3, [r7, #15]
 8001454:	2b01      	cmp	r3, #1
 8001456:	d105      	bne.n	8001464 <StartServo+0x30>
  	{
  		htim2.Instance->CCR1 = 1815;
 8001458:	4b16      	ldr	r3, [pc, #88]	; (80014b4 <StartServo+0x80>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f240 7217 	movw	r2, #1815	; 0x717
 8001460:	635a      	str	r2, [r3, #52]	; 0x34
 8001462:	e010      	b.n	8001486 <StartServo+0x52>
  	}
  	else if (mode == 2)
 8001464:	7bfb      	ldrb	r3, [r7, #15]
 8001466:	2b02      	cmp	r3, #2
 8001468:	d105      	bne.n	8001476 <StartServo+0x42>
  	{
  		htim2.Instance->CCR1 = 1170;
 800146a:	4b12      	ldr	r3, [pc, #72]	; (80014b4 <StartServo+0x80>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f240 4292 	movw	r2, #1170	; 0x492
 8001472:	635a      	str	r2, [r3, #52]	; 0x34
 8001474:	e007      	b.n	8001486 <StartServo+0x52>
  	}
  	else if (mode == 3)
 8001476:	7bfb      	ldrb	r3, [r7, #15]
 8001478:	2b03      	cmp	r3, #3
 800147a:	d104      	bne.n	8001486 <StartServo+0x52>
  	{
    	htim2.Instance->CCR1 = 1815;
 800147c:	4b0d      	ldr	r3, [pc, #52]	; (80014b4 <StartServo+0x80>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f240 7217 	movw	r2, #1815	; 0x717
 8001484:	635a      	str	r2, [r3, #52]	; 0x34
  	}

  	mode = (mode + 1) % 4;
 8001486:	7bfb      	ldrb	r3, [r7, #15]
 8001488:	3301      	adds	r3, #1
 800148a:	425a      	negs	r2, r3
 800148c:	f003 0303 	and.w	r3, r3, #3
 8001490:	f002 0203 	and.w	r2, r2, #3
 8001494:	bf58      	it	pl
 8001496:	4253      	negpl	r3, r2
 8001498:	73fb      	strb	r3, [r7, #15]
    printf("%lu\r\n", (uint32_t)htim2.Instance->CCR1);
 800149a:	4b06      	ldr	r3, [pc, #24]	; (80014b4 <StartServo+0x80>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014a0:	4619      	mov	r1, r3
 80014a2:	4805      	ldr	r0, [pc, #20]	; (80014b8 <StartServo+0x84>)
 80014a4:	f007 fdb4 	bl	8009010 <iprintf>

    osDelay(1000);
 80014a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014ac:	f004 fc8e 	bl	8005dcc <osDelay>
  	if (mode == 0)
 80014b0:	e7c6      	b.n	8001440 <StartServo+0xc>
 80014b2:	bf00      	nop
 80014b4:	20001b38 	.word	0x20001b38
 80014b8:	0800b144 	.word	0x0800b144

080014bc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a04      	ldr	r2, [pc, #16]	; (80014dc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d101      	bne.n	80014d2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80014ce:	f000 fad7 	bl	8001a80 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80014d2:	bf00      	nop
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40001000 	.word	0x40001000

080014e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014e4:	b672      	cpsid	i
}
 80014e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014e8:	e7fe      	b.n	80014e8 <Error_Handler+0x8>
	...

080014ec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014f2:	4b11      	ldr	r3, [pc, #68]	; (8001538 <HAL_MspInit+0x4c>)
 80014f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014f6:	4a10      	ldr	r2, [pc, #64]	; (8001538 <HAL_MspInit+0x4c>)
 80014f8:	f043 0301 	orr.w	r3, r3, #1
 80014fc:	6613      	str	r3, [r2, #96]	; 0x60
 80014fe:	4b0e      	ldr	r3, [pc, #56]	; (8001538 <HAL_MspInit+0x4c>)
 8001500:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001502:	f003 0301 	and.w	r3, r3, #1
 8001506:	607b      	str	r3, [r7, #4]
 8001508:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800150a:	4b0b      	ldr	r3, [pc, #44]	; (8001538 <HAL_MspInit+0x4c>)
 800150c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800150e:	4a0a      	ldr	r2, [pc, #40]	; (8001538 <HAL_MspInit+0x4c>)
 8001510:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001514:	6593      	str	r3, [r2, #88]	; 0x58
 8001516:	4b08      	ldr	r3, [pc, #32]	; (8001538 <HAL_MspInit+0x4c>)
 8001518:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800151a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800151e:	603b      	str	r3, [r7, #0]
 8001520:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001522:	2200      	movs	r2, #0
 8001524:	210f      	movs	r1, #15
 8001526:	f06f 0001 	mvn.w	r0, #1
 800152a:	f000 fb81 	bl	8001c30 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800152e:	bf00      	nop
 8001530:	3708      	adds	r7, #8
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	40021000 	.word	0x40021000

0800153c <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b08a      	sub	sp, #40	; 0x28
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001544:	f107 0314 	add.w	r3, r7, #20
 8001548:	2200      	movs	r2, #0
 800154a:	601a      	str	r2, [r3, #0]
 800154c:	605a      	str	r2, [r3, #4]
 800154e:	609a      	str	r2, [r3, #8]
 8001550:	60da      	str	r2, [r3, #12]
 8001552:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM1)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a1c      	ldr	r2, [pc, #112]	; (80015cc <HAL_TIM_IC_MspInit+0x90>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d131      	bne.n	80015c2 <HAL_TIM_IC_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800155e:	4b1c      	ldr	r3, [pc, #112]	; (80015d0 <HAL_TIM_IC_MspInit+0x94>)
 8001560:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001562:	4a1b      	ldr	r2, [pc, #108]	; (80015d0 <HAL_TIM_IC_MspInit+0x94>)
 8001564:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001568:	6613      	str	r3, [r2, #96]	; 0x60
 800156a:	4b19      	ldr	r3, [pc, #100]	; (80015d0 <HAL_TIM_IC_MspInit+0x94>)
 800156c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800156e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001572:	613b      	str	r3, [r7, #16]
 8001574:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001576:	4b16      	ldr	r3, [pc, #88]	; (80015d0 <HAL_TIM_IC_MspInit+0x94>)
 8001578:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800157a:	4a15      	ldr	r2, [pc, #84]	; (80015d0 <HAL_TIM_IC_MspInit+0x94>)
 800157c:	f043 0301 	orr.w	r3, r3, #1
 8001580:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001582:	4b13      	ldr	r3, [pc, #76]	; (80015d0 <HAL_TIM_IC_MspInit+0x94>)
 8001584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001586:	f003 0301 	and.w	r3, r3, #1
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800158e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001592:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001594:	2302      	movs	r3, #2
 8001596:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001598:	2300      	movs	r3, #0
 800159a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800159c:	2300      	movs	r3, #0
 800159e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80015a0:	2301      	movs	r3, #1
 80015a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a4:	f107 0314 	add.w	r3, r7, #20
 80015a8:	4619      	mov	r1, r3
 80015aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015ae:	f000 fb69 	bl	8001c84 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 80015b2:	2200      	movs	r2, #0
 80015b4:	2105      	movs	r1, #5
 80015b6:	201b      	movs	r0, #27
 80015b8:	f000 fb3a 	bl	8001c30 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80015bc:	201b      	movs	r0, #27
 80015be:	f000 fb53 	bl	8001c68 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80015c2:	bf00      	nop
 80015c4:	3728      	adds	r7, #40	; 0x28
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	40012c00 	.word	0x40012c00
 80015d0:	40021000 	.word	0x40021000

080015d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b085      	sub	sp, #20
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015e4:	d10b      	bne.n	80015fe <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015e6:	4b09      	ldr	r3, [pc, #36]	; (800160c <HAL_TIM_Base_MspInit+0x38>)
 80015e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015ea:	4a08      	ldr	r2, [pc, #32]	; (800160c <HAL_TIM_Base_MspInit+0x38>)
 80015ec:	f043 0301 	orr.w	r3, r3, #1
 80015f0:	6593      	str	r3, [r2, #88]	; 0x58
 80015f2:	4b06      	ldr	r3, [pc, #24]	; (800160c <HAL_TIM_Base_MspInit+0x38>)
 80015f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015f6:	f003 0301 	and.w	r3, r3, #1
 80015fa:	60fb      	str	r3, [r7, #12]
 80015fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80015fe:	bf00      	nop
 8001600:	3714      	adds	r7, #20
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	40021000 	.word	0x40021000

08001610 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b088      	sub	sp, #32
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001618:	f107 030c 	add.w	r3, r7, #12
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	605a      	str	r2, [r3, #4]
 8001622:	609a      	str	r2, [r3, #8]
 8001624:	60da      	str	r2, [r3, #12]
 8001626:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001630:	d11c      	bne.n	800166c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001632:	4b10      	ldr	r3, [pc, #64]	; (8001674 <HAL_TIM_MspPostInit+0x64>)
 8001634:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001636:	4a0f      	ldr	r2, [pc, #60]	; (8001674 <HAL_TIM_MspPostInit+0x64>)
 8001638:	f043 0301 	orr.w	r3, r3, #1
 800163c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800163e:	4b0d      	ldr	r3, [pc, #52]	; (8001674 <HAL_TIM_MspPostInit+0x64>)
 8001640:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001642:	f003 0301 	and.w	r3, r3, #1
 8001646:	60bb      	str	r3, [r7, #8]
 8001648:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800164a:	2301      	movs	r3, #1
 800164c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800164e:	2302      	movs	r3, #2
 8001650:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001652:	2300      	movs	r3, #0
 8001654:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001656:	2300      	movs	r3, #0
 8001658:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800165a:	2301      	movs	r3, #1
 800165c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800165e:	f107 030c 	add.w	r3, r7, #12
 8001662:	4619      	mov	r1, r3
 8001664:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001668:	f000 fb0c 	bl	8001c84 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800166c:	bf00      	nop
 800166e:	3720      	adds	r7, #32
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	40021000 	.word	0x40021000

08001678 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b08a      	sub	sp, #40	; 0x28
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001680:	f107 0314 	add.w	r3, r7, #20
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
 8001688:	605a      	str	r2, [r3, #4]
 800168a:	609a      	str	r2, [r3, #8]
 800168c:	60da      	str	r2, [r3, #12]
 800168e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a17      	ldr	r2, [pc, #92]	; (80016f4 <HAL_UART_MspInit+0x7c>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d128      	bne.n	80016ec <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800169a:	4b17      	ldr	r3, [pc, #92]	; (80016f8 <HAL_UART_MspInit+0x80>)
 800169c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800169e:	4a16      	ldr	r2, [pc, #88]	; (80016f8 <HAL_UART_MspInit+0x80>)
 80016a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016a4:	6593      	str	r3, [r2, #88]	; 0x58
 80016a6:	4b14      	ldr	r3, [pc, #80]	; (80016f8 <HAL_UART_MspInit+0x80>)
 80016a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ae:	613b      	str	r3, [r7, #16]
 80016b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016b2:	4b11      	ldr	r3, [pc, #68]	; (80016f8 <HAL_UART_MspInit+0x80>)
 80016b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016b6:	4a10      	ldr	r2, [pc, #64]	; (80016f8 <HAL_UART_MspInit+0x80>)
 80016b8:	f043 0301 	orr.w	r3, r3, #1
 80016bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016be:	4b0e      	ldr	r3, [pc, #56]	; (80016f8 <HAL_UART_MspInit+0x80>)
 80016c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016c2:	f003 0301 	and.w	r3, r3, #1
 80016c6:	60fb      	str	r3, [r7, #12]
 80016c8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80016ca:	230c      	movs	r3, #12
 80016cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ce:	2302      	movs	r3, #2
 80016d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d2:	2300      	movs	r3, #0
 80016d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016d6:	2303      	movs	r3, #3
 80016d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016da:	2307      	movs	r3, #7
 80016dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016de:	f107 0314 	add.w	r3, r7, #20
 80016e2:	4619      	mov	r1, r3
 80016e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016e8:	f000 facc 	bl	8001c84 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80016ec:	bf00      	nop
 80016ee:	3728      	adds	r7, #40	; 0x28
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	40004400 	.word	0x40004400
 80016f8:	40021000 	.word	0x40021000

080016fc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b08c      	sub	sp, #48	; 0x30
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001704:	2300      	movs	r3, #0
 8001706:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001708:	2300      	movs	r3, #0
 800170a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 800170c:	2200      	movs	r2, #0
 800170e:	6879      	ldr	r1, [r7, #4]
 8001710:	2036      	movs	r0, #54	; 0x36
 8001712:	f000 fa8d 	bl	8001c30 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001716:	2036      	movs	r0, #54	; 0x36
 8001718:	f000 faa6 	bl	8001c68 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800171c:	4b1e      	ldr	r3, [pc, #120]	; (8001798 <HAL_InitTick+0x9c>)
 800171e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001720:	4a1d      	ldr	r2, [pc, #116]	; (8001798 <HAL_InitTick+0x9c>)
 8001722:	f043 0310 	orr.w	r3, r3, #16
 8001726:	6593      	str	r3, [r2, #88]	; 0x58
 8001728:	4b1b      	ldr	r3, [pc, #108]	; (8001798 <HAL_InitTick+0x9c>)
 800172a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800172c:	f003 0310 	and.w	r3, r3, #16
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001734:	f107 0210 	add.w	r2, r7, #16
 8001738:	f107 0314 	add.w	r3, r7, #20
 800173c:	4611      	mov	r1, r2
 800173e:	4618      	mov	r0, r3
 8001740:	f001 fa52 	bl	8002be8 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001744:	f001 fa24 	bl	8002b90 <HAL_RCC_GetPCLK1Freq>
 8001748:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800174a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800174c:	4a13      	ldr	r2, [pc, #76]	; (800179c <HAL_InitTick+0xa0>)
 800174e:	fba2 2303 	umull	r2, r3, r2, r3
 8001752:	0c9b      	lsrs	r3, r3, #18
 8001754:	3b01      	subs	r3, #1
 8001756:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001758:	4b11      	ldr	r3, [pc, #68]	; (80017a0 <HAL_InitTick+0xa4>)
 800175a:	4a12      	ldr	r2, [pc, #72]	; (80017a4 <HAL_InitTick+0xa8>)
 800175c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800175e:	4b10      	ldr	r3, [pc, #64]	; (80017a0 <HAL_InitTick+0xa4>)
 8001760:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001764:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001766:	4a0e      	ldr	r2, [pc, #56]	; (80017a0 <HAL_InitTick+0xa4>)
 8001768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800176a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800176c:	4b0c      	ldr	r3, [pc, #48]	; (80017a0 <HAL_InitTick+0xa4>)
 800176e:	2200      	movs	r2, #0
 8001770:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001772:	4b0b      	ldr	r3, [pc, #44]	; (80017a0 <HAL_InitTick+0xa4>)
 8001774:	2200      	movs	r2, #0
 8001776:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001778:	4809      	ldr	r0, [pc, #36]	; (80017a0 <HAL_InitTick+0xa4>)
 800177a:	f001 ff83 	bl	8003684 <HAL_TIM_Base_Init>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d104      	bne.n	800178e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001784:	4806      	ldr	r0, [pc, #24]	; (80017a0 <HAL_InitTick+0xa4>)
 8001786:	f001 ffd5 	bl	8003734 <HAL_TIM_Base_Start_IT>
 800178a:	4603      	mov	r3, r0
 800178c:	e000      	b.n	8001790 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
}
 8001790:	4618      	mov	r0, r3
 8001792:	3730      	adds	r7, #48	; 0x30
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	40021000 	.word	0x40021000
 800179c:	431bde83 	.word	0x431bde83
 80017a0:	20001c0c 	.word	0x20001c0c
 80017a4:	40001000 	.word	0x40001000

080017a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017ac:	e7fe      	b.n	80017ac <NMI_Handler+0x4>

080017ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017ae:	b480      	push	{r7}
 80017b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017b2:	e7fe      	b.n	80017b2 <HardFault_Handler+0x4>

080017b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017b8:	e7fe      	b.n	80017b8 <MemManage_Handler+0x4>

080017ba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017ba:	b480      	push	{r7}
 80017bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017be:	e7fe      	b.n	80017be <BusFault_Handler+0x4>

080017c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017c4:	e7fe      	b.n	80017c4 <UsageFault_Handler+0x4>

080017c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017c6:	b480      	push	{r7}
 80017c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017ca:	bf00      	nop
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr

080017d4 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80017d8:	4802      	ldr	r0, [pc, #8]	; (80017e4 <TIM1_CC_IRQHandler+0x10>)
 80017da:	f002 fb1d 	bl	8003e18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80017de:	bf00      	nop
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	20001aec 	.word	0x20001aec

080017e8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80017ec:	4802      	ldr	r0, [pc, #8]	; (80017f8 <TIM6_DAC_IRQHandler+0x10>)
 80017ee:	f002 fb13 	bl	8003e18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80017f2:	bf00      	nop
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	20001c0c 	.word	0x20001c0c

080017fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
	return 1;
 8001800:	2301      	movs	r3, #1
}
 8001802:	4618      	mov	r0, r3
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr

0800180c <_kill>:

int _kill(int pid, int sig)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001816:	f006 ff51 	bl	80086bc <__errno>
 800181a:	4603      	mov	r3, r0
 800181c:	2216      	movs	r2, #22
 800181e:	601a      	str	r2, [r3, #0]
	return -1;
 8001820:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001824:	4618      	mov	r0, r3
 8001826:	3708      	adds	r7, #8
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}

0800182c <_exit>:

void _exit (int status)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001834:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001838:	6878      	ldr	r0, [r7, #4]
 800183a:	f7ff ffe7 	bl	800180c <_kill>
	while (1) {}		/* Make sure we hang here */
 800183e:	e7fe      	b.n	800183e <_exit+0x12>

08001840 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b086      	sub	sp, #24
 8001844:	af00      	add	r7, sp, #0
 8001846:	60f8      	str	r0, [r7, #12]
 8001848:	60b9      	str	r1, [r7, #8]
 800184a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800184c:	2300      	movs	r3, #0
 800184e:	617b      	str	r3, [r7, #20]
 8001850:	e00a      	b.n	8001868 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001852:	f3af 8000 	nop.w
 8001856:	4601      	mov	r1, r0
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	1c5a      	adds	r2, r3, #1
 800185c:	60ba      	str	r2, [r7, #8]
 800185e:	b2ca      	uxtb	r2, r1
 8001860:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	3301      	adds	r3, #1
 8001866:	617b      	str	r3, [r7, #20]
 8001868:	697a      	ldr	r2, [r7, #20]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	429a      	cmp	r2, r3
 800186e:	dbf0      	blt.n	8001852 <_read+0x12>
	}

return len;
 8001870:	687b      	ldr	r3, [r7, #4]
}
 8001872:	4618      	mov	r0, r3
 8001874:	3718      	adds	r7, #24
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}

0800187a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800187a:	b580      	push	{r7, lr}
 800187c:	b086      	sub	sp, #24
 800187e:	af00      	add	r7, sp, #0
 8001880:	60f8      	str	r0, [r7, #12]
 8001882:	60b9      	str	r1, [r7, #8]
 8001884:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001886:	2300      	movs	r3, #0
 8001888:	617b      	str	r3, [r7, #20]
 800188a:	e009      	b.n	80018a0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	1c5a      	adds	r2, r3, #1
 8001890:	60ba      	str	r2, [r7, #8]
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	4618      	mov	r0, r3
 8001896:	f7ff fda1 	bl	80013dc <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	3301      	adds	r3, #1
 800189e:	617b      	str	r3, [r7, #20]
 80018a0:	697a      	ldr	r2, [r7, #20]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	429a      	cmp	r2, r3
 80018a6:	dbf1      	blt.n	800188c <_write+0x12>
	}
	return len;
 80018a8:	687b      	ldr	r3, [r7, #4]
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3718      	adds	r7, #24
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}

080018b2 <_close>:

int _close(int file)
{
 80018b2:	b480      	push	{r7}
 80018b4:	b083      	sub	sp, #12
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	6078      	str	r0, [r7, #4]
	return -1;
 80018ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80018be:	4618      	mov	r0, r3
 80018c0:	370c      	adds	r7, #12
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr

080018ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018ca:	b480      	push	{r7}
 80018cc:	b083      	sub	sp, #12
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	6078      	str	r0, [r7, #4]
 80018d2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018da:	605a      	str	r2, [r3, #4]
	return 0;
 80018dc:	2300      	movs	r3, #0
}
 80018de:	4618      	mov	r0, r3
 80018e0:	370c      	adds	r7, #12
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr

080018ea <_isatty>:

int _isatty(int file)
{
 80018ea:	b480      	push	{r7}
 80018ec:	b083      	sub	sp, #12
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	6078      	str	r0, [r7, #4]
	return 1;
 80018f2:	2301      	movs	r3, #1
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	370c      	adds	r7, #12
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr

08001900 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001900:	b480      	push	{r7}
 8001902:	b085      	sub	sp, #20
 8001904:	af00      	add	r7, sp, #0
 8001906:	60f8      	str	r0, [r7, #12]
 8001908:	60b9      	str	r1, [r7, #8]
 800190a:	607a      	str	r2, [r7, #4]
	return 0;
 800190c:	2300      	movs	r3, #0
}
 800190e:	4618      	mov	r0, r3
 8001910:	3714      	adds	r7, #20
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
	...

0800191c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b086      	sub	sp, #24
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001924:	4a14      	ldr	r2, [pc, #80]	; (8001978 <_sbrk+0x5c>)
 8001926:	4b15      	ldr	r3, [pc, #84]	; (800197c <_sbrk+0x60>)
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001930:	4b13      	ldr	r3, [pc, #76]	; (8001980 <_sbrk+0x64>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d102      	bne.n	800193e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001938:	4b11      	ldr	r3, [pc, #68]	; (8001980 <_sbrk+0x64>)
 800193a:	4a12      	ldr	r2, [pc, #72]	; (8001984 <_sbrk+0x68>)
 800193c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800193e:	4b10      	ldr	r3, [pc, #64]	; (8001980 <_sbrk+0x64>)
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4413      	add	r3, r2
 8001946:	693a      	ldr	r2, [r7, #16]
 8001948:	429a      	cmp	r2, r3
 800194a:	d207      	bcs.n	800195c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800194c:	f006 feb6 	bl	80086bc <__errno>
 8001950:	4603      	mov	r3, r0
 8001952:	220c      	movs	r2, #12
 8001954:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001956:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800195a:	e009      	b.n	8001970 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800195c:	4b08      	ldr	r3, [pc, #32]	; (8001980 <_sbrk+0x64>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001962:	4b07      	ldr	r3, [pc, #28]	; (8001980 <_sbrk+0x64>)
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	4413      	add	r3, r2
 800196a:	4a05      	ldr	r2, [pc, #20]	; (8001980 <_sbrk+0x64>)
 800196c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800196e:	68fb      	ldr	r3, [r7, #12]
}
 8001970:	4618      	mov	r0, r3
 8001972:	3718      	adds	r7, #24
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	20018000 	.word	0x20018000
 800197c:	00000400 	.word	0x00000400
 8001980:	20000210 	.word	0x20000210
 8001984:	20001cb0 	.word	0x20001cb0

08001988 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800198c:	4b15      	ldr	r3, [pc, #84]	; (80019e4 <SystemInit+0x5c>)
 800198e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001992:	4a14      	ldr	r2, [pc, #80]	; (80019e4 <SystemInit+0x5c>)
 8001994:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001998:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800199c:	4b12      	ldr	r3, [pc, #72]	; (80019e8 <SystemInit+0x60>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a11      	ldr	r2, [pc, #68]	; (80019e8 <SystemInit+0x60>)
 80019a2:	f043 0301 	orr.w	r3, r3, #1
 80019a6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80019a8:	4b0f      	ldr	r3, [pc, #60]	; (80019e8 <SystemInit+0x60>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80019ae:	4b0e      	ldr	r3, [pc, #56]	; (80019e8 <SystemInit+0x60>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a0d      	ldr	r2, [pc, #52]	; (80019e8 <SystemInit+0x60>)
 80019b4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80019b8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80019bc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80019be:	4b0a      	ldr	r3, [pc, #40]	; (80019e8 <SystemInit+0x60>)
 80019c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80019c4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80019c6:	4b08      	ldr	r3, [pc, #32]	; (80019e8 <SystemInit+0x60>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a07      	ldr	r2, [pc, #28]	; (80019e8 <SystemInit+0x60>)
 80019cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019d0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80019d2:	4b05      	ldr	r3, [pc, #20]	; (80019e8 <SystemInit+0x60>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	619a      	str	r2, [r3, #24]
}
 80019d8:	bf00      	nop
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	e000ed00 	.word	0xe000ed00
 80019e8:	40021000 	.word	0x40021000

080019ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80019ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a24 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80019f0:	f7ff ffca 	bl	8001988 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80019f4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80019f6:	e003      	b.n	8001a00 <LoopCopyDataInit>

080019f8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80019f8:	4b0b      	ldr	r3, [pc, #44]	; (8001a28 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80019fa:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80019fc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80019fe:	3104      	adds	r1, #4

08001a00 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001a00:	480a      	ldr	r0, [pc, #40]	; (8001a2c <LoopForever+0xa>)
	ldr	r3, =_edata
 8001a02:	4b0b      	ldr	r3, [pc, #44]	; (8001a30 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001a04:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001a06:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001a08:	d3f6      	bcc.n	80019f8 <CopyDataInit>
	ldr	r2, =_sbss
 8001a0a:	4a0a      	ldr	r2, [pc, #40]	; (8001a34 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001a0c:	e002      	b.n	8001a14 <LoopFillZerobss>

08001a0e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001a0e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001a10:	f842 3b04 	str.w	r3, [r2], #4

08001a14 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001a14:	4b08      	ldr	r3, [pc, #32]	; (8001a38 <LoopForever+0x16>)
	cmp	r2, r3
 8001a16:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001a18:	d3f9      	bcc.n	8001a0e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a1a:	f006 fe55 	bl	80086c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a1e:	f7ff fac3 	bl	8000fa8 <main>

08001a22 <LoopForever>:

LoopForever:
    b LoopForever
 8001a22:	e7fe      	b.n	8001a22 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001a24:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001a28:	0800b5e4 	.word	0x0800b5e4
	ldr	r0, =_sdata
 8001a2c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001a30:	200001e0 	.word	0x200001e0
	ldr	r2, =_sbss
 8001a34:	200001e0 	.word	0x200001e0
	ldr	r3, = _ebss
 8001a38:	20001cac 	.word	0x20001cac

08001a3c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a3c:	e7fe      	b.n	8001a3c <ADC1_2_IRQHandler>
	...

08001a40 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a46:	2300      	movs	r3, #0
 8001a48:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a4a:	4b0c      	ldr	r3, [pc, #48]	; (8001a7c <HAL_Init+0x3c>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4a0b      	ldr	r2, [pc, #44]	; (8001a7c <HAL_Init+0x3c>)
 8001a50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a54:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a56:	2003      	movs	r0, #3
 8001a58:	f000 f8df 	bl	8001c1a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a5c:	2000      	movs	r0, #0
 8001a5e:	f7ff fe4d 	bl	80016fc <HAL_InitTick>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d002      	beq.n	8001a6e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	71fb      	strb	r3, [r7, #7]
 8001a6c:	e001      	b.n	8001a72 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a6e:	f7ff fd3d 	bl	80014ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a72:	79fb      	ldrb	r3, [r7, #7]
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	3708      	adds	r7, #8
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	40022000 	.word	0x40022000

08001a80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a84:	4b06      	ldr	r3, [pc, #24]	; (8001aa0 <HAL_IncTick+0x20>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	461a      	mov	r2, r3
 8001a8a:	4b06      	ldr	r3, [pc, #24]	; (8001aa4 <HAL_IncTick+0x24>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4413      	add	r3, r2
 8001a90:	4a04      	ldr	r2, [pc, #16]	; (8001aa4 <HAL_IncTick+0x24>)
 8001a92:	6013      	str	r3, [r2, #0]
}
 8001a94:	bf00      	nop
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	20000008 	.word	0x20000008
 8001aa4:	20001c58 	.word	0x20001c58

08001aa8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  return uwTick;
 8001aac:	4b03      	ldr	r3, [pc, #12]	; (8001abc <HAL_GetTick+0x14>)
 8001aae:	681b      	ldr	r3, [r3, #0]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	20001c58 	.word	0x20001c58

08001ac0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b085      	sub	sp, #20
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	f003 0307 	and.w	r3, r3, #7
 8001ace:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ad0:	4b0c      	ldr	r3, [pc, #48]	; (8001b04 <__NVIC_SetPriorityGrouping+0x44>)
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ad6:	68ba      	ldr	r2, [r7, #8]
 8001ad8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001adc:	4013      	ands	r3, r2
 8001ade:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ae8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001aec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001af0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001af2:	4a04      	ldr	r2, [pc, #16]	; (8001b04 <__NVIC_SetPriorityGrouping+0x44>)
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	60d3      	str	r3, [r2, #12]
}
 8001af8:	bf00      	nop
 8001afa:	3714      	adds	r7, #20
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr
 8001b04:	e000ed00 	.word	0xe000ed00

08001b08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b0c:	4b04      	ldr	r3, [pc, #16]	; (8001b20 <__NVIC_GetPriorityGrouping+0x18>)
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	0a1b      	lsrs	r3, r3, #8
 8001b12:	f003 0307 	and.w	r3, r3, #7
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr
 8001b20:	e000ed00 	.word	0xe000ed00

08001b24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	db0b      	blt.n	8001b4e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b36:	79fb      	ldrb	r3, [r7, #7]
 8001b38:	f003 021f 	and.w	r2, r3, #31
 8001b3c:	4907      	ldr	r1, [pc, #28]	; (8001b5c <__NVIC_EnableIRQ+0x38>)
 8001b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b42:	095b      	lsrs	r3, r3, #5
 8001b44:	2001      	movs	r0, #1
 8001b46:	fa00 f202 	lsl.w	r2, r0, r2
 8001b4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b4e:	bf00      	nop
 8001b50:	370c      	adds	r7, #12
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	e000e100 	.word	0xe000e100

08001b60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	4603      	mov	r3, r0
 8001b68:	6039      	str	r1, [r7, #0]
 8001b6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	db0a      	blt.n	8001b8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	b2da      	uxtb	r2, r3
 8001b78:	490c      	ldr	r1, [pc, #48]	; (8001bac <__NVIC_SetPriority+0x4c>)
 8001b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7e:	0112      	lsls	r2, r2, #4
 8001b80:	b2d2      	uxtb	r2, r2
 8001b82:	440b      	add	r3, r1
 8001b84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b88:	e00a      	b.n	8001ba0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	b2da      	uxtb	r2, r3
 8001b8e:	4908      	ldr	r1, [pc, #32]	; (8001bb0 <__NVIC_SetPriority+0x50>)
 8001b90:	79fb      	ldrb	r3, [r7, #7]
 8001b92:	f003 030f 	and.w	r3, r3, #15
 8001b96:	3b04      	subs	r3, #4
 8001b98:	0112      	lsls	r2, r2, #4
 8001b9a:	b2d2      	uxtb	r2, r2
 8001b9c:	440b      	add	r3, r1
 8001b9e:	761a      	strb	r2, [r3, #24]
}
 8001ba0:	bf00      	nop
 8001ba2:	370c      	adds	r7, #12
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr
 8001bac:	e000e100 	.word	0xe000e100
 8001bb0:	e000ed00 	.word	0xe000ed00

08001bb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b089      	sub	sp, #36	; 0x24
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	60f8      	str	r0, [r7, #12]
 8001bbc:	60b9      	str	r1, [r7, #8]
 8001bbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f003 0307 	and.w	r3, r3, #7
 8001bc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	f1c3 0307 	rsb	r3, r3, #7
 8001bce:	2b04      	cmp	r3, #4
 8001bd0:	bf28      	it	cs
 8001bd2:	2304      	movcs	r3, #4
 8001bd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	3304      	adds	r3, #4
 8001bda:	2b06      	cmp	r3, #6
 8001bdc:	d902      	bls.n	8001be4 <NVIC_EncodePriority+0x30>
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	3b03      	subs	r3, #3
 8001be2:	e000      	b.n	8001be6 <NVIC_EncodePriority+0x32>
 8001be4:	2300      	movs	r3, #0
 8001be6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001be8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001bec:	69bb      	ldr	r3, [r7, #24]
 8001bee:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf2:	43da      	mvns	r2, r3
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	401a      	ands	r2, r3
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bfc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	fa01 f303 	lsl.w	r3, r1, r3
 8001c06:	43d9      	mvns	r1, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c0c:	4313      	orrs	r3, r2
         );
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	3724      	adds	r7, #36	; 0x24
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr

08001c1a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c1a:	b580      	push	{r7, lr}
 8001c1c:	b082      	sub	sp, #8
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f7ff ff4c 	bl	8001ac0 <__NVIC_SetPriorityGrouping>
}
 8001c28:	bf00      	nop
 8001c2a:	3708      	adds	r7, #8
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}

08001c30 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b086      	sub	sp, #24
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	4603      	mov	r3, r0
 8001c38:	60b9      	str	r1, [r7, #8]
 8001c3a:	607a      	str	r2, [r7, #4]
 8001c3c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c42:	f7ff ff61 	bl	8001b08 <__NVIC_GetPriorityGrouping>
 8001c46:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c48:	687a      	ldr	r2, [r7, #4]
 8001c4a:	68b9      	ldr	r1, [r7, #8]
 8001c4c:	6978      	ldr	r0, [r7, #20]
 8001c4e:	f7ff ffb1 	bl	8001bb4 <NVIC_EncodePriority>
 8001c52:	4602      	mov	r2, r0
 8001c54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c58:	4611      	mov	r1, r2
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7ff ff80 	bl	8001b60 <__NVIC_SetPriority>
}
 8001c60:	bf00      	nop
 8001c62:	3718      	adds	r7, #24
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	4603      	mov	r3, r0
 8001c70:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7ff ff54 	bl	8001b24 <__NVIC_EnableIRQ>
}
 8001c7c:	bf00      	nop
 8001c7e:	3708      	adds	r7, #8
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}

08001c84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b087      	sub	sp, #28
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
 8001c8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c92:	e17f      	b.n	8001f94 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	2101      	movs	r1, #1
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	fa01 f303 	lsl.w	r3, r1, r3
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	f000 8171 	beq.w	8001f8e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d00b      	beq.n	8001ccc <HAL_GPIO_Init+0x48>
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	2b02      	cmp	r3, #2
 8001cba:	d007      	beq.n	8001ccc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001cc0:	2b11      	cmp	r3, #17
 8001cc2:	d003      	beq.n	8001ccc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	2b12      	cmp	r3, #18
 8001cca:	d130      	bne.n	8001d2e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	005b      	lsls	r3, r3, #1
 8001cd6:	2203      	movs	r2, #3
 8001cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cdc:	43db      	mvns	r3, r3
 8001cde:	693a      	ldr	r2, [r7, #16]
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	68da      	ldr	r2, [r3, #12]
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	005b      	lsls	r3, r3, #1
 8001cec:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf0:	693a      	ldr	r2, [r7, #16]
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	693a      	ldr	r2, [r7, #16]
 8001cfa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d02:	2201      	movs	r2, #1
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0a:	43db      	mvns	r3, r3
 8001d0c:	693a      	ldr	r2, [r7, #16]
 8001d0e:	4013      	ands	r3, r2
 8001d10:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	091b      	lsrs	r3, r3, #4
 8001d18:	f003 0201 	and.w	r2, r3, #1
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	693a      	ldr	r2, [r7, #16]
 8001d2c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	f003 0303 	and.w	r3, r3, #3
 8001d36:	2b03      	cmp	r3, #3
 8001d38:	d118      	bne.n	8001d6c <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d3e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001d40:	2201      	movs	r2, #1
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	fa02 f303 	lsl.w	r3, r2, r3
 8001d48:	43db      	mvns	r3, r3
 8001d4a:	693a      	ldr	r2, [r7, #16]
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	08db      	lsrs	r3, r3, #3
 8001d56:	f003 0201 	and.w	r2, r3, #1
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d60:	693a      	ldr	r2, [r7, #16]
 8001d62:	4313      	orrs	r3, r2
 8001d64:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	693a      	ldr	r2, [r7, #16]
 8001d6a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	005b      	lsls	r3, r3, #1
 8001d76:	2203      	movs	r2, #3
 8001d78:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7c:	43db      	mvns	r3, r3
 8001d7e:	693a      	ldr	r2, [r7, #16]
 8001d80:	4013      	ands	r3, r2
 8001d82:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	689a      	ldr	r2, [r3, #8]
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	005b      	lsls	r3, r3, #1
 8001d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d90:	693a      	ldr	r2, [r7, #16]
 8001d92:	4313      	orrs	r3, r2
 8001d94:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	693a      	ldr	r2, [r7, #16]
 8001d9a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	2b02      	cmp	r3, #2
 8001da2:	d003      	beq.n	8001dac <HAL_GPIO_Init+0x128>
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	2b12      	cmp	r3, #18
 8001daa:	d123      	bne.n	8001df4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	08da      	lsrs	r2, r3, #3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	3208      	adds	r2, #8
 8001db4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001db8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	f003 0307 	and.w	r3, r3, #7
 8001dc0:	009b      	lsls	r3, r3, #2
 8001dc2:	220f      	movs	r2, #15
 8001dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc8:	43db      	mvns	r3, r3
 8001dca:	693a      	ldr	r2, [r7, #16]
 8001dcc:	4013      	ands	r3, r2
 8001dce:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	691a      	ldr	r2, [r3, #16]
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	f003 0307 	and.w	r3, r3, #7
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8001de0:	693a      	ldr	r2, [r7, #16]
 8001de2:	4313      	orrs	r3, r2
 8001de4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	08da      	lsrs	r2, r3, #3
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	3208      	adds	r2, #8
 8001dee:	6939      	ldr	r1, [r7, #16]
 8001df0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	005b      	lsls	r3, r3, #1
 8001dfe:	2203      	movs	r2, #3
 8001e00:	fa02 f303 	lsl.w	r3, r2, r3
 8001e04:	43db      	mvns	r3, r3
 8001e06:	693a      	ldr	r2, [r7, #16]
 8001e08:	4013      	ands	r3, r2
 8001e0a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f003 0203 	and.w	r2, r3, #3
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	005b      	lsls	r3, r3, #1
 8001e18:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1c:	693a      	ldr	r2, [r7, #16]
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	693a      	ldr	r2, [r7, #16]
 8001e26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	f000 80ac 	beq.w	8001f8e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e36:	4b5f      	ldr	r3, [pc, #380]	; (8001fb4 <HAL_GPIO_Init+0x330>)
 8001e38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e3a:	4a5e      	ldr	r2, [pc, #376]	; (8001fb4 <HAL_GPIO_Init+0x330>)
 8001e3c:	f043 0301 	orr.w	r3, r3, #1
 8001e40:	6613      	str	r3, [r2, #96]	; 0x60
 8001e42:	4b5c      	ldr	r3, [pc, #368]	; (8001fb4 <HAL_GPIO_Init+0x330>)
 8001e44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e46:	f003 0301 	and.w	r3, r3, #1
 8001e4a:	60bb      	str	r3, [r7, #8]
 8001e4c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e4e:	4a5a      	ldr	r2, [pc, #360]	; (8001fb8 <HAL_GPIO_Init+0x334>)
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	089b      	lsrs	r3, r3, #2
 8001e54:	3302      	adds	r3, #2
 8001e56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e5a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	f003 0303 	and.w	r3, r3, #3
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	220f      	movs	r2, #15
 8001e66:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6a:	43db      	mvns	r3, r3
 8001e6c:	693a      	ldr	r2, [r7, #16]
 8001e6e:	4013      	ands	r3, r2
 8001e70:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001e78:	d025      	beq.n	8001ec6 <HAL_GPIO_Init+0x242>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4a4f      	ldr	r2, [pc, #316]	; (8001fbc <HAL_GPIO_Init+0x338>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d01f      	beq.n	8001ec2 <HAL_GPIO_Init+0x23e>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4a4e      	ldr	r2, [pc, #312]	; (8001fc0 <HAL_GPIO_Init+0x33c>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d019      	beq.n	8001ebe <HAL_GPIO_Init+0x23a>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4a4d      	ldr	r2, [pc, #308]	; (8001fc4 <HAL_GPIO_Init+0x340>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d013      	beq.n	8001eba <HAL_GPIO_Init+0x236>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4a4c      	ldr	r2, [pc, #304]	; (8001fc8 <HAL_GPIO_Init+0x344>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d00d      	beq.n	8001eb6 <HAL_GPIO_Init+0x232>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4a4b      	ldr	r2, [pc, #300]	; (8001fcc <HAL_GPIO_Init+0x348>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d007      	beq.n	8001eb2 <HAL_GPIO_Init+0x22e>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4a4a      	ldr	r2, [pc, #296]	; (8001fd0 <HAL_GPIO_Init+0x34c>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d101      	bne.n	8001eae <HAL_GPIO_Init+0x22a>
 8001eaa:	2306      	movs	r3, #6
 8001eac:	e00c      	b.n	8001ec8 <HAL_GPIO_Init+0x244>
 8001eae:	2307      	movs	r3, #7
 8001eb0:	e00a      	b.n	8001ec8 <HAL_GPIO_Init+0x244>
 8001eb2:	2305      	movs	r3, #5
 8001eb4:	e008      	b.n	8001ec8 <HAL_GPIO_Init+0x244>
 8001eb6:	2304      	movs	r3, #4
 8001eb8:	e006      	b.n	8001ec8 <HAL_GPIO_Init+0x244>
 8001eba:	2303      	movs	r3, #3
 8001ebc:	e004      	b.n	8001ec8 <HAL_GPIO_Init+0x244>
 8001ebe:	2302      	movs	r3, #2
 8001ec0:	e002      	b.n	8001ec8 <HAL_GPIO_Init+0x244>
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e000      	b.n	8001ec8 <HAL_GPIO_Init+0x244>
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	697a      	ldr	r2, [r7, #20]
 8001eca:	f002 0203 	and.w	r2, r2, #3
 8001ece:	0092      	lsls	r2, r2, #2
 8001ed0:	4093      	lsls	r3, r2
 8001ed2:	693a      	ldr	r2, [r7, #16]
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ed8:	4937      	ldr	r1, [pc, #220]	; (8001fb8 <HAL_GPIO_Init+0x334>)
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	089b      	lsrs	r3, r3, #2
 8001ede:	3302      	adds	r3, #2
 8001ee0:	693a      	ldr	r2, [r7, #16]
 8001ee2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001ee6:	4b3b      	ldr	r3, [pc, #236]	; (8001fd4 <HAL_GPIO_Init+0x350>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	43db      	mvns	r3, r3
 8001ef0:	693a      	ldr	r2, [r7, #16]
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d003      	beq.n	8001f0a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	4313      	orrs	r3, r2
 8001f08:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001f0a:	4a32      	ldr	r2, [pc, #200]	; (8001fd4 <HAL_GPIO_Init+0x350>)
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001f10:	4b30      	ldr	r3, [pc, #192]	; (8001fd4 <HAL_GPIO_Init+0x350>)
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	43db      	mvns	r3, r3
 8001f1a:	693a      	ldr	r2, [r7, #16]
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d003      	beq.n	8001f34 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001f2c:	693a      	ldr	r2, [r7, #16]
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	4313      	orrs	r3, r2
 8001f32:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f34:	4a27      	ldr	r2, [pc, #156]	; (8001fd4 <HAL_GPIO_Init+0x350>)
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f3a:	4b26      	ldr	r3, [pc, #152]	; (8001fd4 <HAL_GPIO_Init+0x350>)
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	43db      	mvns	r3, r3
 8001f44:	693a      	ldr	r2, [r7, #16]
 8001f46:	4013      	ands	r3, r2
 8001f48:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d003      	beq.n	8001f5e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001f56:	693a      	ldr	r2, [r7, #16]
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f5e:	4a1d      	ldr	r2, [pc, #116]	; (8001fd4 <HAL_GPIO_Init+0x350>)
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001f64:	4b1b      	ldr	r3, [pc, #108]	; (8001fd4 <HAL_GPIO_Init+0x350>)
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	43db      	mvns	r3, r3
 8001f6e:	693a      	ldr	r2, [r7, #16]
 8001f70:	4013      	ands	r3, r2
 8001f72:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d003      	beq.n	8001f88 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001f80:	693a      	ldr	r2, [r7, #16]
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	4313      	orrs	r3, r2
 8001f86:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f88:	4a12      	ldr	r2, [pc, #72]	; (8001fd4 <HAL_GPIO_Init+0x350>)
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	3301      	adds	r3, #1
 8001f92:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	f47f ae78 	bne.w	8001c94 <HAL_GPIO_Init+0x10>
  }
}
 8001fa4:	bf00      	nop
 8001fa6:	bf00      	nop
 8001fa8:	371c      	adds	r7, #28
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	40021000 	.word	0x40021000
 8001fb8:	40010000 	.word	0x40010000
 8001fbc:	48000400 	.word	0x48000400
 8001fc0:	48000800 	.word	0x48000800
 8001fc4:	48000c00 	.word	0x48000c00
 8001fc8:	48001000 	.word	0x48001000
 8001fcc:	48001400 	.word	0x48001400
 8001fd0:	48001800 	.word	0x48001800
 8001fd4:	40010400 	.word	0x40010400

08001fd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
 8001fe0:	460b      	mov	r3, r1
 8001fe2:	807b      	strh	r3, [r7, #2]
 8001fe4:	4613      	mov	r3, r2
 8001fe6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fe8:	787b      	ldrb	r3, [r7, #1]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d003      	beq.n	8001ff6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001fee:	887a      	ldrh	r2, [r7, #2]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ff4:	e002      	b.n	8001ffc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ff6:	887a      	ldrh	r2, [r7, #2]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ffc:	bf00      	nop
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800200c:	4b04      	ldr	r3, [pc, #16]	; (8002020 <HAL_PWREx_GetVoltageRange+0x18>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002014:	4618      	mov	r0, r3
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	40007000 	.word	0x40007000

08002024 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002024:	b480      	push	{r7}
 8002026:	b085      	sub	sp, #20
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002032:	d130      	bne.n	8002096 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002034:	4b23      	ldr	r3, [pc, #140]	; (80020c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800203c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002040:	d038      	beq.n	80020b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002042:	4b20      	ldr	r3, [pc, #128]	; (80020c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800204a:	4a1e      	ldr	r2, [pc, #120]	; (80020c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800204c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002050:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002052:	4b1d      	ldr	r3, [pc, #116]	; (80020c8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	2232      	movs	r2, #50	; 0x32
 8002058:	fb02 f303 	mul.w	r3, r2, r3
 800205c:	4a1b      	ldr	r2, [pc, #108]	; (80020cc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800205e:	fba2 2303 	umull	r2, r3, r2, r3
 8002062:	0c9b      	lsrs	r3, r3, #18
 8002064:	3301      	adds	r3, #1
 8002066:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002068:	e002      	b.n	8002070 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	3b01      	subs	r3, #1
 800206e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002070:	4b14      	ldr	r3, [pc, #80]	; (80020c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002072:	695b      	ldr	r3, [r3, #20]
 8002074:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002078:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800207c:	d102      	bne.n	8002084 <HAL_PWREx_ControlVoltageScaling+0x60>
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d1f2      	bne.n	800206a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002084:	4b0f      	ldr	r3, [pc, #60]	; (80020c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002086:	695b      	ldr	r3, [r3, #20]
 8002088:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800208c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002090:	d110      	bne.n	80020b4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002092:	2303      	movs	r3, #3
 8002094:	e00f      	b.n	80020b6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002096:	4b0b      	ldr	r3, [pc, #44]	; (80020c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800209e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020a2:	d007      	beq.n	80020b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80020a4:	4b07      	ldr	r3, [pc, #28]	; (80020c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80020ac:	4a05      	ldr	r2, [pc, #20]	; (80020c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80020b2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80020b4:	2300      	movs	r3, #0
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3714      	adds	r7, #20
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	40007000 	.word	0x40007000
 80020c8:	20000000 	.word	0x20000000
 80020cc:	431bde83 	.word	0x431bde83

080020d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b088      	sub	sp, #32
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d101      	bne.n	80020e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e3d4      	b.n	800288c <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020e2:	4ba1      	ldr	r3, [pc, #644]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	f003 030c 	and.w	r3, r3, #12
 80020ea:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020ec:	4b9e      	ldr	r3, [pc, #632]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 80020ee:	68db      	ldr	r3, [r3, #12]
 80020f0:	f003 0303 	and.w	r3, r3, #3
 80020f4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 0310 	and.w	r3, r3, #16
 80020fe:	2b00      	cmp	r3, #0
 8002100:	f000 80e4 	beq.w	80022cc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002104:	69bb      	ldr	r3, [r7, #24]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d007      	beq.n	800211a <HAL_RCC_OscConfig+0x4a>
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	2b0c      	cmp	r3, #12
 800210e:	f040 808b 	bne.w	8002228 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	2b01      	cmp	r3, #1
 8002116:	f040 8087 	bne.w	8002228 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800211a:	4b93      	ldr	r3, [pc, #588]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0302 	and.w	r3, r3, #2
 8002122:	2b00      	cmp	r3, #0
 8002124:	d005      	beq.n	8002132 <HAL_RCC_OscConfig+0x62>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	699b      	ldr	r3, [r3, #24]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d101      	bne.n	8002132 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e3ac      	b.n	800288c <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6a1a      	ldr	r2, [r3, #32]
 8002136:	4b8c      	ldr	r3, [pc, #560]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f003 0308 	and.w	r3, r3, #8
 800213e:	2b00      	cmp	r3, #0
 8002140:	d004      	beq.n	800214c <HAL_RCC_OscConfig+0x7c>
 8002142:	4b89      	ldr	r3, [pc, #548]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800214a:	e005      	b.n	8002158 <HAL_RCC_OscConfig+0x88>
 800214c:	4b86      	ldr	r3, [pc, #536]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 800214e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002152:	091b      	lsrs	r3, r3, #4
 8002154:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002158:	4293      	cmp	r3, r2
 800215a:	d223      	bcs.n	80021a4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6a1b      	ldr	r3, [r3, #32]
 8002160:	4618      	mov	r0, r3
 8002162:	f000 fd73 	bl	8002c4c <RCC_SetFlashLatencyFromMSIRange>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d001      	beq.n	8002170 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	e38d      	b.n	800288c <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002170:	4b7d      	ldr	r3, [pc, #500]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a7c      	ldr	r2, [pc, #496]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 8002176:	f043 0308 	orr.w	r3, r3, #8
 800217a:	6013      	str	r3, [r2, #0]
 800217c:	4b7a      	ldr	r3, [pc, #488]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6a1b      	ldr	r3, [r3, #32]
 8002188:	4977      	ldr	r1, [pc, #476]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 800218a:	4313      	orrs	r3, r2
 800218c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800218e:	4b76      	ldr	r3, [pc, #472]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	69db      	ldr	r3, [r3, #28]
 800219a:	021b      	lsls	r3, r3, #8
 800219c:	4972      	ldr	r1, [pc, #456]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 800219e:	4313      	orrs	r3, r2
 80021a0:	604b      	str	r3, [r1, #4]
 80021a2:	e025      	b.n	80021f0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021a4:	4b70      	ldr	r3, [pc, #448]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a6f      	ldr	r2, [pc, #444]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 80021aa:	f043 0308 	orr.w	r3, r3, #8
 80021ae:	6013      	str	r3, [r2, #0]
 80021b0:	4b6d      	ldr	r3, [pc, #436]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6a1b      	ldr	r3, [r3, #32]
 80021bc:	496a      	ldr	r1, [pc, #424]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 80021be:	4313      	orrs	r3, r2
 80021c0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021c2:	4b69      	ldr	r3, [pc, #420]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	69db      	ldr	r3, [r3, #28]
 80021ce:	021b      	lsls	r3, r3, #8
 80021d0:	4965      	ldr	r1, [pc, #404]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 80021d2:	4313      	orrs	r3, r2
 80021d4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80021d6:	69bb      	ldr	r3, [r7, #24]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d109      	bne.n	80021f0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6a1b      	ldr	r3, [r3, #32]
 80021e0:	4618      	mov	r0, r3
 80021e2:	f000 fd33 	bl	8002c4c <RCC_SetFlashLatencyFromMSIRange>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e34d      	b.n	800288c <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021f0:	f000 fc36 	bl	8002a60 <HAL_RCC_GetSysClockFreq>
 80021f4:	4602      	mov	r2, r0
 80021f6:	4b5c      	ldr	r3, [pc, #368]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	091b      	lsrs	r3, r3, #4
 80021fc:	f003 030f 	and.w	r3, r3, #15
 8002200:	495a      	ldr	r1, [pc, #360]	; (800236c <HAL_RCC_OscConfig+0x29c>)
 8002202:	5ccb      	ldrb	r3, [r1, r3]
 8002204:	f003 031f 	and.w	r3, r3, #31
 8002208:	fa22 f303 	lsr.w	r3, r2, r3
 800220c:	4a58      	ldr	r2, [pc, #352]	; (8002370 <HAL_RCC_OscConfig+0x2a0>)
 800220e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002210:	4b58      	ldr	r3, [pc, #352]	; (8002374 <HAL_RCC_OscConfig+0x2a4>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4618      	mov	r0, r3
 8002216:	f7ff fa71 	bl	80016fc <HAL_InitTick>
 800221a:	4603      	mov	r3, r0
 800221c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800221e:	7bfb      	ldrb	r3, [r7, #15]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d052      	beq.n	80022ca <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002224:	7bfb      	ldrb	r3, [r7, #15]
 8002226:	e331      	b.n	800288c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	699b      	ldr	r3, [r3, #24]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d032      	beq.n	8002296 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002230:	4b4d      	ldr	r3, [pc, #308]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a4c      	ldr	r2, [pc, #304]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 8002236:	f043 0301 	orr.w	r3, r3, #1
 800223a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800223c:	f7ff fc34 	bl	8001aa8 <HAL_GetTick>
 8002240:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002242:	e008      	b.n	8002256 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002244:	f7ff fc30 	bl	8001aa8 <HAL_GetTick>
 8002248:	4602      	mov	r2, r0
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	2b02      	cmp	r3, #2
 8002250:	d901      	bls.n	8002256 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002252:	2303      	movs	r3, #3
 8002254:	e31a      	b.n	800288c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002256:	4b44      	ldr	r3, [pc, #272]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 0302 	and.w	r3, r3, #2
 800225e:	2b00      	cmp	r3, #0
 8002260:	d0f0      	beq.n	8002244 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002262:	4b41      	ldr	r3, [pc, #260]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a40      	ldr	r2, [pc, #256]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 8002268:	f043 0308 	orr.w	r3, r3, #8
 800226c:	6013      	str	r3, [r2, #0]
 800226e:	4b3e      	ldr	r3, [pc, #248]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6a1b      	ldr	r3, [r3, #32]
 800227a:	493b      	ldr	r1, [pc, #236]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 800227c:	4313      	orrs	r3, r2
 800227e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002280:	4b39      	ldr	r3, [pc, #228]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	69db      	ldr	r3, [r3, #28]
 800228c:	021b      	lsls	r3, r3, #8
 800228e:	4936      	ldr	r1, [pc, #216]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 8002290:	4313      	orrs	r3, r2
 8002292:	604b      	str	r3, [r1, #4]
 8002294:	e01a      	b.n	80022cc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002296:	4b34      	ldr	r3, [pc, #208]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a33      	ldr	r2, [pc, #204]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 800229c:	f023 0301 	bic.w	r3, r3, #1
 80022a0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80022a2:	f7ff fc01 	bl	8001aa8 <HAL_GetTick>
 80022a6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80022a8:	e008      	b.n	80022bc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80022aa:	f7ff fbfd 	bl	8001aa8 <HAL_GetTick>
 80022ae:	4602      	mov	r2, r0
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d901      	bls.n	80022bc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e2e7      	b.n	800288c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80022bc:	4b2a      	ldr	r3, [pc, #168]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 0302 	and.w	r3, r3, #2
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d1f0      	bne.n	80022aa <HAL_RCC_OscConfig+0x1da>
 80022c8:	e000      	b.n	80022cc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80022ca:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 0301 	and.w	r3, r3, #1
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d074      	beq.n	80023c2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80022d8:	69bb      	ldr	r3, [r7, #24]
 80022da:	2b08      	cmp	r3, #8
 80022dc:	d005      	beq.n	80022ea <HAL_RCC_OscConfig+0x21a>
 80022de:	69bb      	ldr	r3, [r7, #24]
 80022e0:	2b0c      	cmp	r3, #12
 80022e2:	d10e      	bne.n	8002302 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	2b03      	cmp	r3, #3
 80022e8:	d10b      	bne.n	8002302 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022ea:	4b1f      	ldr	r3, [pc, #124]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d064      	beq.n	80023c0 <HAL_RCC_OscConfig+0x2f0>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d160      	bne.n	80023c0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e2c4      	b.n	800288c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800230a:	d106      	bne.n	800231a <HAL_RCC_OscConfig+0x24a>
 800230c:	4b16      	ldr	r3, [pc, #88]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a15      	ldr	r2, [pc, #84]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 8002312:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002316:	6013      	str	r3, [r2, #0]
 8002318:	e01d      	b.n	8002356 <HAL_RCC_OscConfig+0x286>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002322:	d10c      	bne.n	800233e <HAL_RCC_OscConfig+0x26e>
 8002324:	4b10      	ldr	r3, [pc, #64]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a0f      	ldr	r2, [pc, #60]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 800232a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800232e:	6013      	str	r3, [r2, #0]
 8002330:	4b0d      	ldr	r3, [pc, #52]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a0c      	ldr	r2, [pc, #48]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 8002336:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800233a:	6013      	str	r3, [r2, #0]
 800233c:	e00b      	b.n	8002356 <HAL_RCC_OscConfig+0x286>
 800233e:	4b0a      	ldr	r3, [pc, #40]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a09      	ldr	r2, [pc, #36]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 8002344:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002348:	6013      	str	r3, [r2, #0]
 800234a:	4b07      	ldr	r3, [pc, #28]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a06      	ldr	r2, [pc, #24]	; (8002368 <HAL_RCC_OscConfig+0x298>)
 8002350:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002354:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d01c      	beq.n	8002398 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800235e:	f7ff fba3 	bl	8001aa8 <HAL_GetTick>
 8002362:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002364:	e011      	b.n	800238a <HAL_RCC_OscConfig+0x2ba>
 8002366:	bf00      	nop
 8002368:	40021000 	.word	0x40021000
 800236c:	0800b1ac 	.word	0x0800b1ac
 8002370:	20000000 	.word	0x20000000
 8002374:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002378:	f7ff fb96 	bl	8001aa8 <HAL_GetTick>
 800237c:	4602      	mov	r2, r0
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	2b64      	cmp	r3, #100	; 0x64
 8002384:	d901      	bls.n	800238a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002386:	2303      	movs	r3, #3
 8002388:	e280      	b.n	800288c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800238a:	4baf      	ldr	r3, [pc, #700]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d0f0      	beq.n	8002378 <HAL_RCC_OscConfig+0x2a8>
 8002396:	e014      	b.n	80023c2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002398:	f7ff fb86 	bl	8001aa8 <HAL_GetTick>
 800239c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800239e:	e008      	b.n	80023b2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023a0:	f7ff fb82 	bl	8001aa8 <HAL_GetTick>
 80023a4:	4602      	mov	r2, r0
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	2b64      	cmp	r3, #100	; 0x64
 80023ac:	d901      	bls.n	80023b2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80023ae:	2303      	movs	r3, #3
 80023b0:	e26c      	b.n	800288c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80023b2:	4ba5      	ldr	r3, [pc, #660]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d1f0      	bne.n	80023a0 <HAL_RCC_OscConfig+0x2d0>
 80023be:	e000      	b.n	80023c2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 0302 	and.w	r3, r3, #2
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d060      	beq.n	8002490 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80023ce:	69bb      	ldr	r3, [r7, #24]
 80023d0:	2b04      	cmp	r3, #4
 80023d2:	d005      	beq.n	80023e0 <HAL_RCC_OscConfig+0x310>
 80023d4:	69bb      	ldr	r3, [r7, #24]
 80023d6:	2b0c      	cmp	r3, #12
 80023d8:	d119      	bne.n	800240e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	2b02      	cmp	r3, #2
 80023de:	d116      	bne.n	800240e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023e0:	4b99      	ldr	r3, [pc, #612]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d005      	beq.n	80023f8 <HAL_RCC_OscConfig+0x328>
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d101      	bne.n	80023f8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e249      	b.n	800288c <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023f8:	4b93      	ldr	r3, [pc, #588]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	691b      	ldr	r3, [r3, #16]
 8002404:	061b      	lsls	r3, r3, #24
 8002406:	4990      	ldr	r1, [pc, #576]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 8002408:	4313      	orrs	r3, r2
 800240a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800240c:	e040      	b.n	8002490 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	68db      	ldr	r3, [r3, #12]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d023      	beq.n	800245e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002416:	4b8c      	ldr	r3, [pc, #560]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a8b      	ldr	r2, [pc, #556]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 800241c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002420:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002422:	f7ff fb41 	bl	8001aa8 <HAL_GetTick>
 8002426:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002428:	e008      	b.n	800243c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800242a:	f7ff fb3d 	bl	8001aa8 <HAL_GetTick>
 800242e:	4602      	mov	r2, r0
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	1ad3      	subs	r3, r2, r3
 8002434:	2b02      	cmp	r3, #2
 8002436:	d901      	bls.n	800243c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002438:	2303      	movs	r3, #3
 800243a:	e227      	b.n	800288c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800243c:	4b82      	ldr	r3, [pc, #520]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002444:	2b00      	cmp	r3, #0
 8002446:	d0f0      	beq.n	800242a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002448:	4b7f      	ldr	r3, [pc, #508]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	691b      	ldr	r3, [r3, #16]
 8002454:	061b      	lsls	r3, r3, #24
 8002456:	497c      	ldr	r1, [pc, #496]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 8002458:	4313      	orrs	r3, r2
 800245a:	604b      	str	r3, [r1, #4]
 800245c:	e018      	b.n	8002490 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800245e:	4b7a      	ldr	r3, [pc, #488]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a79      	ldr	r2, [pc, #484]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 8002464:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002468:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800246a:	f7ff fb1d 	bl	8001aa8 <HAL_GetTick>
 800246e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002470:	e008      	b.n	8002484 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002472:	f7ff fb19 	bl	8001aa8 <HAL_GetTick>
 8002476:	4602      	mov	r2, r0
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	2b02      	cmp	r3, #2
 800247e:	d901      	bls.n	8002484 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002480:	2303      	movs	r3, #3
 8002482:	e203      	b.n	800288c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002484:	4b70      	ldr	r3, [pc, #448]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800248c:	2b00      	cmp	r3, #0
 800248e:	d1f0      	bne.n	8002472 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 0308 	and.w	r3, r3, #8
 8002498:	2b00      	cmp	r3, #0
 800249a:	d03c      	beq.n	8002516 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	695b      	ldr	r3, [r3, #20]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d01c      	beq.n	80024de <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024a4:	4b68      	ldr	r3, [pc, #416]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 80024a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024aa:	4a67      	ldr	r2, [pc, #412]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 80024ac:	f043 0301 	orr.w	r3, r3, #1
 80024b0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024b4:	f7ff faf8 	bl	8001aa8 <HAL_GetTick>
 80024b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024ba:	e008      	b.n	80024ce <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024bc:	f7ff faf4 	bl	8001aa8 <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	d901      	bls.n	80024ce <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80024ca:	2303      	movs	r3, #3
 80024cc:	e1de      	b.n	800288c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024ce:	4b5e      	ldr	r3, [pc, #376]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 80024d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024d4:	f003 0302 	and.w	r3, r3, #2
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d0ef      	beq.n	80024bc <HAL_RCC_OscConfig+0x3ec>
 80024dc:	e01b      	b.n	8002516 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024de:	4b5a      	ldr	r3, [pc, #360]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 80024e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024e4:	4a58      	ldr	r2, [pc, #352]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 80024e6:	f023 0301 	bic.w	r3, r3, #1
 80024ea:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024ee:	f7ff fadb 	bl	8001aa8 <HAL_GetTick>
 80024f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024f4:	e008      	b.n	8002508 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024f6:	f7ff fad7 	bl	8001aa8 <HAL_GetTick>
 80024fa:	4602      	mov	r2, r0
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	2b02      	cmp	r3, #2
 8002502:	d901      	bls.n	8002508 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002504:	2303      	movs	r3, #3
 8002506:	e1c1      	b.n	800288c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002508:	4b4f      	ldr	r3, [pc, #316]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 800250a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800250e:	f003 0302 	and.w	r3, r3, #2
 8002512:	2b00      	cmp	r3, #0
 8002514:	d1ef      	bne.n	80024f6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0304 	and.w	r3, r3, #4
 800251e:	2b00      	cmp	r3, #0
 8002520:	f000 80a6 	beq.w	8002670 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002524:	2300      	movs	r3, #0
 8002526:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002528:	4b47      	ldr	r3, [pc, #284]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 800252a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800252c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002530:	2b00      	cmp	r3, #0
 8002532:	d10d      	bne.n	8002550 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002534:	4b44      	ldr	r3, [pc, #272]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 8002536:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002538:	4a43      	ldr	r2, [pc, #268]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 800253a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800253e:	6593      	str	r3, [r2, #88]	; 0x58
 8002540:	4b41      	ldr	r3, [pc, #260]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 8002542:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002544:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002548:	60bb      	str	r3, [r7, #8]
 800254a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800254c:	2301      	movs	r3, #1
 800254e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002550:	4b3e      	ldr	r3, [pc, #248]	; (800264c <HAL_RCC_OscConfig+0x57c>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002558:	2b00      	cmp	r3, #0
 800255a:	d118      	bne.n	800258e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800255c:	4b3b      	ldr	r3, [pc, #236]	; (800264c <HAL_RCC_OscConfig+0x57c>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a3a      	ldr	r2, [pc, #232]	; (800264c <HAL_RCC_OscConfig+0x57c>)
 8002562:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002566:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002568:	f7ff fa9e 	bl	8001aa8 <HAL_GetTick>
 800256c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800256e:	e008      	b.n	8002582 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002570:	f7ff fa9a 	bl	8001aa8 <HAL_GetTick>
 8002574:	4602      	mov	r2, r0
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	2b02      	cmp	r3, #2
 800257c:	d901      	bls.n	8002582 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800257e:	2303      	movs	r3, #3
 8002580:	e184      	b.n	800288c <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002582:	4b32      	ldr	r3, [pc, #200]	; (800264c <HAL_RCC_OscConfig+0x57c>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800258a:	2b00      	cmp	r3, #0
 800258c:	d0f0      	beq.n	8002570 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	2b01      	cmp	r3, #1
 8002594:	d108      	bne.n	80025a8 <HAL_RCC_OscConfig+0x4d8>
 8002596:	4b2c      	ldr	r3, [pc, #176]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 8002598:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800259c:	4a2a      	ldr	r2, [pc, #168]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 800259e:	f043 0301 	orr.w	r3, r3, #1
 80025a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025a6:	e024      	b.n	80025f2 <HAL_RCC_OscConfig+0x522>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	2b05      	cmp	r3, #5
 80025ae:	d110      	bne.n	80025d2 <HAL_RCC_OscConfig+0x502>
 80025b0:	4b25      	ldr	r3, [pc, #148]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 80025b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025b6:	4a24      	ldr	r2, [pc, #144]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 80025b8:	f043 0304 	orr.w	r3, r3, #4
 80025bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025c0:	4b21      	ldr	r3, [pc, #132]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 80025c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025c6:	4a20      	ldr	r2, [pc, #128]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 80025c8:	f043 0301 	orr.w	r3, r3, #1
 80025cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025d0:	e00f      	b.n	80025f2 <HAL_RCC_OscConfig+0x522>
 80025d2:	4b1d      	ldr	r3, [pc, #116]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 80025d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025d8:	4a1b      	ldr	r2, [pc, #108]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 80025da:	f023 0301 	bic.w	r3, r3, #1
 80025de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025e2:	4b19      	ldr	r3, [pc, #100]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 80025e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025e8:	4a17      	ldr	r2, [pc, #92]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 80025ea:	f023 0304 	bic.w	r3, r3, #4
 80025ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d016      	beq.n	8002628 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025fa:	f7ff fa55 	bl	8001aa8 <HAL_GetTick>
 80025fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002600:	e00a      	b.n	8002618 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002602:	f7ff fa51 	bl	8001aa8 <HAL_GetTick>
 8002606:	4602      	mov	r2, r0
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	1ad3      	subs	r3, r2, r3
 800260c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002610:	4293      	cmp	r3, r2
 8002612:	d901      	bls.n	8002618 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002614:	2303      	movs	r3, #3
 8002616:	e139      	b.n	800288c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002618:	4b0b      	ldr	r3, [pc, #44]	; (8002648 <HAL_RCC_OscConfig+0x578>)
 800261a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800261e:	f003 0302 	and.w	r3, r3, #2
 8002622:	2b00      	cmp	r3, #0
 8002624:	d0ed      	beq.n	8002602 <HAL_RCC_OscConfig+0x532>
 8002626:	e01a      	b.n	800265e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002628:	f7ff fa3e 	bl	8001aa8 <HAL_GetTick>
 800262c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800262e:	e00f      	b.n	8002650 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002630:	f7ff fa3a 	bl	8001aa8 <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	f241 3288 	movw	r2, #5000	; 0x1388
 800263e:	4293      	cmp	r3, r2
 8002640:	d906      	bls.n	8002650 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e122      	b.n	800288c <HAL_RCC_OscConfig+0x7bc>
 8002646:	bf00      	nop
 8002648:	40021000 	.word	0x40021000
 800264c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002650:	4b90      	ldr	r3, [pc, #576]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 8002652:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002656:	f003 0302 	and.w	r3, r3, #2
 800265a:	2b00      	cmp	r3, #0
 800265c:	d1e8      	bne.n	8002630 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800265e:	7ffb      	ldrb	r3, [r7, #31]
 8002660:	2b01      	cmp	r3, #1
 8002662:	d105      	bne.n	8002670 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002664:	4b8b      	ldr	r3, [pc, #556]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 8002666:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002668:	4a8a      	ldr	r2, [pc, #552]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 800266a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800266e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002674:	2b00      	cmp	r3, #0
 8002676:	f000 8108 	beq.w	800288a <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800267e:	2b02      	cmp	r3, #2
 8002680:	f040 80d0 	bne.w	8002824 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002684:	4b83      	ldr	r3, [pc, #524]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	f003 0203 	and.w	r2, r3, #3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002694:	429a      	cmp	r2, r3
 8002696:	d130      	bne.n	80026fa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a2:	3b01      	subs	r3, #1
 80026a4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d127      	bne.n	80026fa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026b4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80026b6:	429a      	cmp	r2, r3
 80026b8:	d11f      	bne.n	80026fa <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026c0:	687a      	ldr	r2, [r7, #4]
 80026c2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80026c4:	2a07      	cmp	r2, #7
 80026c6:	bf14      	ite	ne
 80026c8:	2201      	movne	r2, #1
 80026ca:	2200      	moveq	r2, #0
 80026cc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d113      	bne.n	80026fa <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026dc:	085b      	lsrs	r3, r3, #1
 80026de:	3b01      	subs	r3, #1
 80026e0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80026e2:	429a      	cmp	r2, r3
 80026e4:	d109      	bne.n	80026fa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f0:	085b      	lsrs	r3, r3, #1
 80026f2:	3b01      	subs	r3, #1
 80026f4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d06e      	beq.n	80027d8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80026fa:	69bb      	ldr	r3, [r7, #24]
 80026fc:	2b0c      	cmp	r3, #12
 80026fe:	d069      	beq.n	80027d4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002700:	4b64      	ldr	r3, [pc, #400]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002708:	2b00      	cmp	r3, #0
 800270a:	d105      	bne.n	8002718 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800270c:	4b61      	ldr	r3, [pc, #388]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002714:	2b00      	cmp	r3, #0
 8002716:	d001      	beq.n	800271c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	e0b7      	b.n	800288c <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800271c:	4b5d      	ldr	r3, [pc, #372]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a5c      	ldr	r2, [pc, #368]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 8002722:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002726:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002728:	f7ff f9be 	bl	8001aa8 <HAL_GetTick>
 800272c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800272e:	e008      	b.n	8002742 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002730:	f7ff f9ba 	bl	8001aa8 <HAL_GetTick>
 8002734:	4602      	mov	r2, r0
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	2b02      	cmp	r3, #2
 800273c:	d901      	bls.n	8002742 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800273e:	2303      	movs	r3, #3
 8002740:	e0a4      	b.n	800288c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002742:	4b54      	ldr	r3, [pc, #336]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800274a:	2b00      	cmp	r3, #0
 800274c:	d1f0      	bne.n	8002730 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800274e:	4b51      	ldr	r3, [pc, #324]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 8002750:	68da      	ldr	r2, [r3, #12]
 8002752:	4b51      	ldr	r3, [pc, #324]	; (8002898 <HAL_RCC_OscConfig+0x7c8>)
 8002754:	4013      	ands	r3, r2
 8002756:	687a      	ldr	r2, [r7, #4]
 8002758:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800275a:	687a      	ldr	r2, [r7, #4]
 800275c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800275e:	3a01      	subs	r2, #1
 8002760:	0112      	lsls	r2, r2, #4
 8002762:	4311      	orrs	r1, r2
 8002764:	687a      	ldr	r2, [r7, #4]
 8002766:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002768:	0212      	lsls	r2, r2, #8
 800276a:	4311      	orrs	r1, r2
 800276c:	687a      	ldr	r2, [r7, #4]
 800276e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002770:	0852      	lsrs	r2, r2, #1
 8002772:	3a01      	subs	r2, #1
 8002774:	0552      	lsls	r2, r2, #21
 8002776:	4311      	orrs	r1, r2
 8002778:	687a      	ldr	r2, [r7, #4]
 800277a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800277c:	0852      	lsrs	r2, r2, #1
 800277e:	3a01      	subs	r2, #1
 8002780:	0652      	lsls	r2, r2, #25
 8002782:	4311      	orrs	r1, r2
 8002784:	687a      	ldr	r2, [r7, #4]
 8002786:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002788:	0912      	lsrs	r2, r2, #4
 800278a:	0452      	lsls	r2, r2, #17
 800278c:	430a      	orrs	r2, r1
 800278e:	4941      	ldr	r1, [pc, #260]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 8002790:	4313      	orrs	r3, r2
 8002792:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002794:	4b3f      	ldr	r3, [pc, #252]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a3e      	ldr	r2, [pc, #248]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 800279a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800279e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80027a0:	4b3c      	ldr	r3, [pc, #240]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	4a3b      	ldr	r2, [pc, #236]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 80027a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027aa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80027ac:	f7ff f97c 	bl	8001aa8 <HAL_GetTick>
 80027b0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027b2:	e008      	b.n	80027c6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027b4:	f7ff f978 	bl	8001aa8 <HAL_GetTick>
 80027b8:	4602      	mov	r2, r0
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	2b02      	cmp	r3, #2
 80027c0:	d901      	bls.n	80027c6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e062      	b.n	800288c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027c6:	4b33      	ldr	r3, [pc, #204]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d0f0      	beq.n	80027b4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80027d2:	e05a      	b.n	800288a <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e059      	b.n	800288c <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027d8:	4b2e      	ldr	r3, [pc, #184]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d152      	bne.n	800288a <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80027e4:	4b2b      	ldr	r3, [pc, #172]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a2a      	ldr	r2, [pc, #168]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 80027ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027ee:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80027f0:	4b28      	ldr	r3, [pc, #160]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 80027f2:	68db      	ldr	r3, [r3, #12]
 80027f4:	4a27      	ldr	r2, [pc, #156]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 80027f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027fa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80027fc:	f7ff f954 	bl	8001aa8 <HAL_GetTick>
 8002800:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002802:	e008      	b.n	8002816 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002804:	f7ff f950 	bl	8001aa8 <HAL_GetTick>
 8002808:	4602      	mov	r2, r0
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	2b02      	cmp	r3, #2
 8002810:	d901      	bls.n	8002816 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	e03a      	b.n	800288c <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002816:	4b1f      	ldr	r3, [pc, #124]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800281e:	2b00      	cmp	r3, #0
 8002820:	d0f0      	beq.n	8002804 <HAL_RCC_OscConfig+0x734>
 8002822:	e032      	b.n	800288a <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002824:	69bb      	ldr	r3, [r7, #24]
 8002826:	2b0c      	cmp	r3, #12
 8002828:	d02d      	beq.n	8002886 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800282a:	4b1a      	ldr	r3, [pc, #104]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a19      	ldr	r2, [pc, #100]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 8002830:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002834:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002836:	4b17      	ldr	r3, [pc, #92]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d105      	bne.n	800284e <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002842:	4b14      	ldr	r3, [pc, #80]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 8002844:	68db      	ldr	r3, [r3, #12]
 8002846:	4a13      	ldr	r2, [pc, #76]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 8002848:	f023 0303 	bic.w	r3, r3, #3
 800284c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800284e:	4b11      	ldr	r3, [pc, #68]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 8002850:	68db      	ldr	r3, [r3, #12]
 8002852:	4a10      	ldr	r2, [pc, #64]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 8002854:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002858:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800285c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800285e:	f7ff f923 	bl	8001aa8 <HAL_GetTick>
 8002862:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002864:	e008      	b.n	8002878 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002866:	f7ff f91f 	bl	8001aa8 <HAL_GetTick>
 800286a:	4602      	mov	r2, r0
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	1ad3      	subs	r3, r2, r3
 8002870:	2b02      	cmp	r3, #2
 8002872:	d901      	bls.n	8002878 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8002874:	2303      	movs	r3, #3
 8002876:	e009      	b.n	800288c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002878:	4b06      	ldr	r3, [pc, #24]	; (8002894 <HAL_RCC_OscConfig+0x7c4>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002880:	2b00      	cmp	r3, #0
 8002882:	d1f0      	bne.n	8002866 <HAL_RCC_OscConfig+0x796>
 8002884:	e001      	b.n	800288a <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e000      	b.n	800288c <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 800288a:	2300      	movs	r3, #0
}
 800288c:	4618      	mov	r0, r3
 800288e:	3720      	adds	r7, #32
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}
 8002894:	40021000 	.word	0x40021000
 8002898:	f99d808c 	.word	0xf99d808c

0800289c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b084      	sub	sp, #16
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
 80028a4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d101      	bne.n	80028b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e0c8      	b.n	8002a42 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028b0:	4b66      	ldr	r3, [pc, #408]	; (8002a4c <HAL_RCC_ClockConfig+0x1b0>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 0307 	and.w	r3, r3, #7
 80028b8:	683a      	ldr	r2, [r7, #0]
 80028ba:	429a      	cmp	r2, r3
 80028bc:	d910      	bls.n	80028e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028be:	4b63      	ldr	r3, [pc, #396]	; (8002a4c <HAL_RCC_ClockConfig+0x1b0>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f023 0207 	bic.w	r2, r3, #7
 80028c6:	4961      	ldr	r1, [pc, #388]	; (8002a4c <HAL_RCC_ClockConfig+0x1b0>)
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	4313      	orrs	r3, r2
 80028cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028ce:	4b5f      	ldr	r3, [pc, #380]	; (8002a4c <HAL_RCC_ClockConfig+0x1b0>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 0307 	and.w	r3, r3, #7
 80028d6:	683a      	ldr	r2, [r7, #0]
 80028d8:	429a      	cmp	r2, r3
 80028da:	d001      	beq.n	80028e0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	e0b0      	b.n	8002a42 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 0301 	and.w	r3, r3, #1
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d04c      	beq.n	8002986 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	2b03      	cmp	r3, #3
 80028f2:	d107      	bne.n	8002904 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028f4:	4b56      	ldr	r3, [pc, #344]	; (8002a50 <HAL_RCC_ClockConfig+0x1b4>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d121      	bne.n	8002944 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	e09e      	b.n	8002a42 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	2b02      	cmp	r3, #2
 800290a:	d107      	bne.n	800291c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800290c:	4b50      	ldr	r3, [pc, #320]	; (8002a50 <HAL_RCC_ClockConfig+0x1b4>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002914:	2b00      	cmp	r3, #0
 8002916:	d115      	bne.n	8002944 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e092      	b.n	8002a42 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d107      	bne.n	8002934 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002924:	4b4a      	ldr	r3, [pc, #296]	; (8002a50 <HAL_RCC_ClockConfig+0x1b4>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f003 0302 	and.w	r3, r3, #2
 800292c:	2b00      	cmp	r3, #0
 800292e:	d109      	bne.n	8002944 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e086      	b.n	8002a42 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002934:	4b46      	ldr	r3, [pc, #280]	; (8002a50 <HAL_RCC_ClockConfig+0x1b4>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800293c:	2b00      	cmp	r3, #0
 800293e:	d101      	bne.n	8002944 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	e07e      	b.n	8002a42 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002944:	4b42      	ldr	r3, [pc, #264]	; (8002a50 <HAL_RCC_ClockConfig+0x1b4>)
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	f023 0203 	bic.w	r2, r3, #3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	493f      	ldr	r1, [pc, #252]	; (8002a50 <HAL_RCC_ClockConfig+0x1b4>)
 8002952:	4313      	orrs	r3, r2
 8002954:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002956:	f7ff f8a7 	bl	8001aa8 <HAL_GetTick>
 800295a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800295c:	e00a      	b.n	8002974 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800295e:	f7ff f8a3 	bl	8001aa8 <HAL_GetTick>
 8002962:	4602      	mov	r2, r0
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	f241 3288 	movw	r2, #5000	; 0x1388
 800296c:	4293      	cmp	r3, r2
 800296e:	d901      	bls.n	8002974 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002970:	2303      	movs	r3, #3
 8002972:	e066      	b.n	8002a42 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002974:	4b36      	ldr	r3, [pc, #216]	; (8002a50 <HAL_RCC_ClockConfig+0x1b4>)
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	f003 020c 	and.w	r2, r3, #12
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	009b      	lsls	r3, r3, #2
 8002982:	429a      	cmp	r2, r3
 8002984:	d1eb      	bne.n	800295e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 0302 	and.w	r3, r3, #2
 800298e:	2b00      	cmp	r3, #0
 8002990:	d008      	beq.n	80029a4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002992:	4b2f      	ldr	r3, [pc, #188]	; (8002a50 <HAL_RCC_ClockConfig+0x1b4>)
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	492c      	ldr	r1, [pc, #176]	; (8002a50 <HAL_RCC_ClockConfig+0x1b4>)
 80029a0:	4313      	orrs	r3, r2
 80029a2:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029a4:	4b29      	ldr	r3, [pc, #164]	; (8002a4c <HAL_RCC_ClockConfig+0x1b0>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f003 0307 	and.w	r3, r3, #7
 80029ac:	683a      	ldr	r2, [r7, #0]
 80029ae:	429a      	cmp	r2, r3
 80029b0:	d210      	bcs.n	80029d4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029b2:	4b26      	ldr	r3, [pc, #152]	; (8002a4c <HAL_RCC_ClockConfig+0x1b0>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f023 0207 	bic.w	r2, r3, #7
 80029ba:	4924      	ldr	r1, [pc, #144]	; (8002a4c <HAL_RCC_ClockConfig+0x1b0>)
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	4313      	orrs	r3, r2
 80029c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029c2:	4b22      	ldr	r3, [pc, #136]	; (8002a4c <HAL_RCC_ClockConfig+0x1b0>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0307 	and.w	r3, r3, #7
 80029ca:	683a      	ldr	r2, [r7, #0]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d001      	beq.n	80029d4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e036      	b.n	8002a42 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0304 	and.w	r3, r3, #4
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d008      	beq.n	80029f2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029e0:	4b1b      	ldr	r3, [pc, #108]	; (8002a50 <HAL_RCC_ClockConfig+0x1b4>)
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	68db      	ldr	r3, [r3, #12]
 80029ec:	4918      	ldr	r1, [pc, #96]	; (8002a50 <HAL_RCC_ClockConfig+0x1b4>)
 80029ee:	4313      	orrs	r3, r2
 80029f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0308 	and.w	r3, r3, #8
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d009      	beq.n	8002a12 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029fe:	4b14      	ldr	r3, [pc, #80]	; (8002a50 <HAL_RCC_ClockConfig+0x1b4>)
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	691b      	ldr	r3, [r3, #16]
 8002a0a:	00db      	lsls	r3, r3, #3
 8002a0c:	4910      	ldr	r1, [pc, #64]	; (8002a50 <HAL_RCC_ClockConfig+0x1b4>)
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a12:	f000 f825 	bl	8002a60 <HAL_RCC_GetSysClockFreq>
 8002a16:	4602      	mov	r2, r0
 8002a18:	4b0d      	ldr	r3, [pc, #52]	; (8002a50 <HAL_RCC_ClockConfig+0x1b4>)
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	091b      	lsrs	r3, r3, #4
 8002a1e:	f003 030f 	and.w	r3, r3, #15
 8002a22:	490c      	ldr	r1, [pc, #48]	; (8002a54 <HAL_RCC_ClockConfig+0x1b8>)
 8002a24:	5ccb      	ldrb	r3, [r1, r3]
 8002a26:	f003 031f 	and.w	r3, r3, #31
 8002a2a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a2e:	4a0a      	ldr	r2, [pc, #40]	; (8002a58 <HAL_RCC_ClockConfig+0x1bc>)
 8002a30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002a32:	4b0a      	ldr	r3, [pc, #40]	; (8002a5c <HAL_RCC_ClockConfig+0x1c0>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7fe fe60 	bl	80016fc <HAL_InitTick>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	72fb      	strb	r3, [r7, #11]

  return status;
 8002a40:	7afb      	ldrb	r3, [r7, #11]
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3710      	adds	r7, #16
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	40022000 	.word	0x40022000
 8002a50:	40021000 	.word	0x40021000
 8002a54:	0800b1ac 	.word	0x0800b1ac
 8002a58:	20000000 	.word	0x20000000
 8002a5c:	20000004 	.word	0x20000004

08002a60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b089      	sub	sp, #36	; 0x24
 8002a64:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002a66:	2300      	movs	r3, #0
 8002a68:	61fb      	str	r3, [r7, #28]
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a6e:	4b3e      	ldr	r3, [pc, #248]	; (8002b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	f003 030c 	and.w	r3, r3, #12
 8002a76:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a78:	4b3b      	ldr	r3, [pc, #236]	; (8002b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	f003 0303 	and.w	r3, r3, #3
 8002a80:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d005      	beq.n	8002a94 <HAL_RCC_GetSysClockFreq+0x34>
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	2b0c      	cmp	r3, #12
 8002a8c:	d121      	bne.n	8002ad2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d11e      	bne.n	8002ad2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002a94:	4b34      	ldr	r3, [pc, #208]	; (8002b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0308 	and.w	r3, r3, #8
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d107      	bne.n	8002ab0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002aa0:	4b31      	ldr	r3, [pc, #196]	; (8002b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8002aa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002aa6:	0a1b      	lsrs	r3, r3, #8
 8002aa8:	f003 030f 	and.w	r3, r3, #15
 8002aac:	61fb      	str	r3, [r7, #28]
 8002aae:	e005      	b.n	8002abc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ab0:	4b2d      	ldr	r3, [pc, #180]	; (8002b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	091b      	lsrs	r3, r3, #4
 8002ab6:	f003 030f 	and.w	r3, r3, #15
 8002aba:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002abc:	4a2b      	ldr	r2, [pc, #172]	; (8002b6c <HAL_RCC_GetSysClockFreq+0x10c>)
 8002abe:	69fb      	ldr	r3, [r7, #28]
 8002ac0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ac4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d10d      	bne.n	8002ae8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ad0:	e00a      	b.n	8002ae8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	2b04      	cmp	r3, #4
 8002ad6:	d102      	bne.n	8002ade <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002ad8:	4b25      	ldr	r3, [pc, #148]	; (8002b70 <HAL_RCC_GetSysClockFreq+0x110>)
 8002ada:	61bb      	str	r3, [r7, #24]
 8002adc:	e004      	b.n	8002ae8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	2b08      	cmp	r3, #8
 8002ae2:	d101      	bne.n	8002ae8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002ae4:	4b23      	ldr	r3, [pc, #140]	; (8002b74 <HAL_RCC_GetSysClockFreq+0x114>)
 8002ae6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	2b0c      	cmp	r3, #12
 8002aec:	d134      	bne.n	8002b58 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002aee:	4b1e      	ldr	r3, [pc, #120]	; (8002b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8002af0:	68db      	ldr	r3, [r3, #12]
 8002af2:	f003 0303 	and.w	r3, r3, #3
 8002af6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	d003      	beq.n	8002b06 <HAL_RCC_GetSysClockFreq+0xa6>
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	2b03      	cmp	r3, #3
 8002b02:	d003      	beq.n	8002b0c <HAL_RCC_GetSysClockFreq+0xac>
 8002b04:	e005      	b.n	8002b12 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002b06:	4b1a      	ldr	r3, [pc, #104]	; (8002b70 <HAL_RCC_GetSysClockFreq+0x110>)
 8002b08:	617b      	str	r3, [r7, #20]
      break;
 8002b0a:	e005      	b.n	8002b18 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002b0c:	4b19      	ldr	r3, [pc, #100]	; (8002b74 <HAL_RCC_GetSysClockFreq+0x114>)
 8002b0e:	617b      	str	r3, [r7, #20]
      break;
 8002b10:	e002      	b.n	8002b18 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	617b      	str	r3, [r7, #20]
      break;
 8002b16:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b18:	4b13      	ldr	r3, [pc, #76]	; (8002b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	091b      	lsrs	r3, r3, #4
 8002b1e:	f003 0307 	and.w	r3, r3, #7
 8002b22:	3301      	adds	r3, #1
 8002b24:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002b26:	4b10      	ldr	r3, [pc, #64]	; (8002b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b28:	68db      	ldr	r3, [r3, #12]
 8002b2a:	0a1b      	lsrs	r3, r3, #8
 8002b2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b30:	697a      	ldr	r2, [r7, #20]
 8002b32:	fb02 f203 	mul.w	r2, r2, r3
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b3c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b3e:	4b0a      	ldr	r3, [pc, #40]	; (8002b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b40:	68db      	ldr	r3, [r3, #12]
 8002b42:	0e5b      	lsrs	r3, r3, #25
 8002b44:	f003 0303 	and.w	r3, r3, #3
 8002b48:	3301      	adds	r3, #1
 8002b4a:	005b      	lsls	r3, r3, #1
 8002b4c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002b4e:	697a      	ldr	r2, [r7, #20]
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b56:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002b58:	69bb      	ldr	r3, [r7, #24]
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3724      	adds	r7, #36	; 0x24
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr
 8002b66:	bf00      	nop
 8002b68:	40021000 	.word	0x40021000
 8002b6c:	0800b1c4 	.word	0x0800b1c4
 8002b70:	00f42400 	.word	0x00f42400
 8002b74:	007a1200 	.word	0x007a1200

08002b78 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b7c:	4b03      	ldr	r3, [pc, #12]	; (8002b8c <HAL_RCC_GetHCLKFreq+0x14>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr
 8002b8a:	bf00      	nop
 8002b8c:	20000000 	.word	0x20000000

08002b90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002b94:	f7ff fff0 	bl	8002b78 <HAL_RCC_GetHCLKFreq>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	4b06      	ldr	r3, [pc, #24]	; (8002bb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	0a1b      	lsrs	r3, r3, #8
 8002ba0:	f003 0307 	and.w	r3, r3, #7
 8002ba4:	4904      	ldr	r1, [pc, #16]	; (8002bb8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002ba6:	5ccb      	ldrb	r3, [r1, r3]
 8002ba8:	f003 031f 	and.w	r3, r3, #31
 8002bac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	40021000 	.word	0x40021000
 8002bb8:	0800b1bc 	.word	0x0800b1bc

08002bbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002bc0:	f7ff ffda 	bl	8002b78 <HAL_RCC_GetHCLKFreq>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	4b06      	ldr	r3, [pc, #24]	; (8002be0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	0adb      	lsrs	r3, r3, #11
 8002bcc:	f003 0307 	and.w	r3, r3, #7
 8002bd0:	4904      	ldr	r1, [pc, #16]	; (8002be4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002bd2:	5ccb      	ldrb	r3, [r1, r3]
 8002bd4:	f003 031f 	and.w	r3, r3, #31
 8002bd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	40021000 	.word	0x40021000
 8002be4:	0800b1bc 	.word	0x0800b1bc

08002be8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	220f      	movs	r2, #15
 8002bf6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002bf8:	4b12      	ldr	r3, [pc, #72]	; (8002c44 <HAL_RCC_GetClockConfig+0x5c>)
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	f003 0203 	and.w	r2, r3, #3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002c04:	4b0f      	ldr	r3, [pc, #60]	; (8002c44 <HAL_RCC_GetClockConfig+0x5c>)
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002c10:	4b0c      	ldr	r3, [pc, #48]	; (8002c44 <HAL_RCC_GetClockConfig+0x5c>)
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002c1c:	4b09      	ldr	r3, [pc, #36]	; (8002c44 <HAL_RCC_GetClockConfig+0x5c>)
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	08db      	lsrs	r3, r3, #3
 8002c22:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002c2a:	4b07      	ldr	r3, [pc, #28]	; (8002c48 <HAL_RCC_GetClockConfig+0x60>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 0207 	and.w	r2, r3, #7
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	601a      	str	r2, [r3, #0]
}
 8002c36:	bf00      	nop
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr
 8002c42:	bf00      	nop
 8002c44:	40021000 	.word	0x40021000
 8002c48:	40022000 	.word	0x40022000

08002c4c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b086      	sub	sp, #24
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002c54:	2300      	movs	r3, #0
 8002c56:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002c58:	4b2a      	ldr	r3, [pc, #168]	; (8002d04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d003      	beq.n	8002c6c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002c64:	f7ff f9d0 	bl	8002008 <HAL_PWREx_GetVoltageRange>
 8002c68:	6178      	str	r0, [r7, #20]
 8002c6a:	e014      	b.n	8002c96 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c6c:	4b25      	ldr	r3, [pc, #148]	; (8002d04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c70:	4a24      	ldr	r2, [pc, #144]	; (8002d04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c76:	6593      	str	r3, [r2, #88]	; 0x58
 8002c78:	4b22      	ldr	r3, [pc, #136]	; (8002d04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c80:	60fb      	str	r3, [r7, #12]
 8002c82:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002c84:	f7ff f9c0 	bl	8002008 <HAL_PWREx_GetVoltageRange>
 8002c88:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002c8a:	4b1e      	ldr	r3, [pc, #120]	; (8002d04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c8e:	4a1d      	ldr	r2, [pc, #116]	; (8002d04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c94:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c9c:	d10b      	bne.n	8002cb6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2b80      	cmp	r3, #128	; 0x80
 8002ca2:	d919      	bls.n	8002cd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2ba0      	cmp	r3, #160	; 0xa0
 8002ca8:	d902      	bls.n	8002cb0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002caa:	2302      	movs	r3, #2
 8002cac:	613b      	str	r3, [r7, #16]
 8002cae:	e013      	b.n	8002cd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	613b      	str	r3, [r7, #16]
 8002cb4:	e010      	b.n	8002cd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2b80      	cmp	r3, #128	; 0x80
 8002cba:	d902      	bls.n	8002cc2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002cbc:	2303      	movs	r3, #3
 8002cbe:	613b      	str	r3, [r7, #16]
 8002cc0:	e00a      	b.n	8002cd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2b80      	cmp	r3, #128	; 0x80
 8002cc6:	d102      	bne.n	8002cce <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002cc8:	2302      	movs	r3, #2
 8002cca:	613b      	str	r3, [r7, #16]
 8002ccc:	e004      	b.n	8002cd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2b70      	cmp	r3, #112	; 0x70
 8002cd2:	d101      	bne.n	8002cd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002cd8:	4b0b      	ldr	r3, [pc, #44]	; (8002d08 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f023 0207 	bic.w	r2, r3, #7
 8002ce0:	4909      	ldr	r1, [pc, #36]	; (8002d08 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002ce8:	4b07      	ldr	r3, [pc, #28]	; (8002d08 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0307 	and.w	r3, r3, #7
 8002cf0:	693a      	ldr	r2, [r7, #16]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d001      	beq.n	8002cfa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e000      	b.n	8002cfc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002cfa:	2300      	movs	r3, #0
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3718      	adds	r7, #24
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	40021000 	.word	0x40021000
 8002d08:	40022000 	.word	0x40022000

08002d0c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b086      	sub	sp, #24
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002d14:	2300      	movs	r3, #0
 8002d16:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002d18:	2300      	movs	r3, #0
 8002d1a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d041      	beq.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d2c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002d30:	d02a      	beq.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002d32:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002d36:	d824      	bhi.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002d38:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002d3c:	d008      	beq.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002d3e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002d42:	d81e      	bhi.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d00a      	beq.n	8002d5e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002d48:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d4c:	d010      	beq.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002d4e:	e018      	b.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002d50:	4b86      	ldr	r3, [pc, #536]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d52:	68db      	ldr	r3, [r3, #12]
 8002d54:	4a85      	ldr	r2, [pc, #532]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d5a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d5c:	e015      	b.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	3304      	adds	r3, #4
 8002d62:	2100      	movs	r1, #0
 8002d64:	4618      	mov	r0, r3
 8002d66:	f000 fabb 	bl	80032e0 <RCCEx_PLLSAI1_Config>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d6e:	e00c      	b.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	3320      	adds	r3, #32
 8002d74:	2100      	movs	r1, #0
 8002d76:	4618      	mov	r0, r3
 8002d78:	f000 fba6 	bl	80034c8 <RCCEx_PLLSAI2_Config>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d80:	e003      	b.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	74fb      	strb	r3, [r7, #19]
      break;
 8002d86:	e000      	b.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002d88:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d8a:	7cfb      	ldrb	r3, [r7, #19]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d10b      	bne.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d90:	4b76      	ldr	r3, [pc, #472]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d96:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d9e:	4973      	ldr	r1, [pc, #460]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002da0:	4313      	orrs	r3, r2
 8002da2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002da6:	e001      	b.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002da8:	7cfb      	ldrb	r3, [r7, #19]
 8002daa:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d041      	beq.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002dbc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002dc0:	d02a      	beq.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002dc2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002dc6:	d824      	bhi.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002dc8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002dcc:	d008      	beq.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002dce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002dd2:	d81e      	bhi.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d00a      	beq.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002dd8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ddc:	d010      	beq.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002dde:	e018      	b.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002de0:	4b62      	ldr	r3, [pc, #392]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	4a61      	ldr	r2, [pc, #388]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002de6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dea:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002dec:	e015      	b.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	3304      	adds	r3, #4
 8002df2:	2100      	movs	r1, #0
 8002df4:	4618      	mov	r0, r3
 8002df6:	f000 fa73 	bl	80032e0 <RCCEx_PLLSAI1_Config>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002dfe:	e00c      	b.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	3320      	adds	r3, #32
 8002e04:	2100      	movs	r1, #0
 8002e06:	4618      	mov	r0, r3
 8002e08:	f000 fb5e 	bl	80034c8 <RCCEx_PLLSAI2_Config>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002e10:	e003      	b.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	74fb      	strb	r3, [r7, #19]
      break;
 8002e16:	e000      	b.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002e18:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e1a:	7cfb      	ldrb	r3, [r7, #19]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d10b      	bne.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002e20:	4b52      	ldr	r3, [pc, #328]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e26:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002e2e:	494f      	ldr	r1, [pc, #316]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e30:	4313      	orrs	r3, r2
 8002e32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002e36:	e001      	b.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e38:	7cfb      	ldrb	r3, [r7, #19]
 8002e3a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	f000 80a0 	beq.w	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002e4e:	4b47      	ldr	r3, [pc, #284]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d101      	bne.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e000      	b.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002e5e:	2300      	movs	r3, #0
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d00d      	beq.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e64:	4b41      	ldr	r3, [pc, #260]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e68:	4a40      	ldr	r2, [pc, #256]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e6e:	6593      	str	r3, [r2, #88]	; 0x58
 8002e70:	4b3e      	ldr	r3, [pc, #248]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e78:	60bb      	str	r3, [r7, #8]
 8002e7a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e80:	4b3b      	ldr	r3, [pc, #236]	; (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a3a      	ldr	r2, [pc, #232]	; (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e8a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e8c:	f7fe fe0c 	bl	8001aa8 <HAL_GetTick>
 8002e90:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e92:	e009      	b.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e94:	f7fe fe08 	bl	8001aa8 <HAL_GetTick>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	1ad3      	subs	r3, r2, r3
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	d902      	bls.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002ea2:	2303      	movs	r3, #3
 8002ea4:	74fb      	strb	r3, [r7, #19]
        break;
 8002ea6:	e005      	b.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002ea8:	4b31      	ldr	r3, [pc, #196]	; (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d0ef      	beq.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002eb4:	7cfb      	ldrb	r3, [r7, #19]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d15c      	bne.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002eba:	4b2c      	ldr	r3, [pc, #176]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ec0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ec4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d01f      	beq.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ed2:	697a      	ldr	r2, [r7, #20]
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d019      	beq.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002ed8:	4b24      	ldr	r3, [pc, #144]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ede:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ee2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ee4:	4b21      	ldr	r3, [pc, #132]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eea:	4a20      	ldr	r2, [pc, #128]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ef0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ef4:	4b1d      	ldr	r3, [pc, #116]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002efa:	4a1c      	ldr	r2, [pc, #112]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002efc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f00:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002f04:	4a19      	ldr	r2, [pc, #100]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	f003 0301 	and.w	r3, r3, #1
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d016      	beq.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f16:	f7fe fdc7 	bl	8001aa8 <HAL_GetTick>
 8002f1a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f1c:	e00b      	b.n	8002f36 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f1e:	f7fe fdc3 	bl	8001aa8 <HAL_GetTick>
 8002f22:	4602      	mov	r2, r0
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d902      	bls.n	8002f36 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002f30:	2303      	movs	r3, #3
 8002f32:	74fb      	strb	r3, [r7, #19]
            break;
 8002f34:	e006      	b.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f36:	4b0d      	ldr	r3, [pc, #52]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f3c:	f003 0302 	and.w	r3, r3, #2
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d0ec      	beq.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002f44:	7cfb      	ldrb	r3, [r7, #19]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d10c      	bne.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f4a:	4b08      	ldr	r3, [pc, #32]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f50:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f5a:	4904      	ldr	r1, [pc, #16]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002f62:	e009      	b.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f64:	7cfb      	ldrb	r3, [r7, #19]
 8002f66:	74bb      	strb	r3, [r7, #18]
 8002f68:	e006      	b.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002f6a:	bf00      	nop
 8002f6c:	40021000 	.word	0x40021000
 8002f70:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f74:	7cfb      	ldrb	r3, [r7, #19]
 8002f76:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f78:	7c7b      	ldrb	r3, [r7, #17]
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d105      	bne.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f7e:	4b9e      	ldr	r3, [pc, #632]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f82:	4a9d      	ldr	r2, [pc, #628]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f88:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0301 	and.w	r3, r3, #1
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d00a      	beq.n	8002fac <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f96:	4b98      	ldr	r3, [pc, #608]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f9c:	f023 0203 	bic.w	r2, r3, #3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fa4:	4994      	ldr	r1, [pc, #592]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 0302 	and.w	r3, r3, #2
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d00a      	beq.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002fb8:	4b8f      	ldr	r3, [pc, #572]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fbe:	f023 020c 	bic.w	r2, r3, #12
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fc6:	498c      	ldr	r1, [pc, #560]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0304 	and.w	r3, r3, #4
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d00a      	beq.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002fda:	4b87      	ldr	r3, [pc, #540]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fe0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe8:	4983      	ldr	r1, [pc, #524]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fea:	4313      	orrs	r3, r2
 8002fec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 0308 	and.w	r3, r3, #8
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d00a      	beq.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002ffc:	4b7e      	ldr	r3, [pc, #504]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003002:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800300a:	497b      	ldr	r1, [pc, #492]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800300c:	4313      	orrs	r3, r2
 800300e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 0310 	and.w	r3, r3, #16
 800301a:	2b00      	cmp	r3, #0
 800301c:	d00a      	beq.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800301e:	4b76      	ldr	r3, [pc, #472]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003020:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003024:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800302c:	4972      	ldr	r1, [pc, #456]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800302e:	4313      	orrs	r3, r2
 8003030:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 0320 	and.w	r3, r3, #32
 800303c:	2b00      	cmp	r3, #0
 800303e:	d00a      	beq.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003040:	4b6d      	ldr	r3, [pc, #436]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003042:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003046:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800304e:	496a      	ldr	r1, [pc, #424]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003050:	4313      	orrs	r3, r2
 8003052:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800305e:	2b00      	cmp	r3, #0
 8003060:	d00a      	beq.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003062:	4b65      	ldr	r3, [pc, #404]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003064:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003068:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003070:	4961      	ldr	r1, [pc, #388]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003072:	4313      	orrs	r3, r2
 8003074:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003080:	2b00      	cmp	r3, #0
 8003082:	d00a      	beq.n	800309a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003084:	4b5c      	ldr	r3, [pc, #368]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003086:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800308a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003092:	4959      	ldr	r1, [pc, #356]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003094:	4313      	orrs	r3, r2
 8003096:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d00a      	beq.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80030a6:	4b54      	ldr	r3, [pc, #336]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ac:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030b4:	4950      	ldr	r1, [pc, #320]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030b6:	4313      	orrs	r3, r2
 80030b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d00a      	beq.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80030c8:	4b4b      	ldr	r3, [pc, #300]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ce:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030d6:	4948      	ldr	r1, [pc, #288]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030d8:	4313      	orrs	r3, r2
 80030da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d00a      	beq.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80030ea:	4b43      	ldr	r3, [pc, #268]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030f0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030f8:	493f      	ldr	r1, [pc, #252]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030fa:	4313      	orrs	r3, r2
 80030fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003108:	2b00      	cmp	r3, #0
 800310a:	d028      	beq.n	800315e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800310c:	4b3a      	ldr	r3, [pc, #232]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800310e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003112:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800311a:	4937      	ldr	r1, [pc, #220]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800311c:	4313      	orrs	r3, r2
 800311e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003126:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800312a:	d106      	bne.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800312c:	4b32      	ldr	r3, [pc, #200]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	4a31      	ldr	r2, [pc, #196]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003132:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003136:	60d3      	str	r3, [r2, #12]
 8003138:	e011      	b.n	800315e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800313e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003142:	d10c      	bne.n	800315e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	3304      	adds	r3, #4
 8003148:	2101      	movs	r1, #1
 800314a:	4618      	mov	r0, r3
 800314c:	f000 f8c8 	bl	80032e0 <RCCEx_PLLSAI1_Config>
 8003150:	4603      	mov	r3, r0
 8003152:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003154:	7cfb      	ldrb	r3, [r7, #19]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d001      	beq.n	800315e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800315a:	7cfb      	ldrb	r3, [r7, #19]
 800315c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d028      	beq.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800316a:	4b23      	ldr	r3, [pc, #140]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800316c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003170:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003178:	491f      	ldr	r1, [pc, #124]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800317a:	4313      	orrs	r3, r2
 800317c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003184:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003188:	d106      	bne.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800318a:	4b1b      	ldr	r3, [pc, #108]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800318c:	68db      	ldr	r3, [r3, #12]
 800318e:	4a1a      	ldr	r2, [pc, #104]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003190:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003194:	60d3      	str	r3, [r2, #12]
 8003196:	e011      	b.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800319c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80031a0:	d10c      	bne.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	3304      	adds	r3, #4
 80031a6:	2101      	movs	r1, #1
 80031a8:	4618      	mov	r0, r3
 80031aa:	f000 f899 	bl	80032e0 <RCCEx_PLLSAI1_Config>
 80031ae:	4603      	mov	r3, r0
 80031b0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80031b2:	7cfb      	ldrb	r3, [r7, #19]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d001      	beq.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80031b8:	7cfb      	ldrb	r3, [r7, #19]
 80031ba:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d02b      	beq.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80031c8:	4b0b      	ldr	r3, [pc, #44]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031d6:	4908      	ldr	r1, [pc, #32]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031d8:	4313      	orrs	r3, r2
 80031da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80031e6:	d109      	bne.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031e8:	4b03      	ldr	r3, [pc, #12]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031ea:	68db      	ldr	r3, [r3, #12]
 80031ec:	4a02      	ldr	r2, [pc, #8]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80031f2:	60d3      	str	r3, [r2, #12]
 80031f4:	e014      	b.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80031f6:	bf00      	nop
 80031f8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003200:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003204:	d10c      	bne.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	3304      	adds	r3, #4
 800320a:	2101      	movs	r1, #1
 800320c:	4618      	mov	r0, r3
 800320e:	f000 f867 	bl	80032e0 <RCCEx_PLLSAI1_Config>
 8003212:	4603      	mov	r3, r0
 8003214:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003216:	7cfb      	ldrb	r3, [r7, #19]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d001      	beq.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800321c:	7cfb      	ldrb	r3, [r7, #19]
 800321e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003228:	2b00      	cmp	r3, #0
 800322a:	d02f      	beq.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800322c:	4b2b      	ldr	r3, [pc, #172]	; (80032dc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800322e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003232:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800323a:	4928      	ldr	r1, [pc, #160]	; (80032dc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800323c:	4313      	orrs	r3, r2
 800323e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003246:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800324a:	d10d      	bne.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	3304      	adds	r3, #4
 8003250:	2102      	movs	r1, #2
 8003252:	4618      	mov	r0, r3
 8003254:	f000 f844 	bl	80032e0 <RCCEx_PLLSAI1_Config>
 8003258:	4603      	mov	r3, r0
 800325a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800325c:	7cfb      	ldrb	r3, [r7, #19]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d014      	beq.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003262:	7cfb      	ldrb	r3, [r7, #19]
 8003264:	74bb      	strb	r3, [r7, #18]
 8003266:	e011      	b.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800326c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003270:	d10c      	bne.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	3320      	adds	r3, #32
 8003276:	2102      	movs	r1, #2
 8003278:	4618      	mov	r0, r3
 800327a:	f000 f925 	bl	80034c8 <RCCEx_PLLSAI2_Config>
 800327e:	4603      	mov	r3, r0
 8003280:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003282:	7cfb      	ldrb	r3, [r7, #19]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d001      	beq.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003288:	7cfb      	ldrb	r3, [r7, #19]
 800328a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003294:	2b00      	cmp	r3, #0
 8003296:	d00a      	beq.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003298:	4b10      	ldr	r3, [pc, #64]	; (80032dc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800329a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800329e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80032a6:	490d      	ldr	r1, [pc, #52]	; (80032dc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032a8:	4313      	orrs	r3, r2
 80032aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d00b      	beq.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80032ba:	4b08      	ldr	r3, [pc, #32]	; (80032dc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032c0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032ca:	4904      	ldr	r1, [pc, #16]	; (80032dc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032cc:	4313      	orrs	r3, r2
 80032ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80032d2:	7cbb      	ldrb	r3, [r7, #18]
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	3718      	adds	r7, #24
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	40021000 	.word	0x40021000

080032e0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b084      	sub	sp, #16
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80032ea:	2300      	movs	r3, #0
 80032ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80032ee:	4b75      	ldr	r3, [pc, #468]	; (80034c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032f0:	68db      	ldr	r3, [r3, #12]
 80032f2:	f003 0303 	and.w	r3, r3, #3
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d018      	beq.n	800332c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80032fa:	4b72      	ldr	r3, [pc, #456]	; (80034c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	f003 0203 	and.w	r2, r3, #3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	429a      	cmp	r2, r3
 8003308:	d10d      	bne.n	8003326 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
       ||
 800330e:	2b00      	cmp	r3, #0
 8003310:	d009      	beq.n	8003326 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003312:	4b6c      	ldr	r3, [pc, #432]	; (80034c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003314:	68db      	ldr	r3, [r3, #12]
 8003316:	091b      	lsrs	r3, r3, #4
 8003318:	f003 0307 	and.w	r3, r3, #7
 800331c:	1c5a      	adds	r2, r3, #1
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	685b      	ldr	r3, [r3, #4]
       ||
 8003322:	429a      	cmp	r2, r3
 8003324:	d047      	beq.n	80033b6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	73fb      	strb	r3, [r7, #15]
 800332a:	e044      	b.n	80033b6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	2b03      	cmp	r3, #3
 8003332:	d018      	beq.n	8003366 <RCCEx_PLLSAI1_Config+0x86>
 8003334:	2b03      	cmp	r3, #3
 8003336:	d825      	bhi.n	8003384 <RCCEx_PLLSAI1_Config+0xa4>
 8003338:	2b01      	cmp	r3, #1
 800333a:	d002      	beq.n	8003342 <RCCEx_PLLSAI1_Config+0x62>
 800333c:	2b02      	cmp	r3, #2
 800333e:	d009      	beq.n	8003354 <RCCEx_PLLSAI1_Config+0x74>
 8003340:	e020      	b.n	8003384 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003342:	4b60      	ldr	r3, [pc, #384]	; (80034c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f003 0302 	and.w	r3, r3, #2
 800334a:	2b00      	cmp	r3, #0
 800334c:	d11d      	bne.n	800338a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003352:	e01a      	b.n	800338a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003354:	4b5b      	ldr	r3, [pc, #364]	; (80034c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800335c:	2b00      	cmp	r3, #0
 800335e:	d116      	bne.n	800338e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003364:	e013      	b.n	800338e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003366:	4b57      	ldr	r3, [pc, #348]	; (80034c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800336e:	2b00      	cmp	r3, #0
 8003370:	d10f      	bne.n	8003392 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003372:	4b54      	ldr	r3, [pc, #336]	; (80034c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800337a:	2b00      	cmp	r3, #0
 800337c:	d109      	bne.n	8003392 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003382:	e006      	b.n	8003392 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	73fb      	strb	r3, [r7, #15]
      break;
 8003388:	e004      	b.n	8003394 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800338a:	bf00      	nop
 800338c:	e002      	b.n	8003394 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800338e:	bf00      	nop
 8003390:	e000      	b.n	8003394 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003392:	bf00      	nop
    }

    if(status == HAL_OK)
 8003394:	7bfb      	ldrb	r3, [r7, #15]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d10d      	bne.n	80033b6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800339a:	4b4a      	ldr	r3, [pc, #296]	; (80034c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800339c:	68db      	ldr	r3, [r3, #12]
 800339e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6819      	ldr	r1, [r3, #0]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	3b01      	subs	r3, #1
 80033ac:	011b      	lsls	r3, r3, #4
 80033ae:	430b      	orrs	r3, r1
 80033b0:	4944      	ldr	r1, [pc, #272]	; (80034c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033b2:	4313      	orrs	r3, r2
 80033b4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80033b6:	7bfb      	ldrb	r3, [r7, #15]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d17d      	bne.n	80034b8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80033bc:	4b41      	ldr	r3, [pc, #260]	; (80034c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a40      	ldr	r2, [pc, #256]	; (80034c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033c2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80033c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033c8:	f7fe fb6e 	bl	8001aa8 <HAL_GetTick>
 80033cc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80033ce:	e009      	b.n	80033e4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80033d0:	f7fe fb6a 	bl	8001aa8 <HAL_GetTick>
 80033d4:	4602      	mov	r2, r0
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	1ad3      	subs	r3, r2, r3
 80033da:	2b02      	cmp	r3, #2
 80033dc:	d902      	bls.n	80033e4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	73fb      	strb	r3, [r7, #15]
        break;
 80033e2:	e005      	b.n	80033f0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80033e4:	4b37      	ldr	r3, [pc, #220]	; (80034c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d1ef      	bne.n	80033d0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80033f0:	7bfb      	ldrb	r3, [r7, #15]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d160      	bne.n	80034b8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d111      	bne.n	8003420 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033fc:	4b31      	ldr	r3, [pc, #196]	; (80034c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033fe:	691b      	ldr	r3, [r3, #16]
 8003400:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003404:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003408:	687a      	ldr	r2, [r7, #4]
 800340a:	6892      	ldr	r2, [r2, #8]
 800340c:	0211      	lsls	r1, r2, #8
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	68d2      	ldr	r2, [r2, #12]
 8003412:	0912      	lsrs	r2, r2, #4
 8003414:	0452      	lsls	r2, r2, #17
 8003416:	430a      	orrs	r2, r1
 8003418:	492a      	ldr	r1, [pc, #168]	; (80034c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800341a:	4313      	orrs	r3, r2
 800341c:	610b      	str	r3, [r1, #16]
 800341e:	e027      	b.n	8003470 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	2b01      	cmp	r3, #1
 8003424:	d112      	bne.n	800344c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003426:	4b27      	ldr	r3, [pc, #156]	; (80034c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003428:	691b      	ldr	r3, [r3, #16]
 800342a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800342e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	6892      	ldr	r2, [r2, #8]
 8003436:	0211      	lsls	r1, r2, #8
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	6912      	ldr	r2, [r2, #16]
 800343c:	0852      	lsrs	r2, r2, #1
 800343e:	3a01      	subs	r2, #1
 8003440:	0552      	lsls	r2, r2, #21
 8003442:	430a      	orrs	r2, r1
 8003444:	491f      	ldr	r1, [pc, #124]	; (80034c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003446:	4313      	orrs	r3, r2
 8003448:	610b      	str	r3, [r1, #16]
 800344a:	e011      	b.n	8003470 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800344c:	4b1d      	ldr	r3, [pc, #116]	; (80034c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800344e:	691b      	ldr	r3, [r3, #16]
 8003450:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003454:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003458:	687a      	ldr	r2, [r7, #4]
 800345a:	6892      	ldr	r2, [r2, #8]
 800345c:	0211      	lsls	r1, r2, #8
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	6952      	ldr	r2, [r2, #20]
 8003462:	0852      	lsrs	r2, r2, #1
 8003464:	3a01      	subs	r2, #1
 8003466:	0652      	lsls	r2, r2, #25
 8003468:	430a      	orrs	r2, r1
 800346a:	4916      	ldr	r1, [pc, #88]	; (80034c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800346c:	4313      	orrs	r3, r2
 800346e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003470:	4b14      	ldr	r3, [pc, #80]	; (80034c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a13      	ldr	r2, [pc, #76]	; (80034c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003476:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800347a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800347c:	f7fe fb14 	bl	8001aa8 <HAL_GetTick>
 8003480:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003482:	e009      	b.n	8003498 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003484:	f7fe fb10 	bl	8001aa8 <HAL_GetTick>
 8003488:	4602      	mov	r2, r0
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	1ad3      	subs	r3, r2, r3
 800348e:	2b02      	cmp	r3, #2
 8003490:	d902      	bls.n	8003498 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	73fb      	strb	r3, [r7, #15]
          break;
 8003496:	e005      	b.n	80034a4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003498:	4b0a      	ldr	r3, [pc, #40]	; (80034c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d0ef      	beq.n	8003484 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80034a4:	7bfb      	ldrb	r3, [r7, #15]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d106      	bne.n	80034b8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80034aa:	4b06      	ldr	r3, [pc, #24]	; (80034c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034ac:	691a      	ldr	r2, [r3, #16]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	699b      	ldr	r3, [r3, #24]
 80034b2:	4904      	ldr	r1, [pc, #16]	; (80034c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034b4:	4313      	orrs	r3, r2
 80034b6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80034b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3710      	adds	r7, #16
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	bf00      	nop
 80034c4:	40021000 	.word	0x40021000

080034c8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b084      	sub	sp, #16
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
 80034d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80034d2:	2300      	movs	r3, #0
 80034d4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80034d6:	4b6a      	ldr	r3, [pc, #424]	; (8003680 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	f003 0303 	and.w	r3, r3, #3
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d018      	beq.n	8003514 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80034e2:	4b67      	ldr	r3, [pc, #412]	; (8003680 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034e4:	68db      	ldr	r3, [r3, #12]
 80034e6:	f003 0203 	and.w	r2, r3, #3
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d10d      	bne.n	800350e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
       ||
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d009      	beq.n	800350e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80034fa:	4b61      	ldr	r3, [pc, #388]	; (8003680 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	091b      	lsrs	r3, r3, #4
 8003500:	f003 0307 	and.w	r3, r3, #7
 8003504:	1c5a      	adds	r2, r3, #1
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	685b      	ldr	r3, [r3, #4]
       ||
 800350a:	429a      	cmp	r2, r3
 800350c:	d047      	beq.n	800359e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	73fb      	strb	r3, [r7, #15]
 8003512:	e044      	b.n	800359e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	2b03      	cmp	r3, #3
 800351a:	d018      	beq.n	800354e <RCCEx_PLLSAI2_Config+0x86>
 800351c:	2b03      	cmp	r3, #3
 800351e:	d825      	bhi.n	800356c <RCCEx_PLLSAI2_Config+0xa4>
 8003520:	2b01      	cmp	r3, #1
 8003522:	d002      	beq.n	800352a <RCCEx_PLLSAI2_Config+0x62>
 8003524:	2b02      	cmp	r3, #2
 8003526:	d009      	beq.n	800353c <RCCEx_PLLSAI2_Config+0x74>
 8003528:	e020      	b.n	800356c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800352a:	4b55      	ldr	r3, [pc, #340]	; (8003680 <RCCEx_PLLSAI2_Config+0x1b8>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 0302 	and.w	r3, r3, #2
 8003532:	2b00      	cmp	r3, #0
 8003534:	d11d      	bne.n	8003572 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800353a:	e01a      	b.n	8003572 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800353c:	4b50      	ldr	r3, [pc, #320]	; (8003680 <RCCEx_PLLSAI2_Config+0x1b8>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003544:	2b00      	cmp	r3, #0
 8003546:	d116      	bne.n	8003576 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800354c:	e013      	b.n	8003576 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800354e:	4b4c      	ldr	r3, [pc, #304]	; (8003680 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003556:	2b00      	cmp	r3, #0
 8003558:	d10f      	bne.n	800357a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800355a:	4b49      	ldr	r3, [pc, #292]	; (8003680 <RCCEx_PLLSAI2_Config+0x1b8>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d109      	bne.n	800357a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800356a:	e006      	b.n	800357a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	73fb      	strb	r3, [r7, #15]
      break;
 8003570:	e004      	b.n	800357c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003572:	bf00      	nop
 8003574:	e002      	b.n	800357c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003576:	bf00      	nop
 8003578:	e000      	b.n	800357c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800357a:	bf00      	nop
    }

    if(status == HAL_OK)
 800357c:	7bfb      	ldrb	r3, [r7, #15]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d10d      	bne.n	800359e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003582:	4b3f      	ldr	r3, [pc, #252]	; (8003680 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003584:	68db      	ldr	r3, [r3, #12]
 8003586:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6819      	ldr	r1, [r3, #0]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	3b01      	subs	r3, #1
 8003594:	011b      	lsls	r3, r3, #4
 8003596:	430b      	orrs	r3, r1
 8003598:	4939      	ldr	r1, [pc, #228]	; (8003680 <RCCEx_PLLSAI2_Config+0x1b8>)
 800359a:	4313      	orrs	r3, r2
 800359c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800359e:	7bfb      	ldrb	r3, [r7, #15]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d167      	bne.n	8003674 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80035a4:	4b36      	ldr	r3, [pc, #216]	; (8003680 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a35      	ldr	r2, [pc, #212]	; (8003680 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035b0:	f7fe fa7a 	bl	8001aa8 <HAL_GetTick>
 80035b4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80035b6:	e009      	b.n	80035cc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80035b8:	f7fe fa76 	bl	8001aa8 <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	d902      	bls.n	80035cc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	73fb      	strb	r3, [r7, #15]
        break;
 80035ca:	e005      	b.n	80035d8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80035cc:	4b2c      	ldr	r3, [pc, #176]	; (8003680 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d1ef      	bne.n	80035b8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80035d8:	7bfb      	ldrb	r3, [r7, #15]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d14a      	bne.n	8003674 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d111      	bne.n	8003608 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80035e4:	4b26      	ldr	r3, [pc, #152]	; (8003680 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035e6:	695b      	ldr	r3, [r3, #20]
 80035e8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80035ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035f0:	687a      	ldr	r2, [r7, #4]
 80035f2:	6892      	ldr	r2, [r2, #8]
 80035f4:	0211      	lsls	r1, r2, #8
 80035f6:	687a      	ldr	r2, [r7, #4]
 80035f8:	68d2      	ldr	r2, [r2, #12]
 80035fa:	0912      	lsrs	r2, r2, #4
 80035fc:	0452      	lsls	r2, r2, #17
 80035fe:	430a      	orrs	r2, r1
 8003600:	491f      	ldr	r1, [pc, #124]	; (8003680 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003602:	4313      	orrs	r3, r2
 8003604:	614b      	str	r3, [r1, #20]
 8003606:	e011      	b.n	800362c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003608:	4b1d      	ldr	r3, [pc, #116]	; (8003680 <RCCEx_PLLSAI2_Config+0x1b8>)
 800360a:	695b      	ldr	r3, [r3, #20]
 800360c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003610:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003614:	687a      	ldr	r2, [r7, #4]
 8003616:	6892      	ldr	r2, [r2, #8]
 8003618:	0211      	lsls	r1, r2, #8
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	6912      	ldr	r2, [r2, #16]
 800361e:	0852      	lsrs	r2, r2, #1
 8003620:	3a01      	subs	r2, #1
 8003622:	0652      	lsls	r2, r2, #25
 8003624:	430a      	orrs	r2, r1
 8003626:	4916      	ldr	r1, [pc, #88]	; (8003680 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003628:	4313      	orrs	r3, r2
 800362a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800362c:	4b14      	ldr	r3, [pc, #80]	; (8003680 <RCCEx_PLLSAI2_Config+0x1b8>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a13      	ldr	r2, [pc, #76]	; (8003680 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003632:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003636:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003638:	f7fe fa36 	bl	8001aa8 <HAL_GetTick>
 800363c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800363e:	e009      	b.n	8003654 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003640:	f7fe fa32 	bl	8001aa8 <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	2b02      	cmp	r3, #2
 800364c:	d902      	bls.n	8003654 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	73fb      	strb	r3, [r7, #15]
          break;
 8003652:	e005      	b.n	8003660 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003654:	4b0a      	ldr	r3, [pc, #40]	; (8003680 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800365c:	2b00      	cmp	r3, #0
 800365e:	d0ef      	beq.n	8003640 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003660:	7bfb      	ldrb	r3, [r7, #15]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d106      	bne.n	8003674 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003666:	4b06      	ldr	r3, [pc, #24]	; (8003680 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003668:	695a      	ldr	r2, [r3, #20]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	695b      	ldr	r3, [r3, #20]
 800366e:	4904      	ldr	r1, [pc, #16]	; (8003680 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003670:	4313      	orrs	r3, r2
 8003672:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003674:	7bfb      	ldrb	r3, [r7, #15]
}
 8003676:	4618      	mov	r0, r3
 8003678:	3710      	adds	r7, #16
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	40021000 	.word	0x40021000

08003684 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b082      	sub	sp, #8
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d101      	bne.n	8003696 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e049      	b.n	800372a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800369c:	b2db      	uxtb	r3, r3
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d106      	bne.n	80036b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2200      	movs	r2, #0
 80036a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036aa:	6878      	ldr	r0, [r7, #4]
 80036ac:	f7fd ff92 	bl	80015d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2202      	movs	r2, #2
 80036b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	3304      	adds	r3, #4
 80036c0:	4619      	mov	r1, r3
 80036c2:	4610      	mov	r0, r2
 80036c4:	f000 ff94 	bl	80045f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2201      	movs	r2, #1
 80036cc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2201      	movs	r2, #1
 80036d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2201      	movs	r2, #1
 80036dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2201      	movs	r2, #1
 80036e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2201      	movs	r2, #1
 80036ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2201      	movs	r2, #1
 80036f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2201      	movs	r2, #1
 80036fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2201      	movs	r2, #1
 8003704:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2201      	movs	r2, #1
 8003714:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2201      	movs	r2, #1
 8003724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003728:	2300      	movs	r3, #0
}
 800372a:	4618      	mov	r0, r3
 800372c:	3708      	adds	r7, #8
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
	...

08003734 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003734:	b480      	push	{r7}
 8003736:	b085      	sub	sp, #20
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003742:	b2db      	uxtb	r3, r3
 8003744:	2b01      	cmp	r3, #1
 8003746:	d001      	beq.n	800374c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	e04f      	b.n	80037ec <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2202      	movs	r2, #2
 8003750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	68da      	ldr	r2, [r3, #12]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f042 0201 	orr.w	r2, r2, #1
 8003762:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a23      	ldr	r2, [pc, #140]	; (80037f8 <HAL_TIM_Base_Start_IT+0xc4>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d01d      	beq.n	80037aa <HAL_TIM_Base_Start_IT+0x76>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003776:	d018      	beq.n	80037aa <HAL_TIM_Base_Start_IT+0x76>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a1f      	ldr	r2, [pc, #124]	; (80037fc <HAL_TIM_Base_Start_IT+0xc8>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d013      	beq.n	80037aa <HAL_TIM_Base_Start_IT+0x76>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a1e      	ldr	r2, [pc, #120]	; (8003800 <HAL_TIM_Base_Start_IT+0xcc>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d00e      	beq.n	80037aa <HAL_TIM_Base_Start_IT+0x76>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a1c      	ldr	r2, [pc, #112]	; (8003804 <HAL_TIM_Base_Start_IT+0xd0>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d009      	beq.n	80037aa <HAL_TIM_Base_Start_IT+0x76>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a1b      	ldr	r2, [pc, #108]	; (8003808 <HAL_TIM_Base_Start_IT+0xd4>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d004      	beq.n	80037aa <HAL_TIM_Base_Start_IT+0x76>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a19      	ldr	r2, [pc, #100]	; (800380c <HAL_TIM_Base_Start_IT+0xd8>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d115      	bne.n	80037d6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	689a      	ldr	r2, [r3, #8]
 80037b0:	4b17      	ldr	r3, [pc, #92]	; (8003810 <HAL_TIM_Base_Start_IT+0xdc>)
 80037b2:	4013      	ands	r3, r2
 80037b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2b06      	cmp	r3, #6
 80037ba:	d015      	beq.n	80037e8 <HAL_TIM_Base_Start_IT+0xb4>
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037c2:	d011      	beq.n	80037e8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f042 0201 	orr.w	r2, r2, #1
 80037d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037d4:	e008      	b.n	80037e8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f042 0201 	orr.w	r2, r2, #1
 80037e4:	601a      	str	r2, [r3, #0]
 80037e6:	e000      	b.n	80037ea <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037e8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80037ea:	2300      	movs	r3, #0
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	3714      	adds	r7, #20
 80037f0:	46bd      	mov	sp, r7
 80037f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f6:	4770      	bx	lr
 80037f8:	40012c00 	.word	0x40012c00
 80037fc:	40000400 	.word	0x40000400
 8003800:	40000800 	.word	0x40000800
 8003804:	40000c00 	.word	0x40000c00
 8003808:	40013400 	.word	0x40013400
 800380c:	40014000 	.word	0x40014000
 8003810:	00010007 	.word	0x00010007

08003814 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b082      	sub	sp, #8
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d101      	bne.n	8003826 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e049      	b.n	80038ba <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800382c:	b2db      	uxtb	r3, r3
 800382e:	2b00      	cmp	r3, #0
 8003830:	d106      	bne.n	8003840 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f000 f841 	bl	80038c2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2202      	movs	r2, #2
 8003844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	3304      	adds	r3, #4
 8003850:	4619      	mov	r1, r3
 8003852:	4610      	mov	r0, r2
 8003854:	f000 fecc 	bl	80045f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2201      	movs	r2, #1
 8003864:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2201      	movs	r2, #1
 800386c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2201      	movs	r2, #1
 8003874:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2201      	movs	r2, #1
 8003884:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2201      	movs	r2, #1
 800388c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2201      	movs	r2, #1
 8003894:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2201      	movs	r2, #1
 800389c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2201      	movs	r2, #1
 80038a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2201      	movs	r2, #1
 80038ac:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2201      	movs	r2, #1
 80038b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80038b8:	2300      	movs	r3, #0
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3708      	adds	r7, #8
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}

080038c2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80038c2:	b480      	push	{r7}
 80038c4:	b083      	sub	sp, #12
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80038ca:	bf00      	nop
 80038cc:	370c      	adds	r7, #12
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr
	...

080038d8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d109      	bne.n	80038fc <HAL_TIM_PWM_Start+0x24>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	bf14      	ite	ne
 80038f4:	2301      	movne	r3, #1
 80038f6:	2300      	moveq	r3, #0
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	e03c      	b.n	8003976 <HAL_TIM_PWM_Start+0x9e>
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	2b04      	cmp	r3, #4
 8003900:	d109      	bne.n	8003916 <HAL_TIM_PWM_Start+0x3e>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003908:	b2db      	uxtb	r3, r3
 800390a:	2b01      	cmp	r3, #1
 800390c:	bf14      	ite	ne
 800390e:	2301      	movne	r3, #1
 8003910:	2300      	moveq	r3, #0
 8003912:	b2db      	uxtb	r3, r3
 8003914:	e02f      	b.n	8003976 <HAL_TIM_PWM_Start+0x9e>
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	2b08      	cmp	r3, #8
 800391a:	d109      	bne.n	8003930 <HAL_TIM_PWM_Start+0x58>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003922:	b2db      	uxtb	r3, r3
 8003924:	2b01      	cmp	r3, #1
 8003926:	bf14      	ite	ne
 8003928:	2301      	movne	r3, #1
 800392a:	2300      	moveq	r3, #0
 800392c:	b2db      	uxtb	r3, r3
 800392e:	e022      	b.n	8003976 <HAL_TIM_PWM_Start+0x9e>
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	2b0c      	cmp	r3, #12
 8003934:	d109      	bne.n	800394a <HAL_TIM_PWM_Start+0x72>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800393c:	b2db      	uxtb	r3, r3
 800393e:	2b01      	cmp	r3, #1
 8003940:	bf14      	ite	ne
 8003942:	2301      	movne	r3, #1
 8003944:	2300      	moveq	r3, #0
 8003946:	b2db      	uxtb	r3, r3
 8003948:	e015      	b.n	8003976 <HAL_TIM_PWM_Start+0x9e>
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	2b10      	cmp	r3, #16
 800394e:	d109      	bne.n	8003964 <HAL_TIM_PWM_Start+0x8c>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003956:	b2db      	uxtb	r3, r3
 8003958:	2b01      	cmp	r3, #1
 800395a:	bf14      	ite	ne
 800395c:	2301      	movne	r3, #1
 800395e:	2300      	moveq	r3, #0
 8003960:	b2db      	uxtb	r3, r3
 8003962:	e008      	b.n	8003976 <HAL_TIM_PWM_Start+0x9e>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800396a:	b2db      	uxtb	r3, r3
 800396c:	2b01      	cmp	r3, #1
 800396e:	bf14      	ite	ne
 8003970:	2301      	movne	r3, #1
 8003972:	2300      	moveq	r3, #0
 8003974:	b2db      	uxtb	r3, r3
 8003976:	2b00      	cmp	r3, #0
 8003978:	d001      	beq.n	800397e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e09c      	b.n	8003ab8 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d104      	bne.n	800398e <HAL_TIM_PWM_Start+0xb6>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2202      	movs	r2, #2
 8003988:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800398c:	e023      	b.n	80039d6 <HAL_TIM_PWM_Start+0xfe>
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	2b04      	cmp	r3, #4
 8003992:	d104      	bne.n	800399e <HAL_TIM_PWM_Start+0xc6>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2202      	movs	r2, #2
 8003998:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800399c:	e01b      	b.n	80039d6 <HAL_TIM_PWM_Start+0xfe>
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	2b08      	cmp	r3, #8
 80039a2:	d104      	bne.n	80039ae <HAL_TIM_PWM_Start+0xd6>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2202      	movs	r2, #2
 80039a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80039ac:	e013      	b.n	80039d6 <HAL_TIM_PWM_Start+0xfe>
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	2b0c      	cmp	r3, #12
 80039b2:	d104      	bne.n	80039be <HAL_TIM_PWM_Start+0xe6>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2202      	movs	r2, #2
 80039b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80039bc:	e00b      	b.n	80039d6 <HAL_TIM_PWM_Start+0xfe>
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	2b10      	cmp	r3, #16
 80039c2:	d104      	bne.n	80039ce <HAL_TIM_PWM_Start+0xf6>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2202      	movs	r2, #2
 80039c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80039cc:	e003      	b.n	80039d6 <HAL_TIM_PWM_Start+0xfe>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2202      	movs	r2, #2
 80039d2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2201      	movs	r2, #1
 80039dc:	6839      	ldr	r1, [r7, #0]
 80039de:	4618      	mov	r0, r3
 80039e0:	f001 fb34 	bl	800504c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a35      	ldr	r2, [pc, #212]	; (8003ac0 <HAL_TIM_PWM_Start+0x1e8>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d013      	beq.n	8003a16 <HAL_TIM_PWM_Start+0x13e>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a34      	ldr	r2, [pc, #208]	; (8003ac4 <HAL_TIM_PWM_Start+0x1ec>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d00e      	beq.n	8003a16 <HAL_TIM_PWM_Start+0x13e>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a32      	ldr	r2, [pc, #200]	; (8003ac8 <HAL_TIM_PWM_Start+0x1f0>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d009      	beq.n	8003a16 <HAL_TIM_PWM_Start+0x13e>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a31      	ldr	r2, [pc, #196]	; (8003acc <HAL_TIM_PWM_Start+0x1f4>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d004      	beq.n	8003a16 <HAL_TIM_PWM_Start+0x13e>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a2f      	ldr	r2, [pc, #188]	; (8003ad0 <HAL_TIM_PWM_Start+0x1f8>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d101      	bne.n	8003a1a <HAL_TIM_PWM_Start+0x142>
 8003a16:	2301      	movs	r3, #1
 8003a18:	e000      	b.n	8003a1c <HAL_TIM_PWM_Start+0x144>
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d007      	beq.n	8003a30 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003a2e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a22      	ldr	r2, [pc, #136]	; (8003ac0 <HAL_TIM_PWM_Start+0x1e8>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d01d      	beq.n	8003a76 <HAL_TIM_PWM_Start+0x19e>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a42:	d018      	beq.n	8003a76 <HAL_TIM_PWM_Start+0x19e>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a22      	ldr	r2, [pc, #136]	; (8003ad4 <HAL_TIM_PWM_Start+0x1fc>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d013      	beq.n	8003a76 <HAL_TIM_PWM_Start+0x19e>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a21      	ldr	r2, [pc, #132]	; (8003ad8 <HAL_TIM_PWM_Start+0x200>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d00e      	beq.n	8003a76 <HAL_TIM_PWM_Start+0x19e>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a1f      	ldr	r2, [pc, #124]	; (8003adc <HAL_TIM_PWM_Start+0x204>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d009      	beq.n	8003a76 <HAL_TIM_PWM_Start+0x19e>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a17      	ldr	r2, [pc, #92]	; (8003ac4 <HAL_TIM_PWM_Start+0x1ec>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d004      	beq.n	8003a76 <HAL_TIM_PWM_Start+0x19e>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a15      	ldr	r2, [pc, #84]	; (8003ac8 <HAL_TIM_PWM_Start+0x1f0>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d115      	bne.n	8003aa2 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	689a      	ldr	r2, [r3, #8]
 8003a7c:	4b18      	ldr	r3, [pc, #96]	; (8003ae0 <HAL_TIM_PWM_Start+0x208>)
 8003a7e:	4013      	ands	r3, r2
 8003a80:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2b06      	cmp	r3, #6
 8003a86:	d015      	beq.n	8003ab4 <HAL_TIM_PWM_Start+0x1dc>
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a8e:	d011      	beq.n	8003ab4 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f042 0201 	orr.w	r2, r2, #1
 8003a9e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003aa0:	e008      	b.n	8003ab4 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f042 0201 	orr.w	r2, r2, #1
 8003ab0:	601a      	str	r2, [r3, #0]
 8003ab2:	e000      	b.n	8003ab6 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ab4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003ab6:	2300      	movs	r3, #0
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3710      	adds	r7, #16
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}
 8003ac0:	40012c00 	.word	0x40012c00
 8003ac4:	40013400 	.word	0x40013400
 8003ac8:	40014000 	.word	0x40014000
 8003acc:	40014400 	.word	0x40014400
 8003ad0:	40014800 	.word	0x40014800
 8003ad4:	40000400 	.word	0x40000400
 8003ad8:	40000800 	.word	0x40000800
 8003adc:	40000c00 	.word	0x40000c00
 8003ae0:	00010007 	.word	0x00010007

08003ae4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b082      	sub	sp, #8
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d101      	bne.n	8003af6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e049      	b.n	8003b8a <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d106      	bne.n	8003b10 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2200      	movs	r2, #0
 8003b06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	f7fd fd16 	bl	800153c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2202      	movs	r2, #2
 8003b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	3304      	adds	r3, #4
 8003b20:	4619      	mov	r1, r3
 8003b22:	4610      	mov	r0, r2
 8003b24:	f000 fd64 	bl	80045f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2201      	movs	r2, #1
 8003b34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2201      	movs	r2, #1
 8003b44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2201      	movs	r2, #1
 8003b54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2201      	movs	r2, #1
 8003b64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2201      	movs	r2, #1
 8003b74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2201      	movs	r2, #1
 8003b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b88:	2300      	movs	r3, #0
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3708      	adds	r7, #8
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
	...

08003b94 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b084      	sub	sp, #16
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
 8003b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d104      	bne.n	8003bae <HAL_TIM_IC_Start_IT+0x1a>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	e023      	b.n	8003bf6 <HAL_TIM_IC_Start_IT+0x62>
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	2b04      	cmp	r3, #4
 8003bb2:	d104      	bne.n	8003bbe <HAL_TIM_IC_Start_IT+0x2a>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003bba:	b2db      	uxtb	r3, r3
 8003bbc:	e01b      	b.n	8003bf6 <HAL_TIM_IC_Start_IT+0x62>
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	2b08      	cmp	r3, #8
 8003bc2:	d104      	bne.n	8003bce <HAL_TIM_IC_Start_IT+0x3a>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	e013      	b.n	8003bf6 <HAL_TIM_IC_Start_IT+0x62>
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	2b0c      	cmp	r3, #12
 8003bd2:	d104      	bne.n	8003bde <HAL_TIM_IC_Start_IT+0x4a>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	e00b      	b.n	8003bf6 <HAL_TIM_IC_Start_IT+0x62>
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	2b10      	cmp	r3, #16
 8003be2:	d104      	bne.n	8003bee <HAL_TIM_IC_Start_IT+0x5a>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	e003      	b.n	8003bf6 <HAL_TIM_IC_Start_IT+0x62>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d104      	bne.n	8003c08 <HAL_TIM_IC_Start_IT+0x74>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	e013      	b.n	8003c30 <HAL_TIM_IC_Start_IT+0x9c>
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	2b04      	cmp	r3, #4
 8003c0c:	d104      	bne.n	8003c18 <HAL_TIM_IC_Start_IT+0x84>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	e00b      	b.n	8003c30 <HAL_TIM_IC_Start_IT+0x9c>
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	2b08      	cmp	r3, #8
 8003c1c:	d104      	bne.n	8003c28 <HAL_TIM_IC_Start_IT+0x94>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	e003      	b.n	8003c30 <HAL_TIM_IC_Start_IT+0x9c>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8003c2e:	b2db      	uxtb	r3, r3
 8003c30:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c32:	7bfb      	ldrb	r3, [r7, #15]
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d102      	bne.n	8003c3e <HAL_TIM_IC_Start_IT+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003c38:	7bbb      	ldrb	r3, [r7, #14]
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d001      	beq.n	8003c42 <HAL_TIM_IC_Start_IT+0xae>
  {
    return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e0d8      	b.n	8003df4 <HAL_TIM_IC_Start_IT+0x260>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d104      	bne.n	8003c52 <HAL_TIM_IC_Start_IT+0xbe>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2202      	movs	r2, #2
 8003c4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c50:	e023      	b.n	8003c9a <HAL_TIM_IC_Start_IT+0x106>
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	2b04      	cmp	r3, #4
 8003c56:	d104      	bne.n	8003c62 <HAL_TIM_IC_Start_IT+0xce>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2202      	movs	r2, #2
 8003c5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c60:	e01b      	b.n	8003c9a <HAL_TIM_IC_Start_IT+0x106>
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	2b08      	cmp	r3, #8
 8003c66:	d104      	bne.n	8003c72 <HAL_TIM_IC_Start_IT+0xde>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2202      	movs	r2, #2
 8003c6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c70:	e013      	b.n	8003c9a <HAL_TIM_IC_Start_IT+0x106>
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	2b0c      	cmp	r3, #12
 8003c76:	d104      	bne.n	8003c82 <HAL_TIM_IC_Start_IT+0xee>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2202      	movs	r2, #2
 8003c7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003c80:	e00b      	b.n	8003c9a <HAL_TIM_IC_Start_IT+0x106>
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	2b10      	cmp	r3, #16
 8003c86:	d104      	bne.n	8003c92 <HAL_TIM_IC_Start_IT+0xfe>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2202      	movs	r2, #2
 8003c8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c90:	e003      	b.n	8003c9a <HAL_TIM_IC_Start_IT+0x106>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2202      	movs	r2, #2
 8003c96:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d104      	bne.n	8003caa <HAL_TIM_IC_Start_IT+0x116>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2202      	movs	r2, #2
 8003ca4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ca8:	e013      	b.n	8003cd2 <HAL_TIM_IC_Start_IT+0x13e>
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	2b04      	cmp	r3, #4
 8003cae:	d104      	bne.n	8003cba <HAL_TIM_IC_Start_IT+0x126>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2202      	movs	r2, #2
 8003cb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003cb8:	e00b      	b.n	8003cd2 <HAL_TIM_IC_Start_IT+0x13e>
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	2b08      	cmp	r3, #8
 8003cbe:	d104      	bne.n	8003cca <HAL_TIM_IC_Start_IT+0x136>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2202      	movs	r2, #2
 8003cc4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003cc8:	e003      	b.n	8003cd2 <HAL_TIM_IC_Start_IT+0x13e>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2202      	movs	r2, #2
 8003cce:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	2b0c      	cmp	r3, #12
 8003cd6:	d841      	bhi.n	8003d5c <HAL_TIM_IC_Start_IT+0x1c8>
 8003cd8:	a201      	add	r2, pc, #4	; (adr r2, 8003ce0 <HAL_TIM_IC_Start_IT+0x14c>)
 8003cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cde:	bf00      	nop
 8003ce0:	08003d15 	.word	0x08003d15
 8003ce4:	08003d5d 	.word	0x08003d5d
 8003ce8:	08003d5d 	.word	0x08003d5d
 8003cec:	08003d5d 	.word	0x08003d5d
 8003cf0:	08003d27 	.word	0x08003d27
 8003cf4:	08003d5d 	.word	0x08003d5d
 8003cf8:	08003d5d 	.word	0x08003d5d
 8003cfc:	08003d5d 	.word	0x08003d5d
 8003d00:	08003d39 	.word	0x08003d39
 8003d04:	08003d5d 	.word	0x08003d5d
 8003d08:	08003d5d 	.word	0x08003d5d
 8003d0c:	08003d5d 	.word	0x08003d5d
 8003d10:	08003d4b 	.word	0x08003d4b
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	68da      	ldr	r2, [r3, #12]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f042 0202 	orr.w	r2, r2, #2
 8003d22:	60da      	str	r2, [r3, #12]
      break;
 8003d24:	e01b      	b.n	8003d5e <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	68da      	ldr	r2, [r3, #12]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f042 0204 	orr.w	r2, r2, #4
 8003d34:	60da      	str	r2, [r3, #12]
      break;
 8003d36:	e012      	b.n	8003d5e <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	68da      	ldr	r2, [r3, #12]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f042 0208 	orr.w	r2, r2, #8
 8003d46:	60da      	str	r2, [r3, #12]
      break;
 8003d48:	e009      	b.n	8003d5e <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	68da      	ldr	r2, [r3, #12]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f042 0210 	orr.w	r2, r2, #16
 8003d58:	60da      	str	r2, [r3, #12]
      break;
 8003d5a:	e000      	b.n	8003d5e <HAL_TIM_IC_Start_IT+0x1ca>
    }

    default:
      break;
 8003d5c:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	2201      	movs	r2, #1
 8003d64:	6839      	ldr	r1, [r7, #0]
 8003d66:	4618      	mov	r0, r3
 8003d68:	f001 f970 	bl	800504c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a22      	ldr	r2, [pc, #136]	; (8003dfc <HAL_TIM_IC_Start_IT+0x268>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d01d      	beq.n	8003db2 <HAL_TIM_IC_Start_IT+0x21e>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d7e:	d018      	beq.n	8003db2 <HAL_TIM_IC_Start_IT+0x21e>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a1e      	ldr	r2, [pc, #120]	; (8003e00 <HAL_TIM_IC_Start_IT+0x26c>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d013      	beq.n	8003db2 <HAL_TIM_IC_Start_IT+0x21e>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a1d      	ldr	r2, [pc, #116]	; (8003e04 <HAL_TIM_IC_Start_IT+0x270>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d00e      	beq.n	8003db2 <HAL_TIM_IC_Start_IT+0x21e>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a1b      	ldr	r2, [pc, #108]	; (8003e08 <HAL_TIM_IC_Start_IT+0x274>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d009      	beq.n	8003db2 <HAL_TIM_IC_Start_IT+0x21e>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a1a      	ldr	r2, [pc, #104]	; (8003e0c <HAL_TIM_IC_Start_IT+0x278>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d004      	beq.n	8003db2 <HAL_TIM_IC_Start_IT+0x21e>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a18      	ldr	r2, [pc, #96]	; (8003e10 <HAL_TIM_IC_Start_IT+0x27c>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d115      	bne.n	8003dde <HAL_TIM_IC_Start_IT+0x24a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	689a      	ldr	r2, [r3, #8]
 8003db8:	4b16      	ldr	r3, [pc, #88]	; (8003e14 <HAL_TIM_IC_Start_IT+0x280>)
 8003dba:	4013      	ands	r3, r2
 8003dbc:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	2b06      	cmp	r3, #6
 8003dc2:	d015      	beq.n	8003df0 <HAL_TIM_IC_Start_IT+0x25c>
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dca:	d011      	beq.n	8003df0 <HAL_TIM_IC_Start_IT+0x25c>
    {
      __HAL_TIM_ENABLE(htim);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f042 0201 	orr.w	r2, r2, #1
 8003dda:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ddc:	e008      	b.n	8003df0 <HAL_TIM_IC_Start_IT+0x25c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f042 0201 	orr.w	r2, r2, #1
 8003dec:	601a      	str	r2, [r3, #0]
 8003dee:	e000      	b.n	8003df2 <HAL_TIM_IC_Start_IT+0x25e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003df0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003df2:	2300      	movs	r3, #0
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	3710      	adds	r7, #16
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}
 8003dfc:	40012c00 	.word	0x40012c00
 8003e00:	40000400 	.word	0x40000400
 8003e04:	40000800 	.word	0x40000800
 8003e08:	40000c00 	.word	0x40000c00
 8003e0c:	40013400 	.word	0x40013400
 8003e10:	40014000 	.word	0x40014000
 8003e14:	00010007 	.word	0x00010007

08003e18 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b082      	sub	sp, #8
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	691b      	ldr	r3, [r3, #16]
 8003e26:	f003 0302 	and.w	r3, r3, #2
 8003e2a:	2b02      	cmp	r3, #2
 8003e2c:	d122      	bne.n	8003e74 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	f003 0302 	and.w	r3, r3, #2
 8003e38:	2b02      	cmp	r3, #2
 8003e3a:	d11b      	bne.n	8003e74 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f06f 0202 	mvn.w	r2, #2
 8003e44:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2201      	movs	r2, #1
 8003e4a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	699b      	ldr	r3, [r3, #24]
 8003e52:	f003 0303 	and.w	r3, r3, #3
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d003      	beq.n	8003e62 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e5a:	6878      	ldr	r0, [r7, #4]
 8003e5c:	f7fd f820 	bl	8000ea0 <HAL_TIM_IC_CaptureCallback>
 8003e60:	e005      	b.n	8003e6e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	f000 fba6 	bl	80045b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e68:	6878      	ldr	r0, [r7, #4]
 8003e6a:	f000 fbad 	bl	80045c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2200      	movs	r2, #0
 8003e72:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	691b      	ldr	r3, [r3, #16]
 8003e7a:	f003 0304 	and.w	r3, r3, #4
 8003e7e:	2b04      	cmp	r3, #4
 8003e80:	d122      	bne.n	8003ec8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	68db      	ldr	r3, [r3, #12]
 8003e88:	f003 0304 	and.w	r3, r3, #4
 8003e8c:	2b04      	cmp	r3, #4
 8003e8e:	d11b      	bne.n	8003ec8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f06f 0204 	mvn.w	r2, #4
 8003e98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2202      	movs	r2, #2
 8003e9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d003      	beq.n	8003eb6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f7fc fff6 	bl	8000ea0 <HAL_TIM_IC_CaptureCallback>
 8003eb4:	e005      	b.n	8003ec2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f000 fb7c 	bl	80045b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ebc:	6878      	ldr	r0, [r7, #4]
 8003ebe:	f000 fb83 	bl	80045c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	691b      	ldr	r3, [r3, #16]
 8003ece:	f003 0308 	and.w	r3, r3, #8
 8003ed2:	2b08      	cmp	r3, #8
 8003ed4:	d122      	bne.n	8003f1c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	f003 0308 	and.w	r3, r3, #8
 8003ee0:	2b08      	cmp	r3, #8
 8003ee2:	d11b      	bne.n	8003f1c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f06f 0208 	mvn.w	r2, #8
 8003eec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2204      	movs	r2, #4
 8003ef2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	69db      	ldr	r3, [r3, #28]
 8003efa:	f003 0303 	and.w	r3, r3, #3
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d003      	beq.n	8003f0a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f7fc ffcc 	bl	8000ea0 <HAL_TIM_IC_CaptureCallback>
 8003f08:	e005      	b.n	8003f16 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f000 fb52 	bl	80045b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f10:	6878      	ldr	r0, [r7, #4]
 8003f12:	f000 fb59 	bl	80045c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	691b      	ldr	r3, [r3, #16]
 8003f22:	f003 0310 	and.w	r3, r3, #16
 8003f26:	2b10      	cmp	r3, #16
 8003f28:	d122      	bne.n	8003f70 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	f003 0310 	and.w	r3, r3, #16
 8003f34:	2b10      	cmp	r3, #16
 8003f36:	d11b      	bne.n	8003f70 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f06f 0210 	mvn.w	r2, #16
 8003f40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2208      	movs	r2, #8
 8003f46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	69db      	ldr	r3, [r3, #28]
 8003f4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d003      	beq.n	8003f5e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f56:	6878      	ldr	r0, [r7, #4]
 8003f58:	f7fc ffa2 	bl	8000ea0 <HAL_TIM_IC_CaptureCallback>
 8003f5c:	e005      	b.n	8003f6a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f000 fb28 	bl	80045b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f64:	6878      	ldr	r0, [r7, #4]
 8003f66:	f000 fb2f 	bl	80045c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	691b      	ldr	r3, [r3, #16]
 8003f76:	f003 0301 	and.w	r3, r3, #1
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	d10e      	bne.n	8003f9c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	f003 0301 	and.w	r3, r3, #1
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d107      	bne.n	8003f9c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f06f 0201 	mvn.w	r2, #1
 8003f94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f7fd fa90 	bl	80014bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	691b      	ldr	r3, [r3, #16]
 8003fa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fa6:	2b80      	cmp	r3, #128	; 0x80
 8003fa8:	d10e      	bne.n	8003fc8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fb4:	2b80      	cmp	r3, #128	; 0x80
 8003fb6:	d107      	bne.n	8003fc8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003fc2:	6878      	ldr	r0, [r7, #4]
 8003fc4:	f001 f8fa 	bl	80051bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	691b      	ldr	r3, [r3, #16]
 8003fce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fd2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003fd6:	d10e      	bne.n	8003ff6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	68db      	ldr	r3, [r3, #12]
 8003fde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fe2:	2b80      	cmp	r3, #128	; 0x80
 8003fe4:	d107      	bne.n	8003ff6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003fee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	f001 f8ed 	bl	80051d0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	691b      	ldr	r3, [r3, #16]
 8003ffc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004000:	2b40      	cmp	r3, #64	; 0x40
 8004002:	d10e      	bne.n	8004022 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800400e:	2b40      	cmp	r3, #64	; 0x40
 8004010:	d107      	bne.n	8004022 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800401a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800401c:	6878      	ldr	r0, [r7, #4]
 800401e:	f000 fadd 	bl	80045dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	691b      	ldr	r3, [r3, #16]
 8004028:	f003 0320 	and.w	r3, r3, #32
 800402c:	2b20      	cmp	r3, #32
 800402e:	d10e      	bne.n	800404e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	68db      	ldr	r3, [r3, #12]
 8004036:	f003 0320 	and.w	r3, r3, #32
 800403a:	2b20      	cmp	r3, #32
 800403c:	d107      	bne.n	800404e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f06f 0220 	mvn.w	r2, #32
 8004046:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f001 f8ad 	bl	80051a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800404e:	bf00      	nop
 8004050:	3708      	adds	r7, #8
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}

08004056 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004056:	b580      	push	{r7, lr}
 8004058:	b084      	sub	sp, #16
 800405a:	af00      	add	r7, sp, #0
 800405c:	60f8      	str	r0, [r7, #12]
 800405e:	60b9      	str	r1, [r7, #8]
 8004060:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004068:	2b01      	cmp	r3, #1
 800406a:	d101      	bne.n	8004070 <HAL_TIM_IC_ConfigChannel+0x1a>
 800406c:	2302      	movs	r3, #2
 800406e:	e082      	b.n	8004176 <HAL_TIM_IC_ConfigChannel+0x120>
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2201      	movs	r2, #1
 8004074:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d11b      	bne.n	80040b6 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6818      	ldr	r0, [r3, #0]
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	6819      	ldr	r1, [r3, #0]
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	685a      	ldr	r2, [r3, #4]
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	68db      	ldr	r3, [r3, #12]
 800408e:	f000 fe1f 	bl	8004cd0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	699a      	ldr	r2, [r3, #24]
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f022 020c 	bic.w	r2, r2, #12
 80040a0:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	6999      	ldr	r1, [r3, #24]
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	689a      	ldr	r2, [r3, #8]
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	430a      	orrs	r2, r1
 80040b2:	619a      	str	r2, [r3, #24]
 80040b4:	e05a      	b.n	800416c <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2b04      	cmp	r3, #4
 80040ba:	d11c      	bne.n	80040f6 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	6818      	ldr	r0, [r3, #0]
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	6819      	ldr	r1, [r3, #0]
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	685a      	ldr	r2, [r3, #4]
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	f000 fe9d 	bl	8004e0a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	699a      	ldr	r2, [r3, #24]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80040de:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	6999      	ldr	r1, [r3, #24]
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	021a      	lsls	r2, r3, #8
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	430a      	orrs	r2, r1
 80040f2:	619a      	str	r2, [r3, #24]
 80040f4:	e03a      	b.n	800416c <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2b08      	cmp	r3, #8
 80040fa:	d11b      	bne.n	8004134 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	6818      	ldr	r0, [r3, #0]
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	6819      	ldr	r1, [r3, #0]
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	685a      	ldr	r2, [r3, #4]
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	f000 feea 	bl	8004ee4 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	69da      	ldr	r2, [r3, #28]
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f022 020c 	bic.w	r2, r2, #12
 800411e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	69d9      	ldr	r1, [r3, #28]
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	689a      	ldr	r2, [r3, #8]
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	430a      	orrs	r2, r1
 8004130:	61da      	str	r2, [r3, #28]
 8004132:	e01b      	b.n	800416c <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6818      	ldr	r0, [r3, #0]
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	6819      	ldr	r1, [r3, #0]
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	685a      	ldr	r2, [r3, #4]
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	f000 ff0a 	bl	8004f5c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	69da      	ldr	r2, [r3, #28]
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004156:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	69d9      	ldr	r1, [r3, #28]
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	021a      	lsls	r2, r3, #8
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	430a      	orrs	r2, r1
 800416a:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2200      	movs	r2, #0
 8004170:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004174:	2300      	movs	r3, #0
}
 8004176:	4618      	mov	r0, r3
 8004178:	3710      	adds	r7, #16
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
	...

08004180 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b084      	sub	sp, #16
 8004184:	af00      	add	r7, sp, #0
 8004186:	60f8      	str	r0, [r7, #12]
 8004188:	60b9      	str	r1, [r7, #8]
 800418a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004192:	2b01      	cmp	r3, #1
 8004194:	d101      	bne.n	800419a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004196:	2302      	movs	r3, #2
 8004198:	e0fd      	b.n	8004396 <HAL_TIM_PWM_ConfigChannel+0x216>
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2201      	movs	r2, #1
 800419e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2b14      	cmp	r3, #20
 80041a6:	f200 80f0 	bhi.w	800438a <HAL_TIM_PWM_ConfigChannel+0x20a>
 80041aa:	a201      	add	r2, pc, #4	; (adr r2, 80041b0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80041ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041b0:	08004205 	.word	0x08004205
 80041b4:	0800438b 	.word	0x0800438b
 80041b8:	0800438b 	.word	0x0800438b
 80041bc:	0800438b 	.word	0x0800438b
 80041c0:	08004245 	.word	0x08004245
 80041c4:	0800438b 	.word	0x0800438b
 80041c8:	0800438b 	.word	0x0800438b
 80041cc:	0800438b 	.word	0x0800438b
 80041d0:	08004287 	.word	0x08004287
 80041d4:	0800438b 	.word	0x0800438b
 80041d8:	0800438b 	.word	0x0800438b
 80041dc:	0800438b 	.word	0x0800438b
 80041e0:	080042c7 	.word	0x080042c7
 80041e4:	0800438b 	.word	0x0800438b
 80041e8:	0800438b 	.word	0x0800438b
 80041ec:	0800438b 	.word	0x0800438b
 80041f0:	08004309 	.word	0x08004309
 80041f4:	0800438b 	.word	0x0800438b
 80041f8:	0800438b 	.word	0x0800438b
 80041fc:	0800438b 	.word	0x0800438b
 8004200:	08004349 	.word	0x08004349
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	68b9      	ldr	r1, [r7, #8]
 800420a:	4618      	mov	r0, r3
 800420c:	f000 fa8a 	bl	8004724 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	699a      	ldr	r2, [r3, #24]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f042 0208 	orr.w	r2, r2, #8
 800421e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	699a      	ldr	r2, [r3, #24]
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f022 0204 	bic.w	r2, r2, #4
 800422e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	6999      	ldr	r1, [r3, #24]
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	691a      	ldr	r2, [r3, #16]
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	430a      	orrs	r2, r1
 8004240:	619a      	str	r2, [r3, #24]
      break;
 8004242:	e0a3      	b.n	800438c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	68b9      	ldr	r1, [r7, #8]
 800424a:	4618      	mov	r0, r3
 800424c:	f000 fafa 	bl	8004844 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	699a      	ldr	r2, [r3, #24]
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800425e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	699a      	ldr	r2, [r3, #24]
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800426e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	6999      	ldr	r1, [r3, #24]
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	691b      	ldr	r3, [r3, #16]
 800427a:	021a      	lsls	r2, r3, #8
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	430a      	orrs	r2, r1
 8004282:	619a      	str	r2, [r3, #24]
      break;
 8004284:	e082      	b.n	800438c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	68b9      	ldr	r1, [r7, #8]
 800428c:	4618      	mov	r0, r3
 800428e:	f000 fb63 	bl	8004958 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	69da      	ldr	r2, [r3, #28]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f042 0208 	orr.w	r2, r2, #8
 80042a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	69da      	ldr	r2, [r3, #28]
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f022 0204 	bic.w	r2, r2, #4
 80042b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	69d9      	ldr	r1, [r3, #28]
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	691a      	ldr	r2, [r3, #16]
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	430a      	orrs	r2, r1
 80042c2:	61da      	str	r2, [r3, #28]
      break;
 80042c4:	e062      	b.n	800438c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	68b9      	ldr	r1, [r7, #8]
 80042cc:	4618      	mov	r0, r3
 80042ce:	f000 fbcb 	bl	8004a68 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	69da      	ldr	r2, [r3, #28]
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80042e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	69da      	ldr	r2, [r3, #28]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	69d9      	ldr	r1, [r3, #28]
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	691b      	ldr	r3, [r3, #16]
 80042fc:	021a      	lsls	r2, r3, #8
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	430a      	orrs	r2, r1
 8004304:	61da      	str	r2, [r3, #28]
      break;
 8004306:	e041      	b.n	800438c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	68b9      	ldr	r1, [r7, #8]
 800430e:	4618      	mov	r0, r3
 8004310:	f000 fc14 	bl	8004b3c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f042 0208 	orr.w	r2, r2, #8
 8004322:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f022 0204 	bic.w	r2, r2, #4
 8004332:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	691a      	ldr	r2, [r3, #16]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	430a      	orrs	r2, r1
 8004344:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004346:	e021      	b.n	800438c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	68b9      	ldr	r1, [r7, #8]
 800434e:	4618      	mov	r0, r3
 8004350:	f000 fc58 	bl	8004c04 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004362:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004372:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	691b      	ldr	r3, [r3, #16]
 800437e:	021a      	lsls	r2, r3, #8
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	430a      	orrs	r2, r1
 8004386:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004388:	e000      	b.n	800438c <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800438a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2200      	movs	r2, #0
 8004390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004394:	2300      	movs	r3, #0
}
 8004396:	4618      	mov	r0, r3
 8004398:	3710      	adds	r7, #16
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}
 800439e:	bf00      	nop

080043a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b084      	sub	sp, #16
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
 80043a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d101      	bne.n	80043b8 <HAL_TIM_ConfigClockSource+0x18>
 80043b4:	2302      	movs	r3, #2
 80043b6:	e0b5      	b.n	8004524 <HAL_TIM_ConfigClockSource+0x184>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2202      	movs	r2, #2
 80043c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043d6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80043da:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80043e2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	68fa      	ldr	r2, [r7, #12]
 80043ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043f4:	d03e      	beq.n	8004474 <HAL_TIM_ConfigClockSource+0xd4>
 80043f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043fa:	f200 8087 	bhi.w	800450c <HAL_TIM_ConfigClockSource+0x16c>
 80043fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004402:	f000 8085 	beq.w	8004510 <HAL_TIM_ConfigClockSource+0x170>
 8004406:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800440a:	d87f      	bhi.n	800450c <HAL_TIM_ConfigClockSource+0x16c>
 800440c:	2b70      	cmp	r3, #112	; 0x70
 800440e:	d01a      	beq.n	8004446 <HAL_TIM_ConfigClockSource+0xa6>
 8004410:	2b70      	cmp	r3, #112	; 0x70
 8004412:	d87b      	bhi.n	800450c <HAL_TIM_ConfigClockSource+0x16c>
 8004414:	2b60      	cmp	r3, #96	; 0x60
 8004416:	d050      	beq.n	80044ba <HAL_TIM_ConfigClockSource+0x11a>
 8004418:	2b60      	cmp	r3, #96	; 0x60
 800441a:	d877      	bhi.n	800450c <HAL_TIM_ConfigClockSource+0x16c>
 800441c:	2b50      	cmp	r3, #80	; 0x50
 800441e:	d03c      	beq.n	800449a <HAL_TIM_ConfigClockSource+0xfa>
 8004420:	2b50      	cmp	r3, #80	; 0x50
 8004422:	d873      	bhi.n	800450c <HAL_TIM_ConfigClockSource+0x16c>
 8004424:	2b40      	cmp	r3, #64	; 0x40
 8004426:	d058      	beq.n	80044da <HAL_TIM_ConfigClockSource+0x13a>
 8004428:	2b40      	cmp	r3, #64	; 0x40
 800442a:	d86f      	bhi.n	800450c <HAL_TIM_ConfigClockSource+0x16c>
 800442c:	2b30      	cmp	r3, #48	; 0x30
 800442e:	d064      	beq.n	80044fa <HAL_TIM_ConfigClockSource+0x15a>
 8004430:	2b30      	cmp	r3, #48	; 0x30
 8004432:	d86b      	bhi.n	800450c <HAL_TIM_ConfigClockSource+0x16c>
 8004434:	2b20      	cmp	r3, #32
 8004436:	d060      	beq.n	80044fa <HAL_TIM_ConfigClockSource+0x15a>
 8004438:	2b20      	cmp	r3, #32
 800443a:	d867      	bhi.n	800450c <HAL_TIM_ConfigClockSource+0x16c>
 800443c:	2b00      	cmp	r3, #0
 800443e:	d05c      	beq.n	80044fa <HAL_TIM_ConfigClockSource+0x15a>
 8004440:	2b10      	cmp	r3, #16
 8004442:	d05a      	beq.n	80044fa <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004444:	e062      	b.n	800450c <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6818      	ldr	r0, [r3, #0]
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	6899      	ldr	r1, [r3, #8]
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	685a      	ldr	r2, [r3, #4]
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	f000 fdd9 	bl	800500c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004468:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	68fa      	ldr	r2, [r7, #12]
 8004470:	609a      	str	r2, [r3, #8]
      break;
 8004472:	e04e      	b.n	8004512 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6818      	ldr	r0, [r3, #0]
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	6899      	ldr	r1, [r3, #8]
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	685a      	ldr	r2, [r3, #4]
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	f000 fdc2 	bl	800500c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	689a      	ldr	r2, [r3, #8]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004496:	609a      	str	r2, [r3, #8]
      break;
 8004498:	e03b      	b.n	8004512 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6818      	ldr	r0, [r3, #0]
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	6859      	ldr	r1, [r3, #4]
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	68db      	ldr	r3, [r3, #12]
 80044a6:	461a      	mov	r2, r3
 80044a8:	f000 fc80 	bl	8004dac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2150      	movs	r1, #80	; 0x50
 80044b2:	4618      	mov	r0, r3
 80044b4:	f000 fd8f 	bl	8004fd6 <TIM_ITRx_SetConfig>
      break;
 80044b8:	e02b      	b.n	8004512 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6818      	ldr	r0, [r3, #0]
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	6859      	ldr	r1, [r3, #4]
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	68db      	ldr	r3, [r3, #12]
 80044c6:	461a      	mov	r2, r3
 80044c8:	f000 fcdc 	bl	8004e84 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	2160      	movs	r1, #96	; 0x60
 80044d2:	4618      	mov	r0, r3
 80044d4:	f000 fd7f 	bl	8004fd6 <TIM_ITRx_SetConfig>
      break;
 80044d8:	e01b      	b.n	8004512 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6818      	ldr	r0, [r3, #0]
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	6859      	ldr	r1, [r3, #4]
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	68db      	ldr	r3, [r3, #12]
 80044e6:	461a      	mov	r2, r3
 80044e8:	f000 fc60 	bl	8004dac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	2140      	movs	r1, #64	; 0x40
 80044f2:	4618      	mov	r0, r3
 80044f4:	f000 fd6f 	bl	8004fd6 <TIM_ITRx_SetConfig>
      break;
 80044f8:	e00b      	b.n	8004512 <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4619      	mov	r1, r3
 8004504:	4610      	mov	r0, r2
 8004506:	f000 fd66 	bl	8004fd6 <TIM_ITRx_SetConfig>
        break;
 800450a:	e002      	b.n	8004512 <HAL_TIM_ConfigClockSource+0x172>
      break;
 800450c:	bf00      	nop
 800450e:	e000      	b.n	8004512 <HAL_TIM_ConfigClockSource+0x172>
      break;
 8004510:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2201      	movs	r2, #1
 8004516:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2200      	movs	r2, #0
 800451e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004522:	2300      	movs	r3, #0
}
 8004524:	4618      	mov	r0, r3
 8004526:	3710      	adds	r7, #16
 8004528:	46bd      	mov	sp, r7
 800452a:	bd80      	pop	{r7, pc}

0800452c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800452c:	b480      	push	{r7}
 800452e:	b085      	sub	sp, #20
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
 8004534:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004536:	2300      	movs	r3, #0
 8004538:	60fb      	str	r3, [r7, #12]
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	2b0c      	cmp	r3, #12
 800453e:	d831      	bhi.n	80045a4 <HAL_TIM_ReadCapturedValue+0x78>
 8004540:	a201      	add	r2, pc, #4	; (adr r2, 8004548 <HAL_TIM_ReadCapturedValue+0x1c>)
 8004542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004546:	bf00      	nop
 8004548:	0800457d 	.word	0x0800457d
 800454c:	080045a5 	.word	0x080045a5
 8004550:	080045a5 	.word	0x080045a5
 8004554:	080045a5 	.word	0x080045a5
 8004558:	08004587 	.word	0x08004587
 800455c:	080045a5 	.word	0x080045a5
 8004560:	080045a5 	.word	0x080045a5
 8004564:	080045a5 	.word	0x080045a5
 8004568:	08004591 	.word	0x08004591
 800456c:	080045a5 	.word	0x080045a5
 8004570:	080045a5 	.word	0x080045a5
 8004574:	080045a5 	.word	0x080045a5
 8004578:	0800459b 	.word	0x0800459b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004582:	60fb      	str	r3, [r7, #12]

      break;
 8004584:	e00f      	b.n	80045a6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800458c:	60fb      	str	r3, [r7, #12]

      break;
 800458e:	e00a      	b.n	80045a6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004596:	60fb      	str	r3, [r7, #12]

      break;
 8004598:	e005      	b.n	80045a6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a0:	60fb      	str	r3, [r7, #12]

      break;
 80045a2:	e000      	b.n	80045a6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80045a4:	bf00      	nop
  }

  return tmpreg;
 80045a6:	68fb      	ldr	r3, [r7, #12]
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	3714      	adds	r7, #20
 80045ac:	46bd      	mov	sp, r7
 80045ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b2:	4770      	bx	lr

080045b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b083      	sub	sp, #12
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80045bc:	bf00      	nop
 80045be:	370c      	adds	r7, #12
 80045c0:	46bd      	mov	sp, r7
 80045c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c6:	4770      	bx	lr

080045c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b083      	sub	sp, #12
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80045d0:	bf00      	nop
 80045d2:	370c      	adds	r7, #12
 80045d4:	46bd      	mov	sp, r7
 80045d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045da:	4770      	bx	lr

080045dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80045dc:	b480      	push	{r7}
 80045de:	b083      	sub	sp, #12
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80045e4:	bf00      	nop
 80045e6:	370c      	adds	r7, #12
 80045e8:	46bd      	mov	sp, r7
 80045ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ee:	4770      	bx	lr

080045f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b085      	sub	sp, #20
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
 80045f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	4a40      	ldr	r2, [pc, #256]	; (8004704 <TIM_Base_SetConfig+0x114>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d013      	beq.n	8004630 <TIM_Base_SetConfig+0x40>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800460e:	d00f      	beq.n	8004630 <TIM_Base_SetConfig+0x40>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	4a3d      	ldr	r2, [pc, #244]	; (8004708 <TIM_Base_SetConfig+0x118>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d00b      	beq.n	8004630 <TIM_Base_SetConfig+0x40>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	4a3c      	ldr	r2, [pc, #240]	; (800470c <TIM_Base_SetConfig+0x11c>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d007      	beq.n	8004630 <TIM_Base_SetConfig+0x40>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	4a3b      	ldr	r2, [pc, #236]	; (8004710 <TIM_Base_SetConfig+0x120>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d003      	beq.n	8004630 <TIM_Base_SetConfig+0x40>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	4a3a      	ldr	r2, [pc, #232]	; (8004714 <TIM_Base_SetConfig+0x124>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d108      	bne.n	8004642 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004636:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	68fa      	ldr	r2, [r7, #12]
 800463e:	4313      	orrs	r3, r2
 8004640:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	4a2f      	ldr	r2, [pc, #188]	; (8004704 <TIM_Base_SetConfig+0x114>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d01f      	beq.n	800468a <TIM_Base_SetConfig+0x9a>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004650:	d01b      	beq.n	800468a <TIM_Base_SetConfig+0x9a>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	4a2c      	ldr	r2, [pc, #176]	; (8004708 <TIM_Base_SetConfig+0x118>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d017      	beq.n	800468a <TIM_Base_SetConfig+0x9a>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	4a2b      	ldr	r2, [pc, #172]	; (800470c <TIM_Base_SetConfig+0x11c>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d013      	beq.n	800468a <TIM_Base_SetConfig+0x9a>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	4a2a      	ldr	r2, [pc, #168]	; (8004710 <TIM_Base_SetConfig+0x120>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d00f      	beq.n	800468a <TIM_Base_SetConfig+0x9a>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	4a29      	ldr	r2, [pc, #164]	; (8004714 <TIM_Base_SetConfig+0x124>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d00b      	beq.n	800468a <TIM_Base_SetConfig+0x9a>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	4a28      	ldr	r2, [pc, #160]	; (8004718 <TIM_Base_SetConfig+0x128>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d007      	beq.n	800468a <TIM_Base_SetConfig+0x9a>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	4a27      	ldr	r2, [pc, #156]	; (800471c <TIM_Base_SetConfig+0x12c>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d003      	beq.n	800468a <TIM_Base_SetConfig+0x9a>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	4a26      	ldr	r2, [pc, #152]	; (8004720 <TIM_Base_SetConfig+0x130>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d108      	bne.n	800469c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004690:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	68db      	ldr	r3, [r3, #12]
 8004696:	68fa      	ldr	r2, [r7, #12]
 8004698:	4313      	orrs	r3, r2
 800469a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	695b      	ldr	r3, [r3, #20]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	68fa      	ldr	r2, [r7, #12]
 80046ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	689a      	ldr	r2, [r3, #8]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	4a10      	ldr	r2, [pc, #64]	; (8004704 <TIM_Base_SetConfig+0x114>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d00f      	beq.n	80046e8 <TIM_Base_SetConfig+0xf8>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	4a12      	ldr	r2, [pc, #72]	; (8004714 <TIM_Base_SetConfig+0x124>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d00b      	beq.n	80046e8 <TIM_Base_SetConfig+0xf8>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	4a11      	ldr	r2, [pc, #68]	; (8004718 <TIM_Base_SetConfig+0x128>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d007      	beq.n	80046e8 <TIM_Base_SetConfig+0xf8>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	4a10      	ldr	r2, [pc, #64]	; (800471c <TIM_Base_SetConfig+0x12c>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d003      	beq.n	80046e8 <TIM_Base_SetConfig+0xf8>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	4a0f      	ldr	r2, [pc, #60]	; (8004720 <TIM_Base_SetConfig+0x130>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d103      	bne.n	80046f0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	691a      	ldr	r2, [r3, #16]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	615a      	str	r2, [r3, #20]
}
 80046f6:	bf00      	nop
 80046f8:	3714      	adds	r7, #20
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	40012c00 	.word	0x40012c00
 8004708:	40000400 	.word	0x40000400
 800470c:	40000800 	.word	0x40000800
 8004710:	40000c00 	.word	0x40000c00
 8004714:	40013400 	.word	0x40013400
 8004718:	40014000 	.word	0x40014000
 800471c:	40014400 	.word	0x40014400
 8004720:	40014800 	.word	0x40014800

08004724 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004724:	b480      	push	{r7}
 8004726:	b087      	sub	sp, #28
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6a1b      	ldr	r3, [r3, #32]
 8004732:	f023 0201 	bic.w	r2, r3, #1
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6a1b      	ldr	r3, [r3, #32]
 800473e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	699b      	ldr	r3, [r3, #24]
 800474a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004752:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004756:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f023 0303 	bic.w	r3, r3, #3
 800475e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68fa      	ldr	r2, [r7, #12]
 8004766:	4313      	orrs	r3, r2
 8004768:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	f023 0302 	bic.w	r3, r3, #2
 8004770:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	697a      	ldr	r2, [r7, #20]
 8004778:	4313      	orrs	r3, r2
 800477a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	4a2c      	ldr	r2, [pc, #176]	; (8004830 <TIM_OC1_SetConfig+0x10c>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d00f      	beq.n	80047a4 <TIM_OC1_SetConfig+0x80>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	4a2b      	ldr	r2, [pc, #172]	; (8004834 <TIM_OC1_SetConfig+0x110>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d00b      	beq.n	80047a4 <TIM_OC1_SetConfig+0x80>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	4a2a      	ldr	r2, [pc, #168]	; (8004838 <TIM_OC1_SetConfig+0x114>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d007      	beq.n	80047a4 <TIM_OC1_SetConfig+0x80>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	4a29      	ldr	r2, [pc, #164]	; (800483c <TIM_OC1_SetConfig+0x118>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d003      	beq.n	80047a4 <TIM_OC1_SetConfig+0x80>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	4a28      	ldr	r2, [pc, #160]	; (8004840 <TIM_OC1_SetConfig+0x11c>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d10c      	bne.n	80047be <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	f023 0308 	bic.w	r3, r3, #8
 80047aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	68db      	ldr	r3, [r3, #12]
 80047b0:	697a      	ldr	r2, [r7, #20]
 80047b2:	4313      	orrs	r3, r2
 80047b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	f023 0304 	bic.w	r3, r3, #4
 80047bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	4a1b      	ldr	r2, [pc, #108]	; (8004830 <TIM_OC1_SetConfig+0x10c>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d00f      	beq.n	80047e6 <TIM_OC1_SetConfig+0xc2>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	4a1a      	ldr	r2, [pc, #104]	; (8004834 <TIM_OC1_SetConfig+0x110>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d00b      	beq.n	80047e6 <TIM_OC1_SetConfig+0xc2>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	4a19      	ldr	r2, [pc, #100]	; (8004838 <TIM_OC1_SetConfig+0x114>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d007      	beq.n	80047e6 <TIM_OC1_SetConfig+0xc2>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	4a18      	ldr	r2, [pc, #96]	; (800483c <TIM_OC1_SetConfig+0x118>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d003      	beq.n	80047e6 <TIM_OC1_SetConfig+0xc2>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	4a17      	ldr	r2, [pc, #92]	; (8004840 <TIM_OC1_SetConfig+0x11c>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d111      	bne.n	800480a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80047ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80047f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	695b      	ldr	r3, [r3, #20]
 80047fa:	693a      	ldr	r2, [r7, #16]
 80047fc:	4313      	orrs	r3, r2
 80047fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	699b      	ldr	r3, [r3, #24]
 8004804:	693a      	ldr	r2, [r7, #16]
 8004806:	4313      	orrs	r3, r2
 8004808:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	693a      	ldr	r2, [r7, #16]
 800480e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	68fa      	ldr	r2, [r7, #12]
 8004814:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	685a      	ldr	r2, [r3, #4]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	697a      	ldr	r2, [r7, #20]
 8004822:	621a      	str	r2, [r3, #32]
}
 8004824:	bf00      	nop
 8004826:	371c      	adds	r7, #28
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr
 8004830:	40012c00 	.word	0x40012c00
 8004834:	40013400 	.word	0x40013400
 8004838:	40014000 	.word	0x40014000
 800483c:	40014400 	.word	0x40014400
 8004840:	40014800 	.word	0x40014800

08004844 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004844:	b480      	push	{r7}
 8004846:	b087      	sub	sp, #28
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
 800484c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6a1b      	ldr	r3, [r3, #32]
 8004852:	f023 0210 	bic.w	r2, r3, #16
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6a1b      	ldr	r3, [r3, #32]
 800485e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	699b      	ldr	r3, [r3, #24]
 800486a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004872:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004876:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800487e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	021b      	lsls	r3, r3, #8
 8004886:	68fa      	ldr	r2, [r7, #12]
 8004888:	4313      	orrs	r3, r2
 800488a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	f023 0320 	bic.w	r3, r3, #32
 8004892:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	011b      	lsls	r3, r3, #4
 800489a:	697a      	ldr	r2, [r7, #20]
 800489c:	4313      	orrs	r3, r2
 800489e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	4a28      	ldr	r2, [pc, #160]	; (8004944 <TIM_OC2_SetConfig+0x100>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d003      	beq.n	80048b0 <TIM_OC2_SetConfig+0x6c>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	4a27      	ldr	r2, [pc, #156]	; (8004948 <TIM_OC2_SetConfig+0x104>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d10d      	bne.n	80048cc <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80048b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	011b      	lsls	r3, r3, #4
 80048be:	697a      	ldr	r2, [r7, #20]
 80048c0:	4313      	orrs	r3, r2
 80048c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048ca:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	4a1d      	ldr	r2, [pc, #116]	; (8004944 <TIM_OC2_SetConfig+0x100>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d00f      	beq.n	80048f4 <TIM_OC2_SetConfig+0xb0>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	4a1c      	ldr	r2, [pc, #112]	; (8004948 <TIM_OC2_SetConfig+0x104>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d00b      	beq.n	80048f4 <TIM_OC2_SetConfig+0xb0>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	4a1b      	ldr	r2, [pc, #108]	; (800494c <TIM_OC2_SetConfig+0x108>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d007      	beq.n	80048f4 <TIM_OC2_SetConfig+0xb0>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	4a1a      	ldr	r2, [pc, #104]	; (8004950 <TIM_OC2_SetConfig+0x10c>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d003      	beq.n	80048f4 <TIM_OC2_SetConfig+0xb0>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	4a19      	ldr	r2, [pc, #100]	; (8004954 <TIM_OC2_SetConfig+0x110>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d113      	bne.n	800491c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80048fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004902:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	695b      	ldr	r3, [r3, #20]
 8004908:	009b      	lsls	r3, r3, #2
 800490a:	693a      	ldr	r2, [r7, #16]
 800490c:	4313      	orrs	r3, r2
 800490e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	699b      	ldr	r3, [r3, #24]
 8004914:	009b      	lsls	r3, r3, #2
 8004916:	693a      	ldr	r2, [r7, #16]
 8004918:	4313      	orrs	r3, r2
 800491a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	693a      	ldr	r2, [r7, #16]
 8004920:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	68fa      	ldr	r2, [r7, #12]
 8004926:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	685a      	ldr	r2, [r3, #4]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	697a      	ldr	r2, [r7, #20]
 8004934:	621a      	str	r2, [r3, #32]
}
 8004936:	bf00      	nop
 8004938:	371c      	adds	r7, #28
 800493a:	46bd      	mov	sp, r7
 800493c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004940:	4770      	bx	lr
 8004942:	bf00      	nop
 8004944:	40012c00 	.word	0x40012c00
 8004948:	40013400 	.word	0x40013400
 800494c:	40014000 	.word	0x40014000
 8004950:	40014400 	.word	0x40014400
 8004954:	40014800 	.word	0x40014800

08004958 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004958:	b480      	push	{r7}
 800495a:	b087      	sub	sp, #28
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
 8004960:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6a1b      	ldr	r3, [r3, #32]
 8004966:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6a1b      	ldr	r3, [r3, #32]
 8004972:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	69db      	ldr	r3, [r3, #28]
 800497e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004986:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800498a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	f023 0303 	bic.w	r3, r3, #3
 8004992:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	68fa      	ldr	r2, [r7, #12]
 800499a:	4313      	orrs	r3, r2
 800499c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80049a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	021b      	lsls	r3, r3, #8
 80049ac:	697a      	ldr	r2, [r7, #20]
 80049ae:	4313      	orrs	r3, r2
 80049b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	4a27      	ldr	r2, [pc, #156]	; (8004a54 <TIM_OC3_SetConfig+0xfc>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d003      	beq.n	80049c2 <TIM_OC3_SetConfig+0x6a>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	4a26      	ldr	r2, [pc, #152]	; (8004a58 <TIM_OC3_SetConfig+0x100>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d10d      	bne.n	80049de <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80049c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	021b      	lsls	r3, r3, #8
 80049d0:	697a      	ldr	r2, [r7, #20]
 80049d2:	4313      	orrs	r3, r2
 80049d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80049dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a1c      	ldr	r2, [pc, #112]	; (8004a54 <TIM_OC3_SetConfig+0xfc>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d00f      	beq.n	8004a06 <TIM_OC3_SetConfig+0xae>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	4a1b      	ldr	r2, [pc, #108]	; (8004a58 <TIM_OC3_SetConfig+0x100>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d00b      	beq.n	8004a06 <TIM_OC3_SetConfig+0xae>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	4a1a      	ldr	r2, [pc, #104]	; (8004a5c <TIM_OC3_SetConfig+0x104>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d007      	beq.n	8004a06 <TIM_OC3_SetConfig+0xae>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	4a19      	ldr	r2, [pc, #100]	; (8004a60 <TIM_OC3_SetConfig+0x108>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d003      	beq.n	8004a06 <TIM_OC3_SetConfig+0xae>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	4a18      	ldr	r2, [pc, #96]	; (8004a64 <TIM_OC3_SetConfig+0x10c>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d113      	bne.n	8004a2e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004a0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	695b      	ldr	r3, [r3, #20]
 8004a1a:	011b      	lsls	r3, r3, #4
 8004a1c:	693a      	ldr	r2, [r7, #16]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	699b      	ldr	r3, [r3, #24]
 8004a26:	011b      	lsls	r3, r3, #4
 8004a28:	693a      	ldr	r2, [r7, #16]
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	693a      	ldr	r2, [r7, #16]
 8004a32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	68fa      	ldr	r2, [r7, #12]
 8004a38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	685a      	ldr	r2, [r3, #4]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	697a      	ldr	r2, [r7, #20]
 8004a46:	621a      	str	r2, [r3, #32]
}
 8004a48:	bf00      	nop
 8004a4a:	371c      	adds	r7, #28
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a52:	4770      	bx	lr
 8004a54:	40012c00 	.word	0x40012c00
 8004a58:	40013400 	.word	0x40013400
 8004a5c:	40014000 	.word	0x40014000
 8004a60:	40014400 	.word	0x40014400
 8004a64:	40014800 	.word	0x40014800

08004a68 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b087      	sub	sp, #28
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
 8004a70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6a1b      	ldr	r3, [r3, #32]
 8004a76:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6a1b      	ldr	r3, [r3, #32]
 8004a82:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	69db      	ldr	r3, [r3, #28]
 8004a8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004aa2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	021b      	lsls	r3, r3, #8
 8004aaa:	68fa      	ldr	r2, [r7, #12]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004ab6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	031b      	lsls	r3, r3, #12
 8004abe:	693a      	ldr	r2, [r7, #16]
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	4a18      	ldr	r2, [pc, #96]	; (8004b28 <TIM_OC4_SetConfig+0xc0>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d00f      	beq.n	8004aec <TIM_OC4_SetConfig+0x84>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	4a17      	ldr	r2, [pc, #92]	; (8004b2c <TIM_OC4_SetConfig+0xc4>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d00b      	beq.n	8004aec <TIM_OC4_SetConfig+0x84>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	4a16      	ldr	r2, [pc, #88]	; (8004b30 <TIM_OC4_SetConfig+0xc8>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d007      	beq.n	8004aec <TIM_OC4_SetConfig+0x84>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	4a15      	ldr	r2, [pc, #84]	; (8004b34 <TIM_OC4_SetConfig+0xcc>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d003      	beq.n	8004aec <TIM_OC4_SetConfig+0x84>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	4a14      	ldr	r2, [pc, #80]	; (8004b38 <TIM_OC4_SetConfig+0xd0>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d109      	bne.n	8004b00 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004af2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	695b      	ldr	r3, [r3, #20]
 8004af8:	019b      	lsls	r3, r3, #6
 8004afa:	697a      	ldr	r2, [r7, #20]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	697a      	ldr	r2, [r7, #20]
 8004b04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	68fa      	ldr	r2, [r7, #12]
 8004b0a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	685a      	ldr	r2, [r3, #4]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	693a      	ldr	r2, [r7, #16]
 8004b18:	621a      	str	r2, [r3, #32]
}
 8004b1a:	bf00      	nop
 8004b1c:	371c      	adds	r7, #28
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b24:	4770      	bx	lr
 8004b26:	bf00      	nop
 8004b28:	40012c00 	.word	0x40012c00
 8004b2c:	40013400 	.word	0x40013400
 8004b30:	40014000 	.word	0x40014000
 8004b34:	40014400 	.word	0x40014400
 8004b38:	40014800 	.word	0x40014800

08004b3c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b087      	sub	sp, #28
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
 8004b44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6a1b      	ldr	r3, [r3, #32]
 8004b4a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6a1b      	ldr	r3, [r3, #32]
 8004b56:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	68fa      	ldr	r2, [r7, #12]
 8004b76:	4313      	orrs	r3, r2
 8004b78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004b80:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	041b      	lsls	r3, r3, #16
 8004b88:	693a      	ldr	r2, [r7, #16]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	4a17      	ldr	r2, [pc, #92]	; (8004bf0 <TIM_OC5_SetConfig+0xb4>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d00f      	beq.n	8004bb6 <TIM_OC5_SetConfig+0x7a>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	4a16      	ldr	r2, [pc, #88]	; (8004bf4 <TIM_OC5_SetConfig+0xb8>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d00b      	beq.n	8004bb6 <TIM_OC5_SetConfig+0x7a>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	4a15      	ldr	r2, [pc, #84]	; (8004bf8 <TIM_OC5_SetConfig+0xbc>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d007      	beq.n	8004bb6 <TIM_OC5_SetConfig+0x7a>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	4a14      	ldr	r2, [pc, #80]	; (8004bfc <TIM_OC5_SetConfig+0xc0>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d003      	beq.n	8004bb6 <TIM_OC5_SetConfig+0x7a>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	4a13      	ldr	r2, [pc, #76]	; (8004c00 <TIM_OC5_SetConfig+0xc4>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d109      	bne.n	8004bca <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bbc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	695b      	ldr	r3, [r3, #20]
 8004bc2:	021b      	lsls	r3, r3, #8
 8004bc4:	697a      	ldr	r2, [r7, #20]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	697a      	ldr	r2, [r7, #20]
 8004bce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	68fa      	ldr	r2, [r7, #12]
 8004bd4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	685a      	ldr	r2, [r3, #4]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	693a      	ldr	r2, [r7, #16]
 8004be2:	621a      	str	r2, [r3, #32]
}
 8004be4:	bf00      	nop
 8004be6:	371c      	adds	r7, #28
 8004be8:	46bd      	mov	sp, r7
 8004bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bee:	4770      	bx	lr
 8004bf0:	40012c00 	.word	0x40012c00
 8004bf4:	40013400 	.word	0x40013400
 8004bf8:	40014000 	.word	0x40014000
 8004bfc:	40014400 	.word	0x40014400
 8004c00:	40014800 	.word	0x40014800

08004c04 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004c04:	b480      	push	{r7}
 8004c06:	b087      	sub	sp, #28
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
 8004c0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6a1b      	ldr	r3, [r3, #32]
 8004c12:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6a1b      	ldr	r3, [r3, #32]
 8004c1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004c32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	021b      	lsls	r3, r3, #8
 8004c3e:	68fa      	ldr	r2, [r7, #12]
 8004c40:	4313      	orrs	r3, r2
 8004c42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004c4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	051b      	lsls	r3, r3, #20
 8004c52:	693a      	ldr	r2, [r7, #16]
 8004c54:	4313      	orrs	r3, r2
 8004c56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	4a18      	ldr	r2, [pc, #96]	; (8004cbc <TIM_OC6_SetConfig+0xb8>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d00f      	beq.n	8004c80 <TIM_OC6_SetConfig+0x7c>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	4a17      	ldr	r2, [pc, #92]	; (8004cc0 <TIM_OC6_SetConfig+0xbc>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d00b      	beq.n	8004c80 <TIM_OC6_SetConfig+0x7c>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	4a16      	ldr	r2, [pc, #88]	; (8004cc4 <TIM_OC6_SetConfig+0xc0>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d007      	beq.n	8004c80 <TIM_OC6_SetConfig+0x7c>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	4a15      	ldr	r2, [pc, #84]	; (8004cc8 <TIM_OC6_SetConfig+0xc4>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d003      	beq.n	8004c80 <TIM_OC6_SetConfig+0x7c>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	4a14      	ldr	r2, [pc, #80]	; (8004ccc <TIM_OC6_SetConfig+0xc8>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d109      	bne.n	8004c94 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c86:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	695b      	ldr	r3, [r3, #20]
 8004c8c:	029b      	lsls	r3, r3, #10
 8004c8e:	697a      	ldr	r2, [r7, #20]
 8004c90:	4313      	orrs	r3, r2
 8004c92:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	697a      	ldr	r2, [r7, #20]
 8004c98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	68fa      	ldr	r2, [r7, #12]
 8004c9e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	685a      	ldr	r2, [r3, #4]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	693a      	ldr	r2, [r7, #16]
 8004cac:	621a      	str	r2, [r3, #32]
}
 8004cae:	bf00      	nop
 8004cb0:	371c      	adds	r7, #28
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb8:	4770      	bx	lr
 8004cba:	bf00      	nop
 8004cbc:	40012c00 	.word	0x40012c00
 8004cc0:	40013400 	.word	0x40013400
 8004cc4:	40014000 	.word	0x40014000
 8004cc8:	40014400 	.word	0x40014400
 8004ccc:	40014800 	.word	0x40014800

08004cd0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b087      	sub	sp, #28
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	60f8      	str	r0, [r7, #12]
 8004cd8:	60b9      	str	r1, [r7, #8]
 8004cda:	607a      	str	r2, [r7, #4]
 8004cdc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	6a1b      	ldr	r3, [r3, #32]
 8004ce2:	f023 0201 	bic.w	r2, r3, #1
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	699b      	ldr	r3, [r3, #24]
 8004cee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	6a1b      	ldr	r3, [r3, #32]
 8004cf4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	4a26      	ldr	r2, [pc, #152]	; (8004d94 <TIM_TI1_SetConfig+0xc4>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d017      	beq.n	8004d2e <TIM_TI1_SetConfig+0x5e>
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d04:	d013      	beq.n	8004d2e <TIM_TI1_SetConfig+0x5e>
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	4a23      	ldr	r2, [pc, #140]	; (8004d98 <TIM_TI1_SetConfig+0xc8>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d00f      	beq.n	8004d2e <TIM_TI1_SetConfig+0x5e>
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	4a22      	ldr	r2, [pc, #136]	; (8004d9c <TIM_TI1_SetConfig+0xcc>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d00b      	beq.n	8004d2e <TIM_TI1_SetConfig+0x5e>
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	4a21      	ldr	r2, [pc, #132]	; (8004da0 <TIM_TI1_SetConfig+0xd0>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d007      	beq.n	8004d2e <TIM_TI1_SetConfig+0x5e>
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	4a20      	ldr	r2, [pc, #128]	; (8004da4 <TIM_TI1_SetConfig+0xd4>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d003      	beq.n	8004d2e <TIM_TI1_SetConfig+0x5e>
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	4a1f      	ldr	r2, [pc, #124]	; (8004da8 <TIM_TI1_SetConfig+0xd8>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d101      	bne.n	8004d32 <TIM_TI1_SetConfig+0x62>
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e000      	b.n	8004d34 <TIM_TI1_SetConfig+0x64>
 8004d32:	2300      	movs	r3, #0
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d008      	beq.n	8004d4a <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	f023 0303 	bic.w	r3, r3, #3
 8004d3e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004d40:	697a      	ldr	r2, [r7, #20]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	4313      	orrs	r3, r2
 8004d46:	617b      	str	r3, [r7, #20]
 8004d48:	e003      	b.n	8004d52 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	f043 0301 	orr.w	r3, r3, #1
 8004d50:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d58:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	011b      	lsls	r3, r3, #4
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	697a      	ldr	r2, [r7, #20]
 8004d62:	4313      	orrs	r3, r2
 8004d64:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	f023 030a 	bic.w	r3, r3, #10
 8004d6c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	f003 030a 	and.w	r3, r3, #10
 8004d74:	693a      	ldr	r2, [r7, #16]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	697a      	ldr	r2, [r7, #20]
 8004d7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	693a      	ldr	r2, [r7, #16]
 8004d84:	621a      	str	r2, [r3, #32]
}
 8004d86:	bf00      	nop
 8004d88:	371c      	adds	r7, #28
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d90:	4770      	bx	lr
 8004d92:	bf00      	nop
 8004d94:	40012c00 	.word	0x40012c00
 8004d98:	40000400 	.word	0x40000400
 8004d9c:	40000800 	.word	0x40000800
 8004da0:	40000c00 	.word	0x40000c00
 8004da4:	40013400 	.word	0x40013400
 8004da8:	40014000 	.word	0x40014000

08004dac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b087      	sub	sp, #28
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	60f8      	str	r0, [r7, #12]
 8004db4:	60b9      	str	r1, [r7, #8]
 8004db6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6a1b      	ldr	r3, [r3, #32]
 8004dbc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	6a1b      	ldr	r3, [r3, #32]
 8004dc2:	f023 0201 	bic.w	r2, r3, #1
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	699b      	ldr	r3, [r3, #24]
 8004dce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004dd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	011b      	lsls	r3, r3, #4
 8004ddc:	693a      	ldr	r2, [r7, #16]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	f023 030a 	bic.w	r3, r3, #10
 8004de8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004dea:	697a      	ldr	r2, [r7, #20]
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	4313      	orrs	r3, r2
 8004df0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	693a      	ldr	r2, [r7, #16]
 8004df6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	697a      	ldr	r2, [r7, #20]
 8004dfc:	621a      	str	r2, [r3, #32]
}
 8004dfe:	bf00      	nop
 8004e00:	371c      	adds	r7, #28
 8004e02:	46bd      	mov	sp, r7
 8004e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e08:	4770      	bx	lr

08004e0a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004e0a:	b480      	push	{r7}
 8004e0c:	b087      	sub	sp, #28
 8004e0e:	af00      	add	r7, sp, #0
 8004e10:	60f8      	str	r0, [r7, #12]
 8004e12:	60b9      	str	r1, [r7, #8]
 8004e14:	607a      	str	r2, [r7, #4]
 8004e16:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6a1b      	ldr	r3, [r3, #32]
 8004e1c:	f023 0210 	bic.w	r2, r3, #16
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	699b      	ldr	r3, [r3, #24]
 8004e28:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	6a1b      	ldr	r3, [r3, #32]
 8004e2e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e36:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	021b      	lsls	r3, r3, #8
 8004e3c:	697a      	ldr	r2, [r7, #20]
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e48:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	031b      	lsls	r3, r3, #12
 8004e4e:	b29b      	uxth	r3, r3
 8004e50:	697a      	ldr	r2, [r7, #20]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e5c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	011b      	lsls	r3, r3, #4
 8004e62:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004e66:	693a      	ldr	r2, [r7, #16]
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	697a      	ldr	r2, [r7, #20]
 8004e70:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	693a      	ldr	r2, [r7, #16]
 8004e76:	621a      	str	r2, [r3, #32]
}
 8004e78:	bf00      	nop
 8004e7a:	371c      	adds	r7, #28
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr

08004e84 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b087      	sub	sp, #28
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	60f8      	str	r0, [r7, #12]
 8004e8c:	60b9      	str	r1, [r7, #8]
 8004e8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6a1b      	ldr	r3, [r3, #32]
 8004e94:	f023 0210 	bic.w	r2, r3, #16
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	699b      	ldr	r3, [r3, #24]
 8004ea0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	6a1b      	ldr	r3, [r3, #32]
 8004ea6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004eae:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	031b      	lsls	r3, r3, #12
 8004eb4:	697a      	ldr	r2, [r7, #20]
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004ec0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	011b      	lsls	r3, r3, #4
 8004ec6:	693a      	ldr	r2, [r7, #16]
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	697a      	ldr	r2, [r7, #20]
 8004ed0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	693a      	ldr	r2, [r7, #16]
 8004ed6:	621a      	str	r2, [r3, #32]
}
 8004ed8:	bf00      	nop
 8004eda:	371c      	adds	r7, #28
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b087      	sub	sp, #28
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	60f8      	str	r0, [r7, #12]
 8004eec:	60b9      	str	r1, [r7, #8]
 8004eee:	607a      	str	r2, [r7, #4]
 8004ef0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	6a1b      	ldr	r3, [r3, #32]
 8004ef6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	69db      	ldr	r3, [r3, #28]
 8004f02:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	6a1b      	ldr	r3, [r3, #32]
 8004f08:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	f023 0303 	bic.w	r3, r3, #3
 8004f10:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004f12:	697a      	ldr	r2, [r7, #20]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f20:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	011b      	lsls	r3, r3, #4
 8004f26:	b2db      	uxtb	r3, r3
 8004f28:	697a      	ldr	r2, [r7, #20]
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8004f34:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	021b      	lsls	r3, r3, #8
 8004f3a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8004f3e:	693a      	ldr	r2, [r7, #16]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	697a      	ldr	r2, [r7, #20]
 8004f48:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	693a      	ldr	r2, [r7, #16]
 8004f4e:	621a      	str	r2, [r3, #32]
}
 8004f50:	bf00      	nop
 8004f52:	371c      	adds	r7, #28
 8004f54:	46bd      	mov	sp, r7
 8004f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5a:	4770      	bx	lr

08004f5c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b087      	sub	sp, #28
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	60f8      	str	r0, [r7, #12]
 8004f64:	60b9      	str	r1, [r7, #8]
 8004f66:	607a      	str	r2, [r7, #4]
 8004f68:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6a1b      	ldr	r3, [r3, #32]
 8004f6e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	69db      	ldr	r3, [r3, #28]
 8004f7a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	6a1b      	ldr	r3, [r3, #32]
 8004f80:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f88:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	021b      	lsls	r3, r3, #8
 8004f8e:	697a      	ldr	r2, [r7, #20]
 8004f90:	4313      	orrs	r3, r2
 8004f92:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f9a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	031b      	lsls	r3, r3, #12
 8004fa0:	b29b      	uxth	r3, r3
 8004fa2:	697a      	ldr	r2, [r7, #20]
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004fa8:	693b      	ldr	r3, [r7, #16]
 8004faa:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8004fae:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	031b      	lsls	r3, r3, #12
 8004fb4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8004fb8:	693a      	ldr	r2, [r7, #16]
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	697a      	ldr	r2, [r7, #20]
 8004fc2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	693a      	ldr	r2, [r7, #16]
 8004fc8:	621a      	str	r2, [r3, #32]
}
 8004fca:	bf00      	nop
 8004fcc:	371c      	adds	r7, #28
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd4:	4770      	bx	lr

08004fd6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004fd6:	b480      	push	{r7}
 8004fd8:	b085      	sub	sp, #20
 8004fda:	af00      	add	r7, sp, #0
 8004fdc:	6078      	str	r0, [r7, #4]
 8004fde:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fee:	683a      	ldr	r2, [r7, #0]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	f043 0307 	orr.w	r3, r3, #7
 8004ff8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	68fa      	ldr	r2, [r7, #12]
 8004ffe:	609a      	str	r2, [r3, #8]
}
 8005000:	bf00      	nop
 8005002:	3714      	adds	r7, #20
 8005004:	46bd      	mov	sp, r7
 8005006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500a:	4770      	bx	lr

0800500c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800500c:	b480      	push	{r7}
 800500e:	b087      	sub	sp, #28
 8005010:	af00      	add	r7, sp, #0
 8005012:	60f8      	str	r0, [r7, #12]
 8005014:	60b9      	str	r1, [r7, #8]
 8005016:	607a      	str	r2, [r7, #4]
 8005018:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005026:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	021a      	lsls	r2, r3, #8
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	431a      	orrs	r2, r3
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	4313      	orrs	r3, r2
 8005034:	697a      	ldr	r2, [r7, #20]
 8005036:	4313      	orrs	r3, r2
 8005038:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	697a      	ldr	r2, [r7, #20]
 800503e:	609a      	str	r2, [r3, #8]
}
 8005040:	bf00      	nop
 8005042:	371c      	adds	r7, #28
 8005044:	46bd      	mov	sp, r7
 8005046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504a:	4770      	bx	lr

0800504c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800504c:	b480      	push	{r7}
 800504e:	b087      	sub	sp, #28
 8005050:	af00      	add	r7, sp, #0
 8005052:	60f8      	str	r0, [r7, #12]
 8005054:	60b9      	str	r1, [r7, #8]
 8005056:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	f003 031f 	and.w	r3, r3, #31
 800505e:	2201      	movs	r2, #1
 8005060:	fa02 f303 	lsl.w	r3, r2, r3
 8005064:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	6a1a      	ldr	r2, [r3, #32]
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	43db      	mvns	r3, r3
 800506e:	401a      	ands	r2, r3
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	6a1a      	ldr	r2, [r3, #32]
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	f003 031f 	and.w	r3, r3, #31
 800507e:	6879      	ldr	r1, [r7, #4]
 8005080:	fa01 f303 	lsl.w	r3, r1, r3
 8005084:	431a      	orrs	r2, r3
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	621a      	str	r2, [r3, #32]
}
 800508a:	bf00      	nop
 800508c:	371c      	adds	r7, #28
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr
	...

08005098 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005098:	b480      	push	{r7}
 800509a:	b085      	sub	sp, #20
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d101      	bne.n	80050b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80050ac:	2302      	movs	r3, #2
 80050ae:	e068      	b.n	8005182 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2202      	movs	r2, #2
 80050bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a2e      	ldr	r2, [pc, #184]	; (8005190 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d004      	beq.n	80050e4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a2d      	ldr	r2, [pc, #180]	; (8005194 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d108      	bne.n	80050f6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80050ea:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	68fa      	ldr	r2, [r7, #12]
 80050f2:	4313      	orrs	r3, r2
 80050f4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050fc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	68fa      	ldr	r2, [r7, #12]
 8005104:	4313      	orrs	r3, r2
 8005106:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	68fa      	ldr	r2, [r7, #12]
 800510e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a1e      	ldr	r2, [pc, #120]	; (8005190 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d01d      	beq.n	8005156 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005122:	d018      	beq.n	8005156 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4a1b      	ldr	r2, [pc, #108]	; (8005198 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d013      	beq.n	8005156 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a1a      	ldr	r2, [pc, #104]	; (800519c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d00e      	beq.n	8005156 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a18      	ldr	r2, [pc, #96]	; (80051a0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d009      	beq.n	8005156 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a13      	ldr	r2, [pc, #76]	; (8005194 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d004      	beq.n	8005156 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a14      	ldr	r2, [pc, #80]	; (80051a4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d10c      	bne.n	8005170 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800515c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	68ba      	ldr	r2, [r7, #8]
 8005164:	4313      	orrs	r3, r2
 8005166:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	68ba      	ldr	r2, [r7, #8]
 800516e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2201      	movs	r2, #1
 8005174:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2200      	movs	r2, #0
 800517c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005180:	2300      	movs	r3, #0
}
 8005182:	4618      	mov	r0, r3
 8005184:	3714      	adds	r7, #20
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop
 8005190:	40012c00 	.word	0x40012c00
 8005194:	40013400 	.word	0x40013400
 8005198:	40000400 	.word	0x40000400
 800519c:	40000800 	.word	0x40000800
 80051a0:	40000c00 	.word	0x40000c00
 80051a4:	40014000 	.word	0x40014000

080051a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b083      	sub	sp, #12
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051b0:	bf00      	nop
 80051b2:	370c      	adds	r7, #12
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051bc:	b480      	push	{r7}
 80051be:	b083      	sub	sp, #12
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051c4:	bf00      	nop
 80051c6:	370c      	adds	r7, #12
 80051c8:	46bd      	mov	sp, r7
 80051ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ce:	4770      	bx	lr

080051d0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b083      	sub	sp, #12
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80051d8:	bf00      	nop
 80051da:	370c      	adds	r7, #12
 80051dc:	46bd      	mov	sp, r7
 80051de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e2:	4770      	bx	lr

080051e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b082      	sub	sp, #8
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d101      	bne.n	80051f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051f2:	2301      	movs	r3, #1
 80051f4:	e040      	b.n	8005278 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d106      	bne.n	800520c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2200      	movs	r2, #0
 8005202:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f7fc fa36 	bl	8001678 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2224      	movs	r2, #36	; 0x24
 8005210:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f022 0201 	bic.w	r2, r2, #1
 8005220:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	f000 f8c0 	bl	80053a8 <UART_SetConfig>
 8005228:	4603      	mov	r3, r0
 800522a:	2b01      	cmp	r3, #1
 800522c:	d101      	bne.n	8005232 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800522e:	2301      	movs	r3, #1
 8005230:	e022      	b.n	8005278 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005236:	2b00      	cmp	r3, #0
 8005238:	d002      	beq.n	8005240 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800523a:	6878      	ldr	r0, [r7, #4]
 800523c:	f000 fb3e 	bl	80058bc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	685a      	ldr	r2, [r3, #4]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800524e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	689a      	ldr	r2, [r3, #8]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800525e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f042 0201 	orr.w	r2, r2, #1
 800526e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005270:	6878      	ldr	r0, [r7, #4]
 8005272:	f000 fbc5 	bl	8005a00 <UART_CheckIdleState>
 8005276:	4603      	mov	r3, r0
}
 8005278:	4618      	mov	r0, r3
 800527a:	3708      	adds	r7, #8
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}

08005280 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b08a      	sub	sp, #40	; 0x28
 8005284:	af02      	add	r7, sp, #8
 8005286:	60f8      	str	r0, [r7, #12]
 8005288:	60b9      	str	r1, [r7, #8]
 800528a:	603b      	str	r3, [r7, #0]
 800528c:	4613      	mov	r3, r2
 800528e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005294:	2b20      	cmp	r3, #32
 8005296:	f040 8082 	bne.w	800539e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d002      	beq.n	80052a6 <HAL_UART_Transmit+0x26>
 80052a0:	88fb      	ldrh	r3, [r7, #6]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d101      	bne.n	80052aa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e07a      	b.n	80053a0 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d101      	bne.n	80052b8 <HAL_UART_Transmit+0x38>
 80052b4:	2302      	movs	r3, #2
 80052b6:	e073      	b.n	80053a0 <HAL_UART_Transmit+0x120>
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2200      	movs	r2, #0
 80052c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2221      	movs	r2, #33	; 0x21
 80052cc:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052ce:	f7fc fbeb 	bl	8001aa8 <HAL_GetTick>
 80052d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	88fa      	ldrh	r2, [r7, #6]
 80052d8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	88fa      	ldrh	r2, [r7, #6]
 80052e0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052ec:	d108      	bne.n	8005300 <HAL_UART_Transmit+0x80>
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	691b      	ldr	r3, [r3, #16]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d104      	bne.n	8005300 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80052f6:	2300      	movs	r3, #0
 80052f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	61bb      	str	r3, [r7, #24]
 80052fe:	e003      	b.n	8005308 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005304:	2300      	movs	r3, #0
 8005306:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2200      	movs	r2, #0
 800530c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005310:	e02d      	b.n	800536e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	9300      	str	r3, [sp, #0]
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	2200      	movs	r2, #0
 800531a:	2180      	movs	r1, #128	; 0x80
 800531c:	68f8      	ldr	r0, [r7, #12]
 800531e:	f000 fbb8 	bl	8005a92 <UART_WaitOnFlagUntilTimeout>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d001      	beq.n	800532c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005328:	2303      	movs	r3, #3
 800532a:	e039      	b.n	80053a0 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800532c:	69fb      	ldr	r3, [r7, #28]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d10b      	bne.n	800534a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005332:	69bb      	ldr	r3, [r7, #24]
 8005334:	881a      	ldrh	r2, [r3, #0]
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800533e:	b292      	uxth	r2, r2
 8005340:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005342:	69bb      	ldr	r3, [r7, #24]
 8005344:	3302      	adds	r3, #2
 8005346:	61bb      	str	r3, [r7, #24]
 8005348:	e008      	b.n	800535c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800534a:	69fb      	ldr	r3, [r7, #28]
 800534c:	781a      	ldrb	r2, [r3, #0]
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	b292      	uxth	r2, r2
 8005354:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005356:	69fb      	ldr	r3, [r7, #28]
 8005358:	3301      	adds	r3, #1
 800535a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005362:	b29b      	uxth	r3, r3
 8005364:	3b01      	subs	r3, #1
 8005366:	b29a      	uxth	r2, r3
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005374:	b29b      	uxth	r3, r3
 8005376:	2b00      	cmp	r3, #0
 8005378:	d1cb      	bne.n	8005312 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	9300      	str	r3, [sp, #0]
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	2200      	movs	r2, #0
 8005382:	2140      	movs	r1, #64	; 0x40
 8005384:	68f8      	ldr	r0, [r7, #12]
 8005386:	f000 fb84 	bl	8005a92 <UART_WaitOnFlagUntilTimeout>
 800538a:	4603      	mov	r3, r0
 800538c:	2b00      	cmp	r3, #0
 800538e:	d001      	beq.n	8005394 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005390:	2303      	movs	r3, #3
 8005392:	e005      	b.n	80053a0 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2220      	movs	r2, #32
 8005398:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800539a:	2300      	movs	r3, #0
 800539c:	e000      	b.n	80053a0 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800539e:	2302      	movs	r3, #2
  }
}
 80053a0:	4618      	mov	r0, r3
 80053a2:	3720      	adds	r7, #32
 80053a4:	46bd      	mov	sp, r7
 80053a6:	bd80      	pop	{r7, pc}

080053a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80053a8:	b5b0      	push	{r4, r5, r7, lr}
 80053aa:	b088      	sub	sp, #32
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80053b0:	2300      	movs	r3, #0
 80053b2:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	689a      	ldr	r2, [r3, #8]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	691b      	ldr	r3, [r3, #16]
 80053bc:	431a      	orrs	r2, r3
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	695b      	ldr	r3, [r3, #20]
 80053c2:	431a      	orrs	r2, r3
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	69db      	ldr	r3, [r3, #28]
 80053c8:	4313      	orrs	r3, r2
 80053ca:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	681a      	ldr	r2, [r3, #0]
 80053d2:	4bad      	ldr	r3, [pc, #692]	; (8005688 <UART_SetConfig+0x2e0>)
 80053d4:	4013      	ands	r3, r2
 80053d6:	687a      	ldr	r2, [r7, #4]
 80053d8:	6812      	ldr	r2, [r2, #0]
 80053da:	69f9      	ldr	r1, [r7, #28]
 80053dc:	430b      	orrs	r3, r1
 80053de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	68da      	ldr	r2, [r3, #12]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	430a      	orrs	r2, r1
 80053f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	699b      	ldr	r3, [r3, #24]
 80053fa:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4aa2      	ldr	r2, [pc, #648]	; (800568c <UART_SetConfig+0x2e4>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d004      	beq.n	8005410 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6a1b      	ldr	r3, [r3, #32]
 800540a:	69fa      	ldr	r2, [r7, #28]
 800540c:	4313      	orrs	r3, r2
 800540e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	69fa      	ldr	r2, [r7, #28]
 8005420:	430a      	orrs	r2, r1
 8005422:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a99      	ldr	r2, [pc, #612]	; (8005690 <UART_SetConfig+0x2e8>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d121      	bne.n	8005472 <UART_SetConfig+0xca>
 800542e:	4b99      	ldr	r3, [pc, #612]	; (8005694 <UART_SetConfig+0x2ec>)
 8005430:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005434:	f003 0303 	and.w	r3, r3, #3
 8005438:	2b03      	cmp	r3, #3
 800543a:	d817      	bhi.n	800546c <UART_SetConfig+0xc4>
 800543c:	a201      	add	r2, pc, #4	; (adr r2, 8005444 <UART_SetConfig+0x9c>)
 800543e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005442:	bf00      	nop
 8005444:	08005455 	.word	0x08005455
 8005448:	08005461 	.word	0x08005461
 800544c:	0800545b 	.word	0x0800545b
 8005450:	08005467 	.word	0x08005467
 8005454:	2301      	movs	r3, #1
 8005456:	76fb      	strb	r3, [r7, #27]
 8005458:	e0e7      	b.n	800562a <UART_SetConfig+0x282>
 800545a:	2302      	movs	r3, #2
 800545c:	76fb      	strb	r3, [r7, #27]
 800545e:	e0e4      	b.n	800562a <UART_SetConfig+0x282>
 8005460:	2304      	movs	r3, #4
 8005462:	76fb      	strb	r3, [r7, #27]
 8005464:	e0e1      	b.n	800562a <UART_SetConfig+0x282>
 8005466:	2308      	movs	r3, #8
 8005468:	76fb      	strb	r3, [r7, #27]
 800546a:	e0de      	b.n	800562a <UART_SetConfig+0x282>
 800546c:	2310      	movs	r3, #16
 800546e:	76fb      	strb	r3, [r7, #27]
 8005470:	e0db      	b.n	800562a <UART_SetConfig+0x282>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a88      	ldr	r2, [pc, #544]	; (8005698 <UART_SetConfig+0x2f0>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d132      	bne.n	80054e2 <UART_SetConfig+0x13a>
 800547c:	4b85      	ldr	r3, [pc, #532]	; (8005694 <UART_SetConfig+0x2ec>)
 800547e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005482:	f003 030c 	and.w	r3, r3, #12
 8005486:	2b0c      	cmp	r3, #12
 8005488:	d828      	bhi.n	80054dc <UART_SetConfig+0x134>
 800548a:	a201      	add	r2, pc, #4	; (adr r2, 8005490 <UART_SetConfig+0xe8>)
 800548c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005490:	080054c5 	.word	0x080054c5
 8005494:	080054dd 	.word	0x080054dd
 8005498:	080054dd 	.word	0x080054dd
 800549c:	080054dd 	.word	0x080054dd
 80054a0:	080054d1 	.word	0x080054d1
 80054a4:	080054dd 	.word	0x080054dd
 80054a8:	080054dd 	.word	0x080054dd
 80054ac:	080054dd 	.word	0x080054dd
 80054b0:	080054cb 	.word	0x080054cb
 80054b4:	080054dd 	.word	0x080054dd
 80054b8:	080054dd 	.word	0x080054dd
 80054bc:	080054dd 	.word	0x080054dd
 80054c0:	080054d7 	.word	0x080054d7
 80054c4:	2300      	movs	r3, #0
 80054c6:	76fb      	strb	r3, [r7, #27]
 80054c8:	e0af      	b.n	800562a <UART_SetConfig+0x282>
 80054ca:	2302      	movs	r3, #2
 80054cc:	76fb      	strb	r3, [r7, #27]
 80054ce:	e0ac      	b.n	800562a <UART_SetConfig+0x282>
 80054d0:	2304      	movs	r3, #4
 80054d2:	76fb      	strb	r3, [r7, #27]
 80054d4:	e0a9      	b.n	800562a <UART_SetConfig+0x282>
 80054d6:	2308      	movs	r3, #8
 80054d8:	76fb      	strb	r3, [r7, #27]
 80054da:	e0a6      	b.n	800562a <UART_SetConfig+0x282>
 80054dc:	2310      	movs	r3, #16
 80054de:	76fb      	strb	r3, [r7, #27]
 80054e0:	e0a3      	b.n	800562a <UART_SetConfig+0x282>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a6d      	ldr	r2, [pc, #436]	; (800569c <UART_SetConfig+0x2f4>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d120      	bne.n	800552e <UART_SetConfig+0x186>
 80054ec:	4b69      	ldr	r3, [pc, #420]	; (8005694 <UART_SetConfig+0x2ec>)
 80054ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054f2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80054f6:	2b30      	cmp	r3, #48	; 0x30
 80054f8:	d013      	beq.n	8005522 <UART_SetConfig+0x17a>
 80054fa:	2b30      	cmp	r3, #48	; 0x30
 80054fc:	d814      	bhi.n	8005528 <UART_SetConfig+0x180>
 80054fe:	2b20      	cmp	r3, #32
 8005500:	d009      	beq.n	8005516 <UART_SetConfig+0x16e>
 8005502:	2b20      	cmp	r3, #32
 8005504:	d810      	bhi.n	8005528 <UART_SetConfig+0x180>
 8005506:	2b00      	cmp	r3, #0
 8005508:	d002      	beq.n	8005510 <UART_SetConfig+0x168>
 800550a:	2b10      	cmp	r3, #16
 800550c:	d006      	beq.n	800551c <UART_SetConfig+0x174>
 800550e:	e00b      	b.n	8005528 <UART_SetConfig+0x180>
 8005510:	2300      	movs	r3, #0
 8005512:	76fb      	strb	r3, [r7, #27]
 8005514:	e089      	b.n	800562a <UART_SetConfig+0x282>
 8005516:	2302      	movs	r3, #2
 8005518:	76fb      	strb	r3, [r7, #27]
 800551a:	e086      	b.n	800562a <UART_SetConfig+0x282>
 800551c:	2304      	movs	r3, #4
 800551e:	76fb      	strb	r3, [r7, #27]
 8005520:	e083      	b.n	800562a <UART_SetConfig+0x282>
 8005522:	2308      	movs	r3, #8
 8005524:	76fb      	strb	r3, [r7, #27]
 8005526:	e080      	b.n	800562a <UART_SetConfig+0x282>
 8005528:	2310      	movs	r3, #16
 800552a:	76fb      	strb	r3, [r7, #27]
 800552c:	e07d      	b.n	800562a <UART_SetConfig+0x282>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a5b      	ldr	r2, [pc, #364]	; (80056a0 <UART_SetConfig+0x2f8>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d120      	bne.n	800557a <UART_SetConfig+0x1d2>
 8005538:	4b56      	ldr	r3, [pc, #344]	; (8005694 <UART_SetConfig+0x2ec>)
 800553a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800553e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005542:	2bc0      	cmp	r3, #192	; 0xc0
 8005544:	d013      	beq.n	800556e <UART_SetConfig+0x1c6>
 8005546:	2bc0      	cmp	r3, #192	; 0xc0
 8005548:	d814      	bhi.n	8005574 <UART_SetConfig+0x1cc>
 800554a:	2b80      	cmp	r3, #128	; 0x80
 800554c:	d009      	beq.n	8005562 <UART_SetConfig+0x1ba>
 800554e:	2b80      	cmp	r3, #128	; 0x80
 8005550:	d810      	bhi.n	8005574 <UART_SetConfig+0x1cc>
 8005552:	2b00      	cmp	r3, #0
 8005554:	d002      	beq.n	800555c <UART_SetConfig+0x1b4>
 8005556:	2b40      	cmp	r3, #64	; 0x40
 8005558:	d006      	beq.n	8005568 <UART_SetConfig+0x1c0>
 800555a:	e00b      	b.n	8005574 <UART_SetConfig+0x1cc>
 800555c:	2300      	movs	r3, #0
 800555e:	76fb      	strb	r3, [r7, #27]
 8005560:	e063      	b.n	800562a <UART_SetConfig+0x282>
 8005562:	2302      	movs	r3, #2
 8005564:	76fb      	strb	r3, [r7, #27]
 8005566:	e060      	b.n	800562a <UART_SetConfig+0x282>
 8005568:	2304      	movs	r3, #4
 800556a:	76fb      	strb	r3, [r7, #27]
 800556c:	e05d      	b.n	800562a <UART_SetConfig+0x282>
 800556e:	2308      	movs	r3, #8
 8005570:	76fb      	strb	r3, [r7, #27]
 8005572:	e05a      	b.n	800562a <UART_SetConfig+0x282>
 8005574:	2310      	movs	r3, #16
 8005576:	76fb      	strb	r3, [r7, #27]
 8005578:	e057      	b.n	800562a <UART_SetConfig+0x282>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a49      	ldr	r2, [pc, #292]	; (80056a4 <UART_SetConfig+0x2fc>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d125      	bne.n	80055d0 <UART_SetConfig+0x228>
 8005584:	4b43      	ldr	r3, [pc, #268]	; (8005694 <UART_SetConfig+0x2ec>)
 8005586:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800558a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800558e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005592:	d017      	beq.n	80055c4 <UART_SetConfig+0x21c>
 8005594:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005598:	d817      	bhi.n	80055ca <UART_SetConfig+0x222>
 800559a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800559e:	d00b      	beq.n	80055b8 <UART_SetConfig+0x210>
 80055a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80055a4:	d811      	bhi.n	80055ca <UART_SetConfig+0x222>
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d003      	beq.n	80055b2 <UART_SetConfig+0x20a>
 80055aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055ae:	d006      	beq.n	80055be <UART_SetConfig+0x216>
 80055b0:	e00b      	b.n	80055ca <UART_SetConfig+0x222>
 80055b2:	2300      	movs	r3, #0
 80055b4:	76fb      	strb	r3, [r7, #27]
 80055b6:	e038      	b.n	800562a <UART_SetConfig+0x282>
 80055b8:	2302      	movs	r3, #2
 80055ba:	76fb      	strb	r3, [r7, #27]
 80055bc:	e035      	b.n	800562a <UART_SetConfig+0x282>
 80055be:	2304      	movs	r3, #4
 80055c0:	76fb      	strb	r3, [r7, #27]
 80055c2:	e032      	b.n	800562a <UART_SetConfig+0x282>
 80055c4:	2308      	movs	r3, #8
 80055c6:	76fb      	strb	r3, [r7, #27]
 80055c8:	e02f      	b.n	800562a <UART_SetConfig+0x282>
 80055ca:	2310      	movs	r3, #16
 80055cc:	76fb      	strb	r3, [r7, #27]
 80055ce:	e02c      	b.n	800562a <UART_SetConfig+0x282>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a2d      	ldr	r2, [pc, #180]	; (800568c <UART_SetConfig+0x2e4>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d125      	bne.n	8005626 <UART_SetConfig+0x27e>
 80055da:	4b2e      	ldr	r3, [pc, #184]	; (8005694 <UART_SetConfig+0x2ec>)
 80055dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055e0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80055e4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80055e8:	d017      	beq.n	800561a <UART_SetConfig+0x272>
 80055ea:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80055ee:	d817      	bhi.n	8005620 <UART_SetConfig+0x278>
 80055f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055f4:	d00b      	beq.n	800560e <UART_SetConfig+0x266>
 80055f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055fa:	d811      	bhi.n	8005620 <UART_SetConfig+0x278>
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d003      	beq.n	8005608 <UART_SetConfig+0x260>
 8005600:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005604:	d006      	beq.n	8005614 <UART_SetConfig+0x26c>
 8005606:	e00b      	b.n	8005620 <UART_SetConfig+0x278>
 8005608:	2300      	movs	r3, #0
 800560a:	76fb      	strb	r3, [r7, #27]
 800560c:	e00d      	b.n	800562a <UART_SetConfig+0x282>
 800560e:	2302      	movs	r3, #2
 8005610:	76fb      	strb	r3, [r7, #27]
 8005612:	e00a      	b.n	800562a <UART_SetConfig+0x282>
 8005614:	2304      	movs	r3, #4
 8005616:	76fb      	strb	r3, [r7, #27]
 8005618:	e007      	b.n	800562a <UART_SetConfig+0x282>
 800561a:	2308      	movs	r3, #8
 800561c:	76fb      	strb	r3, [r7, #27]
 800561e:	e004      	b.n	800562a <UART_SetConfig+0x282>
 8005620:	2310      	movs	r3, #16
 8005622:	76fb      	strb	r3, [r7, #27]
 8005624:	e001      	b.n	800562a <UART_SetConfig+0x282>
 8005626:	2310      	movs	r3, #16
 8005628:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a17      	ldr	r2, [pc, #92]	; (800568c <UART_SetConfig+0x2e4>)
 8005630:	4293      	cmp	r3, r2
 8005632:	f040 8087 	bne.w	8005744 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005636:	7efb      	ldrb	r3, [r7, #27]
 8005638:	2b08      	cmp	r3, #8
 800563a:	d837      	bhi.n	80056ac <UART_SetConfig+0x304>
 800563c:	a201      	add	r2, pc, #4	; (adr r2, 8005644 <UART_SetConfig+0x29c>)
 800563e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005642:	bf00      	nop
 8005644:	08005669 	.word	0x08005669
 8005648:	080056ad 	.word	0x080056ad
 800564c:	08005671 	.word	0x08005671
 8005650:	080056ad 	.word	0x080056ad
 8005654:	08005677 	.word	0x08005677
 8005658:	080056ad 	.word	0x080056ad
 800565c:	080056ad 	.word	0x080056ad
 8005660:	080056ad 	.word	0x080056ad
 8005664:	0800567f 	.word	0x0800567f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005668:	f7fd fa92 	bl	8002b90 <HAL_RCC_GetPCLK1Freq>
 800566c:	6178      	str	r0, [r7, #20]
        break;
 800566e:	e022      	b.n	80056b6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005670:	4b0d      	ldr	r3, [pc, #52]	; (80056a8 <UART_SetConfig+0x300>)
 8005672:	617b      	str	r3, [r7, #20]
        break;
 8005674:	e01f      	b.n	80056b6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005676:	f7fd f9f3 	bl	8002a60 <HAL_RCC_GetSysClockFreq>
 800567a:	6178      	str	r0, [r7, #20]
        break;
 800567c:	e01b      	b.n	80056b6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800567e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005682:	617b      	str	r3, [r7, #20]
        break;
 8005684:	e017      	b.n	80056b6 <UART_SetConfig+0x30e>
 8005686:	bf00      	nop
 8005688:	efff69f3 	.word	0xefff69f3
 800568c:	40008000 	.word	0x40008000
 8005690:	40013800 	.word	0x40013800
 8005694:	40021000 	.word	0x40021000
 8005698:	40004400 	.word	0x40004400
 800569c:	40004800 	.word	0x40004800
 80056a0:	40004c00 	.word	0x40004c00
 80056a4:	40005000 	.word	0x40005000
 80056a8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80056ac:	2300      	movs	r3, #0
 80056ae:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	76bb      	strb	r3, [r7, #26]
        break;
 80056b4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	f000 80f1 	beq.w	80058a0 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	685a      	ldr	r2, [r3, #4]
 80056c2:	4613      	mov	r3, r2
 80056c4:	005b      	lsls	r3, r3, #1
 80056c6:	4413      	add	r3, r2
 80056c8:	697a      	ldr	r2, [r7, #20]
 80056ca:	429a      	cmp	r2, r3
 80056cc:	d305      	bcc.n	80056da <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80056d4:	697a      	ldr	r2, [r7, #20]
 80056d6:	429a      	cmp	r2, r3
 80056d8:	d902      	bls.n	80056e0 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	76bb      	strb	r3, [r7, #26]
 80056de:	e0df      	b.n	80058a0 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	4618      	mov	r0, r3
 80056e4:	f04f 0100 	mov.w	r1, #0
 80056e8:	f04f 0200 	mov.w	r2, #0
 80056ec:	f04f 0300 	mov.w	r3, #0
 80056f0:	020b      	lsls	r3, r1, #8
 80056f2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80056f6:	0202      	lsls	r2, r0, #8
 80056f8:	6879      	ldr	r1, [r7, #4]
 80056fa:	6849      	ldr	r1, [r1, #4]
 80056fc:	0849      	lsrs	r1, r1, #1
 80056fe:	4608      	mov	r0, r1
 8005700:	f04f 0100 	mov.w	r1, #0
 8005704:	1814      	adds	r4, r2, r0
 8005706:	eb43 0501 	adc.w	r5, r3, r1
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	461a      	mov	r2, r3
 8005710:	f04f 0300 	mov.w	r3, #0
 8005714:	4620      	mov	r0, r4
 8005716:	4629      	mov	r1, r5
 8005718:	f7fb fa46 	bl	8000ba8 <__aeabi_uldivmod>
 800571c:	4602      	mov	r2, r0
 800571e:	460b      	mov	r3, r1
 8005720:	4613      	mov	r3, r2
 8005722:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800572a:	d308      	bcc.n	800573e <UART_SetConfig+0x396>
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005732:	d204      	bcs.n	800573e <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	693a      	ldr	r2, [r7, #16]
 800573a:	60da      	str	r2, [r3, #12]
 800573c:	e0b0      	b.n	80058a0 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	76bb      	strb	r3, [r7, #26]
 8005742:	e0ad      	b.n	80058a0 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	69db      	ldr	r3, [r3, #28]
 8005748:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800574c:	d15c      	bne.n	8005808 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800574e:	7efb      	ldrb	r3, [r7, #27]
 8005750:	2b08      	cmp	r3, #8
 8005752:	d828      	bhi.n	80057a6 <UART_SetConfig+0x3fe>
 8005754:	a201      	add	r2, pc, #4	; (adr r2, 800575c <UART_SetConfig+0x3b4>)
 8005756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800575a:	bf00      	nop
 800575c:	08005781 	.word	0x08005781
 8005760:	08005789 	.word	0x08005789
 8005764:	08005791 	.word	0x08005791
 8005768:	080057a7 	.word	0x080057a7
 800576c:	08005797 	.word	0x08005797
 8005770:	080057a7 	.word	0x080057a7
 8005774:	080057a7 	.word	0x080057a7
 8005778:	080057a7 	.word	0x080057a7
 800577c:	0800579f 	.word	0x0800579f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005780:	f7fd fa06 	bl	8002b90 <HAL_RCC_GetPCLK1Freq>
 8005784:	6178      	str	r0, [r7, #20]
        break;
 8005786:	e013      	b.n	80057b0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005788:	f7fd fa18 	bl	8002bbc <HAL_RCC_GetPCLK2Freq>
 800578c:	6178      	str	r0, [r7, #20]
        break;
 800578e:	e00f      	b.n	80057b0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005790:	4b49      	ldr	r3, [pc, #292]	; (80058b8 <UART_SetConfig+0x510>)
 8005792:	617b      	str	r3, [r7, #20]
        break;
 8005794:	e00c      	b.n	80057b0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005796:	f7fd f963 	bl	8002a60 <HAL_RCC_GetSysClockFreq>
 800579a:	6178      	str	r0, [r7, #20]
        break;
 800579c:	e008      	b.n	80057b0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800579e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80057a2:	617b      	str	r3, [r7, #20]
        break;
 80057a4:	e004      	b.n	80057b0 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80057a6:	2300      	movs	r3, #0
 80057a8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80057aa:	2301      	movs	r3, #1
 80057ac:	76bb      	strb	r3, [r7, #26]
        break;
 80057ae:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d074      	beq.n	80058a0 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	005a      	lsls	r2, r3, #1
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	085b      	lsrs	r3, r3, #1
 80057c0:	441a      	add	r2, r3
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80057ca:	b29b      	uxth	r3, r3
 80057cc:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	2b0f      	cmp	r3, #15
 80057d2:	d916      	bls.n	8005802 <UART_SetConfig+0x45a>
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057da:	d212      	bcs.n	8005802 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	b29b      	uxth	r3, r3
 80057e0:	f023 030f 	bic.w	r3, r3, #15
 80057e4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80057e6:	693b      	ldr	r3, [r7, #16]
 80057e8:	085b      	lsrs	r3, r3, #1
 80057ea:	b29b      	uxth	r3, r3
 80057ec:	f003 0307 	and.w	r3, r3, #7
 80057f0:	b29a      	uxth	r2, r3
 80057f2:	89fb      	ldrh	r3, [r7, #14]
 80057f4:	4313      	orrs	r3, r2
 80057f6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	89fa      	ldrh	r2, [r7, #14]
 80057fe:	60da      	str	r2, [r3, #12]
 8005800:	e04e      	b.n	80058a0 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8005802:	2301      	movs	r3, #1
 8005804:	76bb      	strb	r3, [r7, #26]
 8005806:	e04b      	b.n	80058a0 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005808:	7efb      	ldrb	r3, [r7, #27]
 800580a:	2b08      	cmp	r3, #8
 800580c:	d827      	bhi.n	800585e <UART_SetConfig+0x4b6>
 800580e:	a201      	add	r2, pc, #4	; (adr r2, 8005814 <UART_SetConfig+0x46c>)
 8005810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005814:	08005839 	.word	0x08005839
 8005818:	08005841 	.word	0x08005841
 800581c:	08005849 	.word	0x08005849
 8005820:	0800585f 	.word	0x0800585f
 8005824:	0800584f 	.word	0x0800584f
 8005828:	0800585f 	.word	0x0800585f
 800582c:	0800585f 	.word	0x0800585f
 8005830:	0800585f 	.word	0x0800585f
 8005834:	08005857 	.word	0x08005857
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005838:	f7fd f9aa 	bl	8002b90 <HAL_RCC_GetPCLK1Freq>
 800583c:	6178      	str	r0, [r7, #20]
        break;
 800583e:	e013      	b.n	8005868 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005840:	f7fd f9bc 	bl	8002bbc <HAL_RCC_GetPCLK2Freq>
 8005844:	6178      	str	r0, [r7, #20]
        break;
 8005846:	e00f      	b.n	8005868 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005848:	4b1b      	ldr	r3, [pc, #108]	; (80058b8 <UART_SetConfig+0x510>)
 800584a:	617b      	str	r3, [r7, #20]
        break;
 800584c:	e00c      	b.n	8005868 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800584e:	f7fd f907 	bl	8002a60 <HAL_RCC_GetSysClockFreq>
 8005852:	6178      	str	r0, [r7, #20]
        break;
 8005854:	e008      	b.n	8005868 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005856:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800585a:	617b      	str	r3, [r7, #20]
        break;
 800585c:	e004      	b.n	8005868 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800585e:	2300      	movs	r3, #0
 8005860:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005862:	2301      	movs	r3, #1
 8005864:	76bb      	strb	r3, [r7, #26]
        break;
 8005866:	bf00      	nop
    }

    if (pclk != 0U)
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d018      	beq.n	80058a0 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	085a      	lsrs	r2, r3, #1
 8005874:	697b      	ldr	r3, [r7, #20]
 8005876:	441a      	add	r2, r3
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005880:	b29b      	uxth	r3, r3
 8005882:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	2b0f      	cmp	r3, #15
 8005888:	d908      	bls.n	800589c <UART_SetConfig+0x4f4>
 800588a:	693b      	ldr	r3, [r7, #16]
 800588c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005890:	d204      	bcs.n	800589c <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	693a      	ldr	r2, [r7, #16]
 8005898:	60da      	str	r2, [r3, #12]
 800589a:	e001      	b.n	80058a0 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800589c:	2301      	movs	r3, #1
 800589e:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2200      	movs	r2, #0
 80058a4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80058ac:	7ebb      	ldrb	r3, [r7, #26]
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3720      	adds	r7, #32
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bdb0      	pop	{r4, r5, r7, pc}
 80058b6:	bf00      	nop
 80058b8:	00f42400 	.word	0x00f42400

080058bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80058bc:	b480      	push	{r7}
 80058be:	b083      	sub	sp, #12
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058c8:	f003 0301 	and.w	r3, r3, #1
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d00a      	beq.n	80058e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	430a      	orrs	r2, r1
 80058e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ea:	f003 0302 	and.w	r3, r3, #2
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d00a      	beq.n	8005908 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	430a      	orrs	r2, r1
 8005906:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800590c:	f003 0304 	and.w	r3, r3, #4
 8005910:	2b00      	cmp	r3, #0
 8005912:	d00a      	beq.n	800592a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	430a      	orrs	r2, r1
 8005928:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800592e:	f003 0308 	and.w	r3, r3, #8
 8005932:	2b00      	cmp	r3, #0
 8005934:	d00a      	beq.n	800594c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	430a      	orrs	r2, r1
 800594a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005950:	f003 0310 	and.w	r3, r3, #16
 8005954:	2b00      	cmp	r3, #0
 8005956:	d00a      	beq.n	800596e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	689b      	ldr	r3, [r3, #8]
 800595e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	430a      	orrs	r2, r1
 800596c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005972:	f003 0320 	and.w	r3, r3, #32
 8005976:	2b00      	cmp	r3, #0
 8005978:	d00a      	beq.n	8005990 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	689b      	ldr	r3, [r3, #8]
 8005980:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	430a      	orrs	r2, r1
 800598e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005994:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005998:	2b00      	cmp	r3, #0
 800599a:	d01a      	beq.n	80059d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	430a      	orrs	r2, r1
 80059b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80059ba:	d10a      	bne.n	80059d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	430a      	orrs	r2, r1
 80059d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d00a      	beq.n	80059f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	430a      	orrs	r2, r1
 80059f2:	605a      	str	r2, [r3, #4]
  }
}
 80059f4:	bf00      	nop
 80059f6:	370c      	adds	r7, #12
 80059f8:	46bd      	mov	sp, r7
 80059fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fe:	4770      	bx	lr

08005a00 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b086      	sub	sp, #24
 8005a04:	af02      	add	r7, sp, #8
 8005a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005a10:	f7fc f84a 	bl	8001aa8 <HAL_GetTick>
 8005a14:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f003 0308 	and.w	r3, r3, #8
 8005a20:	2b08      	cmp	r3, #8
 8005a22:	d10e      	bne.n	8005a42 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a24:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005a28:	9300      	str	r3, [sp, #0]
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f000 f82d 	bl	8005a92 <UART_WaitOnFlagUntilTimeout>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d001      	beq.n	8005a42 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a3e:	2303      	movs	r3, #3
 8005a40:	e023      	b.n	8005a8a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f003 0304 	and.w	r3, r3, #4
 8005a4c:	2b04      	cmp	r3, #4
 8005a4e:	d10e      	bne.n	8005a6e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a50:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005a54:	9300      	str	r3, [sp, #0]
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	f000 f817 	bl	8005a92 <UART_WaitOnFlagUntilTimeout>
 8005a64:	4603      	mov	r3, r0
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d001      	beq.n	8005a6e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a6a:	2303      	movs	r3, #3
 8005a6c:	e00d      	b.n	8005a8a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2220      	movs	r2, #32
 8005a72:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2220      	movs	r2, #32
 8005a78:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2200      	movs	r2, #0
 8005a84:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005a88:	2300      	movs	r3, #0
}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	3710      	adds	r7, #16
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}

08005a92 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005a92:	b580      	push	{r7, lr}
 8005a94:	b084      	sub	sp, #16
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	60f8      	str	r0, [r7, #12]
 8005a9a:	60b9      	str	r1, [r7, #8]
 8005a9c:	603b      	str	r3, [r7, #0]
 8005a9e:	4613      	mov	r3, r2
 8005aa0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005aa2:	e05e      	b.n	8005b62 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005aa4:	69bb      	ldr	r3, [r7, #24]
 8005aa6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005aaa:	d05a      	beq.n	8005b62 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005aac:	f7fb fffc 	bl	8001aa8 <HAL_GetTick>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	69ba      	ldr	r2, [r7, #24]
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d302      	bcc.n	8005ac2 <UART_WaitOnFlagUntilTimeout+0x30>
 8005abc:	69bb      	ldr	r3, [r7, #24]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d11b      	bne.n	8005afa <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	681a      	ldr	r2, [r3, #0]
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005ad0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	689a      	ldr	r2, [r3, #8]
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f022 0201 	bic.w	r2, r2, #1
 8005ae0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2220      	movs	r2, #32
 8005ae6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2220      	movs	r2, #32
 8005aec:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	2200      	movs	r2, #0
 8005af2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005af6:	2303      	movs	r3, #3
 8005af8:	e043      	b.n	8005b82 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f003 0304 	and.w	r3, r3, #4
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d02c      	beq.n	8005b62 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	69db      	ldr	r3, [r3, #28]
 8005b0e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b16:	d124      	bne.n	8005b62 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005b20:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005b30:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	689a      	ldr	r2, [r3, #8]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f022 0201 	bic.w	r2, r2, #1
 8005b40:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2220      	movs	r2, #32
 8005b46:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2220      	movs	r2, #32
 8005b4c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2220      	movs	r2, #32
 8005b52:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005b5e:	2303      	movs	r3, #3
 8005b60:	e00f      	b.n	8005b82 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	69da      	ldr	r2, [r3, #28]
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	4013      	ands	r3, r2
 8005b6c:	68ba      	ldr	r2, [r7, #8]
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	bf0c      	ite	eq
 8005b72:	2301      	moveq	r3, #1
 8005b74:	2300      	movne	r3, #0
 8005b76:	b2db      	uxtb	r3, r3
 8005b78:	461a      	mov	r2, r3
 8005b7a:	79fb      	ldrb	r3, [r7, #7]
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d091      	beq.n	8005aa4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b80:	2300      	movs	r3, #0
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3710      	adds	r7, #16
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}
	...

08005b8c <__NVIC_SetPriority>:
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b083      	sub	sp, #12
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	4603      	mov	r3, r0
 8005b94:	6039      	str	r1, [r7, #0]
 8005b96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	db0a      	blt.n	8005bb6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	b2da      	uxtb	r2, r3
 8005ba4:	490c      	ldr	r1, [pc, #48]	; (8005bd8 <__NVIC_SetPriority+0x4c>)
 8005ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005baa:	0112      	lsls	r2, r2, #4
 8005bac:	b2d2      	uxtb	r2, r2
 8005bae:	440b      	add	r3, r1
 8005bb0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005bb4:	e00a      	b.n	8005bcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	b2da      	uxtb	r2, r3
 8005bba:	4908      	ldr	r1, [pc, #32]	; (8005bdc <__NVIC_SetPriority+0x50>)
 8005bbc:	79fb      	ldrb	r3, [r7, #7]
 8005bbe:	f003 030f 	and.w	r3, r3, #15
 8005bc2:	3b04      	subs	r3, #4
 8005bc4:	0112      	lsls	r2, r2, #4
 8005bc6:	b2d2      	uxtb	r2, r2
 8005bc8:	440b      	add	r3, r1
 8005bca:	761a      	strb	r2, [r3, #24]
}
 8005bcc:	bf00      	nop
 8005bce:	370c      	adds	r7, #12
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd6:	4770      	bx	lr
 8005bd8:	e000e100 	.word	0xe000e100
 8005bdc:	e000ed00 	.word	0xe000ed00

08005be0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005be0:	b580      	push	{r7, lr}
 8005be2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005be4:	4b05      	ldr	r3, [pc, #20]	; (8005bfc <SysTick_Handler+0x1c>)
 8005be6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005be8:	f001 fcfe 	bl	80075e8 <xTaskGetSchedulerState>
 8005bec:	4603      	mov	r3, r0
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	d001      	beq.n	8005bf6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005bf2:	f002 fae9 	bl	80081c8 <xPortSysTickHandler>
  }
}
 8005bf6:	bf00      	nop
 8005bf8:	bd80      	pop	{r7, pc}
 8005bfa:	bf00      	nop
 8005bfc:	e000e010 	.word	0xe000e010

08005c00 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005c00:	b580      	push	{r7, lr}
 8005c02:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005c04:	2100      	movs	r1, #0
 8005c06:	f06f 0004 	mvn.w	r0, #4
 8005c0a:	f7ff ffbf 	bl	8005b8c <__NVIC_SetPriority>
#endif
}
 8005c0e:	bf00      	nop
 8005c10:	bd80      	pop	{r7, pc}
	...

08005c14 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005c14:	b480      	push	{r7}
 8005c16:	b083      	sub	sp, #12
 8005c18:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c1a:	f3ef 8305 	mrs	r3, IPSR
 8005c1e:	603b      	str	r3, [r7, #0]
  return(result);
 8005c20:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d003      	beq.n	8005c2e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005c26:	f06f 0305 	mvn.w	r3, #5
 8005c2a:	607b      	str	r3, [r7, #4]
 8005c2c:	e00c      	b.n	8005c48 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005c2e:	4b0a      	ldr	r3, [pc, #40]	; (8005c58 <osKernelInitialize+0x44>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d105      	bne.n	8005c42 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005c36:	4b08      	ldr	r3, [pc, #32]	; (8005c58 <osKernelInitialize+0x44>)
 8005c38:	2201      	movs	r2, #1
 8005c3a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	607b      	str	r3, [r7, #4]
 8005c40:	e002      	b.n	8005c48 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005c42:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005c46:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005c48:	687b      	ldr	r3, [r7, #4]
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	370c      	adds	r7, #12
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c54:	4770      	bx	lr
 8005c56:	bf00      	nop
 8005c58:	20000214 	.word	0x20000214

08005c5c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b082      	sub	sp, #8
 8005c60:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c62:	f3ef 8305 	mrs	r3, IPSR
 8005c66:	603b      	str	r3, [r7, #0]
  return(result);
 8005c68:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d003      	beq.n	8005c76 <osKernelStart+0x1a>
    stat = osErrorISR;
 8005c6e:	f06f 0305 	mvn.w	r3, #5
 8005c72:	607b      	str	r3, [r7, #4]
 8005c74:	e010      	b.n	8005c98 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005c76:	4b0b      	ldr	r3, [pc, #44]	; (8005ca4 <osKernelStart+0x48>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	2b01      	cmp	r3, #1
 8005c7c:	d109      	bne.n	8005c92 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005c7e:	f7ff ffbf 	bl	8005c00 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005c82:	4b08      	ldr	r3, [pc, #32]	; (8005ca4 <osKernelStart+0x48>)
 8005c84:	2202      	movs	r2, #2
 8005c86:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005c88:	f001 f866 	bl	8006d58 <vTaskStartScheduler>
      stat = osOK;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	607b      	str	r3, [r7, #4]
 8005c90:	e002      	b.n	8005c98 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005c92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005c96:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005c98:	687b      	ldr	r3, [r7, #4]
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3708      	adds	r7, #8
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}
 8005ca2:	bf00      	nop
 8005ca4:	20000214 	.word	0x20000214

08005ca8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b08e      	sub	sp, #56	; 0x38
 8005cac:	af04      	add	r7, sp, #16
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	60b9      	str	r1, [r7, #8]
 8005cb2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005cb8:	f3ef 8305 	mrs	r3, IPSR
 8005cbc:	617b      	str	r3, [r7, #20]
  return(result);
 8005cbe:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d17e      	bne.n	8005dc2 <osThreadNew+0x11a>
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d07b      	beq.n	8005dc2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005cca:	2380      	movs	r3, #128	; 0x80
 8005ccc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005cce:	2318      	movs	r3, #24
 8005cd0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8005cd6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005cda:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d045      	beq.n	8005d6e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d002      	beq.n	8005cf0 <osThreadNew+0x48>
        name = attr->name;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	699b      	ldr	r3, [r3, #24]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d002      	beq.n	8005cfe <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	699b      	ldr	r3, [r3, #24]
 8005cfc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005cfe:	69fb      	ldr	r3, [r7, #28]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d008      	beq.n	8005d16 <osThreadNew+0x6e>
 8005d04:	69fb      	ldr	r3, [r7, #28]
 8005d06:	2b38      	cmp	r3, #56	; 0x38
 8005d08:	d805      	bhi.n	8005d16 <osThreadNew+0x6e>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	f003 0301 	and.w	r3, r3, #1
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d001      	beq.n	8005d1a <osThreadNew+0x72>
        return (NULL);
 8005d16:	2300      	movs	r3, #0
 8005d18:	e054      	b.n	8005dc4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	695b      	ldr	r3, [r3, #20]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d003      	beq.n	8005d2a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	695b      	ldr	r3, [r3, #20]
 8005d26:	089b      	lsrs	r3, r3, #2
 8005d28:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d00e      	beq.n	8005d50 <osThreadNew+0xa8>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	68db      	ldr	r3, [r3, #12]
 8005d36:	2b5b      	cmp	r3, #91	; 0x5b
 8005d38:	d90a      	bls.n	8005d50 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d006      	beq.n	8005d50 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	695b      	ldr	r3, [r3, #20]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d002      	beq.n	8005d50 <osThreadNew+0xa8>
        mem = 1;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	61bb      	str	r3, [r7, #24]
 8005d4e:	e010      	b.n	8005d72 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d10c      	bne.n	8005d72 <osThreadNew+0xca>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	68db      	ldr	r3, [r3, #12]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d108      	bne.n	8005d72 <osThreadNew+0xca>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	691b      	ldr	r3, [r3, #16]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d104      	bne.n	8005d72 <osThreadNew+0xca>
          mem = 0;
 8005d68:	2300      	movs	r3, #0
 8005d6a:	61bb      	str	r3, [r7, #24]
 8005d6c:	e001      	b.n	8005d72 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005d72:	69bb      	ldr	r3, [r7, #24]
 8005d74:	2b01      	cmp	r3, #1
 8005d76:	d110      	bne.n	8005d9a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005d7c:	687a      	ldr	r2, [r7, #4]
 8005d7e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005d80:	9202      	str	r2, [sp, #8]
 8005d82:	9301      	str	r3, [sp, #4]
 8005d84:	69fb      	ldr	r3, [r7, #28]
 8005d86:	9300      	str	r3, [sp, #0]
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	6a3a      	ldr	r2, [r7, #32]
 8005d8c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005d8e:	68f8      	ldr	r0, [r7, #12]
 8005d90:	f000 fe0c 	bl	80069ac <xTaskCreateStatic>
 8005d94:	4603      	mov	r3, r0
 8005d96:	613b      	str	r3, [r7, #16]
 8005d98:	e013      	b.n	8005dc2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005d9a:	69bb      	ldr	r3, [r7, #24]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d110      	bne.n	8005dc2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005da0:	6a3b      	ldr	r3, [r7, #32]
 8005da2:	b29a      	uxth	r2, r3
 8005da4:	f107 0310 	add.w	r3, r7, #16
 8005da8:	9301      	str	r3, [sp, #4]
 8005daa:	69fb      	ldr	r3, [r7, #28]
 8005dac:	9300      	str	r3, [sp, #0]
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005db2:	68f8      	ldr	r0, [r7, #12]
 8005db4:	f000 fe57 	bl	8006a66 <xTaskCreate>
 8005db8:	4603      	mov	r3, r0
 8005dba:	2b01      	cmp	r3, #1
 8005dbc:	d001      	beq.n	8005dc2 <osThreadNew+0x11a>
            hTask = NULL;
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005dc2:	693b      	ldr	r3, [r7, #16]
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	3728      	adds	r7, #40	; 0x28
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}

08005dcc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b084      	sub	sp, #16
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005dd4:	f3ef 8305 	mrs	r3, IPSR
 8005dd8:	60bb      	str	r3, [r7, #8]
  return(result);
 8005dda:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d003      	beq.n	8005de8 <osDelay+0x1c>
    stat = osErrorISR;
 8005de0:	f06f 0305 	mvn.w	r3, #5
 8005de4:	60fb      	str	r3, [r7, #12]
 8005de6:	e007      	b.n	8005df8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005de8:	2300      	movs	r3, #0
 8005dea:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d002      	beq.n	8005df8 <osDelay+0x2c>
      vTaskDelay(ticks);
 8005df2:	6878      	ldr	r0, [r7, #4]
 8005df4:	f000 ff7c 	bl	8006cf0 <vTaskDelay>
    }
  }

  return (stat);
 8005df8:	68fb      	ldr	r3, [r7, #12]
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	3710      	adds	r7, #16
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}
	...

08005e04 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005e04:	b480      	push	{r7}
 8005e06:	b085      	sub	sp, #20
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	60f8      	str	r0, [r7, #12]
 8005e0c:	60b9      	str	r1, [r7, #8]
 8005e0e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	4a07      	ldr	r2, [pc, #28]	; (8005e30 <vApplicationGetIdleTaskMemory+0x2c>)
 8005e14:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	4a06      	ldr	r2, [pc, #24]	; (8005e34 <vApplicationGetIdleTaskMemory+0x30>)
 8005e1a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2280      	movs	r2, #128	; 0x80
 8005e20:	601a      	str	r2, [r3, #0]
}
 8005e22:	bf00      	nop
 8005e24:	3714      	adds	r7, #20
 8005e26:	46bd      	mov	sp, r7
 8005e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2c:	4770      	bx	lr
 8005e2e:	bf00      	nop
 8005e30:	20000218 	.word	0x20000218
 8005e34:	20000274 	.word	0x20000274

08005e38 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005e38:	b480      	push	{r7}
 8005e3a:	b085      	sub	sp, #20
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	60f8      	str	r0, [r7, #12]
 8005e40:	60b9      	str	r1, [r7, #8]
 8005e42:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	4a07      	ldr	r2, [pc, #28]	; (8005e64 <vApplicationGetTimerTaskMemory+0x2c>)
 8005e48:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	4a06      	ldr	r2, [pc, #24]	; (8005e68 <vApplicationGetTimerTaskMemory+0x30>)
 8005e4e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005e56:	601a      	str	r2, [r3, #0]
}
 8005e58:	bf00      	nop
 8005e5a:	3714      	adds	r7, #20
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e62:	4770      	bx	lr
 8005e64:	20000474 	.word	0x20000474
 8005e68:	200004d0 	.word	0x200004d0

08005e6c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b083      	sub	sp, #12
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	f103 0208 	add.w	r2, r3, #8
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005e84:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	f103 0208 	add.w	r2, r3, #8
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	f103 0208 	add.w	r2, r3, #8
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005ea0:	bf00      	nop
 8005ea2:	370c      	adds	r7, #12
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eaa:	4770      	bx	lr

08005eac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005eac:	b480      	push	{r7}
 8005eae:	b083      	sub	sp, #12
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005eba:	bf00      	nop
 8005ebc:	370c      	adds	r7, #12
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec4:	4770      	bx	lr

08005ec6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005ec6:	b480      	push	{r7}
 8005ec8:	b085      	sub	sp, #20
 8005eca:	af00      	add	r7, sp, #0
 8005ecc:	6078      	str	r0, [r7, #4]
 8005ece:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	68fa      	ldr	r2, [r7, #12]
 8005eda:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	689a      	ldr	r2, [r3, #8]
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	689b      	ldr	r3, [r3, #8]
 8005ee8:	683a      	ldr	r2, [r7, #0]
 8005eea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	683a      	ldr	r2, [r7, #0]
 8005ef0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	687a      	ldr	r2, [r7, #4]
 8005ef6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	1c5a      	adds	r2, r3, #1
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	601a      	str	r2, [r3, #0]
}
 8005f02:	bf00      	nop
 8005f04:	3714      	adds	r7, #20
 8005f06:	46bd      	mov	sp, r7
 8005f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0c:	4770      	bx	lr

08005f0e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005f0e:	b480      	push	{r7}
 8005f10:	b085      	sub	sp, #20
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	6078      	str	r0, [r7, #4]
 8005f16:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005f24:	d103      	bne.n	8005f2e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	691b      	ldr	r3, [r3, #16]
 8005f2a:	60fb      	str	r3, [r7, #12]
 8005f2c:	e00c      	b.n	8005f48 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	3308      	adds	r3, #8
 8005f32:	60fb      	str	r3, [r7, #12]
 8005f34:	e002      	b.n	8005f3c <vListInsert+0x2e>
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	60fb      	str	r3, [r7, #12]
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	685b      	ldr	r3, [r3, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	68ba      	ldr	r2, [r7, #8]
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d2f6      	bcs.n	8005f36 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	685a      	ldr	r2, [r3, #4]
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	683a      	ldr	r2, [r7, #0]
 8005f56:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	68fa      	ldr	r2, [r7, #12]
 8005f5c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	683a      	ldr	r2, [r7, #0]
 8005f62:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	687a      	ldr	r2, [r7, #4]
 8005f68:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	1c5a      	adds	r2, r3, #1
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	601a      	str	r2, [r3, #0]
}
 8005f74:	bf00      	nop
 8005f76:	3714      	adds	r7, #20
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7e:	4770      	bx	lr

08005f80 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005f80:	b480      	push	{r7}
 8005f82:	b085      	sub	sp, #20
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	691b      	ldr	r3, [r3, #16]
 8005f8c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	687a      	ldr	r2, [r7, #4]
 8005f94:	6892      	ldr	r2, [r2, #8]
 8005f96:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	687a      	ldr	r2, [r7, #4]
 8005f9e:	6852      	ldr	r2, [r2, #4]
 8005fa0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	687a      	ldr	r2, [r7, #4]
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d103      	bne.n	8005fb4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	689a      	ldr	r2, [r3, #8]
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	1e5a      	subs	r2, r3, #1
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
}
 8005fc8:	4618      	mov	r0, r3
 8005fca:	3714      	adds	r7, #20
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd2:	4770      	bx	lr

08005fd4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b084      	sub	sp, #16
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
 8005fdc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d10a      	bne.n	8005ffe <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fec:	f383 8811 	msr	BASEPRI, r3
 8005ff0:	f3bf 8f6f 	isb	sy
 8005ff4:	f3bf 8f4f 	dsb	sy
 8005ff8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005ffa:	bf00      	nop
 8005ffc:	e7fe      	b.n	8005ffc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005ffe:	f002 f851 	bl	80080a4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800600a:	68f9      	ldr	r1, [r7, #12]
 800600c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800600e:	fb01 f303 	mul.w	r3, r1, r3
 8006012:	441a      	add	r2, r3
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2200      	movs	r2, #0
 800601c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681a      	ldr	r2, [r3, #0]
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800602e:	3b01      	subs	r3, #1
 8006030:	68f9      	ldr	r1, [r7, #12]
 8006032:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006034:	fb01 f303 	mul.w	r3, r1, r3
 8006038:	441a      	add	r2, r3
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	22ff      	movs	r2, #255	; 0xff
 8006042:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	22ff      	movs	r2, #255	; 0xff
 800604a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d114      	bne.n	800607e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	691b      	ldr	r3, [r3, #16]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d01a      	beq.n	8006092 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	3310      	adds	r3, #16
 8006060:	4618      	mov	r0, r3
 8006062:	f001 f903 	bl	800726c <xTaskRemoveFromEventList>
 8006066:	4603      	mov	r3, r0
 8006068:	2b00      	cmp	r3, #0
 800606a:	d012      	beq.n	8006092 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800606c:	4b0c      	ldr	r3, [pc, #48]	; (80060a0 <xQueueGenericReset+0xcc>)
 800606e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006072:	601a      	str	r2, [r3, #0]
 8006074:	f3bf 8f4f 	dsb	sy
 8006078:	f3bf 8f6f 	isb	sy
 800607c:	e009      	b.n	8006092 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	3310      	adds	r3, #16
 8006082:	4618      	mov	r0, r3
 8006084:	f7ff fef2 	bl	8005e6c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	3324      	adds	r3, #36	; 0x24
 800608c:	4618      	mov	r0, r3
 800608e:	f7ff feed 	bl	8005e6c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006092:	f002 f837 	bl	8008104 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006096:	2301      	movs	r3, #1
}
 8006098:	4618      	mov	r0, r3
 800609a:	3710      	adds	r7, #16
 800609c:	46bd      	mov	sp, r7
 800609e:	bd80      	pop	{r7, pc}
 80060a0:	e000ed04 	.word	0xe000ed04

080060a4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b08e      	sub	sp, #56	; 0x38
 80060a8:	af02      	add	r7, sp, #8
 80060aa:	60f8      	str	r0, [r7, #12]
 80060ac:	60b9      	str	r1, [r7, #8]
 80060ae:	607a      	str	r2, [r7, #4]
 80060b0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d10a      	bne.n	80060ce <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80060b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060bc:	f383 8811 	msr	BASEPRI, r3
 80060c0:	f3bf 8f6f 	isb	sy
 80060c4:	f3bf 8f4f 	dsb	sy
 80060c8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80060ca:	bf00      	nop
 80060cc:	e7fe      	b.n	80060cc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d10a      	bne.n	80060ea <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80060d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060d8:	f383 8811 	msr	BASEPRI, r3
 80060dc:	f3bf 8f6f 	isb	sy
 80060e0:	f3bf 8f4f 	dsb	sy
 80060e4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80060e6:	bf00      	nop
 80060e8:	e7fe      	b.n	80060e8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d002      	beq.n	80060f6 <xQueueGenericCreateStatic+0x52>
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d001      	beq.n	80060fa <xQueueGenericCreateStatic+0x56>
 80060f6:	2301      	movs	r3, #1
 80060f8:	e000      	b.n	80060fc <xQueueGenericCreateStatic+0x58>
 80060fa:	2300      	movs	r3, #0
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d10a      	bne.n	8006116 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006104:	f383 8811 	msr	BASEPRI, r3
 8006108:	f3bf 8f6f 	isb	sy
 800610c:	f3bf 8f4f 	dsb	sy
 8006110:	623b      	str	r3, [r7, #32]
}
 8006112:	bf00      	nop
 8006114:	e7fe      	b.n	8006114 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d102      	bne.n	8006122 <xQueueGenericCreateStatic+0x7e>
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d101      	bne.n	8006126 <xQueueGenericCreateStatic+0x82>
 8006122:	2301      	movs	r3, #1
 8006124:	e000      	b.n	8006128 <xQueueGenericCreateStatic+0x84>
 8006126:	2300      	movs	r3, #0
 8006128:	2b00      	cmp	r3, #0
 800612a:	d10a      	bne.n	8006142 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800612c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006130:	f383 8811 	msr	BASEPRI, r3
 8006134:	f3bf 8f6f 	isb	sy
 8006138:	f3bf 8f4f 	dsb	sy
 800613c:	61fb      	str	r3, [r7, #28]
}
 800613e:	bf00      	nop
 8006140:	e7fe      	b.n	8006140 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006142:	2350      	movs	r3, #80	; 0x50
 8006144:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006146:	697b      	ldr	r3, [r7, #20]
 8006148:	2b50      	cmp	r3, #80	; 0x50
 800614a:	d00a      	beq.n	8006162 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800614c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006150:	f383 8811 	msr	BASEPRI, r3
 8006154:	f3bf 8f6f 	isb	sy
 8006158:	f3bf 8f4f 	dsb	sy
 800615c:	61bb      	str	r3, [r7, #24]
}
 800615e:	bf00      	nop
 8006160:	e7fe      	b.n	8006160 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006162:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800616a:	2b00      	cmp	r3, #0
 800616c:	d00d      	beq.n	800618a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800616e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006170:	2201      	movs	r2, #1
 8006172:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006176:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800617a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800617c:	9300      	str	r3, [sp, #0]
 800617e:	4613      	mov	r3, r2
 8006180:	687a      	ldr	r2, [r7, #4]
 8006182:	68b9      	ldr	r1, [r7, #8]
 8006184:	68f8      	ldr	r0, [r7, #12]
 8006186:	f000 f805 	bl	8006194 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800618a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800618c:	4618      	mov	r0, r3
 800618e:	3730      	adds	r7, #48	; 0x30
 8006190:	46bd      	mov	sp, r7
 8006192:	bd80      	pop	{r7, pc}

08006194 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b084      	sub	sp, #16
 8006198:	af00      	add	r7, sp, #0
 800619a:	60f8      	str	r0, [r7, #12]
 800619c:	60b9      	str	r1, [r7, #8]
 800619e:	607a      	str	r2, [r7, #4]
 80061a0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80061a2:	68bb      	ldr	r3, [r7, #8]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d103      	bne.n	80061b0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80061a8:	69bb      	ldr	r3, [r7, #24]
 80061aa:	69ba      	ldr	r2, [r7, #24]
 80061ac:	601a      	str	r2, [r3, #0]
 80061ae:	e002      	b.n	80061b6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80061b0:	69bb      	ldr	r3, [r7, #24]
 80061b2:	687a      	ldr	r2, [r7, #4]
 80061b4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80061b6:	69bb      	ldr	r3, [r7, #24]
 80061b8:	68fa      	ldr	r2, [r7, #12]
 80061ba:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80061bc:	69bb      	ldr	r3, [r7, #24]
 80061be:	68ba      	ldr	r2, [r7, #8]
 80061c0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80061c2:	2101      	movs	r1, #1
 80061c4:	69b8      	ldr	r0, [r7, #24]
 80061c6:	f7ff ff05 	bl	8005fd4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80061ca:	69bb      	ldr	r3, [r7, #24]
 80061cc:	78fa      	ldrb	r2, [r7, #3]
 80061ce:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80061d2:	bf00      	nop
 80061d4:	3710      	adds	r7, #16
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bd80      	pop	{r7, pc}
	...

080061dc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b08e      	sub	sp, #56	; 0x38
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	60f8      	str	r0, [r7, #12]
 80061e4:	60b9      	str	r1, [r7, #8]
 80061e6:	607a      	str	r2, [r7, #4]
 80061e8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80061ea:	2300      	movs	r3, #0
 80061ec:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80061f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d10a      	bne.n	800620e <xQueueGenericSend+0x32>
	__asm volatile
 80061f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061fc:	f383 8811 	msr	BASEPRI, r3
 8006200:	f3bf 8f6f 	isb	sy
 8006204:	f3bf 8f4f 	dsb	sy
 8006208:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800620a:	bf00      	nop
 800620c:	e7fe      	b.n	800620c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d103      	bne.n	800621c <xQueueGenericSend+0x40>
 8006214:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006218:	2b00      	cmp	r3, #0
 800621a:	d101      	bne.n	8006220 <xQueueGenericSend+0x44>
 800621c:	2301      	movs	r3, #1
 800621e:	e000      	b.n	8006222 <xQueueGenericSend+0x46>
 8006220:	2300      	movs	r3, #0
 8006222:	2b00      	cmp	r3, #0
 8006224:	d10a      	bne.n	800623c <xQueueGenericSend+0x60>
	__asm volatile
 8006226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800622a:	f383 8811 	msr	BASEPRI, r3
 800622e:	f3bf 8f6f 	isb	sy
 8006232:	f3bf 8f4f 	dsb	sy
 8006236:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006238:	bf00      	nop
 800623a:	e7fe      	b.n	800623a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	2b02      	cmp	r3, #2
 8006240:	d103      	bne.n	800624a <xQueueGenericSend+0x6e>
 8006242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006244:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006246:	2b01      	cmp	r3, #1
 8006248:	d101      	bne.n	800624e <xQueueGenericSend+0x72>
 800624a:	2301      	movs	r3, #1
 800624c:	e000      	b.n	8006250 <xQueueGenericSend+0x74>
 800624e:	2300      	movs	r3, #0
 8006250:	2b00      	cmp	r3, #0
 8006252:	d10a      	bne.n	800626a <xQueueGenericSend+0x8e>
	__asm volatile
 8006254:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006258:	f383 8811 	msr	BASEPRI, r3
 800625c:	f3bf 8f6f 	isb	sy
 8006260:	f3bf 8f4f 	dsb	sy
 8006264:	623b      	str	r3, [r7, #32]
}
 8006266:	bf00      	nop
 8006268:	e7fe      	b.n	8006268 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800626a:	f001 f9bd 	bl	80075e8 <xTaskGetSchedulerState>
 800626e:	4603      	mov	r3, r0
 8006270:	2b00      	cmp	r3, #0
 8006272:	d102      	bne.n	800627a <xQueueGenericSend+0x9e>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d101      	bne.n	800627e <xQueueGenericSend+0xa2>
 800627a:	2301      	movs	r3, #1
 800627c:	e000      	b.n	8006280 <xQueueGenericSend+0xa4>
 800627e:	2300      	movs	r3, #0
 8006280:	2b00      	cmp	r3, #0
 8006282:	d10a      	bne.n	800629a <xQueueGenericSend+0xbe>
	__asm volatile
 8006284:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006288:	f383 8811 	msr	BASEPRI, r3
 800628c:	f3bf 8f6f 	isb	sy
 8006290:	f3bf 8f4f 	dsb	sy
 8006294:	61fb      	str	r3, [r7, #28]
}
 8006296:	bf00      	nop
 8006298:	e7fe      	b.n	8006298 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800629a:	f001 ff03 	bl	80080a4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800629e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80062a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062a6:	429a      	cmp	r2, r3
 80062a8:	d302      	bcc.n	80062b0 <xQueueGenericSend+0xd4>
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	2b02      	cmp	r3, #2
 80062ae:	d129      	bne.n	8006304 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80062b0:	683a      	ldr	r2, [r7, #0]
 80062b2:	68b9      	ldr	r1, [r7, #8]
 80062b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80062b6:	f000 fa0b 	bl	80066d0 <prvCopyDataToQueue>
 80062ba:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80062bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d010      	beq.n	80062e6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80062c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062c6:	3324      	adds	r3, #36	; 0x24
 80062c8:	4618      	mov	r0, r3
 80062ca:	f000 ffcf 	bl	800726c <xTaskRemoveFromEventList>
 80062ce:	4603      	mov	r3, r0
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d013      	beq.n	80062fc <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80062d4:	4b3f      	ldr	r3, [pc, #252]	; (80063d4 <xQueueGenericSend+0x1f8>)
 80062d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062da:	601a      	str	r2, [r3, #0]
 80062dc:	f3bf 8f4f 	dsb	sy
 80062e0:	f3bf 8f6f 	isb	sy
 80062e4:	e00a      	b.n	80062fc <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80062e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d007      	beq.n	80062fc <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80062ec:	4b39      	ldr	r3, [pc, #228]	; (80063d4 <xQueueGenericSend+0x1f8>)
 80062ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062f2:	601a      	str	r2, [r3, #0]
 80062f4:	f3bf 8f4f 	dsb	sy
 80062f8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80062fc:	f001 ff02 	bl	8008104 <vPortExitCritical>
				return pdPASS;
 8006300:	2301      	movs	r3, #1
 8006302:	e063      	b.n	80063cc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d103      	bne.n	8006312 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800630a:	f001 fefb 	bl	8008104 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800630e:	2300      	movs	r3, #0
 8006310:	e05c      	b.n	80063cc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006312:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006314:	2b00      	cmp	r3, #0
 8006316:	d106      	bne.n	8006326 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006318:	f107 0314 	add.w	r3, r7, #20
 800631c:	4618      	mov	r0, r3
 800631e:	f001 f809 	bl	8007334 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006322:	2301      	movs	r3, #1
 8006324:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006326:	f001 feed 	bl	8008104 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800632a:	f000 fd7b 	bl	8006e24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800632e:	f001 feb9 	bl	80080a4 <vPortEnterCritical>
 8006332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006334:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006338:	b25b      	sxtb	r3, r3
 800633a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800633e:	d103      	bne.n	8006348 <xQueueGenericSend+0x16c>
 8006340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006342:	2200      	movs	r2, #0
 8006344:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800634a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800634e:	b25b      	sxtb	r3, r3
 8006350:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006354:	d103      	bne.n	800635e <xQueueGenericSend+0x182>
 8006356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006358:	2200      	movs	r2, #0
 800635a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800635e:	f001 fed1 	bl	8008104 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006362:	1d3a      	adds	r2, r7, #4
 8006364:	f107 0314 	add.w	r3, r7, #20
 8006368:	4611      	mov	r1, r2
 800636a:	4618      	mov	r0, r3
 800636c:	f000 fff8 	bl	8007360 <xTaskCheckForTimeOut>
 8006370:	4603      	mov	r3, r0
 8006372:	2b00      	cmp	r3, #0
 8006374:	d124      	bne.n	80063c0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006376:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006378:	f000 faa2 	bl	80068c0 <prvIsQueueFull>
 800637c:	4603      	mov	r3, r0
 800637e:	2b00      	cmp	r3, #0
 8006380:	d018      	beq.n	80063b4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006384:	3310      	adds	r3, #16
 8006386:	687a      	ldr	r2, [r7, #4]
 8006388:	4611      	mov	r1, r2
 800638a:	4618      	mov	r0, r3
 800638c:	f000 ff1e 	bl	80071cc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006390:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006392:	f000 fa2d 	bl	80067f0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006396:	f000 fd53 	bl	8006e40 <xTaskResumeAll>
 800639a:	4603      	mov	r3, r0
 800639c:	2b00      	cmp	r3, #0
 800639e:	f47f af7c 	bne.w	800629a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80063a2:	4b0c      	ldr	r3, [pc, #48]	; (80063d4 <xQueueGenericSend+0x1f8>)
 80063a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063a8:	601a      	str	r2, [r3, #0]
 80063aa:	f3bf 8f4f 	dsb	sy
 80063ae:	f3bf 8f6f 	isb	sy
 80063b2:	e772      	b.n	800629a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80063b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80063b6:	f000 fa1b 	bl	80067f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80063ba:	f000 fd41 	bl	8006e40 <xTaskResumeAll>
 80063be:	e76c      	b.n	800629a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80063c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80063c2:	f000 fa15 	bl	80067f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80063c6:	f000 fd3b 	bl	8006e40 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80063ca:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	3738      	adds	r7, #56	; 0x38
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}
 80063d4:	e000ed04 	.word	0xe000ed04

080063d8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b090      	sub	sp, #64	; 0x40
 80063dc:	af00      	add	r7, sp, #0
 80063de:	60f8      	str	r0, [r7, #12]
 80063e0:	60b9      	str	r1, [r7, #8]
 80063e2:	607a      	str	r2, [r7, #4]
 80063e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80063ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d10a      	bne.n	8006406 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80063f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063f4:	f383 8811 	msr	BASEPRI, r3
 80063f8:	f3bf 8f6f 	isb	sy
 80063fc:	f3bf 8f4f 	dsb	sy
 8006400:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006402:	bf00      	nop
 8006404:	e7fe      	b.n	8006404 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d103      	bne.n	8006414 <xQueueGenericSendFromISR+0x3c>
 800640c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800640e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006410:	2b00      	cmp	r3, #0
 8006412:	d101      	bne.n	8006418 <xQueueGenericSendFromISR+0x40>
 8006414:	2301      	movs	r3, #1
 8006416:	e000      	b.n	800641a <xQueueGenericSendFromISR+0x42>
 8006418:	2300      	movs	r3, #0
 800641a:	2b00      	cmp	r3, #0
 800641c:	d10a      	bne.n	8006434 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800641e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006422:	f383 8811 	msr	BASEPRI, r3
 8006426:	f3bf 8f6f 	isb	sy
 800642a:	f3bf 8f4f 	dsb	sy
 800642e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006430:	bf00      	nop
 8006432:	e7fe      	b.n	8006432 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	2b02      	cmp	r3, #2
 8006438:	d103      	bne.n	8006442 <xQueueGenericSendFromISR+0x6a>
 800643a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800643c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800643e:	2b01      	cmp	r3, #1
 8006440:	d101      	bne.n	8006446 <xQueueGenericSendFromISR+0x6e>
 8006442:	2301      	movs	r3, #1
 8006444:	e000      	b.n	8006448 <xQueueGenericSendFromISR+0x70>
 8006446:	2300      	movs	r3, #0
 8006448:	2b00      	cmp	r3, #0
 800644a:	d10a      	bne.n	8006462 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800644c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006450:	f383 8811 	msr	BASEPRI, r3
 8006454:	f3bf 8f6f 	isb	sy
 8006458:	f3bf 8f4f 	dsb	sy
 800645c:	623b      	str	r3, [r7, #32]
}
 800645e:	bf00      	nop
 8006460:	e7fe      	b.n	8006460 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006462:	f001 ff01 	bl	8008268 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006466:	f3ef 8211 	mrs	r2, BASEPRI
 800646a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800646e:	f383 8811 	msr	BASEPRI, r3
 8006472:	f3bf 8f6f 	isb	sy
 8006476:	f3bf 8f4f 	dsb	sy
 800647a:	61fa      	str	r2, [r7, #28]
 800647c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800647e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006480:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006484:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006486:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006488:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800648a:	429a      	cmp	r2, r3
 800648c:	d302      	bcc.n	8006494 <xQueueGenericSendFromISR+0xbc>
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	2b02      	cmp	r3, #2
 8006492:	d12f      	bne.n	80064f4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006496:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800649a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800649e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064a2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80064a4:	683a      	ldr	r2, [r7, #0]
 80064a6:	68b9      	ldr	r1, [r7, #8]
 80064a8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80064aa:	f000 f911 	bl	80066d0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80064ae:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80064b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80064b6:	d112      	bne.n	80064de <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80064b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d016      	beq.n	80064ee <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80064c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064c2:	3324      	adds	r3, #36	; 0x24
 80064c4:	4618      	mov	r0, r3
 80064c6:	f000 fed1 	bl	800726c <xTaskRemoveFromEventList>
 80064ca:	4603      	mov	r3, r0
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d00e      	beq.n	80064ee <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d00b      	beq.n	80064ee <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2201      	movs	r2, #1
 80064da:	601a      	str	r2, [r3, #0]
 80064dc:	e007      	b.n	80064ee <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80064de:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80064e2:	3301      	adds	r3, #1
 80064e4:	b2db      	uxtb	r3, r3
 80064e6:	b25a      	sxtb	r2, r3
 80064e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80064ee:	2301      	movs	r3, #1
 80064f0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80064f2:	e001      	b.n	80064f8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80064f4:	2300      	movs	r3, #0
 80064f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80064f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064fa:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006502:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006504:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006506:	4618      	mov	r0, r3
 8006508:	3740      	adds	r7, #64	; 0x40
 800650a:	46bd      	mov	sp, r7
 800650c:	bd80      	pop	{r7, pc}
	...

08006510 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b08c      	sub	sp, #48	; 0x30
 8006514:	af00      	add	r7, sp, #0
 8006516:	60f8      	str	r0, [r7, #12]
 8006518:	60b9      	str	r1, [r7, #8]
 800651a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800651c:	2300      	movs	r3, #0
 800651e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006526:	2b00      	cmp	r3, #0
 8006528:	d10a      	bne.n	8006540 <xQueueReceive+0x30>
	__asm volatile
 800652a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800652e:	f383 8811 	msr	BASEPRI, r3
 8006532:	f3bf 8f6f 	isb	sy
 8006536:	f3bf 8f4f 	dsb	sy
 800653a:	623b      	str	r3, [r7, #32]
}
 800653c:	bf00      	nop
 800653e:	e7fe      	b.n	800653e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d103      	bne.n	800654e <xQueueReceive+0x3e>
 8006546:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800654a:	2b00      	cmp	r3, #0
 800654c:	d101      	bne.n	8006552 <xQueueReceive+0x42>
 800654e:	2301      	movs	r3, #1
 8006550:	e000      	b.n	8006554 <xQueueReceive+0x44>
 8006552:	2300      	movs	r3, #0
 8006554:	2b00      	cmp	r3, #0
 8006556:	d10a      	bne.n	800656e <xQueueReceive+0x5e>
	__asm volatile
 8006558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800655c:	f383 8811 	msr	BASEPRI, r3
 8006560:	f3bf 8f6f 	isb	sy
 8006564:	f3bf 8f4f 	dsb	sy
 8006568:	61fb      	str	r3, [r7, #28]
}
 800656a:	bf00      	nop
 800656c:	e7fe      	b.n	800656c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800656e:	f001 f83b 	bl	80075e8 <xTaskGetSchedulerState>
 8006572:	4603      	mov	r3, r0
 8006574:	2b00      	cmp	r3, #0
 8006576:	d102      	bne.n	800657e <xQueueReceive+0x6e>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d101      	bne.n	8006582 <xQueueReceive+0x72>
 800657e:	2301      	movs	r3, #1
 8006580:	e000      	b.n	8006584 <xQueueReceive+0x74>
 8006582:	2300      	movs	r3, #0
 8006584:	2b00      	cmp	r3, #0
 8006586:	d10a      	bne.n	800659e <xQueueReceive+0x8e>
	__asm volatile
 8006588:	f04f 0350 	mov.w	r3, #80	; 0x50
 800658c:	f383 8811 	msr	BASEPRI, r3
 8006590:	f3bf 8f6f 	isb	sy
 8006594:	f3bf 8f4f 	dsb	sy
 8006598:	61bb      	str	r3, [r7, #24]
}
 800659a:	bf00      	nop
 800659c:	e7fe      	b.n	800659c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800659e:	f001 fd81 	bl	80080a4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80065a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065a6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80065a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d01f      	beq.n	80065ee <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80065ae:	68b9      	ldr	r1, [r7, #8]
 80065b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80065b2:	f000 f8f7 	bl	80067a4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80065b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065b8:	1e5a      	subs	r2, r3, #1
 80065ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065bc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80065be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065c0:	691b      	ldr	r3, [r3, #16]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d00f      	beq.n	80065e6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80065c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065c8:	3310      	adds	r3, #16
 80065ca:	4618      	mov	r0, r3
 80065cc:	f000 fe4e 	bl	800726c <xTaskRemoveFromEventList>
 80065d0:	4603      	mov	r3, r0
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d007      	beq.n	80065e6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80065d6:	4b3d      	ldr	r3, [pc, #244]	; (80066cc <xQueueReceive+0x1bc>)
 80065d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065dc:	601a      	str	r2, [r3, #0]
 80065de:	f3bf 8f4f 	dsb	sy
 80065e2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80065e6:	f001 fd8d 	bl	8008104 <vPortExitCritical>
				return pdPASS;
 80065ea:	2301      	movs	r3, #1
 80065ec:	e069      	b.n	80066c2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d103      	bne.n	80065fc <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80065f4:	f001 fd86 	bl	8008104 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80065f8:	2300      	movs	r3, #0
 80065fa:	e062      	b.n	80066c2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80065fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d106      	bne.n	8006610 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006602:	f107 0310 	add.w	r3, r7, #16
 8006606:	4618      	mov	r0, r3
 8006608:	f000 fe94 	bl	8007334 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800660c:	2301      	movs	r3, #1
 800660e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006610:	f001 fd78 	bl	8008104 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006614:	f000 fc06 	bl	8006e24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006618:	f001 fd44 	bl	80080a4 <vPortEnterCritical>
 800661c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800661e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006622:	b25b      	sxtb	r3, r3
 8006624:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006628:	d103      	bne.n	8006632 <xQueueReceive+0x122>
 800662a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800662c:	2200      	movs	r2, #0
 800662e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006634:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006638:	b25b      	sxtb	r3, r3
 800663a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800663e:	d103      	bne.n	8006648 <xQueueReceive+0x138>
 8006640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006642:	2200      	movs	r2, #0
 8006644:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006648:	f001 fd5c 	bl	8008104 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800664c:	1d3a      	adds	r2, r7, #4
 800664e:	f107 0310 	add.w	r3, r7, #16
 8006652:	4611      	mov	r1, r2
 8006654:	4618      	mov	r0, r3
 8006656:	f000 fe83 	bl	8007360 <xTaskCheckForTimeOut>
 800665a:	4603      	mov	r3, r0
 800665c:	2b00      	cmp	r3, #0
 800665e:	d123      	bne.n	80066a8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006660:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006662:	f000 f917 	bl	8006894 <prvIsQueueEmpty>
 8006666:	4603      	mov	r3, r0
 8006668:	2b00      	cmp	r3, #0
 800666a:	d017      	beq.n	800669c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800666c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800666e:	3324      	adds	r3, #36	; 0x24
 8006670:	687a      	ldr	r2, [r7, #4]
 8006672:	4611      	mov	r1, r2
 8006674:	4618      	mov	r0, r3
 8006676:	f000 fda9 	bl	80071cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800667a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800667c:	f000 f8b8 	bl	80067f0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006680:	f000 fbde 	bl	8006e40 <xTaskResumeAll>
 8006684:	4603      	mov	r3, r0
 8006686:	2b00      	cmp	r3, #0
 8006688:	d189      	bne.n	800659e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800668a:	4b10      	ldr	r3, [pc, #64]	; (80066cc <xQueueReceive+0x1bc>)
 800668c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006690:	601a      	str	r2, [r3, #0]
 8006692:	f3bf 8f4f 	dsb	sy
 8006696:	f3bf 8f6f 	isb	sy
 800669a:	e780      	b.n	800659e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800669c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800669e:	f000 f8a7 	bl	80067f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80066a2:	f000 fbcd 	bl	8006e40 <xTaskResumeAll>
 80066a6:	e77a      	b.n	800659e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80066a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80066aa:	f000 f8a1 	bl	80067f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80066ae:	f000 fbc7 	bl	8006e40 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80066b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80066b4:	f000 f8ee 	bl	8006894 <prvIsQueueEmpty>
 80066b8:	4603      	mov	r3, r0
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	f43f af6f 	beq.w	800659e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80066c0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80066c2:	4618      	mov	r0, r3
 80066c4:	3730      	adds	r7, #48	; 0x30
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}
 80066ca:	bf00      	nop
 80066cc:	e000ed04 	.word	0xe000ed04

080066d0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b086      	sub	sp, #24
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	60f8      	str	r0, [r7, #12]
 80066d8:	60b9      	str	r1, [r7, #8]
 80066da:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80066dc:	2300      	movs	r3, #0
 80066de:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066e4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d10d      	bne.n	800670a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d14d      	bne.n	8006792 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	689b      	ldr	r3, [r3, #8]
 80066fa:	4618      	mov	r0, r3
 80066fc:	f000 ff92 	bl	8007624 <xTaskPriorityDisinherit>
 8006700:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	2200      	movs	r2, #0
 8006706:	609a      	str	r2, [r3, #8]
 8006708:	e043      	b.n	8006792 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d119      	bne.n	8006744 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	6858      	ldr	r0, [r3, #4]
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006718:	461a      	mov	r2, r3
 800671a:	68b9      	ldr	r1, [r7, #8]
 800671c:	f001 fff8 	bl	8008710 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	685a      	ldr	r2, [r3, #4]
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006728:	441a      	add	r2, r3
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	685a      	ldr	r2, [r3, #4]
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	429a      	cmp	r2, r3
 8006738:	d32b      	bcc.n	8006792 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681a      	ldr	r2, [r3, #0]
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	605a      	str	r2, [r3, #4]
 8006742:	e026      	b.n	8006792 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	68d8      	ldr	r0, [r3, #12]
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800674c:	461a      	mov	r2, r3
 800674e:	68b9      	ldr	r1, [r7, #8]
 8006750:	f001 ffde 	bl	8008710 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	68da      	ldr	r2, [r3, #12]
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800675c:	425b      	negs	r3, r3
 800675e:	441a      	add	r2, r3
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	68da      	ldr	r2, [r3, #12]
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	429a      	cmp	r2, r3
 800676e:	d207      	bcs.n	8006780 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	689a      	ldr	r2, [r3, #8]
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006778:	425b      	negs	r3, r3
 800677a:	441a      	add	r2, r3
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2b02      	cmp	r3, #2
 8006784:	d105      	bne.n	8006792 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d002      	beq.n	8006792 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800678c:	693b      	ldr	r3, [r7, #16]
 800678e:	3b01      	subs	r3, #1
 8006790:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	1c5a      	adds	r2, r3, #1
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800679a:	697b      	ldr	r3, [r7, #20]
}
 800679c:	4618      	mov	r0, r3
 800679e:	3718      	adds	r7, #24
 80067a0:	46bd      	mov	sp, r7
 80067a2:	bd80      	pop	{r7, pc}

080067a4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b082      	sub	sp, #8
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
 80067ac:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d018      	beq.n	80067e8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	68da      	ldr	r2, [r3, #12]
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067be:	441a      	add	r2, r3
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	68da      	ldr	r2, [r3, #12]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	689b      	ldr	r3, [r3, #8]
 80067cc:	429a      	cmp	r2, r3
 80067ce:	d303      	bcc.n	80067d8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681a      	ldr	r2, [r3, #0]
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	68d9      	ldr	r1, [r3, #12]
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067e0:	461a      	mov	r2, r3
 80067e2:	6838      	ldr	r0, [r7, #0]
 80067e4:	f001 ff94 	bl	8008710 <memcpy>
	}
}
 80067e8:	bf00      	nop
 80067ea:	3708      	adds	r7, #8
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}

080067f0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b084      	sub	sp, #16
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80067f8:	f001 fc54 	bl	80080a4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006802:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006804:	e011      	b.n	800682a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800680a:	2b00      	cmp	r3, #0
 800680c:	d012      	beq.n	8006834 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	3324      	adds	r3, #36	; 0x24
 8006812:	4618      	mov	r0, r3
 8006814:	f000 fd2a 	bl	800726c <xTaskRemoveFromEventList>
 8006818:	4603      	mov	r3, r0
 800681a:	2b00      	cmp	r3, #0
 800681c:	d001      	beq.n	8006822 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800681e:	f000 fe01 	bl	8007424 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006822:	7bfb      	ldrb	r3, [r7, #15]
 8006824:	3b01      	subs	r3, #1
 8006826:	b2db      	uxtb	r3, r3
 8006828:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800682a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800682e:	2b00      	cmp	r3, #0
 8006830:	dce9      	bgt.n	8006806 <prvUnlockQueue+0x16>
 8006832:	e000      	b.n	8006836 <prvUnlockQueue+0x46>
					break;
 8006834:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	22ff      	movs	r2, #255	; 0xff
 800683a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800683e:	f001 fc61 	bl	8008104 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006842:	f001 fc2f 	bl	80080a4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800684c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800684e:	e011      	b.n	8006874 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	691b      	ldr	r3, [r3, #16]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d012      	beq.n	800687e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	3310      	adds	r3, #16
 800685c:	4618      	mov	r0, r3
 800685e:	f000 fd05 	bl	800726c <xTaskRemoveFromEventList>
 8006862:	4603      	mov	r3, r0
 8006864:	2b00      	cmp	r3, #0
 8006866:	d001      	beq.n	800686c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006868:	f000 fddc 	bl	8007424 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800686c:	7bbb      	ldrb	r3, [r7, #14]
 800686e:	3b01      	subs	r3, #1
 8006870:	b2db      	uxtb	r3, r3
 8006872:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006874:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006878:	2b00      	cmp	r3, #0
 800687a:	dce9      	bgt.n	8006850 <prvUnlockQueue+0x60>
 800687c:	e000      	b.n	8006880 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800687e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	22ff      	movs	r2, #255	; 0xff
 8006884:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006888:	f001 fc3c 	bl	8008104 <vPortExitCritical>
}
 800688c:	bf00      	nop
 800688e:	3710      	adds	r7, #16
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}

08006894 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b084      	sub	sp, #16
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800689c:	f001 fc02 	bl	80080a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d102      	bne.n	80068ae <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80068a8:	2301      	movs	r3, #1
 80068aa:	60fb      	str	r3, [r7, #12]
 80068ac:	e001      	b.n	80068b2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80068ae:	2300      	movs	r3, #0
 80068b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80068b2:	f001 fc27 	bl	8008104 <vPortExitCritical>

	return xReturn;
 80068b6:	68fb      	ldr	r3, [r7, #12]
}
 80068b8:	4618      	mov	r0, r3
 80068ba:	3710      	adds	r7, #16
 80068bc:	46bd      	mov	sp, r7
 80068be:	bd80      	pop	{r7, pc}

080068c0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b084      	sub	sp, #16
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80068c8:	f001 fbec 	bl	80080a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068d4:	429a      	cmp	r2, r3
 80068d6:	d102      	bne.n	80068de <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80068d8:	2301      	movs	r3, #1
 80068da:	60fb      	str	r3, [r7, #12]
 80068dc:	e001      	b.n	80068e2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80068de:	2300      	movs	r3, #0
 80068e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80068e2:	f001 fc0f 	bl	8008104 <vPortExitCritical>

	return xReturn;
 80068e6:	68fb      	ldr	r3, [r7, #12]
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	3710      	adds	r7, #16
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bd80      	pop	{r7, pc}

080068f0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80068f0:	b480      	push	{r7}
 80068f2:	b085      	sub	sp, #20
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
 80068f8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80068fa:	2300      	movs	r3, #0
 80068fc:	60fb      	str	r3, [r7, #12]
 80068fe:	e014      	b.n	800692a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006900:	4a0f      	ldr	r2, [pc, #60]	; (8006940 <vQueueAddToRegistry+0x50>)
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d10b      	bne.n	8006924 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800690c:	490c      	ldr	r1, [pc, #48]	; (8006940 <vQueueAddToRegistry+0x50>)
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	683a      	ldr	r2, [r7, #0]
 8006912:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006916:	4a0a      	ldr	r2, [pc, #40]	; (8006940 <vQueueAddToRegistry+0x50>)
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	00db      	lsls	r3, r3, #3
 800691c:	4413      	add	r3, r2
 800691e:	687a      	ldr	r2, [r7, #4]
 8006920:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006922:	e006      	b.n	8006932 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	3301      	adds	r3, #1
 8006928:	60fb      	str	r3, [r7, #12]
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	2b07      	cmp	r3, #7
 800692e:	d9e7      	bls.n	8006900 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006930:	bf00      	nop
 8006932:	bf00      	nop
 8006934:	3714      	adds	r7, #20
 8006936:	46bd      	mov	sp, r7
 8006938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693c:	4770      	bx	lr
 800693e:	bf00      	nop
 8006940:	20001c5c 	.word	0x20001c5c

08006944 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006944:	b580      	push	{r7, lr}
 8006946:	b086      	sub	sp, #24
 8006948:	af00      	add	r7, sp, #0
 800694a:	60f8      	str	r0, [r7, #12]
 800694c:	60b9      	str	r1, [r7, #8]
 800694e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006954:	f001 fba6 	bl	80080a4 <vPortEnterCritical>
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800695e:	b25b      	sxtb	r3, r3
 8006960:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006964:	d103      	bne.n	800696e <vQueueWaitForMessageRestricted+0x2a>
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	2200      	movs	r2, #0
 800696a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800696e:	697b      	ldr	r3, [r7, #20]
 8006970:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006974:	b25b      	sxtb	r3, r3
 8006976:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800697a:	d103      	bne.n	8006984 <vQueueWaitForMessageRestricted+0x40>
 800697c:	697b      	ldr	r3, [r7, #20]
 800697e:	2200      	movs	r2, #0
 8006980:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006984:	f001 fbbe 	bl	8008104 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006988:	697b      	ldr	r3, [r7, #20]
 800698a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800698c:	2b00      	cmp	r3, #0
 800698e:	d106      	bne.n	800699e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	3324      	adds	r3, #36	; 0x24
 8006994:	687a      	ldr	r2, [r7, #4]
 8006996:	68b9      	ldr	r1, [r7, #8]
 8006998:	4618      	mov	r0, r3
 800699a:	f000 fc3b 	bl	8007214 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800699e:	6978      	ldr	r0, [r7, #20]
 80069a0:	f7ff ff26 	bl	80067f0 <prvUnlockQueue>
	}
 80069a4:	bf00      	nop
 80069a6:	3718      	adds	r7, #24
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}

080069ac <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b08e      	sub	sp, #56	; 0x38
 80069b0:	af04      	add	r7, sp, #16
 80069b2:	60f8      	str	r0, [r7, #12]
 80069b4:	60b9      	str	r1, [r7, #8]
 80069b6:	607a      	str	r2, [r7, #4]
 80069b8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80069ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d10a      	bne.n	80069d6 <xTaskCreateStatic+0x2a>
	__asm volatile
 80069c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069c4:	f383 8811 	msr	BASEPRI, r3
 80069c8:	f3bf 8f6f 	isb	sy
 80069cc:	f3bf 8f4f 	dsb	sy
 80069d0:	623b      	str	r3, [r7, #32]
}
 80069d2:	bf00      	nop
 80069d4:	e7fe      	b.n	80069d4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80069d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d10a      	bne.n	80069f2 <xTaskCreateStatic+0x46>
	__asm volatile
 80069dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069e0:	f383 8811 	msr	BASEPRI, r3
 80069e4:	f3bf 8f6f 	isb	sy
 80069e8:	f3bf 8f4f 	dsb	sy
 80069ec:	61fb      	str	r3, [r7, #28]
}
 80069ee:	bf00      	nop
 80069f0:	e7fe      	b.n	80069f0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80069f2:	235c      	movs	r3, #92	; 0x5c
 80069f4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	2b5c      	cmp	r3, #92	; 0x5c
 80069fa:	d00a      	beq.n	8006a12 <xTaskCreateStatic+0x66>
	__asm volatile
 80069fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a00:	f383 8811 	msr	BASEPRI, r3
 8006a04:	f3bf 8f6f 	isb	sy
 8006a08:	f3bf 8f4f 	dsb	sy
 8006a0c:	61bb      	str	r3, [r7, #24]
}
 8006a0e:	bf00      	nop
 8006a10:	e7fe      	b.n	8006a10 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006a12:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006a14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d01e      	beq.n	8006a58 <xTaskCreateStatic+0xac>
 8006a1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d01b      	beq.n	8006a58 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006a20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a22:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a28:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a2c:	2202      	movs	r2, #2
 8006a2e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006a32:	2300      	movs	r3, #0
 8006a34:	9303      	str	r3, [sp, #12]
 8006a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a38:	9302      	str	r3, [sp, #8]
 8006a3a:	f107 0314 	add.w	r3, r7, #20
 8006a3e:	9301      	str	r3, [sp, #4]
 8006a40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a42:	9300      	str	r3, [sp, #0]
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	687a      	ldr	r2, [r7, #4]
 8006a48:	68b9      	ldr	r1, [r7, #8]
 8006a4a:	68f8      	ldr	r0, [r7, #12]
 8006a4c:	f000 f850 	bl	8006af0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006a50:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006a52:	f000 f8dd 	bl	8006c10 <prvAddNewTaskToReadyList>
 8006a56:	e001      	b.n	8006a5c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006a58:	2300      	movs	r3, #0
 8006a5a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006a5c:	697b      	ldr	r3, [r7, #20]
	}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	3728      	adds	r7, #40	; 0x28
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}

08006a66 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006a66:	b580      	push	{r7, lr}
 8006a68:	b08c      	sub	sp, #48	; 0x30
 8006a6a:	af04      	add	r7, sp, #16
 8006a6c:	60f8      	str	r0, [r7, #12]
 8006a6e:	60b9      	str	r1, [r7, #8]
 8006a70:	603b      	str	r3, [r7, #0]
 8006a72:	4613      	mov	r3, r2
 8006a74:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006a76:	88fb      	ldrh	r3, [r7, #6]
 8006a78:	009b      	lsls	r3, r3, #2
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	f001 fc34 	bl	80082e8 <pvPortMalloc>
 8006a80:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006a82:	697b      	ldr	r3, [r7, #20]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d00e      	beq.n	8006aa6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006a88:	205c      	movs	r0, #92	; 0x5c
 8006a8a:	f001 fc2d 	bl	80082e8 <pvPortMalloc>
 8006a8e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006a90:	69fb      	ldr	r3, [r7, #28]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d003      	beq.n	8006a9e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006a96:	69fb      	ldr	r3, [r7, #28]
 8006a98:	697a      	ldr	r2, [r7, #20]
 8006a9a:	631a      	str	r2, [r3, #48]	; 0x30
 8006a9c:	e005      	b.n	8006aaa <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006a9e:	6978      	ldr	r0, [r7, #20]
 8006aa0:	f001 fcee 	bl	8008480 <vPortFree>
 8006aa4:	e001      	b.n	8006aaa <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006aaa:	69fb      	ldr	r3, [r7, #28]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d017      	beq.n	8006ae0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006ab0:	69fb      	ldr	r3, [r7, #28]
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006ab8:	88fa      	ldrh	r2, [r7, #6]
 8006aba:	2300      	movs	r3, #0
 8006abc:	9303      	str	r3, [sp, #12]
 8006abe:	69fb      	ldr	r3, [r7, #28]
 8006ac0:	9302      	str	r3, [sp, #8]
 8006ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ac4:	9301      	str	r3, [sp, #4]
 8006ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ac8:	9300      	str	r3, [sp, #0]
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	68b9      	ldr	r1, [r7, #8]
 8006ace:	68f8      	ldr	r0, [r7, #12]
 8006ad0:	f000 f80e 	bl	8006af0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006ad4:	69f8      	ldr	r0, [r7, #28]
 8006ad6:	f000 f89b 	bl	8006c10 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006ada:	2301      	movs	r3, #1
 8006adc:	61bb      	str	r3, [r7, #24]
 8006ade:	e002      	b.n	8006ae6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006ae0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006ae4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006ae6:	69bb      	ldr	r3, [r7, #24]
	}
 8006ae8:	4618      	mov	r0, r3
 8006aea:	3720      	adds	r7, #32
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bd80      	pop	{r7, pc}

08006af0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b088      	sub	sp, #32
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	60f8      	str	r0, [r7, #12]
 8006af8:	60b9      	str	r1, [r7, #8]
 8006afa:	607a      	str	r2, [r7, #4]
 8006afc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b00:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	009b      	lsls	r3, r3, #2
 8006b06:	461a      	mov	r2, r3
 8006b08:	21a5      	movs	r1, #165	; 0xa5
 8006b0a:	f001 fe0f 	bl	800872c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006b18:	3b01      	subs	r3, #1
 8006b1a:	009b      	lsls	r3, r3, #2
 8006b1c:	4413      	add	r3, r2
 8006b1e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006b20:	69bb      	ldr	r3, [r7, #24]
 8006b22:	f023 0307 	bic.w	r3, r3, #7
 8006b26:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006b28:	69bb      	ldr	r3, [r7, #24]
 8006b2a:	f003 0307 	and.w	r3, r3, #7
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d00a      	beq.n	8006b48 <prvInitialiseNewTask+0x58>
	__asm volatile
 8006b32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b36:	f383 8811 	msr	BASEPRI, r3
 8006b3a:	f3bf 8f6f 	isb	sy
 8006b3e:	f3bf 8f4f 	dsb	sy
 8006b42:	617b      	str	r3, [r7, #20]
}
 8006b44:	bf00      	nop
 8006b46:	e7fe      	b.n	8006b46 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d01f      	beq.n	8006b8e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006b4e:	2300      	movs	r3, #0
 8006b50:	61fb      	str	r3, [r7, #28]
 8006b52:	e012      	b.n	8006b7a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006b54:	68ba      	ldr	r2, [r7, #8]
 8006b56:	69fb      	ldr	r3, [r7, #28]
 8006b58:	4413      	add	r3, r2
 8006b5a:	7819      	ldrb	r1, [r3, #0]
 8006b5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b5e:	69fb      	ldr	r3, [r7, #28]
 8006b60:	4413      	add	r3, r2
 8006b62:	3334      	adds	r3, #52	; 0x34
 8006b64:	460a      	mov	r2, r1
 8006b66:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006b68:	68ba      	ldr	r2, [r7, #8]
 8006b6a:	69fb      	ldr	r3, [r7, #28]
 8006b6c:	4413      	add	r3, r2
 8006b6e:	781b      	ldrb	r3, [r3, #0]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d006      	beq.n	8006b82 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006b74:	69fb      	ldr	r3, [r7, #28]
 8006b76:	3301      	adds	r3, #1
 8006b78:	61fb      	str	r3, [r7, #28]
 8006b7a:	69fb      	ldr	r3, [r7, #28]
 8006b7c:	2b0f      	cmp	r3, #15
 8006b7e:	d9e9      	bls.n	8006b54 <prvInitialiseNewTask+0x64>
 8006b80:	e000      	b.n	8006b84 <prvInitialiseNewTask+0x94>
			{
				break;
 8006b82:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006b84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b86:	2200      	movs	r2, #0
 8006b88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006b8c:	e003      	b.n	8006b96 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b90:	2200      	movs	r2, #0
 8006b92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006b96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b98:	2b37      	cmp	r3, #55	; 0x37
 8006b9a:	d901      	bls.n	8006ba0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006b9c:	2337      	movs	r3, #55	; 0x37
 8006b9e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ba2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ba4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006ba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ba8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006baa:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006bac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bae:	2200      	movs	r2, #0
 8006bb0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006bb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bb4:	3304      	adds	r3, #4
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	f7ff f978 	bl	8005eac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bbe:	3318      	adds	r3, #24
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	f7ff f973 	bl	8005eac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006bca:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bce:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bd4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006bd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006bda:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006bdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bde:	2200      	movs	r2, #0
 8006be0:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006be2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006be4:	2200      	movs	r2, #0
 8006be6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006bea:	683a      	ldr	r2, [r7, #0]
 8006bec:	68f9      	ldr	r1, [r7, #12]
 8006bee:	69b8      	ldr	r0, [r7, #24]
 8006bf0:	f001 f928 	bl	8007e44 <pxPortInitialiseStack>
 8006bf4:	4602      	mov	r2, r0
 8006bf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bf8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006bfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d002      	beq.n	8006c06 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006c00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c02:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006c06:	bf00      	nop
 8006c08:	3720      	adds	r7, #32
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}
	...

08006c10 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b082      	sub	sp, #8
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006c18:	f001 fa44 	bl	80080a4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006c1c:	4b2d      	ldr	r3, [pc, #180]	; (8006cd4 <prvAddNewTaskToReadyList+0xc4>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	3301      	adds	r3, #1
 8006c22:	4a2c      	ldr	r2, [pc, #176]	; (8006cd4 <prvAddNewTaskToReadyList+0xc4>)
 8006c24:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006c26:	4b2c      	ldr	r3, [pc, #176]	; (8006cd8 <prvAddNewTaskToReadyList+0xc8>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d109      	bne.n	8006c42 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006c2e:	4a2a      	ldr	r2, [pc, #168]	; (8006cd8 <prvAddNewTaskToReadyList+0xc8>)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006c34:	4b27      	ldr	r3, [pc, #156]	; (8006cd4 <prvAddNewTaskToReadyList+0xc4>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	d110      	bne.n	8006c5e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006c3c:	f000 fc16 	bl	800746c <prvInitialiseTaskLists>
 8006c40:	e00d      	b.n	8006c5e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006c42:	4b26      	ldr	r3, [pc, #152]	; (8006cdc <prvAddNewTaskToReadyList+0xcc>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d109      	bne.n	8006c5e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006c4a:	4b23      	ldr	r3, [pc, #140]	; (8006cd8 <prvAddNewTaskToReadyList+0xc8>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c54:	429a      	cmp	r2, r3
 8006c56:	d802      	bhi.n	8006c5e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006c58:	4a1f      	ldr	r2, [pc, #124]	; (8006cd8 <prvAddNewTaskToReadyList+0xc8>)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006c5e:	4b20      	ldr	r3, [pc, #128]	; (8006ce0 <prvAddNewTaskToReadyList+0xd0>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	3301      	adds	r3, #1
 8006c64:	4a1e      	ldr	r2, [pc, #120]	; (8006ce0 <prvAddNewTaskToReadyList+0xd0>)
 8006c66:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006c68:	4b1d      	ldr	r3, [pc, #116]	; (8006ce0 <prvAddNewTaskToReadyList+0xd0>)
 8006c6a:	681a      	ldr	r2, [r3, #0]
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c74:	4b1b      	ldr	r3, [pc, #108]	; (8006ce4 <prvAddNewTaskToReadyList+0xd4>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d903      	bls.n	8006c84 <prvAddNewTaskToReadyList+0x74>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c80:	4a18      	ldr	r2, [pc, #96]	; (8006ce4 <prvAddNewTaskToReadyList+0xd4>)
 8006c82:	6013      	str	r3, [r2, #0]
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c88:	4613      	mov	r3, r2
 8006c8a:	009b      	lsls	r3, r3, #2
 8006c8c:	4413      	add	r3, r2
 8006c8e:	009b      	lsls	r3, r3, #2
 8006c90:	4a15      	ldr	r2, [pc, #84]	; (8006ce8 <prvAddNewTaskToReadyList+0xd8>)
 8006c92:	441a      	add	r2, r3
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	3304      	adds	r3, #4
 8006c98:	4619      	mov	r1, r3
 8006c9a:	4610      	mov	r0, r2
 8006c9c:	f7ff f913 	bl	8005ec6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006ca0:	f001 fa30 	bl	8008104 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006ca4:	4b0d      	ldr	r3, [pc, #52]	; (8006cdc <prvAddNewTaskToReadyList+0xcc>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d00e      	beq.n	8006cca <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006cac:	4b0a      	ldr	r3, [pc, #40]	; (8006cd8 <prvAddNewTaskToReadyList+0xc8>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cb6:	429a      	cmp	r2, r3
 8006cb8:	d207      	bcs.n	8006cca <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006cba:	4b0c      	ldr	r3, [pc, #48]	; (8006cec <prvAddNewTaskToReadyList+0xdc>)
 8006cbc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006cc0:	601a      	str	r2, [r3, #0]
 8006cc2:	f3bf 8f4f 	dsb	sy
 8006cc6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006cca:	bf00      	nop
 8006ccc:	3708      	adds	r7, #8
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}
 8006cd2:	bf00      	nop
 8006cd4:	20000da4 	.word	0x20000da4
 8006cd8:	200008d0 	.word	0x200008d0
 8006cdc:	20000db0 	.word	0x20000db0
 8006ce0:	20000dc0 	.word	0x20000dc0
 8006ce4:	20000dac 	.word	0x20000dac
 8006ce8:	200008d4 	.word	0x200008d4
 8006cec:	e000ed04 	.word	0xe000ed04

08006cf0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b084      	sub	sp, #16
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d017      	beq.n	8006d32 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006d02:	4b13      	ldr	r3, [pc, #76]	; (8006d50 <vTaskDelay+0x60>)
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d00a      	beq.n	8006d20 <vTaskDelay+0x30>
	__asm volatile
 8006d0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d0e:	f383 8811 	msr	BASEPRI, r3
 8006d12:	f3bf 8f6f 	isb	sy
 8006d16:	f3bf 8f4f 	dsb	sy
 8006d1a:	60bb      	str	r3, [r7, #8]
}
 8006d1c:	bf00      	nop
 8006d1e:	e7fe      	b.n	8006d1e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006d20:	f000 f880 	bl	8006e24 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006d24:	2100      	movs	r1, #0
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f000 fcea 	bl	8007700 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006d2c:	f000 f888 	bl	8006e40 <xTaskResumeAll>
 8006d30:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d107      	bne.n	8006d48 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006d38:	4b06      	ldr	r3, [pc, #24]	; (8006d54 <vTaskDelay+0x64>)
 8006d3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d3e:	601a      	str	r2, [r3, #0]
 8006d40:	f3bf 8f4f 	dsb	sy
 8006d44:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006d48:	bf00      	nop
 8006d4a:	3710      	adds	r7, #16
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bd80      	pop	{r7, pc}
 8006d50:	20000dcc 	.word	0x20000dcc
 8006d54:	e000ed04 	.word	0xe000ed04

08006d58 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b08a      	sub	sp, #40	; 0x28
 8006d5c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006d5e:	2300      	movs	r3, #0
 8006d60:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006d62:	2300      	movs	r3, #0
 8006d64:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006d66:	463a      	mov	r2, r7
 8006d68:	1d39      	adds	r1, r7, #4
 8006d6a:	f107 0308 	add.w	r3, r7, #8
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f7ff f848 	bl	8005e04 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006d74:	6839      	ldr	r1, [r7, #0]
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	68ba      	ldr	r2, [r7, #8]
 8006d7a:	9202      	str	r2, [sp, #8]
 8006d7c:	9301      	str	r3, [sp, #4]
 8006d7e:	2300      	movs	r3, #0
 8006d80:	9300      	str	r3, [sp, #0]
 8006d82:	2300      	movs	r3, #0
 8006d84:	460a      	mov	r2, r1
 8006d86:	4921      	ldr	r1, [pc, #132]	; (8006e0c <vTaskStartScheduler+0xb4>)
 8006d88:	4821      	ldr	r0, [pc, #132]	; (8006e10 <vTaskStartScheduler+0xb8>)
 8006d8a:	f7ff fe0f 	bl	80069ac <xTaskCreateStatic>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	4a20      	ldr	r2, [pc, #128]	; (8006e14 <vTaskStartScheduler+0xbc>)
 8006d92:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006d94:	4b1f      	ldr	r3, [pc, #124]	; (8006e14 <vTaskStartScheduler+0xbc>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d002      	beq.n	8006da2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	617b      	str	r3, [r7, #20]
 8006da0:	e001      	b.n	8006da6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006da2:	2300      	movs	r3, #0
 8006da4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	2b01      	cmp	r3, #1
 8006daa:	d102      	bne.n	8006db2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006dac:	f000 fcfc 	bl	80077a8 <xTimerCreateTimerTask>
 8006db0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	d116      	bne.n	8006de6 <vTaskStartScheduler+0x8e>
	__asm volatile
 8006db8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dbc:	f383 8811 	msr	BASEPRI, r3
 8006dc0:	f3bf 8f6f 	isb	sy
 8006dc4:	f3bf 8f4f 	dsb	sy
 8006dc8:	613b      	str	r3, [r7, #16]
}
 8006dca:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006dcc:	4b12      	ldr	r3, [pc, #72]	; (8006e18 <vTaskStartScheduler+0xc0>)
 8006dce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006dd2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006dd4:	4b11      	ldr	r3, [pc, #68]	; (8006e1c <vTaskStartScheduler+0xc4>)
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006dda:	4b11      	ldr	r3, [pc, #68]	; (8006e20 <vTaskStartScheduler+0xc8>)
 8006ddc:	2200      	movs	r2, #0
 8006dde:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006de0:	f001 f8be 	bl	8007f60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006de4:	e00e      	b.n	8006e04 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006dec:	d10a      	bne.n	8006e04 <vTaskStartScheduler+0xac>
	__asm volatile
 8006dee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006df2:	f383 8811 	msr	BASEPRI, r3
 8006df6:	f3bf 8f6f 	isb	sy
 8006dfa:	f3bf 8f4f 	dsb	sy
 8006dfe:	60fb      	str	r3, [r7, #12]
}
 8006e00:	bf00      	nop
 8006e02:	e7fe      	b.n	8006e02 <vTaskStartScheduler+0xaa>
}
 8006e04:	bf00      	nop
 8006e06:	3718      	adds	r7, #24
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}
 8006e0c:	0800b14c 	.word	0x0800b14c
 8006e10:	0800743d 	.word	0x0800743d
 8006e14:	20000dc8 	.word	0x20000dc8
 8006e18:	20000dc4 	.word	0x20000dc4
 8006e1c:	20000db0 	.word	0x20000db0
 8006e20:	20000da8 	.word	0x20000da8

08006e24 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006e24:	b480      	push	{r7}
 8006e26:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006e28:	4b04      	ldr	r3, [pc, #16]	; (8006e3c <vTaskSuspendAll+0x18>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	3301      	adds	r3, #1
 8006e2e:	4a03      	ldr	r2, [pc, #12]	; (8006e3c <vTaskSuspendAll+0x18>)
 8006e30:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006e32:	bf00      	nop
 8006e34:	46bd      	mov	sp, r7
 8006e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3a:	4770      	bx	lr
 8006e3c:	20000dcc 	.word	0x20000dcc

08006e40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b084      	sub	sp, #16
 8006e44:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006e46:	2300      	movs	r3, #0
 8006e48:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006e4e:	4b42      	ldr	r3, [pc, #264]	; (8006f58 <xTaskResumeAll+0x118>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d10a      	bne.n	8006e6c <xTaskResumeAll+0x2c>
	__asm volatile
 8006e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e5a:	f383 8811 	msr	BASEPRI, r3
 8006e5e:	f3bf 8f6f 	isb	sy
 8006e62:	f3bf 8f4f 	dsb	sy
 8006e66:	603b      	str	r3, [r7, #0]
}
 8006e68:	bf00      	nop
 8006e6a:	e7fe      	b.n	8006e6a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006e6c:	f001 f91a 	bl	80080a4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006e70:	4b39      	ldr	r3, [pc, #228]	; (8006f58 <xTaskResumeAll+0x118>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	3b01      	subs	r3, #1
 8006e76:	4a38      	ldr	r2, [pc, #224]	; (8006f58 <xTaskResumeAll+0x118>)
 8006e78:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e7a:	4b37      	ldr	r3, [pc, #220]	; (8006f58 <xTaskResumeAll+0x118>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d162      	bne.n	8006f48 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006e82:	4b36      	ldr	r3, [pc, #216]	; (8006f5c <xTaskResumeAll+0x11c>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d05e      	beq.n	8006f48 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006e8a:	e02f      	b.n	8006eec <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e8c:	4b34      	ldr	r3, [pc, #208]	; (8006f60 <xTaskResumeAll+0x120>)
 8006e8e:	68db      	ldr	r3, [r3, #12]
 8006e90:	68db      	ldr	r3, [r3, #12]
 8006e92:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	3318      	adds	r3, #24
 8006e98:	4618      	mov	r0, r3
 8006e9a:	f7ff f871 	bl	8005f80 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	3304      	adds	r3, #4
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f7ff f86c 	bl	8005f80 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006eac:	4b2d      	ldr	r3, [pc, #180]	; (8006f64 <xTaskResumeAll+0x124>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	429a      	cmp	r2, r3
 8006eb2:	d903      	bls.n	8006ebc <xTaskResumeAll+0x7c>
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006eb8:	4a2a      	ldr	r2, [pc, #168]	; (8006f64 <xTaskResumeAll+0x124>)
 8006eba:	6013      	str	r3, [r2, #0]
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ec0:	4613      	mov	r3, r2
 8006ec2:	009b      	lsls	r3, r3, #2
 8006ec4:	4413      	add	r3, r2
 8006ec6:	009b      	lsls	r3, r3, #2
 8006ec8:	4a27      	ldr	r2, [pc, #156]	; (8006f68 <xTaskResumeAll+0x128>)
 8006eca:	441a      	add	r2, r3
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	3304      	adds	r3, #4
 8006ed0:	4619      	mov	r1, r3
 8006ed2:	4610      	mov	r0, r2
 8006ed4:	f7fe fff7 	bl	8005ec6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006edc:	4b23      	ldr	r3, [pc, #140]	; (8006f6c <xTaskResumeAll+0x12c>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ee2:	429a      	cmp	r2, r3
 8006ee4:	d302      	bcc.n	8006eec <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006ee6:	4b22      	ldr	r3, [pc, #136]	; (8006f70 <xTaskResumeAll+0x130>)
 8006ee8:	2201      	movs	r2, #1
 8006eea:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006eec:	4b1c      	ldr	r3, [pc, #112]	; (8006f60 <xTaskResumeAll+0x120>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d1cb      	bne.n	8006e8c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d001      	beq.n	8006efe <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006efa:	f000 fb55 	bl	80075a8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006efe:	4b1d      	ldr	r3, [pc, #116]	; (8006f74 <xTaskResumeAll+0x134>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d010      	beq.n	8006f2c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006f0a:	f000 f847 	bl	8006f9c <xTaskIncrementTick>
 8006f0e:	4603      	mov	r3, r0
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d002      	beq.n	8006f1a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006f14:	4b16      	ldr	r3, [pc, #88]	; (8006f70 <xTaskResumeAll+0x130>)
 8006f16:	2201      	movs	r2, #1
 8006f18:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	3b01      	subs	r3, #1
 8006f1e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d1f1      	bne.n	8006f0a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006f26:	4b13      	ldr	r3, [pc, #76]	; (8006f74 <xTaskResumeAll+0x134>)
 8006f28:	2200      	movs	r2, #0
 8006f2a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006f2c:	4b10      	ldr	r3, [pc, #64]	; (8006f70 <xTaskResumeAll+0x130>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d009      	beq.n	8006f48 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006f34:	2301      	movs	r3, #1
 8006f36:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006f38:	4b0f      	ldr	r3, [pc, #60]	; (8006f78 <xTaskResumeAll+0x138>)
 8006f3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f3e:	601a      	str	r2, [r3, #0]
 8006f40:	f3bf 8f4f 	dsb	sy
 8006f44:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006f48:	f001 f8dc 	bl	8008104 <vPortExitCritical>

	return xAlreadyYielded;
 8006f4c:	68bb      	ldr	r3, [r7, #8]
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3710      	adds	r7, #16
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}
 8006f56:	bf00      	nop
 8006f58:	20000dcc 	.word	0x20000dcc
 8006f5c:	20000da4 	.word	0x20000da4
 8006f60:	20000d64 	.word	0x20000d64
 8006f64:	20000dac 	.word	0x20000dac
 8006f68:	200008d4 	.word	0x200008d4
 8006f6c:	200008d0 	.word	0x200008d0
 8006f70:	20000db8 	.word	0x20000db8
 8006f74:	20000db4 	.word	0x20000db4
 8006f78:	e000ed04 	.word	0xe000ed04

08006f7c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006f7c:	b480      	push	{r7}
 8006f7e:	b083      	sub	sp, #12
 8006f80:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006f82:	4b05      	ldr	r3, [pc, #20]	; (8006f98 <xTaskGetTickCount+0x1c>)
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006f88:	687b      	ldr	r3, [r7, #4]
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	370c      	adds	r7, #12
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f94:	4770      	bx	lr
 8006f96:	bf00      	nop
 8006f98:	20000da8 	.word	0x20000da8

08006f9c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b086      	sub	sp, #24
 8006fa0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006fa6:	4b4f      	ldr	r3, [pc, #316]	; (80070e4 <xTaskIncrementTick+0x148>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	f040 808f 	bne.w	80070ce <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006fb0:	4b4d      	ldr	r3, [pc, #308]	; (80070e8 <xTaskIncrementTick+0x14c>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	3301      	adds	r3, #1
 8006fb6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006fb8:	4a4b      	ldr	r2, [pc, #300]	; (80070e8 <xTaskIncrementTick+0x14c>)
 8006fba:	693b      	ldr	r3, [r7, #16]
 8006fbc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d120      	bne.n	8007006 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006fc4:	4b49      	ldr	r3, [pc, #292]	; (80070ec <xTaskIncrementTick+0x150>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d00a      	beq.n	8006fe4 <xTaskIncrementTick+0x48>
	__asm volatile
 8006fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fd2:	f383 8811 	msr	BASEPRI, r3
 8006fd6:	f3bf 8f6f 	isb	sy
 8006fda:	f3bf 8f4f 	dsb	sy
 8006fde:	603b      	str	r3, [r7, #0]
}
 8006fe0:	bf00      	nop
 8006fe2:	e7fe      	b.n	8006fe2 <xTaskIncrementTick+0x46>
 8006fe4:	4b41      	ldr	r3, [pc, #260]	; (80070ec <xTaskIncrementTick+0x150>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	60fb      	str	r3, [r7, #12]
 8006fea:	4b41      	ldr	r3, [pc, #260]	; (80070f0 <xTaskIncrementTick+0x154>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a3f      	ldr	r2, [pc, #252]	; (80070ec <xTaskIncrementTick+0x150>)
 8006ff0:	6013      	str	r3, [r2, #0]
 8006ff2:	4a3f      	ldr	r2, [pc, #252]	; (80070f0 <xTaskIncrementTick+0x154>)
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	6013      	str	r3, [r2, #0]
 8006ff8:	4b3e      	ldr	r3, [pc, #248]	; (80070f4 <xTaskIncrementTick+0x158>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	3301      	adds	r3, #1
 8006ffe:	4a3d      	ldr	r2, [pc, #244]	; (80070f4 <xTaskIncrementTick+0x158>)
 8007000:	6013      	str	r3, [r2, #0]
 8007002:	f000 fad1 	bl	80075a8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007006:	4b3c      	ldr	r3, [pc, #240]	; (80070f8 <xTaskIncrementTick+0x15c>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	693a      	ldr	r2, [r7, #16]
 800700c:	429a      	cmp	r2, r3
 800700e:	d349      	bcc.n	80070a4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007010:	4b36      	ldr	r3, [pc, #216]	; (80070ec <xTaskIncrementTick+0x150>)
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d104      	bne.n	8007024 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800701a:	4b37      	ldr	r3, [pc, #220]	; (80070f8 <xTaskIncrementTick+0x15c>)
 800701c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007020:	601a      	str	r2, [r3, #0]
					break;
 8007022:	e03f      	b.n	80070a4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007024:	4b31      	ldr	r3, [pc, #196]	; (80070ec <xTaskIncrementTick+0x150>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	68db      	ldr	r3, [r3, #12]
 800702a:	68db      	ldr	r3, [r3, #12]
 800702c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	685b      	ldr	r3, [r3, #4]
 8007032:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007034:	693a      	ldr	r2, [r7, #16]
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	429a      	cmp	r2, r3
 800703a:	d203      	bcs.n	8007044 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800703c:	4a2e      	ldr	r2, [pc, #184]	; (80070f8 <xTaskIncrementTick+0x15c>)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007042:	e02f      	b.n	80070a4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	3304      	adds	r3, #4
 8007048:	4618      	mov	r0, r3
 800704a:	f7fe ff99 	bl	8005f80 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800704e:	68bb      	ldr	r3, [r7, #8]
 8007050:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007052:	2b00      	cmp	r3, #0
 8007054:	d004      	beq.n	8007060 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007056:	68bb      	ldr	r3, [r7, #8]
 8007058:	3318      	adds	r3, #24
 800705a:	4618      	mov	r0, r3
 800705c:	f7fe ff90 	bl	8005f80 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007060:	68bb      	ldr	r3, [r7, #8]
 8007062:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007064:	4b25      	ldr	r3, [pc, #148]	; (80070fc <xTaskIncrementTick+0x160>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	429a      	cmp	r2, r3
 800706a:	d903      	bls.n	8007074 <xTaskIncrementTick+0xd8>
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007070:	4a22      	ldr	r2, [pc, #136]	; (80070fc <xTaskIncrementTick+0x160>)
 8007072:	6013      	str	r3, [r2, #0]
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007078:	4613      	mov	r3, r2
 800707a:	009b      	lsls	r3, r3, #2
 800707c:	4413      	add	r3, r2
 800707e:	009b      	lsls	r3, r3, #2
 8007080:	4a1f      	ldr	r2, [pc, #124]	; (8007100 <xTaskIncrementTick+0x164>)
 8007082:	441a      	add	r2, r3
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	3304      	adds	r3, #4
 8007088:	4619      	mov	r1, r3
 800708a:	4610      	mov	r0, r2
 800708c:	f7fe ff1b 	bl	8005ec6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007094:	4b1b      	ldr	r3, [pc, #108]	; (8007104 <xTaskIncrementTick+0x168>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800709a:	429a      	cmp	r2, r3
 800709c:	d3b8      	bcc.n	8007010 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800709e:	2301      	movs	r3, #1
 80070a0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80070a2:	e7b5      	b.n	8007010 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80070a4:	4b17      	ldr	r3, [pc, #92]	; (8007104 <xTaskIncrementTick+0x168>)
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070aa:	4915      	ldr	r1, [pc, #84]	; (8007100 <xTaskIncrementTick+0x164>)
 80070ac:	4613      	mov	r3, r2
 80070ae:	009b      	lsls	r3, r3, #2
 80070b0:	4413      	add	r3, r2
 80070b2:	009b      	lsls	r3, r3, #2
 80070b4:	440b      	add	r3, r1
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	d901      	bls.n	80070c0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80070bc:	2301      	movs	r3, #1
 80070be:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80070c0:	4b11      	ldr	r3, [pc, #68]	; (8007108 <xTaskIncrementTick+0x16c>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d007      	beq.n	80070d8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80070c8:	2301      	movs	r3, #1
 80070ca:	617b      	str	r3, [r7, #20]
 80070cc:	e004      	b.n	80070d8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80070ce:	4b0f      	ldr	r3, [pc, #60]	; (800710c <xTaskIncrementTick+0x170>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	3301      	adds	r3, #1
 80070d4:	4a0d      	ldr	r2, [pc, #52]	; (800710c <xTaskIncrementTick+0x170>)
 80070d6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80070d8:	697b      	ldr	r3, [r7, #20]
}
 80070da:	4618      	mov	r0, r3
 80070dc:	3718      	adds	r7, #24
 80070de:	46bd      	mov	sp, r7
 80070e0:	bd80      	pop	{r7, pc}
 80070e2:	bf00      	nop
 80070e4:	20000dcc 	.word	0x20000dcc
 80070e8:	20000da8 	.word	0x20000da8
 80070ec:	20000d5c 	.word	0x20000d5c
 80070f0:	20000d60 	.word	0x20000d60
 80070f4:	20000dbc 	.word	0x20000dbc
 80070f8:	20000dc4 	.word	0x20000dc4
 80070fc:	20000dac 	.word	0x20000dac
 8007100:	200008d4 	.word	0x200008d4
 8007104:	200008d0 	.word	0x200008d0
 8007108:	20000db8 	.word	0x20000db8
 800710c:	20000db4 	.word	0x20000db4

08007110 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007110:	b480      	push	{r7}
 8007112:	b085      	sub	sp, #20
 8007114:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007116:	4b28      	ldr	r3, [pc, #160]	; (80071b8 <vTaskSwitchContext+0xa8>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d003      	beq.n	8007126 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800711e:	4b27      	ldr	r3, [pc, #156]	; (80071bc <vTaskSwitchContext+0xac>)
 8007120:	2201      	movs	r2, #1
 8007122:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007124:	e041      	b.n	80071aa <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8007126:	4b25      	ldr	r3, [pc, #148]	; (80071bc <vTaskSwitchContext+0xac>)
 8007128:	2200      	movs	r2, #0
 800712a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800712c:	4b24      	ldr	r3, [pc, #144]	; (80071c0 <vTaskSwitchContext+0xb0>)
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	60fb      	str	r3, [r7, #12]
 8007132:	e010      	b.n	8007156 <vTaskSwitchContext+0x46>
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d10a      	bne.n	8007150 <vTaskSwitchContext+0x40>
	__asm volatile
 800713a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800713e:	f383 8811 	msr	BASEPRI, r3
 8007142:	f3bf 8f6f 	isb	sy
 8007146:	f3bf 8f4f 	dsb	sy
 800714a:	607b      	str	r3, [r7, #4]
}
 800714c:	bf00      	nop
 800714e:	e7fe      	b.n	800714e <vTaskSwitchContext+0x3e>
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	3b01      	subs	r3, #1
 8007154:	60fb      	str	r3, [r7, #12]
 8007156:	491b      	ldr	r1, [pc, #108]	; (80071c4 <vTaskSwitchContext+0xb4>)
 8007158:	68fa      	ldr	r2, [r7, #12]
 800715a:	4613      	mov	r3, r2
 800715c:	009b      	lsls	r3, r3, #2
 800715e:	4413      	add	r3, r2
 8007160:	009b      	lsls	r3, r3, #2
 8007162:	440b      	add	r3, r1
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d0e4      	beq.n	8007134 <vTaskSwitchContext+0x24>
 800716a:	68fa      	ldr	r2, [r7, #12]
 800716c:	4613      	mov	r3, r2
 800716e:	009b      	lsls	r3, r3, #2
 8007170:	4413      	add	r3, r2
 8007172:	009b      	lsls	r3, r3, #2
 8007174:	4a13      	ldr	r2, [pc, #76]	; (80071c4 <vTaskSwitchContext+0xb4>)
 8007176:	4413      	add	r3, r2
 8007178:	60bb      	str	r3, [r7, #8]
 800717a:	68bb      	ldr	r3, [r7, #8]
 800717c:	685b      	ldr	r3, [r3, #4]
 800717e:	685a      	ldr	r2, [r3, #4]
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	605a      	str	r2, [r3, #4]
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	685a      	ldr	r2, [r3, #4]
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	3308      	adds	r3, #8
 800718c:	429a      	cmp	r2, r3
 800718e:	d104      	bne.n	800719a <vTaskSwitchContext+0x8a>
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	685a      	ldr	r2, [r3, #4]
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	605a      	str	r2, [r3, #4]
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	68db      	ldr	r3, [r3, #12]
 80071a0:	4a09      	ldr	r2, [pc, #36]	; (80071c8 <vTaskSwitchContext+0xb8>)
 80071a2:	6013      	str	r3, [r2, #0]
 80071a4:	4a06      	ldr	r2, [pc, #24]	; (80071c0 <vTaskSwitchContext+0xb0>)
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	6013      	str	r3, [r2, #0]
}
 80071aa:	bf00      	nop
 80071ac:	3714      	adds	r7, #20
 80071ae:	46bd      	mov	sp, r7
 80071b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b4:	4770      	bx	lr
 80071b6:	bf00      	nop
 80071b8:	20000dcc 	.word	0x20000dcc
 80071bc:	20000db8 	.word	0x20000db8
 80071c0:	20000dac 	.word	0x20000dac
 80071c4:	200008d4 	.word	0x200008d4
 80071c8:	200008d0 	.word	0x200008d0

080071cc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b084      	sub	sp, #16
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
 80071d4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d10a      	bne.n	80071f2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80071dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071e0:	f383 8811 	msr	BASEPRI, r3
 80071e4:	f3bf 8f6f 	isb	sy
 80071e8:	f3bf 8f4f 	dsb	sy
 80071ec:	60fb      	str	r3, [r7, #12]
}
 80071ee:	bf00      	nop
 80071f0:	e7fe      	b.n	80071f0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80071f2:	4b07      	ldr	r3, [pc, #28]	; (8007210 <vTaskPlaceOnEventList+0x44>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	3318      	adds	r3, #24
 80071f8:	4619      	mov	r1, r3
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f7fe fe87 	bl	8005f0e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007200:	2101      	movs	r1, #1
 8007202:	6838      	ldr	r0, [r7, #0]
 8007204:	f000 fa7c 	bl	8007700 <prvAddCurrentTaskToDelayedList>
}
 8007208:	bf00      	nop
 800720a:	3710      	adds	r7, #16
 800720c:	46bd      	mov	sp, r7
 800720e:	bd80      	pop	{r7, pc}
 8007210:	200008d0 	.word	0x200008d0

08007214 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007214:	b580      	push	{r7, lr}
 8007216:	b086      	sub	sp, #24
 8007218:	af00      	add	r7, sp, #0
 800721a:	60f8      	str	r0, [r7, #12]
 800721c:	60b9      	str	r1, [r7, #8]
 800721e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d10a      	bne.n	800723c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800722a:	f383 8811 	msr	BASEPRI, r3
 800722e:	f3bf 8f6f 	isb	sy
 8007232:	f3bf 8f4f 	dsb	sy
 8007236:	617b      	str	r3, [r7, #20]
}
 8007238:	bf00      	nop
 800723a:	e7fe      	b.n	800723a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800723c:	4b0a      	ldr	r3, [pc, #40]	; (8007268 <vTaskPlaceOnEventListRestricted+0x54>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	3318      	adds	r3, #24
 8007242:	4619      	mov	r1, r3
 8007244:	68f8      	ldr	r0, [r7, #12]
 8007246:	f7fe fe3e 	bl	8005ec6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d002      	beq.n	8007256 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007250:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007254:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007256:	6879      	ldr	r1, [r7, #4]
 8007258:	68b8      	ldr	r0, [r7, #8]
 800725a:	f000 fa51 	bl	8007700 <prvAddCurrentTaskToDelayedList>
	}
 800725e:	bf00      	nop
 8007260:	3718      	adds	r7, #24
 8007262:	46bd      	mov	sp, r7
 8007264:	bd80      	pop	{r7, pc}
 8007266:	bf00      	nop
 8007268:	200008d0 	.word	0x200008d0

0800726c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b086      	sub	sp, #24
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	68db      	ldr	r3, [r3, #12]
 8007278:	68db      	ldr	r3, [r3, #12]
 800727a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800727c:	693b      	ldr	r3, [r7, #16]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d10a      	bne.n	8007298 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007282:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007286:	f383 8811 	msr	BASEPRI, r3
 800728a:	f3bf 8f6f 	isb	sy
 800728e:	f3bf 8f4f 	dsb	sy
 8007292:	60fb      	str	r3, [r7, #12]
}
 8007294:	bf00      	nop
 8007296:	e7fe      	b.n	8007296 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007298:	693b      	ldr	r3, [r7, #16]
 800729a:	3318      	adds	r3, #24
 800729c:	4618      	mov	r0, r3
 800729e:	f7fe fe6f 	bl	8005f80 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072a2:	4b1e      	ldr	r3, [pc, #120]	; (800731c <xTaskRemoveFromEventList+0xb0>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d11d      	bne.n	80072e6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80072aa:	693b      	ldr	r3, [r7, #16]
 80072ac:	3304      	adds	r3, #4
 80072ae:	4618      	mov	r0, r3
 80072b0:	f7fe fe66 	bl	8005f80 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80072b4:	693b      	ldr	r3, [r7, #16]
 80072b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072b8:	4b19      	ldr	r3, [pc, #100]	; (8007320 <xTaskRemoveFromEventList+0xb4>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	429a      	cmp	r2, r3
 80072be:	d903      	bls.n	80072c8 <xTaskRemoveFromEventList+0x5c>
 80072c0:	693b      	ldr	r3, [r7, #16]
 80072c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072c4:	4a16      	ldr	r2, [pc, #88]	; (8007320 <xTaskRemoveFromEventList+0xb4>)
 80072c6:	6013      	str	r3, [r2, #0]
 80072c8:	693b      	ldr	r3, [r7, #16]
 80072ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072cc:	4613      	mov	r3, r2
 80072ce:	009b      	lsls	r3, r3, #2
 80072d0:	4413      	add	r3, r2
 80072d2:	009b      	lsls	r3, r3, #2
 80072d4:	4a13      	ldr	r2, [pc, #76]	; (8007324 <xTaskRemoveFromEventList+0xb8>)
 80072d6:	441a      	add	r2, r3
 80072d8:	693b      	ldr	r3, [r7, #16]
 80072da:	3304      	adds	r3, #4
 80072dc:	4619      	mov	r1, r3
 80072de:	4610      	mov	r0, r2
 80072e0:	f7fe fdf1 	bl	8005ec6 <vListInsertEnd>
 80072e4:	e005      	b.n	80072f2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80072e6:	693b      	ldr	r3, [r7, #16]
 80072e8:	3318      	adds	r3, #24
 80072ea:	4619      	mov	r1, r3
 80072ec:	480e      	ldr	r0, [pc, #56]	; (8007328 <xTaskRemoveFromEventList+0xbc>)
 80072ee:	f7fe fdea 	bl	8005ec6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80072f2:	693b      	ldr	r3, [r7, #16]
 80072f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072f6:	4b0d      	ldr	r3, [pc, #52]	; (800732c <xTaskRemoveFromEventList+0xc0>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072fc:	429a      	cmp	r2, r3
 80072fe:	d905      	bls.n	800730c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007300:	2301      	movs	r3, #1
 8007302:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007304:	4b0a      	ldr	r3, [pc, #40]	; (8007330 <xTaskRemoveFromEventList+0xc4>)
 8007306:	2201      	movs	r2, #1
 8007308:	601a      	str	r2, [r3, #0]
 800730a:	e001      	b.n	8007310 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800730c:	2300      	movs	r3, #0
 800730e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007310:	697b      	ldr	r3, [r7, #20]
}
 8007312:	4618      	mov	r0, r3
 8007314:	3718      	adds	r7, #24
 8007316:	46bd      	mov	sp, r7
 8007318:	bd80      	pop	{r7, pc}
 800731a:	bf00      	nop
 800731c:	20000dcc 	.word	0x20000dcc
 8007320:	20000dac 	.word	0x20000dac
 8007324:	200008d4 	.word	0x200008d4
 8007328:	20000d64 	.word	0x20000d64
 800732c:	200008d0 	.word	0x200008d0
 8007330:	20000db8 	.word	0x20000db8

08007334 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007334:	b480      	push	{r7}
 8007336:	b083      	sub	sp, #12
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800733c:	4b06      	ldr	r3, [pc, #24]	; (8007358 <vTaskInternalSetTimeOutState+0x24>)
 800733e:	681a      	ldr	r2, [r3, #0]
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007344:	4b05      	ldr	r3, [pc, #20]	; (800735c <vTaskInternalSetTimeOutState+0x28>)
 8007346:	681a      	ldr	r2, [r3, #0]
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	605a      	str	r2, [r3, #4]
}
 800734c:	bf00      	nop
 800734e:	370c      	adds	r7, #12
 8007350:	46bd      	mov	sp, r7
 8007352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007356:	4770      	bx	lr
 8007358:	20000dbc 	.word	0x20000dbc
 800735c:	20000da8 	.word	0x20000da8

08007360 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b088      	sub	sp, #32
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
 8007368:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d10a      	bne.n	8007386 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007370:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007374:	f383 8811 	msr	BASEPRI, r3
 8007378:	f3bf 8f6f 	isb	sy
 800737c:	f3bf 8f4f 	dsb	sy
 8007380:	613b      	str	r3, [r7, #16]
}
 8007382:	bf00      	nop
 8007384:	e7fe      	b.n	8007384 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d10a      	bne.n	80073a2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800738c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007390:	f383 8811 	msr	BASEPRI, r3
 8007394:	f3bf 8f6f 	isb	sy
 8007398:	f3bf 8f4f 	dsb	sy
 800739c:	60fb      	str	r3, [r7, #12]
}
 800739e:	bf00      	nop
 80073a0:	e7fe      	b.n	80073a0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80073a2:	f000 fe7f 	bl	80080a4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80073a6:	4b1d      	ldr	r3, [pc, #116]	; (800741c <xTaskCheckForTimeOut+0xbc>)
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	685b      	ldr	r3, [r3, #4]
 80073b0:	69ba      	ldr	r2, [r7, #24]
 80073b2:	1ad3      	subs	r3, r2, r3
 80073b4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80073be:	d102      	bne.n	80073c6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80073c0:	2300      	movs	r3, #0
 80073c2:	61fb      	str	r3, [r7, #28]
 80073c4:	e023      	b.n	800740e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681a      	ldr	r2, [r3, #0]
 80073ca:	4b15      	ldr	r3, [pc, #84]	; (8007420 <xTaskCheckForTimeOut+0xc0>)
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	429a      	cmp	r2, r3
 80073d0:	d007      	beq.n	80073e2 <xTaskCheckForTimeOut+0x82>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	685b      	ldr	r3, [r3, #4]
 80073d6:	69ba      	ldr	r2, [r7, #24]
 80073d8:	429a      	cmp	r2, r3
 80073da:	d302      	bcc.n	80073e2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80073dc:	2301      	movs	r3, #1
 80073de:	61fb      	str	r3, [r7, #28]
 80073e0:	e015      	b.n	800740e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	697a      	ldr	r2, [r7, #20]
 80073e8:	429a      	cmp	r2, r3
 80073ea:	d20b      	bcs.n	8007404 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	681a      	ldr	r2, [r3, #0]
 80073f0:	697b      	ldr	r3, [r7, #20]
 80073f2:	1ad2      	subs	r2, r2, r3
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80073f8:	6878      	ldr	r0, [r7, #4]
 80073fa:	f7ff ff9b 	bl	8007334 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80073fe:	2300      	movs	r3, #0
 8007400:	61fb      	str	r3, [r7, #28]
 8007402:	e004      	b.n	800740e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	2200      	movs	r2, #0
 8007408:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800740a:	2301      	movs	r3, #1
 800740c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800740e:	f000 fe79 	bl	8008104 <vPortExitCritical>

	return xReturn;
 8007412:	69fb      	ldr	r3, [r7, #28]
}
 8007414:	4618      	mov	r0, r3
 8007416:	3720      	adds	r7, #32
 8007418:	46bd      	mov	sp, r7
 800741a:	bd80      	pop	{r7, pc}
 800741c:	20000da8 	.word	0x20000da8
 8007420:	20000dbc 	.word	0x20000dbc

08007424 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007424:	b480      	push	{r7}
 8007426:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007428:	4b03      	ldr	r3, [pc, #12]	; (8007438 <vTaskMissedYield+0x14>)
 800742a:	2201      	movs	r2, #1
 800742c:	601a      	str	r2, [r3, #0]
}
 800742e:	bf00      	nop
 8007430:	46bd      	mov	sp, r7
 8007432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007436:	4770      	bx	lr
 8007438:	20000db8 	.word	0x20000db8

0800743c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b082      	sub	sp, #8
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007444:	f000 f852 	bl	80074ec <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007448:	4b06      	ldr	r3, [pc, #24]	; (8007464 <prvIdleTask+0x28>)
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	2b01      	cmp	r3, #1
 800744e:	d9f9      	bls.n	8007444 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007450:	4b05      	ldr	r3, [pc, #20]	; (8007468 <prvIdleTask+0x2c>)
 8007452:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007456:	601a      	str	r2, [r3, #0]
 8007458:	f3bf 8f4f 	dsb	sy
 800745c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007460:	e7f0      	b.n	8007444 <prvIdleTask+0x8>
 8007462:	bf00      	nop
 8007464:	200008d4 	.word	0x200008d4
 8007468:	e000ed04 	.word	0xe000ed04

0800746c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b082      	sub	sp, #8
 8007470:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007472:	2300      	movs	r3, #0
 8007474:	607b      	str	r3, [r7, #4]
 8007476:	e00c      	b.n	8007492 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007478:	687a      	ldr	r2, [r7, #4]
 800747a:	4613      	mov	r3, r2
 800747c:	009b      	lsls	r3, r3, #2
 800747e:	4413      	add	r3, r2
 8007480:	009b      	lsls	r3, r3, #2
 8007482:	4a12      	ldr	r2, [pc, #72]	; (80074cc <prvInitialiseTaskLists+0x60>)
 8007484:	4413      	add	r3, r2
 8007486:	4618      	mov	r0, r3
 8007488:	f7fe fcf0 	bl	8005e6c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	3301      	adds	r3, #1
 8007490:	607b      	str	r3, [r7, #4]
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2b37      	cmp	r3, #55	; 0x37
 8007496:	d9ef      	bls.n	8007478 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007498:	480d      	ldr	r0, [pc, #52]	; (80074d0 <prvInitialiseTaskLists+0x64>)
 800749a:	f7fe fce7 	bl	8005e6c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800749e:	480d      	ldr	r0, [pc, #52]	; (80074d4 <prvInitialiseTaskLists+0x68>)
 80074a0:	f7fe fce4 	bl	8005e6c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80074a4:	480c      	ldr	r0, [pc, #48]	; (80074d8 <prvInitialiseTaskLists+0x6c>)
 80074a6:	f7fe fce1 	bl	8005e6c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80074aa:	480c      	ldr	r0, [pc, #48]	; (80074dc <prvInitialiseTaskLists+0x70>)
 80074ac:	f7fe fcde 	bl	8005e6c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80074b0:	480b      	ldr	r0, [pc, #44]	; (80074e0 <prvInitialiseTaskLists+0x74>)
 80074b2:	f7fe fcdb 	bl	8005e6c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80074b6:	4b0b      	ldr	r3, [pc, #44]	; (80074e4 <prvInitialiseTaskLists+0x78>)
 80074b8:	4a05      	ldr	r2, [pc, #20]	; (80074d0 <prvInitialiseTaskLists+0x64>)
 80074ba:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80074bc:	4b0a      	ldr	r3, [pc, #40]	; (80074e8 <prvInitialiseTaskLists+0x7c>)
 80074be:	4a05      	ldr	r2, [pc, #20]	; (80074d4 <prvInitialiseTaskLists+0x68>)
 80074c0:	601a      	str	r2, [r3, #0]
}
 80074c2:	bf00      	nop
 80074c4:	3708      	adds	r7, #8
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bd80      	pop	{r7, pc}
 80074ca:	bf00      	nop
 80074cc:	200008d4 	.word	0x200008d4
 80074d0:	20000d34 	.word	0x20000d34
 80074d4:	20000d48 	.word	0x20000d48
 80074d8:	20000d64 	.word	0x20000d64
 80074dc:	20000d78 	.word	0x20000d78
 80074e0:	20000d90 	.word	0x20000d90
 80074e4:	20000d5c 	.word	0x20000d5c
 80074e8:	20000d60 	.word	0x20000d60

080074ec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b082      	sub	sp, #8
 80074f0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80074f2:	e019      	b.n	8007528 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80074f4:	f000 fdd6 	bl	80080a4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074f8:	4b10      	ldr	r3, [pc, #64]	; (800753c <prvCheckTasksWaitingTermination+0x50>)
 80074fa:	68db      	ldr	r3, [r3, #12]
 80074fc:	68db      	ldr	r3, [r3, #12]
 80074fe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	3304      	adds	r3, #4
 8007504:	4618      	mov	r0, r3
 8007506:	f7fe fd3b 	bl	8005f80 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800750a:	4b0d      	ldr	r3, [pc, #52]	; (8007540 <prvCheckTasksWaitingTermination+0x54>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	3b01      	subs	r3, #1
 8007510:	4a0b      	ldr	r2, [pc, #44]	; (8007540 <prvCheckTasksWaitingTermination+0x54>)
 8007512:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007514:	4b0b      	ldr	r3, [pc, #44]	; (8007544 <prvCheckTasksWaitingTermination+0x58>)
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	3b01      	subs	r3, #1
 800751a:	4a0a      	ldr	r2, [pc, #40]	; (8007544 <prvCheckTasksWaitingTermination+0x58>)
 800751c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800751e:	f000 fdf1 	bl	8008104 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007522:	6878      	ldr	r0, [r7, #4]
 8007524:	f000 f810 	bl	8007548 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007528:	4b06      	ldr	r3, [pc, #24]	; (8007544 <prvCheckTasksWaitingTermination+0x58>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d1e1      	bne.n	80074f4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007530:	bf00      	nop
 8007532:	bf00      	nop
 8007534:	3708      	adds	r7, #8
 8007536:	46bd      	mov	sp, r7
 8007538:	bd80      	pop	{r7, pc}
 800753a:	bf00      	nop
 800753c:	20000d78 	.word	0x20000d78
 8007540:	20000da4 	.word	0x20000da4
 8007544:	20000d8c 	.word	0x20000d8c

08007548 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007548:	b580      	push	{r7, lr}
 800754a:	b084      	sub	sp, #16
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007556:	2b00      	cmp	r3, #0
 8007558:	d108      	bne.n	800756c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800755e:	4618      	mov	r0, r3
 8007560:	f000 ff8e 	bl	8008480 <vPortFree>
				vPortFree( pxTCB );
 8007564:	6878      	ldr	r0, [r7, #4]
 8007566:	f000 ff8b 	bl	8008480 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800756a:	e018      	b.n	800759e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007572:	2b01      	cmp	r3, #1
 8007574:	d103      	bne.n	800757e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f000 ff82 	bl	8008480 <vPortFree>
	}
 800757c:	e00f      	b.n	800759e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007584:	2b02      	cmp	r3, #2
 8007586:	d00a      	beq.n	800759e <prvDeleteTCB+0x56>
	__asm volatile
 8007588:	f04f 0350 	mov.w	r3, #80	; 0x50
 800758c:	f383 8811 	msr	BASEPRI, r3
 8007590:	f3bf 8f6f 	isb	sy
 8007594:	f3bf 8f4f 	dsb	sy
 8007598:	60fb      	str	r3, [r7, #12]
}
 800759a:	bf00      	nop
 800759c:	e7fe      	b.n	800759c <prvDeleteTCB+0x54>
	}
 800759e:	bf00      	nop
 80075a0:	3710      	adds	r7, #16
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bd80      	pop	{r7, pc}
	...

080075a8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80075a8:	b480      	push	{r7}
 80075aa:	b083      	sub	sp, #12
 80075ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80075ae:	4b0c      	ldr	r3, [pc, #48]	; (80075e0 <prvResetNextTaskUnblockTime+0x38>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d104      	bne.n	80075c2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80075b8:	4b0a      	ldr	r3, [pc, #40]	; (80075e4 <prvResetNextTaskUnblockTime+0x3c>)
 80075ba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80075be:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80075c0:	e008      	b.n	80075d4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80075c2:	4b07      	ldr	r3, [pc, #28]	; (80075e0 <prvResetNextTaskUnblockTime+0x38>)
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	68db      	ldr	r3, [r3, #12]
 80075c8:	68db      	ldr	r3, [r3, #12]
 80075ca:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	685b      	ldr	r3, [r3, #4]
 80075d0:	4a04      	ldr	r2, [pc, #16]	; (80075e4 <prvResetNextTaskUnblockTime+0x3c>)
 80075d2:	6013      	str	r3, [r2, #0]
}
 80075d4:	bf00      	nop
 80075d6:	370c      	adds	r7, #12
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr
 80075e0:	20000d5c 	.word	0x20000d5c
 80075e4:	20000dc4 	.word	0x20000dc4

080075e8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80075e8:	b480      	push	{r7}
 80075ea:	b083      	sub	sp, #12
 80075ec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80075ee:	4b0b      	ldr	r3, [pc, #44]	; (800761c <xTaskGetSchedulerState+0x34>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d102      	bne.n	80075fc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80075f6:	2301      	movs	r3, #1
 80075f8:	607b      	str	r3, [r7, #4]
 80075fa:	e008      	b.n	800760e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80075fc:	4b08      	ldr	r3, [pc, #32]	; (8007620 <xTaskGetSchedulerState+0x38>)
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d102      	bne.n	800760a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007604:	2302      	movs	r3, #2
 8007606:	607b      	str	r3, [r7, #4]
 8007608:	e001      	b.n	800760e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800760a:	2300      	movs	r3, #0
 800760c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800760e:	687b      	ldr	r3, [r7, #4]
	}
 8007610:	4618      	mov	r0, r3
 8007612:	370c      	adds	r7, #12
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr
 800761c:	20000db0 	.word	0x20000db0
 8007620:	20000dcc 	.word	0x20000dcc

08007624 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007624:	b580      	push	{r7, lr}
 8007626:	b086      	sub	sp, #24
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007630:	2300      	movs	r3, #0
 8007632:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d056      	beq.n	80076e8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800763a:	4b2e      	ldr	r3, [pc, #184]	; (80076f4 <xTaskPriorityDisinherit+0xd0>)
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	693a      	ldr	r2, [r7, #16]
 8007640:	429a      	cmp	r2, r3
 8007642:	d00a      	beq.n	800765a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007648:	f383 8811 	msr	BASEPRI, r3
 800764c:	f3bf 8f6f 	isb	sy
 8007650:	f3bf 8f4f 	dsb	sy
 8007654:	60fb      	str	r3, [r7, #12]
}
 8007656:	bf00      	nop
 8007658:	e7fe      	b.n	8007658 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800765a:	693b      	ldr	r3, [r7, #16]
 800765c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800765e:	2b00      	cmp	r3, #0
 8007660:	d10a      	bne.n	8007678 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007666:	f383 8811 	msr	BASEPRI, r3
 800766a:	f3bf 8f6f 	isb	sy
 800766e:	f3bf 8f4f 	dsb	sy
 8007672:	60bb      	str	r3, [r7, #8]
}
 8007674:	bf00      	nop
 8007676:	e7fe      	b.n	8007676 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007678:	693b      	ldr	r3, [r7, #16]
 800767a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800767c:	1e5a      	subs	r2, r3, #1
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007682:	693b      	ldr	r3, [r7, #16]
 8007684:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800768a:	429a      	cmp	r2, r3
 800768c:	d02c      	beq.n	80076e8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800768e:	693b      	ldr	r3, [r7, #16]
 8007690:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007692:	2b00      	cmp	r3, #0
 8007694:	d128      	bne.n	80076e8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007696:	693b      	ldr	r3, [r7, #16]
 8007698:	3304      	adds	r3, #4
 800769a:	4618      	mov	r0, r3
 800769c:	f7fe fc70 	bl	8005f80 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80076a0:	693b      	ldr	r3, [r7, #16]
 80076a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80076a4:	693b      	ldr	r3, [r7, #16]
 80076a6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076a8:	693b      	ldr	r3, [r7, #16]
 80076aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076ac:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80076b0:	693b      	ldr	r3, [r7, #16]
 80076b2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80076b4:	693b      	ldr	r3, [r7, #16]
 80076b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076b8:	4b0f      	ldr	r3, [pc, #60]	; (80076f8 <xTaskPriorityDisinherit+0xd4>)
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	429a      	cmp	r2, r3
 80076be:	d903      	bls.n	80076c8 <xTaskPriorityDisinherit+0xa4>
 80076c0:	693b      	ldr	r3, [r7, #16]
 80076c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076c4:	4a0c      	ldr	r2, [pc, #48]	; (80076f8 <xTaskPriorityDisinherit+0xd4>)
 80076c6:	6013      	str	r3, [r2, #0]
 80076c8:	693b      	ldr	r3, [r7, #16]
 80076ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076cc:	4613      	mov	r3, r2
 80076ce:	009b      	lsls	r3, r3, #2
 80076d0:	4413      	add	r3, r2
 80076d2:	009b      	lsls	r3, r3, #2
 80076d4:	4a09      	ldr	r2, [pc, #36]	; (80076fc <xTaskPriorityDisinherit+0xd8>)
 80076d6:	441a      	add	r2, r3
 80076d8:	693b      	ldr	r3, [r7, #16]
 80076da:	3304      	adds	r3, #4
 80076dc:	4619      	mov	r1, r3
 80076de:	4610      	mov	r0, r2
 80076e0:	f7fe fbf1 	bl	8005ec6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80076e4:	2301      	movs	r3, #1
 80076e6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80076e8:	697b      	ldr	r3, [r7, #20]
	}
 80076ea:	4618      	mov	r0, r3
 80076ec:	3718      	adds	r7, #24
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bd80      	pop	{r7, pc}
 80076f2:	bf00      	nop
 80076f4:	200008d0 	.word	0x200008d0
 80076f8:	20000dac 	.word	0x20000dac
 80076fc:	200008d4 	.word	0x200008d4

08007700 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b084      	sub	sp, #16
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
 8007708:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800770a:	4b21      	ldr	r3, [pc, #132]	; (8007790 <prvAddCurrentTaskToDelayedList+0x90>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007710:	4b20      	ldr	r3, [pc, #128]	; (8007794 <prvAddCurrentTaskToDelayedList+0x94>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	3304      	adds	r3, #4
 8007716:	4618      	mov	r0, r3
 8007718:	f7fe fc32 	bl	8005f80 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007722:	d10a      	bne.n	800773a <prvAddCurrentTaskToDelayedList+0x3a>
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d007      	beq.n	800773a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800772a:	4b1a      	ldr	r3, [pc, #104]	; (8007794 <prvAddCurrentTaskToDelayedList+0x94>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	3304      	adds	r3, #4
 8007730:	4619      	mov	r1, r3
 8007732:	4819      	ldr	r0, [pc, #100]	; (8007798 <prvAddCurrentTaskToDelayedList+0x98>)
 8007734:	f7fe fbc7 	bl	8005ec6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007738:	e026      	b.n	8007788 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800773a:	68fa      	ldr	r2, [r7, #12]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	4413      	add	r3, r2
 8007740:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007742:	4b14      	ldr	r3, [pc, #80]	; (8007794 <prvAddCurrentTaskToDelayedList+0x94>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	68ba      	ldr	r2, [r7, #8]
 8007748:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800774a:	68ba      	ldr	r2, [r7, #8]
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	429a      	cmp	r2, r3
 8007750:	d209      	bcs.n	8007766 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007752:	4b12      	ldr	r3, [pc, #72]	; (800779c <prvAddCurrentTaskToDelayedList+0x9c>)
 8007754:	681a      	ldr	r2, [r3, #0]
 8007756:	4b0f      	ldr	r3, [pc, #60]	; (8007794 <prvAddCurrentTaskToDelayedList+0x94>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	3304      	adds	r3, #4
 800775c:	4619      	mov	r1, r3
 800775e:	4610      	mov	r0, r2
 8007760:	f7fe fbd5 	bl	8005f0e <vListInsert>
}
 8007764:	e010      	b.n	8007788 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007766:	4b0e      	ldr	r3, [pc, #56]	; (80077a0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007768:	681a      	ldr	r2, [r3, #0]
 800776a:	4b0a      	ldr	r3, [pc, #40]	; (8007794 <prvAddCurrentTaskToDelayedList+0x94>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	3304      	adds	r3, #4
 8007770:	4619      	mov	r1, r3
 8007772:	4610      	mov	r0, r2
 8007774:	f7fe fbcb 	bl	8005f0e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007778:	4b0a      	ldr	r3, [pc, #40]	; (80077a4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	68ba      	ldr	r2, [r7, #8]
 800777e:	429a      	cmp	r2, r3
 8007780:	d202      	bcs.n	8007788 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007782:	4a08      	ldr	r2, [pc, #32]	; (80077a4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	6013      	str	r3, [r2, #0]
}
 8007788:	bf00      	nop
 800778a:	3710      	adds	r7, #16
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}
 8007790:	20000da8 	.word	0x20000da8
 8007794:	200008d0 	.word	0x200008d0
 8007798:	20000d90 	.word	0x20000d90
 800779c:	20000d60 	.word	0x20000d60
 80077a0:	20000d5c 	.word	0x20000d5c
 80077a4:	20000dc4 	.word	0x20000dc4

080077a8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b08a      	sub	sp, #40	; 0x28
 80077ac:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80077ae:	2300      	movs	r3, #0
 80077b0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80077b2:	f000 fb07 	bl	8007dc4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80077b6:	4b1c      	ldr	r3, [pc, #112]	; (8007828 <xTimerCreateTimerTask+0x80>)
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d021      	beq.n	8007802 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80077be:	2300      	movs	r3, #0
 80077c0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80077c2:	2300      	movs	r3, #0
 80077c4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80077c6:	1d3a      	adds	r2, r7, #4
 80077c8:	f107 0108 	add.w	r1, r7, #8
 80077cc:	f107 030c 	add.w	r3, r7, #12
 80077d0:	4618      	mov	r0, r3
 80077d2:	f7fe fb31 	bl	8005e38 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80077d6:	6879      	ldr	r1, [r7, #4]
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	68fa      	ldr	r2, [r7, #12]
 80077dc:	9202      	str	r2, [sp, #8]
 80077de:	9301      	str	r3, [sp, #4]
 80077e0:	2302      	movs	r3, #2
 80077e2:	9300      	str	r3, [sp, #0]
 80077e4:	2300      	movs	r3, #0
 80077e6:	460a      	mov	r2, r1
 80077e8:	4910      	ldr	r1, [pc, #64]	; (800782c <xTimerCreateTimerTask+0x84>)
 80077ea:	4811      	ldr	r0, [pc, #68]	; (8007830 <xTimerCreateTimerTask+0x88>)
 80077ec:	f7ff f8de 	bl	80069ac <xTaskCreateStatic>
 80077f0:	4603      	mov	r3, r0
 80077f2:	4a10      	ldr	r2, [pc, #64]	; (8007834 <xTimerCreateTimerTask+0x8c>)
 80077f4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80077f6:	4b0f      	ldr	r3, [pc, #60]	; (8007834 <xTimerCreateTimerTask+0x8c>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d001      	beq.n	8007802 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80077fe:	2301      	movs	r3, #1
 8007800:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d10a      	bne.n	800781e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800780c:	f383 8811 	msr	BASEPRI, r3
 8007810:	f3bf 8f6f 	isb	sy
 8007814:	f3bf 8f4f 	dsb	sy
 8007818:	613b      	str	r3, [r7, #16]
}
 800781a:	bf00      	nop
 800781c:	e7fe      	b.n	800781c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800781e:	697b      	ldr	r3, [r7, #20]
}
 8007820:	4618      	mov	r0, r3
 8007822:	3718      	adds	r7, #24
 8007824:	46bd      	mov	sp, r7
 8007826:	bd80      	pop	{r7, pc}
 8007828:	20000e00 	.word	0x20000e00
 800782c:	0800b154 	.word	0x0800b154
 8007830:	0800796d 	.word	0x0800796d
 8007834:	20000e04 	.word	0x20000e04

08007838 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007838:	b580      	push	{r7, lr}
 800783a:	b08a      	sub	sp, #40	; 0x28
 800783c:	af00      	add	r7, sp, #0
 800783e:	60f8      	str	r0, [r7, #12]
 8007840:	60b9      	str	r1, [r7, #8]
 8007842:	607a      	str	r2, [r7, #4]
 8007844:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007846:	2300      	movs	r3, #0
 8007848:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d10a      	bne.n	8007866 <xTimerGenericCommand+0x2e>
	__asm volatile
 8007850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007854:	f383 8811 	msr	BASEPRI, r3
 8007858:	f3bf 8f6f 	isb	sy
 800785c:	f3bf 8f4f 	dsb	sy
 8007860:	623b      	str	r3, [r7, #32]
}
 8007862:	bf00      	nop
 8007864:	e7fe      	b.n	8007864 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007866:	4b1a      	ldr	r3, [pc, #104]	; (80078d0 <xTimerGenericCommand+0x98>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d02a      	beq.n	80078c4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	2b05      	cmp	r3, #5
 800787e:	dc18      	bgt.n	80078b2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007880:	f7ff feb2 	bl	80075e8 <xTaskGetSchedulerState>
 8007884:	4603      	mov	r3, r0
 8007886:	2b02      	cmp	r3, #2
 8007888:	d109      	bne.n	800789e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800788a:	4b11      	ldr	r3, [pc, #68]	; (80078d0 <xTimerGenericCommand+0x98>)
 800788c:	6818      	ldr	r0, [r3, #0]
 800788e:	f107 0110 	add.w	r1, r7, #16
 8007892:	2300      	movs	r3, #0
 8007894:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007896:	f7fe fca1 	bl	80061dc <xQueueGenericSend>
 800789a:	6278      	str	r0, [r7, #36]	; 0x24
 800789c:	e012      	b.n	80078c4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800789e:	4b0c      	ldr	r3, [pc, #48]	; (80078d0 <xTimerGenericCommand+0x98>)
 80078a0:	6818      	ldr	r0, [r3, #0]
 80078a2:	f107 0110 	add.w	r1, r7, #16
 80078a6:	2300      	movs	r3, #0
 80078a8:	2200      	movs	r2, #0
 80078aa:	f7fe fc97 	bl	80061dc <xQueueGenericSend>
 80078ae:	6278      	str	r0, [r7, #36]	; 0x24
 80078b0:	e008      	b.n	80078c4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80078b2:	4b07      	ldr	r3, [pc, #28]	; (80078d0 <xTimerGenericCommand+0x98>)
 80078b4:	6818      	ldr	r0, [r3, #0]
 80078b6:	f107 0110 	add.w	r1, r7, #16
 80078ba:	2300      	movs	r3, #0
 80078bc:	683a      	ldr	r2, [r7, #0]
 80078be:	f7fe fd8b 	bl	80063d8 <xQueueGenericSendFromISR>
 80078c2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80078c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80078c6:	4618      	mov	r0, r3
 80078c8:	3728      	adds	r7, #40	; 0x28
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}
 80078ce:	bf00      	nop
 80078d0:	20000e00 	.word	0x20000e00

080078d4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b088      	sub	sp, #32
 80078d8:	af02      	add	r7, sp, #8
 80078da:	6078      	str	r0, [r7, #4]
 80078dc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078de:	4b22      	ldr	r3, [pc, #136]	; (8007968 <prvProcessExpiredTimer+0x94>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	68db      	ldr	r3, [r3, #12]
 80078e4:	68db      	ldr	r3, [r3, #12]
 80078e6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	3304      	adds	r3, #4
 80078ec:	4618      	mov	r0, r3
 80078ee:	f7fe fb47 	bl	8005f80 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80078f8:	f003 0304 	and.w	r3, r3, #4
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d022      	beq.n	8007946 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007900:	697b      	ldr	r3, [r7, #20]
 8007902:	699a      	ldr	r2, [r3, #24]
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	18d1      	adds	r1, r2, r3
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	683a      	ldr	r2, [r7, #0]
 800790c:	6978      	ldr	r0, [r7, #20]
 800790e:	f000 f8d1 	bl	8007ab4 <prvInsertTimerInActiveList>
 8007912:	4603      	mov	r3, r0
 8007914:	2b00      	cmp	r3, #0
 8007916:	d01f      	beq.n	8007958 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007918:	2300      	movs	r3, #0
 800791a:	9300      	str	r3, [sp, #0]
 800791c:	2300      	movs	r3, #0
 800791e:	687a      	ldr	r2, [r7, #4]
 8007920:	2100      	movs	r1, #0
 8007922:	6978      	ldr	r0, [r7, #20]
 8007924:	f7ff ff88 	bl	8007838 <xTimerGenericCommand>
 8007928:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800792a:	693b      	ldr	r3, [r7, #16]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d113      	bne.n	8007958 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8007930:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007934:	f383 8811 	msr	BASEPRI, r3
 8007938:	f3bf 8f6f 	isb	sy
 800793c:	f3bf 8f4f 	dsb	sy
 8007940:	60fb      	str	r3, [r7, #12]
}
 8007942:	bf00      	nop
 8007944:	e7fe      	b.n	8007944 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007946:	697b      	ldr	r3, [r7, #20]
 8007948:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800794c:	f023 0301 	bic.w	r3, r3, #1
 8007950:	b2da      	uxtb	r2, r3
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007958:	697b      	ldr	r3, [r7, #20]
 800795a:	6a1b      	ldr	r3, [r3, #32]
 800795c:	6978      	ldr	r0, [r7, #20]
 800795e:	4798      	blx	r3
}
 8007960:	bf00      	nop
 8007962:	3718      	adds	r7, #24
 8007964:	46bd      	mov	sp, r7
 8007966:	bd80      	pop	{r7, pc}
 8007968:	20000df8 	.word	0x20000df8

0800796c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b084      	sub	sp, #16
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007974:	f107 0308 	add.w	r3, r7, #8
 8007978:	4618      	mov	r0, r3
 800797a:	f000 f857 	bl	8007a2c <prvGetNextExpireTime>
 800797e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	4619      	mov	r1, r3
 8007984:	68f8      	ldr	r0, [r7, #12]
 8007986:	f000 f803 	bl	8007990 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800798a:	f000 f8d5 	bl	8007b38 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800798e:	e7f1      	b.n	8007974 <prvTimerTask+0x8>

08007990 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b084      	sub	sp, #16
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
 8007998:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800799a:	f7ff fa43 	bl	8006e24 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800799e:	f107 0308 	add.w	r3, r7, #8
 80079a2:	4618      	mov	r0, r3
 80079a4:	f000 f866 	bl	8007a74 <prvSampleTimeNow>
 80079a8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d130      	bne.n	8007a12 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d10a      	bne.n	80079cc <prvProcessTimerOrBlockTask+0x3c>
 80079b6:	687a      	ldr	r2, [r7, #4]
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	429a      	cmp	r2, r3
 80079bc:	d806      	bhi.n	80079cc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80079be:	f7ff fa3f 	bl	8006e40 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80079c2:	68f9      	ldr	r1, [r7, #12]
 80079c4:	6878      	ldr	r0, [r7, #4]
 80079c6:	f7ff ff85 	bl	80078d4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80079ca:	e024      	b.n	8007a16 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d008      	beq.n	80079e4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80079d2:	4b13      	ldr	r3, [pc, #76]	; (8007a20 <prvProcessTimerOrBlockTask+0x90>)
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d101      	bne.n	80079e0 <prvProcessTimerOrBlockTask+0x50>
 80079dc:	2301      	movs	r3, #1
 80079de:	e000      	b.n	80079e2 <prvProcessTimerOrBlockTask+0x52>
 80079e0:	2300      	movs	r3, #0
 80079e2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80079e4:	4b0f      	ldr	r3, [pc, #60]	; (8007a24 <prvProcessTimerOrBlockTask+0x94>)
 80079e6:	6818      	ldr	r0, [r3, #0]
 80079e8:	687a      	ldr	r2, [r7, #4]
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	1ad3      	subs	r3, r2, r3
 80079ee:	683a      	ldr	r2, [r7, #0]
 80079f0:	4619      	mov	r1, r3
 80079f2:	f7fe ffa7 	bl	8006944 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80079f6:	f7ff fa23 	bl	8006e40 <xTaskResumeAll>
 80079fa:	4603      	mov	r3, r0
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d10a      	bne.n	8007a16 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007a00:	4b09      	ldr	r3, [pc, #36]	; (8007a28 <prvProcessTimerOrBlockTask+0x98>)
 8007a02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a06:	601a      	str	r2, [r3, #0]
 8007a08:	f3bf 8f4f 	dsb	sy
 8007a0c:	f3bf 8f6f 	isb	sy
}
 8007a10:	e001      	b.n	8007a16 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007a12:	f7ff fa15 	bl	8006e40 <xTaskResumeAll>
}
 8007a16:	bf00      	nop
 8007a18:	3710      	adds	r7, #16
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bd80      	pop	{r7, pc}
 8007a1e:	bf00      	nop
 8007a20:	20000dfc 	.word	0x20000dfc
 8007a24:	20000e00 	.word	0x20000e00
 8007a28:	e000ed04 	.word	0xe000ed04

08007a2c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b085      	sub	sp, #20
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007a34:	4b0e      	ldr	r3, [pc, #56]	; (8007a70 <prvGetNextExpireTime+0x44>)
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d101      	bne.n	8007a42 <prvGetNextExpireTime+0x16>
 8007a3e:	2201      	movs	r2, #1
 8007a40:	e000      	b.n	8007a44 <prvGetNextExpireTime+0x18>
 8007a42:	2200      	movs	r2, #0
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d105      	bne.n	8007a5c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007a50:	4b07      	ldr	r3, [pc, #28]	; (8007a70 <prvGetNextExpireTime+0x44>)
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	68db      	ldr	r3, [r3, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	60fb      	str	r3, [r7, #12]
 8007a5a:	e001      	b.n	8007a60 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007a60:	68fb      	ldr	r3, [r7, #12]
}
 8007a62:	4618      	mov	r0, r3
 8007a64:	3714      	adds	r7, #20
 8007a66:	46bd      	mov	sp, r7
 8007a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6c:	4770      	bx	lr
 8007a6e:	bf00      	nop
 8007a70:	20000df8 	.word	0x20000df8

08007a74 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007a74:	b580      	push	{r7, lr}
 8007a76:	b084      	sub	sp, #16
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007a7c:	f7ff fa7e 	bl	8006f7c <xTaskGetTickCount>
 8007a80:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007a82:	4b0b      	ldr	r3, [pc, #44]	; (8007ab0 <prvSampleTimeNow+0x3c>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	68fa      	ldr	r2, [r7, #12]
 8007a88:	429a      	cmp	r2, r3
 8007a8a:	d205      	bcs.n	8007a98 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007a8c:	f000 f936 	bl	8007cfc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2201      	movs	r2, #1
 8007a94:	601a      	str	r2, [r3, #0]
 8007a96:	e002      	b.n	8007a9e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007a9e:	4a04      	ldr	r2, [pc, #16]	; (8007ab0 <prvSampleTimeNow+0x3c>)
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
}
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	3710      	adds	r7, #16
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bd80      	pop	{r7, pc}
 8007aae:	bf00      	nop
 8007ab0:	20000e08 	.word	0x20000e08

08007ab4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b086      	sub	sp, #24
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	60f8      	str	r0, [r7, #12]
 8007abc:	60b9      	str	r1, [r7, #8]
 8007abe:	607a      	str	r2, [r7, #4]
 8007ac0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	68ba      	ldr	r2, [r7, #8]
 8007aca:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	68fa      	ldr	r2, [r7, #12]
 8007ad0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007ad2:	68ba      	ldr	r2, [r7, #8]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	429a      	cmp	r2, r3
 8007ad8:	d812      	bhi.n	8007b00 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ada:	687a      	ldr	r2, [r7, #4]
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	1ad2      	subs	r2, r2, r3
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	699b      	ldr	r3, [r3, #24]
 8007ae4:	429a      	cmp	r2, r3
 8007ae6:	d302      	bcc.n	8007aee <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007ae8:	2301      	movs	r3, #1
 8007aea:	617b      	str	r3, [r7, #20]
 8007aec:	e01b      	b.n	8007b26 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007aee:	4b10      	ldr	r3, [pc, #64]	; (8007b30 <prvInsertTimerInActiveList+0x7c>)
 8007af0:	681a      	ldr	r2, [r3, #0]
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	3304      	adds	r3, #4
 8007af6:	4619      	mov	r1, r3
 8007af8:	4610      	mov	r0, r2
 8007afa:	f7fe fa08 	bl	8005f0e <vListInsert>
 8007afe:	e012      	b.n	8007b26 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007b00:	687a      	ldr	r2, [r7, #4]
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	429a      	cmp	r2, r3
 8007b06:	d206      	bcs.n	8007b16 <prvInsertTimerInActiveList+0x62>
 8007b08:	68ba      	ldr	r2, [r7, #8]
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	d302      	bcc.n	8007b16 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007b10:	2301      	movs	r3, #1
 8007b12:	617b      	str	r3, [r7, #20]
 8007b14:	e007      	b.n	8007b26 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007b16:	4b07      	ldr	r3, [pc, #28]	; (8007b34 <prvInsertTimerInActiveList+0x80>)
 8007b18:	681a      	ldr	r2, [r3, #0]
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	3304      	adds	r3, #4
 8007b1e:	4619      	mov	r1, r3
 8007b20:	4610      	mov	r0, r2
 8007b22:	f7fe f9f4 	bl	8005f0e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007b26:	697b      	ldr	r3, [r7, #20]
}
 8007b28:	4618      	mov	r0, r3
 8007b2a:	3718      	adds	r7, #24
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}
 8007b30:	20000dfc 	.word	0x20000dfc
 8007b34:	20000df8 	.word	0x20000df8

08007b38 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b08e      	sub	sp, #56	; 0x38
 8007b3c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007b3e:	e0ca      	b.n	8007cd6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	da18      	bge.n	8007b78 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007b46:	1d3b      	adds	r3, r7, #4
 8007b48:	3304      	adds	r3, #4
 8007b4a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007b4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d10a      	bne.n	8007b68 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8007b52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b56:	f383 8811 	msr	BASEPRI, r3
 8007b5a:	f3bf 8f6f 	isb	sy
 8007b5e:	f3bf 8f4f 	dsb	sy
 8007b62:	61fb      	str	r3, [r7, #28]
}
 8007b64:	bf00      	nop
 8007b66:	e7fe      	b.n	8007b66 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007b68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007b6e:	6850      	ldr	r0, [r2, #4]
 8007b70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007b72:	6892      	ldr	r2, [r2, #8]
 8007b74:	4611      	mov	r1, r2
 8007b76:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	f2c0 80aa 	blt.w	8007cd4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007b84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b86:	695b      	ldr	r3, [r3, #20]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d004      	beq.n	8007b96 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007b8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b8e:	3304      	adds	r3, #4
 8007b90:	4618      	mov	r0, r3
 8007b92:	f7fe f9f5 	bl	8005f80 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007b96:	463b      	mov	r3, r7
 8007b98:	4618      	mov	r0, r3
 8007b9a:	f7ff ff6b 	bl	8007a74 <prvSampleTimeNow>
 8007b9e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2b09      	cmp	r3, #9
 8007ba4:	f200 8097 	bhi.w	8007cd6 <prvProcessReceivedCommands+0x19e>
 8007ba8:	a201      	add	r2, pc, #4	; (adr r2, 8007bb0 <prvProcessReceivedCommands+0x78>)
 8007baa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bae:	bf00      	nop
 8007bb0:	08007bd9 	.word	0x08007bd9
 8007bb4:	08007bd9 	.word	0x08007bd9
 8007bb8:	08007bd9 	.word	0x08007bd9
 8007bbc:	08007c4d 	.word	0x08007c4d
 8007bc0:	08007c61 	.word	0x08007c61
 8007bc4:	08007cab 	.word	0x08007cab
 8007bc8:	08007bd9 	.word	0x08007bd9
 8007bcc:	08007bd9 	.word	0x08007bd9
 8007bd0:	08007c4d 	.word	0x08007c4d
 8007bd4:	08007c61 	.word	0x08007c61
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007bd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bda:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007bde:	f043 0301 	orr.w	r3, r3, #1
 8007be2:	b2da      	uxtb	r2, r3
 8007be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007be6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007bea:	68ba      	ldr	r2, [r7, #8]
 8007bec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bee:	699b      	ldr	r3, [r3, #24]
 8007bf0:	18d1      	adds	r1, r2, r3
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007bf6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007bf8:	f7ff ff5c 	bl	8007ab4 <prvInsertTimerInActiveList>
 8007bfc:	4603      	mov	r3, r0
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d069      	beq.n	8007cd6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c04:	6a1b      	ldr	r3, [r3, #32]
 8007c06:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007c08:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007c0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c0c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c10:	f003 0304 	and.w	r3, r3, #4
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d05e      	beq.n	8007cd6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007c18:	68ba      	ldr	r2, [r7, #8]
 8007c1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c1c:	699b      	ldr	r3, [r3, #24]
 8007c1e:	441a      	add	r2, r3
 8007c20:	2300      	movs	r3, #0
 8007c22:	9300      	str	r3, [sp, #0]
 8007c24:	2300      	movs	r3, #0
 8007c26:	2100      	movs	r1, #0
 8007c28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007c2a:	f7ff fe05 	bl	8007838 <xTimerGenericCommand>
 8007c2e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007c30:	6a3b      	ldr	r3, [r7, #32]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d14f      	bne.n	8007cd6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8007c36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c3a:	f383 8811 	msr	BASEPRI, r3
 8007c3e:	f3bf 8f6f 	isb	sy
 8007c42:	f3bf 8f4f 	dsb	sy
 8007c46:	61bb      	str	r3, [r7, #24]
}
 8007c48:	bf00      	nop
 8007c4a:	e7fe      	b.n	8007c4a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007c4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c4e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c52:	f023 0301 	bic.w	r3, r3, #1
 8007c56:	b2da      	uxtb	r2, r3
 8007c58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c5a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8007c5e:	e03a      	b.n	8007cd6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c62:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c66:	f043 0301 	orr.w	r3, r3, #1
 8007c6a:	b2da      	uxtb	r2, r3
 8007c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c6e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007c72:	68ba      	ldr	r2, [r7, #8]
 8007c74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c76:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007c78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c7a:	699b      	ldr	r3, [r3, #24]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d10a      	bne.n	8007c96 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8007c80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c84:	f383 8811 	msr	BASEPRI, r3
 8007c88:	f3bf 8f6f 	isb	sy
 8007c8c:	f3bf 8f4f 	dsb	sy
 8007c90:	617b      	str	r3, [r7, #20]
}
 8007c92:	bf00      	nop
 8007c94:	e7fe      	b.n	8007c94 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c98:	699a      	ldr	r2, [r3, #24]
 8007c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c9c:	18d1      	adds	r1, r2, r3
 8007c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ca0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ca2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ca4:	f7ff ff06 	bl	8007ab4 <prvInsertTimerInActiveList>
					break;
 8007ca8:	e015      	b.n	8007cd6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007caa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007cb0:	f003 0302 	and.w	r3, r3, #2
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d103      	bne.n	8007cc0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8007cb8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007cba:	f000 fbe1 	bl	8008480 <vPortFree>
 8007cbe:	e00a      	b.n	8007cd6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007cc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cc2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007cc6:	f023 0301 	bic.w	r3, r3, #1
 8007cca:	b2da      	uxtb	r2, r3
 8007ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007cd2:	e000      	b.n	8007cd6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8007cd4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007cd6:	4b08      	ldr	r3, [pc, #32]	; (8007cf8 <prvProcessReceivedCommands+0x1c0>)
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	1d39      	adds	r1, r7, #4
 8007cdc:	2200      	movs	r2, #0
 8007cde:	4618      	mov	r0, r3
 8007ce0:	f7fe fc16 	bl	8006510 <xQueueReceive>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	f47f af2a 	bne.w	8007b40 <prvProcessReceivedCommands+0x8>
	}
}
 8007cec:	bf00      	nop
 8007cee:	bf00      	nop
 8007cf0:	3730      	adds	r7, #48	; 0x30
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	bd80      	pop	{r7, pc}
 8007cf6:	bf00      	nop
 8007cf8:	20000e00 	.word	0x20000e00

08007cfc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b088      	sub	sp, #32
 8007d00:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007d02:	e048      	b.n	8007d96 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007d04:	4b2d      	ldr	r3, [pc, #180]	; (8007dbc <prvSwitchTimerLists+0xc0>)
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	68db      	ldr	r3, [r3, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d0e:	4b2b      	ldr	r3, [pc, #172]	; (8007dbc <prvSwitchTimerLists+0xc0>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	68db      	ldr	r3, [r3, #12]
 8007d14:	68db      	ldr	r3, [r3, #12]
 8007d16:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	3304      	adds	r3, #4
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	f7fe f92f 	bl	8005f80 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	6a1b      	ldr	r3, [r3, #32]
 8007d26:	68f8      	ldr	r0, [r7, #12]
 8007d28:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007d30:	f003 0304 	and.w	r3, r3, #4
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d02e      	beq.n	8007d96 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	699b      	ldr	r3, [r3, #24]
 8007d3c:	693a      	ldr	r2, [r7, #16]
 8007d3e:	4413      	add	r3, r2
 8007d40:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007d42:	68ba      	ldr	r2, [r7, #8]
 8007d44:	693b      	ldr	r3, [r7, #16]
 8007d46:	429a      	cmp	r2, r3
 8007d48:	d90e      	bls.n	8007d68 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	68ba      	ldr	r2, [r7, #8]
 8007d4e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	68fa      	ldr	r2, [r7, #12]
 8007d54:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007d56:	4b19      	ldr	r3, [pc, #100]	; (8007dbc <prvSwitchTimerLists+0xc0>)
 8007d58:	681a      	ldr	r2, [r3, #0]
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	3304      	adds	r3, #4
 8007d5e:	4619      	mov	r1, r3
 8007d60:	4610      	mov	r0, r2
 8007d62:	f7fe f8d4 	bl	8005f0e <vListInsert>
 8007d66:	e016      	b.n	8007d96 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007d68:	2300      	movs	r3, #0
 8007d6a:	9300      	str	r3, [sp, #0]
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	693a      	ldr	r2, [r7, #16]
 8007d70:	2100      	movs	r1, #0
 8007d72:	68f8      	ldr	r0, [r7, #12]
 8007d74:	f7ff fd60 	bl	8007838 <xTimerGenericCommand>
 8007d78:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d10a      	bne.n	8007d96 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8007d80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d84:	f383 8811 	msr	BASEPRI, r3
 8007d88:	f3bf 8f6f 	isb	sy
 8007d8c:	f3bf 8f4f 	dsb	sy
 8007d90:	603b      	str	r3, [r7, #0]
}
 8007d92:	bf00      	nop
 8007d94:	e7fe      	b.n	8007d94 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007d96:	4b09      	ldr	r3, [pc, #36]	; (8007dbc <prvSwitchTimerLists+0xc0>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d1b1      	bne.n	8007d04 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007da0:	4b06      	ldr	r3, [pc, #24]	; (8007dbc <prvSwitchTimerLists+0xc0>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007da6:	4b06      	ldr	r3, [pc, #24]	; (8007dc0 <prvSwitchTimerLists+0xc4>)
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	4a04      	ldr	r2, [pc, #16]	; (8007dbc <prvSwitchTimerLists+0xc0>)
 8007dac:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007dae:	4a04      	ldr	r2, [pc, #16]	; (8007dc0 <prvSwitchTimerLists+0xc4>)
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	6013      	str	r3, [r2, #0]
}
 8007db4:	bf00      	nop
 8007db6:	3718      	adds	r7, #24
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bd80      	pop	{r7, pc}
 8007dbc:	20000df8 	.word	0x20000df8
 8007dc0:	20000dfc 	.word	0x20000dfc

08007dc4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b082      	sub	sp, #8
 8007dc8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007dca:	f000 f96b 	bl	80080a4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007dce:	4b15      	ldr	r3, [pc, #84]	; (8007e24 <prvCheckForValidListAndQueue+0x60>)
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d120      	bne.n	8007e18 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007dd6:	4814      	ldr	r0, [pc, #80]	; (8007e28 <prvCheckForValidListAndQueue+0x64>)
 8007dd8:	f7fe f848 	bl	8005e6c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007ddc:	4813      	ldr	r0, [pc, #76]	; (8007e2c <prvCheckForValidListAndQueue+0x68>)
 8007dde:	f7fe f845 	bl	8005e6c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007de2:	4b13      	ldr	r3, [pc, #76]	; (8007e30 <prvCheckForValidListAndQueue+0x6c>)
 8007de4:	4a10      	ldr	r2, [pc, #64]	; (8007e28 <prvCheckForValidListAndQueue+0x64>)
 8007de6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007de8:	4b12      	ldr	r3, [pc, #72]	; (8007e34 <prvCheckForValidListAndQueue+0x70>)
 8007dea:	4a10      	ldr	r2, [pc, #64]	; (8007e2c <prvCheckForValidListAndQueue+0x68>)
 8007dec:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007dee:	2300      	movs	r3, #0
 8007df0:	9300      	str	r3, [sp, #0]
 8007df2:	4b11      	ldr	r3, [pc, #68]	; (8007e38 <prvCheckForValidListAndQueue+0x74>)
 8007df4:	4a11      	ldr	r2, [pc, #68]	; (8007e3c <prvCheckForValidListAndQueue+0x78>)
 8007df6:	2110      	movs	r1, #16
 8007df8:	200a      	movs	r0, #10
 8007dfa:	f7fe f953 	bl	80060a4 <xQueueGenericCreateStatic>
 8007dfe:	4603      	mov	r3, r0
 8007e00:	4a08      	ldr	r2, [pc, #32]	; (8007e24 <prvCheckForValidListAndQueue+0x60>)
 8007e02:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007e04:	4b07      	ldr	r3, [pc, #28]	; (8007e24 <prvCheckForValidListAndQueue+0x60>)
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d005      	beq.n	8007e18 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007e0c:	4b05      	ldr	r3, [pc, #20]	; (8007e24 <prvCheckForValidListAndQueue+0x60>)
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	490b      	ldr	r1, [pc, #44]	; (8007e40 <prvCheckForValidListAndQueue+0x7c>)
 8007e12:	4618      	mov	r0, r3
 8007e14:	f7fe fd6c 	bl	80068f0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007e18:	f000 f974 	bl	8008104 <vPortExitCritical>
}
 8007e1c:	bf00      	nop
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	bd80      	pop	{r7, pc}
 8007e22:	bf00      	nop
 8007e24:	20000e00 	.word	0x20000e00
 8007e28:	20000dd0 	.word	0x20000dd0
 8007e2c:	20000de4 	.word	0x20000de4
 8007e30:	20000df8 	.word	0x20000df8
 8007e34:	20000dfc 	.word	0x20000dfc
 8007e38:	20000eac 	.word	0x20000eac
 8007e3c:	20000e0c 	.word	0x20000e0c
 8007e40:	0800b15c 	.word	0x0800b15c

08007e44 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007e44:	b480      	push	{r7}
 8007e46:	b085      	sub	sp, #20
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	60f8      	str	r0, [r7, #12]
 8007e4c:	60b9      	str	r1, [r7, #8]
 8007e4e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	3b04      	subs	r3, #4
 8007e54:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007e5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	3b04      	subs	r3, #4
 8007e62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	f023 0201 	bic.w	r2, r3, #1
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	3b04      	subs	r3, #4
 8007e72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007e74:	4a0c      	ldr	r2, [pc, #48]	; (8007ea8 <pxPortInitialiseStack+0x64>)
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	3b14      	subs	r3, #20
 8007e7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007e80:	687a      	ldr	r2, [r7, #4]
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	3b04      	subs	r3, #4
 8007e8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	f06f 0202 	mvn.w	r2, #2
 8007e92:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	3b20      	subs	r3, #32
 8007e98:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
}
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	3714      	adds	r7, #20
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea6:	4770      	bx	lr
 8007ea8:	08007ead 	.word	0x08007ead

08007eac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007eac:	b480      	push	{r7}
 8007eae:	b085      	sub	sp, #20
 8007eb0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007eb6:	4b12      	ldr	r3, [pc, #72]	; (8007f00 <prvTaskExitError+0x54>)
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ebe:	d00a      	beq.n	8007ed6 <prvTaskExitError+0x2a>
	__asm volatile
 8007ec0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ec4:	f383 8811 	msr	BASEPRI, r3
 8007ec8:	f3bf 8f6f 	isb	sy
 8007ecc:	f3bf 8f4f 	dsb	sy
 8007ed0:	60fb      	str	r3, [r7, #12]
}
 8007ed2:	bf00      	nop
 8007ed4:	e7fe      	b.n	8007ed4 <prvTaskExitError+0x28>
	__asm volatile
 8007ed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eda:	f383 8811 	msr	BASEPRI, r3
 8007ede:	f3bf 8f6f 	isb	sy
 8007ee2:	f3bf 8f4f 	dsb	sy
 8007ee6:	60bb      	str	r3, [r7, #8]
}
 8007ee8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007eea:	bf00      	nop
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d0fc      	beq.n	8007eec <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007ef2:	bf00      	nop
 8007ef4:	bf00      	nop
 8007ef6:	3714      	adds	r7, #20
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efe:	4770      	bx	lr
 8007f00:	2000000c 	.word	0x2000000c
	...

08007f10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007f10:	4b07      	ldr	r3, [pc, #28]	; (8007f30 <pxCurrentTCBConst2>)
 8007f12:	6819      	ldr	r1, [r3, #0]
 8007f14:	6808      	ldr	r0, [r1, #0]
 8007f16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f1a:	f380 8809 	msr	PSP, r0
 8007f1e:	f3bf 8f6f 	isb	sy
 8007f22:	f04f 0000 	mov.w	r0, #0
 8007f26:	f380 8811 	msr	BASEPRI, r0
 8007f2a:	4770      	bx	lr
 8007f2c:	f3af 8000 	nop.w

08007f30 <pxCurrentTCBConst2>:
 8007f30:	200008d0 	.word	0x200008d0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007f34:	bf00      	nop
 8007f36:	bf00      	nop

08007f38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007f38:	4808      	ldr	r0, [pc, #32]	; (8007f5c <prvPortStartFirstTask+0x24>)
 8007f3a:	6800      	ldr	r0, [r0, #0]
 8007f3c:	6800      	ldr	r0, [r0, #0]
 8007f3e:	f380 8808 	msr	MSP, r0
 8007f42:	f04f 0000 	mov.w	r0, #0
 8007f46:	f380 8814 	msr	CONTROL, r0
 8007f4a:	b662      	cpsie	i
 8007f4c:	b661      	cpsie	f
 8007f4e:	f3bf 8f4f 	dsb	sy
 8007f52:	f3bf 8f6f 	isb	sy
 8007f56:	df00      	svc	0
 8007f58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007f5a:	bf00      	nop
 8007f5c:	e000ed08 	.word	0xe000ed08

08007f60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b086      	sub	sp, #24
 8007f64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007f66:	4b46      	ldr	r3, [pc, #280]	; (8008080 <xPortStartScheduler+0x120>)
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	4a46      	ldr	r2, [pc, #280]	; (8008084 <xPortStartScheduler+0x124>)
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	d10a      	bne.n	8007f86 <xPortStartScheduler+0x26>
	__asm volatile
 8007f70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f74:	f383 8811 	msr	BASEPRI, r3
 8007f78:	f3bf 8f6f 	isb	sy
 8007f7c:	f3bf 8f4f 	dsb	sy
 8007f80:	613b      	str	r3, [r7, #16]
}
 8007f82:	bf00      	nop
 8007f84:	e7fe      	b.n	8007f84 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007f86:	4b3e      	ldr	r3, [pc, #248]	; (8008080 <xPortStartScheduler+0x120>)
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	4a3f      	ldr	r2, [pc, #252]	; (8008088 <xPortStartScheduler+0x128>)
 8007f8c:	4293      	cmp	r3, r2
 8007f8e:	d10a      	bne.n	8007fa6 <xPortStartScheduler+0x46>
	__asm volatile
 8007f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f94:	f383 8811 	msr	BASEPRI, r3
 8007f98:	f3bf 8f6f 	isb	sy
 8007f9c:	f3bf 8f4f 	dsb	sy
 8007fa0:	60fb      	str	r3, [r7, #12]
}
 8007fa2:	bf00      	nop
 8007fa4:	e7fe      	b.n	8007fa4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007fa6:	4b39      	ldr	r3, [pc, #228]	; (800808c <xPortStartScheduler+0x12c>)
 8007fa8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007faa:	697b      	ldr	r3, [r7, #20]
 8007fac:	781b      	ldrb	r3, [r3, #0]
 8007fae:	b2db      	uxtb	r3, r3
 8007fb0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007fb2:	697b      	ldr	r3, [r7, #20]
 8007fb4:	22ff      	movs	r2, #255	; 0xff
 8007fb6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007fb8:	697b      	ldr	r3, [r7, #20]
 8007fba:	781b      	ldrb	r3, [r3, #0]
 8007fbc:	b2db      	uxtb	r3, r3
 8007fbe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007fc0:	78fb      	ldrb	r3, [r7, #3]
 8007fc2:	b2db      	uxtb	r3, r3
 8007fc4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007fc8:	b2da      	uxtb	r2, r3
 8007fca:	4b31      	ldr	r3, [pc, #196]	; (8008090 <xPortStartScheduler+0x130>)
 8007fcc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007fce:	4b31      	ldr	r3, [pc, #196]	; (8008094 <xPortStartScheduler+0x134>)
 8007fd0:	2207      	movs	r2, #7
 8007fd2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007fd4:	e009      	b.n	8007fea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007fd6:	4b2f      	ldr	r3, [pc, #188]	; (8008094 <xPortStartScheduler+0x134>)
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	3b01      	subs	r3, #1
 8007fdc:	4a2d      	ldr	r2, [pc, #180]	; (8008094 <xPortStartScheduler+0x134>)
 8007fde:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007fe0:	78fb      	ldrb	r3, [r7, #3]
 8007fe2:	b2db      	uxtb	r3, r3
 8007fe4:	005b      	lsls	r3, r3, #1
 8007fe6:	b2db      	uxtb	r3, r3
 8007fe8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007fea:	78fb      	ldrb	r3, [r7, #3]
 8007fec:	b2db      	uxtb	r3, r3
 8007fee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ff2:	2b80      	cmp	r3, #128	; 0x80
 8007ff4:	d0ef      	beq.n	8007fd6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007ff6:	4b27      	ldr	r3, [pc, #156]	; (8008094 <xPortStartScheduler+0x134>)
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f1c3 0307 	rsb	r3, r3, #7
 8007ffe:	2b04      	cmp	r3, #4
 8008000:	d00a      	beq.n	8008018 <xPortStartScheduler+0xb8>
	__asm volatile
 8008002:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008006:	f383 8811 	msr	BASEPRI, r3
 800800a:	f3bf 8f6f 	isb	sy
 800800e:	f3bf 8f4f 	dsb	sy
 8008012:	60bb      	str	r3, [r7, #8]
}
 8008014:	bf00      	nop
 8008016:	e7fe      	b.n	8008016 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008018:	4b1e      	ldr	r3, [pc, #120]	; (8008094 <xPortStartScheduler+0x134>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	021b      	lsls	r3, r3, #8
 800801e:	4a1d      	ldr	r2, [pc, #116]	; (8008094 <xPortStartScheduler+0x134>)
 8008020:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008022:	4b1c      	ldr	r3, [pc, #112]	; (8008094 <xPortStartScheduler+0x134>)
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800802a:	4a1a      	ldr	r2, [pc, #104]	; (8008094 <xPortStartScheduler+0x134>)
 800802c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	b2da      	uxtb	r2, r3
 8008032:	697b      	ldr	r3, [r7, #20]
 8008034:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008036:	4b18      	ldr	r3, [pc, #96]	; (8008098 <xPortStartScheduler+0x138>)
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	4a17      	ldr	r2, [pc, #92]	; (8008098 <xPortStartScheduler+0x138>)
 800803c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008040:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008042:	4b15      	ldr	r3, [pc, #84]	; (8008098 <xPortStartScheduler+0x138>)
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	4a14      	ldr	r2, [pc, #80]	; (8008098 <xPortStartScheduler+0x138>)
 8008048:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800804c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800804e:	f000 f8dd 	bl	800820c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008052:	4b12      	ldr	r3, [pc, #72]	; (800809c <xPortStartScheduler+0x13c>)
 8008054:	2200      	movs	r2, #0
 8008056:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008058:	f000 f8fc 	bl	8008254 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800805c:	4b10      	ldr	r3, [pc, #64]	; (80080a0 <xPortStartScheduler+0x140>)
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	4a0f      	ldr	r2, [pc, #60]	; (80080a0 <xPortStartScheduler+0x140>)
 8008062:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008066:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008068:	f7ff ff66 	bl	8007f38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800806c:	f7ff f850 	bl	8007110 <vTaskSwitchContext>
	prvTaskExitError();
 8008070:	f7ff ff1c 	bl	8007eac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008074:	2300      	movs	r3, #0
}
 8008076:	4618      	mov	r0, r3
 8008078:	3718      	adds	r7, #24
 800807a:	46bd      	mov	sp, r7
 800807c:	bd80      	pop	{r7, pc}
 800807e:	bf00      	nop
 8008080:	e000ed00 	.word	0xe000ed00
 8008084:	410fc271 	.word	0x410fc271
 8008088:	410fc270 	.word	0x410fc270
 800808c:	e000e400 	.word	0xe000e400
 8008090:	20000efc 	.word	0x20000efc
 8008094:	20000f00 	.word	0x20000f00
 8008098:	e000ed20 	.word	0xe000ed20
 800809c:	2000000c 	.word	0x2000000c
 80080a0:	e000ef34 	.word	0xe000ef34

080080a4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80080a4:	b480      	push	{r7}
 80080a6:	b083      	sub	sp, #12
 80080a8:	af00      	add	r7, sp, #0
	__asm volatile
 80080aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080ae:	f383 8811 	msr	BASEPRI, r3
 80080b2:	f3bf 8f6f 	isb	sy
 80080b6:	f3bf 8f4f 	dsb	sy
 80080ba:	607b      	str	r3, [r7, #4]
}
 80080bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80080be:	4b0f      	ldr	r3, [pc, #60]	; (80080fc <vPortEnterCritical+0x58>)
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	3301      	adds	r3, #1
 80080c4:	4a0d      	ldr	r2, [pc, #52]	; (80080fc <vPortEnterCritical+0x58>)
 80080c6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80080c8:	4b0c      	ldr	r3, [pc, #48]	; (80080fc <vPortEnterCritical+0x58>)
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	2b01      	cmp	r3, #1
 80080ce:	d10f      	bne.n	80080f0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80080d0:	4b0b      	ldr	r3, [pc, #44]	; (8008100 <vPortEnterCritical+0x5c>)
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	b2db      	uxtb	r3, r3
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d00a      	beq.n	80080f0 <vPortEnterCritical+0x4c>
	__asm volatile
 80080da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080de:	f383 8811 	msr	BASEPRI, r3
 80080e2:	f3bf 8f6f 	isb	sy
 80080e6:	f3bf 8f4f 	dsb	sy
 80080ea:	603b      	str	r3, [r7, #0]
}
 80080ec:	bf00      	nop
 80080ee:	e7fe      	b.n	80080ee <vPortEnterCritical+0x4a>
	}
}
 80080f0:	bf00      	nop
 80080f2:	370c      	adds	r7, #12
 80080f4:	46bd      	mov	sp, r7
 80080f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fa:	4770      	bx	lr
 80080fc:	2000000c 	.word	0x2000000c
 8008100:	e000ed04 	.word	0xe000ed04

08008104 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008104:	b480      	push	{r7}
 8008106:	b083      	sub	sp, #12
 8008108:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800810a:	4b12      	ldr	r3, [pc, #72]	; (8008154 <vPortExitCritical+0x50>)
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	2b00      	cmp	r3, #0
 8008110:	d10a      	bne.n	8008128 <vPortExitCritical+0x24>
	__asm volatile
 8008112:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008116:	f383 8811 	msr	BASEPRI, r3
 800811a:	f3bf 8f6f 	isb	sy
 800811e:	f3bf 8f4f 	dsb	sy
 8008122:	607b      	str	r3, [r7, #4]
}
 8008124:	bf00      	nop
 8008126:	e7fe      	b.n	8008126 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008128:	4b0a      	ldr	r3, [pc, #40]	; (8008154 <vPortExitCritical+0x50>)
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	3b01      	subs	r3, #1
 800812e:	4a09      	ldr	r2, [pc, #36]	; (8008154 <vPortExitCritical+0x50>)
 8008130:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008132:	4b08      	ldr	r3, [pc, #32]	; (8008154 <vPortExitCritical+0x50>)
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d105      	bne.n	8008146 <vPortExitCritical+0x42>
 800813a:	2300      	movs	r3, #0
 800813c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	f383 8811 	msr	BASEPRI, r3
}
 8008144:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008146:	bf00      	nop
 8008148:	370c      	adds	r7, #12
 800814a:	46bd      	mov	sp, r7
 800814c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008150:	4770      	bx	lr
 8008152:	bf00      	nop
 8008154:	2000000c 	.word	0x2000000c
	...

08008160 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008160:	f3ef 8009 	mrs	r0, PSP
 8008164:	f3bf 8f6f 	isb	sy
 8008168:	4b15      	ldr	r3, [pc, #84]	; (80081c0 <pxCurrentTCBConst>)
 800816a:	681a      	ldr	r2, [r3, #0]
 800816c:	f01e 0f10 	tst.w	lr, #16
 8008170:	bf08      	it	eq
 8008172:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008176:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800817a:	6010      	str	r0, [r2, #0]
 800817c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008180:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008184:	f380 8811 	msr	BASEPRI, r0
 8008188:	f3bf 8f4f 	dsb	sy
 800818c:	f3bf 8f6f 	isb	sy
 8008190:	f7fe ffbe 	bl	8007110 <vTaskSwitchContext>
 8008194:	f04f 0000 	mov.w	r0, #0
 8008198:	f380 8811 	msr	BASEPRI, r0
 800819c:	bc09      	pop	{r0, r3}
 800819e:	6819      	ldr	r1, [r3, #0]
 80081a0:	6808      	ldr	r0, [r1, #0]
 80081a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081a6:	f01e 0f10 	tst.w	lr, #16
 80081aa:	bf08      	it	eq
 80081ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80081b0:	f380 8809 	msr	PSP, r0
 80081b4:	f3bf 8f6f 	isb	sy
 80081b8:	4770      	bx	lr
 80081ba:	bf00      	nop
 80081bc:	f3af 8000 	nop.w

080081c0 <pxCurrentTCBConst>:
 80081c0:	200008d0 	.word	0x200008d0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80081c4:	bf00      	nop
 80081c6:	bf00      	nop

080081c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b082      	sub	sp, #8
 80081cc:	af00      	add	r7, sp, #0
	__asm volatile
 80081ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081d2:	f383 8811 	msr	BASEPRI, r3
 80081d6:	f3bf 8f6f 	isb	sy
 80081da:	f3bf 8f4f 	dsb	sy
 80081de:	607b      	str	r3, [r7, #4]
}
 80081e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80081e2:	f7fe fedb 	bl	8006f9c <xTaskIncrementTick>
 80081e6:	4603      	mov	r3, r0
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d003      	beq.n	80081f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80081ec:	4b06      	ldr	r3, [pc, #24]	; (8008208 <xPortSysTickHandler+0x40>)
 80081ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80081f2:	601a      	str	r2, [r3, #0]
 80081f4:	2300      	movs	r3, #0
 80081f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	f383 8811 	msr	BASEPRI, r3
}
 80081fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008200:	bf00      	nop
 8008202:	3708      	adds	r7, #8
 8008204:	46bd      	mov	sp, r7
 8008206:	bd80      	pop	{r7, pc}
 8008208:	e000ed04 	.word	0xe000ed04

0800820c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800820c:	b480      	push	{r7}
 800820e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008210:	4b0b      	ldr	r3, [pc, #44]	; (8008240 <vPortSetupTimerInterrupt+0x34>)
 8008212:	2200      	movs	r2, #0
 8008214:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008216:	4b0b      	ldr	r3, [pc, #44]	; (8008244 <vPortSetupTimerInterrupt+0x38>)
 8008218:	2200      	movs	r2, #0
 800821a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800821c:	4b0a      	ldr	r3, [pc, #40]	; (8008248 <vPortSetupTimerInterrupt+0x3c>)
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	4a0a      	ldr	r2, [pc, #40]	; (800824c <vPortSetupTimerInterrupt+0x40>)
 8008222:	fba2 2303 	umull	r2, r3, r2, r3
 8008226:	099b      	lsrs	r3, r3, #6
 8008228:	4a09      	ldr	r2, [pc, #36]	; (8008250 <vPortSetupTimerInterrupt+0x44>)
 800822a:	3b01      	subs	r3, #1
 800822c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800822e:	4b04      	ldr	r3, [pc, #16]	; (8008240 <vPortSetupTimerInterrupt+0x34>)
 8008230:	2207      	movs	r2, #7
 8008232:	601a      	str	r2, [r3, #0]
}
 8008234:	bf00      	nop
 8008236:	46bd      	mov	sp, r7
 8008238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823c:	4770      	bx	lr
 800823e:	bf00      	nop
 8008240:	e000e010 	.word	0xe000e010
 8008244:	e000e018 	.word	0xe000e018
 8008248:	20000000 	.word	0x20000000
 800824c:	10624dd3 	.word	0x10624dd3
 8008250:	e000e014 	.word	0xe000e014

08008254 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008254:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008264 <vPortEnableVFP+0x10>
 8008258:	6801      	ldr	r1, [r0, #0]
 800825a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800825e:	6001      	str	r1, [r0, #0]
 8008260:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008262:	bf00      	nop
 8008264:	e000ed88 	.word	0xe000ed88

08008268 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008268:	b480      	push	{r7}
 800826a:	b085      	sub	sp, #20
 800826c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800826e:	f3ef 8305 	mrs	r3, IPSR
 8008272:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	2b0f      	cmp	r3, #15
 8008278:	d914      	bls.n	80082a4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800827a:	4a17      	ldr	r2, [pc, #92]	; (80082d8 <vPortValidateInterruptPriority+0x70>)
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	4413      	add	r3, r2
 8008280:	781b      	ldrb	r3, [r3, #0]
 8008282:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008284:	4b15      	ldr	r3, [pc, #84]	; (80082dc <vPortValidateInterruptPriority+0x74>)
 8008286:	781b      	ldrb	r3, [r3, #0]
 8008288:	7afa      	ldrb	r2, [r7, #11]
 800828a:	429a      	cmp	r2, r3
 800828c:	d20a      	bcs.n	80082a4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800828e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008292:	f383 8811 	msr	BASEPRI, r3
 8008296:	f3bf 8f6f 	isb	sy
 800829a:	f3bf 8f4f 	dsb	sy
 800829e:	607b      	str	r3, [r7, #4]
}
 80082a0:	bf00      	nop
 80082a2:	e7fe      	b.n	80082a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80082a4:	4b0e      	ldr	r3, [pc, #56]	; (80082e0 <vPortValidateInterruptPriority+0x78>)
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80082ac:	4b0d      	ldr	r3, [pc, #52]	; (80082e4 <vPortValidateInterruptPriority+0x7c>)
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	429a      	cmp	r2, r3
 80082b2:	d90a      	bls.n	80082ca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80082b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082b8:	f383 8811 	msr	BASEPRI, r3
 80082bc:	f3bf 8f6f 	isb	sy
 80082c0:	f3bf 8f4f 	dsb	sy
 80082c4:	603b      	str	r3, [r7, #0]
}
 80082c6:	bf00      	nop
 80082c8:	e7fe      	b.n	80082c8 <vPortValidateInterruptPriority+0x60>
	}
 80082ca:	bf00      	nop
 80082cc:	3714      	adds	r7, #20
 80082ce:	46bd      	mov	sp, r7
 80082d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d4:	4770      	bx	lr
 80082d6:	bf00      	nop
 80082d8:	e000e3f0 	.word	0xe000e3f0
 80082dc:	20000efc 	.word	0x20000efc
 80082e0:	e000ed0c 	.word	0xe000ed0c
 80082e4:	20000f00 	.word	0x20000f00

080082e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b08a      	sub	sp, #40	; 0x28
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80082f0:	2300      	movs	r3, #0
 80082f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80082f4:	f7fe fd96 	bl	8006e24 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80082f8:	4b5b      	ldr	r3, [pc, #364]	; (8008468 <pvPortMalloc+0x180>)
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d101      	bne.n	8008304 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008300:	f000 f920 	bl	8008544 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008304:	4b59      	ldr	r3, [pc, #356]	; (800846c <pvPortMalloc+0x184>)
 8008306:	681a      	ldr	r2, [r3, #0]
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	4013      	ands	r3, r2
 800830c:	2b00      	cmp	r3, #0
 800830e:	f040 8093 	bne.w	8008438 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2b00      	cmp	r3, #0
 8008316:	d01d      	beq.n	8008354 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008318:	2208      	movs	r2, #8
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	4413      	add	r3, r2
 800831e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	f003 0307 	and.w	r3, r3, #7
 8008326:	2b00      	cmp	r3, #0
 8008328:	d014      	beq.n	8008354 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f023 0307 	bic.w	r3, r3, #7
 8008330:	3308      	adds	r3, #8
 8008332:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	f003 0307 	and.w	r3, r3, #7
 800833a:	2b00      	cmp	r3, #0
 800833c:	d00a      	beq.n	8008354 <pvPortMalloc+0x6c>
	__asm volatile
 800833e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008342:	f383 8811 	msr	BASEPRI, r3
 8008346:	f3bf 8f6f 	isb	sy
 800834a:	f3bf 8f4f 	dsb	sy
 800834e:	617b      	str	r3, [r7, #20]
}
 8008350:	bf00      	nop
 8008352:	e7fe      	b.n	8008352 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d06e      	beq.n	8008438 <pvPortMalloc+0x150>
 800835a:	4b45      	ldr	r3, [pc, #276]	; (8008470 <pvPortMalloc+0x188>)
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	687a      	ldr	r2, [r7, #4]
 8008360:	429a      	cmp	r2, r3
 8008362:	d869      	bhi.n	8008438 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008364:	4b43      	ldr	r3, [pc, #268]	; (8008474 <pvPortMalloc+0x18c>)
 8008366:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008368:	4b42      	ldr	r3, [pc, #264]	; (8008474 <pvPortMalloc+0x18c>)
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800836e:	e004      	b.n	800837a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008372:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800837a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	687a      	ldr	r2, [r7, #4]
 8008380:	429a      	cmp	r2, r3
 8008382:	d903      	bls.n	800838c <pvPortMalloc+0xa4>
 8008384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d1f1      	bne.n	8008370 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800838c:	4b36      	ldr	r3, [pc, #216]	; (8008468 <pvPortMalloc+0x180>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008392:	429a      	cmp	r2, r3
 8008394:	d050      	beq.n	8008438 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008396:	6a3b      	ldr	r3, [r7, #32]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	2208      	movs	r2, #8
 800839c:	4413      	add	r3, r2
 800839e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80083a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083a2:	681a      	ldr	r2, [r3, #0]
 80083a4:	6a3b      	ldr	r3, [r7, #32]
 80083a6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80083a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083aa:	685a      	ldr	r2, [r3, #4]
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	1ad2      	subs	r2, r2, r3
 80083b0:	2308      	movs	r3, #8
 80083b2:	005b      	lsls	r3, r3, #1
 80083b4:	429a      	cmp	r2, r3
 80083b6:	d91f      	bls.n	80083f8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80083b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	4413      	add	r3, r2
 80083be:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80083c0:	69bb      	ldr	r3, [r7, #24]
 80083c2:	f003 0307 	and.w	r3, r3, #7
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d00a      	beq.n	80083e0 <pvPortMalloc+0xf8>
	__asm volatile
 80083ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083ce:	f383 8811 	msr	BASEPRI, r3
 80083d2:	f3bf 8f6f 	isb	sy
 80083d6:	f3bf 8f4f 	dsb	sy
 80083da:	613b      	str	r3, [r7, #16]
}
 80083dc:	bf00      	nop
 80083de:	e7fe      	b.n	80083de <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80083e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083e2:	685a      	ldr	r2, [r3, #4]
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	1ad2      	subs	r2, r2, r3
 80083e8:	69bb      	ldr	r3, [r7, #24]
 80083ea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80083ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ee:	687a      	ldr	r2, [r7, #4]
 80083f0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80083f2:	69b8      	ldr	r0, [r7, #24]
 80083f4:	f000 f908 	bl	8008608 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80083f8:	4b1d      	ldr	r3, [pc, #116]	; (8008470 <pvPortMalloc+0x188>)
 80083fa:	681a      	ldr	r2, [r3, #0]
 80083fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083fe:	685b      	ldr	r3, [r3, #4]
 8008400:	1ad3      	subs	r3, r2, r3
 8008402:	4a1b      	ldr	r2, [pc, #108]	; (8008470 <pvPortMalloc+0x188>)
 8008404:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008406:	4b1a      	ldr	r3, [pc, #104]	; (8008470 <pvPortMalloc+0x188>)
 8008408:	681a      	ldr	r2, [r3, #0]
 800840a:	4b1b      	ldr	r3, [pc, #108]	; (8008478 <pvPortMalloc+0x190>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	429a      	cmp	r2, r3
 8008410:	d203      	bcs.n	800841a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008412:	4b17      	ldr	r3, [pc, #92]	; (8008470 <pvPortMalloc+0x188>)
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	4a18      	ldr	r2, [pc, #96]	; (8008478 <pvPortMalloc+0x190>)
 8008418:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800841a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800841c:	685a      	ldr	r2, [r3, #4]
 800841e:	4b13      	ldr	r3, [pc, #76]	; (800846c <pvPortMalloc+0x184>)
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	431a      	orrs	r2, r3
 8008424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008426:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800842a:	2200      	movs	r2, #0
 800842c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800842e:	4b13      	ldr	r3, [pc, #76]	; (800847c <pvPortMalloc+0x194>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	3301      	adds	r3, #1
 8008434:	4a11      	ldr	r2, [pc, #68]	; (800847c <pvPortMalloc+0x194>)
 8008436:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008438:	f7fe fd02 	bl	8006e40 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800843c:	69fb      	ldr	r3, [r7, #28]
 800843e:	f003 0307 	and.w	r3, r3, #7
 8008442:	2b00      	cmp	r3, #0
 8008444:	d00a      	beq.n	800845c <pvPortMalloc+0x174>
	__asm volatile
 8008446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800844a:	f383 8811 	msr	BASEPRI, r3
 800844e:	f3bf 8f6f 	isb	sy
 8008452:	f3bf 8f4f 	dsb	sy
 8008456:	60fb      	str	r3, [r7, #12]
}
 8008458:	bf00      	nop
 800845a:	e7fe      	b.n	800845a <pvPortMalloc+0x172>
	return pvReturn;
 800845c:	69fb      	ldr	r3, [r7, #28]
}
 800845e:	4618      	mov	r0, r3
 8008460:	3728      	adds	r7, #40	; 0x28
 8008462:	46bd      	mov	sp, r7
 8008464:	bd80      	pop	{r7, pc}
 8008466:	bf00      	nop
 8008468:	20001ac4 	.word	0x20001ac4
 800846c:	20001ad8 	.word	0x20001ad8
 8008470:	20001ac8 	.word	0x20001ac8
 8008474:	20001abc 	.word	0x20001abc
 8008478:	20001acc 	.word	0x20001acc
 800847c:	20001ad0 	.word	0x20001ad0

08008480 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b086      	sub	sp, #24
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d04d      	beq.n	800852e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008492:	2308      	movs	r3, #8
 8008494:	425b      	negs	r3, r3
 8008496:	697a      	ldr	r2, [r7, #20]
 8008498:	4413      	add	r3, r2
 800849a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800849c:	697b      	ldr	r3, [r7, #20]
 800849e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80084a0:	693b      	ldr	r3, [r7, #16]
 80084a2:	685a      	ldr	r2, [r3, #4]
 80084a4:	4b24      	ldr	r3, [pc, #144]	; (8008538 <vPortFree+0xb8>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4013      	ands	r3, r2
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d10a      	bne.n	80084c4 <vPortFree+0x44>
	__asm volatile
 80084ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084b2:	f383 8811 	msr	BASEPRI, r3
 80084b6:	f3bf 8f6f 	isb	sy
 80084ba:	f3bf 8f4f 	dsb	sy
 80084be:	60fb      	str	r3, [r7, #12]
}
 80084c0:	bf00      	nop
 80084c2:	e7fe      	b.n	80084c2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80084c4:	693b      	ldr	r3, [r7, #16]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d00a      	beq.n	80084e2 <vPortFree+0x62>
	__asm volatile
 80084cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084d0:	f383 8811 	msr	BASEPRI, r3
 80084d4:	f3bf 8f6f 	isb	sy
 80084d8:	f3bf 8f4f 	dsb	sy
 80084dc:	60bb      	str	r3, [r7, #8]
}
 80084de:	bf00      	nop
 80084e0:	e7fe      	b.n	80084e0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80084e2:	693b      	ldr	r3, [r7, #16]
 80084e4:	685a      	ldr	r2, [r3, #4]
 80084e6:	4b14      	ldr	r3, [pc, #80]	; (8008538 <vPortFree+0xb8>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	4013      	ands	r3, r2
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d01e      	beq.n	800852e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80084f0:	693b      	ldr	r3, [r7, #16]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d11a      	bne.n	800852e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80084f8:	693b      	ldr	r3, [r7, #16]
 80084fa:	685a      	ldr	r2, [r3, #4]
 80084fc:	4b0e      	ldr	r3, [pc, #56]	; (8008538 <vPortFree+0xb8>)
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	43db      	mvns	r3, r3
 8008502:	401a      	ands	r2, r3
 8008504:	693b      	ldr	r3, [r7, #16]
 8008506:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008508:	f7fe fc8c 	bl	8006e24 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800850c:	693b      	ldr	r3, [r7, #16]
 800850e:	685a      	ldr	r2, [r3, #4]
 8008510:	4b0a      	ldr	r3, [pc, #40]	; (800853c <vPortFree+0xbc>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4413      	add	r3, r2
 8008516:	4a09      	ldr	r2, [pc, #36]	; (800853c <vPortFree+0xbc>)
 8008518:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800851a:	6938      	ldr	r0, [r7, #16]
 800851c:	f000 f874 	bl	8008608 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008520:	4b07      	ldr	r3, [pc, #28]	; (8008540 <vPortFree+0xc0>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	3301      	adds	r3, #1
 8008526:	4a06      	ldr	r2, [pc, #24]	; (8008540 <vPortFree+0xc0>)
 8008528:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800852a:	f7fe fc89 	bl	8006e40 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800852e:	bf00      	nop
 8008530:	3718      	adds	r7, #24
 8008532:	46bd      	mov	sp, r7
 8008534:	bd80      	pop	{r7, pc}
 8008536:	bf00      	nop
 8008538:	20001ad8 	.word	0x20001ad8
 800853c:	20001ac8 	.word	0x20001ac8
 8008540:	20001ad4 	.word	0x20001ad4

08008544 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008544:	b480      	push	{r7}
 8008546:	b085      	sub	sp, #20
 8008548:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800854a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800854e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008550:	4b27      	ldr	r3, [pc, #156]	; (80085f0 <prvHeapInit+0xac>)
 8008552:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	f003 0307 	and.w	r3, r3, #7
 800855a:	2b00      	cmp	r3, #0
 800855c:	d00c      	beq.n	8008578 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	3307      	adds	r3, #7
 8008562:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	f023 0307 	bic.w	r3, r3, #7
 800856a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800856c:	68ba      	ldr	r2, [r7, #8]
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	1ad3      	subs	r3, r2, r3
 8008572:	4a1f      	ldr	r2, [pc, #124]	; (80085f0 <prvHeapInit+0xac>)
 8008574:	4413      	add	r3, r2
 8008576:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800857c:	4a1d      	ldr	r2, [pc, #116]	; (80085f4 <prvHeapInit+0xb0>)
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008582:	4b1c      	ldr	r3, [pc, #112]	; (80085f4 <prvHeapInit+0xb0>)
 8008584:	2200      	movs	r2, #0
 8008586:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	68ba      	ldr	r2, [r7, #8]
 800858c:	4413      	add	r3, r2
 800858e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008590:	2208      	movs	r2, #8
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	1a9b      	subs	r3, r3, r2
 8008596:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	f023 0307 	bic.w	r3, r3, #7
 800859e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	4a15      	ldr	r2, [pc, #84]	; (80085f8 <prvHeapInit+0xb4>)
 80085a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80085a6:	4b14      	ldr	r3, [pc, #80]	; (80085f8 <prvHeapInit+0xb4>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	2200      	movs	r2, #0
 80085ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80085ae:	4b12      	ldr	r3, [pc, #72]	; (80085f8 <prvHeapInit+0xb4>)
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	2200      	movs	r2, #0
 80085b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	68fa      	ldr	r2, [r7, #12]
 80085be:	1ad2      	subs	r2, r2, r3
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80085c4:	4b0c      	ldr	r3, [pc, #48]	; (80085f8 <prvHeapInit+0xb4>)
 80085c6:	681a      	ldr	r2, [r3, #0]
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	685b      	ldr	r3, [r3, #4]
 80085d0:	4a0a      	ldr	r2, [pc, #40]	; (80085fc <prvHeapInit+0xb8>)
 80085d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	685b      	ldr	r3, [r3, #4]
 80085d8:	4a09      	ldr	r2, [pc, #36]	; (8008600 <prvHeapInit+0xbc>)
 80085da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80085dc:	4b09      	ldr	r3, [pc, #36]	; (8008604 <prvHeapInit+0xc0>)
 80085de:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80085e2:	601a      	str	r2, [r3, #0]
}
 80085e4:	bf00      	nop
 80085e6:	3714      	adds	r7, #20
 80085e8:	46bd      	mov	sp, r7
 80085ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ee:	4770      	bx	lr
 80085f0:	20000f04 	.word	0x20000f04
 80085f4:	20001abc 	.word	0x20001abc
 80085f8:	20001ac4 	.word	0x20001ac4
 80085fc:	20001acc 	.word	0x20001acc
 8008600:	20001ac8 	.word	0x20001ac8
 8008604:	20001ad8 	.word	0x20001ad8

08008608 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008608:	b480      	push	{r7}
 800860a:	b085      	sub	sp, #20
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008610:	4b28      	ldr	r3, [pc, #160]	; (80086b4 <prvInsertBlockIntoFreeList+0xac>)
 8008612:	60fb      	str	r3, [r7, #12]
 8008614:	e002      	b.n	800861c <prvInsertBlockIntoFreeList+0x14>
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	60fb      	str	r3, [r7, #12]
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	687a      	ldr	r2, [r7, #4]
 8008622:	429a      	cmp	r2, r3
 8008624:	d8f7      	bhi.n	8008616 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	685b      	ldr	r3, [r3, #4]
 800862e:	68ba      	ldr	r2, [r7, #8]
 8008630:	4413      	add	r3, r2
 8008632:	687a      	ldr	r2, [r7, #4]
 8008634:	429a      	cmp	r2, r3
 8008636:	d108      	bne.n	800864a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	685a      	ldr	r2, [r3, #4]
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	685b      	ldr	r3, [r3, #4]
 8008640:	441a      	add	r2, r3
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	685b      	ldr	r3, [r3, #4]
 8008652:	68ba      	ldr	r2, [r7, #8]
 8008654:	441a      	add	r2, r3
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	429a      	cmp	r2, r3
 800865c:	d118      	bne.n	8008690 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681a      	ldr	r2, [r3, #0]
 8008662:	4b15      	ldr	r3, [pc, #84]	; (80086b8 <prvInsertBlockIntoFreeList+0xb0>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	429a      	cmp	r2, r3
 8008668:	d00d      	beq.n	8008686 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	685a      	ldr	r2, [r3, #4]
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	685b      	ldr	r3, [r3, #4]
 8008674:	441a      	add	r2, r3
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	681a      	ldr	r2, [r3, #0]
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	601a      	str	r2, [r3, #0]
 8008684:	e008      	b.n	8008698 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008686:	4b0c      	ldr	r3, [pc, #48]	; (80086b8 <prvInsertBlockIntoFreeList+0xb0>)
 8008688:	681a      	ldr	r2, [r3, #0]
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	601a      	str	r2, [r3, #0]
 800868e:	e003      	b.n	8008698 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	681a      	ldr	r2, [r3, #0]
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008698:	68fa      	ldr	r2, [r7, #12]
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	429a      	cmp	r2, r3
 800869e:	d002      	beq.n	80086a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	687a      	ldr	r2, [r7, #4]
 80086a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80086a6:	bf00      	nop
 80086a8:	3714      	adds	r7, #20
 80086aa:	46bd      	mov	sp, r7
 80086ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b0:	4770      	bx	lr
 80086b2:	bf00      	nop
 80086b4:	20001abc 	.word	0x20001abc
 80086b8:	20001ac4 	.word	0x20001ac4

080086bc <__errno>:
 80086bc:	4b01      	ldr	r3, [pc, #4]	; (80086c4 <__errno+0x8>)
 80086be:	6818      	ldr	r0, [r3, #0]
 80086c0:	4770      	bx	lr
 80086c2:	bf00      	nop
 80086c4:	20000010 	.word	0x20000010

080086c8 <__libc_init_array>:
 80086c8:	b570      	push	{r4, r5, r6, lr}
 80086ca:	4d0d      	ldr	r5, [pc, #52]	; (8008700 <__libc_init_array+0x38>)
 80086cc:	4c0d      	ldr	r4, [pc, #52]	; (8008704 <__libc_init_array+0x3c>)
 80086ce:	1b64      	subs	r4, r4, r5
 80086d0:	10a4      	asrs	r4, r4, #2
 80086d2:	2600      	movs	r6, #0
 80086d4:	42a6      	cmp	r6, r4
 80086d6:	d109      	bne.n	80086ec <__libc_init_array+0x24>
 80086d8:	4d0b      	ldr	r5, [pc, #44]	; (8008708 <__libc_init_array+0x40>)
 80086da:	4c0c      	ldr	r4, [pc, #48]	; (800870c <__libc_init_array+0x44>)
 80086dc:	f002 fd08 	bl	800b0f0 <_init>
 80086e0:	1b64      	subs	r4, r4, r5
 80086e2:	10a4      	asrs	r4, r4, #2
 80086e4:	2600      	movs	r6, #0
 80086e6:	42a6      	cmp	r6, r4
 80086e8:	d105      	bne.n	80086f6 <__libc_init_array+0x2e>
 80086ea:	bd70      	pop	{r4, r5, r6, pc}
 80086ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80086f0:	4798      	blx	r3
 80086f2:	3601      	adds	r6, #1
 80086f4:	e7ee      	b.n	80086d4 <__libc_init_array+0xc>
 80086f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80086fa:	4798      	blx	r3
 80086fc:	3601      	adds	r6, #1
 80086fe:	e7f2      	b.n	80086e6 <__libc_init_array+0x1e>
 8008700:	0800b5dc 	.word	0x0800b5dc
 8008704:	0800b5dc 	.word	0x0800b5dc
 8008708:	0800b5dc 	.word	0x0800b5dc
 800870c:	0800b5e0 	.word	0x0800b5e0

08008710 <memcpy>:
 8008710:	440a      	add	r2, r1
 8008712:	4291      	cmp	r1, r2
 8008714:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008718:	d100      	bne.n	800871c <memcpy+0xc>
 800871a:	4770      	bx	lr
 800871c:	b510      	push	{r4, lr}
 800871e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008722:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008726:	4291      	cmp	r1, r2
 8008728:	d1f9      	bne.n	800871e <memcpy+0xe>
 800872a:	bd10      	pop	{r4, pc}

0800872c <memset>:
 800872c:	4402      	add	r2, r0
 800872e:	4603      	mov	r3, r0
 8008730:	4293      	cmp	r3, r2
 8008732:	d100      	bne.n	8008736 <memset+0xa>
 8008734:	4770      	bx	lr
 8008736:	f803 1b01 	strb.w	r1, [r3], #1
 800873a:	e7f9      	b.n	8008730 <memset+0x4>

0800873c <__cvt>:
 800873c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008740:	ec55 4b10 	vmov	r4, r5, d0
 8008744:	2d00      	cmp	r5, #0
 8008746:	460e      	mov	r6, r1
 8008748:	4619      	mov	r1, r3
 800874a:	462b      	mov	r3, r5
 800874c:	bfbb      	ittet	lt
 800874e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008752:	461d      	movlt	r5, r3
 8008754:	2300      	movge	r3, #0
 8008756:	232d      	movlt	r3, #45	; 0x2d
 8008758:	700b      	strb	r3, [r1, #0]
 800875a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800875c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008760:	4691      	mov	r9, r2
 8008762:	f023 0820 	bic.w	r8, r3, #32
 8008766:	bfbc      	itt	lt
 8008768:	4622      	movlt	r2, r4
 800876a:	4614      	movlt	r4, r2
 800876c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008770:	d005      	beq.n	800877e <__cvt+0x42>
 8008772:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008776:	d100      	bne.n	800877a <__cvt+0x3e>
 8008778:	3601      	adds	r6, #1
 800877a:	2102      	movs	r1, #2
 800877c:	e000      	b.n	8008780 <__cvt+0x44>
 800877e:	2103      	movs	r1, #3
 8008780:	ab03      	add	r3, sp, #12
 8008782:	9301      	str	r3, [sp, #4]
 8008784:	ab02      	add	r3, sp, #8
 8008786:	9300      	str	r3, [sp, #0]
 8008788:	ec45 4b10 	vmov	d0, r4, r5
 800878c:	4653      	mov	r3, sl
 800878e:	4632      	mov	r2, r6
 8008790:	f000 fce2 	bl	8009158 <_dtoa_r>
 8008794:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008798:	4607      	mov	r7, r0
 800879a:	d102      	bne.n	80087a2 <__cvt+0x66>
 800879c:	f019 0f01 	tst.w	r9, #1
 80087a0:	d022      	beq.n	80087e8 <__cvt+0xac>
 80087a2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80087a6:	eb07 0906 	add.w	r9, r7, r6
 80087aa:	d110      	bne.n	80087ce <__cvt+0x92>
 80087ac:	783b      	ldrb	r3, [r7, #0]
 80087ae:	2b30      	cmp	r3, #48	; 0x30
 80087b0:	d10a      	bne.n	80087c8 <__cvt+0x8c>
 80087b2:	2200      	movs	r2, #0
 80087b4:	2300      	movs	r3, #0
 80087b6:	4620      	mov	r0, r4
 80087b8:	4629      	mov	r1, r5
 80087ba:	f7f8 f985 	bl	8000ac8 <__aeabi_dcmpeq>
 80087be:	b918      	cbnz	r0, 80087c8 <__cvt+0x8c>
 80087c0:	f1c6 0601 	rsb	r6, r6, #1
 80087c4:	f8ca 6000 	str.w	r6, [sl]
 80087c8:	f8da 3000 	ldr.w	r3, [sl]
 80087cc:	4499      	add	r9, r3
 80087ce:	2200      	movs	r2, #0
 80087d0:	2300      	movs	r3, #0
 80087d2:	4620      	mov	r0, r4
 80087d4:	4629      	mov	r1, r5
 80087d6:	f7f8 f977 	bl	8000ac8 <__aeabi_dcmpeq>
 80087da:	b108      	cbz	r0, 80087e0 <__cvt+0xa4>
 80087dc:	f8cd 900c 	str.w	r9, [sp, #12]
 80087e0:	2230      	movs	r2, #48	; 0x30
 80087e2:	9b03      	ldr	r3, [sp, #12]
 80087e4:	454b      	cmp	r3, r9
 80087e6:	d307      	bcc.n	80087f8 <__cvt+0xbc>
 80087e8:	9b03      	ldr	r3, [sp, #12]
 80087ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80087ec:	1bdb      	subs	r3, r3, r7
 80087ee:	4638      	mov	r0, r7
 80087f0:	6013      	str	r3, [r2, #0]
 80087f2:	b004      	add	sp, #16
 80087f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087f8:	1c59      	adds	r1, r3, #1
 80087fa:	9103      	str	r1, [sp, #12]
 80087fc:	701a      	strb	r2, [r3, #0]
 80087fe:	e7f0      	b.n	80087e2 <__cvt+0xa6>

08008800 <__exponent>:
 8008800:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008802:	4603      	mov	r3, r0
 8008804:	2900      	cmp	r1, #0
 8008806:	bfb8      	it	lt
 8008808:	4249      	neglt	r1, r1
 800880a:	f803 2b02 	strb.w	r2, [r3], #2
 800880e:	bfb4      	ite	lt
 8008810:	222d      	movlt	r2, #45	; 0x2d
 8008812:	222b      	movge	r2, #43	; 0x2b
 8008814:	2909      	cmp	r1, #9
 8008816:	7042      	strb	r2, [r0, #1]
 8008818:	dd2a      	ble.n	8008870 <__exponent+0x70>
 800881a:	f10d 0407 	add.w	r4, sp, #7
 800881e:	46a4      	mov	ip, r4
 8008820:	270a      	movs	r7, #10
 8008822:	46a6      	mov	lr, r4
 8008824:	460a      	mov	r2, r1
 8008826:	fb91 f6f7 	sdiv	r6, r1, r7
 800882a:	fb07 1516 	mls	r5, r7, r6, r1
 800882e:	3530      	adds	r5, #48	; 0x30
 8008830:	2a63      	cmp	r2, #99	; 0x63
 8008832:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8008836:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800883a:	4631      	mov	r1, r6
 800883c:	dcf1      	bgt.n	8008822 <__exponent+0x22>
 800883e:	3130      	adds	r1, #48	; 0x30
 8008840:	f1ae 0502 	sub.w	r5, lr, #2
 8008844:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008848:	1c44      	adds	r4, r0, #1
 800884a:	4629      	mov	r1, r5
 800884c:	4561      	cmp	r1, ip
 800884e:	d30a      	bcc.n	8008866 <__exponent+0x66>
 8008850:	f10d 0209 	add.w	r2, sp, #9
 8008854:	eba2 020e 	sub.w	r2, r2, lr
 8008858:	4565      	cmp	r5, ip
 800885a:	bf88      	it	hi
 800885c:	2200      	movhi	r2, #0
 800885e:	4413      	add	r3, r2
 8008860:	1a18      	subs	r0, r3, r0
 8008862:	b003      	add	sp, #12
 8008864:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008866:	f811 2b01 	ldrb.w	r2, [r1], #1
 800886a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800886e:	e7ed      	b.n	800884c <__exponent+0x4c>
 8008870:	2330      	movs	r3, #48	; 0x30
 8008872:	3130      	adds	r1, #48	; 0x30
 8008874:	7083      	strb	r3, [r0, #2]
 8008876:	70c1      	strb	r1, [r0, #3]
 8008878:	1d03      	adds	r3, r0, #4
 800887a:	e7f1      	b.n	8008860 <__exponent+0x60>

0800887c <_printf_float>:
 800887c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008880:	ed2d 8b02 	vpush	{d8}
 8008884:	b08d      	sub	sp, #52	; 0x34
 8008886:	460c      	mov	r4, r1
 8008888:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800888c:	4616      	mov	r6, r2
 800888e:	461f      	mov	r7, r3
 8008890:	4605      	mov	r5, r0
 8008892:	f001 fb43 	bl	8009f1c <_localeconv_r>
 8008896:	f8d0 a000 	ldr.w	sl, [r0]
 800889a:	4650      	mov	r0, sl
 800889c:	f7f7 fc98 	bl	80001d0 <strlen>
 80088a0:	2300      	movs	r3, #0
 80088a2:	930a      	str	r3, [sp, #40]	; 0x28
 80088a4:	6823      	ldr	r3, [r4, #0]
 80088a6:	9305      	str	r3, [sp, #20]
 80088a8:	f8d8 3000 	ldr.w	r3, [r8]
 80088ac:	f894 b018 	ldrb.w	fp, [r4, #24]
 80088b0:	3307      	adds	r3, #7
 80088b2:	f023 0307 	bic.w	r3, r3, #7
 80088b6:	f103 0208 	add.w	r2, r3, #8
 80088ba:	f8c8 2000 	str.w	r2, [r8]
 80088be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088c2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80088c6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80088ca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80088ce:	9307      	str	r3, [sp, #28]
 80088d0:	f8cd 8018 	str.w	r8, [sp, #24]
 80088d4:	ee08 0a10 	vmov	s16, r0
 80088d8:	4b9f      	ldr	r3, [pc, #636]	; (8008b58 <_printf_float+0x2dc>)
 80088da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80088de:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80088e2:	f7f8 f923 	bl	8000b2c <__aeabi_dcmpun>
 80088e6:	bb88      	cbnz	r0, 800894c <_printf_float+0xd0>
 80088e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80088ec:	4b9a      	ldr	r3, [pc, #616]	; (8008b58 <_printf_float+0x2dc>)
 80088ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80088f2:	f7f8 f8fd 	bl	8000af0 <__aeabi_dcmple>
 80088f6:	bb48      	cbnz	r0, 800894c <_printf_float+0xd0>
 80088f8:	2200      	movs	r2, #0
 80088fa:	2300      	movs	r3, #0
 80088fc:	4640      	mov	r0, r8
 80088fe:	4649      	mov	r1, r9
 8008900:	f7f8 f8ec 	bl	8000adc <__aeabi_dcmplt>
 8008904:	b110      	cbz	r0, 800890c <_printf_float+0x90>
 8008906:	232d      	movs	r3, #45	; 0x2d
 8008908:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800890c:	4b93      	ldr	r3, [pc, #588]	; (8008b5c <_printf_float+0x2e0>)
 800890e:	4894      	ldr	r0, [pc, #592]	; (8008b60 <_printf_float+0x2e4>)
 8008910:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008914:	bf94      	ite	ls
 8008916:	4698      	movls	r8, r3
 8008918:	4680      	movhi	r8, r0
 800891a:	2303      	movs	r3, #3
 800891c:	6123      	str	r3, [r4, #16]
 800891e:	9b05      	ldr	r3, [sp, #20]
 8008920:	f023 0204 	bic.w	r2, r3, #4
 8008924:	6022      	str	r2, [r4, #0]
 8008926:	f04f 0900 	mov.w	r9, #0
 800892a:	9700      	str	r7, [sp, #0]
 800892c:	4633      	mov	r3, r6
 800892e:	aa0b      	add	r2, sp, #44	; 0x2c
 8008930:	4621      	mov	r1, r4
 8008932:	4628      	mov	r0, r5
 8008934:	f000 f9d8 	bl	8008ce8 <_printf_common>
 8008938:	3001      	adds	r0, #1
 800893a:	f040 8090 	bne.w	8008a5e <_printf_float+0x1e2>
 800893e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008942:	b00d      	add	sp, #52	; 0x34
 8008944:	ecbd 8b02 	vpop	{d8}
 8008948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800894c:	4642      	mov	r2, r8
 800894e:	464b      	mov	r3, r9
 8008950:	4640      	mov	r0, r8
 8008952:	4649      	mov	r1, r9
 8008954:	f7f8 f8ea 	bl	8000b2c <__aeabi_dcmpun>
 8008958:	b140      	cbz	r0, 800896c <_printf_float+0xf0>
 800895a:	464b      	mov	r3, r9
 800895c:	2b00      	cmp	r3, #0
 800895e:	bfbc      	itt	lt
 8008960:	232d      	movlt	r3, #45	; 0x2d
 8008962:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008966:	487f      	ldr	r0, [pc, #508]	; (8008b64 <_printf_float+0x2e8>)
 8008968:	4b7f      	ldr	r3, [pc, #508]	; (8008b68 <_printf_float+0x2ec>)
 800896a:	e7d1      	b.n	8008910 <_printf_float+0x94>
 800896c:	6863      	ldr	r3, [r4, #4]
 800896e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008972:	9206      	str	r2, [sp, #24]
 8008974:	1c5a      	adds	r2, r3, #1
 8008976:	d13f      	bne.n	80089f8 <_printf_float+0x17c>
 8008978:	2306      	movs	r3, #6
 800897a:	6063      	str	r3, [r4, #4]
 800897c:	9b05      	ldr	r3, [sp, #20]
 800897e:	6861      	ldr	r1, [r4, #4]
 8008980:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008984:	2300      	movs	r3, #0
 8008986:	9303      	str	r3, [sp, #12]
 8008988:	ab0a      	add	r3, sp, #40	; 0x28
 800898a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800898e:	ab09      	add	r3, sp, #36	; 0x24
 8008990:	ec49 8b10 	vmov	d0, r8, r9
 8008994:	9300      	str	r3, [sp, #0]
 8008996:	6022      	str	r2, [r4, #0]
 8008998:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800899c:	4628      	mov	r0, r5
 800899e:	f7ff fecd 	bl	800873c <__cvt>
 80089a2:	9b06      	ldr	r3, [sp, #24]
 80089a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80089a6:	2b47      	cmp	r3, #71	; 0x47
 80089a8:	4680      	mov	r8, r0
 80089aa:	d108      	bne.n	80089be <_printf_float+0x142>
 80089ac:	1cc8      	adds	r0, r1, #3
 80089ae:	db02      	blt.n	80089b6 <_printf_float+0x13a>
 80089b0:	6863      	ldr	r3, [r4, #4]
 80089b2:	4299      	cmp	r1, r3
 80089b4:	dd41      	ble.n	8008a3a <_printf_float+0x1be>
 80089b6:	f1ab 0b02 	sub.w	fp, fp, #2
 80089ba:	fa5f fb8b 	uxtb.w	fp, fp
 80089be:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80089c2:	d820      	bhi.n	8008a06 <_printf_float+0x18a>
 80089c4:	3901      	subs	r1, #1
 80089c6:	465a      	mov	r2, fp
 80089c8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80089cc:	9109      	str	r1, [sp, #36]	; 0x24
 80089ce:	f7ff ff17 	bl	8008800 <__exponent>
 80089d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80089d4:	1813      	adds	r3, r2, r0
 80089d6:	2a01      	cmp	r2, #1
 80089d8:	4681      	mov	r9, r0
 80089da:	6123      	str	r3, [r4, #16]
 80089dc:	dc02      	bgt.n	80089e4 <_printf_float+0x168>
 80089de:	6822      	ldr	r2, [r4, #0]
 80089e0:	07d2      	lsls	r2, r2, #31
 80089e2:	d501      	bpl.n	80089e8 <_printf_float+0x16c>
 80089e4:	3301      	adds	r3, #1
 80089e6:	6123      	str	r3, [r4, #16]
 80089e8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d09c      	beq.n	800892a <_printf_float+0xae>
 80089f0:	232d      	movs	r3, #45	; 0x2d
 80089f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80089f6:	e798      	b.n	800892a <_printf_float+0xae>
 80089f8:	9a06      	ldr	r2, [sp, #24]
 80089fa:	2a47      	cmp	r2, #71	; 0x47
 80089fc:	d1be      	bne.n	800897c <_printf_float+0x100>
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d1bc      	bne.n	800897c <_printf_float+0x100>
 8008a02:	2301      	movs	r3, #1
 8008a04:	e7b9      	b.n	800897a <_printf_float+0xfe>
 8008a06:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008a0a:	d118      	bne.n	8008a3e <_printf_float+0x1c2>
 8008a0c:	2900      	cmp	r1, #0
 8008a0e:	6863      	ldr	r3, [r4, #4]
 8008a10:	dd0b      	ble.n	8008a2a <_printf_float+0x1ae>
 8008a12:	6121      	str	r1, [r4, #16]
 8008a14:	b913      	cbnz	r3, 8008a1c <_printf_float+0x1a0>
 8008a16:	6822      	ldr	r2, [r4, #0]
 8008a18:	07d0      	lsls	r0, r2, #31
 8008a1a:	d502      	bpl.n	8008a22 <_printf_float+0x1a6>
 8008a1c:	3301      	adds	r3, #1
 8008a1e:	440b      	add	r3, r1
 8008a20:	6123      	str	r3, [r4, #16]
 8008a22:	65a1      	str	r1, [r4, #88]	; 0x58
 8008a24:	f04f 0900 	mov.w	r9, #0
 8008a28:	e7de      	b.n	80089e8 <_printf_float+0x16c>
 8008a2a:	b913      	cbnz	r3, 8008a32 <_printf_float+0x1b6>
 8008a2c:	6822      	ldr	r2, [r4, #0]
 8008a2e:	07d2      	lsls	r2, r2, #31
 8008a30:	d501      	bpl.n	8008a36 <_printf_float+0x1ba>
 8008a32:	3302      	adds	r3, #2
 8008a34:	e7f4      	b.n	8008a20 <_printf_float+0x1a4>
 8008a36:	2301      	movs	r3, #1
 8008a38:	e7f2      	b.n	8008a20 <_printf_float+0x1a4>
 8008a3a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008a3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a40:	4299      	cmp	r1, r3
 8008a42:	db05      	blt.n	8008a50 <_printf_float+0x1d4>
 8008a44:	6823      	ldr	r3, [r4, #0]
 8008a46:	6121      	str	r1, [r4, #16]
 8008a48:	07d8      	lsls	r0, r3, #31
 8008a4a:	d5ea      	bpl.n	8008a22 <_printf_float+0x1a6>
 8008a4c:	1c4b      	adds	r3, r1, #1
 8008a4e:	e7e7      	b.n	8008a20 <_printf_float+0x1a4>
 8008a50:	2900      	cmp	r1, #0
 8008a52:	bfd4      	ite	le
 8008a54:	f1c1 0202 	rsble	r2, r1, #2
 8008a58:	2201      	movgt	r2, #1
 8008a5a:	4413      	add	r3, r2
 8008a5c:	e7e0      	b.n	8008a20 <_printf_float+0x1a4>
 8008a5e:	6823      	ldr	r3, [r4, #0]
 8008a60:	055a      	lsls	r2, r3, #21
 8008a62:	d407      	bmi.n	8008a74 <_printf_float+0x1f8>
 8008a64:	6923      	ldr	r3, [r4, #16]
 8008a66:	4642      	mov	r2, r8
 8008a68:	4631      	mov	r1, r6
 8008a6a:	4628      	mov	r0, r5
 8008a6c:	47b8      	blx	r7
 8008a6e:	3001      	adds	r0, #1
 8008a70:	d12c      	bne.n	8008acc <_printf_float+0x250>
 8008a72:	e764      	b.n	800893e <_printf_float+0xc2>
 8008a74:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008a78:	f240 80e0 	bls.w	8008c3c <_printf_float+0x3c0>
 8008a7c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008a80:	2200      	movs	r2, #0
 8008a82:	2300      	movs	r3, #0
 8008a84:	f7f8 f820 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a88:	2800      	cmp	r0, #0
 8008a8a:	d034      	beq.n	8008af6 <_printf_float+0x27a>
 8008a8c:	4a37      	ldr	r2, [pc, #220]	; (8008b6c <_printf_float+0x2f0>)
 8008a8e:	2301      	movs	r3, #1
 8008a90:	4631      	mov	r1, r6
 8008a92:	4628      	mov	r0, r5
 8008a94:	47b8      	blx	r7
 8008a96:	3001      	adds	r0, #1
 8008a98:	f43f af51 	beq.w	800893e <_printf_float+0xc2>
 8008a9c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008aa0:	429a      	cmp	r2, r3
 8008aa2:	db02      	blt.n	8008aaa <_printf_float+0x22e>
 8008aa4:	6823      	ldr	r3, [r4, #0]
 8008aa6:	07d8      	lsls	r0, r3, #31
 8008aa8:	d510      	bpl.n	8008acc <_printf_float+0x250>
 8008aaa:	ee18 3a10 	vmov	r3, s16
 8008aae:	4652      	mov	r2, sl
 8008ab0:	4631      	mov	r1, r6
 8008ab2:	4628      	mov	r0, r5
 8008ab4:	47b8      	blx	r7
 8008ab6:	3001      	adds	r0, #1
 8008ab8:	f43f af41 	beq.w	800893e <_printf_float+0xc2>
 8008abc:	f04f 0800 	mov.w	r8, #0
 8008ac0:	f104 091a 	add.w	r9, r4, #26
 8008ac4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ac6:	3b01      	subs	r3, #1
 8008ac8:	4543      	cmp	r3, r8
 8008aca:	dc09      	bgt.n	8008ae0 <_printf_float+0x264>
 8008acc:	6823      	ldr	r3, [r4, #0]
 8008ace:	079b      	lsls	r3, r3, #30
 8008ad0:	f100 8105 	bmi.w	8008cde <_printf_float+0x462>
 8008ad4:	68e0      	ldr	r0, [r4, #12]
 8008ad6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ad8:	4298      	cmp	r0, r3
 8008ada:	bfb8      	it	lt
 8008adc:	4618      	movlt	r0, r3
 8008ade:	e730      	b.n	8008942 <_printf_float+0xc6>
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	464a      	mov	r2, r9
 8008ae4:	4631      	mov	r1, r6
 8008ae6:	4628      	mov	r0, r5
 8008ae8:	47b8      	blx	r7
 8008aea:	3001      	adds	r0, #1
 8008aec:	f43f af27 	beq.w	800893e <_printf_float+0xc2>
 8008af0:	f108 0801 	add.w	r8, r8, #1
 8008af4:	e7e6      	b.n	8008ac4 <_printf_float+0x248>
 8008af6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	dc39      	bgt.n	8008b70 <_printf_float+0x2f4>
 8008afc:	4a1b      	ldr	r2, [pc, #108]	; (8008b6c <_printf_float+0x2f0>)
 8008afe:	2301      	movs	r3, #1
 8008b00:	4631      	mov	r1, r6
 8008b02:	4628      	mov	r0, r5
 8008b04:	47b8      	blx	r7
 8008b06:	3001      	adds	r0, #1
 8008b08:	f43f af19 	beq.w	800893e <_printf_float+0xc2>
 8008b0c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008b10:	4313      	orrs	r3, r2
 8008b12:	d102      	bne.n	8008b1a <_printf_float+0x29e>
 8008b14:	6823      	ldr	r3, [r4, #0]
 8008b16:	07d9      	lsls	r1, r3, #31
 8008b18:	d5d8      	bpl.n	8008acc <_printf_float+0x250>
 8008b1a:	ee18 3a10 	vmov	r3, s16
 8008b1e:	4652      	mov	r2, sl
 8008b20:	4631      	mov	r1, r6
 8008b22:	4628      	mov	r0, r5
 8008b24:	47b8      	blx	r7
 8008b26:	3001      	adds	r0, #1
 8008b28:	f43f af09 	beq.w	800893e <_printf_float+0xc2>
 8008b2c:	f04f 0900 	mov.w	r9, #0
 8008b30:	f104 0a1a 	add.w	sl, r4, #26
 8008b34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b36:	425b      	negs	r3, r3
 8008b38:	454b      	cmp	r3, r9
 8008b3a:	dc01      	bgt.n	8008b40 <_printf_float+0x2c4>
 8008b3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b3e:	e792      	b.n	8008a66 <_printf_float+0x1ea>
 8008b40:	2301      	movs	r3, #1
 8008b42:	4652      	mov	r2, sl
 8008b44:	4631      	mov	r1, r6
 8008b46:	4628      	mov	r0, r5
 8008b48:	47b8      	blx	r7
 8008b4a:	3001      	adds	r0, #1
 8008b4c:	f43f aef7 	beq.w	800893e <_printf_float+0xc2>
 8008b50:	f109 0901 	add.w	r9, r9, #1
 8008b54:	e7ee      	b.n	8008b34 <_printf_float+0x2b8>
 8008b56:	bf00      	nop
 8008b58:	7fefffff 	.word	0x7fefffff
 8008b5c:	0800b1f8 	.word	0x0800b1f8
 8008b60:	0800b1fc 	.word	0x0800b1fc
 8008b64:	0800b204 	.word	0x0800b204
 8008b68:	0800b200 	.word	0x0800b200
 8008b6c:	0800b208 	.word	0x0800b208
 8008b70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008b72:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008b74:	429a      	cmp	r2, r3
 8008b76:	bfa8      	it	ge
 8008b78:	461a      	movge	r2, r3
 8008b7a:	2a00      	cmp	r2, #0
 8008b7c:	4691      	mov	r9, r2
 8008b7e:	dc37      	bgt.n	8008bf0 <_printf_float+0x374>
 8008b80:	f04f 0b00 	mov.w	fp, #0
 8008b84:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008b88:	f104 021a 	add.w	r2, r4, #26
 8008b8c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008b8e:	9305      	str	r3, [sp, #20]
 8008b90:	eba3 0309 	sub.w	r3, r3, r9
 8008b94:	455b      	cmp	r3, fp
 8008b96:	dc33      	bgt.n	8008c00 <_printf_float+0x384>
 8008b98:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008b9c:	429a      	cmp	r2, r3
 8008b9e:	db3b      	blt.n	8008c18 <_printf_float+0x39c>
 8008ba0:	6823      	ldr	r3, [r4, #0]
 8008ba2:	07da      	lsls	r2, r3, #31
 8008ba4:	d438      	bmi.n	8008c18 <_printf_float+0x39c>
 8008ba6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ba8:	9b05      	ldr	r3, [sp, #20]
 8008baa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008bac:	1ad3      	subs	r3, r2, r3
 8008bae:	eba2 0901 	sub.w	r9, r2, r1
 8008bb2:	4599      	cmp	r9, r3
 8008bb4:	bfa8      	it	ge
 8008bb6:	4699      	movge	r9, r3
 8008bb8:	f1b9 0f00 	cmp.w	r9, #0
 8008bbc:	dc35      	bgt.n	8008c2a <_printf_float+0x3ae>
 8008bbe:	f04f 0800 	mov.w	r8, #0
 8008bc2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008bc6:	f104 0a1a 	add.w	sl, r4, #26
 8008bca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008bce:	1a9b      	subs	r3, r3, r2
 8008bd0:	eba3 0309 	sub.w	r3, r3, r9
 8008bd4:	4543      	cmp	r3, r8
 8008bd6:	f77f af79 	ble.w	8008acc <_printf_float+0x250>
 8008bda:	2301      	movs	r3, #1
 8008bdc:	4652      	mov	r2, sl
 8008bde:	4631      	mov	r1, r6
 8008be0:	4628      	mov	r0, r5
 8008be2:	47b8      	blx	r7
 8008be4:	3001      	adds	r0, #1
 8008be6:	f43f aeaa 	beq.w	800893e <_printf_float+0xc2>
 8008bea:	f108 0801 	add.w	r8, r8, #1
 8008bee:	e7ec      	b.n	8008bca <_printf_float+0x34e>
 8008bf0:	4613      	mov	r3, r2
 8008bf2:	4631      	mov	r1, r6
 8008bf4:	4642      	mov	r2, r8
 8008bf6:	4628      	mov	r0, r5
 8008bf8:	47b8      	blx	r7
 8008bfa:	3001      	adds	r0, #1
 8008bfc:	d1c0      	bne.n	8008b80 <_printf_float+0x304>
 8008bfe:	e69e      	b.n	800893e <_printf_float+0xc2>
 8008c00:	2301      	movs	r3, #1
 8008c02:	4631      	mov	r1, r6
 8008c04:	4628      	mov	r0, r5
 8008c06:	9205      	str	r2, [sp, #20]
 8008c08:	47b8      	blx	r7
 8008c0a:	3001      	adds	r0, #1
 8008c0c:	f43f ae97 	beq.w	800893e <_printf_float+0xc2>
 8008c10:	9a05      	ldr	r2, [sp, #20]
 8008c12:	f10b 0b01 	add.w	fp, fp, #1
 8008c16:	e7b9      	b.n	8008b8c <_printf_float+0x310>
 8008c18:	ee18 3a10 	vmov	r3, s16
 8008c1c:	4652      	mov	r2, sl
 8008c1e:	4631      	mov	r1, r6
 8008c20:	4628      	mov	r0, r5
 8008c22:	47b8      	blx	r7
 8008c24:	3001      	adds	r0, #1
 8008c26:	d1be      	bne.n	8008ba6 <_printf_float+0x32a>
 8008c28:	e689      	b.n	800893e <_printf_float+0xc2>
 8008c2a:	9a05      	ldr	r2, [sp, #20]
 8008c2c:	464b      	mov	r3, r9
 8008c2e:	4442      	add	r2, r8
 8008c30:	4631      	mov	r1, r6
 8008c32:	4628      	mov	r0, r5
 8008c34:	47b8      	blx	r7
 8008c36:	3001      	adds	r0, #1
 8008c38:	d1c1      	bne.n	8008bbe <_printf_float+0x342>
 8008c3a:	e680      	b.n	800893e <_printf_float+0xc2>
 8008c3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c3e:	2a01      	cmp	r2, #1
 8008c40:	dc01      	bgt.n	8008c46 <_printf_float+0x3ca>
 8008c42:	07db      	lsls	r3, r3, #31
 8008c44:	d538      	bpl.n	8008cb8 <_printf_float+0x43c>
 8008c46:	2301      	movs	r3, #1
 8008c48:	4642      	mov	r2, r8
 8008c4a:	4631      	mov	r1, r6
 8008c4c:	4628      	mov	r0, r5
 8008c4e:	47b8      	blx	r7
 8008c50:	3001      	adds	r0, #1
 8008c52:	f43f ae74 	beq.w	800893e <_printf_float+0xc2>
 8008c56:	ee18 3a10 	vmov	r3, s16
 8008c5a:	4652      	mov	r2, sl
 8008c5c:	4631      	mov	r1, r6
 8008c5e:	4628      	mov	r0, r5
 8008c60:	47b8      	blx	r7
 8008c62:	3001      	adds	r0, #1
 8008c64:	f43f ae6b 	beq.w	800893e <_printf_float+0xc2>
 8008c68:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	2300      	movs	r3, #0
 8008c70:	f7f7 ff2a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c74:	b9d8      	cbnz	r0, 8008cae <_printf_float+0x432>
 8008c76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c78:	f108 0201 	add.w	r2, r8, #1
 8008c7c:	3b01      	subs	r3, #1
 8008c7e:	4631      	mov	r1, r6
 8008c80:	4628      	mov	r0, r5
 8008c82:	47b8      	blx	r7
 8008c84:	3001      	adds	r0, #1
 8008c86:	d10e      	bne.n	8008ca6 <_printf_float+0x42a>
 8008c88:	e659      	b.n	800893e <_printf_float+0xc2>
 8008c8a:	2301      	movs	r3, #1
 8008c8c:	4652      	mov	r2, sl
 8008c8e:	4631      	mov	r1, r6
 8008c90:	4628      	mov	r0, r5
 8008c92:	47b8      	blx	r7
 8008c94:	3001      	adds	r0, #1
 8008c96:	f43f ae52 	beq.w	800893e <_printf_float+0xc2>
 8008c9a:	f108 0801 	add.w	r8, r8, #1
 8008c9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ca0:	3b01      	subs	r3, #1
 8008ca2:	4543      	cmp	r3, r8
 8008ca4:	dcf1      	bgt.n	8008c8a <_printf_float+0x40e>
 8008ca6:	464b      	mov	r3, r9
 8008ca8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008cac:	e6dc      	b.n	8008a68 <_printf_float+0x1ec>
 8008cae:	f04f 0800 	mov.w	r8, #0
 8008cb2:	f104 0a1a 	add.w	sl, r4, #26
 8008cb6:	e7f2      	b.n	8008c9e <_printf_float+0x422>
 8008cb8:	2301      	movs	r3, #1
 8008cba:	4642      	mov	r2, r8
 8008cbc:	e7df      	b.n	8008c7e <_printf_float+0x402>
 8008cbe:	2301      	movs	r3, #1
 8008cc0:	464a      	mov	r2, r9
 8008cc2:	4631      	mov	r1, r6
 8008cc4:	4628      	mov	r0, r5
 8008cc6:	47b8      	blx	r7
 8008cc8:	3001      	adds	r0, #1
 8008cca:	f43f ae38 	beq.w	800893e <_printf_float+0xc2>
 8008cce:	f108 0801 	add.w	r8, r8, #1
 8008cd2:	68e3      	ldr	r3, [r4, #12]
 8008cd4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008cd6:	1a5b      	subs	r3, r3, r1
 8008cd8:	4543      	cmp	r3, r8
 8008cda:	dcf0      	bgt.n	8008cbe <_printf_float+0x442>
 8008cdc:	e6fa      	b.n	8008ad4 <_printf_float+0x258>
 8008cde:	f04f 0800 	mov.w	r8, #0
 8008ce2:	f104 0919 	add.w	r9, r4, #25
 8008ce6:	e7f4      	b.n	8008cd2 <_printf_float+0x456>

08008ce8 <_printf_common>:
 8008ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cec:	4616      	mov	r6, r2
 8008cee:	4699      	mov	r9, r3
 8008cf0:	688a      	ldr	r2, [r1, #8]
 8008cf2:	690b      	ldr	r3, [r1, #16]
 8008cf4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008cf8:	4293      	cmp	r3, r2
 8008cfa:	bfb8      	it	lt
 8008cfc:	4613      	movlt	r3, r2
 8008cfe:	6033      	str	r3, [r6, #0]
 8008d00:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008d04:	4607      	mov	r7, r0
 8008d06:	460c      	mov	r4, r1
 8008d08:	b10a      	cbz	r2, 8008d0e <_printf_common+0x26>
 8008d0a:	3301      	adds	r3, #1
 8008d0c:	6033      	str	r3, [r6, #0]
 8008d0e:	6823      	ldr	r3, [r4, #0]
 8008d10:	0699      	lsls	r1, r3, #26
 8008d12:	bf42      	ittt	mi
 8008d14:	6833      	ldrmi	r3, [r6, #0]
 8008d16:	3302      	addmi	r3, #2
 8008d18:	6033      	strmi	r3, [r6, #0]
 8008d1a:	6825      	ldr	r5, [r4, #0]
 8008d1c:	f015 0506 	ands.w	r5, r5, #6
 8008d20:	d106      	bne.n	8008d30 <_printf_common+0x48>
 8008d22:	f104 0a19 	add.w	sl, r4, #25
 8008d26:	68e3      	ldr	r3, [r4, #12]
 8008d28:	6832      	ldr	r2, [r6, #0]
 8008d2a:	1a9b      	subs	r3, r3, r2
 8008d2c:	42ab      	cmp	r3, r5
 8008d2e:	dc26      	bgt.n	8008d7e <_printf_common+0x96>
 8008d30:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008d34:	1e13      	subs	r3, r2, #0
 8008d36:	6822      	ldr	r2, [r4, #0]
 8008d38:	bf18      	it	ne
 8008d3a:	2301      	movne	r3, #1
 8008d3c:	0692      	lsls	r2, r2, #26
 8008d3e:	d42b      	bmi.n	8008d98 <_printf_common+0xb0>
 8008d40:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008d44:	4649      	mov	r1, r9
 8008d46:	4638      	mov	r0, r7
 8008d48:	47c0      	blx	r8
 8008d4a:	3001      	adds	r0, #1
 8008d4c:	d01e      	beq.n	8008d8c <_printf_common+0xa4>
 8008d4e:	6823      	ldr	r3, [r4, #0]
 8008d50:	68e5      	ldr	r5, [r4, #12]
 8008d52:	6832      	ldr	r2, [r6, #0]
 8008d54:	f003 0306 	and.w	r3, r3, #6
 8008d58:	2b04      	cmp	r3, #4
 8008d5a:	bf08      	it	eq
 8008d5c:	1aad      	subeq	r5, r5, r2
 8008d5e:	68a3      	ldr	r3, [r4, #8]
 8008d60:	6922      	ldr	r2, [r4, #16]
 8008d62:	bf0c      	ite	eq
 8008d64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008d68:	2500      	movne	r5, #0
 8008d6a:	4293      	cmp	r3, r2
 8008d6c:	bfc4      	itt	gt
 8008d6e:	1a9b      	subgt	r3, r3, r2
 8008d70:	18ed      	addgt	r5, r5, r3
 8008d72:	2600      	movs	r6, #0
 8008d74:	341a      	adds	r4, #26
 8008d76:	42b5      	cmp	r5, r6
 8008d78:	d11a      	bne.n	8008db0 <_printf_common+0xc8>
 8008d7a:	2000      	movs	r0, #0
 8008d7c:	e008      	b.n	8008d90 <_printf_common+0xa8>
 8008d7e:	2301      	movs	r3, #1
 8008d80:	4652      	mov	r2, sl
 8008d82:	4649      	mov	r1, r9
 8008d84:	4638      	mov	r0, r7
 8008d86:	47c0      	blx	r8
 8008d88:	3001      	adds	r0, #1
 8008d8a:	d103      	bne.n	8008d94 <_printf_common+0xac>
 8008d8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d94:	3501      	adds	r5, #1
 8008d96:	e7c6      	b.n	8008d26 <_printf_common+0x3e>
 8008d98:	18e1      	adds	r1, r4, r3
 8008d9a:	1c5a      	adds	r2, r3, #1
 8008d9c:	2030      	movs	r0, #48	; 0x30
 8008d9e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008da2:	4422      	add	r2, r4
 8008da4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008da8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008dac:	3302      	adds	r3, #2
 8008dae:	e7c7      	b.n	8008d40 <_printf_common+0x58>
 8008db0:	2301      	movs	r3, #1
 8008db2:	4622      	mov	r2, r4
 8008db4:	4649      	mov	r1, r9
 8008db6:	4638      	mov	r0, r7
 8008db8:	47c0      	blx	r8
 8008dba:	3001      	adds	r0, #1
 8008dbc:	d0e6      	beq.n	8008d8c <_printf_common+0xa4>
 8008dbe:	3601      	adds	r6, #1
 8008dc0:	e7d9      	b.n	8008d76 <_printf_common+0x8e>
	...

08008dc4 <_printf_i>:
 8008dc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008dc8:	460c      	mov	r4, r1
 8008dca:	4691      	mov	r9, r2
 8008dcc:	7e27      	ldrb	r7, [r4, #24]
 8008dce:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008dd0:	2f78      	cmp	r7, #120	; 0x78
 8008dd2:	4680      	mov	r8, r0
 8008dd4:	469a      	mov	sl, r3
 8008dd6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008dda:	d807      	bhi.n	8008dec <_printf_i+0x28>
 8008ddc:	2f62      	cmp	r7, #98	; 0x62
 8008dde:	d80a      	bhi.n	8008df6 <_printf_i+0x32>
 8008de0:	2f00      	cmp	r7, #0
 8008de2:	f000 80d8 	beq.w	8008f96 <_printf_i+0x1d2>
 8008de6:	2f58      	cmp	r7, #88	; 0x58
 8008de8:	f000 80a3 	beq.w	8008f32 <_printf_i+0x16e>
 8008dec:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008df0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008df4:	e03a      	b.n	8008e6c <_printf_i+0xa8>
 8008df6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008dfa:	2b15      	cmp	r3, #21
 8008dfc:	d8f6      	bhi.n	8008dec <_printf_i+0x28>
 8008dfe:	a001      	add	r0, pc, #4	; (adr r0, 8008e04 <_printf_i+0x40>)
 8008e00:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008e04:	08008e5d 	.word	0x08008e5d
 8008e08:	08008e71 	.word	0x08008e71
 8008e0c:	08008ded 	.word	0x08008ded
 8008e10:	08008ded 	.word	0x08008ded
 8008e14:	08008ded 	.word	0x08008ded
 8008e18:	08008ded 	.word	0x08008ded
 8008e1c:	08008e71 	.word	0x08008e71
 8008e20:	08008ded 	.word	0x08008ded
 8008e24:	08008ded 	.word	0x08008ded
 8008e28:	08008ded 	.word	0x08008ded
 8008e2c:	08008ded 	.word	0x08008ded
 8008e30:	08008f7d 	.word	0x08008f7d
 8008e34:	08008ea1 	.word	0x08008ea1
 8008e38:	08008f5f 	.word	0x08008f5f
 8008e3c:	08008ded 	.word	0x08008ded
 8008e40:	08008ded 	.word	0x08008ded
 8008e44:	08008f9f 	.word	0x08008f9f
 8008e48:	08008ded 	.word	0x08008ded
 8008e4c:	08008ea1 	.word	0x08008ea1
 8008e50:	08008ded 	.word	0x08008ded
 8008e54:	08008ded 	.word	0x08008ded
 8008e58:	08008f67 	.word	0x08008f67
 8008e5c:	680b      	ldr	r3, [r1, #0]
 8008e5e:	1d1a      	adds	r2, r3, #4
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	600a      	str	r2, [r1, #0]
 8008e64:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008e68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008e6c:	2301      	movs	r3, #1
 8008e6e:	e0a3      	b.n	8008fb8 <_printf_i+0x1f4>
 8008e70:	6825      	ldr	r5, [r4, #0]
 8008e72:	6808      	ldr	r0, [r1, #0]
 8008e74:	062e      	lsls	r6, r5, #24
 8008e76:	f100 0304 	add.w	r3, r0, #4
 8008e7a:	d50a      	bpl.n	8008e92 <_printf_i+0xce>
 8008e7c:	6805      	ldr	r5, [r0, #0]
 8008e7e:	600b      	str	r3, [r1, #0]
 8008e80:	2d00      	cmp	r5, #0
 8008e82:	da03      	bge.n	8008e8c <_printf_i+0xc8>
 8008e84:	232d      	movs	r3, #45	; 0x2d
 8008e86:	426d      	negs	r5, r5
 8008e88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e8c:	485e      	ldr	r0, [pc, #376]	; (8009008 <_printf_i+0x244>)
 8008e8e:	230a      	movs	r3, #10
 8008e90:	e019      	b.n	8008ec6 <_printf_i+0x102>
 8008e92:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008e96:	6805      	ldr	r5, [r0, #0]
 8008e98:	600b      	str	r3, [r1, #0]
 8008e9a:	bf18      	it	ne
 8008e9c:	b22d      	sxthne	r5, r5
 8008e9e:	e7ef      	b.n	8008e80 <_printf_i+0xbc>
 8008ea0:	680b      	ldr	r3, [r1, #0]
 8008ea2:	6825      	ldr	r5, [r4, #0]
 8008ea4:	1d18      	adds	r0, r3, #4
 8008ea6:	6008      	str	r0, [r1, #0]
 8008ea8:	0628      	lsls	r0, r5, #24
 8008eaa:	d501      	bpl.n	8008eb0 <_printf_i+0xec>
 8008eac:	681d      	ldr	r5, [r3, #0]
 8008eae:	e002      	b.n	8008eb6 <_printf_i+0xf2>
 8008eb0:	0669      	lsls	r1, r5, #25
 8008eb2:	d5fb      	bpl.n	8008eac <_printf_i+0xe8>
 8008eb4:	881d      	ldrh	r5, [r3, #0]
 8008eb6:	4854      	ldr	r0, [pc, #336]	; (8009008 <_printf_i+0x244>)
 8008eb8:	2f6f      	cmp	r7, #111	; 0x6f
 8008eba:	bf0c      	ite	eq
 8008ebc:	2308      	moveq	r3, #8
 8008ebe:	230a      	movne	r3, #10
 8008ec0:	2100      	movs	r1, #0
 8008ec2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008ec6:	6866      	ldr	r6, [r4, #4]
 8008ec8:	60a6      	str	r6, [r4, #8]
 8008eca:	2e00      	cmp	r6, #0
 8008ecc:	bfa2      	ittt	ge
 8008ece:	6821      	ldrge	r1, [r4, #0]
 8008ed0:	f021 0104 	bicge.w	r1, r1, #4
 8008ed4:	6021      	strge	r1, [r4, #0]
 8008ed6:	b90d      	cbnz	r5, 8008edc <_printf_i+0x118>
 8008ed8:	2e00      	cmp	r6, #0
 8008eda:	d04d      	beq.n	8008f78 <_printf_i+0x1b4>
 8008edc:	4616      	mov	r6, r2
 8008ede:	fbb5 f1f3 	udiv	r1, r5, r3
 8008ee2:	fb03 5711 	mls	r7, r3, r1, r5
 8008ee6:	5dc7      	ldrb	r7, [r0, r7]
 8008ee8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008eec:	462f      	mov	r7, r5
 8008eee:	42bb      	cmp	r3, r7
 8008ef0:	460d      	mov	r5, r1
 8008ef2:	d9f4      	bls.n	8008ede <_printf_i+0x11a>
 8008ef4:	2b08      	cmp	r3, #8
 8008ef6:	d10b      	bne.n	8008f10 <_printf_i+0x14c>
 8008ef8:	6823      	ldr	r3, [r4, #0]
 8008efa:	07df      	lsls	r7, r3, #31
 8008efc:	d508      	bpl.n	8008f10 <_printf_i+0x14c>
 8008efe:	6923      	ldr	r3, [r4, #16]
 8008f00:	6861      	ldr	r1, [r4, #4]
 8008f02:	4299      	cmp	r1, r3
 8008f04:	bfde      	ittt	le
 8008f06:	2330      	movle	r3, #48	; 0x30
 8008f08:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008f0c:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8008f10:	1b92      	subs	r2, r2, r6
 8008f12:	6122      	str	r2, [r4, #16]
 8008f14:	f8cd a000 	str.w	sl, [sp]
 8008f18:	464b      	mov	r3, r9
 8008f1a:	aa03      	add	r2, sp, #12
 8008f1c:	4621      	mov	r1, r4
 8008f1e:	4640      	mov	r0, r8
 8008f20:	f7ff fee2 	bl	8008ce8 <_printf_common>
 8008f24:	3001      	adds	r0, #1
 8008f26:	d14c      	bne.n	8008fc2 <_printf_i+0x1fe>
 8008f28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f2c:	b004      	add	sp, #16
 8008f2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f32:	4835      	ldr	r0, [pc, #212]	; (8009008 <_printf_i+0x244>)
 8008f34:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008f38:	6823      	ldr	r3, [r4, #0]
 8008f3a:	680e      	ldr	r6, [r1, #0]
 8008f3c:	061f      	lsls	r7, r3, #24
 8008f3e:	f856 5b04 	ldr.w	r5, [r6], #4
 8008f42:	600e      	str	r6, [r1, #0]
 8008f44:	d514      	bpl.n	8008f70 <_printf_i+0x1ac>
 8008f46:	07d9      	lsls	r1, r3, #31
 8008f48:	bf44      	itt	mi
 8008f4a:	f043 0320 	orrmi.w	r3, r3, #32
 8008f4e:	6023      	strmi	r3, [r4, #0]
 8008f50:	b91d      	cbnz	r5, 8008f5a <_printf_i+0x196>
 8008f52:	6823      	ldr	r3, [r4, #0]
 8008f54:	f023 0320 	bic.w	r3, r3, #32
 8008f58:	6023      	str	r3, [r4, #0]
 8008f5a:	2310      	movs	r3, #16
 8008f5c:	e7b0      	b.n	8008ec0 <_printf_i+0xfc>
 8008f5e:	6823      	ldr	r3, [r4, #0]
 8008f60:	f043 0320 	orr.w	r3, r3, #32
 8008f64:	6023      	str	r3, [r4, #0]
 8008f66:	2378      	movs	r3, #120	; 0x78
 8008f68:	4828      	ldr	r0, [pc, #160]	; (800900c <_printf_i+0x248>)
 8008f6a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008f6e:	e7e3      	b.n	8008f38 <_printf_i+0x174>
 8008f70:	065e      	lsls	r6, r3, #25
 8008f72:	bf48      	it	mi
 8008f74:	b2ad      	uxthmi	r5, r5
 8008f76:	e7e6      	b.n	8008f46 <_printf_i+0x182>
 8008f78:	4616      	mov	r6, r2
 8008f7a:	e7bb      	b.n	8008ef4 <_printf_i+0x130>
 8008f7c:	680b      	ldr	r3, [r1, #0]
 8008f7e:	6826      	ldr	r6, [r4, #0]
 8008f80:	6960      	ldr	r0, [r4, #20]
 8008f82:	1d1d      	adds	r5, r3, #4
 8008f84:	600d      	str	r5, [r1, #0]
 8008f86:	0635      	lsls	r5, r6, #24
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	d501      	bpl.n	8008f90 <_printf_i+0x1cc>
 8008f8c:	6018      	str	r0, [r3, #0]
 8008f8e:	e002      	b.n	8008f96 <_printf_i+0x1d2>
 8008f90:	0671      	lsls	r1, r6, #25
 8008f92:	d5fb      	bpl.n	8008f8c <_printf_i+0x1c8>
 8008f94:	8018      	strh	r0, [r3, #0]
 8008f96:	2300      	movs	r3, #0
 8008f98:	6123      	str	r3, [r4, #16]
 8008f9a:	4616      	mov	r6, r2
 8008f9c:	e7ba      	b.n	8008f14 <_printf_i+0x150>
 8008f9e:	680b      	ldr	r3, [r1, #0]
 8008fa0:	1d1a      	adds	r2, r3, #4
 8008fa2:	600a      	str	r2, [r1, #0]
 8008fa4:	681e      	ldr	r6, [r3, #0]
 8008fa6:	6862      	ldr	r2, [r4, #4]
 8008fa8:	2100      	movs	r1, #0
 8008faa:	4630      	mov	r0, r6
 8008fac:	f7f7 f918 	bl	80001e0 <memchr>
 8008fb0:	b108      	cbz	r0, 8008fb6 <_printf_i+0x1f2>
 8008fb2:	1b80      	subs	r0, r0, r6
 8008fb4:	6060      	str	r0, [r4, #4]
 8008fb6:	6863      	ldr	r3, [r4, #4]
 8008fb8:	6123      	str	r3, [r4, #16]
 8008fba:	2300      	movs	r3, #0
 8008fbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008fc0:	e7a8      	b.n	8008f14 <_printf_i+0x150>
 8008fc2:	6923      	ldr	r3, [r4, #16]
 8008fc4:	4632      	mov	r2, r6
 8008fc6:	4649      	mov	r1, r9
 8008fc8:	4640      	mov	r0, r8
 8008fca:	47d0      	blx	sl
 8008fcc:	3001      	adds	r0, #1
 8008fce:	d0ab      	beq.n	8008f28 <_printf_i+0x164>
 8008fd0:	6823      	ldr	r3, [r4, #0]
 8008fd2:	079b      	lsls	r3, r3, #30
 8008fd4:	d413      	bmi.n	8008ffe <_printf_i+0x23a>
 8008fd6:	68e0      	ldr	r0, [r4, #12]
 8008fd8:	9b03      	ldr	r3, [sp, #12]
 8008fda:	4298      	cmp	r0, r3
 8008fdc:	bfb8      	it	lt
 8008fde:	4618      	movlt	r0, r3
 8008fe0:	e7a4      	b.n	8008f2c <_printf_i+0x168>
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	4632      	mov	r2, r6
 8008fe6:	4649      	mov	r1, r9
 8008fe8:	4640      	mov	r0, r8
 8008fea:	47d0      	blx	sl
 8008fec:	3001      	adds	r0, #1
 8008fee:	d09b      	beq.n	8008f28 <_printf_i+0x164>
 8008ff0:	3501      	adds	r5, #1
 8008ff2:	68e3      	ldr	r3, [r4, #12]
 8008ff4:	9903      	ldr	r1, [sp, #12]
 8008ff6:	1a5b      	subs	r3, r3, r1
 8008ff8:	42ab      	cmp	r3, r5
 8008ffa:	dcf2      	bgt.n	8008fe2 <_printf_i+0x21e>
 8008ffc:	e7eb      	b.n	8008fd6 <_printf_i+0x212>
 8008ffe:	2500      	movs	r5, #0
 8009000:	f104 0619 	add.w	r6, r4, #25
 8009004:	e7f5      	b.n	8008ff2 <_printf_i+0x22e>
 8009006:	bf00      	nop
 8009008:	0800b20a 	.word	0x0800b20a
 800900c:	0800b21b 	.word	0x0800b21b

08009010 <iprintf>:
 8009010:	b40f      	push	{r0, r1, r2, r3}
 8009012:	4b0a      	ldr	r3, [pc, #40]	; (800903c <iprintf+0x2c>)
 8009014:	b513      	push	{r0, r1, r4, lr}
 8009016:	681c      	ldr	r4, [r3, #0]
 8009018:	b124      	cbz	r4, 8009024 <iprintf+0x14>
 800901a:	69a3      	ldr	r3, [r4, #24]
 800901c:	b913      	cbnz	r3, 8009024 <iprintf+0x14>
 800901e:	4620      	mov	r0, r4
 8009020:	f000 fede 	bl	8009de0 <__sinit>
 8009024:	ab05      	add	r3, sp, #20
 8009026:	9a04      	ldr	r2, [sp, #16]
 8009028:	68a1      	ldr	r1, [r4, #8]
 800902a:	9301      	str	r3, [sp, #4]
 800902c:	4620      	mov	r0, r4
 800902e:	f001 fbe7 	bl	800a800 <_vfiprintf_r>
 8009032:	b002      	add	sp, #8
 8009034:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009038:	b004      	add	sp, #16
 800903a:	4770      	bx	lr
 800903c:	20000010 	.word	0x20000010

08009040 <quorem>:
 8009040:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009044:	6903      	ldr	r3, [r0, #16]
 8009046:	690c      	ldr	r4, [r1, #16]
 8009048:	42a3      	cmp	r3, r4
 800904a:	4607      	mov	r7, r0
 800904c:	f2c0 8081 	blt.w	8009152 <quorem+0x112>
 8009050:	3c01      	subs	r4, #1
 8009052:	f101 0814 	add.w	r8, r1, #20
 8009056:	f100 0514 	add.w	r5, r0, #20
 800905a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800905e:	9301      	str	r3, [sp, #4]
 8009060:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009064:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009068:	3301      	adds	r3, #1
 800906a:	429a      	cmp	r2, r3
 800906c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009070:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009074:	fbb2 f6f3 	udiv	r6, r2, r3
 8009078:	d331      	bcc.n	80090de <quorem+0x9e>
 800907a:	f04f 0e00 	mov.w	lr, #0
 800907e:	4640      	mov	r0, r8
 8009080:	46ac      	mov	ip, r5
 8009082:	46f2      	mov	sl, lr
 8009084:	f850 2b04 	ldr.w	r2, [r0], #4
 8009088:	b293      	uxth	r3, r2
 800908a:	fb06 e303 	mla	r3, r6, r3, lr
 800908e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009092:	b29b      	uxth	r3, r3
 8009094:	ebaa 0303 	sub.w	r3, sl, r3
 8009098:	0c12      	lsrs	r2, r2, #16
 800909a:	f8dc a000 	ldr.w	sl, [ip]
 800909e:	fb06 e202 	mla	r2, r6, r2, lr
 80090a2:	fa13 f38a 	uxtah	r3, r3, sl
 80090a6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80090aa:	fa1f fa82 	uxth.w	sl, r2
 80090ae:	f8dc 2000 	ldr.w	r2, [ip]
 80090b2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80090b6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80090ba:	b29b      	uxth	r3, r3
 80090bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80090c0:	4581      	cmp	r9, r0
 80090c2:	f84c 3b04 	str.w	r3, [ip], #4
 80090c6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80090ca:	d2db      	bcs.n	8009084 <quorem+0x44>
 80090cc:	f855 300b 	ldr.w	r3, [r5, fp]
 80090d0:	b92b      	cbnz	r3, 80090de <quorem+0x9e>
 80090d2:	9b01      	ldr	r3, [sp, #4]
 80090d4:	3b04      	subs	r3, #4
 80090d6:	429d      	cmp	r5, r3
 80090d8:	461a      	mov	r2, r3
 80090da:	d32e      	bcc.n	800913a <quorem+0xfa>
 80090dc:	613c      	str	r4, [r7, #16]
 80090de:	4638      	mov	r0, r7
 80090e0:	f001 f9aa 	bl	800a438 <__mcmp>
 80090e4:	2800      	cmp	r0, #0
 80090e6:	db24      	blt.n	8009132 <quorem+0xf2>
 80090e8:	3601      	adds	r6, #1
 80090ea:	4628      	mov	r0, r5
 80090ec:	f04f 0c00 	mov.w	ip, #0
 80090f0:	f858 2b04 	ldr.w	r2, [r8], #4
 80090f4:	f8d0 e000 	ldr.w	lr, [r0]
 80090f8:	b293      	uxth	r3, r2
 80090fa:	ebac 0303 	sub.w	r3, ip, r3
 80090fe:	0c12      	lsrs	r2, r2, #16
 8009100:	fa13 f38e 	uxtah	r3, r3, lr
 8009104:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009108:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800910c:	b29b      	uxth	r3, r3
 800910e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009112:	45c1      	cmp	r9, r8
 8009114:	f840 3b04 	str.w	r3, [r0], #4
 8009118:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800911c:	d2e8      	bcs.n	80090f0 <quorem+0xb0>
 800911e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009122:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009126:	b922      	cbnz	r2, 8009132 <quorem+0xf2>
 8009128:	3b04      	subs	r3, #4
 800912a:	429d      	cmp	r5, r3
 800912c:	461a      	mov	r2, r3
 800912e:	d30a      	bcc.n	8009146 <quorem+0x106>
 8009130:	613c      	str	r4, [r7, #16]
 8009132:	4630      	mov	r0, r6
 8009134:	b003      	add	sp, #12
 8009136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800913a:	6812      	ldr	r2, [r2, #0]
 800913c:	3b04      	subs	r3, #4
 800913e:	2a00      	cmp	r2, #0
 8009140:	d1cc      	bne.n	80090dc <quorem+0x9c>
 8009142:	3c01      	subs	r4, #1
 8009144:	e7c7      	b.n	80090d6 <quorem+0x96>
 8009146:	6812      	ldr	r2, [r2, #0]
 8009148:	3b04      	subs	r3, #4
 800914a:	2a00      	cmp	r2, #0
 800914c:	d1f0      	bne.n	8009130 <quorem+0xf0>
 800914e:	3c01      	subs	r4, #1
 8009150:	e7eb      	b.n	800912a <quorem+0xea>
 8009152:	2000      	movs	r0, #0
 8009154:	e7ee      	b.n	8009134 <quorem+0xf4>
	...

08009158 <_dtoa_r>:
 8009158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800915c:	ed2d 8b02 	vpush	{d8}
 8009160:	ec57 6b10 	vmov	r6, r7, d0
 8009164:	b095      	sub	sp, #84	; 0x54
 8009166:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009168:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800916c:	9105      	str	r1, [sp, #20]
 800916e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8009172:	4604      	mov	r4, r0
 8009174:	9209      	str	r2, [sp, #36]	; 0x24
 8009176:	930f      	str	r3, [sp, #60]	; 0x3c
 8009178:	b975      	cbnz	r5, 8009198 <_dtoa_r+0x40>
 800917a:	2010      	movs	r0, #16
 800917c:	f000 fed6 	bl	8009f2c <malloc>
 8009180:	4602      	mov	r2, r0
 8009182:	6260      	str	r0, [r4, #36]	; 0x24
 8009184:	b920      	cbnz	r0, 8009190 <_dtoa_r+0x38>
 8009186:	4bb2      	ldr	r3, [pc, #712]	; (8009450 <_dtoa_r+0x2f8>)
 8009188:	21ea      	movs	r1, #234	; 0xea
 800918a:	48b2      	ldr	r0, [pc, #712]	; (8009454 <_dtoa_r+0x2fc>)
 800918c:	f001 fd8e 	bl	800acac <__assert_func>
 8009190:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009194:	6005      	str	r5, [r0, #0]
 8009196:	60c5      	str	r5, [r0, #12]
 8009198:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800919a:	6819      	ldr	r1, [r3, #0]
 800919c:	b151      	cbz	r1, 80091b4 <_dtoa_r+0x5c>
 800919e:	685a      	ldr	r2, [r3, #4]
 80091a0:	604a      	str	r2, [r1, #4]
 80091a2:	2301      	movs	r3, #1
 80091a4:	4093      	lsls	r3, r2
 80091a6:	608b      	str	r3, [r1, #8]
 80091a8:	4620      	mov	r0, r4
 80091aa:	f000 ff07 	bl	8009fbc <_Bfree>
 80091ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80091b0:	2200      	movs	r2, #0
 80091b2:	601a      	str	r2, [r3, #0]
 80091b4:	1e3b      	subs	r3, r7, #0
 80091b6:	bfb9      	ittee	lt
 80091b8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80091bc:	9303      	strlt	r3, [sp, #12]
 80091be:	2300      	movge	r3, #0
 80091c0:	f8c8 3000 	strge.w	r3, [r8]
 80091c4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80091c8:	4ba3      	ldr	r3, [pc, #652]	; (8009458 <_dtoa_r+0x300>)
 80091ca:	bfbc      	itt	lt
 80091cc:	2201      	movlt	r2, #1
 80091ce:	f8c8 2000 	strlt.w	r2, [r8]
 80091d2:	ea33 0309 	bics.w	r3, r3, r9
 80091d6:	d11b      	bne.n	8009210 <_dtoa_r+0xb8>
 80091d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80091da:	f242 730f 	movw	r3, #9999	; 0x270f
 80091de:	6013      	str	r3, [r2, #0]
 80091e0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80091e4:	4333      	orrs	r3, r6
 80091e6:	f000 857a 	beq.w	8009cde <_dtoa_r+0xb86>
 80091ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80091ec:	b963      	cbnz	r3, 8009208 <_dtoa_r+0xb0>
 80091ee:	4b9b      	ldr	r3, [pc, #620]	; (800945c <_dtoa_r+0x304>)
 80091f0:	e024      	b.n	800923c <_dtoa_r+0xe4>
 80091f2:	4b9b      	ldr	r3, [pc, #620]	; (8009460 <_dtoa_r+0x308>)
 80091f4:	9300      	str	r3, [sp, #0]
 80091f6:	3308      	adds	r3, #8
 80091f8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80091fa:	6013      	str	r3, [r2, #0]
 80091fc:	9800      	ldr	r0, [sp, #0]
 80091fe:	b015      	add	sp, #84	; 0x54
 8009200:	ecbd 8b02 	vpop	{d8}
 8009204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009208:	4b94      	ldr	r3, [pc, #592]	; (800945c <_dtoa_r+0x304>)
 800920a:	9300      	str	r3, [sp, #0]
 800920c:	3303      	adds	r3, #3
 800920e:	e7f3      	b.n	80091f8 <_dtoa_r+0xa0>
 8009210:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009214:	2200      	movs	r2, #0
 8009216:	ec51 0b17 	vmov	r0, r1, d7
 800921a:	2300      	movs	r3, #0
 800921c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8009220:	f7f7 fc52 	bl	8000ac8 <__aeabi_dcmpeq>
 8009224:	4680      	mov	r8, r0
 8009226:	b158      	cbz	r0, 8009240 <_dtoa_r+0xe8>
 8009228:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800922a:	2301      	movs	r3, #1
 800922c:	6013      	str	r3, [r2, #0]
 800922e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009230:	2b00      	cmp	r3, #0
 8009232:	f000 8551 	beq.w	8009cd8 <_dtoa_r+0xb80>
 8009236:	488b      	ldr	r0, [pc, #556]	; (8009464 <_dtoa_r+0x30c>)
 8009238:	6018      	str	r0, [r3, #0]
 800923a:	1e43      	subs	r3, r0, #1
 800923c:	9300      	str	r3, [sp, #0]
 800923e:	e7dd      	b.n	80091fc <_dtoa_r+0xa4>
 8009240:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8009244:	aa12      	add	r2, sp, #72	; 0x48
 8009246:	a913      	add	r1, sp, #76	; 0x4c
 8009248:	4620      	mov	r0, r4
 800924a:	f001 f999 	bl	800a580 <__d2b>
 800924e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009252:	4683      	mov	fp, r0
 8009254:	2d00      	cmp	r5, #0
 8009256:	d07c      	beq.n	8009352 <_dtoa_r+0x1fa>
 8009258:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800925a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800925e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009262:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8009266:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800926a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800926e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009272:	4b7d      	ldr	r3, [pc, #500]	; (8009468 <_dtoa_r+0x310>)
 8009274:	2200      	movs	r2, #0
 8009276:	4630      	mov	r0, r6
 8009278:	4639      	mov	r1, r7
 800927a:	f7f7 f805 	bl	8000288 <__aeabi_dsub>
 800927e:	a36e      	add	r3, pc, #440	; (adr r3, 8009438 <_dtoa_r+0x2e0>)
 8009280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009284:	f7f7 f9b8 	bl	80005f8 <__aeabi_dmul>
 8009288:	a36d      	add	r3, pc, #436	; (adr r3, 8009440 <_dtoa_r+0x2e8>)
 800928a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800928e:	f7f6 fffd 	bl	800028c <__adddf3>
 8009292:	4606      	mov	r6, r0
 8009294:	4628      	mov	r0, r5
 8009296:	460f      	mov	r7, r1
 8009298:	f7f7 f944 	bl	8000524 <__aeabi_i2d>
 800929c:	a36a      	add	r3, pc, #424	; (adr r3, 8009448 <_dtoa_r+0x2f0>)
 800929e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092a2:	f7f7 f9a9 	bl	80005f8 <__aeabi_dmul>
 80092a6:	4602      	mov	r2, r0
 80092a8:	460b      	mov	r3, r1
 80092aa:	4630      	mov	r0, r6
 80092ac:	4639      	mov	r1, r7
 80092ae:	f7f6 ffed 	bl	800028c <__adddf3>
 80092b2:	4606      	mov	r6, r0
 80092b4:	460f      	mov	r7, r1
 80092b6:	f7f7 fc4f 	bl	8000b58 <__aeabi_d2iz>
 80092ba:	2200      	movs	r2, #0
 80092bc:	4682      	mov	sl, r0
 80092be:	2300      	movs	r3, #0
 80092c0:	4630      	mov	r0, r6
 80092c2:	4639      	mov	r1, r7
 80092c4:	f7f7 fc0a 	bl	8000adc <__aeabi_dcmplt>
 80092c8:	b148      	cbz	r0, 80092de <_dtoa_r+0x186>
 80092ca:	4650      	mov	r0, sl
 80092cc:	f7f7 f92a 	bl	8000524 <__aeabi_i2d>
 80092d0:	4632      	mov	r2, r6
 80092d2:	463b      	mov	r3, r7
 80092d4:	f7f7 fbf8 	bl	8000ac8 <__aeabi_dcmpeq>
 80092d8:	b908      	cbnz	r0, 80092de <_dtoa_r+0x186>
 80092da:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80092de:	f1ba 0f16 	cmp.w	sl, #22
 80092e2:	d854      	bhi.n	800938e <_dtoa_r+0x236>
 80092e4:	4b61      	ldr	r3, [pc, #388]	; (800946c <_dtoa_r+0x314>)
 80092e6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80092ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80092f2:	f7f7 fbf3 	bl	8000adc <__aeabi_dcmplt>
 80092f6:	2800      	cmp	r0, #0
 80092f8:	d04b      	beq.n	8009392 <_dtoa_r+0x23a>
 80092fa:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80092fe:	2300      	movs	r3, #0
 8009300:	930e      	str	r3, [sp, #56]	; 0x38
 8009302:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009304:	1b5d      	subs	r5, r3, r5
 8009306:	1e6b      	subs	r3, r5, #1
 8009308:	9304      	str	r3, [sp, #16]
 800930a:	bf43      	ittte	mi
 800930c:	2300      	movmi	r3, #0
 800930e:	f1c5 0801 	rsbmi	r8, r5, #1
 8009312:	9304      	strmi	r3, [sp, #16]
 8009314:	f04f 0800 	movpl.w	r8, #0
 8009318:	f1ba 0f00 	cmp.w	sl, #0
 800931c:	db3b      	blt.n	8009396 <_dtoa_r+0x23e>
 800931e:	9b04      	ldr	r3, [sp, #16]
 8009320:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8009324:	4453      	add	r3, sl
 8009326:	9304      	str	r3, [sp, #16]
 8009328:	2300      	movs	r3, #0
 800932a:	9306      	str	r3, [sp, #24]
 800932c:	9b05      	ldr	r3, [sp, #20]
 800932e:	2b09      	cmp	r3, #9
 8009330:	d869      	bhi.n	8009406 <_dtoa_r+0x2ae>
 8009332:	2b05      	cmp	r3, #5
 8009334:	bfc4      	itt	gt
 8009336:	3b04      	subgt	r3, #4
 8009338:	9305      	strgt	r3, [sp, #20]
 800933a:	9b05      	ldr	r3, [sp, #20]
 800933c:	f1a3 0302 	sub.w	r3, r3, #2
 8009340:	bfcc      	ite	gt
 8009342:	2500      	movgt	r5, #0
 8009344:	2501      	movle	r5, #1
 8009346:	2b03      	cmp	r3, #3
 8009348:	d869      	bhi.n	800941e <_dtoa_r+0x2c6>
 800934a:	e8df f003 	tbb	[pc, r3]
 800934e:	4e2c      	.short	0x4e2c
 8009350:	5a4c      	.short	0x5a4c
 8009352:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8009356:	441d      	add	r5, r3
 8009358:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800935c:	2b20      	cmp	r3, #32
 800935e:	bfc1      	itttt	gt
 8009360:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009364:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009368:	fa09 f303 	lslgt.w	r3, r9, r3
 800936c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009370:	bfda      	itte	le
 8009372:	f1c3 0320 	rsble	r3, r3, #32
 8009376:	fa06 f003 	lslle.w	r0, r6, r3
 800937a:	4318      	orrgt	r0, r3
 800937c:	f7f7 f8c2 	bl	8000504 <__aeabi_ui2d>
 8009380:	2301      	movs	r3, #1
 8009382:	4606      	mov	r6, r0
 8009384:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009388:	3d01      	subs	r5, #1
 800938a:	9310      	str	r3, [sp, #64]	; 0x40
 800938c:	e771      	b.n	8009272 <_dtoa_r+0x11a>
 800938e:	2301      	movs	r3, #1
 8009390:	e7b6      	b.n	8009300 <_dtoa_r+0x1a8>
 8009392:	900e      	str	r0, [sp, #56]	; 0x38
 8009394:	e7b5      	b.n	8009302 <_dtoa_r+0x1aa>
 8009396:	f1ca 0300 	rsb	r3, sl, #0
 800939a:	9306      	str	r3, [sp, #24]
 800939c:	2300      	movs	r3, #0
 800939e:	eba8 080a 	sub.w	r8, r8, sl
 80093a2:	930d      	str	r3, [sp, #52]	; 0x34
 80093a4:	e7c2      	b.n	800932c <_dtoa_r+0x1d4>
 80093a6:	2300      	movs	r3, #0
 80093a8:	9308      	str	r3, [sp, #32]
 80093aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	dc39      	bgt.n	8009424 <_dtoa_r+0x2cc>
 80093b0:	f04f 0901 	mov.w	r9, #1
 80093b4:	f8cd 9004 	str.w	r9, [sp, #4]
 80093b8:	464b      	mov	r3, r9
 80093ba:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80093be:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80093c0:	2200      	movs	r2, #0
 80093c2:	6042      	str	r2, [r0, #4]
 80093c4:	2204      	movs	r2, #4
 80093c6:	f102 0614 	add.w	r6, r2, #20
 80093ca:	429e      	cmp	r6, r3
 80093cc:	6841      	ldr	r1, [r0, #4]
 80093ce:	d92f      	bls.n	8009430 <_dtoa_r+0x2d8>
 80093d0:	4620      	mov	r0, r4
 80093d2:	f000 fdb3 	bl	8009f3c <_Balloc>
 80093d6:	9000      	str	r0, [sp, #0]
 80093d8:	2800      	cmp	r0, #0
 80093da:	d14b      	bne.n	8009474 <_dtoa_r+0x31c>
 80093dc:	4b24      	ldr	r3, [pc, #144]	; (8009470 <_dtoa_r+0x318>)
 80093de:	4602      	mov	r2, r0
 80093e0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80093e4:	e6d1      	b.n	800918a <_dtoa_r+0x32>
 80093e6:	2301      	movs	r3, #1
 80093e8:	e7de      	b.n	80093a8 <_dtoa_r+0x250>
 80093ea:	2300      	movs	r3, #0
 80093ec:	9308      	str	r3, [sp, #32]
 80093ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093f0:	eb0a 0903 	add.w	r9, sl, r3
 80093f4:	f109 0301 	add.w	r3, r9, #1
 80093f8:	2b01      	cmp	r3, #1
 80093fa:	9301      	str	r3, [sp, #4]
 80093fc:	bfb8      	it	lt
 80093fe:	2301      	movlt	r3, #1
 8009400:	e7dd      	b.n	80093be <_dtoa_r+0x266>
 8009402:	2301      	movs	r3, #1
 8009404:	e7f2      	b.n	80093ec <_dtoa_r+0x294>
 8009406:	2501      	movs	r5, #1
 8009408:	2300      	movs	r3, #0
 800940a:	9305      	str	r3, [sp, #20]
 800940c:	9508      	str	r5, [sp, #32]
 800940e:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8009412:	2200      	movs	r2, #0
 8009414:	f8cd 9004 	str.w	r9, [sp, #4]
 8009418:	2312      	movs	r3, #18
 800941a:	9209      	str	r2, [sp, #36]	; 0x24
 800941c:	e7cf      	b.n	80093be <_dtoa_r+0x266>
 800941e:	2301      	movs	r3, #1
 8009420:	9308      	str	r3, [sp, #32]
 8009422:	e7f4      	b.n	800940e <_dtoa_r+0x2b6>
 8009424:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8009428:	f8cd 9004 	str.w	r9, [sp, #4]
 800942c:	464b      	mov	r3, r9
 800942e:	e7c6      	b.n	80093be <_dtoa_r+0x266>
 8009430:	3101      	adds	r1, #1
 8009432:	6041      	str	r1, [r0, #4]
 8009434:	0052      	lsls	r2, r2, #1
 8009436:	e7c6      	b.n	80093c6 <_dtoa_r+0x26e>
 8009438:	636f4361 	.word	0x636f4361
 800943c:	3fd287a7 	.word	0x3fd287a7
 8009440:	8b60c8b3 	.word	0x8b60c8b3
 8009444:	3fc68a28 	.word	0x3fc68a28
 8009448:	509f79fb 	.word	0x509f79fb
 800944c:	3fd34413 	.word	0x3fd34413
 8009450:	0800b239 	.word	0x0800b239
 8009454:	0800b250 	.word	0x0800b250
 8009458:	7ff00000 	.word	0x7ff00000
 800945c:	0800b235 	.word	0x0800b235
 8009460:	0800b22c 	.word	0x0800b22c
 8009464:	0800b209 	.word	0x0800b209
 8009468:	3ff80000 	.word	0x3ff80000
 800946c:	0800b3a8 	.word	0x0800b3a8
 8009470:	0800b2af 	.word	0x0800b2af
 8009474:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009476:	9a00      	ldr	r2, [sp, #0]
 8009478:	601a      	str	r2, [r3, #0]
 800947a:	9b01      	ldr	r3, [sp, #4]
 800947c:	2b0e      	cmp	r3, #14
 800947e:	f200 80ad 	bhi.w	80095dc <_dtoa_r+0x484>
 8009482:	2d00      	cmp	r5, #0
 8009484:	f000 80aa 	beq.w	80095dc <_dtoa_r+0x484>
 8009488:	f1ba 0f00 	cmp.w	sl, #0
 800948c:	dd36      	ble.n	80094fc <_dtoa_r+0x3a4>
 800948e:	4ac3      	ldr	r2, [pc, #780]	; (800979c <_dtoa_r+0x644>)
 8009490:	f00a 030f 	and.w	r3, sl, #15
 8009494:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009498:	ed93 7b00 	vldr	d7, [r3]
 800949c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80094a0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80094a4:	eeb0 8a47 	vmov.f32	s16, s14
 80094a8:	eef0 8a67 	vmov.f32	s17, s15
 80094ac:	d016      	beq.n	80094dc <_dtoa_r+0x384>
 80094ae:	4bbc      	ldr	r3, [pc, #752]	; (80097a0 <_dtoa_r+0x648>)
 80094b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80094b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80094b8:	f7f7 f9c8 	bl	800084c <__aeabi_ddiv>
 80094bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80094c0:	f007 070f 	and.w	r7, r7, #15
 80094c4:	2503      	movs	r5, #3
 80094c6:	4eb6      	ldr	r6, [pc, #728]	; (80097a0 <_dtoa_r+0x648>)
 80094c8:	b957      	cbnz	r7, 80094e0 <_dtoa_r+0x388>
 80094ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80094ce:	ec53 2b18 	vmov	r2, r3, d8
 80094d2:	f7f7 f9bb 	bl	800084c <__aeabi_ddiv>
 80094d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80094da:	e029      	b.n	8009530 <_dtoa_r+0x3d8>
 80094dc:	2502      	movs	r5, #2
 80094de:	e7f2      	b.n	80094c6 <_dtoa_r+0x36e>
 80094e0:	07f9      	lsls	r1, r7, #31
 80094e2:	d508      	bpl.n	80094f6 <_dtoa_r+0x39e>
 80094e4:	ec51 0b18 	vmov	r0, r1, d8
 80094e8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80094ec:	f7f7 f884 	bl	80005f8 <__aeabi_dmul>
 80094f0:	ec41 0b18 	vmov	d8, r0, r1
 80094f4:	3501      	adds	r5, #1
 80094f6:	107f      	asrs	r7, r7, #1
 80094f8:	3608      	adds	r6, #8
 80094fa:	e7e5      	b.n	80094c8 <_dtoa_r+0x370>
 80094fc:	f000 80a6 	beq.w	800964c <_dtoa_r+0x4f4>
 8009500:	f1ca 0600 	rsb	r6, sl, #0
 8009504:	4ba5      	ldr	r3, [pc, #660]	; (800979c <_dtoa_r+0x644>)
 8009506:	4fa6      	ldr	r7, [pc, #664]	; (80097a0 <_dtoa_r+0x648>)
 8009508:	f006 020f 	and.w	r2, r6, #15
 800950c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009514:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009518:	f7f7 f86e 	bl	80005f8 <__aeabi_dmul>
 800951c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009520:	1136      	asrs	r6, r6, #4
 8009522:	2300      	movs	r3, #0
 8009524:	2502      	movs	r5, #2
 8009526:	2e00      	cmp	r6, #0
 8009528:	f040 8085 	bne.w	8009636 <_dtoa_r+0x4de>
 800952c:	2b00      	cmp	r3, #0
 800952e:	d1d2      	bne.n	80094d6 <_dtoa_r+0x37e>
 8009530:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009532:	2b00      	cmp	r3, #0
 8009534:	f000 808c 	beq.w	8009650 <_dtoa_r+0x4f8>
 8009538:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800953c:	4b99      	ldr	r3, [pc, #612]	; (80097a4 <_dtoa_r+0x64c>)
 800953e:	2200      	movs	r2, #0
 8009540:	4630      	mov	r0, r6
 8009542:	4639      	mov	r1, r7
 8009544:	f7f7 faca 	bl	8000adc <__aeabi_dcmplt>
 8009548:	2800      	cmp	r0, #0
 800954a:	f000 8081 	beq.w	8009650 <_dtoa_r+0x4f8>
 800954e:	9b01      	ldr	r3, [sp, #4]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d07d      	beq.n	8009650 <_dtoa_r+0x4f8>
 8009554:	f1b9 0f00 	cmp.w	r9, #0
 8009558:	dd3c      	ble.n	80095d4 <_dtoa_r+0x47c>
 800955a:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800955e:	9307      	str	r3, [sp, #28]
 8009560:	2200      	movs	r2, #0
 8009562:	4b91      	ldr	r3, [pc, #580]	; (80097a8 <_dtoa_r+0x650>)
 8009564:	4630      	mov	r0, r6
 8009566:	4639      	mov	r1, r7
 8009568:	f7f7 f846 	bl	80005f8 <__aeabi_dmul>
 800956c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009570:	3501      	adds	r5, #1
 8009572:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8009576:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800957a:	4628      	mov	r0, r5
 800957c:	f7f6 ffd2 	bl	8000524 <__aeabi_i2d>
 8009580:	4632      	mov	r2, r6
 8009582:	463b      	mov	r3, r7
 8009584:	f7f7 f838 	bl	80005f8 <__aeabi_dmul>
 8009588:	4b88      	ldr	r3, [pc, #544]	; (80097ac <_dtoa_r+0x654>)
 800958a:	2200      	movs	r2, #0
 800958c:	f7f6 fe7e 	bl	800028c <__adddf3>
 8009590:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8009594:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009598:	9303      	str	r3, [sp, #12]
 800959a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800959c:	2b00      	cmp	r3, #0
 800959e:	d15c      	bne.n	800965a <_dtoa_r+0x502>
 80095a0:	4b83      	ldr	r3, [pc, #524]	; (80097b0 <_dtoa_r+0x658>)
 80095a2:	2200      	movs	r2, #0
 80095a4:	4630      	mov	r0, r6
 80095a6:	4639      	mov	r1, r7
 80095a8:	f7f6 fe6e 	bl	8000288 <__aeabi_dsub>
 80095ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80095b0:	4606      	mov	r6, r0
 80095b2:	460f      	mov	r7, r1
 80095b4:	f7f7 fab0 	bl	8000b18 <__aeabi_dcmpgt>
 80095b8:	2800      	cmp	r0, #0
 80095ba:	f040 8296 	bne.w	8009aea <_dtoa_r+0x992>
 80095be:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80095c2:	4630      	mov	r0, r6
 80095c4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80095c8:	4639      	mov	r1, r7
 80095ca:	f7f7 fa87 	bl	8000adc <__aeabi_dcmplt>
 80095ce:	2800      	cmp	r0, #0
 80095d0:	f040 8288 	bne.w	8009ae4 <_dtoa_r+0x98c>
 80095d4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80095d8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80095dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80095de:	2b00      	cmp	r3, #0
 80095e0:	f2c0 8158 	blt.w	8009894 <_dtoa_r+0x73c>
 80095e4:	f1ba 0f0e 	cmp.w	sl, #14
 80095e8:	f300 8154 	bgt.w	8009894 <_dtoa_r+0x73c>
 80095ec:	4b6b      	ldr	r3, [pc, #428]	; (800979c <_dtoa_r+0x644>)
 80095ee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80095f2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80095f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	f280 80e3 	bge.w	80097c4 <_dtoa_r+0x66c>
 80095fe:	9b01      	ldr	r3, [sp, #4]
 8009600:	2b00      	cmp	r3, #0
 8009602:	f300 80df 	bgt.w	80097c4 <_dtoa_r+0x66c>
 8009606:	f040 826d 	bne.w	8009ae4 <_dtoa_r+0x98c>
 800960a:	4b69      	ldr	r3, [pc, #420]	; (80097b0 <_dtoa_r+0x658>)
 800960c:	2200      	movs	r2, #0
 800960e:	4640      	mov	r0, r8
 8009610:	4649      	mov	r1, r9
 8009612:	f7f6 fff1 	bl	80005f8 <__aeabi_dmul>
 8009616:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800961a:	f7f7 fa73 	bl	8000b04 <__aeabi_dcmpge>
 800961e:	9e01      	ldr	r6, [sp, #4]
 8009620:	4637      	mov	r7, r6
 8009622:	2800      	cmp	r0, #0
 8009624:	f040 8243 	bne.w	8009aae <_dtoa_r+0x956>
 8009628:	9d00      	ldr	r5, [sp, #0]
 800962a:	2331      	movs	r3, #49	; 0x31
 800962c:	f805 3b01 	strb.w	r3, [r5], #1
 8009630:	f10a 0a01 	add.w	sl, sl, #1
 8009634:	e23f      	b.n	8009ab6 <_dtoa_r+0x95e>
 8009636:	07f2      	lsls	r2, r6, #31
 8009638:	d505      	bpl.n	8009646 <_dtoa_r+0x4ee>
 800963a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800963e:	f7f6 ffdb 	bl	80005f8 <__aeabi_dmul>
 8009642:	3501      	adds	r5, #1
 8009644:	2301      	movs	r3, #1
 8009646:	1076      	asrs	r6, r6, #1
 8009648:	3708      	adds	r7, #8
 800964a:	e76c      	b.n	8009526 <_dtoa_r+0x3ce>
 800964c:	2502      	movs	r5, #2
 800964e:	e76f      	b.n	8009530 <_dtoa_r+0x3d8>
 8009650:	9b01      	ldr	r3, [sp, #4]
 8009652:	f8cd a01c 	str.w	sl, [sp, #28]
 8009656:	930c      	str	r3, [sp, #48]	; 0x30
 8009658:	e78d      	b.n	8009576 <_dtoa_r+0x41e>
 800965a:	9900      	ldr	r1, [sp, #0]
 800965c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800965e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009660:	4b4e      	ldr	r3, [pc, #312]	; (800979c <_dtoa_r+0x644>)
 8009662:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009666:	4401      	add	r1, r0
 8009668:	9102      	str	r1, [sp, #8]
 800966a:	9908      	ldr	r1, [sp, #32]
 800966c:	eeb0 8a47 	vmov.f32	s16, s14
 8009670:	eef0 8a67 	vmov.f32	s17, s15
 8009674:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009678:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800967c:	2900      	cmp	r1, #0
 800967e:	d045      	beq.n	800970c <_dtoa_r+0x5b4>
 8009680:	494c      	ldr	r1, [pc, #304]	; (80097b4 <_dtoa_r+0x65c>)
 8009682:	2000      	movs	r0, #0
 8009684:	f7f7 f8e2 	bl	800084c <__aeabi_ddiv>
 8009688:	ec53 2b18 	vmov	r2, r3, d8
 800968c:	f7f6 fdfc 	bl	8000288 <__aeabi_dsub>
 8009690:	9d00      	ldr	r5, [sp, #0]
 8009692:	ec41 0b18 	vmov	d8, r0, r1
 8009696:	4639      	mov	r1, r7
 8009698:	4630      	mov	r0, r6
 800969a:	f7f7 fa5d 	bl	8000b58 <__aeabi_d2iz>
 800969e:	900c      	str	r0, [sp, #48]	; 0x30
 80096a0:	f7f6 ff40 	bl	8000524 <__aeabi_i2d>
 80096a4:	4602      	mov	r2, r0
 80096a6:	460b      	mov	r3, r1
 80096a8:	4630      	mov	r0, r6
 80096aa:	4639      	mov	r1, r7
 80096ac:	f7f6 fdec 	bl	8000288 <__aeabi_dsub>
 80096b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80096b2:	3330      	adds	r3, #48	; 0x30
 80096b4:	f805 3b01 	strb.w	r3, [r5], #1
 80096b8:	ec53 2b18 	vmov	r2, r3, d8
 80096bc:	4606      	mov	r6, r0
 80096be:	460f      	mov	r7, r1
 80096c0:	f7f7 fa0c 	bl	8000adc <__aeabi_dcmplt>
 80096c4:	2800      	cmp	r0, #0
 80096c6:	d165      	bne.n	8009794 <_dtoa_r+0x63c>
 80096c8:	4632      	mov	r2, r6
 80096ca:	463b      	mov	r3, r7
 80096cc:	4935      	ldr	r1, [pc, #212]	; (80097a4 <_dtoa_r+0x64c>)
 80096ce:	2000      	movs	r0, #0
 80096d0:	f7f6 fdda 	bl	8000288 <__aeabi_dsub>
 80096d4:	ec53 2b18 	vmov	r2, r3, d8
 80096d8:	f7f7 fa00 	bl	8000adc <__aeabi_dcmplt>
 80096dc:	2800      	cmp	r0, #0
 80096de:	f040 80b9 	bne.w	8009854 <_dtoa_r+0x6fc>
 80096e2:	9b02      	ldr	r3, [sp, #8]
 80096e4:	429d      	cmp	r5, r3
 80096e6:	f43f af75 	beq.w	80095d4 <_dtoa_r+0x47c>
 80096ea:	4b2f      	ldr	r3, [pc, #188]	; (80097a8 <_dtoa_r+0x650>)
 80096ec:	ec51 0b18 	vmov	r0, r1, d8
 80096f0:	2200      	movs	r2, #0
 80096f2:	f7f6 ff81 	bl	80005f8 <__aeabi_dmul>
 80096f6:	4b2c      	ldr	r3, [pc, #176]	; (80097a8 <_dtoa_r+0x650>)
 80096f8:	ec41 0b18 	vmov	d8, r0, r1
 80096fc:	2200      	movs	r2, #0
 80096fe:	4630      	mov	r0, r6
 8009700:	4639      	mov	r1, r7
 8009702:	f7f6 ff79 	bl	80005f8 <__aeabi_dmul>
 8009706:	4606      	mov	r6, r0
 8009708:	460f      	mov	r7, r1
 800970a:	e7c4      	b.n	8009696 <_dtoa_r+0x53e>
 800970c:	ec51 0b17 	vmov	r0, r1, d7
 8009710:	f7f6 ff72 	bl	80005f8 <__aeabi_dmul>
 8009714:	9b02      	ldr	r3, [sp, #8]
 8009716:	9d00      	ldr	r5, [sp, #0]
 8009718:	930c      	str	r3, [sp, #48]	; 0x30
 800971a:	ec41 0b18 	vmov	d8, r0, r1
 800971e:	4639      	mov	r1, r7
 8009720:	4630      	mov	r0, r6
 8009722:	f7f7 fa19 	bl	8000b58 <__aeabi_d2iz>
 8009726:	9011      	str	r0, [sp, #68]	; 0x44
 8009728:	f7f6 fefc 	bl	8000524 <__aeabi_i2d>
 800972c:	4602      	mov	r2, r0
 800972e:	460b      	mov	r3, r1
 8009730:	4630      	mov	r0, r6
 8009732:	4639      	mov	r1, r7
 8009734:	f7f6 fda8 	bl	8000288 <__aeabi_dsub>
 8009738:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800973a:	3330      	adds	r3, #48	; 0x30
 800973c:	f805 3b01 	strb.w	r3, [r5], #1
 8009740:	9b02      	ldr	r3, [sp, #8]
 8009742:	429d      	cmp	r5, r3
 8009744:	4606      	mov	r6, r0
 8009746:	460f      	mov	r7, r1
 8009748:	f04f 0200 	mov.w	r2, #0
 800974c:	d134      	bne.n	80097b8 <_dtoa_r+0x660>
 800974e:	4b19      	ldr	r3, [pc, #100]	; (80097b4 <_dtoa_r+0x65c>)
 8009750:	ec51 0b18 	vmov	r0, r1, d8
 8009754:	f7f6 fd9a 	bl	800028c <__adddf3>
 8009758:	4602      	mov	r2, r0
 800975a:	460b      	mov	r3, r1
 800975c:	4630      	mov	r0, r6
 800975e:	4639      	mov	r1, r7
 8009760:	f7f7 f9da 	bl	8000b18 <__aeabi_dcmpgt>
 8009764:	2800      	cmp	r0, #0
 8009766:	d175      	bne.n	8009854 <_dtoa_r+0x6fc>
 8009768:	ec53 2b18 	vmov	r2, r3, d8
 800976c:	4911      	ldr	r1, [pc, #68]	; (80097b4 <_dtoa_r+0x65c>)
 800976e:	2000      	movs	r0, #0
 8009770:	f7f6 fd8a 	bl	8000288 <__aeabi_dsub>
 8009774:	4602      	mov	r2, r0
 8009776:	460b      	mov	r3, r1
 8009778:	4630      	mov	r0, r6
 800977a:	4639      	mov	r1, r7
 800977c:	f7f7 f9ae 	bl	8000adc <__aeabi_dcmplt>
 8009780:	2800      	cmp	r0, #0
 8009782:	f43f af27 	beq.w	80095d4 <_dtoa_r+0x47c>
 8009786:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009788:	1e6b      	subs	r3, r5, #1
 800978a:	930c      	str	r3, [sp, #48]	; 0x30
 800978c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009790:	2b30      	cmp	r3, #48	; 0x30
 8009792:	d0f8      	beq.n	8009786 <_dtoa_r+0x62e>
 8009794:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009798:	e04a      	b.n	8009830 <_dtoa_r+0x6d8>
 800979a:	bf00      	nop
 800979c:	0800b3a8 	.word	0x0800b3a8
 80097a0:	0800b380 	.word	0x0800b380
 80097a4:	3ff00000 	.word	0x3ff00000
 80097a8:	40240000 	.word	0x40240000
 80097ac:	401c0000 	.word	0x401c0000
 80097b0:	40140000 	.word	0x40140000
 80097b4:	3fe00000 	.word	0x3fe00000
 80097b8:	4baf      	ldr	r3, [pc, #700]	; (8009a78 <_dtoa_r+0x920>)
 80097ba:	f7f6 ff1d 	bl	80005f8 <__aeabi_dmul>
 80097be:	4606      	mov	r6, r0
 80097c0:	460f      	mov	r7, r1
 80097c2:	e7ac      	b.n	800971e <_dtoa_r+0x5c6>
 80097c4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80097c8:	9d00      	ldr	r5, [sp, #0]
 80097ca:	4642      	mov	r2, r8
 80097cc:	464b      	mov	r3, r9
 80097ce:	4630      	mov	r0, r6
 80097d0:	4639      	mov	r1, r7
 80097d2:	f7f7 f83b 	bl	800084c <__aeabi_ddiv>
 80097d6:	f7f7 f9bf 	bl	8000b58 <__aeabi_d2iz>
 80097da:	9002      	str	r0, [sp, #8]
 80097dc:	f7f6 fea2 	bl	8000524 <__aeabi_i2d>
 80097e0:	4642      	mov	r2, r8
 80097e2:	464b      	mov	r3, r9
 80097e4:	f7f6 ff08 	bl	80005f8 <__aeabi_dmul>
 80097e8:	4602      	mov	r2, r0
 80097ea:	460b      	mov	r3, r1
 80097ec:	4630      	mov	r0, r6
 80097ee:	4639      	mov	r1, r7
 80097f0:	f7f6 fd4a 	bl	8000288 <__aeabi_dsub>
 80097f4:	9e02      	ldr	r6, [sp, #8]
 80097f6:	9f01      	ldr	r7, [sp, #4]
 80097f8:	3630      	adds	r6, #48	; 0x30
 80097fa:	f805 6b01 	strb.w	r6, [r5], #1
 80097fe:	9e00      	ldr	r6, [sp, #0]
 8009800:	1bae      	subs	r6, r5, r6
 8009802:	42b7      	cmp	r7, r6
 8009804:	4602      	mov	r2, r0
 8009806:	460b      	mov	r3, r1
 8009808:	d137      	bne.n	800987a <_dtoa_r+0x722>
 800980a:	f7f6 fd3f 	bl	800028c <__adddf3>
 800980e:	4642      	mov	r2, r8
 8009810:	464b      	mov	r3, r9
 8009812:	4606      	mov	r6, r0
 8009814:	460f      	mov	r7, r1
 8009816:	f7f7 f97f 	bl	8000b18 <__aeabi_dcmpgt>
 800981a:	b9c8      	cbnz	r0, 8009850 <_dtoa_r+0x6f8>
 800981c:	4642      	mov	r2, r8
 800981e:	464b      	mov	r3, r9
 8009820:	4630      	mov	r0, r6
 8009822:	4639      	mov	r1, r7
 8009824:	f7f7 f950 	bl	8000ac8 <__aeabi_dcmpeq>
 8009828:	b110      	cbz	r0, 8009830 <_dtoa_r+0x6d8>
 800982a:	9b02      	ldr	r3, [sp, #8]
 800982c:	07d9      	lsls	r1, r3, #31
 800982e:	d40f      	bmi.n	8009850 <_dtoa_r+0x6f8>
 8009830:	4620      	mov	r0, r4
 8009832:	4659      	mov	r1, fp
 8009834:	f000 fbc2 	bl	8009fbc <_Bfree>
 8009838:	2300      	movs	r3, #0
 800983a:	702b      	strb	r3, [r5, #0]
 800983c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800983e:	f10a 0001 	add.w	r0, sl, #1
 8009842:	6018      	str	r0, [r3, #0]
 8009844:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009846:	2b00      	cmp	r3, #0
 8009848:	f43f acd8 	beq.w	80091fc <_dtoa_r+0xa4>
 800984c:	601d      	str	r5, [r3, #0]
 800984e:	e4d5      	b.n	80091fc <_dtoa_r+0xa4>
 8009850:	f8cd a01c 	str.w	sl, [sp, #28]
 8009854:	462b      	mov	r3, r5
 8009856:	461d      	mov	r5, r3
 8009858:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800985c:	2a39      	cmp	r2, #57	; 0x39
 800985e:	d108      	bne.n	8009872 <_dtoa_r+0x71a>
 8009860:	9a00      	ldr	r2, [sp, #0]
 8009862:	429a      	cmp	r2, r3
 8009864:	d1f7      	bne.n	8009856 <_dtoa_r+0x6fe>
 8009866:	9a07      	ldr	r2, [sp, #28]
 8009868:	9900      	ldr	r1, [sp, #0]
 800986a:	3201      	adds	r2, #1
 800986c:	9207      	str	r2, [sp, #28]
 800986e:	2230      	movs	r2, #48	; 0x30
 8009870:	700a      	strb	r2, [r1, #0]
 8009872:	781a      	ldrb	r2, [r3, #0]
 8009874:	3201      	adds	r2, #1
 8009876:	701a      	strb	r2, [r3, #0]
 8009878:	e78c      	b.n	8009794 <_dtoa_r+0x63c>
 800987a:	4b7f      	ldr	r3, [pc, #508]	; (8009a78 <_dtoa_r+0x920>)
 800987c:	2200      	movs	r2, #0
 800987e:	f7f6 febb 	bl	80005f8 <__aeabi_dmul>
 8009882:	2200      	movs	r2, #0
 8009884:	2300      	movs	r3, #0
 8009886:	4606      	mov	r6, r0
 8009888:	460f      	mov	r7, r1
 800988a:	f7f7 f91d 	bl	8000ac8 <__aeabi_dcmpeq>
 800988e:	2800      	cmp	r0, #0
 8009890:	d09b      	beq.n	80097ca <_dtoa_r+0x672>
 8009892:	e7cd      	b.n	8009830 <_dtoa_r+0x6d8>
 8009894:	9a08      	ldr	r2, [sp, #32]
 8009896:	2a00      	cmp	r2, #0
 8009898:	f000 80c4 	beq.w	8009a24 <_dtoa_r+0x8cc>
 800989c:	9a05      	ldr	r2, [sp, #20]
 800989e:	2a01      	cmp	r2, #1
 80098a0:	f300 80a8 	bgt.w	80099f4 <_dtoa_r+0x89c>
 80098a4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80098a6:	2a00      	cmp	r2, #0
 80098a8:	f000 80a0 	beq.w	80099ec <_dtoa_r+0x894>
 80098ac:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80098b0:	9e06      	ldr	r6, [sp, #24]
 80098b2:	4645      	mov	r5, r8
 80098b4:	9a04      	ldr	r2, [sp, #16]
 80098b6:	2101      	movs	r1, #1
 80098b8:	441a      	add	r2, r3
 80098ba:	4620      	mov	r0, r4
 80098bc:	4498      	add	r8, r3
 80098be:	9204      	str	r2, [sp, #16]
 80098c0:	f000 fc38 	bl	800a134 <__i2b>
 80098c4:	4607      	mov	r7, r0
 80098c6:	2d00      	cmp	r5, #0
 80098c8:	dd0b      	ble.n	80098e2 <_dtoa_r+0x78a>
 80098ca:	9b04      	ldr	r3, [sp, #16]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	dd08      	ble.n	80098e2 <_dtoa_r+0x78a>
 80098d0:	42ab      	cmp	r3, r5
 80098d2:	9a04      	ldr	r2, [sp, #16]
 80098d4:	bfa8      	it	ge
 80098d6:	462b      	movge	r3, r5
 80098d8:	eba8 0803 	sub.w	r8, r8, r3
 80098dc:	1aed      	subs	r5, r5, r3
 80098de:	1ad3      	subs	r3, r2, r3
 80098e0:	9304      	str	r3, [sp, #16]
 80098e2:	9b06      	ldr	r3, [sp, #24]
 80098e4:	b1fb      	cbz	r3, 8009926 <_dtoa_r+0x7ce>
 80098e6:	9b08      	ldr	r3, [sp, #32]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	f000 809f 	beq.w	8009a2c <_dtoa_r+0x8d4>
 80098ee:	2e00      	cmp	r6, #0
 80098f0:	dd11      	ble.n	8009916 <_dtoa_r+0x7be>
 80098f2:	4639      	mov	r1, r7
 80098f4:	4632      	mov	r2, r6
 80098f6:	4620      	mov	r0, r4
 80098f8:	f000 fcd8 	bl	800a2ac <__pow5mult>
 80098fc:	465a      	mov	r2, fp
 80098fe:	4601      	mov	r1, r0
 8009900:	4607      	mov	r7, r0
 8009902:	4620      	mov	r0, r4
 8009904:	f000 fc2c 	bl	800a160 <__multiply>
 8009908:	4659      	mov	r1, fp
 800990a:	9007      	str	r0, [sp, #28]
 800990c:	4620      	mov	r0, r4
 800990e:	f000 fb55 	bl	8009fbc <_Bfree>
 8009912:	9b07      	ldr	r3, [sp, #28]
 8009914:	469b      	mov	fp, r3
 8009916:	9b06      	ldr	r3, [sp, #24]
 8009918:	1b9a      	subs	r2, r3, r6
 800991a:	d004      	beq.n	8009926 <_dtoa_r+0x7ce>
 800991c:	4659      	mov	r1, fp
 800991e:	4620      	mov	r0, r4
 8009920:	f000 fcc4 	bl	800a2ac <__pow5mult>
 8009924:	4683      	mov	fp, r0
 8009926:	2101      	movs	r1, #1
 8009928:	4620      	mov	r0, r4
 800992a:	f000 fc03 	bl	800a134 <__i2b>
 800992e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009930:	2b00      	cmp	r3, #0
 8009932:	4606      	mov	r6, r0
 8009934:	dd7c      	ble.n	8009a30 <_dtoa_r+0x8d8>
 8009936:	461a      	mov	r2, r3
 8009938:	4601      	mov	r1, r0
 800993a:	4620      	mov	r0, r4
 800993c:	f000 fcb6 	bl	800a2ac <__pow5mult>
 8009940:	9b05      	ldr	r3, [sp, #20]
 8009942:	2b01      	cmp	r3, #1
 8009944:	4606      	mov	r6, r0
 8009946:	dd76      	ble.n	8009a36 <_dtoa_r+0x8de>
 8009948:	2300      	movs	r3, #0
 800994a:	9306      	str	r3, [sp, #24]
 800994c:	6933      	ldr	r3, [r6, #16]
 800994e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009952:	6918      	ldr	r0, [r3, #16]
 8009954:	f000 fb9e 	bl	800a094 <__hi0bits>
 8009958:	f1c0 0020 	rsb	r0, r0, #32
 800995c:	9b04      	ldr	r3, [sp, #16]
 800995e:	4418      	add	r0, r3
 8009960:	f010 001f 	ands.w	r0, r0, #31
 8009964:	f000 8086 	beq.w	8009a74 <_dtoa_r+0x91c>
 8009968:	f1c0 0320 	rsb	r3, r0, #32
 800996c:	2b04      	cmp	r3, #4
 800996e:	dd7f      	ble.n	8009a70 <_dtoa_r+0x918>
 8009970:	f1c0 001c 	rsb	r0, r0, #28
 8009974:	9b04      	ldr	r3, [sp, #16]
 8009976:	4403      	add	r3, r0
 8009978:	4480      	add	r8, r0
 800997a:	4405      	add	r5, r0
 800997c:	9304      	str	r3, [sp, #16]
 800997e:	f1b8 0f00 	cmp.w	r8, #0
 8009982:	dd05      	ble.n	8009990 <_dtoa_r+0x838>
 8009984:	4659      	mov	r1, fp
 8009986:	4642      	mov	r2, r8
 8009988:	4620      	mov	r0, r4
 800998a:	f000 fce9 	bl	800a360 <__lshift>
 800998e:	4683      	mov	fp, r0
 8009990:	9b04      	ldr	r3, [sp, #16]
 8009992:	2b00      	cmp	r3, #0
 8009994:	dd05      	ble.n	80099a2 <_dtoa_r+0x84a>
 8009996:	4631      	mov	r1, r6
 8009998:	461a      	mov	r2, r3
 800999a:	4620      	mov	r0, r4
 800999c:	f000 fce0 	bl	800a360 <__lshift>
 80099a0:	4606      	mov	r6, r0
 80099a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d069      	beq.n	8009a7c <_dtoa_r+0x924>
 80099a8:	4631      	mov	r1, r6
 80099aa:	4658      	mov	r0, fp
 80099ac:	f000 fd44 	bl	800a438 <__mcmp>
 80099b0:	2800      	cmp	r0, #0
 80099b2:	da63      	bge.n	8009a7c <_dtoa_r+0x924>
 80099b4:	2300      	movs	r3, #0
 80099b6:	4659      	mov	r1, fp
 80099b8:	220a      	movs	r2, #10
 80099ba:	4620      	mov	r0, r4
 80099bc:	f000 fb20 	bl	800a000 <__multadd>
 80099c0:	9b08      	ldr	r3, [sp, #32]
 80099c2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80099c6:	4683      	mov	fp, r0
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	f000 818f 	beq.w	8009cec <_dtoa_r+0xb94>
 80099ce:	4639      	mov	r1, r7
 80099d0:	2300      	movs	r3, #0
 80099d2:	220a      	movs	r2, #10
 80099d4:	4620      	mov	r0, r4
 80099d6:	f000 fb13 	bl	800a000 <__multadd>
 80099da:	f1b9 0f00 	cmp.w	r9, #0
 80099de:	4607      	mov	r7, r0
 80099e0:	f300 808e 	bgt.w	8009b00 <_dtoa_r+0x9a8>
 80099e4:	9b05      	ldr	r3, [sp, #20]
 80099e6:	2b02      	cmp	r3, #2
 80099e8:	dc50      	bgt.n	8009a8c <_dtoa_r+0x934>
 80099ea:	e089      	b.n	8009b00 <_dtoa_r+0x9a8>
 80099ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80099ee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80099f2:	e75d      	b.n	80098b0 <_dtoa_r+0x758>
 80099f4:	9b01      	ldr	r3, [sp, #4]
 80099f6:	1e5e      	subs	r6, r3, #1
 80099f8:	9b06      	ldr	r3, [sp, #24]
 80099fa:	42b3      	cmp	r3, r6
 80099fc:	bfbf      	itttt	lt
 80099fe:	9b06      	ldrlt	r3, [sp, #24]
 8009a00:	9606      	strlt	r6, [sp, #24]
 8009a02:	1af2      	sublt	r2, r6, r3
 8009a04:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8009a06:	bfb6      	itet	lt
 8009a08:	189b      	addlt	r3, r3, r2
 8009a0a:	1b9e      	subge	r6, r3, r6
 8009a0c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8009a0e:	9b01      	ldr	r3, [sp, #4]
 8009a10:	bfb8      	it	lt
 8009a12:	2600      	movlt	r6, #0
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	bfb5      	itete	lt
 8009a18:	eba8 0503 	sublt.w	r5, r8, r3
 8009a1c:	9b01      	ldrge	r3, [sp, #4]
 8009a1e:	2300      	movlt	r3, #0
 8009a20:	4645      	movge	r5, r8
 8009a22:	e747      	b.n	80098b4 <_dtoa_r+0x75c>
 8009a24:	9e06      	ldr	r6, [sp, #24]
 8009a26:	9f08      	ldr	r7, [sp, #32]
 8009a28:	4645      	mov	r5, r8
 8009a2a:	e74c      	b.n	80098c6 <_dtoa_r+0x76e>
 8009a2c:	9a06      	ldr	r2, [sp, #24]
 8009a2e:	e775      	b.n	800991c <_dtoa_r+0x7c4>
 8009a30:	9b05      	ldr	r3, [sp, #20]
 8009a32:	2b01      	cmp	r3, #1
 8009a34:	dc18      	bgt.n	8009a68 <_dtoa_r+0x910>
 8009a36:	9b02      	ldr	r3, [sp, #8]
 8009a38:	b9b3      	cbnz	r3, 8009a68 <_dtoa_r+0x910>
 8009a3a:	9b03      	ldr	r3, [sp, #12]
 8009a3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009a40:	b9a3      	cbnz	r3, 8009a6c <_dtoa_r+0x914>
 8009a42:	9b03      	ldr	r3, [sp, #12]
 8009a44:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009a48:	0d1b      	lsrs	r3, r3, #20
 8009a4a:	051b      	lsls	r3, r3, #20
 8009a4c:	b12b      	cbz	r3, 8009a5a <_dtoa_r+0x902>
 8009a4e:	9b04      	ldr	r3, [sp, #16]
 8009a50:	3301      	adds	r3, #1
 8009a52:	9304      	str	r3, [sp, #16]
 8009a54:	f108 0801 	add.w	r8, r8, #1
 8009a58:	2301      	movs	r3, #1
 8009a5a:	9306      	str	r3, [sp, #24]
 8009a5c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	f47f af74 	bne.w	800994c <_dtoa_r+0x7f4>
 8009a64:	2001      	movs	r0, #1
 8009a66:	e779      	b.n	800995c <_dtoa_r+0x804>
 8009a68:	2300      	movs	r3, #0
 8009a6a:	e7f6      	b.n	8009a5a <_dtoa_r+0x902>
 8009a6c:	9b02      	ldr	r3, [sp, #8]
 8009a6e:	e7f4      	b.n	8009a5a <_dtoa_r+0x902>
 8009a70:	d085      	beq.n	800997e <_dtoa_r+0x826>
 8009a72:	4618      	mov	r0, r3
 8009a74:	301c      	adds	r0, #28
 8009a76:	e77d      	b.n	8009974 <_dtoa_r+0x81c>
 8009a78:	40240000 	.word	0x40240000
 8009a7c:	9b01      	ldr	r3, [sp, #4]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	dc38      	bgt.n	8009af4 <_dtoa_r+0x99c>
 8009a82:	9b05      	ldr	r3, [sp, #20]
 8009a84:	2b02      	cmp	r3, #2
 8009a86:	dd35      	ble.n	8009af4 <_dtoa_r+0x99c>
 8009a88:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009a8c:	f1b9 0f00 	cmp.w	r9, #0
 8009a90:	d10d      	bne.n	8009aae <_dtoa_r+0x956>
 8009a92:	4631      	mov	r1, r6
 8009a94:	464b      	mov	r3, r9
 8009a96:	2205      	movs	r2, #5
 8009a98:	4620      	mov	r0, r4
 8009a9a:	f000 fab1 	bl	800a000 <__multadd>
 8009a9e:	4601      	mov	r1, r0
 8009aa0:	4606      	mov	r6, r0
 8009aa2:	4658      	mov	r0, fp
 8009aa4:	f000 fcc8 	bl	800a438 <__mcmp>
 8009aa8:	2800      	cmp	r0, #0
 8009aaa:	f73f adbd 	bgt.w	8009628 <_dtoa_r+0x4d0>
 8009aae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ab0:	9d00      	ldr	r5, [sp, #0]
 8009ab2:	ea6f 0a03 	mvn.w	sl, r3
 8009ab6:	f04f 0800 	mov.w	r8, #0
 8009aba:	4631      	mov	r1, r6
 8009abc:	4620      	mov	r0, r4
 8009abe:	f000 fa7d 	bl	8009fbc <_Bfree>
 8009ac2:	2f00      	cmp	r7, #0
 8009ac4:	f43f aeb4 	beq.w	8009830 <_dtoa_r+0x6d8>
 8009ac8:	f1b8 0f00 	cmp.w	r8, #0
 8009acc:	d005      	beq.n	8009ada <_dtoa_r+0x982>
 8009ace:	45b8      	cmp	r8, r7
 8009ad0:	d003      	beq.n	8009ada <_dtoa_r+0x982>
 8009ad2:	4641      	mov	r1, r8
 8009ad4:	4620      	mov	r0, r4
 8009ad6:	f000 fa71 	bl	8009fbc <_Bfree>
 8009ada:	4639      	mov	r1, r7
 8009adc:	4620      	mov	r0, r4
 8009ade:	f000 fa6d 	bl	8009fbc <_Bfree>
 8009ae2:	e6a5      	b.n	8009830 <_dtoa_r+0x6d8>
 8009ae4:	2600      	movs	r6, #0
 8009ae6:	4637      	mov	r7, r6
 8009ae8:	e7e1      	b.n	8009aae <_dtoa_r+0x956>
 8009aea:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8009aec:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009af0:	4637      	mov	r7, r6
 8009af2:	e599      	b.n	8009628 <_dtoa_r+0x4d0>
 8009af4:	9b08      	ldr	r3, [sp, #32]
 8009af6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	f000 80fd 	beq.w	8009cfa <_dtoa_r+0xba2>
 8009b00:	2d00      	cmp	r5, #0
 8009b02:	dd05      	ble.n	8009b10 <_dtoa_r+0x9b8>
 8009b04:	4639      	mov	r1, r7
 8009b06:	462a      	mov	r2, r5
 8009b08:	4620      	mov	r0, r4
 8009b0a:	f000 fc29 	bl	800a360 <__lshift>
 8009b0e:	4607      	mov	r7, r0
 8009b10:	9b06      	ldr	r3, [sp, #24]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d05c      	beq.n	8009bd0 <_dtoa_r+0xa78>
 8009b16:	6879      	ldr	r1, [r7, #4]
 8009b18:	4620      	mov	r0, r4
 8009b1a:	f000 fa0f 	bl	8009f3c <_Balloc>
 8009b1e:	4605      	mov	r5, r0
 8009b20:	b928      	cbnz	r0, 8009b2e <_dtoa_r+0x9d6>
 8009b22:	4b80      	ldr	r3, [pc, #512]	; (8009d24 <_dtoa_r+0xbcc>)
 8009b24:	4602      	mov	r2, r0
 8009b26:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009b2a:	f7ff bb2e 	b.w	800918a <_dtoa_r+0x32>
 8009b2e:	693a      	ldr	r2, [r7, #16]
 8009b30:	3202      	adds	r2, #2
 8009b32:	0092      	lsls	r2, r2, #2
 8009b34:	f107 010c 	add.w	r1, r7, #12
 8009b38:	300c      	adds	r0, #12
 8009b3a:	f7fe fde9 	bl	8008710 <memcpy>
 8009b3e:	2201      	movs	r2, #1
 8009b40:	4629      	mov	r1, r5
 8009b42:	4620      	mov	r0, r4
 8009b44:	f000 fc0c 	bl	800a360 <__lshift>
 8009b48:	9b00      	ldr	r3, [sp, #0]
 8009b4a:	3301      	adds	r3, #1
 8009b4c:	9301      	str	r3, [sp, #4]
 8009b4e:	9b00      	ldr	r3, [sp, #0]
 8009b50:	444b      	add	r3, r9
 8009b52:	9307      	str	r3, [sp, #28]
 8009b54:	9b02      	ldr	r3, [sp, #8]
 8009b56:	f003 0301 	and.w	r3, r3, #1
 8009b5a:	46b8      	mov	r8, r7
 8009b5c:	9306      	str	r3, [sp, #24]
 8009b5e:	4607      	mov	r7, r0
 8009b60:	9b01      	ldr	r3, [sp, #4]
 8009b62:	4631      	mov	r1, r6
 8009b64:	3b01      	subs	r3, #1
 8009b66:	4658      	mov	r0, fp
 8009b68:	9302      	str	r3, [sp, #8]
 8009b6a:	f7ff fa69 	bl	8009040 <quorem>
 8009b6e:	4603      	mov	r3, r0
 8009b70:	3330      	adds	r3, #48	; 0x30
 8009b72:	9004      	str	r0, [sp, #16]
 8009b74:	4641      	mov	r1, r8
 8009b76:	4658      	mov	r0, fp
 8009b78:	9308      	str	r3, [sp, #32]
 8009b7a:	f000 fc5d 	bl	800a438 <__mcmp>
 8009b7e:	463a      	mov	r2, r7
 8009b80:	4681      	mov	r9, r0
 8009b82:	4631      	mov	r1, r6
 8009b84:	4620      	mov	r0, r4
 8009b86:	f000 fc73 	bl	800a470 <__mdiff>
 8009b8a:	68c2      	ldr	r2, [r0, #12]
 8009b8c:	9b08      	ldr	r3, [sp, #32]
 8009b8e:	4605      	mov	r5, r0
 8009b90:	bb02      	cbnz	r2, 8009bd4 <_dtoa_r+0xa7c>
 8009b92:	4601      	mov	r1, r0
 8009b94:	4658      	mov	r0, fp
 8009b96:	f000 fc4f 	bl	800a438 <__mcmp>
 8009b9a:	9b08      	ldr	r3, [sp, #32]
 8009b9c:	4602      	mov	r2, r0
 8009b9e:	4629      	mov	r1, r5
 8009ba0:	4620      	mov	r0, r4
 8009ba2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8009ba6:	f000 fa09 	bl	8009fbc <_Bfree>
 8009baa:	9b05      	ldr	r3, [sp, #20]
 8009bac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009bae:	9d01      	ldr	r5, [sp, #4]
 8009bb0:	ea43 0102 	orr.w	r1, r3, r2
 8009bb4:	9b06      	ldr	r3, [sp, #24]
 8009bb6:	430b      	orrs	r3, r1
 8009bb8:	9b08      	ldr	r3, [sp, #32]
 8009bba:	d10d      	bne.n	8009bd8 <_dtoa_r+0xa80>
 8009bbc:	2b39      	cmp	r3, #57	; 0x39
 8009bbe:	d029      	beq.n	8009c14 <_dtoa_r+0xabc>
 8009bc0:	f1b9 0f00 	cmp.w	r9, #0
 8009bc4:	dd01      	ble.n	8009bca <_dtoa_r+0xa72>
 8009bc6:	9b04      	ldr	r3, [sp, #16]
 8009bc8:	3331      	adds	r3, #49	; 0x31
 8009bca:	9a02      	ldr	r2, [sp, #8]
 8009bcc:	7013      	strb	r3, [r2, #0]
 8009bce:	e774      	b.n	8009aba <_dtoa_r+0x962>
 8009bd0:	4638      	mov	r0, r7
 8009bd2:	e7b9      	b.n	8009b48 <_dtoa_r+0x9f0>
 8009bd4:	2201      	movs	r2, #1
 8009bd6:	e7e2      	b.n	8009b9e <_dtoa_r+0xa46>
 8009bd8:	f1b9 0f00 	cmp.w	r9, #0
 8009bdc:	db06      	blt.n	8009bec <_dtoa_r+0xa94>
 8009bde:	9905      	ldr	r1, [sp, #20]
 8009be0:	ea41 0909 	orr.w	r9, r1, r9
 8009be4:	9906      	ldr	r1, [sp, #24]
 8009be6:	ea59 0101 	orrs.w	r1, r9, r1
 8009bea:	d120      	bne.n	8009c2e <_dtoa_r+0xad6>
 8009bec:	2a00      	cmp	r2, #0
 8009bee:	ddec      	ble.n	8009bca <_dtoa_r+0xa72>
 8009bf0:	4659      	mov	r1, fp
 8009bf2:	2201      	movs	r2, #1
 8009bf4:	4620      	mov	r0, r4
 8009bf6:	9301      	str	r3, [sp, #4]
 8009bf8:	f000 fbb2 	bl	800a360 <__lshift>
 8009bfc:	4631      	mov	r1, r6
 8009bfe:	4683      	mov	fp, r0
 8009c00:	f000 fc1a 	bl	800a438 <__mcmp>
 8009c04:	2800      	cmp	r0, #0
 8009c06:	9b01      	ldr	r3, [sp, #4]
 8009c08:	dc02      	bgt.n	8009c10 <_dtoa_r+0xab8>
 8009c0a:	d1de      	bne.n	8009bca <_dtoa_r+0xa72>
 8009c0c:	07da      	lsls	r2, r3, #31
 8009c0e:	d5dc      	bpl.n	8009bca <_dtoa_r+0xa72>
 8009c10:	2b39      	cmp	r3, #57	; 0x39
 8009c12:	d1d8      	bne.n	8009bc6 <_dtoa_r+0xa6e>
 8009c14:	9a02      	ldr	r2, [sp, #8]
 8009c16:	2339      	movs	r3, #57	; 0x39
 8009c18:	7013      	strb	r3, [r2, #0]
 8009c1a:	462b      	mov	r3, r5
 8009c1c:	461d      	mov	r5, r3
 8009c1e:	3b01      	subs	r3, #1
 8009c20:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009c24:	2a39      	cmp	r2, #57	; 0x39
 8009c26:	d050      	beq.n	8009cca <_dtoa_r+0xb72>
 8009c28:	3201      	adds	r2, #1
 8009c2a:	701a      	strb	r2, [r3, #0]
 8009c2c:	e745      	b.n	8009aba <_dtoa_r+0x962>
 8009c2e:	2a00      	cmp	r2, #0
 8009c30:	dd03      	ble.n	8009c3a <_dtoa_r+0xae2>
 8009c32:	2b39      	cmp	r3, #57	; 0x39
 8009c34:	d0ee      	beq.n	8009c14 <_dtoa_r+0xabc>
 8009c36:	3301      	adds	r3, #1
 8009c38:	e7c7      	b.n	8009bca <_dtoa_r+0xa72>
 8009c3a:	9a01      	ldr	r2, [sp, #4]
 8009c3c:	9907      	ldr	r1, [sp, #28]
 8009c3e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009c42:	428a      	cmp	r2, r1
 8009c44:	d02a      	beq.n	8009c9c <_dtoa_r+0xb44>
 8009c46:	4659      	mov	r1, fp
 8009c48:	2300      	movs	r3, #0
 8009c4a:	220a      	movs	r2, #10
 8009c4c:	4620      	mov	r0, r4
 8009c4e:	f000 f9d7 	bl	800a000 <__multadd>
 8009c52:	45b8      	cmp	r8, r7
 8009c54:	4683      	mov	fp, r0
 8009c56:	f04f 0300 	mov.w	r3, #0
 8009c5a:	f04f 020a 	mov.w	r2, #10
 8009c5e:	4641      	mov	r1, r8
 8009c60:	4620      	mov	r0, r4
 8009c62:	d107      	bne.n	8009c74 <_dtoa_r+0xb1c>
 8009c64:	f000 f9cc 	bl	800a000 <__multadd>
 8009c68:	4680      	mov	r8, r0
 8009c6a:	4607      	mov	r7, r0
 8009c6c:	9b01      	ldr	r3, [sp, #4]
 8009c6e:	3301      	adds	r3, #1
 8009c70:	9301      	str	r3, [sp, #4]
 8009c72:	e775      	b.n	8009b60 <_dtoa_r+0xa08>
 8009c74:	f000 f9c4 	bl	800a000 <__multadd>
 8009c78:	4639      	mov	r1, r7
 8009c7a:	4680      	mov	r8, r0
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	220a      	movs	r2, #10
 8009c80:	4620      	mov	r0, r4
 8009c82:	f000 f9bd 	bl	800a000 <__multadd>
 8009c86:	4607      	mov	r7, r0
 8009c88:	e7f0      	b.n	8009c6c <_dtoa_r+0xb14>
 8009c8a:	f1b9 0f00 	cmp.w	r9, #0
 8009c8e:	9a00      	ldr	r2, [sp, #0]
 8009c90:	bfcc      	ite	gt
 8009c92:	464d      	movgt	r5, r9
 8009c94:	2501      	movle	r5, #1
 8009c96:	4415      	add	r5, r2
 8009c98:	f04f 0800 	mov.w	r8, #0
 8009c9c:	4659      	mov	r1, fp
 8009c9e:	2201      	movs	r2, #1
 8009ca0:	4620      	mov	r0, r4
 8009ca2:	9301      	str	r3, [sp, #4]
 8009ca4:	f000 fb5c 	bl	800a360 <__lshift>
 8009ca8:	4631      	mov	r1, r6
 8009caa:	4683      	mov	fp, r0
 8009cac:	f000 fbc4 	bl	800a438 <__mcmp>
 8009cb0:	2800      	cmp	r0, #0
 8009cb2:	dcb2      	bgt.n	8009c1a <_dtoa_r+0xac2>
 8009cb4:	d102      	bne.n	8009cbc <_dtoa_r+0xb64>
 8009cb6:	9b01      	ldr	r3, [sp, #4]
 8009cb8:	07db      	lsls	r3, r3, #31
 8009cba:	d4ae      	bmi.n	8009c1a <_dtoa_r+0xac2>
 8009cbc:	462b      	mov	r3, r5
 8009cbe:	461d      	mov	r5, r3
 8009cc0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009cc4:	2a30      	cmp	r2, #48	; 0x30
 8009cc6:	d0fa      	beq.n	8009cbe <_dtoa_r+0xb66>
 8009cc8:	e6f7      	b.n	8009aba <_dtoa_r+0x962>
 8009cca:	9a00      	ldr	r2, [sp, #0]
 8009ccc:	429a      	cmp	r2, r3
 8009cce:	d1a5      	bne.n	8009c1c <_dtoa_r+0xac4>
 8009cd0:	f10a 0a01 	add.w	sl, sl, #1
 8009cd4:	2331      	movs	r3, #49	; 0x31
 8009cd6:	e779      	b.n	8009bcc <_dtoa_r+0xa74>
 8009cd8:	4b13      	ldr	r3, [pc, #76]	; (8009d28 <_dtoa_r+0xbd0>)
 8009cda:	f7ff baaf 	b.w	800923c <_dtoa_r+0xe4>
 8009cde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	f47f aa86 	bne.w	80091f2 <_dtoa_r+0x9a>
 8009ce6:	4b11      	ldr	r3, [pc, #68]	; (8009d2c <_dtoa_r+0xbd4>)
 8009ce8:	f7ff baa8 	b.w	800923c <_dtoa_r+0xe4>
 8009cec:	f1b9 0f00 	cmp.w	r9, #0
 8009cf0:	dc03      	bgt.n	8009cfa <_dtoa_r+0xba2>
 8009cf2:	9b05      	ldr	r3, [sp, #20]
 8009cf4:	2b02      	cmp	r3, #2
 8009cf6:	f73f aec9 	bgt.w	8009a8c <_dtoa_r+0x934>
 8009cfa:	9d00      	ldr	r5, [sp, #0]
 8009cfc:	4631      	mov	r1, r6
 8009cfe:	4658      	mov	r0, fp
 8009d00:	f7ff f99e 	bl	8009040 <quorem>
 8009d04:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009d08:	f805 3b01 	strb.w	r3, [r5], #1
 8009d0c:	9a00      	ldr	r2, [sp, #0]
 8009d0e:	1aaa      	subs	r2, r5, r2
 8009d10:	4591      	cmp	r9, r2
 8009d12:	ddba      	ble.n	8009c8a <_dtoa_r+0xb32>
 8009d14:	4659      	mov	r1, fp
 8009d16:	2300      	movs	r3, #0
 8009d18:	220a      	movs	r2, #10
 8009d1a:	4620      	mov	r0, r4
 8009d1c:	f000 f970 	bl	800a000 <__multadd>
 8009d20:	4683      	mov	fp, r0
 8009d22:	e7eb      	b.n	8009cfc <_dtoa_r+0xba4>
 8009d24:	0800b2af 	.word	0x0800b2af
 8009d28:	0800b208 	.word	0x0800b208
 8009d2c:	0800b22c 	.word	0x0800b22c

08009d30 <std>:
 8009d30:	2300      	movs	r3, #0
 8009d32:	b510      	push	{r4, lr}
 8009d34:	4604      	mov	r4, r0
 8009d36:	e9c0 3300 	strd	r3, r3, [r0]
 8009d3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009d3e:	6083      	str	r3, [r0, #8]
 8009d40:	8181      	strh	r1, [r0, #12]
 8009d42:	6643      	str	r3, [r0, #100]	; 0x64
 8009d44:	81c2      	strh	r2, [r0, #14]
 8009d46:	6183      	str	r3, [r0, #24]
 8009d48:	4619      	mov	r1, r3
 8009d4a:	2208      	movs	r2, #8
 8009d4c:	305c      	adds	r0, #92	; 0x5c
 8009d4e:	f7fe fced 	bl	800872c <memset>
 8009d52:	4b05      	ldr	r3, [pc, #20]	; (8009d68 <std+0x38>)
 8009d54:	6263      	str	r3, [r4, #36]	; 0x24
 8009d56:	4b05      	ldr	r3, [pc, #20]	; (8009d6c <std+0x3c>)
 8009d58:	62a3      	str	r3, [r4, #40]	; 0x28
 8009d5a:	4b05      	ldr	r3, [pc, #20]	; (8009d70 <std+0x40>)
 8009d5c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009d5e:	4b05      	ldr	r3, [pc, #20]	; (8009d74 <std+0x44>)
 8009d60:	6224      	str	r4, [r4, #32]
 8009d62:	6323      	str	r3, [r4, #48]	; 0x30
 8009d64:	bd10      	pop	{r4, pc}
 8009d66:	bf00      	nop
 8009d68:	0800aa81 	.word	0x0800aa81
 8009d6c:	0800aaa3 	.word	0x0800aaa3
 8009d70:	0800aadb 	.word	0x0800aadb
 8009d74:	0800aaff 	.word	0x0800aaff

08009d78 <_cleanup_r>:
 8009d78:	4901      	ldr	r1, [pc, #4]	; (8009d80 <_cleanup_r+0x8>)
 8009d7a:	f000 b8af 	b.w	8009edc <_fwalk_reent>
 8009d7e:	bf00      	nop
 8009d80:	0800ae15 	.word	0x0800ae15

08009d84 <__sfmoreglue>:
 8009d84:	b570      	push	{r4, r5, r6, lr}
 8009d86:	1e4a      	subs	r2, r1, #1
 8009d88:	2568      	movs	r5, #104	; 0x68
 8009d8a:	4355      	muls	r5, r2
 8009d8c:	460e      	mov	r6, r1
 8009d8e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009d92:	f000 fcb1 	bl	800a6f8 <_malloc_r>
 8009d96:	4604      	mov	r4, r0
 8009d98:	b140      	cbz	r0, 8009dac <__sfmoreglue+0x28>
 8009d9a:	2100      	movs	r1, #0
 8009d9c:	e9c0 1600 	strd	r1, r6, [r0]
 8009da0:	300c      	adds	r0, #12
 8009da2:	60a0      	str	r0, [r4, #8]
 8009da4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009da8:	f7fe fcc0 	bl	800872c <memset>
 8009dac:	4620      	mov	r0, r4
 8009dae:	bd70      	pop	{r4, r5, r6, pc}

08009db0 <__sfp_lock_acquire>:
 8009db0:	4801      	ldr	r0, [pc, #4]	; (8009db8 <__sfp_lock_acquire+0x8>)
 8009db2:	f000 b8b8 	b.w	8009f26 <__retarget_lock_acquire_recursive>
 8009db6:	bf00      	nop
 8009db8:	20001ca4 	.word	0x20001ca4

08009dbc <__sfp_lock_release>:
 8009dbc:	4801      	ldr	r0, [pc, #4]	; (8009dc4 <__sfp_lock_release+0x8>)
 8009dbe:	f000 b8b3 	b.w	8009f28 <__retarget_lock_release_recursive>
 8009dc2:	bf00      	nop
 8009dc4:	20001ca4 	.word	0x20001ca4

08009dc8 <__sinit_lock_acquire>:
 8009dc8:	4801      	ldr	r0, [pc, #4]	; (8009dd0 <__sinit_lock_acquire+0x8>)
 8009dca:	f000 b8ac 	b.w	8009f26 <__retarget_lock_acquire_recursive>
 8009dce:	bf00      	nop
 8009dd0:	20001c9f 	.word	0x20001c9f

08009dd4 <__sinit_lock_release>:
 8009dd4:	4801      	ldr	r0, [pc, #4]	; (8009ddc <__sinit_lock_release+0x8>)
 8009dd6:	f000 b8a7 	b.w	8009f28 <__retarget_lock_release_recursive>
 8009dda:	bf00      	nop
 8009ddc:	20001c9f 	.word	0x20001c9f

08009de0 <__sinit>:
 8009de0:	b510      	push	{r4, lr}
 8009de2:	4604      	mov	r4, r0
 8009de4:	f7ff fff0 	bl	8009dc8 <__sinit_lock_acquire>
 8009de8:	69a3      	ldr	r3, [r4, #24]
 8009dea:	b11b      	cbz	r3, 8009df4 <__sinit+0x14>
 8009dec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009df0:	f7ff bff0 	b.w	8009dd4 <__sinit_lock_release>
 8009df4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009df8:	6523      	str	r3, [r4, #80]	; 0x50
 8009dfa:	4b13      	ldr	r3, [pc, #76]	; (8009e48 <__sinit+0x68>)
 8009dfc:	4a13      	ldr	r2, [pc, #76]	; (8009e4c <__sinit+0x6c>)
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	62a2      	str	r2, [r4, #40]	; 0x28
 8009e02:	42a3      	cmp	r3, r4
 8009e04:	bf04      	itt	eq
 8009e06:	2301      	moveq	r3, #1
 8009e08:	61a3      	streq	r3, [r4, #24]
 8009e0a:	4620      	mov	r0, r4
 8009e0c:	f000 f820 	bl	8009e50 <__sfp>
 8009e10:	6060      	str	r0, [r4, #4]
 8009e12:	4620      	mov	r0, r4
 8009e14:	f000 f81c 	bl	8009e50 <__sfp>
 8009e18:	60a0      	str	r0, [r4, #8]
 8009e1a:	4620      	mov	r0, r4
 8009e1c:	f000 f818 	bl	8009e50 <__sfp>
 8009e20:	2200      	movs	r2, #0
 8009e22:	60e0      	str	r0, [r4, #12]
 8009e24:	2104      	movs	r1, #4
 8009e26:	6860      	ldr	r0, [r4, #4]
 8009e28:	f7ff ff82 	bl	8009d30 <std>
 8009e2c:	68a0      	ldr	r0, [r4, #8]
 8009e2e:	2201      	movs	r2, #1
 8009e30:	2109      	movs	r1, #9
 8009e32:	f7ff ff7d 	bl	8009d30 <std>
 8009e36:	68e0      	ldr	r0, [r4, #12]
 8009e38:	2202      	movs	r2, #2
 8009e3a:	2112      	movs	r1, #18
 8009e3c:	f7ff ff78 	bl	8009d30 <std>
 8009e40:	2301      	movs	r3, #1
 8009e42:	61a3      	str	r3, [r4, #24]
 8009e44:	e7d2      	b.n	8009dec <__sinit+0xc>
 8009e46:	bf00      	nop
 8009e48:	0800b1f4 	.word	0x0800b1f4
 8009e4c:	08009d79 	.word	0x08009d79

08009e50 <__sfp>:
 8009e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e52:	4607      	mov	r7, r0
 8009e54:	f7ff ffac 	bl	8009db0 <__sfp_lock_acquire>
 8009e58:	4b1e      	ldr	r3, [pc, #120]	; (8009ed4 <__sfp+0x84>)
 8009e5a:	681e      	ldr	r6, [r3, #0]
 8009e5c:	69b3      	ldr	r3, [r6, #24]
 8009e5e:	b913      	cbnz	r3, 8009e66 <__sfp+0x16>
 8009e60:	4630      	mov	r0, r6
 8009e62:	f7ff ffbd 	bl	8009de0 <__sinit>
 8009e66:	3648      	adds	r6, #72	; 0x48
 8009e68:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009e6c:	3b01      	subs	r3, #1
 8009e6e:	d503      	bpl.n	8009e78 <__sfp+0x28>
 8009e70:	6833      	ldr	r3, [r6, #0]
 8009e72:	b30b      	cbz	r3, 8009eb8 <__sfp+0x68>
 8009e74:	6836      	ldr	r6, [r6, #0]
 8009e76:	e7f7      	b.n	8009e68 <__sfp+0x18>
 8009e78:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009e7c:	b9d5      	cbnz	r5, 8009eb4 <__sfp+0x64>
 8009e7e:	4b16      	ldr	r3, [pc, #88]	; (8009ed8 <__sfp+0x88>)
 8009e80:	60e3      	str	r3, [r4, #12]
 8009e82:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009e86:	6665      	str	r5, [r4, #100]	; 0x64
 8009e88:	f000 f84c 	bl	8009f24 <__retarget_lock_init_recursive>
 8009e8c:	f7ff ff96 	bl	8009dbc <__sfp_lock_release>
 8009e90:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009e94:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009e98:	6025      	str	r5, [r4, #0]
 8009e9a:	61a5      	str	r5, [r4, #24]
 8009e9c:	2208      	movs	r2, #8
 8009e9e:	4629      	mov	r1, r5
 8009ea0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009ea4:	f7fe fc42 	bl	800872c <memset>
 8009ea8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009eac:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009eb0:	4620      	mov	r0, r4
 8009eb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009eb4:	3468      	adds	r4, #104	; 0x68
 8009eb6:	e7d9      	b.n	8009e6c <__sfp+0x1c>
 8009eb8:	2104      	movs	r1, #4
 8009eba:	4638      	mov	r0, r7
 8009ebc:	f7ff ff62 	bl	8009d84 <__sfmoreglue>
 8009ec0:	4604      	mov	r4, r0
 8009ec2:	6030      	str	r0, [r6, #0]
 8009ec4:	2800      	cmp	r0, #0
 8009ec6:	d1d5      	bne.n	8009e74 <__sfp+0x24>
 8009ec8:	f7ff ff78 	bl	8009dbc <__sfp_lock_release>
 8009ecc:	230c      	movs	r3, #12
 8009ece:	603b      	str	r3, [r7, #0]
 8009ed0:	e7ee      	b.n	8009eb0 <__sfp+0x60>
 8009ed2:	bf00      	nop
 8009ed4:	0800b1f4 	.word	0x0800b1f4
 8009ed8:	ffff0001 	.word	0xffff0001

08009edc <_fwalk_reent>:
 8009edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ee0:	4606      	mov	r6, r0
 8009ee2:	4688      	mov	r8, r1
 8009ee4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009ee8:	2700      	movs	r7, #0
 8009eea:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009eee:	f1b9 0901 	subs.w	r9, r9, #1
 8009ef2:	d505      	bpl.n	8009f00 <_fwalk_reent+0x24>
 8009ef4:	6824      	ldr	r4, [r4, #0]
 8009ef6:	2c00      	cmp	r4, #0
 8009ef8:	d1f7      	bne.n	8009eea <_fwalk_reent+0xe>
 8009efa:	4638      	mov	r0, r7
 8009efc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f00:	89ab      	ldrh	r3, [r5, #12]
 8009f02:	2b01      	cmp	r3, #1
 8009f04:	d907      	bls.n	8009f16 <_fwalk_reent+0x3a>
 8009f06:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009f0a:	3301      	adds	r3, #1
 8009f0c:	d003      	beq.n	8009f16 <_fwalk_reent+0x3a>
 8009f0e:	4629      	mov	r1, r5
 8009f10:	4630      	mov	r0, r6
 8009f12:	47c0      	blx	r8
 8009f14:	4307      	orrs	r7, r0
 8009f16:	3568      	adds	r5, #104	; 0x68
 8009f18:	e7e9      	b.n	8009eee <_fwalk_reent+0x12>
	...

08009f1c <_localeconv_r>:
 8009f1c:	4800      	ldr	r0, [pc, #0]	; (8009f20 <_localeconv_r+0x4>)
 8009f1e:	4770      	bx	lr
 8009f20:	20000164 	.word	0x20000164

08009f24 <__retarget_lock_init_recursive>:
 8009f24:	4770      	bx	lr

08009f26 <__retarget_lock_acquire_recursive>:
 8009f26:	4770      	bx	lr

08009f28 <__retarget_lock_release_recursive>:
 8009f28:	4770      	bx	lr
	...

08009f2c <malloc>:
 8009f2c:	4b02      	ldr	r3, [pc, #8]	; (8009f38 <malloc+0xc>)
 8009f2e:	4601      	mov	r1, r0
 8009f30:	6818      	ldr	r0, [r3, #0]
 8009f32:	f000 bbe1 	b.w	800a6f8 <_malloc_r>
 8009f36:	bf00      	nop
 8009f38:	20000010 	.word	0x20000010

08009f3c <_Balloc>:
 8009f3c:	b570      	push	{r4, r5, r6, lr}
 8009f3e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009f40:	4604      	mov	r4, r0
 8009f42:	460d      	mov	r5, r1
 8009f44:	b976      	cbnz	r6, 8009f64 <_Balloc+0x28>
 8009f46:	2010      	movs	r0, #16
 8009f48:	f7ff fff0 	bl	8009f2c <malloc>
 8009f4c:	4602      	mov	r2, r0
 8009f4e:	6260      	str	r0, [r4, #36]	; 0x24
 8009f50:	b920      	cbnz	r0, 8009f5c <_Balloc+0x20>
 8009f52:	4b18      	ldr	r3, [pc, #96]	; (8009fb4 <_Balloc+0x78>)
 8009f54:	4818      	ldr	r0, [pc, #96]	; (8009fb8 <_Balloc+0x7c>)
 8009f56:	2166      	movs	r1, #102	; 0x66
 8009f58:	f000 fea8 	bl	800acac <__assert_func>
 8009f5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009f60:	6006      	str	r6, [r0, #0]
 8009f62:	60c6      	str	r6, [r0, #12]
 8009f64:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009f66:	68f3      	ldr	r3, [r6, #12]
 8009f68:	b183      	cbz	r3, 8009f8c <_Balloc+0x50>
 8009f6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f6c:	68db      	ldr	r3, [r3, #12]
 8009f6e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009f72:	b9b8      	cbnz	r0, 8009fa4 <_Balloc+0x68>
 8009f74:	2101      	movs	r1, #1
 8009f76:	fa01 f605 	lsl.w	r6, r1, r5
 8009f7a:	1d72      	adds	r2, r6, #5
 8009f7c:	0092      	lsls	r2, r2, #2
 8009f7e:	4620      	mov	r0, r4
 8009f80:	f000 fb5a 	bl	800a638 <_calloc_r>
 8009f84:	b160      	cbz	r0, 8009fa0 <_Balloc+0x64>
 8009f86:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009f8a:	e00e      	b.n	8009faa <_Balloc+0x6e>
 8009f8c:	2221      	movs	r2, #33	; 0x21
 8009f8e:	2104      	movs	r1, #4
 8009f90:	4620      	mov	r0, r4
 8009f92:	f000 fb51 	bl	800a638 <_calloc_r>
 8009f96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f98:	60f0      	str	r0, [r6, #12]
 8009f9a:	68db      	ldr	r3, [r3, #12]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d1e4      	bne.n	8009f6a <_Balloc+0x2e>
 8009fa0:	2000      	movs	r0, #0
 8009fa2:	bd70      	pop	{r4, r5, r6, pc}
 8009fa4:	6802      	ldr	r2, [r0, #0]
 8009fa6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009faa:	2300      	movs	r3, #0
 8009fac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009fb0:	e7f7      	b.n	8009fa2 <_Balloc+0x66>
 8009fb2:	bf00      	nop
 8009fb4:	0800b239 	.word	0x0800b239
 8009fb8:	0800b320 	.word	0x0800b320

08009fbc <_Bfree>:
 8009fbc:	b570      	push	{r4, r5, r6, lr}
 8009fbe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009fc0:	4605      	mov	r5, r0
 8009fc2:	460c      	mov	r4, r1
 8009fc4:	b976      	cbnz	r6, 8009fe4 <_Bfree+0x28>
 8009fc6:	2010      	movs	r0, #16
 8009fc8:	f7ff ffb0 	bl	8009f2c <malloc>
 8009fcc:	4602      	mov	r2, r0
 8009fce:	6268      	str	r0, [r5, #36]	; 0x24
 8009fd0:	b920      	cbnz	r0, 8009fdc <_Bfree+0x20>
 8009fd2:	4b09      	ldr	r3, [pc, #36]	; (8009ff8 <_Bfree+0x3c>)
 8009fd4:	4809      	ldr	r0, [pc, #36]	; (8009ffc <_Bfree+0x40>)
 8009fd6:	218a      	movs	r1, #138	; 0x8a
 8009fd8:	f000 fe68 	bl	800acac <__assert_func>
 8009fdc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009fe0:	6006      	str	r6, [r0, #0]
 8009fe2:	60c6      	str	r6, [r0, #12]
 8009fe4:	b13c      	cbz	r4, 8009ff6 <_Bfree+0x3a>
 8009fe6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009fe8:	6862      	ldr	r2, [r4, #4]
 8009fea:	68db      	ldr	r3, [r3, #12]
 8009fec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009ff0:	6021      	str	r1, [r4, #0]
 8009ff2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009ff6:	bd70      	pop	{r4, r5, r6, pc}
 8009ff8:	0800b239 	.word	0x0800b239
 8009ffc:	0800b320 	.word	0x0800b320

0800a000 <__multadd>:
 800a000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a004:	690e      	ldr	r6, [r1, #16]
 800a006:	4607      	mov	r7, r0
 800a008:	4698      	mov	r8, r3
 800a00a:	460c      	mov	r4, r1
 800a00c:	f101 0014 	add.w	r0, r1, #20
 800a010:	2300      	movs	r3, #0
 800a012:	6805      	ldr	r5, [r0, #0]
 800a014:	b2a9      	uxth	r1, r5
 800a016:	fb02 8101 	mla	r1, r2, r1, r8
 800a01a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800a01e:	0c2d      	lsrs	r5, r5, #16
 800a020:	fb02 c505 	mla	r5, r2, r5, ip
 800a024:	b289      	uxth	r1, r1
 800a026:	3301      	adds	r3, #1
 800a028:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800a02c:	429e      	cmp	r6, r3
 800a02e:	f840 1b04 	str.w	r1, [r0], #4
 800a032:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800a036:	dcec      	bgt.n	800a012 <__multadd+0x12>
 800a038:	f1b8 0f00 	cmp.w	r8, #0
 800a03c:	d022      	beq.n	800a084 <__multadd+0x84>
 800a03e:	68a3      	ldr	r3, [r4, #8]
 800a040:	42b3      	cmp	r3, r6
 800a042:	dc19      	bgt.n	800a078 <__multadd+0x78>
 800a044:	6861      	ldr	r1, [r4, #4]
 800a046:	4638      	mov	r0, r7
 800a048:	3101      	adds	r1, #1
 800a04a:	f7ff ff77 	bl	8009f3c <_Balloc>
 800a04e:	4605      	mov	r5, r0
 800a050:	b928      	cbnz	r0, 800a05e <__multadd+0x5e>
 800a052:	4602      	mov	r2, r0
 800a054:	4b0d      	ldr	r3, [pc, #52]	; (800a08c <__multadd+0x8c>)
 800a056:	480e      	ldr	r0, [pc, #56]	; (800a090 <__multadd+0x90>)
 800a058:	21b5      	movs	r1, #181	; 0xb5
 800a05a:	f000 fe27 	bl	800acac <__assert_func>
 800a05e:	6922      	ldr	r2, [r4, #16]
 800a060:	3202      	adds	r2, #2
 800a062:	f104 010c 	add.w	r1, r4, #12
 800a066:	0092      	lsls	r2, r2, #2
 800a068:	300c      	adds	r0, #12
 800a06a:	f7fe fb51 	bl	8008710 <memcpy>
 800a06e:	4621      	mov	r1, r4
 800a070:	4638      	mov	r0, r7
 800a072:	f7ff ffa3 	bl	8009fbc <_Bfree>
 800a076:	462c      	mov	r4, r5
 800a078:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800a07c:	3601      	adds	r6, #1
 800a07e:	f8c3 8014 	str.w	r8, [r3, #20]
 800a082:	6126      	str	r6, [r4, #16]
 800a084:	4620      	mov	r0, r4
 800a086:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a08a:	bf00      	nop
 800a08c:	0800b2af 	.word	0x0800b2af
 800a090:	0800b320 	.word	0x0800b320

0800a094 <__hi0bits>:
 800a094:	0c03      	lsrs	r3, r0, #16
 800a096:	041b      	lsls	r3, r3, #16
 800a098:	b9d3      	cbnz	r3, 800a0d0 <__hi0bits+0x3c>
 800a09a:	0400      	lsls	r0, r0, #16
 800a09c:	2310      	movs	r3, #16
 800a09e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a0a2:	bf04      	itt	eq
 800a0a4:	0200      	lsleq	r0, r0, #8
 800a0a6:	3308      	addeq	r3, #8
 800a0a8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a0ac:	bf04      	itt	eq
 800a0ae:	0100      	lsleq	r0, r0, #4
 800a0b0:	3304      	addeq	r3, #4
 800a0b2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a0b6:	bf04      	itt	eq
 800a0b8:	0080      	lsleq	r0, r0, #2
 800a0ba:	3302      	addeq	r3, #2
 800a0bc:	2800      	cmp	r0, #0
 800a0be:	db05      	blt.n	800a0cc <__hi0bits+0x38>
 800a0c0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a0c4:	f103 0301 	add.w	r3, r3, #1
 800a0c8:	bf08      	it	eq
 800a0ca:	2320      	moveq	r3, #32
 800a0cc:	4618      	mov	r0, r3
 800a0ce:	4770      	bx	lr
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	e7e4      	b.n	800a09e <__hi0bits+0xa>

0800a0d4 <__lo0bits>:
 800a0d4:	6803      	ldr	r3, [r0, #0]
 800a0d6:	f013 0207 	ands.w	r2, r3, #7
 800a0da:	4601      	mov	r1, r0
 800a0dc:	d00b      	beq.n	800a0f6 <__lo0bits+0x22>
 800a0de:	07da      	lsls	r2, r3, #31
 800a0e0:	d424      	bmi.n	800a12c <__lo0bits+0x58>
 800a0e2:	0798      	lsls	r0, r3, #30
 800a0e4:	bf49      	itett	mi
 800a0e6:	085b      	lsrmi	r3, r3, #1
 800a0e8:	089b      	lsrpl	r3, r3, #2
 800a0ea:	2001      	movmi	r0, #1
 800a0ec:	600b      	strmi	r3, [r1, #0]
 800a0ee:	bf5c      	itt	pl
 800a0f0:	600b      	strpl	r3, [r1, #0]
 800a0f2:	2002      	movpl	r0, #2
 800a0f4:	4770      	bx	lr
 800a0f6:	b298      	uxth	r0, r3
 800a0f8:	b9b0      	cbnz	r0, 800a128 <__lo0bits+0x54>
 800a0fa:	0c1b      	lsrs	r3, r3, #16
 800a0fc:	2010      	movs	r0, #16
 800a0fe:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a102:	bf04      	itt	eq
 800a104:	0a1b      	lsreq	r3, r3, #8
 800a106:	3008      	addeq	r0, #8
 800a108:	071a      	lsls	r2, r3, #28
 800a10a:	bf04      	itt	eq
 800a10c:	091b      	lsreq	r3, r3, #4
 800a10e:	3004      	addeq	r0, #4
 800a110:	079a      	lsls	r2, r3, #30
 800a112:	bf04      	itt	eq
 800a114:	089b      	lsreq	r3, r3, #2
 800a116:	3002      	addeq	r0, #2
 800a118:	07da      	lsls	r2, r3, #31
 800a11a:	d403      	bmi.n	800a124 <__lo0bits+0x50>
 800a11c:	085b      	lsrs	r3, r3, #1
 800a11e:	f100 0001 	add.w	r0, r0, #1
 800a122:	d005      	beq.n	800a130 <__lo0bits+0x5c>
 800a124:	600b      	str	r3, [r1, #0]
 800a126:	4770      	bx	lr
 800a128:	4610      	mov	r0, r2
 800a12a:	e7e8      	b.n	800a0fe <__lo0bits+0x2a>
 800a12c:	2000      	movs	r0, #0
 800a12e:	4770      	bx	lr
 800a130:	2020      	movs	r0, #32
 800a132:	4770      	bx	lr

0800a134 <__i2b>:
 800a134:	b510      	push	{r4, lr}
 800a136:	460c      	mov	r4, r1
 800a138:	2101      	movs	r1, #1
 800a13a:	f7ff feff 	bl	8009f3c <_Balloc>
 800a13e:	4602      	mov	r2, r0
 800a140:	b928      	cbnz	r0, 800a14e <__i2b+0x1a>
 800a142:	4b05      	ldr	r3, [pc, #20]	; (800a158 <__i2b+0x24>)
 800a144:	4805      	ldr	r0, [pc, #20]	; (800a15c <__i2b+0x28>)
 800a146:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a14a:	f000 fdaf 	bl	800acac <__assert_func>
 800a14e:	2301      	movs	r3, #1
 800a150:	6144      	str	r4, [r0, #20]
 800a152:	6103      	str	r3, [r0, #16]
 800a154:	bd10      	pop	{r4, pc}
 800a156:	bf00      	nop
 800a158:	0800b2af 	.word	0x0800b2af
 800a15c:	0800b320 	.word	0x0800b320

0800a160 <__multiply>:
 800a160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a164:	4614      	mov	r4, r2
 800a166:	690a      	ldr	r2, [r1, #16]
 800a168:	6923      	ldr	r3, [r4, #16]
 800a16a:	429a      	cmp	r2, r3
 800a16c:	bfb8      	it	lt
 800a16e:	460b      	movlt	r3, r1
 800a170:	460d      	mov	r5, r1
 800a172:	bfbc      	itt	lt
 800a174:	4625      	movlt	r5, r4
 800a176:	461c      	movlt	r4, r3
 800a178:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800a17c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a180:	68ab      	ldr	r3, [r5, #8]
 800a182:	6869      	ldr	r1, [r5, #4]
 800a184:	eb0a 0709 	add.w	r7, sl, r9
 800a188:	42bb      	cmp	r3, r7
 800a18a:	b085      	sub	sp, #20
 800a18c:	bfb8      	it	lt
 800a18e:	3101      	addlt	r1, #1
 800a190:	f7ff fed4 	bl	8009f3c <_Balloc>
 800a194:	b930      	cbnz	r0, 800a1a4 <__multiply+0x44>
 800a196:	4602      	mov	r2, r0
 800a198:	4b42      	ldr	r3, [pc, #264]	; (800a2a4 <__multiply+0x144>)
 800a19a:	4843      	ldr	r0, [pc, #268]	; (800a2a8 <__multiply+0x148>)
 800a19c:	f240 115d 	movw	r1, #349	; 0x15d
 800a1a0:	f000 fd84 	bl	800acac <__assert_func>
 800a1a4:	f100 0614 	add.w	r6, r0, #20
 800a1a8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800a1ac:	4633      	mov	r3, r6
 800a1ae:	2200      	movs	r2, #0
 800a1b0:	4543      	cmp	r3, r8
 800a1b2:	d31e      	bcc.n	800a1f2 <__multiply+0x92>
 800a1b4:	f105 0c14 	add.w	ip, r5, #20
 800a1b8:	f104 0314 	add.w	r3, r4, #20
 800a1bc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800a1c0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800a1c4:	9202      	str	r2, [sp, #8]
 800a1c6:	ebac 0205 	sub.w	r2, ip, r5
 800a1ca:	3a15      	subs	r2, #21
 800a1cc:	f022 0203 	bic.w	r2, r2, #3
 800a1d0:	3204      	adds	r2, #4
 800a1d2:	f105 0115 	add.w	r1, r5, #21
 800a1d6:	458c      	cmp	ip, r1
 800a1d8:	bf38      	it	cc
 800a1da:	2204      	movcc	r2, #4
 800a1dc:	9201      	str	r2, [sp, #4]
 800a1de:	9a02      	ldr	r2, [sp, #8]
 800a1e0:	9303      	str	r3, [sp, #12]
 800a1e2:	429a      	cmp	r2, r3
 800a1e4:	d808      	bhi.n	800a1f8 <__multiply+0x98>
 800a1e6:	2f00      	cmp	r7, #0
 800a1e8:	dc55      	bgt.n	800a296 <__multiply+0x136>
 800a1ea:	6107      	str	r7, [r0, #16]
 800a1ec:	b005      	add	sp, #20
 800a1ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1f2:	f843 2b04 	str.w	r2, [r3], #4
 800a1f6:	e7db      	b.n	800a1b0 <__multiply+0x50>
 800a1f8:	f8b3 a000 	ldrh.w	sl, [r3]
 800a1fc:	f1ba 0f00 	cmp.w	sl, #0
 800a200:	d020      	beq.n	800a244 <__multiply+0xe4>
 800a202:	f105 0e14 	add.w	lr, r5, #20
 800a206:	46b1      	mov	r9, r6
 800a208:	2200      	movs	r2, #0
 800a20a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a20e:	f8d9 b000 	ldr.w	fp, [r9]
 800a212:	b2a1      	uxth	r1, r4
 800a214:	fa1f fb8b 	uxth.w	fp, fp
 800a218:	fb0a b101 	mla	r1, sl, r1, fp
 800a21c:	4411      	add	r1, r2
 800a21e:	f8d9 2000 	ldr.w	r2, [r9]
 800a222:	0c24      	lsrs	r4, r4, #16
 800a224:	0c12      	lsrs	r2, r2, #16
 800a226:	fb0a 2404 	mla	r4, sl, r4, r2
 800a22a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a22e:	b289      	uxth	r1, r1
 800a230:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a234:	45f4      	cmp	ip, lr
 800a236:	f849 1b04 	str.w	r1, [r9], #4
 800a23a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a23e:	d8e4      	bhi.n	800a20a <__multiply+0xaa>
 800a240:	9901      	ldr	r1, [sp, #4]
 800a242:	5072      	str	r2, [r6, r1]
 800a244:	9a03      	ldr	r2, [sp, #12]
 800a246:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a24a:	3304      	adds	r3, #4
 800a24c:	f1b9 0f00 	cmp.w	r9, #0
 800a250:	d01f      	beq.n	800a292 <__multiply+0x132>
 800a252:	6834      	ldr	r4, [r6, #0]
 800a254:	f105 0114 	add.w	r1, r5, #20
 800a258:	46b6      	mov	lr, r6
 800a25a:	f04f 0a00 	mov.w	sl, #0
 800a25e:	880a      	ldrh	r2, [r1, #0]
 800a260:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a264:	fb09 b202 	mla	r2, r9, r2, fp
 800a268:	4492      	add	sl, r2
 800a26a:	b2a4      	uxth	r4, r4
 800a26c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a270:	f84e 4b04 	str.w	r4, [lr], #4
 800a274:	f851 4b04 	ldr.w	r4, [r1], #4
 800a278:	f8be 2000 	ldrh.w	r2, [lr]
 800a27c:	0c24      	lsrs	r4, r4, #16
 800a27e:	fb09 2404 	mla	r4, r9, r4, r2
 800a282:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a286:	458c      	cmp	ip, r1
 800a288:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a28c:	d8e7      	bhi.n	800a25e <__multiply+0xfe>
 800a28e:	9a01      	ldr	r2, [sp, #4]
 800a290:	50b4      	str	r4, [r6, r2]
 800a292:	3604      	adds	r6, #4
 800a294:	e7a3      	b.n	800a1de <__multiply+0x7e>
 800a296:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d1a5      	bne.n	800a1ea <__multiply+0x8a>
 800a29e:	3f01      	subs	r7, #1
 800a2a0:	e7a1      	b.n	800a1e6 <__multiply+0x86>
 800a2a2:	bf00      	nop
 800a2a4:	0800b2af 	.word	0x0800b2af
 800a2a8:	0800b320 	.word	0x0800b320

0800a2ac <__pow5mult>:
 800a2ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2b0:	4615      	mov	r5, r2
 800a2b2:	f012 0203 	ands.w	r2, r2, #3
 800a2b6:	4606      	mov	r6, r0
 800a2b8:	460f      	mov	r7, r1
 800a2ba:	d007      	beq.n	800a2cc <__pow5mult+0x20>
 800a2bc:	4c25      	ldr	r4, [pc, #148]	; (800a354 <__pow5mult+0xa8>)
 800a2be:	3a01      	subs	r2, #1
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a2c6:	f7ff fe9b 	bl	800a000 <__multadd>
 800a2ca:	4607      	mov	r7, r0
 800a2cc:	10ad      	asrs	r5, r5, #2
 800a2ce:	d03d      	beq.n	800a34c <__pow5mult+0xa0>
 800a2d0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a2d2:	b97c      	cbnz	r4, 800a2f4 <__pow5mult+0x48>
 800a2d4:	2010      	movs	r0, #16
 800a2d6:	f7ff fe29 	bl	8009f2c <malloc>
 800a2da:	4602      	mov	r2, r0
 800a2dc:	6270      	str	r0, [r6, #36]	; 0x24
 800a2de:	b928      	cbnz	r0, 800a2ec <__pow5mult+0x40>
 800a2e0:	4b1d      	ldr	r3, [pc, #116]	; (800a358 <__pow5mult+0xac>)
 800a2e2:	481e      	ldr	r0, [pc, #120]	; (800a35c <__pow5mult+0xb0>)
 800a2e4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a2e8:	f000 fce0 	bl	800acac <__assert_func>
 800a2ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a2f0:	6004      	str	r4, [r0, #0]
 800a2f2:	60c4      	str	r4, [r0, #12]
 800a2f4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a2f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a2fc:	b94c      	cbnz	r4, 800a312 <__pow5mult+0x66>
 800a2fe:	f240 2171 	movw	r1, #625	; 0x271
 800a302:	4630      	mov	r0, r6
 800a304:	f7ff ff16 	bl	800a134 <__i2b>
 800a308:	2300      	movs	r3, #0
 800a30a:	f8c8 0008 	str.w	r0, [r8, #8]
 800a30e:	4604      	mov	r4, r0
 800a310:	6003      	str	r3, [r0, #0]
 800a312:	f04f 0900 	mov.w	r9, #0
 800a316:	07eb      	lsls	r3, r5, #31
 800a318:	d50a      	bpl.n	800a330 <__pow5mult+0x84>
 800a31a:	4639      	mov	r1, r7
 800a31c:	4622      	mov	r2, r4
 800a31e:	4630      	mov	r0, r6
 800a320:	f7ff ff1e 	bl	800a160 <__multiply>
 800a324:	4639      	mov	r1, r7
 800a326:	4680      	mov	r8, r0
 800a328:	4630      	mov	r0, r6
 800a32a:	f7ff fe47 	bl	8009fbc <_Bfree>
 800a32e:	4647      	mov	r7, r8
 800a330:	106d      	asrs	r5, r5, #1
 800a332:	d00b      	beq.n	800a34c <__pow5mult+0xa0>
 800a334:	6820      	ldr	r0, [r4, #0]
 800a336:	b938      	cbnz	r0, 800a348 <__pow5mult+0x9c>
 800a338:	4622      	mov	r2, r4
 800a33a:	4621      	mov	r1, r4
 800a33c:	4630      	mov	r0, r6
 800a33e:	f7ff ff0f 	bl	800a160 <__multiply>
 800a342:	6020      	str	r0, [r4, #0]
 800a344:	f8c0 9000 	str.w	r9, [r0]
 800a348:	4604      	mov	r4, r0
 800a34a:	e7e4      	b.n	800a316 <__pow5mult+0x6a>
 800a34c:	4638      	mov	r0, r7
 800a34e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a352:	bf00      	nop
 800a354:	0800b470 	.word	0x0800b470
 800a358:	0800b239 	.word	0x0800b239
 800a35c:	0800b320 	.word	0x0800b320

0800a360 <__lshift>:
 800a360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a364:	460c      	mov	r4, r1
 800a366:	6849      	ldr	r1, [r1, #4]
 800a368:	6923      	ldr	r3, [r4, #16]
 800a36a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a36e:	68a3      	ldr	r3, [r4, #8]
 800a370:	4607      	mov	r7, r0
 800a372:	4691      	mov	r9, r2
 800a374:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a378:	f108 0601 	add.w	r6, r8, #1
 800a37c:	42b3      	cmp	r3, r6
 800a37e:	db0b      	blt.n	800a398 <__lshift+0x38>
 800a380:	4638      	mov	r0, r7
 800a382:	f7ff fddb 	bl	8009f3c <_Balloc>
 800a386:	4605      	mov	r5, r0
 800a388:	b948      	cbnz	r0, 800a39e <__lshift+0x3e>
 800a38a:	4602      	mov	r2, r0
 800a38c:	4b28      	ldr	r3, [pc, #160]	; (800a430 <__lshift+0xd0>)
 800a38e:	4829      	ldr	r0, [pc, #164]	; (800a434 <__lshift+0xd4>)
 800a390:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a394:	f000 fc8a 	bl	800acac <__assert_func>
 800a398:	3101      	adds	r1, #1
 800a39a:	005b      	lsls	r3, r3, #1
 800a39c:	e7ee      	b.n	800a37c <__lshift+0x1c>
 800a39e:	2300      	movs	r3, #0
 800a3a0:	f100 0114 	add.w	r1, r0, #20
 800a3a4:	f100 0210 	add.w	r2, r0, #16
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	4553      	cmp	r3, sl
 800a3ac:	db33      	blt.n	800a416 <__lshift+0xb6>
 800a3ae:	6920      	ldr	r0, [r4, #16]
 800a3b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a3b4:	f104 0314 	add.w	r3, r4, #20
 800a3b8:	f019 091f 	ands.w	r9, r9, #31
 800a3bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a3c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a3c4:	d02b      	beq.n	800a41e <__lshift+0xbe>
 800a3c6:	f1c9 0e20 	rsb	lr, r9, #32
 800a3ca:	468a      	mov	sl, r1
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	6818      	ldr	r0, [r3, #0]
 800a3d0:	fa00 f009 	lsl.w	r0, r0, r9
 800a3d4:	4302      	orrs	r2, r0
 800a3d6:	f84a 2b04 	str.w	r2, [sl], #4
 800a3da:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3de:	459c      	cmp	ip, r3
 800a3e0:	fa22 f20e 	lsr.w	r2, r2, lr
 800a3e4:	d8f3      	bhi.n	800a3ce <__lshift+0x6e>
 800a3e6:	ebac 0304 	sub.w	r3, ip, r4
 800a3ea:	3b15      	subs	r3, #21
 800a3ec:	f023 0303 	bic.w	r3, r3, #3
 800a3f0:	3304      	adds	r3, #4
 800a3f2:	f104 0015 	add.w	r0, r4, #21
 800a3f6:	4584      	cmp	ip, r0
 800a3f8:	bf38      	it	cc
 800a3fa:	2304      	movcc	r3, #4
 800a3fc:	50ca      	str	r2, [r1, r3]
 800a3fe:	b10a      	cbz	r2, 800a404 <__lshift+0xa4>
 800a400:	f108 0602 	add.w	r6, r8, #2
 800a404:	3e01      	subs	r6, #1
 800a406:	4638      	mov	r0, r7
 800a408:	612e      	str	r6, [r5, #16]
 800a40a:	4621      	mov	r1, r4
 800a40c:	f7ff fdd6 	bl	8009fbc <_Bfree>
 800a410:	4628      	mov	r0, r5
 800a412:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a416:	f842 0f04 	str.w	r0, [r2, #4]!
 800a41a:	3301      	adds	r3, #1
 800a41c:	e7c5      	b.n	800a3aa <__lshift+0x4a>
 800a41e:	3904      	subs	r1, #4
 800a420:	f853 2b04 	ldr.w	r2, [r3], #4
 800a424:	f841 2f04 	str.w	r2, [r1, #4]!
 800a428:	459c      	cmp	ip, r3
 800a42a:	d8f9      	bhi.n	800a420 <__lshift+0xc0>
 800a42c:	e7ea      	b.n	800a404 <__lshift+0xa4>
 800a42e:	bf00      	nop
 800a430:	0800b2af 	.word	0x0800b2af
 800a434:	0800b320 	.word	0x0800b320

0800a438 <__mcmp>:
 800a438:	b530      	push	{r4, r5, lr}
 800a43a:	6902      	ldr	r2, [r0, #16]
 800a43c:	690c      	ldr	r4, [r1, #16]
 800a43e:	1b12      	subs	r2, r2, r4
 800a440:	d10e      	bne.n	800a460 <__mcmp+0x28>
 800a442:	f100 0314 	add.w	r3, r0, #20
 800a446:	3114      	adds	r1, #20
 800a448:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a44c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a450:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a454:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a458:	42a5      	cmp	r5, r4
 800a45a:	d003      	beq.n	800a464 <__mcmp+0x2c>
 800a45c:	d305      	bcc.n	800a46a <__mcmp+0x32>
 800a45e:	2201      	movs	r2, #1
 800a460:	4610      	mov	r0, r2
 800a462:	bd30      	pop	{r4, r5, pc}
 800a464:	4283      	cmp	r3, r0
 800a466:	d3f3      	bcc.n	800a450 <__mcmp+0x18>
 800a468:	e7fa      	b.n	800a460 <__mcmp+0x28>
 800a46a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a46e:	e7f7      	b.n	800a460 <__mcmp+0x28>

0800a470 <__mdiff>:
 800a470:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a474:	460c      	mov	r4, r1
 800a476:	4606      	mov	r6, r0
 800a478:	4611      	mov	r1, r2
 800a47a:	4620      	mov	r0, r4
 800a47c:	4617      	mov	r7, r2
 800a47e:	f7ff ffdb 	bl	800a438 <__mcmp>
 800a482:	1e05      	subs	r5, r0, #0
 800a484:	d110      	bne.n	800a4a8 <__mdiff+0x38>
 800a486:	4629      	mov	r1, r5
 800a488:	4630      	mov	r0, r6
 800a48a:	f7ff fd57 	bl	8009f3c <_Balloc>
 800a48e:	b930      	cbnz	r0, 800a49e <__mdiff+0x2e>
 800a490:	4b39      	ldr	r3, [pc, #228]	; (800a578 <__mdiff+0x108>)
 800a492:	4602      	mov	r2, r0
 800a494:	f240 2132 	movw	r1, #562	; 0x232
 800a498:	4838      	ldr	r0, [pc, #224]	; (800a57c <__mdiff+0x10c>)
 800a49a:	f000 fc07 	bl	800acac <__assert_func>
 800a49e:	2301      	movs	r3, #1
 800a4a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a4a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4a8:	bfa4      	itt	ge
 800a4aa:	463b      	movge	r3, r7
 800a4ac:	4627      	movge	r7, r4
 800a4ae:	4630      	mov	r0, r6
 800a4b0:	6879      	ldr	r1, [r7, #4]
 800a4b2:	bfa6      	itte	ge
 800a4b4:	461c      	movge	r4, r3
 800a4b6:	2500      	movge	r5, #0
 800a4b8:	2501      	movlt	r5, #1
 800a4ba:	f7ff fd3f 	bl	8009f3c <_Balloc>
 800a4be:	b920      	cbnz	r0, 800a4ca <__mdiff+0x5a>
 800a4c0:	4b2d      	ldr	r3, [pc, #180]	; (800a578 <__mdiff+0x108>)
 800a4c2:	4602      	mov	r2, r0
 800a4c4:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a4c8:	e7e6      	b.n	800a498 <__mdiff+0x28>
 800a4ca:	693e      	ldr	r6, [r7, #16]
 800a4cc:	60c5      	str	r5, [r0, #12]
 800a4ce:	6925      	ldr	r5, [r4, #16]
 800a4d0:	f107 0114 	add.w	r1, r7, #20
 800a4d4:	f104 0914 	add.w	r9, r4, #20
 800a4d8:	f100 0e14 	add.w	lr, r0, #20
 800a4dc:	f107 0210 	add.w	r2, r7, #16
 800a4e0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800a4e4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800a4e8:	46f2      	mov	sl, lr
 800a4ea:	2700      	movs	r7, #0
 800a4ec:	f859 3b04 	ldr.w	r3, [r9], #4
 800a4f0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a4f4:	fa1f f883 	uxth.w	r8, r3
 800a4f8:	fa17 f78b 	uxtah	r7, r7, fp
 800a4fc:	0c1b      	lsrs	r3, r3, #16
 800a4fe:	eba7 0808 	sub.w	r8, r7, r8
 800a502:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a506:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a50a:	fa1f f888 	uxth.w	r8, r8
 800a50e:	141f      	asrs	r7, r3, #16
 800a510:	454d      	cmp	r5, r9
 800a512:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a516:	f84a 3b04 	str.w	r3, [sl], #4
 800a51a:	d8e7      	bhi.n	800a4ec <__mdiff+0x7c>
 800a51c:	1b2b      	subs	r3, r5, r4
 800a51e:	3b15      	subs	r3, #21
 800a520:	f023 0303 	bic.w	r3, r3, #3
 800a524:	3304      	adds	r3, #4
 800a526:	3415      	adds	r4, #21
 800a528:	42a5      	cmp	r5, r4
 800a52a:	bf38      	it	cc
 800a52c:	2304      	movcc	r3, #4
 800a52e:	4419      	add	r1, r3
 800a530:	4473      	add	r3, lr
 800a532:	469e      	mov	lr, r3
 800a534:	460d      	mov	r5, r1
 800a536:	4565      	cmp	r5, ip
 800a538:	d30e      	bcc.n	800a558 <__mdiff+0xe8>
 800a53a:	f10c 0203 	add.w	r2, ip, #3
 800a53e:	1a52      	subs	r2, r2, r1
 800a540:	f022 0203 	bic.w	r2, r2, #3
 800a544:	3903      	subs	r1, #3
 800a546:	458c      	cmp	ip, r1
 800a548:	bf38      	it	cc
 800a54a:	2200      	movcc	r2, #0
 800a54c:	441a      	add	r2, r3
 800a54e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a552:	b17b      	cbz	r3, 800a574 <__mdiff+0x104>
 800a554:	6106      	str	r6, [r0, #16]
 800a556:	e7a5      	b.n	800a4a4 <__mdiff+0x34>
 800a558:	f855 8b04 	ldr.w	r8, [r5], #4
 800a55c:	fa17 f488 	uxtah	r4, r7, r8
 800a560:	1422      	asrs	r2, r4, #16
 800a562:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800a566:	b2a4      	uxth	r4, r4
 800a568:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a56c:	f84e 4b04 	str.w	r4, [lr], #4
 800a570:	1417      	asrs	r7, r2, #16
 800a572:	e7e0      	b.n	800a536 <__mdiff+0xc6>
 800a574:	3e01      	subs	r6, #1
 800a576:	e7ea      	b.n	800a54e <__mdiff+0xde>
 800a578:	0800b2af 	.word	0x0800b2af
 800a57c:	0800b320 	.word	0x0800b320

0800a580 <__d2b>:
 800a580:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a584:	4689      	mov	r9, r1
 800a586:	2101      	movs	r1, #1
 800a588:	ec57 6b10 	vmov	r6, r7, d0
 800a58c:	4690      	mov	r8, r2
 800a58e:	f7ff fcd5 	bl	8009f3c <_Balloc>
 800a592:	4604      	mov	r4, r0
 800a594:	b930      	cbnz	r0, 800a5a4 <__d2b+0x24>
 800a596:	4602      	mov	r2, r0
 800a598:	4b25      	ldr	r3, [pc, #148]	; (800a630 <__d2b+0xb0>)
 800a59a:	4826      	ldr	r0, [pc, #152]	; (800a634 <__d2b+0xb4>)
 800a59c:	f240 310a 	movw	r1, #778	; 0x30a
 800a5a0:	f000 fb84 	bl	800acac <__assert_func>
 800a5a4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a5a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a5ac:	bb35      	cbnz	r5, 800a5fc <__d2b+0x7c>
 800a5ae:	2e00      	cmp	r6, #0
 800a5b0:	9301      	str	r3, [sp, #4]
 800a5b2:	d028      	beq.n	800a606 <__d2b+0x86>
 800a5b4:	4668      	mov	r0, sp
 800a5b6:	9600      	str	r6, [sp, #0]
 800a5b8:	f7ff fd8c 	bl	800a0d4 <__lo0bits>
 800a5bc:	9900      	ldr	r1, [sp, #0]
 800a5be:	b300      	cbz	r0, 800a602 <__d2b+0x82>
 800a5c0:	9a01      	ldr	r2, [sp, #4]
 800a5c2:	f1c0 0320 	rsb	r3, r0, #32
 800a5c6:	fa02 f303 	lsl.w	r3, r2, r3
 800a5ca:	430b      	orrs	r3, r1
 800a5cc:	40c2      	lsrs	r2, r0
 800a5ce:	6163      	str	r3, [r4, #20]
 800a5d0:	9201      	str	r2, [sp, #4]
 800a5d2:	9b01      	ldr	r3, [sp, #4]
 800a5d4:	61a3      	str	r3, [r4, #24]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	bf14      	ite	ne
 800a5da:	2202      	movne	r2, #2
 800a5dc:	2201      	moveq	r2, #1
 800a5de:	6122      	str	r2, [r4, #16]
 800a5e0:	b1d5      	cbz	r5, 800a618 <__d2b+0x98>
 800a5e2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a5e6:	4405      	add	r5, r0
 800a5e8:	f8c9 5000 	str.w	r5, [r9]
 800a5ec:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a5f0:	f8c8 0000 	str.w	r0, [r8]
 800a5f4:	4620      	mov	r0, r4
 800a5f6:	b003      	add	sp, #12
 800a5f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a5fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a600:	e7d5      	b.n	800a5ae <__d2b+0x2e>
 800a602:	6161      	str	r1, [r4, #20]
 800a604:	e7e5      	b.n	800a5d2 <__d2b+0x52>
 800a606:	a801      	add	r0, sp, #4
 800a608:	f7ff fd64 	bl	800a0d4 <__lo0bits>
 800a60c:	9b01      	ldr	r3, [sp, #4]
 800a60e:	6163      	str	r3, [r4, #20]
 800a610:	2201      	movs	r2, #1
 800a612:	6122      	str	r2, [r4, #16]
 800a614:	3020      	adds	r0, #32
 800a616:	e7e3      	b.n	800a5e0 <__d2b+0x60>
 800a618:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a61c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a620:	f8c9 0000 	str.w	r0, [r9]
 800a624:	6918      	ldr	r0, [r3, #16]
 800a626:	f7ff fd35 	bl	800a094 <__hi0bits>
 800a62a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a62e:	e7df      	b.n	800a5f0 <__d2b+0x70>
 800a630:	0800b2af 	.word	0x0800b2af
 800a634:	0800b320 	.word	0x0800b320

0800a638 <_calloc_r>:
 800a638:	b513      	push	{r0, r1, r4, lr}
 800a63a:	434a      	muls	r2, r1
 800a63c:	4611      	mov	r1, r2
 800a63e:	9201      	str	r2, [sp, #4]
 800a640:	f000 f85a 	bl	800a6f8 <_malloc_r>
 800a644:	4604      	mov	r4, r0
 800a646:	b118      	cbz	r0, 800a650 <_calloc_r+0x18>
 800a648:	9a01      	ldr	r2, [sp, #4]
 800a64a:	2100      	movs	r1, #0
 800a64c:	f7fe f86e 	bl	800872c <memset>
 800a650:	4620      	mov	r0, r4
 800a652:	b002      	add	sp, #8
 800a654:	bd10      	pop	{r4, pc}
	...

0800a658 <_free_r>:
 800a658:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a65a:	2900      	cmp	r1, #0
 800a65c:	d048      	beq.n	800a6f0 <_free_r+0x98>
 800a65e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a662:	9001      	str	r0, [sp, #4]
 800a664:	2b00      	cmp	r3, #0
 800a666:	f1a1 0404 	sub.w	r4, r1, #4
 800a66a:	bfb8      	it	lt
 800a66c:	18e4      	addlt	r4, r4, r3
 800a66e:	f000 fca7 	bl	800afc0 <__malloc_lock>
 800a672:	4a20      	ldr	r2, [pc, #128]	; (800a6f4 <_free_r+0x9c>)
 800a674:	9801      	ldr	r0, [sp, #4]
 800a676:	6813      	ldr	r3, [r2, #0]
 800a678:	4615      	mov	r5, r2
 800a67a:	b933      	cbnz	r3, 800a68a <_free_r+0x32>
 800a67c:	6063      	str	r3, [r4, #4]
 800a67e:	6014      	str	r4, [r2, #0]
 800a680:	b003      	add	sp, #12
 800a682:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a686:	f000 bca1 	b.w	800afcc <__malloc_unlock>
 800a68a:	42a3      	cmp	r3, r4
 800a68c:	d90b      	bls.n	800a6a6 <_free_r+0x4e>
 800a68e:	6821      	ldr	r1, [r4, #0]
 800a690:	1862      	adds	r2, r4, r1
 800a692:	4293      	cmp	r3, r2
 800a694:	bf04      	itt	eq
 800a696:	681a      	ldreq	r2, [r3, #0]
 800a698:	685b      	ldreq	r3, [r3, #4]
 800a69a:	6063      	str	r3, [r4, #4]
 800a69c:	bf04      	itt	eq
 800a69e:	1852      	addeq	r2, r2, r1
 800a6a0:	6022      	streq	r2, [r4, #0]
 800a6a2:	602c      	str	r4, [r5, #0]
 800a6a4:	e7ec      	b.n	800a680 <_free_r+0x28>
 800a6a6:	461a      	mov	r2, r3
 800a6a8:	685b      	ldr	r3, [r3, #4]
 800a6aa:	b10b      	cbz	r3, 800a6b0 <_free_r+0x58>
 800a6ac:	42a3      	cmp	r3, r4
 800a6ae:	d9fa      	bls.n	800a6a6 <_free_r+0x4e>
 800a6b0:	6811      	ldr	r1, [r2, #0]
 800a6b2:	1855      	adds	r5, r2, r1
 800a6b4:	42a5      	cmp	r5, r4
 800a6b6:	d10b      	bne.n	800a6d0 <_free_r+0x78>
 800a6b8:	6824      	ldr	r4, [r4, #0]
 800a6ba:	4421      	add	r1, r4
 800a6bc:	1854      	adds	r4, r2, r1
 800a6be:	42a3      	cmp	r3, r4
 800a6c0:	6011      	str	r1, [r2, #0]
 800a6c2:	d1dd      	bne.n	800a680 <_free_r+0x28>
 800a6c4:	681c      	ldr	r4, [r3, #0]
 800a6c6:	685b      	ldr	r3, [r3, #4]
 800a6c8:	6053      	str	r3, [r2, #4]
 800a6ca:	4421      	add	r1, r4
 800a6cc:	6011      	str	r1, [r2, #0]
 800a6ce:	e7d7      	b.n	800a680 <_free_r+0x28>
 800a6d0:	d902      	bls.n	800a6d8 <_free_r+0x80>
 800a6d2:	230c      	movs	r3, #12
 800a6d4:	6003      	str	r3, [r0, #0]
 800a6d6:	e7d3      	b.n	800a680 <_free_r+0x28>
 800a6d8:	6825      	ldr	r5, [r4, #0]
 800a6da:	1961      	adds	r1, r4, r5
 800a6dc:	428b      	cmp	r3, r1
 800a6de:	bf04      	itt	eq
 800a6e0:	6819      	ldreq	r1, [r3, #0]
 800a6e2:	685b      	ldreq	r3, [r3, #4]
 800a6e4:	6063      	str	r3, [r4, #4]
 800a6e6:	bf04      	itt	eq
 800a6e8:	1949      	addeq	r1, r1, r5
 800a6ea:	6021      	streq	r1, [r4, #0]
 800a6ec:	6054      	str	r4, [r2, #4]
 800a6ee:	e7c7      	b.n	800a680 <_free_r+0x28>
 800a6f0:	b003      	add	sp, #12
 800a6f2:	bd30      	pop	{r4, r5, pc}
 800a6f4:	20001adc 	.word	0x20001adc

0800a6f8 <_malloc_r>:
 800a6f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6fa:	1ccd      	adds	r5, r1, #3
 800a6fc:	f025 0503 	bic.w	r5, r5, #3
 800a700:	3508      	adds	r5, #8
 800a702:	2d0c      	cmp	r5, #12
 800a704:	bf38      	it	cc
 800a706:	250c      	movcc	r5, #12
 800a708:	2d00      	cmp	r5, #0
 800a70a:	4606      	mov	r6, r0
 800a70c:	db01      	blt.n	800a712 <_malloc_r+0x1a>
 800a70e:	42a9      	cmp	r1, r5
 800a710:	d903      	bls.n	800a71a <_malloc_r+0x22>
 800a712:	230c      	movs	r3, #12
 800a714:	6033      	str	r3, [r6, #0]
 800a716:	2000      	movs	r0, #0
 800a718:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a71a:	f000 fc51 	bl	800afc0 <__malloc_lock>
 800a71e:	4921      	ldr	r1, [pc, #132]	; (800a7a4 <_malloc_r+0xac>)
 800a720:	680a      	ldr	r2, [r1, #0]
 800a722:	4614      	mov	r4, r2
 800a724:	b99c      	cbnz	r4, 800a74e <_malloc_r+0x56>
 800a726:	4f20      	ldr	r7, [pc, #128]	; (800a7a8 <_malloc_r+0xb0>)
 800a728:	683b      	ldr	r3, [r7, #0]
 800a72a:	b923      	cbnz	r3, 800a736 <_malloc_r+0x3e>
 800a72c:	4621      	mov	r1, r4
 800a72e:	4630      	mov	r0, r6
 800a730:	f000 f996 	bl	800aa60 <_sbrk_r>
 800a734:	6038      	str	r0, [r7, #0]
 800a736:	4629      	mov	r1, r5
 800a738:	4630      	mov	r0, r6
 800a73a:	f000 f991 	bl	800aa60 <_sbrk_r>
 800a73e:	1c43      	adds	r3, r0, #1
 800a740:	d123      	bne.n	800a78a <_malloc_r+0x92>
 800a742:	230c      	movs	r3, #12
 800a744:	6033      	str	r3, [r6, #0]
 800a746:	4630      	mov	r0, r6
 800a748:	f000 fc40 	bl	800afcc <__malloc_unlock>
 800a74c:	e7e3      	b.n	800a716 <_malloc_r+0x1e>
 800a74e:	6823      	ldr	r3, [r4, #0]
 800a750:	1b5b      	subs	r3, r3, r5
 800a752:	d417      	bmi.n	800a784 <_malloc_r+0x8c>
 800a754:	2b0b      	cmp	r3, #11
 800a756:	d903      	bls.n	800a760 <_malloc_r+0x68>
 800a758:	6023      	str	r3, [r4, #0]
 800a75a:	441c      	add	r4, r3
 800a75c:	6025      	str	r5, [r4, #0]
 800a75e:	e004      	b.n	800a76a <_malloc_r+0x72>
 800a760:	6863      	ldr	r3, [r4, #4]
 800a762:	42a2      	cmp	r2, r4
 800a764:	bf0c      	ite	eq
 800a766:	600b      	streq	r3, [r1, #0]
 800a768:	6053      	strne	r3, [r2, #4]
 800a76a:	4630      	mov	r0, r6
 800a76c:	f000 fc2e 	bl	800afcc <__malloc_unlock>
 800a770:	f104 000b 	add.w	r0, r4, #11
 800a774:	1d23      	adds	r3, r4, #4
 800a776:	f020 0007 	bic.w	r0, r0, #7
 800a77a:	1ac2      	subs	r2, r0, r3
 800a77c:	d0cc      	beq.n	800a718 <_malloc_r+0x20>
 800a77e:	1a1b      	subs	r3, r3, r0
 800a780:	50a3      	str	r3, [r4, r2]
 800a782:	e7c9      	b.n	800a718 <_malloc_r+0x20>
 800a784:	4622      	mov	r2, r4
 800a786:	6864      	ldr	r4, [r4, #4]
 800a788:	e7cc      	b.n	800a724 <_malloc_r+0x2c>
 800a78a:	1cc4      	adds	r4, r0, #3
 800a78c:	f024 0403 	bic.w	r4, r4, #3
 800a790:	42a0      	cmp	r0, r4
 800a792:	d0e3      	beq.n	800a75c <_malloc_r+0x64>
 800a794:	1a21      	subs	r1, r4, r0
 800a796:	4630      	mov	r0, r6
 800a798:	f000 f962 	bl	800aa60 <_sbrk_r>
 800a79c:	3001      	adds	r0, #1
 800a79e:	d1dd      	bne.n	800a75c <_malloc_r+0x64>
 800a7a0:	e7cf      	b.n	800a742 <_malloc_r+0x4a>
 800a7a2:	bf00      	nop
 800a7a4:	20001adc 	.word	0x20001adc
 800a7a8:	20001ae0 	.word	0x20001ae0

0800a7ac <__sfputc_r>:
 800a7ac:	6893      	ldr	r3, [r2, #8]
 800a7ae:	3b01      	subs	r3, #1
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	b410      	push	{r4}
 800a7b4:	6093      	str	r3, [r2, #8]
 800a7b6:	da08      	bge.n	800a7ca <__sfputc_r+0x1e>
 800a7b8:	6994      	ldr	r4, [r2, #24]
 800a7ba:	42a3      	cmp	r3, r4
 800a7bc:	db01      	blt.n	800a7c2 <__sfputc_r+0x16>
 800a7be:	290a      	cmp	r1, #10
 800a7c0:	d103      	bne.n	800a7ca <__sfputc_r+0x1e>
 800a7c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a7c6:	f000 b99f 	b.w	800ab08 <__swbuf_r>
 800a7ca:	6813      	ldr	r3, [r2, #0]
 800a7cc:	1c58      	adds	r0, r3, #1
 800a7ce:	6010      	str	r0, [r2, #0]
 800a7d0:	7019      	strb	r1, [r3, #0]
 800a7d2:	4608      	mov	r0, r1
 800a7d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a7d8:	4770      	bx	lr

0800a7da <__sfputs_r>:
 800a7da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7dc:	4606      	mov	r6, r0
 800a7de:	460f      	mov	r7, r1
 800a7e0:	4614      	mov	r4, r2
 800a7e2:	18d5      	adds	r5, r2, r3
 800a7e4:	42ac      	cmp	r4, r5
 800a7e6:	d101      	bne.n	800a7ec <__sfputs_r+0x12>
 800a7e8:	2000      	movs	r0, #0
 800a7ea:	e007      	b.n	800a7fc <__sfputs_r+0x22>
 800a7ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7f0:	463a      	mov	r2, r7
 800a7f2:	4630      	mov	r0, r6
 800a7f4:	f7ff ffda 	bl	800a7ac <__sfputc_r>
 800a7f8:	1c43      	adds	r3, r0, #1
 800a7fa:	d1f3      	bne.n	800a7e4 <__sfputs_r+0xa>
 800a7fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a800 <_vfiprintf_r>:
 800a800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a804:	460d      	mov	r5, r1
 800a806:	b09d      	sub	sp, #116	; 0x74
 800a808:	4614      	mov	r4, r2
 800a80a:	4698      	mov	r8, r3
 800a80c:	4606      	mov	r6, r0
 800a80e:	b118      	cbz	r0, 800a818 <_vfiprintf_r+0x18>
 800a810:	6983      	ldr	r3, [r0, #24]
 800a812:	b90b      	cbnz	r3, 800a818 <_vfiprintf_r+0x18>
 800a814:	f7ff fae4 	bl	8009de0 <__sinit>
 800a818:	4b89      	ldr	r3, [pc, #548]	; (800aa40 <_vfiprintf_r+0x240>)
 800a81a:	429d      	cmp	r5, r3
 800a81c:	d11b      	bne.n	800a856 <_vfiprintf_r+0x56>
 800a81e:	6875      	ldr	r5, [r6, #4]
 800a820:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a822:	07d9      	lsls	r1, r3, #31
 800a824:	d405      	bmi.n	800a832 <_vfiprintf_r+0x32>
 800a826:	89ab      	ldrh	r3, [r5, #12]
 800a828:	059a      	lsls	r2, r3, #22
 800a82a:	d402      	bmi.n	800a832 <_vfiprintf_r+0x32>
 800a82c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a82e:	f7ff fb7a 	bl	8009f26 <__retarget_lock_acquire_recursive>
 800a832:	89ab      	ldrh	r3, [r5, #12]
 800a834:	071b      	lsls	r3, r3, #28
 800a836:	d501      	bpl.n	800a83c <_vfiprintf_r+0x3c>
 800a838:	692b      	ldr	r3, [r5, #16]
 800a83a:	b9eb      	cbnz	r3, 800a878 <_vfiprintf_r+0x78>
 800a83c:	4629      	mov	r1, r5
 800a83e:	4630      	mov	r0, r6
 800a840:	f000 f9c6 	bl	800abd0 <__swsetup_r>
 800a844:	b1c0      	cbz	r0, 800a878 <_vfiprintf_r+0x78>
 800a846:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a848:	07dc      	lsls	r4, r3, #31
 800a84a:	d50e      	bpl.n	800a86a <_vfiprintf_r+0x6a>
 800a84c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a850:	b01d      	add	sp, #116	; 0x74
 800a852:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a856:	4b7b      	ldr	r3, [pc, #492]	; (800aa44 <_vfiprintf_r+0x244>)
 800a858:	429d      	cmp	r5, r3
 800a85a:	d101      	bne.n	800a860 <_vfiprintf_r+0x60>
 800a85c:	68b5      	ldr	r5, [r6, #8]
 800a85e:	e7df      	b.n	800a820 <_vfiprintf_r+0x20>
 800a860:	4b79      	ldr	r3, [pc, #484]	; (800aa48 <_vfiprintf_r+0x248>)
 800a862:	429d      	cmp	r5, r3
 800a864:	bf08      	it	eq
 800a866:	68f5      	ldreq	r5, [r6, #12]
 800a868:	e7da      	b.n	800a820 <_vfiprintf_r+0x20>
 800a86a:	89ab      	ldrh	r3, [r5, #12]
 800a86c:	0598      	lsls	r0, r3, #22
 800a86e:	d4ed      	bmi.n	800a84c <_vfiprintf_r+0x4c>
 800a870:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a872:	f7ff fb59 	bl	8009f28 <__retarget_lock_release_recursive>
 800a876:	e7e9      	b.n	800a84c <_vfiprintf_r+0x4c>
 800a878:	2300      	movs	r3, #0
 800a87a:	9309      	str	r3, [sp, #36]	; 0x24
 800a87c:	2320      	movs	r3, #32
 800a87e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a882:	f8cd 800c 	str.w	r8, [sp, #12]
 800a886:	2330      	movs	r3, #48	; 0x30
 800a888:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800aa4c <_vfiprintf_r+0x24c>
 800a88c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a890:	f04f 0901 	mov.w	r9, #1
 800a894:	4623      	mov	r3, r4
 800a896:	469a      	mov	sl, r3
 800a898:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a89c:	b10a      	cbz	r2, 800a8a2 <_vfiprintf_r+0xa2>
 800a89e:	2a25      	cmp	r2, #37	; 0x25
 800a8a0:	d1f9      	bne.n	800a896 <_vfiprintf_r+0x96>
 800a8a2:	ebba 0b04 	subs.w	fp, sl, r4
 800a8a6:	d00b      	beq.n	800a8c0 <_vfiprintf_r+0xc0>
 800a8a8:	465b      	mov	r3, fp
 800a8aa:	4622      	mov	r2, r4
 800a8ac:	4629      	mov	r1, r5
 800a8ae:	4630      	mov	r0, r6
 800a8b0:	f7ff ff93 	bl	800a7da <__sfputs_r>
 800a8b4:	3001      	adds	r0, #1
 800a8b6:	f000 80aa 	beq.w	800aa0e <_vfiprintf_r+0x20e>
 800a8ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a8bc:	445a      	add	r2, fp
 800a8be:	9209      	str	r2, [sp, #36]	; 0x24
 800a8c0:	f89a 3000 	ldrb.w	r3, [sl]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	f000 80a2 	beq.w	800aa0e <_vfiprintf_r+0x20e>
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a8d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a8d4:	f10a 0a01 	add.w	sl, sl, #1
 800a8d8:	9304      	str	r3, [sp, #16]
 800a8da:	9307      	str	r3, [sp, #28]
 800a8dc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a8e0:	931a      	str	r3, [sp, #104]	; 0x68
 800a8e2:	4654      	mov	r4, sl
 800a8e4:	2205      	movs	r2, #5
 800a8e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8ea:	4858      	ldr	r0, [pc, #352]	; (800aa4c <_vfiprintf_r+0x24c>)
 800a8ec:	f7f5 fc78 	bl	80001e0 <memchr>
 800a8f0:	9a04      	ldr	r2, [sp, #16]
 800a8f2:	b9d8      	cbnz	r0, 800a92c <_vfiprintf_r+0x12c>
 800a8f4:	06d1      	lsls	r1, r2, #27
 800a8f6:	bf44      	itt	mi
 800a8f8:	2320      	movmi	r3, #32
 800a8fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a8fe:	0713      	lsls	r3, r2, #28
 800a900:	bf44      	itt	mi
 800a902:	232b      	movmi	r3, #43	; 0x2b
 800a904:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a908:	f89a 3000 	ldrb.w	r3, [sl]
 800a90c:	2b2a      	cmp	r3, #42	; 0x2a
 800a90e:	d015      	beq.n	800a93c <_vfiprintf_r+0x13c>
 800a910:	9a07      	ldr	r2, [sp, #28]
 800a912:	4654      	mov	r4, sl
 800a914:	2000      	movs	r0, #0
 800a916:	f04f 0c0a 	mov.w	ip, #10
 800a91a:	4621      	mov	r1, r4
 800a91c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a920:	3b30      	subs	r3, #48	; 0x30
 800a922:	2b09      	cmp	r3, #9
 800a924:	d94e      	bls.n	800a9c4 <_vfiprintf_r+0x1c4>
 800a926:	b1b0      	cbz	r0, 800a956 <_vfiprintf_r+0x156>
 800a928:	9207      	str	r2, [sp, #28]
 800a92a:	e014      	b.n	800a956 <_vfiprintf_r+0x156>
 800a92c:	eba0 0308 	sub.w	r3, r0, r8
 800a930:	fa09 f303 	lsl.w	r3, r9, r3
 800a934:	4313      	orrs	r3, r2
 800a936:	9304      	str	r3, [sp, #16]
 800a938:	46a2      	mov	sl, r4
 800a93a:	e7d2      	b.n	800a8e2 <_vfiprintf_r+0xe2>
 800a93c:	9b03      	ldr	r3, [sp, #12]
 800a93e:	1d19      	adds	r1, r3, #4
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	9103      	str	r1, [sp, #12]
 800a944:	2b00      	cmp	r3, #0
 800a946:	bfbb      	ittet	lt
 800a948:	425b      	neglt	r3, r3
 800a94a:	f042 0202 	orrlt.w	r2, r2, #2
 800a94e:	9307      	strge	r3, [sp, #28]
 800a950:	9307      	strlt	r3, [sp, #28]
 800a952:	bfb8      	it	lt
 800a954:	9204      	strlt	r2, [sp, #16]
 800a956:	7823      	ldrb	r3, [r4, #0]
 800a958:	2b2e      	cmp	r3, #46	; 0x2e
 800a95a:	d10c      	bne.n	800a976 <_vfiprintf_r+0x176>
 800a95c:	7863      	ldrb	r3, [r4, #1]
 800a95e:	2b2a      	cmp	r3, #42	; 0x2a
 800a960:	d135      	bne.n	800a9ce <_vfiprintf_r+0x1ce>
 800a962:	9b03      	ldr	r3, [sp, #12]
 800a964:	1d1a      	adds	r2, r3, #4
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	9203      	str	r2, [sp, #12]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	bfb8      	it	lt
 800a96e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a972:	3402      	adds	r4, #2
 800a974:	9305      	str	r3, [sp, #20]
 800a976:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800aa5c <_vfiprintf_r+0x25c>
 800a97a:	7821      	ldrb	r1, [r4, #0]
 800a97c:	2203      	movs	r2, #3
 800a97e:	4650      	mov	r0, sl
 800a980:	f7f5 fc2e 	bl	80001e0 <memchr>
 800a984:	b140      	cbz	r0, 800a998 <_vfiprintf_r+0x198>
 800a986:	2340      	movs	r3, #64	; 0x40
 800a988:	eba0 000a 	sub.w	r0, r0, sl
 800a98c:	fa03 f000 	lsl.w	r0, r3, r0
 800a990:	9b04      	ldr	r3, [sp, #16]
 800a992:	4303      	orrs	r3, r0
 800a994:	3401      	adds	r4, #1
 800a996:	9304      	str	r3, [sp, #16]
 800a998:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a99c:	482c      	ldr	r0, [pc, #176]	; (800aa50 <_vfiprintf_r+0x250>)
 800a99e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a9a2:	2206      	movs	r2, #6
 800a9a4:	f7f5 fc1c 	bl	80001e0 <memchr>
 800a9a8:	2800      	cmp	r0, #0
 800a9aa:	d03f      	beq.n	800aa2c <_vfiprintf_r+0x22c>
 800a9ac:	4b29      	ldr	r3, [pc, #164]	; (800aa54 <_vfiprintf_r+0x254>)
 800a9ae:	bb1b      	cbnz	r3, 800a9f8 <_vfiprintf_r+0x1f8>
 800a9b0:	9b03      	ldr	r3, [sp, #12]
 800a9b2:	3307      	adds	r3, #7
 800a9b4:	f023 0307 	bic.w	r3, r3, #7
 800a9b8:	3308      	adds	r3, #8
 800a9ba:	9303      	str	r3, [sp, #12]
 800a9bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9be:	443b      	add	r3, r7
 800a9c0:	9309      	str	r3, [sp, #36]	; 0x24
 800a9c2:	e767      	b.n	800a894 <_vfiprintf_r+0x94>
 800a9c4:	fb0c 3202 	mla	r2, ip, r2, r3
 800a9c8:	460c      	mov	r4, r1
 800a9ca:	2001      	movs	r0, #1
 800a9cc:	e7a5      	b.n	800a91a <_vfiprintf_r+0x11a>
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	3401      	adds	r4, #1
 800a9d2:	9305      	str	r3, [sp, #20]
 800a9d4:	4619      	mov	r1, r3
 800a9d6:	f04f 0c0a 	mov.w	ip, #10
 800a9da:	4620      	mov	r0, r4
 800a9dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a9e0:	3a30      	subs	r2, #48	; 0x30
 800a9e2:	2a09      	cmp	r2, #9
 800a9e4:	d903      	bls.n	800a9ee <_vfiprintf_r+0x1ee>
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d0c5      	beq.n	800a976 <_vfiprintf_r+0x176>
 800a9ea:	9105      	str	r1, [sp, #20]
 800a9ec:	e7c3      	b.n	800a976 <_vfiprintf_r+0x176>
 800a9ee:	fb0c 2101 	mla	r1, ip, r1, r2
 800a9f2:	4604      	mov	r4, r0
 800a9f4:	2301      	movs	r3, #1
 800a9f6:	e7f0      	b.n	800a9da <_vfiprintf_r+0x1da>
 800a9f8:	ab03      	add	r3, sp, #12
 800a9fa:	9300      	str	r3, [sp, #0]
 800a9fc:	462a      	mov	r2, r5
 800a9fe:	4b16      	ldr	r3, [pc, #88]	; (800aa58 <_vfiprintf_r+0x258>)
 800aa00:	a904      	add	r1, sp, #16
 800aa02:	4630      	mov	r0, r6
 800aa04:	f7fd ff3a 	bl	800887c <_printf_float>
 800aa08:	4607      	mov	r7, r0
 800aa0a:	1c78      	adds	r0, r7, #1
 800aa0c:	d1d6      	bne.n	800a9bc <_vfiprintf_r+0x1bc>
 800aa0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aa10:	07d9      	lsls	r1, r3, #31
 800aa12:	d405      	bmi.n	800aa20 <_vfiprintf_r+0x220>
 800aa14:	89ab      	ldrh	r3, [r5, #12]
 800aa16:	059a      	lsls	r2, r3, #22
 800aa18:	d402      	bmi.n	800aa20 <_vfiprintf_r+0x220>
 800aa1a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aa1c:	f7ff fa84 	bl	8009f28 <__retarget_lock_release_recursive>
 800aa20:	89ab      	ldrh	r3, [r5, #12]
 800aa22:	065b      	lsls	r3, r3, #25
 800aa24:	f53f af12 	bmi.w	800a84c <_vfiprintf_r+0x4c>
 800aa28:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aa2a:	e711      	b.n	800a850 <_vfiprintf_r+0x50>
 800aa2c:	ab03      	add	r3, sp, #12
 800aa2e:	9300      	str	r3, [sp, #0]
 800aa30:	462a      	mov	r2, r5
 800aa32:	4b09      	ldr	r3, [pc, #36]	; (800aa58 <_vfiprintf_r+0x258>)
 800aa34:	a904      	add	r1, sp, #16
 800aa36:	4630      	mov	r0, r6
 800aa38:	f7fe f9c4 	bl	8008dc4 <_printf_i>
 800aa3c:	e7e4      	b.n	800aa08 <_vfiprintf_r+0x208>
 800aa3e:	bf00      	nop
 800aa40:	0800b2e0 	.word	0x0800b2e0
 800aa44:	0800b300 	.word	0x0800b300
 800aa48:	0800b2c0 	.word	0x0800b2c0
 800aa4c:	0800b47c 	.word	0x0800b47c
 800aa50:	0800b486 	.word	0x0800b486
 800aa54:	0800887d 	.word	0x0800887d
 800aa58:	0800a7db 	.word	0x0800a7db
 800aa5c:	0800b482 	.word	0x0800b482

0800aa60 <_sbrk_r>:
 800aa60:	b538      	push	{r3, r4, r5, lr}
 800aa62:	4d06      	ldr	r5, [pc, #24]	; (800aa7c <_sbrk_r+0x1c>)
 800aa64:	2300      	movs	r3, #0
 800aa66:	4604      	mov	r4, r0
 800aa68:	4608      	mov	r0, r1
 800aa6a:	602b      	str	r3, [r5, #0]
 800aa6c:	f7f6 ff56 	bl	800191c <_sbrk>
 800aa70:	1c43      	adds	r3, r0, #1
 800aa72:	d102      	bne.n	800aa7a <_sbrk_r+0x1a>
 800aa74:	682b      	ldr	r3, [r5, #0]
 800aa76:	b103      	cbz	r3, 800aa7a <_sbrk_r+0x1a>
 800aa78:	6023      	str	r3, [r4, #0]
 800aa7a:	bd38      	pop	{r3, r4, r5, pc}
 800aa7c:	20001ca8 	.word	0x20001ca8

0800aa80 <__sread>:
 800aa80:	b510      	push	{r4, lr}
 800aa82:	460c      	mov	r4, r1
 800aa84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa88:	f000 faa6 	bl	800afd8 <_read_r>
 800aa8c:	2800      	cmp	r0, #0
 800aa8e:	bfab      	itete	ge
 800aa90:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800aa92:	89a3      	ldrhlt	r3, [r4, #12]
 800aa94:	181b      	addge	r3, r3, r0
 800aa96:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800aa9a:	bfac      	ite	ge
 800aa9c:	6563      	strge	r3, [r4, #84]	; 0x54
 800aa9e:	81a3      	strhlt	r3, [r4, #12]
 800aaa0:	bd10      	pop	{r4, pc}

0800aaa2 <__swrite>:
 800aaa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aaa6:	461f      	mov	r7, r3
 800aaa8:	898b      	ldrh	r3, [r1, #12]
 800aaaa:	05db      	lsls	r3, r3, #23
 800aaac:	4605      	mov	r5, r0
 800aaae:	460c      	mov	r4, r1
 800aab0:	4616      	mov	r6, r2
 800aab2:	d505      	bpl.n	800aac0 <__swrite+0x1e>
 800aab4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aab8:	2302      	movs	r3, #2
 800aaba:	2200      	movs	r2, #0
 800aabc:	f000 f9f8 	bl	800aeb0 <_lseek_r>
 800aac0:	89a3      	ldrh	r3, [r4, #12]
 800aac2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aac6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800aaca:	81a3      	strh	r3, [r4, #12]
 800aacc:	4632      	mov	r2, r6
 800aace:	463b      	mov	r3, r7
 800aad0:	4628      	mov	r0, r5
 800aad2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aad6:	f000 b869 	b.w	800abac <_write_r>

0800aada <__sseek>:
 800aada:	b510      	push	{r4, lr}
 800aadc:	460c      	mov	r4, r1
 800aade:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aae2:	f000 f9e5 	bl	800aeb0 <_lseek_r>
 800aae6:	1c43      	adds	r3, r0, #1
 800aae8:	89a3      	ldrh	r3, [r4, #12]
 800aaea:	bf15      	itete	ne
 800aaec:	6560      	strne	r0, [r4, #84]	; 0x54
 800aaee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800aaf2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800aaf6:	81a3      	strheq	r3, [r4, #12]
 800aaf8:	bf18      	it	ne
 800aafa:	81a3      	strhne	r3, [r4, #12]
 800aafc:	bd10      	pop	{r4, pc}

0800aafe <__sclose>:
 800aafe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab02:	f000 b8f1 	b.w	800ace8 <_close_r>
	...

0800ab08 <__swbuf_r>:
 800ab08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab0a:	460e      	mov	r6, r1
 800ab0c:	4614      	mov	r4, r2
 800ab0e:	4605      	mov	r5, r0
 800ab10:	b118      	cbz	r0, 800ab1a <__swbuf_r+0x12>
 800ab12:	6983      	ldr	r3, [r0, #24]
 800ab14:	b90b      	cbnz	r3, 800ab1a <__swbuf_r+0x12>
 800ab16:	f7ff f963 	bl	8009de0 <__sinit>
 800ab1a:	4b21      	ldr	r3, [pc, #132]	; (800aba0 <__swbuf_r+0x98>)
 800ab1c:	429c      	cmp	r4, r3
 800ab1e:	d12b      	bne.n	800ab78 <__swbuf_r+0x70>
 800ab20:	686c      	ldr	r4, [r5, #4]
 800ab22:	69a3      	ldr	r3, [r4, #24]
 800ab24:	60a3      	str	r3, [r4, #8]
 800ab26:	89a3      	ldrh	r3, [r4, #12]
 800ab28:	071a      	lsls	r2, r3, #28
 800ab2a:	d52f      	bpl.n	800ab8c <__swbuf_r+0x84>
 800ab2c:	6923      	ldr	r3, [r4, #16]
 800ab2e:	b36b      	cbz	r3, 800ab8c <__swbuf_r+0x84>
 800ab30:	6923      	ldr	r3, [r4, #16]
 800ab32:	6820      	ldr	r0, [r4, #0]
 800ab34:	1ac0      	subs	r0, r0, r3
 800ab36:	6963      	ldr	r3, [r4, #20]
 800ab38:	b2f6      	uxtb	r6, r6
 800ab3a:	4283      	cmp	r3, r0
 800ab3c:	4637      	mov	r7, r6
 800ab3e:	dc04      	bgt.n	800ab4a <__swbuf_r+0x42>
 800ab40:	4621      	mov	r1, r4
 800ab42:	4628      	mov	r0, r5
 800ab44:	f000 f966 	bl	800ae14 <_fflush_r>
 800ab48:	bb30      	cbnz	r0, 800ab98 <__swbuf_r+0x90>
 800ab4a:	68a3      	ldr	r3, [r4, #8]
 800ab4c:	3b01      	subs	r3, #1
 800ab4e:	60a3      	str	r3, [r4, #8]
 800ab50:	6823      	ldr	r3, [r4, #0]
 800ab52:	1c5a      	adds	r2, r3, #1
 800ab54:	6022      	str	r2, [r4, #0]
 800ab56:	701e      	strb	r6, [r3, #0]
 800ab58:	6963      	ldr	r3, [r4, #20]
 800ab5a:	3001      	adds	r0, #1
 800ab5c:	4283      	cmp	r3, r0
 800ab5e:	d004      	beq.n	800ab6a <__swbuf_r+0x62>
 800ab60:	89a3      	ldrh	r3, [r4, #12]
 800ab62:	07db      	lsls	r3, r3, #31
 800ab64:	d506      	bpl.n	800ab74 <__swbuf_r+0x6c>
 800ab66:	2e0a      	cmp	r6, #10
 800ab68:	d104      	bne.n	800ab74 <__swbuf_r+0x6c>
 800ab6a:	4621      	mov	r1, r4
 800ab6c:	4628      	mov	r0, r5
 800ab6e:	f000 f951 	bl	800ae14 <_fflush_r>
 800ab72:	b988      	cbnz	r0, 800ab98 <__swbuf_r+0x90>
 800ab74:	4638      	mov	r0, r7
 800ab76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab78:	4b0a      	ldr	r3, [pc, #40]	; (800aba4 <__swbuf_r+0x9c>)
 800ab7a:	429c      	cmp	r4, r3
 800ab7c:	d101      	bne.n	800ab82 <__swbuf_r+0x7a>
 800ab7e:	68ac      	ldr	r4, [r5, #8]
 800ab80:	e7cf      	b.n	800ab22 <__swbuf_r+0x1a>
 800ab82:	4b09      	ldr	r3, [pc, #36]	; (800aba8 <__swbuf_r+0xa0>)
 800ab84:	429c      	cmp	r4, r3
 800ab86:	bf08      	it	eq
 800ab88:	68ec      	ldreq	r4, [r5, #12]
 800ab8a:	e7ca      	b.n	800ab22 <__swbuf_r+0x1a>
 800ab8c:	4621      	mov	r1, r4
 800ab8e:	4628      	mov	r0, r5
 800ab90:	f000 f81e 	bl	800abd0 <__swsetup_r>
 800ab94:	2800      	cmp	r0, #0
 800ab96:	d0cb      	beq.n	800ab30 <__swbuf_r+0x28>
 800ab98:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800ab9c:	e7ea      	b.n	800ab74 <__swbuf_r+0x6c>
 800ab9e:	bf00      	nop
 800aba0:	0800b2e0 	.word	0x0800b2e0
 800aba4:	0800b300 	.word	0x0800b300
 800aba8:	0800b2c0 	.word	0x0800b2c0

0800abac <_write_r>:
 800abac:	b538      	push	{r3, r4, r5, lr}
 800abae:	4d07      	ldr	r5, [pc, #28]	; (800abcc <_write_r+0x20>)
 800abb0:	4604      	mov	r4, r0
 800abb2:	4608      	mov	r0, r1
 800abb4:	4611      	mov	r1, r2
 800abb6:	2200      	movs	r2, #0
 800abb8:	602a      	str	r2, [r5, #0]
 800abba:	461a      	mov	r2, r3
 800abbc:	f7f6 fe5d 	bl	800187a <_write>
 800abc0:	1c43      	adds	r3, r0, #1
 800abc2:	d102      	bne.n	800abca <_write_r+0x1e>
 800abc4:	682b      	ldr	r3, [r5, #0]
 800abc6:	b103      	cbz	r3, 800abca <_write_r+0x1e>
 800abc8:	6023      	str	r3, [r4, #0]
 800abca:	bd38      	pop	{r3, r4, r5, pc}
 800abcc:	20001ca8 	.word	0x20001ca8

0800abd0 <__swsetup_r>:
 800abd0:	4b32      	ldr	r3, [pc, #200]	; (800ac9c <__swsetup_r+0xcc>)
 800abd2:	b570      	push	{r4, r5, r6, lr}
 800abd4:	681d      	ldr	r5, [r3, #0]
 800abd6:	4606      	mov	r6, r0
 800abd8:	460c      	mov	r4, r1
 800abda:	b125      	cbz	r5, 800abe6 <__swsetup_r+0x16>
 800abdc:	69ab      	ldr	r3, [r5, #24]
 800abde:	b913      	cbnz	r3, 800abe6 <__swsetup_r+0x16>
 800abe0:	4628      	mov	r0, r5
 800abe2:	f7ff f8fd 	bl	8009de0 <__sinit>
 800abe6:	4b2e      	ldr	r3, [pc, #184]	; (800aca0 <__swsetup_r+0xd0>)
 800abe8:	429c      	cmp	r4, r3
 800abea:	d10f      	bne.n	800ac0c <__swsetup_r+0x3c>
 800abec:	686c      	ldr	r4, [r5, #4]
 800abee:	89a3      	ldrh	r3, [r4, #12]
 800abf0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800abf4:	0719      	lsls	r1, r3, #28
 800abf6:	d42c      	bmi.n	800ac52 <__swsetup_r+0x82>
 800abf8:	06dd      	lsls	r5, r3, #27
 800abfa:	d411      	bmi.n	800ac20 <__swsetup_r+0x50>
 800abfc:	2309      	movs	r3, #9
 800abfe:	6033      	str	r3, [r6, #0]
 800ac00:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ac04:	81a3      	strh	r3, [r4, #12]
 800ac06:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ac0a:	e03e      	b.n	800ac8a <__swsetup_r+0xba>
 800ac0c:	4b25      	ldr	r3, [pc, #148]	; (800aca4 <__swsetup_r+0xd4>)
 800ac0e:	429c      	cmp	r4, r3
 800ac10:	d101      	bne.n	800ac16 <__swsetup_r+0x46>
 800ac12:	68ac      	ldr	r4, [r5, #8]
 800ac14:	e7eb      	b.n	800abee <__swsetup_r+0x1e>
 800ac16:	4b24      	ldr	r3, [pc, #144]	; (800aca8 <__swsetup_r+0xd8>)
 800ac18:	429c      	cmp	r4, r3
 800ac1a:	bf08      	it	eq
 800ac1c:	68ec      	ldreq	r4, [r5, #12]
 800ac1e:	e7e6      	b.n	800abee <__swsetup_r+0x1e>
 800ac20:	0758      	lsls	r0, r3, #29
 800ac22:	d512      	bpl.n	800ac4a <__swsetup_r+0x7a>
 800ac24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ac26:	b141      	cbz	r1, 800ac3a <__swsetup_r+0x6a>
 800ac28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ac2c:	4299      	cmp	r1, r3
 800ac2e:	d002      	beq.n	800ac36 <__swsetup_r+0x66>
 800ac30:	4630      	mov	r0, r6
 800ac32:	f7ff fd11 	bl	800a658 <_free_r>
 800ac36:	2300      	movs	r3, #0
 800ac38:	6363      	str	r3, [r4, #52]	; 0x34
 800ac3a:	89a3      	ldrh	r3, [r4, #12]
 800ac3c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ac40:	81a3      	strh	r3, [r4, #12]
 800ac42:	2300      	movs	r3, #0
 800ac44:	6063      	str	r3, [r4, #4]
 800ac46:	6923      	ldr	r3, [r4, #16]
 800ac48:	6023      	str	r3, [r4, #0]
 800ac4a:	89a3      	ldrh	r3, [r4, #12]
 800ac4c:	f043 0308 	orr.w	r3, r3, #8
 800ac50:	81a3      	strh	r3, [r4, #12]
 800ac52:	6923      	ldr	r3, [r4, #16]
 800ac54:	b94b      	cbnz	r3, 800ac6a <__swsetup_r+0x9a>
 800ac56:	89a3      	ldrh	r3, [r4, #12]
 800ac58:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ac5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ac60:	d003      	beq.n	800ac6a <__swsetup_r+0x9a>
 800ac62:	4621      	mov	r1, r4
 800ac64:	4630      	mov	r0, r6
 800ac66:	f000 f959 	bl	800af1c <__smakebuf_r>
 800ac6a:	89a0      	ldrh	r0, [r4, #12]
 800ac6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ac70:	f010 0301 	ands.w	r3, r0, #1
 800ac74:	d00a      	beq.n	800ac8c <__swsetup_r+0xbc>
 800ac76:	2300      	movs	r3, #0
 800ac78:	60a3      	str	r3, [r4, #8]
 800ac7a:	6963      	ldr	r3, [r4, #20]
 800ac7c:	425b      	negs	r3, r3
 800ac7e:	61a3      	str	r3, [r4, #24]
 800ac80:	6923      	ldr	r3, [r4, #16]
 800ac82:	b943      	cbnz	r3, 800ac96 <__swsetup_r+0xc6>
 800ac84:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ac88:	d1ba      	bne.n	800ac00 <__swsetup_r+0x30>
 800ac8a:	bd70      	pop	{r4, r5, r6, pc}
 800ac8c:	0781      	lsls	r1, r0, #30
 800ac8e:	bf58      	it	pl
 800ac90:	6963      	ldrpl	r3, [r4, #20]
 800ac92:	60a3      	str	r3, [r4, #8]
 800ac94:	e7f4      	b.n	800ac80 <__swsetup_r+0xb0>
 800ac96:	2000      	movs	r0, #0
 800ac98:	e7f7      	b.n	800ac8a <__swsetup_r+0xba>
 800ac9a:	bf00      	nop
 800ac9c:	20000010 	.word	0x20000010
 800aca0:	0800b2e0 	.word	0x0800b2e0
 800aca4:	0800b300 	.word	0x0800b300
 800aca8:	0800b2c0 	.word	0x0800b2c0

0800acac <__assert_func>:
 800acac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800acae:	4614      	mov	r4, r2
 800acb0:	461a      	mov	r2, r3
 800acb2:	4b09      	ldr	r3, [pc, #36]	; (800acd8 <__assert_func+0x2c>)
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	4605      	mov	r5, r0
 800acb8:	68d8      	ldr	r0, [r3, #12]
 800acba:	b14c      	cbz	r4, 800acd0 <__assert_func+0x24>
 800acbc:	4b07      	ldr	r3, [pc, #28]	; (800acdc <__assert_func+0x30>)
 800acbe:	9100      	str	r1, [sp, #0]
 800acc0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800acc4:	4906      	ldr	r1, [pc, #24]	; (800ace0 <__assert_func+0x34>)
 800acc6:	462b      	mov	r3, r5
 800acc8:	f000 f8e0 	bl	800ae8c <fiprintf>
 800accc:	f000 f9a3 	bl	800b016 <abort>
 800acd0:	4b04      	ldr	r3, [pc, #16]	; (800ace4 <__assert_func+0x38>)
 800acd2:	461c      	mov	r4, r3
 800acd4:	e7f3      	b.n	800acbe <__assert_func+0x12>
 800acd6:	bf00      	nop
 800acd8:	20000010 	.word	0x20000010
 800acdc:	0800b48d 	.word	0x0800b48d
 800ace0:	0800b49a 	.word	0x0800b49a
 800ace4:	0800b4c8 	.word	0x0800b4c8

0800ace8 <_close_r>:
 800ace8:	b538      	push	{r3, r4, r5, lr}
 800acea:	4d06      	ldr	r5, [pc, #24]	; (800ad04 <_close_r+0x1c>)
 800acec:	2300      	movs	r3, #0
 800acee:	4604      	mov	r4, r0
 800acf0:	4608      	mov	r0, r1
 800acf2:	602b      	str	r3, [r5, #0]
 800acf4:	f7f6 fddd 	bl	80018b2 <_close>
 800acf8:	1c43      	adds	r3, r0, #1
 800acfa:	d102      	bne.n	800ad02 <_close_r+0x1a>
 800acfc:	682b      	ldr	r3, [r5, #0]
 800acfe:	b103      	cbz	r3, 800ad02 <_close_r+0x1a>
 800ad00:	6023      	str	r3, [r4, #0]
 800ad02:	bd38      	pop	{r3, r4, r5, pc}
 800ad04:	20001ca8 	.word	0x20001ca8

0800ad08 <__sflush_r>:
 800ad08:	898a      	ldrh	r2, [r1, #12]
 800ad0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad0e:	4605      	mov	r5, r0
 800ad10:	0710      	lsls	r0, r2, #28
 800ad12:	460c      	mov	r4, r1
 800ad14:	d458      	bmi.n	800adc8 <__sflush_r+0xc0>
 800ad16:	684b      	ldr	r3, [r1, #4]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	dc05      	bgt.n	800ad28 <__sflush_r+0x20>
 800ad1c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	dc02      	bgt.n	800ad28 <__sflush_r+0x20>
 800ad22:	2000      	movs	r0, #0
 800ad24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ad2a:	2e00      	cmp	r6, #0
 800ad2c:	d0f9      	beq.n	800ad22 <__sflush_r+0x1a>
 800ad2e:	2300      	movs	r3, #0
 800ad30:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ad34:	682f      	ldr	r7, [r5, #0]
 800ad36:	602b      	str	r3, [r5, #0]
 800ad38:	d032      	beq.n	800ada0 <__sflush_r+0x98>
 800ad3a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ad3c:	89a3      	ldrh	r3, [r4, #12]
 800ad3e:	075a      	lsls	r2, r3, #29
 800ad40:	d505      	bpl.n	800ad4e <__sflush_r+0x46>
 800ad42:	6863      	ldr	r3, [r4, #4]
 800ad44:	1ac0      	subs	r0, r0, r3
 800ad46:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ad48:	b10b      	cbz	r3, 800ad4e <__sflush_r+0x46>
 800ad4a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ad4c:	1ac0      	subs	r0, r0, r3
 800ad4e:	2300      	movs	r3, #0
 800ad50:	4602      	mov	r2, r0
 800ad52:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ad54:	6a21      	ldr	r1, [r4, #32]
 800ad56:	4628      	mov	r0, r5
 800ad58:	47b0      	blx	r6
 800ad5a:	1c43      	adds	r3, r0, #1
 800ad5c:	89a3      	ldrh	r3, [r4, #12]
 800ad5e:	d106      	bne.n	800ad6e <__sflush_r+0x66>
 800ad60:	6829      	ldr	r1, [r5, #0]
 800ad62:	291d      	cmp	r1, #29
 800ad64:	d82c      	bhi.n	800adc0 <__sflush_r+0xb8>
 800ad66:	4a2a      	ldr	r2, [pc, #168]	; (800ae10 <__sflush_r+0x108>)
 800ad68:	40ca      	lsrs	r2, r1
 800ad6a:	07d6      	lsls	r6, r2, #31
 800ad6c:	d528      	bpl.n	800adc0 <__sflush_r+0xb8>
 800ad6e:	2200      	movs	r2, #0
 800ad70:	6062      	str	r2, [r4, #4]
 800ad72:	04d9      	lsls	r1, r3, #19
 800ad74:	6922      	ldr	r2, [r4, #16]
 800ad76:	6022      	str	r2, [r4, #0]
 800ad78:	d504      	bpl.n	800ad84 <__sflush_r+0x7c>
 800ad7a:	1c42      	adds	r2, r0, #1
 800ad7c:	d101      	bne.n	800ad82 <__sflush_r+0x7a>
 800ad7e:	682b      	ldr	r3, [r5, #0]
 800ad80:	b903      	cbnz	r3, 800ad84 <__sflush_r+0x7c>
 800ad82:	6560      	str	r0, [r4, #84]	; 0x54
 800ad84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ad86:	602f      	str	r7, [r5, #0]
 800ad88:	2900      	cmp	r1, #0
 800ad8a:	d0ca      	beq.n	800ad22 <__sflush_r+0x1a>
 800ad8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ad90:	4299      	cmp	r1, r3
 800ad92:	d002      	beq.n	800ad9a <__sflush_r+0x92>
 800ad94:	4628      	mov	r0, r5
 800ad96:	f7ff fc5f 	bl	800a658 <_free_r>
 800ad9a:	2000      	movs	r0, #0
 800ad9c:	6360      	str	r0, [r4, #52]	; 0x34
 800ad9e:	e7c1      	b.n	800ad24 <__sflush_r+0x1c>
 800ada0:	6a21      	ldr	r1, [r4, #32]
 800ada2:	2301      	movs	r3, #1
 800ada4:	4628      	mov	r0, r5
 800ada6:	47b0      	blx	r6
 800ada8:	1c41      	adds	r1, r0, #1
 800adaa:	d1c7      	bne.n	800ad3c <__sflush_r+0x34>
 800adac:	682b      	ldr	r3, [r5, #0]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d0c4      	beq.n	800ad3c <__sflush_r+0x34>
 800adb2:	2b1d      	cmp	r3, #29
 800adb4:	d001      	beq.n	800adba <__sflush_r+0xb2>
 800adb6:	2b16      	cmp	r3, #22
 800adb8:	d101      	bne.n	800adbe <__sflush_r+0xb6>
 800adba:	602f      	str	r7, [r5, #0]
 800adbc:	e7b1      	b.n	800ad22 <__sflush_r+0x1a>
 800adbe:	89a3      	ldrh	r3, [r4, #12]
 800adc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800adc4:	81a3      	strh	r3, [r4, #12]
 800adc6:	e7ad      	b.n	800ad24 <__sflush_r+0x1c>
 800adc8:	690f      	ldr	r7, [r1, #16]
 800adca:	2f00      	cmp	r7, #0
 800adcc:	d0a9      	beq.n	800ad22 <__sflush_r+0x1a>
 800adce:	0793      	lsls	r3, r2, #30
 800add0:	680e      	ldr	r6, [r1, #0]
 800add2:	bf08      	it	eq
 800add4:	694b      	ldreq	r3, [r1, #20]
 800add6:	600f      	str	r7, [r1, #0]
 800add8:	bf18      	it	ne
 800adda:	2300      	movne	r3, #0
 800addc:	eba6 0807 	sub.w	r8, r6, r7
 800ade0:	608b      	str	r3, [r1, #8]
 800ade2:	f1b8 0f00 	cmp.w	r8, #0
 800ade6:	dd9c      	ble.n	800ad22 <__sflush_r+0x1a>
 800ade8:	6a21      	ldr	r1, [r4, #32]
 800adea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800adec:	4643      	mov	r3, r8
 800adee:	463a      	mov	r2, r7
 800adf0:	4628      	mov	r0, r5
 800adf2:	47b0      	blx	r6
 800adf4:	2800      	cmp	r0, #0
 800adf6:	dc06      	bgt.n	800ae06 <__sflush_r+0xfe>
 800adf8:	89a3      	ldrh	r3, [r4, #12]
 800adfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800adfe:	81a3      	strh	r3, [r4, #12]
 800ae00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ae04:	e78e      	b.n	800ad24 <__sflush_r+0x1c>
 800ae06:	4407      	add	r7, r0
 800ae08:	eba8 0800 	sub.w	r8, r8, r0
 800ae0c:	e7e9      	b.n	800ade2 <__sflush_r+0xda>
 800ae0e:	bf00      	nop
 800ae10:	20400001 	.word	0x20400001

0800ae14 <_fflush_r>:
 800ae14:	b538      	push	{r3, r4, r5, lr}
 800ae16:	690b      	ldr	r3, [r1, #16]
 800ae18:	4605      	mov	r5, r0
 800ae1a:	460c      	mov	r4, r1
 800ae1c:	b913      	cbnz	r3, 800ae24 <_fflush_r+0x10>
 800ae1e:	2500      	movs	r5, #0
 800ae20:	4628      	mov	r0, r5
 800ae22:	bd38      	pop	{r3, r4, r5, pc}
 800ae24:	b118      	cbz	r0, 800ae2e <_fflush_r+0x1a>
 800ae26:	6983      	ldr	r3, [r0, #24]
 800ae28:	b90b      	cbnz	r3, 800ae2e <_fflush_r+0x1a>
 800ae2a:	f7fe ffd9 	bl	8009de0 <__sinit>
 800ae2e:	4b14      	ldr	r3, [pc, #80]	; (800ae80 <_fflush_r+0x6c>)
 800ae30:	429c      	cmp	r4, r3
 800ae32:	d11b      	bne.n	800ae6c <_fflush_r+0x58>
 800ae34:	686c      	ldr	r4, [r5, #4]
 800ae36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d0ef      	beq.n	800ae1e <_fflush_r+0xa>
 800ae3e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ae40:	07d0      	lsls	r0, r2, #31
 800ae42:	d404      	bmi.n	800ae4e <_fflush_r+0x3a>
 800ae44:	0599      	lsls	r1, r3, #22
 800ae46:	d402      	bmi.n	800ae4e <_fflush_r+0x3a>
 800ae48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae4a:	f7ff f86c 	bl	8009f26 <__retarget_lock_acquire_recursive>
 800ae4e:	4628      	mov	r0, r5
 800ae50:	4621      	mov	r1, r4
 800ae52:	f7ff ff59 	bl	800ad08 <__sflush_r>
 800ae56:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ae58:	07da      	lsls	r2, r3, #31
 800ae5a:	4605      	mov	r5, r0
 800ae5c:	d4e0      	bmi.n	800ae20 <_fflush_r+0xc>
 800ae5e:	89a3      	ldrh	r3, [r4, #12]
 800ae60:	059b      	lsls	r3, r3, #22
 800ae62:	d4dd      	bmi.n	800ae20 <_fflush_r+0xc>
 800ae64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae66:	f7ff f85f 	bl	8009f28 <__retarget_lock_release_recursive>
 800ae6a:	e7d9      	b.n	800ae20 <_fflush_r+0xc>
 800ae6c:	4b05      	ldr	r3, [pc, #20]	; (800ae84 <_fflush_r+0x70>)
 800ae6e:	429c      	cmp	r4, r3
 800ae70:	d101      	bne.n	800ae76 <_fflush_r+0x62>
 800ae72:	68ac      	ldr	r4, [r5, #8]
 800ae74:	e7df      	b.n	800ae36 <_fflush_r+0x22>
 800ae76:	4b04      	ldr	r3, [pc, #16]	; (800ae88 <_fflush_r+0x74>)
 800ae78:	429c      	cmp	r4, r3
 800ae7a:	bf08      	it	eq
 800ae7c:	68ec      	ldreq	r4, [r5, #12]
 800ae7e:	e7da      	b.n	800ae36 <_fflush_r+0x22>
 800ae80:	0800b2e0 	.word	0x0800b2e0
 800ae84:	0800b300 	.word	0x0800b300
 800ae88:	0800b2c0 	.word	0x0800b2c0

0800ae8c <fiprintf>:
 800ae8c:	b40e      	push	{r1, r2, r3}
 800ae8e:	b503      	push	{r0, r1, lr}
 800ae90:	4601      	mov	r1, r0
 800ae92:	ab03      	add	r3, sp, #12
 800ae94:	4805      	ldr	r0, [pc, #20]	; (800aeac <fiprintf+0x20>)
 800ae96:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae9a:	6800      	ldr	r0, [r0, #0]
 800ae9c:	9301      	str	r3, [sp, #4]
 800ae9e:	f7ff fcaf 	bl	800a800 <_vfiprintf_r>
 800aea2:	b002      	add	sp, #8
 800aea4:	f85d eb04 	ldr.w	lr, [sp], #4
 800aea8:	b003      	add	sp, #12
 800aeaa:	4770      	bx	lr
 800aeac:	20000010 	.word	0x20000010

0800aeb0 <_lseek_r>:
 800aeb0:	b538      	push	{r3, r4, r5, lr}
 800aeb2:	4d07      	ldr	r5, [pc, #28]	; (800aed0 <_lseek_r+0x20>)
 800aeb4:	4604      	mov	r4, r0
 800aeb6:	4608      	mov	r0, r1
 800aeb8:	4611      	mov	r1, r2
 800aeba:	2200      	movs	r2, #0
 800aebc:	602a      	str	r2, [r5, #0]
 800aebe:	461a      	mov	r2, r3
 800aec0:	f7f6 fd1e 	bl	8001900 <_lseek>
 800aec4:	1c43      	adds	r3, r0, #1
 800aec6:	d102      	bne.n	800aece <_lseek_r+0x1e>
 800aec8:	682b      	ldr	r3, [r5, #0]
 800aeca:	b103      	cbz	r3, 800aece <_lseek_r+0x1e>
 800aecc:	6023      	str	r3, [r4, #0]
 800aece:	bd38      	pop	{r3, r4, r5, pc}
 800aed0:	20001ca8 	.word	0x20001ca8

0800aed4 <__swhatbuf_r>:
 800aed4:	b570      	push	{r4, r5, r6, lr}
 800aed6:	460e      	mov	r6, r1
 800aed8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aedc:	2900      	cmp	r1, #0
 800aede:	b096      	sub	sp, #88	; 0x58
 800aee0:	4614      	mov	r4, r2
 800aee2:	461d      	mov	r5, r3
 800aee4:	da07      	bge.n	800aef6 <__swhatbuf_r+0x22>
 800aee6:	2300      	movs	r3, #0
 800aee8:	602b      	str	r3, [r5, #0]
 800aeea:	89b3      	ldrh	r3, [r6, #12]
 800aeec:	061a      	lsls	r2, r3, #24
 800aeee:	d410      	bmi.n	800af12 <__swhatbuf_r+0x3e>
 800aef0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aef4:	e00e      	b.n	800af14 <__swhatbuf_r+0x40>
 800aef6:	466a      	mov	r2, sp
 800aef8:	f000 f894 	bl	800b024 <_fstat_r>
 800aefc:	2800      	cmp	r0, #0
 800aefe:	dbf2      	blt.n	800aee6 <__swhatbuf_r+0x12>
 800af00:	9a01      	ldr	r2, [sp, #4]
 800af02:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800af06:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800af0a:	425a      	negs	r2, r3
 800af0c:	415a      	adcs	r2, r3
 800af0e:	602a      	str	r2, [r5, #0]
 800af10:	e7ee      	b.n	800aef0 <__swhatbuf_r+0x1c>
 800af12:	2340      	movs	r3, #64	; 0x40
 800af14:	2000      	movs	r0, #0
 800af16:	6023      	str	r3, [r4, #0]
 800af18:	b016      	add	sp, #88	; 0x58
 800af1a:	bd70      	pop	{r4, r5, r6, pc}

0800af1c <__smakebuf_r>:
 800af1c:	898b      	ldrh	r3, [r1, #12]
 800af1e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800af20:	079d      	lsls	r5, r3, #30
 800af22:	4606      	mov	r6, r0
 800af24:	460c      	mov	r4, r1
 800af26:	d507      	bpl.n	800af38 <__smakebuf_r+0x1c>
 800af28:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800af2c:	6023      	str	r3, [r4, #0]
 800af2e:	6123      	str	r3, [r4, #16]
 800af30:	2301      	movs	r3, #1
 800af32:	6163      	str	r3, [r4, #20]
 800af34:	b002      	add	sp, #8
 800af36:	bd70      	pop	{r4, r5, r6, pc}
 800af38:	ab01      	add	r3, sp, #4
 800af3a:	466a      	mov	r2, sp
 800af3c:	f7ff ffca 	bl	800aed4 <__swhatbuf_r>
 800af40:	9900      	ldr	r1, [sp, #0]
 800af42:	4605      	mov	r5, r0
 800af44:	4630      	mov	r0, r6
 800af46:	f7ff fbd7 	bl	800a6f8 <_malloc_r>
 800af4a:	b948      	cbnz	r0, 800af60 <__smakebuf_r+0x44>
 800af4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af50:	059a      	lsls	r2, r3, #22
 800af52:	d4ef      	bmi.n	800af34 <__smakebuf_r+0x18>
 800af54:	f023 0303 	bic.w	r3, r3, #3
 800af58:	f043 0302 	orr.w	r3, r3, #2
 800af5c:	81a3      	strh	r3, [r4, #12]
 800af5e:	e7e3      	b.n	800af28 <__smakebuf_r+0xc>
 800af60:	4b0d      	ldr	r3, [pc, #52]	; (800af98 <__smakebuf_r+0x7c>)
 800af62:	62b3      	str	r3, [r6, #40]	; 0x28
 800af64:	89a3      	ldrh	r3, [r4, #12]
 800af66:	6020      	str	r0, [r4, #0]
 800af68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800af6c:	81a3      	strh	r3, [r4, #12]
 800af6e:	9b00      	ldr	r3, [sp, #0]
 800af70:	6163      	str	r3, [r4, #20]
 800af72:	9b01      	ldr	r3, [sp, #4]
 800af74:	6120      	str	r0, [r4, #16]
 800af76:	b15b      	cbz	r3, 800af90 <__smakebuf_r+0x74>
 800af78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af7c:	4630      	mov	r0, r6
 800af7e:	f000 f863 	bl	800b048 <_isatty_r>
 800af82:	b128      	cbz	r0, 800af90 <__smakebuf_r+0x74>
 800af84:	89a3      	ldrh	r3, [r4, #12]
 800af86:	f023 0303 	bic.w	r3, r3, #3
 800af8a:	f043 0301 	orr.w	r3, r3, #1
 800af8e:	81a3      	strh	r3, [r4, #12]
 800af90:	89a0      	ldrh	r0, [r4, #12]
 800af92:	4305      	orrs	r5, r0
 800af94:	81a5      	strh	r5, [r4, #12]
 800af96:	e7cd      	b.n	800af34 <__smakebuf_r+0x18>
 800af98:	08009d79 	.word	0x08009d79

0800af9c <__ascii_mbtowc>:
 800af9c:	b082      	sub	sp, #8
 800af9e:	b901      	cbnz	r1, 800afa2 <__ascii_mbtowc+0x6>
 800afa0:	a901      	add	r1, sp, #4
 800afa2:	b142      	cbz	r2, 800afb6 <__ascii_mbtowc+0x1a>
 800afa4:	b14b      	cbz	r3, 800afba <__ascii_mbtowc+0x1e>
 800afa6:	7813      	ldrb	r3, [r2, #0]
 800afa8:	600b      	str	r3, [r1, #0]
 800afaa:	7812      	ldrb	r2, [r2, #0]
 800afac:	1e10      	subs	r0, r2, #0
 800afae:	bf18      	it	ne
 800afb0:	2001      	movne	r0, #1
 800afb2:	b002      	add	sp, #8
 800afb4:	4770      	bx	lr
 800afb6:	4610      	mov	r0, r2
 800afb8:	e7fb      	b.n	800afb2 <__ascii_mbtowc+0x16>
 800afba:	f06f 0001 	mvn.w	r0, #1
 800afbe:	e7f8      	b.n	800afb2 <__ascii_mbtowc+0x16>

0800afc0 <__malloc_lock>:
 800afc0:	4801      	ldr	r0, [pc, #4]	; (800afc8 <__malloc_lock+0x8>)
 800afc2:	f7fe bfb0 	b.w	8009f26 <__retarget_lock_acquire_recursive>
 800afc6:	bf00      	nop
 800afc8:	20001ca0 	.word	0x20001ca0

0800afcc <__malloc_unlock>:
 800afcc:	4801      	ldr	r0, [pc, #4]	; (800afd4 <__malloc_unlock+0x8>)
 800afce:	f7fe bfab 	b.w	8009f28 <__retarget_lock_release_recursive>
 800afd2:	bf00      	nop
 800afd4:	20001ca0 	.word	0x20001ca0

0800afd8 <_read_r>:
 800afd8:	b538      	push	{r3, r4, r5, lr}
 800afda:	4d07      	ldr	r5, [pc, #28]	; (800aff8 <_read_r+0x20>)
 800afdc:	4604      	mov	r4, r0
 800afde:	4608      	mov	r0, r1
 800afe0:	4611      	mov	r1, r2
 800afe2:	2200      	movs	r2, #0
 800afe4:	602a      	str	r2, [r5, #0]
 800afe6:	461a      	mov	r2, r3
 800afe8:	f7f6 fc2a 	bl	8001840 <_read>
 800afec:	1c43      	adds	r3, r0, #1
 800afee:	d102      	bne.n	800aff6 <_read_r+0x1e>
 800aff0:	682b      	ldr	r3, [r5, #0]
 800aff2:	b103      	cbz	r3, 800aff6 <_read_r+0x1e>
 800aff4:	6023      	str	r3, [r4, #0]
 800aff6:	bd38      	pop	{r3, r4, r5, pc}
 800aff8:	20001ca8 	.word	0x20001ca8

0800affc <__ascii_wctomb>:
 800affc:	b149      	cbz	r1, 800b012 <__ascii_wctomb+0x16>
 800affe:	2aff      	cmp	r2, #255	; 0xff
 800b000:	bf85      	ittet	hi
 800b002:	238a      	movhi	r3, #138	; 0x8a
 800b004:	6003      	strhi	r3, [r0, #0]
 800b006:	700a      	strbls	r2, [r1, #0]
 800b008:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800b00c:	bf98      	it	ls
 800b00e:	2001      	movls	r0, #1
 800b010:	4770      	bx	lr
 800b012:	4608      	mov	r0, r1
 800b014:	4770      	bx	lr

0800b016 <abort>:
 800b016:	b508      	push	{r3, lr}
 800b018:	2006      	movs	r0, #6
 800b01a:	f000 f84d 	bl	800b0b8 <raise>
 800b01e:	2001      	movs	r0, #1
 800b020:	f7f6 fc04 	bl	800182c <_exit>

0800b024 <_fstat_r>:
 800b024:	b538      	push	{r3, r4, r5, lr}
 800b026:	4d07      	ldr	r5, [pc, #28]	; (800b044 <_fstat_r+0x20>)
 800b028:	2300      	movs	r3, #0
 800b02a:	4604      	mov	r4, r0
 800b02c:	4608      	mov	r0, r1
 800b02e:	4611      	mov	r1, r2
 800b030:	602b      	str	r3, [r5, #0]
 800b032:	f7f6 fc4a 	bl	80018ca <_fstat>
 800b036:	1c43      	adds	r3, r0, #1
 800b038:	d102      	bne.n	800b040 <_fstat_r+0x1c>
 800b03a:	682b      	ldr	r3, [r5, #0]
 800b03c:	b103      	cbz	r3, 800b040 <_fstat_r+0x1c>
 800b03e:	6023      	str	r3, [r4, #0]
 800b040:	bd38      	pop	{r3, r4, r5, pc}
 800b042:	bf00      	nop
 800b044:	20001ca8 	.word	0x20001ca8

0800b048 <_isatty_r>:
 800b048:	b538      	push	{r3, r4, r5, lr}
 800b04a:	4d06      	ldr	r5, [pc, #24]	; (800b064 <_isatty_r+0x1c>)
 800b04c:	2300      	movs	r3, #0
 800b04e:	4604      	mov	r4, r0
 800b050:	4608      	mov	r0, r1
 800b052:	602b      	str	r3, [r5, #0]
 800b054:	f7f6 fc49 	bl	80018ea <_isatty>
 800b058:	1c43      	adds	r3, r0, #1
 800b05a:	d102      	bne.n	800b062 <_isatty_r+0x1a>
 800b05c:	682b      	ldr	r3, [r5, #0]
 800b05e:	b103      	cbz	r3, 800b062 <_isatty_r+0x1a>
 800b060:	6023      	str	r3, [r4, #0]
 800b062:	bd38      	pop	{r3, r4, r5, pc}
 800b064:	20001ca8 	.word	0x20001ca8

0800b068 <_raise_r>:
 800b068:	291f      	cmp	r1, #31
 800b06a:	b538      	push	{r3, r4, r5, lr}
 800b06c:	4604      	mov	r4, r0
 800b06e:	460d      	mov	r5, r1
 800b070:	d904      	bls.n	800b07c <_raise_r+0x14>
 800b072:	2316      	movs	r3, #22
 800b074:	6003      	str	r3, [r0, #0]
 800b076:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b07a:	bd38      	pop	{r3, r4, r5, pc}
 800b07c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b07e:	b112      	cbz	r2, 800b086 <_raise_r+0x1e>
 800b080:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b084:	b94b      	cbnz	r3, 800b09a <_raise_r+0x32>
 800b086:	4620      	mov	r0, r4
 800b088:	f000 f830 	bl	800b0ec <_getpid_r>
 800b08c:	462a      	mov	r2, r5
 800b08e:	4601      	mov	r1, r0
 800b090:	4620      	mov	r0, r4
 800b092:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b096:	f000 b817 	b.w	800b0c8 <_kill_r>
 800b09a:	2b01      	cmp	r3, #1
 800b09c:	d00a      	beq.n	800b0b4 <_raise_r+0x4c>
 800b09e:	1c59      	adds	r1, r3, #1
 800b0a0:	d103      	bne.n	800b0aa <_raise_r+0x42>
 800b0a2:	2316      	movs	r3, #22
 800b0a4:	6003      	str	r3, [r0, #0]
 800b0a6:	2001      	movs	r0, #1
 800b0a8:	e7e7      	b.n	800b07a <_raise_r+0x12>
 800b0aa:	2400      	movs	r4, #0
 800b0ac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b0b0:	4628      	mov	r0, r5
 800b0b2:	4798      	blx	r3
 800b0b4:	2000      	movs	r0, #0
 800b0b6:	e7e0      	b.n	800b07a <_raise_r+0x12>

0800b0b8 <raise>:
 800b0b8:	4b02      	ldr	r3, [pc, #8]	; (800b0c4 <raise+0xc>)
 800b0ba:	4601      	mov	r1, r0
 800b0bc:	6818      	ldr	r0, [r3, #0]
 800b0be:	f7ff bfd3 	b.w	800b068 <_raise_r>
 800b0c2:	bf00      	nop
 800b0c4:	20000010 	.word	0x20000010

0800b0c8 <_kill_r>:
 800b0c8:	b538      	push	{r3, r4, r5, lr}
 800b0ca:	4d07      	ldr	r5, [pc, #28]	; (800b0e8 <_kill_r+0x20>)
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	4604      	mov	r4, r0
 800b0d0:	4608      	mov	r0, r1
 800b0d2:	4611      	mov	r1, r2
 800b0d4:	602b      	str	r3, [r5, #0]
 800b0d6:	f7f6 fb99 	bl	800180c <_kill>
 800b0da:	1c43      	adds	r3, r0, #1
 800b0dc:	d102      	bne.n	800b0e4 <_kill_r+0x1c>
 800b0de:	682b      	ldr	r3, [r5, #0]
 800b0e0:	b103      	cbz	r3, 800b0e4 <_kill_r+0x1c>
 800b0e2:	6023      	str	r3, [r4, #0]
 800b0e4:	bd38      	pop	{r3, r4, r5, pc}
 800b0e6:	bf00      	nop
 800b0e8:	20001ca8 	.word	0x20001ca8

0800b0ec <_getpid_r>:
 800b0ec:	f7f6 bb86 	b.w	80017fc <_getpid>

0800b0f0 <_init>:
 800b0f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0f2:	bf00      	nop
 800b0f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0f6:	bc08      	pop	{r3}
 800b0f8:	469e      	mov	lr, r3
 800b0fa:	4770      	bx	lr

0800b0fc <_fini>:
 800b0fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0fe:	bf00      	nop
 800b100:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b102:	bc08      	pop	{r3}
 800b104:	469e      	mov	lr, r3
 800b106:	4770      	bx	lr
