--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf
-ucf uartrxtx.ucf

Design file:              uart_test.ncd
Physical constraint file: uart_test.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 425 paths analyzed, 71 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.653ns.
--------------------------------------------------------------------------------

Paths for end point u0/cnt_7 (SLICE_X12Y29.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_13 (FF)
  Destination:          u0/cnt_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.605ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.195 - 0.208)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_13 to u0/cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.BQ      Tcko                  0.525   u0/cnt<15>
                                                       u0/cnt_13
    SLICE_X15Y29.A2      net (fanout=3)        0.978   u0/cnt<13>
    SLICE_X15Y29.A       Tilo                  0.259   u0/_n00162
                                                       u0/_n00162
    SLICE_X13Y29.C4      net (fanout=1)        0.524   u0/_n00162
    SLICE_X13Y29.C       Tilo                  0.259   u0/clkout
                                                       u0/_n00163
    SLICE_X12Y29.SR      net (fanout=5)        0.590   u0/_n0016
    SLICE_X12Y29.CLK     Tsrck                 0.470   u0/cnt<7>
                                                       u0/cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      3.605ns (1.513ns logic, 2.092ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_12 (FF)
  Destination:          u0/cnt_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.602ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.195 - 0.208)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_12 to u0/cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.AQ      Tcko                  0.525   u0/cnt<15>
                                                       u0/cnt_12
    SLICE_X15Y29.A1      net (fanout=3)        0.975   u0/cnt<12>
    SLICE_X15Y29.A       Tilo                  0.259   u0/_n00162
                                                       u0/_n00162
    SLICE_X13Y29.C4      net (fanout=1)        0.524   u0/_n00162
    SLICE_X13Y29.C       Tilo                  0.259   u0/clkout
                                                       u0/_n00163
    SLICE_X12Y29.SR      net (fanout=5)        0.590   u0/_n0016
    SLICE_X12Y29.CLK     Tsrck                 0.470   u0/cnt<7>
                                                       u0/cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      3.602ns (1.513ns logic, 2.089ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_4 (FF)
  Destination:          u0/cnt_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.351ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_4 to u0/cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.525   u0/cnt<7>
                                                       u0/cnt_4
    SLICE_X15Y29.A4      net (fanout=3)        0.724   u0/cnt<4>
    SLICE_X15Y29.A       Tilo                  0.259   u0/_n00162
                                                       u0/_n00162
    SLICE_X13Y29.C4      net (fanout=1)        0.524   u0/_n00162
    SLICE_X13Y29.C       Tilo                  0.259   u0/clkout
                                                       u0/_n00163
    SLICE_X12Y29.SR      net (fanout=5)        0.590   u0/_n0016
    SLICE_X12Y29.CLK     Tsrck                 0.470   u0/cnt<7>
                                                       u0/cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      3.351ns (1.513ns logic, 1.838ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point u0/cnt_6 (SLICE_X12Y29.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_13 (FF)
  Destination:          u0/cnt_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.596ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.195 - 0.208)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_13 to u0/cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.BQ      Tcko                  0.525   u0/cnt<15>
                                                       u0/cnt_13
    SLICE_X15Y29.A2      net (fanout=3)        0.978   u0/cnt<13>
    SLICE_X15Y29.A       Tilo                  0.259   u0/_n00162
                                                       u0/_n00162
    SLICE_X13Y29.C4      net (fanout=1)        0.524   u0/_n00162
    SLICE_X13Y29.C       Tilo                  0.259   u0/clkout
                                                       u0/_n00163
    SLICE_X12Y29.SR      net (fanout=5)        0.590   u0/_n0016
    SLICE_X12Y29.CLK     Tsrck                 0.461   u0/cnt<7>
                                                       u0/cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      3.596ns (1.504ns logic, 2.092ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_12 (FF)
  Destination:          u0/cnt_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.593ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.195 - 0.208)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_12 to u0/cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.AQ      Tcko                  0.525   u0/cnt<15>
                                                       u0/cnt_12
    SLICE_X15Y29.A1      net (fanout=3)        0.975   u0/cnt<12>
    SLICE_X15Y29.A       Tilo                  0.259   u0/_n00162
                                                       u0/_n00162
    SLICE_X13Y29.C4      net (fanout=1)        0.524   u0/_n00162
    SLICE_X13Y29.C       Tilo                  0.259   u0/clkout
                                                       u0/_n00163
    SLICE_X12Y29.SR      net (fanout=5)        0.590   u0/_n0016
    SLICE_X12Y29.CLK     Tsrck                 0.461   u0/cnt<7>
                                                       u0/cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      3.593ns (1.504ns logic, 2.089ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_4 (FF)
  Destination:          u0/cnt_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.342ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_4 to u0/cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.525   u0/cnt<7>
                                                       u0/cnt_4
    SLICE_X15Y29.A4      net (fanout=3)        0.724   u0/cnt<4>
    SLICE_X15Y29.A       Tilo                  0.259   u0/_n00162
                                                       u0/_n00162
    SLICE_X13Y29.C4      net (fanout=1)        0.524   u0/_n00162
    SLICE_X13Y29.C       Tilo                  0.259   u0/clkout
                                                       u0/_n00163
    SLICE_X12Y29.SR      net (fanout=5)        0.590   u0/_n0016
    SLICE_X12Y29.CLK     Tsrck                 0.461   u0/cnt<7>
                                                       u0/cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      3.342ns (1.504ns logic, 1.838ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point u0/cnt_3 (SLICE_X12Y28.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_13 (FF)
  Destination:          u0/cnt_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.583ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.193 - 0.208)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_13 to u0/cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.BQ      Tcko                  0.525   u0/cnt<15>
                                                       u0/cnt_13
    SLICE_X15Y29.A2      net (fanout=3)        0.978   u0/cnt<13>
    SLICE_X15Y29.A       Tilo                  0.259   u0/_n00162
                                                       u0/_n00162
    SLICE_X13Y29.C4      net (fanout=1)        0.524   u0/_n00162
    SLICE_X13Y29.C       Tilo                  0.259   u0/clkout
                                                       u0/_n00163
    SLICE_X12Y28.SR      net (fanout=5)        0.568   u0/_n0016
    SLICE_X12Y28.CLK     Tsrck                 0.470   u0/cnt<3>
                                                       u0/cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (1.513ns logic, 2.070ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_12 (FF)
  Destination:          u0/cnt_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.580ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.193 - 0.208)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_12 to u0/cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.AQ      Tcko                  0.525   u0/cnt<15>
                                                       u0/cnt_12
    SLICE_X15Y29.A1      net (fanout=3)        0.975   u0/cnt<12>
    SLICE_X15Y29.A       Tilo                  0.259   u0/_n00162
                                                       u0/_n00162
    SLICE_X13Y29.C4      net (fanout=1)        0.524   u0/_n00162
    SLICE_X13Y29.C       Tilo                  0.259   u0/clkout
                                                       u0/_n00163
    SLICE_X12Y28.SR      net (fanout=5)        0.568   u0/_n0016
    SLICE_X12Y28.CLK     Tsrck                 0.470   u0/cnt<3>
                                                       u0/cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.580ns (1.513ns logic, 2.067ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_4 (FF)
  Destination:          u0/cnt_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.329ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.193 - 0.206)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_4 to u0/cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.525   u0/cnt<7>
                                                       u0/cnt_4
    SLICE_X15Y29.A4      net (fanout=3)        0.724   u0/cnt<4>
    SLICE_X15Y29.A       Tilo                  0.259   u0/_n00162
                                                       u0/_n00162
    SLICE_X13Y29.C4      net (fanout=1)        0.524   u0/_n00162
    SLICE_X13Y29.C       Tilo                  0.259   u0/clkout
                                                       u0/_n00163
    SLICE_X12Y28.SR      net (fanout=5)        0.568   u0/_n0016
    SLICE_X12Y28.CLK     Tsrck                 0.470   u0/cnt<3>
                                                       u0/cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.329ns (1.513ns logic, 1.816ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0/clkout (SLICE_X13Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/clkout (FF)
  Destination:          u0/clkout (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50_BUFGP rising at 20.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/clkout to u0/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.AQ      Tcko                  0.198   u0/clkout
                                                       u0/clkout
    SLICE_X13Y29.A6      net (fanout=2)        0.027   u0/clkout
    SLICE_X13Y29.CLK     Tah         (-Th)    -0.215   u0/clkout
                                                       u0/clkout_glue_set
                                                       u0/clkout
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point u0/cnt_15 (SLICE_X12Y31.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cnt_15 (FF)
  Destination:          u0/cnt_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50_BUFGP rising at 20.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cnt_15 to u0/cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.DQ      Tcko                  0.234   u0/cnt<15>
                                                       u0/cnt_15
    SLICE_X12Y31.D6      net (fanout=3)        0.026   u0/cnt<15>
    SLICE_X12Y31.CLK     Tah         (-Th)    -0.264   u0/cnt<15>
                                                       u0/cnt<15>_rt
                                                       u0/Mcount_cnt_xor<15>
                                                       u0/cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (0.498ns logic, 0.026ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Paths for end point u0/cnt_9 (SLICE_X12Y30.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cnt_9 (FF)
  Destination:          u0/cnt_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50_BUFGP rising at 20.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cnt_9 to u0/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.BQ      Tcko                  0.234   u0/cnt<11>
                                                       u0/cnt_9
    SLICE_X12Y30.B5      net (fanout=3)        0.067   u0/cnt<9>
    SLICE_X12Y30.CLK     Tah         (-Th)    -0.237   u0/cnt<11>
                                                       u0/cnt<9>_rt
                                                       u0/Mcount_cnt_cy<11>
                                                       u0/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.471ns logic, 0.067ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk50_BUFGP/BUFG/I0
  Logical resource: clk50_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk50_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u0/cnt<3>/CLK
  Logical resource: u0/cnt_0/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk50_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u0/cnt<3>/CLK
  Logical resource: u0/cnt_1/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk50_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    3.653|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 425 paths, 0 nets, and 68 connections

Design statistics:
   Minimum period:   3.653ns{1}   (Maximum frequency: 273.748MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 25 11:31:24 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



