$date
	Fri Feb 03 13:49:32 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test1 $end
$var wire 1 ! cout $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ cin $end
$scope module FA $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ cin $end
$var wire 1 ! cout $end
$var wire 1 % s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
1#
1"
1!
$end
#5
1%
1$
#10
0!
0$
0"
#25
