{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701427159188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701427159188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 16:09:19 2023 " "Processing started: Fri Dec 01 16:09:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701427159188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701427159188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Registers -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off Registers -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701427159188 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701427159581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701427159581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_N-Behavioural " "Found design unit 1: Register_N-Behavioural" {  } { { "Register.vhd" "" { Text "C:/Users/Lenovo/OneDrive/Documents/EE214_Digital_Lab/Test/Registers/Register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701427166976 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_N " "Found entity 1: Register_N" {  } { { "Register.vhd" "" { Text "C:/Users/Lenovo/OneDrive/Documents/EE214_Digital_Lab/Test/Registers/Register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701427166976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701427166976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhd" "" { Text "C:/Users/Lenovo/OneDrive/Documents/EE214_Digital_Lab/Test/Registers/Testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701427166976 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "C:/Users/Lenovo/OneDrive/Documents/EE214_Digital_Lab/Test/Registers/Testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701427166976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701427166976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "C:/Users/Lenovo/OneDrive/Documents/EE214_Digital_Lab/Test/Registers/DUT.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701427166976 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "C:/Users/Lenovo/OneDrive/Documents/EE214_Digital_Lab/Test/Registers/DUT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701427166976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701427166976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmer_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programmer_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-Behavioural " "Found design unit 1: Register_File-Behavioural" {  } { { "Programmer_Register.vhd" "" { Text "C:/Users/Lenovo/OneDrive/Documents/EE214_Digital_Lab/Test/Registers/Programmer_Register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701427166976 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Programmer_Register.vhd" "" { Text "C:/Users/Lenovo/OneDrive/Documents/EE214_Digital_Lab/Test/Registers/Programmer_Register.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701427166976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701427166976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut_rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_RF-DutWrap " "Found design unit 1: DUT_RF-DutWrap" {  } { { "DUT_RF.vhd" "" { Text "C:/Users/Lenovo/OneDrive/Documents/EE214_Digital_Lab/Test/Registers/DUT_RF.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701427166976 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_RF " "Found entity 1: DUT_RF" {  } { { "DUT_RF.vhd" "" { Text "C:/Users/Lenovo/OneDrive/Documents/EE214_Digital_Lab/Test/Registers/DUT_RF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701427166976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701427166976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench_RF-Behave " "Found design unit 1: Testbench_RF-Behave" {  } { { "Testbench_RF.vhd" "" { Text "C:/Users/Lenovo/OneDrive/Documents/EE214_Digital_Lab/Test/Registers/Testbench_RF.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701427166992 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench_RF " "Found entity 1: Testbench_RF" {  } { { "Testbench_RF.vhd" "" { Text "C:/Users/Lenovo/OneDrive/Documents/EE214_Digital_Lab/Test/Registers/Testbench_RF.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701427166992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701427166992 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT_RF " "Elaborating entity \"DUT_RF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701427167007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:add_instance " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:add_instance\"" {  } { { "DUT_RF.vhd" "add_instance" { Text "C:/Users/Lenovo/OneDrive/Documents/EE214_Digital_Lab/Test/Registers/DUT_RF.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701427167007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_N Register_File:add_instance\|Register_N:\\register_gen:0:reg " "Elaborating entity \"Register_N\" for hierarchy \"Register_File:add_instance\|Register_N:\\register_gen:0:reg\"" {  } { { "Programmer_Register.vhd" "\\register_gen:0:reg" { Text "C:/Users/Lenovo/OneDrive/Documents/EE214_Digital_Lab/Test/Registers/Programmer_Register.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701427167055 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_enable Register.vhd(21) " "VHDL Process Statement warning at Register.vhd(21): signal \"w_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register.vhd" "" { Text "C:/Users/Lenovo/OneDrive/Documents/EE214_Digital_Lab/Test/Registers/Register.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701427167055 "|DUT|Register_N:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_int Register.vhd(24) " "VHDL Process Statement warning at Register.vhd(24): signal \"data_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register.vhd" "" { Text "C:/Users/Lenovo/OneDrive/Documents/EE214_Digital_Lab/Test/Registers/Register.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701427167055 "|DUT|Register_N:add_instance"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701427167431 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701427167887 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701427167887 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "355 " "Implemented 355 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701427167919 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701427167919 ""} { "Info" "ICUT_CUT_TM_LCELLS" "296 " "Implemented 296 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701427167919 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701427167919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701427167934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 16:09:27 2023 " "Processing ended: Fri Dec 01 16:09:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701427167934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701427167934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701427167934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701427167934 ""}
