============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.10-p004_1
  Generated on:           Apr 30 2025  03:26:10 pm
  Module:                 SequentialMultiplier
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     
(Pin | Source | Reason)                                                         

pin:SequentialMultiplier/A_reg_0_/CLK port:SequentialMultiplier/clock {Unclocked source}
pin:SequentialMultiplier/A_reg_1_/CLK port:SequentialMultiplier/clock {Unclocked source}
pin:SequentialMultiplier/A_reg_2_/CLK port:SequentialMultiplier/clock {Unclocked source}
pin:SequentialMultiplier/A_reg_3_/CLK port:SequentialMultiplier/clock {Unclocked source}
pin:SequentialMultiplier/Counter_reg_0_/CLK port:SequentialMultiplier/clock {Unclocked source}
pin:SequentialMultiplier/Counter_reg_1_/CLK port:SequentialMultiplier/clock {Unclocked source}
pin:SequentialMultiplier/Counter_reg_2_/CLK port:SequentialMultiplier/clock {Unclocked source}
pin:SequentialMultiplier/Counter_reg_3_/CLK port:SequentialMultiplier/clock {Unclocked source}
pin:SequentialMultiplier/F/State_reg_0_/CLK port:SequentialMultiplier/clock {Unclocked source}
pin:SequentialMultiplier/F/State_reg_1_/CLK port:SequentialMultiplier/clock {Unclocked source}
pin:SequentialMultiplier/F/State_reg_2_/CLK port:SequentialMultiplier/clock {Unclocked source}
pin:SequentialMultiplier/M_reg_0_/CLK port:SequentialMultiplier/clock {Unclocked source}
pin:SequentialMultiplier/M_reg_1_/CLK port:SequentialMultiplier/clock {Unclocked source}
pin:SequentialMultiplier/M_reg_2_/CLK port:SequentialMultiplier/clock {Unclocked source}
pin:SequentialMultiplier/M_reg_3_/CLK port:SequentialMultiplier/clock {Unclocked source}
pin:SequentialMultiplier/Q_reg_0_/CLK port:SequentialMultiplier/clock {Unclocked source}
pin:SequentialMultiplier/Q_reg_1_/CLK port:SequentialMultiplier/clock {Unclocked source}
pin:SequentialMultiplier/Q_reg_2_/CLK port:SequentialMultiplier/clock {Unclocked source}
pin:SequentialMultiplier/Q_reg_3_/CLK port:SequentialMultiplier/clock {Unclocked source}
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:SequentialMultiplier/clock
port:SequentialMultiplier/multiplicand[0]
port:SequentialMultiplier/multiplicand[1]
port:SequentialMultiplier/multiplicand[2]
port:SequentialMultiplier/multiplicand[3]
port:SequentialMultiplier/multiplier[0]
port:SequentialMultiplier/multiplier[1]
port:SequentialMultiplier/multiplier[2]
port:SequentialMultiplier/multiplier[3]
port:SequentialMultiplier/reset
port:SequentialMultiplier/start
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

port:SequentialMultiplier/product[0]
port:SequentialMultiplier/product[1]
port:SequentialMultiplier/product[2]
port:SequentialMultiplier/product[3]
port:SequentialMultiplier/product[4]
port:SequentialMultiplier/product[5]
port:SequentialMultiplier/product[6]
port:SequentialMultiplier/product[7]
port:SequentialMultiplier/ready
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:SequentialMultiplier/clock
port:SequentialMultiplier/multiplicand[0]
port:SequentialMultiplier/multiplicand[1]
port:SequentialMultiplier/multiplicand[2]
port:SequentialMultiplier/multiplicand[3]
port:SequentialMultiplier/multiplier[0]
port:SequentialMultiplier/multiplier[1]
port:SequentialMultiplier/multiplier[2]
port:SequentialMultiplier/multiplier[3]
port:SequentialMultiplier/reset
port:SequentialMultiplier/start
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:SequentialMultiplier/product[0]
port:SequentialMultiplier/product[1]
port:SequentialMultiplier/product[2]
port:SequentialMultiplier/product[3]
port:SequentialMultiplier/product[4]
port:SequentialMultiplier/product[5]
port:SequentialMultiplier/product[6]
port:SequentialMultiplier/product[7]
port:SequentialMultiplier/ready
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                    19
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                          11
 Outputs without clocked external delays                          9
 Inputs without external driver/transition                       11
 Outputs without external load                                    9
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         59

