evDE_S.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devDE_S : device CLMS
{

    parameter
    (
        config bit CP_INITD[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODED = "LUT6",
        config string CP_FF3_RS = "SET",
        config string CP_FFAPP3_RS = "SET",
        config bit CP_FF3_INIT = 1'b1,
        config bit CP_FFAPP3_INIT = 1'b1,
        config string CP_Q3MUX_SEL = "YX",
        config string CP_FFAPP3MUX_SEL = "YX",
        config string CP_CR3PREMUX_SEL = "YX",
        config string CP_CR3POSTMUX_SEL = "CX",
        config string CP_RAM_LUTD_DIL = "LI",
        config string CP_MASK_LUT6D = "FALSE",
        config string CP_GRS_EN = "TRUE",
        config string CP_LATCH_EN = "FALSE",

        config string CP_RAM_MODE = "LRAM",
        config string CP_RAM32_EN = "TRUE"
    );
    port
    (
        output Y3,
        logic  input   FGD_CIN
    );
}; // end of device devDE_S


structure netlist of devDE_S
{

    wire  ntCYC     ;
    wire  ntL6D     ;
    Y3          <= ntL6D   ;
    ntCYC  <= FGD_CIN;


       device LUT6S FYD
       parameter map
       (
             CP_INIT         => CP_INITD       ,
             CP_MODE         => CP_MODED       ,
             CP_MASK_LUT6    => CP_MASK_LUT6D  ,
             CP_RAM_LUT_DIL  => CP_RAM_LUTD_DIL,
             CP_RAM_LUT_DIH  => "LI",
             CP_M1_SEL       => 1'b1,
             CP_M2_SEL       => 1'b1,
             CP_RAM32_EN     => CP_RAM32_EN    ,
             CP_RAM_MODE     => CP_RAM_MODE
       )
       port map
       (
             CIN     => ntCYC                                ,
             L6      => ntL6D

       );

}; // end of structure netlist of devDE_S



