# Clock column buffers

{{tile virtex6 HCLK}}
