# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../UART.srcs/sources_1/imports/package_zip/state_machine.v" \
"../../../../../MP_lab3_receiver/MP_lab3_receiver.srcs/sources_1/new/state_machine_receiver.v" \
"../../../../UART.srcs/sim_1/new/tb_UART.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
