

================================================================
== Vitis HLS Report for 'compute_neighbor_tables'
================================================================
* Date:           Mon Jul 28 11:58:38 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        compute_neighbor_tables
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.499 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       11|      559|  55.000 ns|  2.795 us|   12|  560|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1_fu_100  |compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1  |        3|       52|  15.000 ns|  0.260 us|    3|   52|       no|
        |grp_compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2_fu_111  |compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2  |        4|      503|  20.000 ns|  2.515 us|    4|  503|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      247|      385|    -|
|Memory               |        1|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      176|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|     0|      254|      561|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |grp_compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1_fu_100  |compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1  |        0|   0|   97|  160|    0|
    |grp_compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2_fu_111  |compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2  |        0|   0|  150|  225|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                        |                                                  |        0|   0|  247|  385|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |             Memory             |                     Module                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |neightbor_table_offsets_temp_U  |neightbor_table_offsets_temp_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|   100|   32|     1|         3200|
    +--------------------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                           |                                               |        1|  0|   0|    0|   100|   32|     1|         3200|
    +--------------------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  31|          6|    1|          6|
    |neighbor_table_offsets_address0        |  14|          3|    7|         21|
    |neighbor_table_offsets_ce0             |  14|          3|    1|          3|
    |neighbor_table_offsets_d0              |  14|          3|   32|         96|
    |neighbor_table_offsets_we0             |  14|          3|    1|          3|
    |neightbor_table_offsets_temp_address1  |  20|          4|    7|         28|
    |neightbor_table_offsets_temp_ce0       |   9|          2|    1|          2|
    |neightbor_table_offsets_temp_ce1       |  20|          4|    1|          4|
    |neightbor_table_offsets_temp_d1        |  20|          4|   32|        128|
    |neightbor_table_offsets_temp_we1       |  20|          4|    1|          4|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 176|         36|   84|        295|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |                                   Name                                   | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                 |  5|   0|    5|          0|
    |grp_compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1_fu_100_ap_start_reg  |  1|   0|    1|          0|
    |grp_compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2_fu_111_ap_start_reg  |  1|   0|    1|          0|
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                     |  7|   0|    7|          0|
    +--------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  compute_neighbor_tables|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  compute_neighbor_tables|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  compute_neighbor_tables|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  compute_neighbor_tables|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  compute_neighbor_tables|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  compute_neighbor_tables|  return value|
|edge_list_address0               |  out|   11|   ap_memory|                edge_list|         array|
|edge_list_ce0                    |  out|    1|   ap_memory|                edge_list|         array|
|edge_list_q0                     |   in|   32|   ap_memory|                edge_list|         array|
|edge_list_address1               |  out|   11|   ap_memory|                edge_list|         array|
|edge_list_ce1                    |  out|    1|   ap_memory|                edge_list|         array|
|edge_list_q1                     |   in|   32|   ap_memory|                edge_list|         array|
|in_degree_table_address0         |  out|    7|   ap_memory|          in_degree_table|         array|
|in_degree_table_ce0              |  out|    1|   ap_memory|          in_degree_table|         array|
|in_degree_table_q0               |   in|   32|   ap_memory|          in_degree_table|         array|
|out_degree_table_address0        |  out|    7|   ap_memory|         out_degree_table|         array|
|out_degree_table_ce0             |  out|    1|   ap_memory|         out_degree_table|         array|
|out_degree_table_we0             |  out|    1|   ap_memory|         out_degree_table|         array|
|out_degree_table_d0              |  out|   32|   ap_memory|         out_degree_table|         array|
|out_degree_table_q0              |   in|   32|   ap_memory|         out_degree_table|         array|
|out_degree_table_address1        |  out|    7|   ap_memory|         out_degree_table|         array|
|out_degree_table_ce1             |  out|    1|   ap_memory|         out_degree_table|         array|
|out_degree_table_we1             |  out|    1|   ap_memory|         out_degree_table|         array|
|out_degree_table_d1              |  out|   32|   ap_memory|         out_degree_table|         array|
|out_degree_table_q1              |   in|   32|   ap_memory|         out_degree_table|         array|
|neighbor_table_offsets_address0  |  out|    7|   ap_memory|   neighbor_table_offsets|         array|
|neighbor_table_offsets_ce0       |  out|    1|   ap_memory|   neighbor_table_offsets|         array|
|neighbor_table_offsets_we0       |  out|    1|   ap_memory|   neighbor_table_offsets|         array|
|neighbor_table_offsets_d0        |  out|   32|   ap_memory|   neighbor_table_offsets|         array|
|neighbor_table_address0          |  out|   10|   ap_memory|           neighbor_table|         array|
|neighbor_table_ce0               |  out|    1|   ap_memory|           neighbor_table|         array|
|neighbor_table_we0               |  out|    1|   ap_memory|           neighbor_table|         array|
|neighbor_table_d0                |  out|   32|   ap_memory|           neighbor_table|         array|
|num_nodes                        |   in|   32|     ap_none|                num_nodes|        scalar|
|num_edges                        |   in|   32|     ap_none|                num_edges|        scalar|
+---------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.39>
ST_1 : Operation 6 [1/1] (1.19ns)   --->   "%neightbor_table_offsets_temp = alloca i64 1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:15]   --->   Operation 6 'alloca' 'neightbor_table_offsets_temp' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%neighbor_table_offsets_addr = getelementptr i32 %neighbor_table_offsets, i64 0, i64 0" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:19]   --->   Operation 7 'getelementptr' 'neighbor_table_offsets_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.60ns)   --->   "%store_ln19 = store i32 0, i7 %neighbor_table_offsets_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:19]   --->   Operation 8 'store' 'store_ln19' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%neightbor_table_offsets_temp_addr = getelementptr i32 %neightbor_table_offsets_temp, i64 0, i64 0" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:20]   --->   Operation 9 'getelementptr' 'neightbor_table_offsets_temp_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.19ns)   --->   "%store_ln20 = store i32 0, i7 %neightbor_table_offsets_temp_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:20]   --->   Operation 10 'store' 'store_ln20' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%num_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_nodes"   --->   Operation 11 'read' 'num_nodes_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (1.24ns)   --->   "%call_ln0 = call void @compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1, i32 %num_nodes_read, i32 %in_degree_table, i32 %neighbor_table_offsets, i32 %neightbor_table_offsets_temp"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1, i32 %num_nodes_read, i32 %in_degree_table, i32 %neighbor_table_offsets, i32 %neightbor_table_offsets_temp"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.24>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%num_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_edges"   --->   Operation 14 'read' 'num_edges_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [2/2] (1.24ns)   --->   "%call_ln0 = call void @compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2, i32 %num_edges_read, i32 %edge_list, i32 %neightbor_table_offsets_temp, i32 %neighbor_table"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:6]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %edge_list, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %edge_list"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_degree_table, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_degree_table"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_degree_table, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_degree_table"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %neighbor_table_offsets, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %neighbor_table_offsets"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %neighbor_table, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %neighbor_table"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_nodes"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_nodes, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_edges"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_edges, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i32 %neightbor_table_offsets_temp, i64 666, i64 22, i64 18446744073709551615" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:16]   --->   Operation 31 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2, i32 %num_edges_read, i32 %edge_list, i32 %neightbor_table_offsets_temp, i32 %neighbor_table"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:40]   --->   Operation 33 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ edge_list]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_degree_table]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_degree_table]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ neighbor_table_offsets]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ neighbor_table]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ num_nodes]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_edges]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
neightbor_table_offsets_temp      (alloca       ) [ 001111]
neighbor_table_offsets_addr       (getelementptr) [ 000000]
store_ln19                        (store        ) [ 000000]
neightbor_table_offsets_temp_addr (getelementptr) [ 000000]
store_ln20                        (store        ) [ 000000]
num_nodes_read                    (read         ) [ 000100]
call_ln0                          (call         ) [ 000000]
num_edges_read                    (read         ) [ 000001]
spectopmodule_ln6                 (spectopmodule) [ 000000]
specinterface_ln0                 (specinterface) [ 000000]
specbitsmap_ln0                   (specbitsmap  ) [ 000000]
specinterface_ln0                 (specinterface) [ 000000]
specbitsmap_ln0                   (specbitsmap  ) [ 000000]
specinterface_ln0                 (specinterface) [ 000000]
specbitsmap_ln0                   (specbitsmap  ) [ 000000]
specinterface_ln0                 (specinterface) [ 000000]
specbitsmap_ln0                   (specbitsmap  ) [ 000000]
specinterface_ln0                 (specinterface) [ 000000]
specbitsmap_ln0                   (specbitsmap  ) [ 000000]
specbitsmap_ln0                   (specbitsmap  ) [ 000000]
specinterface_ln0                 (specinterface) [ 000000]
specbitsmap_ln0                   (specbitsmap  ) [ 000000]
specinterface_ln0                 (specinterface) [ 000000]
specmemcore_ln16                  (specmemcore  ) [ 000000]
call_ln0                          (call         ) [ 000000]
ret_ln40                          (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="edge_list">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_list"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_degree_table">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_degree_table"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_degree_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_degree_table"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="neighbor_table_offsets">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neighbor_table_offsets"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="neighbor_table">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neighbor_table"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="num_nodes">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_nodes"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="num_edges">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_edges"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="neightbor_table_offsets_temp_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="neightbor_table_offsets_temp/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="num_nodes_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_nodes_read/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="num_edges_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_edges_read/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="neighbor_table_offsets_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="neighbor_table_offsets_addr/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln19_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="7" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="neightbor_table_offsets_temp_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="1" slack="0"/>
<pin id="85" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="neightbor_table_offsets_temp_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln20_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="0"/>
<pin id="94" dir="0" index="4" bw="7" slack="0"/>
<pin id="95" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="97" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="0" index="3" bw="32" slack="0"/>
<pin id="105" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="106" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="4" bw="32" slack="0"/>
<pin id="117" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="122" class="1005" name="num_nodes_read_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_nodes_read "/>
</bind>
</comp>

<comp id="127" class="1005" name="num_edges_read_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_edges_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="80"><net_src comp="66" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="50" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="89" pin=4"/></net>

<net id="99"><net_src comp="81" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="54" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="60" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="111" pin=4"/></net>

<net id="125"><net_src comp="54" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="130"><net_src comp="60" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="111" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: neighbor_table_offsets | {1 2 3 }
	Port: neighbor_table | {4 5 }
 - Input state : 
	Port: compute_neighbor_tables : edge_list | {4 5 }
	Port: compute_neighbor_tables : in_degree_table | {2 3 }
	Port: compute_neighbor_tables : num_nodes | {2 }
	Port: compute_neighbor_tables : num_edges | {4 }
  - Chain level:
	State 1
		store_ln19 : 1
		neightbor_table_offsets_temp_addr : 1
		store_ln20 : 2
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------|---------|---------|---------|
| Operation|                       Functional Unit                       |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------|---------|---------|---------|
|   call   | grp_compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1_fu_100 |  0.387  |   101   |   122   |
|          | grp_compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2_fu_111 |  1.161  |   169   |   185   |
|----------|-------------------------------------------------------------|---------|---------|---------|
|   read   |                  num_nodes_read_read_fu_54                  |    0    |    0    |    0    |
|          |                  num_edges_read_read_fu_60                  |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                             |  1.548  |   270   |   307   |
|----------|-------------------------------------------------------------|---------|---------|---------|

Memories:
+----------------------------+--------+--------+--------+
|                            |  BRAM  |   FF   |   LUT  |
+----------------------------+--------+--------+--------+
|neightbor_table_offsets_temp|    1   |    0   |    0   |
+----------------------------+--------+--------+--------+
|            Total           |    1   |    0   |    0   |
+----------------------------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|num_edges_read_reg_127|   32   |
|num_nodes_read_reg_122|   32   |
+----------------------+--------+
|         Total        |   64   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1_fu_100 |  p1  |   2  |  32  |   64   ||    9    |
| grp_compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2_fu_111 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Total                            |      |      |      |   128  ||  0.774  ||    18   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    1   |   270  |   307  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   64   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   334  |   325  |
+-----------+--------+--------+--------+--------+
