
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.241467                       # Number of seconds simulated
sim_ticks                                241467155000                       # Number of ticks simulated
final_tick                               3437138076500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 224797                       # Simulator instruction rate (inst/s)
host_op_rate                                   226505                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               11613826                       # Simulator tick rate (ticks/s)
host_mem_usage                                 982124                       # Number of bytes of host memory used
host_seconds                                 20791.36                       # Real time elapsed on the host
sim_insts                                  4673832110                       # Number of instructions simulated
sim_ops                                    4709348427                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker        50112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker        11008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst       325056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     12096320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker        33088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker         6208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       416704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     12093888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker        33216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker         3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       635904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     12971072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker        31680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker         5888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       386816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     11751680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.dtb.walker        30016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.itb.walker         4736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst       339008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data     11775680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.dtb.walker        42304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.itb.walker        14656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst       384832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data     11896192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.dtb.walker        54080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.itb.walker        26112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst       655744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data     12579968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.dtb.walker        36544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.itb.walker         8384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst       474496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data     12158656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher     30148416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          131483456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       325056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       416704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       635904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       386816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       339008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst       384832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst       655744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst       474496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3619072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     16239680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide         8192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16247872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker          783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker          172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         5079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       189005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker          517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker           97                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         6511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       188967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker          519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker           62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         9936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       202673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker          495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker           92                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         6044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       183620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.dtb.walker          469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.itb.walker           74                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         5297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data       183995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.dtb.walker          661                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.itb.walker          229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst         6013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data       185878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.dtb.walker          845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.itb.walker          408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst        10246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data       196562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.dtb.walker          571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.itb.walker          131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst         7414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data       189979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher       471069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2054429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        253745                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide          128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             253873                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker       207531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        45588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst      1346171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     50095095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       137029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker        25710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1725717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     50085023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       137559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        16433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      2633501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     53717749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker       131198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker        24384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      1601940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     48667820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.dtb.walker       124307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.itb.walker        19613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst      1403951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data     48767212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.dtb.walker       175196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.itb.walker        60696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst      1593724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data     49266295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.dtb.walker       223964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.itb.walker       108139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst      2715665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data     52098050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.dtb.walker       151341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.itb.walker        34721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst      1965054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data     50353250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher     124855142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst              1060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data               795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst               265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data               530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst               795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data               795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             544519009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      1346171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1725717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      2633501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      1601940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst      1403951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst      1593724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst      2715665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst      1965054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst         1060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst          265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst          795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14987844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        67254199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide         33926                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67288125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        67254199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker       207531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        45588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      1346171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     50095095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       137029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker        25710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1725717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     50085023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       137559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        16433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      2633501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     53717749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker       131198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker        24384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      1601940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     48667820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.dtb.walker       124307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.itb.walker        19613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst      1403951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data     48767212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.dtb.walker       175196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.itb.walker        60696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst      1593724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data     49266295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.dtb.walker       223964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.itb.walker       108139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst      2715665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data     52098050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.dtb.walker       151341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.itb.walker        34721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst      1965054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data     50353250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide         33926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    124855142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst             1060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data              795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst              265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data              530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst              795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data              795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            611807134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2054413                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     253873                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2054413                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   253873                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              131367616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  114816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16246848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               131482432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16247872                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1794                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        35818                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            127324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            158846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            176252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            157869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            132508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            107099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            122922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            118090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            118146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            122131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           121754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           119639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           106636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            91435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           133547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           138421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14832                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  241467035500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2054413                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               253873                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1250547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  408085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  127818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   68569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   47195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   37531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   30613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   25585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   20746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   12545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   8129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1141044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    129.366608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   100.355392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   136.974784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       657707     57.64%     57.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       360698     31.61%     89.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        77886      6.83%     96.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        13480      1.18%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9188      0.81%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4993      0.44%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2848      0.25%     98.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2015      0.18%     98.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12229      1.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1141044                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     135.902006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     92.103951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    199.756224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        15101     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15103                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.808382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.771250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.154341                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9441     62.51%     62.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              319      2.11%     64.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4608     30.51%     95.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              514      3.40%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              116      0.77%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               50      0.33%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               25      0.17%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.07%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15103                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  48318102719                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             86804708969                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                10263095000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23539.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42289.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       544.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        67.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    544.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     67.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1095447                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69972                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                27.56                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     104608.80                       # Average gap between requests
system.mem_ctrls.pageHitRate                    50.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     3006284802                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      8062860000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    230390530698                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              4654155240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              3971993760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2539469625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2167258500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0             8586895200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1             7423127400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0             884772720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1             760220640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0         15770954160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1         15770954160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        159183083475                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        157704457590                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0          5241511500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1          6538551750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          196860841920                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          194336563800                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           815.294956                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           804.840713                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            6394918                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           6394860                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           58                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2928                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2928                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           597453                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1018071                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq          128                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          203824                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         38850                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         242674                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1188                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         1188                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           311933                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          311933                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       161693                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1078656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side        12683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       296561                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       242318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       983470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side        15852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       300256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       798380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1371772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side        25804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       360804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       194206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       938794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side         9324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       291677                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side       195018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       942083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side         9377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       288725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       251998                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      1014935                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side        14288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       299114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side       467180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side      1312706                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side        26137                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       317275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side       295772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side      1027713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side        18441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side       303465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13866477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      5174144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     34865563                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side        23272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       584972                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      7754176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     30459852                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side        21660                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       581228                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     25547584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     45036964                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side        38944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       677344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6214592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     29193652                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side        15500                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       576432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      6240512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     29407820                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side        15296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       567916                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      8063488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     32113960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side        26168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       592196                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side     14949312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     43104648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side        40480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       609304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      9464640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     32188900                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side        25200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side       584016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              364759735                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1656459                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          8579502                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           47.118678                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.323410                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               7561301     88.13%     88.13% # Request fanout histogram
system.tol2bus.snoop_fanout::48               1018201     11.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             48                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8579502                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4393439460                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         122204229                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         792412838                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6898919                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         150555431                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         183189138                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         757013572                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          10458198                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         155145195                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy        600931278                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        993249923                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy         16097180                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy        191700888                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy        146957793                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy        723209714                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          5476438                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        147760960                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy        147488453                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        725067488                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          5577947                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy        146933972                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy        190392436                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy        766468921                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy          7801920                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy        151286469                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy        352595345                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy        945161010                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer38.occupancy         16103154                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer39.occupancy        165212908                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer42.occupancy        223554444                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer43.occupancy        779094975                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy         12176177                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy        157679421                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.1                       # Layer utilization (%)
system.membus.trans_dist::ReadReq             2036401                       # Transaction distribution
system.membus.trans_dist::ReadResp            2036401                       # Transaction distribution
system.membus.trans_dist::WriteReq               2928                       # Transaction distribution
system.membus.trans_dist::WriteResp              2928                       # Transaction distribution
system.membus.trans_dist::Writeback            253745                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq          128                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp          128                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           200248                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          37744                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           35818                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25278                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21280                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        12082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4640411                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4652767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4653025                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port         8192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total         8192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          251                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        24164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    147723136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    147747551                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               147755743                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           206174                       # Total snoops (count)
system.membus.snoop_fanout::samples           2550294                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 2550294    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2550294                       # Request fanout histogram
system.membus.reqLayer0.occupancy              272496                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            10017406                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy          4887557492                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy             154991                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        19222635931                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              8.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups      145556606                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     97402198                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      6022322                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     55379172                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       50412471                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    91.031464                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS       24177568                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect        42823                       # Number of incorrect RAS predictions.
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits            29664675                       # DTB read hits
system.switch_cpus0.dtb.read_misses             77989                       # DTB read misses
system.switch_cpus0.dtb.write_hits           12999358                       # DTB write hits
system.switch_cpus0.dtb.write_misses            12304                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                 254                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva            3979                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries            7778                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults               78                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults          8667                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults              123                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses        29742664                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       13011662                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                 42664033                       # DTB hits
system.switch_cpus0.dtb.misses                  90293                       # DTB misses
system.switch_cpus0.dtb.accesses             42754326                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.inst_hits           282079147                       # ITB inst hits
system.switch_cpus0.itb.inst_misses              3881                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                 254                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva            3979                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries            2813                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults             2566                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses       282083028                       # ITB inst accesses
system.switch_cpus0.itb.hits                282079147                       # DTB hits
system.switch_cpus0.itb.misses                   3881                       # DTB misses
system.switch_cpus0.itb.accesses            282083028                       # DTB accesses
system.switch_cpus0.numCycles               465070992                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles      7238242                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             856200684                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          145556606                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     74590039                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            450650189                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       12086214                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles             83358                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        35790                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        98097                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles       176941                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles         7252                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        282076282                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        20131                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes            726                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    464332976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.873716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.056025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        31106493      6.70%      6.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       198611320     42.77%     49.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        32428532      6.98%     56.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3       202186631     43.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    464332976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.312977                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.841011                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        29671107                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     47794234                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        357759060                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     23095739                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       6012829                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     22988705                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        30765                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     818817566                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts     25956401                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       6012829                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        58277772                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       20290973                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2588461                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        351560563                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     25602371                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     791328333                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts     13324337                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      9062631                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       6873799                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         21476                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       1917736                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands   1118139226                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   3669606581                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups   1100966252                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         1387                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    918730119                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       199409066                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       124510                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       105502                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         40309737                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     29611246                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     13161763                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      5202820                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2418422                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         778326419                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       158343                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        685329066                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued     13859806                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    124542827                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    452019104                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        13454                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    464332976                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.475943                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.849693                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     80433333     17.32%     17.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    109469800     23.58%     40.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    249709365     53.78%     94.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     22441414      4.83%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      2279026      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5           38      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    464332976                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu      196011227     92.73%     92.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult        587489      0.28%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      10805066      5.11%     98.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      3972181      1.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           30      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    636042074     92.81%     92.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      6235744      0.91%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          331      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     93.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     29923053      4.37%     98.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     13127834      1.92%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     685329066                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.473601                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt          211375963                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.308430                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   2060222072                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    903028520                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    681719499                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads         4803                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         1800                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         1408                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     896701910                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           3089                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      5056082                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2021474                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          768                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         2740                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       116726                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads       311805                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        53399                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       6012829                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       17796263                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       237711                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    778495098                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     29611246                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     13161763                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       108906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        126125                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        38077                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         2740                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      4429845                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      2635949                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      7065794                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    682230816                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     29676265                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      3007979                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                10336                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            42768383                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       115048356                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          13092118                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.466939                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             681747272                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            681720907                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        524621647                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers       1449809119                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.465843                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.361856                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts    112302542                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       144889                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      5992044                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    447394751                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.460436                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.256767                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     93684359     20.94%     20.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    173137483     38.70%     59.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    111178546     24.85%     84.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     39519986      8.83%     93.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     19605701      4.38%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      4950247      1.11%     98.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2643971      0.59%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096463      0.25%     99.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1577995      0.35%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    447394751                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    640131145                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     653391599                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              40634807                       # Number of memory references committed
system.switch_cpus0.commit.loads             27589770                       # Number of loads committed
system.switch_cpus0.commit.membars              38341                       # Number of memory barriers committed
system.switch_cpus0.commit.branches         109980757                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              1408                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        586476552                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls     16823986                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    606522001     92.83%     92.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      6234460      0.95%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc          331      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead     27589770      4.22%     98.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     13045037      2.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    653391599                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events      1577995                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads          1211340316                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1548321405                       # The number of ROB writes
system.switch_cpus0.timesIdled                  17265                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 738016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            17863299                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          640124842                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            653385296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.726532                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.726532                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.376402                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.376402                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       858506685                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      471269643                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             1159                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             544                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads       2135088847                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       490232284                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads      835287737                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        141076                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      135335385                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     93176504                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      6151201                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     56502771                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       45117044                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    79.849259                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS       21161082                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect        45377                       # Number of incorrect RAS predictions.
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            1                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits            18996541                       # DTB read hits
system.switch_cpus1.dtb.read_misses             82839                       # DTB read misses
system.switch_cpus1.dtb.write_hits            3558654                       # DTB write hits
system.switch_cpus1.dtb.write_misses             6126                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                 254                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva            3979                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries            7099                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults              101                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults          9036                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults              495                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses        19079380                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses        3564780                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                 22555195                       # DTB hits
system.switch_cpus1.dtb.misses                  88965                       # DTB misses
system.switch_cpus1.dtb.accesses             22644160                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            1                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.inst_hits           258527770                       # ITB inst hits
system.switch_cpus1.itb.inst_misses              5627                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                 254                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva            3979                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries            2861                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults             3555                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses       258533397                       # ITB inst accesses
system.switch_cpus1.itb.hits                258527770                       # DTB hits
system.switch_cpus1.itb.misses                   5627                       # DTB misses
system.switch_cpus1.itb.accesses            258533397                       # DTB accesses
system.switch_cpus1.numCycles               425843664                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles      7912460                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             792116043                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          135335385                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     66278126                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            410157980                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       12367056                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles             75001                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles        49390                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       140138                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles       312504                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles        11019                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        258523846                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        28687                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes            996                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    424842020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.872001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.059652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        28370643      6.68%      6.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1       184077405     43.33%     50.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        25954736      6.11%     56.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3       186439236     43.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    424842020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.317805                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.860110                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        25416394                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     38606912                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        338394774                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     16373126                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       6050813                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     19334652                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred       133550                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     742586695                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts     26884550                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       6050813                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        50783562                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       19231057                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3295280                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        329076003                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     16405304                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     715035126                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts     13453496                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      4774577                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       6113841                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         25648                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        507939                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   1027740202                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   3306287510                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    994270288                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups         4743                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    828361525                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       199378655                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts       140015                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       108692                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         25339446                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19219089                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3756749                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      3072989                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1693209                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         701899427                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded       201552                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        609035415                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued     13827007                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    124521260                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    450604841                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        20069                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    424842020                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.433557                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.826773                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     78168107     18.40%     18.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     98748506     23.24%     41.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    233918592     55.06%     96.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     13577574      3.20%     99.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       429202      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5           39      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    424842020                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu      183314484     96.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            26      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     96.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       6593656      3.45%     99.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1036169      0.54%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass           68      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    581599410     95.50%     95.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      4412421      0.72%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            2      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          907      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     96.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19322589      3.17%     99.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3700018      0.61%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     609035415                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.430185                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt          190944335                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.313519                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   1847665908                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    826618386                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    605544266                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads        18282                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes         6832                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses         4881                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     799967794                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses          11888                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      2962416                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2143925                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          498                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         2992                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       153549                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads       105165                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        44965                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       6050813                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       17547627                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       209595                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    702122727                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19219089                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3756749                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       114016                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        120077                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        18754                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         2992                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      4401783                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      2692864                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      7094647                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    605886573                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19058945                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3059906                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                21748                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22729675                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       104397811                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3670730                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.422791                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             605585011                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            605549147                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        472616268                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       1323853215                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.421999                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.357001                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts    112450016                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls       181483                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      6018486                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    407885716                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.414635                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.146338                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85949712     21.07%     21.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    157138696     38.53%     59.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    105569674     25.88%     85.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     35699532      8.75%     94.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     18366791      4.50%     98.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      3841016      0.94%     99.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       588956      0.14%     99.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       423920      0.10%     99.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       307419      0.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    407885716                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    574459003                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     577009412                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20678364                       # Number of memory references committed
system.switch_cpus1.commit.loads             17075164                       # Number of loads committed
system.switch_cpus1.commit.membars              69225                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          99328309                       # Number of branches committed
system.switch_cpus1.commit.fp_insts              4880                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        513860677                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls     13714172                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    551917960     95.65%     95.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult      4412182      0.76%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc          906      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     96.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead     17075164      2.96%     99.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite      3603200      0.62%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    577009412                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events       307419                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads          1096779127                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         1395868707                       # The number of ROB writes
system.switch_cpus1.timesIdled                  24059                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1001644                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            57090627                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          574445441                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            576995850                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.741313                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.741313                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.348959                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.348959                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       763569352                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      414103151                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads             3659                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            2224                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads       1874548375                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       458667294                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads      734000611                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        166198                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      139323352                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     96150181                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      6449324                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     61788968                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       46782192                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    75.712855                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS       21570203                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect        55384                       # Number of incorrect RAS predictions.
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits            22327295                       # DTB read hits
system.switch_cpus2.dtb.read_misses            113641                       # DTB read misses
system.switch_cpus2.dtb.write_hits            6040943                       # DTB write hits
system.switch_cpus2.dtb.write_misses            14210                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                 254                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva            3979                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries            7320                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults              263                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults          9216                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults              915                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses        22440936                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses        6055153                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                 28368238                       # DTB hits
system.switch_cpus2.dtb.misses                 127851                       # DTB misses
system.switch_cpus2.dtb.accesses             28496089                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.inst_hits           264396305                       # ITB inst hits
system.switch_cpus2.itb.inst_misses              8554                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                 254                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva            3979                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries            3243                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults             6030                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses       264404859                       # ITB inst accesses
system.switch_cpus2.itb.hits                264396305                       # DTB hits
system.switch_cpus2.itb.misses                   8554                       # DTB misses
system.switch_cpus2.itb.accesses            264404859                       # DTB accesses
system.switch_cpus2.numCycles               445776183                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     11777039                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             812353562                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          139323352                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     68352395                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            425091407                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       13043030                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles            116124                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        53955                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       192093                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       480834                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles        27276                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        264389856                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       101061                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes           1969                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    444260243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.844930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.079054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        37079033      8.35%      8.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1       187189029     42.13%     50.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        27536519      6.20%     56.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3       192455662     43.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    444260243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.312541                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.822335                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        29295307                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     45432735                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        346185335                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     17043477                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       6303388                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     19823948                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       221067                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     762555051                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts     28066453                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       6303388                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        55692814                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       21129440                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      7156234                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        336479968                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     17498398                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     733998347                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts     13800073                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      5047813                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       5996712                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         42463                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       1168689                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands   1047719332                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   3391327306                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups   1015933316                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         5904                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    843912104                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       203807179                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       328139                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       264489                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         26550651                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     22914512                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6484360                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads      3229052                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2262890                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         720090808                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       492150                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        626127773                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued     14032078                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    127725314                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    458568050                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        47632                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    444260243                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.409372                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.847201                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     88408172     19.90%     19.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    102278312     23.02%     42.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    237487373     53.46%     96.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     15470988      3.48%     99.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       615239      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5          159      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    444260243                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu      185062578     94.90%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            30      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     94.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       7740641      3.97%     98.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      2210114      1.13%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          199      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    592531740     94.63%     94.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      4421670      0.71%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1065      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     95.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     22863797      3.65%     98.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6309302      1.01%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     626127773                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.404579                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt          195013363                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.311459                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   1905543460                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    848311497                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    622061729                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        17768                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         7548                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         6180                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     821130330                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses          10607                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      2840984                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2891646                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1276                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        10874                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       439806                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       122524                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        82278                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       6303388                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       18135243                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       232061                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    720721562                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     22914512                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6484360                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       268272                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        126758                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        26576                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        10874                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      4512960                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      2819029                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      7331989                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    622607453                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     22427425                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      3392606                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               138604                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            28648153                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches       106989873                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6220728                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.396682                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             622151771                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            622067909                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        481070583                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers       1337594533                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.395471                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.359654                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts    115369802                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       444518                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      6231197                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    426796779                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.387806                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.173964                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     97845806     22.93%     22.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    160952035     37.71%     60.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    107007473     25.07%     85.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     36391603      8.53%     94.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     18544136      4.34%     98.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      4116990      0.96%     99.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       768554      0.18%     99.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       565088      0.13%     99.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       605094      0.14%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    426796779                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    586936525                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     592310976                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              26067418                       # Number of memory references committed
system.switch_cpus2.commit.loads             20022864                       # Number of loads committed
system.switch_cpus2.commit.membars             180332                       # Number of memory barriers committed
system.switch_cpus2.commit.branches         101679824                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              6176                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        527181090                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls     13957223                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    561821249     94.85%     94.85% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult      4421244      0.75%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc         1065      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     95.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     20022864      3.38%     98.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite      6044554      1.02%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    592310976                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events       605094                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads          1133368490                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         1432819491                       # The number of ROB writes
system.switch_cpus2.timesIdled                  50458                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1515940                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            37158112                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          586825465                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            592199916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.759640                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.759640                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.316413                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.316413                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       782127294                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      424160031                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             4451                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            2112                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads       1933722285                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       465527708                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads      772037684                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        379669                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      134667402                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     92706767                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      6125149                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     55409045                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       44831049                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    80.909261                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS       21069608                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect        45324                       # Number of incorrect RAS predictions.
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb           45                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits            18431247                       # DTB read hits
system.switch_cpus3.dtb.read_misses             77925                       # DTB read misses
system.switch_cpus3.dtb.write_hits            3165873                       # DTB write hits
system.switch_cpus3.dtb.write_misses             4631                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                 254                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva            3979                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries            4707                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults               94                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults          9663                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults              236                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses        18509172                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses        3170504                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                 21597120                       # DTB hits
system.switch_cpus3.dtb.misses                  82556                       # DTB misses
system.switch_cpus3.dtb.accesses             21679676                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.inst_hits           257433337                       # ITB inst hits
system.switch_cpus3.itb.inst_misses              3018                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                 254                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva            3979                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries            1814                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults             3316                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses       257436355                       # ITB inst accesses
system.switch_cpus3.itb.hits                257433337                       # DTB hits
system.switch_cpus3.itb.misses                   3018                       # DTB misses
system.switch_cpus3.itb.accesses            257436355                       # DTB accesses
system.switch_cpus3.numCycles               422250633                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles      7552988                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             788744361                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          134667402                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     65900657                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            407234503                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       12293006                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles             48833                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        45718                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        96393                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       219166                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles         9461                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        257429702                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        24174                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes            717                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    421353565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.878234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.055947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        26746183      6.35%      6.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1       183448190     43.54%     49.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        25525373      6.06%     55.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3       185633819     44.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    421353565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.318928                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.867953                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        24897842                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     36971763                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        337333056                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     16130929                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       6019974                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     19247498                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred       127266                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     739300494                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts     26777443                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       6019974                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        50023205                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       19019166                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2246969                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        328016546                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     16027704                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     711893236                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts     13420204                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      4858260                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       5958369                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         25218                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        373380                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   1023975225                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   3291741502                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    990712239                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         1845                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    824965253                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       199009972                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        89630                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        69697                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         24620205                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18639776                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      3337631                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads      2897479                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1576661                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         698857864                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded       131398                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        606046921                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued     13806916                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    124258012                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    449916162                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        16022                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    421353565                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.438333                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     0.823868                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     76551851     18.17%     18.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     97728551     23.19%     41.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    233307883     55.37%     96.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     13358551      3.17%     99.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       406694      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5           35      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    421353565                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu      183042374     96.25%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            28      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       6266985      3.30%     99.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       858473      0.45%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass           46      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    579607906     95.64%     95.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      4409160      0.73%     96.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     96.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     96.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     96.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     96.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     96.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     96.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     96.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     96.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     96.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     96.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     96.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     96.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     96.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     96.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     96.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     96.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     96.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     96.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     96.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     96.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     96.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     96.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     96.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          816      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     18740081      3.09%     99.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      3288912      0.54%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     606046921                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.435278                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt          190167860                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.313784                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   1837415405                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    823247444                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    602607359                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         6778                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         2544                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         1952                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     796210384                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4351                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      2841048                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2104361                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          320                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         2724                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       125931                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads       105218                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        30095                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       6019974                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       17527991                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       206573                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    699007312                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18639776                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      3337631                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        74378                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        118647                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        18801                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         2724                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      4392000                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      2680135                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      7072135                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    602922645                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     18487468                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      3041749                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                18050                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21752382                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       103909694                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           3264914                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.427879                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             602635862                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            602609311                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        470958354                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers       1320876125                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.427137                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356550                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts    112198844                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls       115376                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      5998620                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    404452510                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.419636                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.141733                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     83884030     20.74%     20.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    156323704     38.65%     59.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2    105370400     26.05%     85.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     35619967      8.81%     94.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     18207621      4.50%     98.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      3802329      0.94%     99.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       569874      0.14%     99.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       407245      0.10%     99.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       267340      0.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    404452510                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    572024348                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     574175213                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19747115                       # Number of memory references committed
system.switch_cpus3.commit.loads             16535415                       # Number of loads committed
system.switch_cpus3.commit.membars              43923                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          98865238                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              1952                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        511408734                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls     13664079                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    550018372     95.79%     95.79% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      4408910      0.77%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc          816      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     96.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead     16535415      2.88%     99.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite      3211700      0.56%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    574175213                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events       267340                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads          1090390765                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         1389643279                       # The number of ROB writes
system.switch_cpus3.timesIdled                  20524                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 897068                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            60683660                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          572013422                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            574164287                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.738183                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.738183                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.354677                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.354677                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       760287239                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      412246246                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             1475                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes             848                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads       1863969442                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       457054641                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads      726802897                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes        106552                       # number of misc regfile writes
system.switch_cpus4.branchPred.lookups      135036910                       # Number of BP lookups
system.switch_cpus4.branchPred.condPredicted     93019489                       # Number of conditional branches predicted
system.switch_cpus4.branchPred.condIncorrect      6138878                       # Number of conditional branches incorrect
system.switch_cpus4.branchPred.BTBLookups     57094322                       # Number of BTB lookups
system.switch_cpus4.branchPred.BTBHits       45003791                       # Number of BTB hits
system.switch_cpus4.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.branchPred.BTBHitPct    78.823584                       # BTB Hit Percentage
system.switch_cpus4.branchPred.usedRAS       21096057                       # Number of times the RAS was used to get a target.
system.switch_cpus4.branchPred.RASInCorrect        45306                       # Number of incorrect RAS predictions.
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb           45                       # Number of times complete TLB was flushed
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits            18749748                       # DTB read hits
system.switch_cpus4.dtb.read_misses             77783                       # DTB read misses
system.switch_cpus4.dtb.write_hits            3293737                       # DTB write hits
system.switch_cpus4.dtb.write_misses             4821                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                 254                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva            3979                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries            4557                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults               90                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults          8397                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults              268                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses        18827531                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses        3298558                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                 22043485                       # DTB hits
system.switch_cpus4.dtb.misses                  82604                       # DTB misses
system.switch_cpus4.dtb.accesses             22126089                       # DTB accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.itb.inst_hits           257977426                       # ITB inst hits
system.switch_cpus4.itb.inst_misses              3045                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                 254                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva            3979                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries            1762                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults             3338                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses       257980471                       # ITB inst accesses
system.switch_cpus4.itb.hits                257977426                       # DTB hits
system.switch_cpus4.itb.misses                   3045                       # DTB misses
system.switch_cpus4.itb.accesses            257980471                       # DTB accesses
system.switch_cpus4.numCycles               423468760                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.fetch.icacheStallCycles      7547929                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             790614069                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches          135036910                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     66099848                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles            408525084                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles       12320448                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.TlbCycles             49279                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus4.fetch.MiscStallCycles        47829                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.PendingTrapStallCycles        96717                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.PendingQuiesceStallCycles       226272                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles         9343                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines        257973825                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        24087                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.ItlbSquashes            657                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    422662677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     1.877056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.056805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        27163010      6.43%      6.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1       183709642     43.46%     49.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2        25718184      6.08%     55.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3       186071841     44.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    422662677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.318883                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               1.866995                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        25028878                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     37379509                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles        337933853                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles     16286843                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       6033593                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved     19271981                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred       127427                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     741145694                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts     26839709                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       6033593                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        50249699                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles       19159977                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      2358841                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles        328677227                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles     16183339                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     713675591                       # Number of instructions processed by rename
system.switch_cpus4.rename.SquashedInsts     13454436                       # Number of squashed instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents      4897324                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents       6006733                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LQFullEvents         23968                       # Number of times rename has blocked due to LQ full
system.switch_cpus4.rename.SQFullEvents        371345                       # Number of times rename has blocked due to SQ full
system.switch_cpus4.rename.RenamedOperands   1026589970                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups   3299930270                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    992804883                       # Number of integer rename lookups
system.switch_cpus4.rename.fp_rename_lookups         1620                       # Number of floating rename lookups
system.switch_cpus4.rename.CommittedMaps    827161786                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps       199428135                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        93640                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        72396                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts         24907451                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     18966435                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      3467587                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads      3040443                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1693099                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         700599741                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded       138493                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        607620934                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued     13841320                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined    124522629                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined    450748300                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved        15853                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    422662677                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     1.437603                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     0.824161                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     76862984     18.19%     18.19% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     98239251     23.24%     41.43% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2    233710850     55.29%     96.72% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3     13438424      3.18%     99.90% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       411129      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5           39      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    422662677                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu      183183435     96.17%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult            19      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     96.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead       6447685      3.38%     99.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       856789      0.45%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass           48      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    580731483     95.57%     95.57% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      4411109      0.73%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          598      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     96.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     19060833      3.14%     99.44% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      3416863      0.56%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     607620934                       # Type of FU issued
system.switch_cpus4.iq.rate                  1.434866                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt          190487928                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.313498                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads   1842227961                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    825261519                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    604166860                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads         5830                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes         2262                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses         1728                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     798105132                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses           3682                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads      2978047                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2130065                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          344                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         2934                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       133014                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads       105589                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked        27915                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       6033593                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles       17532492                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       203466                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    700761179                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     18966435                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      3467587                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        77984                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        118826                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents        15737                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         2934                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      4401767                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      2685661                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      7087428                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    604484527                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     18804495                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      3053827                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                22945                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            22196270                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches       104201413                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           3391775                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            1.427460                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             604195812                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            604168588                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers        472007095                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers       1322912154                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              1.426713                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.356794                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitSquashedInsts    112439859                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls       122640                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      6012247                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    405721787                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     1.418858                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.143518                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     84469090     20.82%     20.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1    156705796     38.62%     59.44% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2    105443233     25.99%     85.43% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3     35660151      8.79%     94.22% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4     18365526      4.53%     98.75% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      3811010      0.94%     99.69% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       575500      0.14%     99.83% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       413297      0.10%     99.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       278184      0.07%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    405721787                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    573443436                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     575661420                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              20170943                       # Number of memory references committed
system.switch_cpus4.commit.loads             16836370                       # Number of loads committed
system.switch_cpus4.commit.membars              47791                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          99142294                       # Number of branches committed
system.switch_cpus4.commit.fp_insts              1728                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        512645497                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls     13677434                       # Number of function calls committed.
system.switch_cpus4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntAlu    551079001     95.73%     95.73% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntMult      4410878      0.77%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntDiv            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatAdd            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCmp            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCvt            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatMult            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatDiv            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatSqrt            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAdd            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAddAcc            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAlu            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCmp            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCvt            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMisc            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMult            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMultAcc            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShift            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShiftAcc            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdSqrt            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAdd            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAlu            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCmp            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCvt            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatDiv            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMisc          598      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMult            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatSqrt            0      0.00%     96.50% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemRead     16836370      2.92%     99.42% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemWrite      3334573      0.58%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::total    575661420                       # Class of committed instruction
system.switch_cpus4.commit.bw_lim_events       278184                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads          1093378585                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes         1393137246                       # The number of ROB writes
system.switch_cpus4.timesIdled                  20067                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 806083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.quiesceCycles            59465535                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus4.committedInsts          573427938                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            575645922                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.cpi                      0.738486                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                0.738486                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      1.354121                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                1.354121                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       762062808                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      413186670                       # number of integer regfile writes
system.switch_cpus4.fp_regfile_reads             1239                       # number of floating regfile reads
system.switch_cpus4.fp_regfile_writes             800                       # number of floating regfile writes
system.switch_cpus4.cc_regfile_reads       1869578008                       # number of cc regfile reads
system.switch_cpus4.cc_regfile_writes       458420788                       # number of cc regfile writes
system.switch_cpus4.misc_regfile_reads      729279858                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes        112928                       # number of misc regfile writes
system.switch_cpus5.branchPred.lookups      135230889                       # Number of BP lookups
system.switch_cpus5.branchPred.condPredicted     93153873                       # Number of conditional branches predicted
system.switch_cpus5.branchPred.condIncorrect      6144468                       # Number of conditional branches incorrect
system.switch_cpus5.branchPred.BTBLookups     51719772                       # Number of BTB lookups
system.switch_cpus5.branchPred.BTBHits       45081065                       # Number of BTB hits
system.switch_cpus5.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.branchPred.BTBHitPct    87.164083                       # BTB Hit Percentage
system.switch_cpus5.branchPred.usedRAS       21119393                       # Number of times the RAS was used to get a target.
system.switch_cpus5.branchPred.RASInCorrect        45519                       # Number of incorrect RAS predictions.
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits            19113629                       # DTB read hits
system.switch_cpus5.dtb.read_misses             81116                       # DTB read misses
system.switch_cpus5.dtb.write_hits            3693920                       # DTB write hits
system.switch_cpus5.dtb.write_misses             5451                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                 254                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva            3979                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries            7460                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults               95                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults          9257                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults              672                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses        19194745                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses        3699371                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                 22807549                       # DTB hits
system.switch_cpus5.dtb.misses                  86567                       # DTB misses
system.switch_cpus5.dtb.accesses             22894116                       # DTB accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb            3                       # Number of times complete TLB was flushed
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.switch_cpus5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus5.itb.inst_hits           258345253                       # ITB inst hits
system.switch_cpus5.itb.inst_misses              4400                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                 254                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva            3979                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries            3211                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults             3496                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses       258349653                       # ITB inst accesses
system.switch_cpus5.itb.hits                258345253                       # DTB hits
system.switch_cpus5.itb.misses                   4400                       # DTB misses
system.switch_cpus5.itb.accesses            258349653                       # DTB accesses
system.switch_cpus5.numCycles               425476984                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.fetch.icacheStallCycles      7950376                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             791738694                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches          135230889                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     66200458                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles            409971413                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles       12341230                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.TlbCycles             82263                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus5.fetch.MiscStallCycles        49794                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.PendingTrapStallCycles        96163                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.PendingQuiesceStallCycles       209569                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles         9325                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines        258341026                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        30105                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.ItlbSquashes           1190                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    424539518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     1.872593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.059930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        28328945      6.67%      6.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1       183978232     43.34%     50.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2        25685517      6.05%     56.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3       186546824     43.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    424539518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.317834                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               1.860826                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        25450839                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     38321729                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles        338263039                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles     16468294                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       6035616                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved     19296165                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred       135873                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     742586113                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts     26870139                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       6035616                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        50824534                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles       19014130                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      2782655                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles        329035676                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles     16846906                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     715115753                       # Number of instructions processed by rename
system.switch_cpus5.rename.SquashedInsts     13439532                       # Number of squashed instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents      5123840                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents       5994628                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LQFullEvents         23800                       # Number of times rename has blocked due to LQ full
system.switch_cpus5.rename.SQFullEvents        776590                       # Number of times rename has blocked due to SQ full
system.switch_cpus5.rename.RenamedOperands   1028200502                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups   3307082142                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    994568323                       # Number of integer rename lookups
system.switch_cpus5.rename.fp_rename_lookups         7201                       # Number of floating rename lookups
system.switch_cpus5.rename.CommittedMaps    828926492                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps       199273976                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts       110027                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        86304                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts         25404618                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     19295788                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      3873825                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads      3181995                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1721352                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         702040056                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded       159669                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        609163001                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued     13838691                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined    124444950                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined    450505913                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved        18303                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    424539518                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     1.434879                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     0.825614                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     77731678     18.31%     18.31% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     98814929     23.28%     41.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2    234060603     55.13%     96.72% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3     13502392      3.18%     99.90% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       429890      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5           26      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    424539518                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu      183206050     95.95%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult            14      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       6612351      3.46%     99.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite      1127260      0.59%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass           94      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    581503634     95.46%     95.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      4411566      0.72%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift           28      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1055      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     96.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     19426003      3.19%     99.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      3820621      0.63%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     609163001                       # Type of FU issued
system.switch_cpus5.iq.rate                  1.431718                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt          190945675                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.313456                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads   1847627628                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    826639794                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    605668594                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads        22257                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes         8080                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses         6844                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     800093882                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses          14700                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads      3103797                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2113951                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          391                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         3213                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       137891                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads       109312                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked        70587                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       6035616                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles       17442223                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       202736                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    702213040                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     19295788                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      3873825                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        90523                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        118055                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents        16601                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         3213                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      4399547                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      2685177                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      7084724                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    606024215                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     19168588                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      3052242                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                13315                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            22961925                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches       104384429                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           3793337                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            1.424341                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             605706583                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            605675438                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers        472727074                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers       1324242053                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              1.423521                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.356979                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitSquashedInsts    112370932                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls       141366                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      6009469                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    407605899                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     1.416040                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.145371                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     85563019     20.99%     20.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1    157215917     38.57%     59.56% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2    105523827     25.89%     85.45% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3     35684910      8.75%     94.21% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4     18502532      4.54%     98.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      3830168      0.94%     99.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       581312      0.14%     99.83% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       414741      0.10%     99.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       289473      0.07%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    407605899                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    574542432                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     577186112                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              20917771                       # Number of memory references committed
system.switch_cpus5.commit.loads             17181837                       # Number of loads committed
system.switch_cpus5.commit.membars              52700                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          99333195                       # Number of branches committed
system.switch_cpus5.commit.fp_insts              6816                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        514025283                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls     13694423                       # Number of function calls committed.
system.switch_cpus5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntAlu    551856153     95.61%     95.61% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntMult      4411133      0.76%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntDiv            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatAdd            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatCmp            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatCvt            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatMult            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatDiv            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatSqrt            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAdd            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAddAcc            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAlu            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdCmp            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdCvt            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMisc            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMult            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMultAcc            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdShift            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdShiftAcc            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdSqrt            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatAdd            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatAlu            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatCmp            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatCvt            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatDiv            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMisc         1055      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMult            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatSqrt            0      0.00%     96.38% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::MemRead     17181837      2.98%     99.35% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::MemWrite      3735934      0.65%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::total    577186112                       # Class of committed instruction
system.switch_cpus5.commit.bw_lim_events       289473                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads          1096670485                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes         1396041317                       # The number of ROB writes
system.switch_cpus5.timesIdled                  24111                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 937466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.quiesceCycles            57457307                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus5.committedInsts          574535136                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            577178816                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.cpi                      0.740559                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                0.740559                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      1.350332                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                1.350332                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       763922998                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      414165826                       # number of integer regfile writes
system.switch_cpus5.fp_regfile_reads             6881                       # number of floating regfile reads
system.switch_cpus5.fp_regfile_writes             880                       # number of floating regfile writes
system.switch_cpus5.cc_regfile_reads       1875221830                       # number of cc regfile reads
system.switch_cpus5.cc_regfile_writes       459134048                       # number of cc regfile writes
system.switch_cpus5.misc_regfile_reads      732776886                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes        128481                       # number of misc regfile writes
system.switch_cpus6.branchPred.lookups      136089530                       # Number of BP lookups
system.switch_cpus6.branchPred.condPredicted     93542840                       # Number of conditional branches predicted
system.switch_cpus6.branchPred.condIncorrect      6219524                       # Number of conditional branches incorrect
system.switch_cpus6.branchPred.BTBLookups     54860396                       # Number of BTB lookups
system.switch_cpus6.branchPred.BTBHits       45380318                       # Number of BTB hits
system.switch_cpus6.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.branchPred.BTBHitPct    82.719633                       # BTB Hit Percentage
system.switch_cpus6.branchPred.usedRAS       21331343                       # Number of times the RAS was used to get a target.
system.switch_cpus6.branchPred.RASInCorrect        48488                       # Number of incorrect RAS predictions.
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits            19911070                       # DTB read hits
system.switch_cpus6.dtb.read_misses             92796                       # DTB read misses
system.switch_cpus6.dtb.write_hits            5046679                       # DTB write hits
system.switch_cpus6.dtb.write_misses             9459                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                 254                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva            3979                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries           11224                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults              114                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults          9682                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults             1464                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses        20003866                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses        5056138                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                 24957749                       # DTB hits
system.switch_cpus6.dtb.misses                 102255                       # DTB misses
system.switch_cpus6.dtb.accesses             25060004                       # DTB accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus6.itb.inst_hits           260167652                       # ITB inst hits
system.switch_cpus6.itb.inst_misses              8770                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                 254                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva            3979                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries            5280                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults             4492                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses       260176422                       # ITB inst accesses
system.switch_cpus6.itb.hits                260167652                       # DTB hits
system.switch_cpus6.itb.misses                   8770                       # DTB misses
system.switch_cpus6.itb.accesses            260176422                       # DTB accesses
system.switch_cpus6.numCycles               433958201                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.fetch.icacheStallCycles      9556975                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             796795733                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches          136089530                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     66711661                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles            415850229                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles       12559488                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.TlbCycles            138609                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus6.fetch.MiscStallCycles        52926                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.PendingTrapStallCycles       173414                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.PendingQuiesceStallCycles       378351                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles        16291                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines        260162184                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        53409                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.ItlbSquashes           1935                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    432446539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     1.855361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.070941                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        32903677      7.61%      7.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1       185076274     42.80%     50.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2        26131515      6.04%     56.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3       188335073     43.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    432446539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.313601                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               1.836112                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        26847307                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     42394568                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles        340495535                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles     16591969                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       6117154                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved     19516635                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred       163834                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     748036038                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts     27159389                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       6117154                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        52424016                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles       19462139                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      5758868                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles        331183814                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles     17500542                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     720222820                       # Number of instructions processed by rename
system.switch_cpus6.rename.SquashedInsts     13501320                       # Number of squashed instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents      4818138                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents       5935968                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LQFullEvents         35407                       # Number of times rename has blocked due to LQ full
system.switch_cpus6.rename.SQFullEvents       1749528                       # Number of times rename has blocked due to SQ full
system.switch_cpus6.rename.RenamedOperands   1031078642                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups   3331015634                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups   1000628758                       # Number of integer rename lookups
system.switch_cpus6.rename.fp_rename_lookups         9293                       # Number of floating rename lookups
system.switch_cpus6.rename.CommittedMaps    831028164                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps       200050424                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts       248177                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts       199469                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts         25404398                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     20128304                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      5326815                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads      2945402                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1877740                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         706878398                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded       357685                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        613984894                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued     13872600                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined    125120021                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined    452211216                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved        36060                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    432446539                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     1.419794                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     0.837154                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     83114286     19.22%     19.22% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     99911006     23.10%     42.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2    234714244     54.28%     96.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3     14182650      3.28%     99.88% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       524315      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5           38      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    432446539                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu      183691307     95.47%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult            22      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       6817940      3.54%     99.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite      1903903      0.99%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass          275      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    584060334     95.13%     95.13% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      4414470      0.72%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1537      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     95.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     20282244      3.30%     99.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      5226034      0.85%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     613984894                       # Type of FU issued
system.switch_cpus6.iq.rate                  1.414848                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt          192413172                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.313384                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads   1866667509                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    832350085                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    610282374                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads        34588                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes        12690                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses         9888                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     806375259                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses          22532                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads      2702760                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2265477                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          935                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         6686                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       246921                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads       117745                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked       167813                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       6117154                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles       17441761                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       226506                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    707260165                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     20128304                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      5326815                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts       200348                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        120730                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents        34550                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         6686                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      4418676                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      2718805                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      7137481                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    610759095                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     19983500                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      3123626                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                24082                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            25162746                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches       104823025                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           5179246                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            1.407415                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             610350684                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            610292262                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers        474129146                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers       1325974895                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              1.406339                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.357570                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitSquashedInsts    113019287                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls       321625                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      6056934                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    415377577                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     1.399974                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.156273                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     91156205     21.95%     21.95% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1    158591340     38.18%     60.13% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2    106021428     25.52%     85.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3     35905454      8.64%     94.29% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4     18201165      4.38%     98.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      3963703      0.95%     99.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       650379      0.16%     99.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       461405      0.11%     99.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       426498      0.10%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    415377577                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    577084303                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     581517826                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              22942721                       # Number of memory references committed
system.switch_cpus6.commit.loads             17862827                       # Number of loads committed
system.switch_cpus6.commit.membars             120093                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          99718287                       # Number of branches committed
system.switch_cpus6.commit.fp_insts              9888                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        518111403                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls     13811355                       # Number of function calls committed.
system.switch_cpus6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntAlu    554159680     95.30%     95.30% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntMult      4413888      0.76%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntDiv            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatAdd            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatCmp            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatCvt            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatMult            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatDiv            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatSqrt            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAdd            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAddAcc            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAlu            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdCmp            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdCvt            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMisc            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMult            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMultAcc            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdShift            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdShiftAcc            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdSqrt            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatAdd            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatAlu            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatCmp            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatCvt            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatDiv            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMisc         1537      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMult            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatSqrt            0      0.00%     96.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::MemRead     17862827      3.07%     99.13% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::MemWrite      5079894      0.87%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::total    581517826                       # Class of committed instruction
system.switch_cpus6.commit.bw_lim_events       426498                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads          1109040211                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes         1406136894                       # The number of ROB writes
system.switch_cpus6.timesIdled                  37421                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1511662                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.quiesceCycles            48976093                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus6.committedInsts          577069726                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            581503249                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.cpi                      0.752003                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                0.752003                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      1.329782                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                1.329782                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       769289409                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      417109871                       # number of integer regfile writes
system.switch_cpus6.fp_regfile_reads             7787                       # number of floating regfile reads
system.switch_cpus6.fp_regfile_writes            3008                       # number of floating regfile writes
system.switch_cpus6.cc_regfile_reads       1891710311                       # number of cc regfile reads
system.switch_cpus6.cc_regfile_writes       458431928                       # number of cc regfile writes
system.switch_cpus6.misc_regfile_reads      748624782                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes        281251                       # number of misc regfile writes
system.switch_cpus7.branchPred.lookups      135645413                       # Number of BP lookups
system.switch_cpus7.branchPred.condPredicted     93371537                       # Number of conditional branches predicted
system.switch_cpus7.branchPred.condIncorrect      6173363                       # Number of conditional branches incorrect
system.switch_cpus7.branchPred.BTBLookups     55239836                       # Number of BTB lookups
system.switch_cpus7.branchPred.BTBHits       45243483                       # Number of BTB hits
system.switch_cpus7.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.branchPred.BTBHitPct    81.903724                       # BTB Hit Percentage
system.switch_cpus7.branchPred.usedRAS       21211958                       # Number of times the RAS was used to get a target.
system.switch_cpus7.branchPred.RASInCorrect        46567                       # Number of incorrect RAS predictions.
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits            19248992                       # DTB read hits
system.switch_cpus7.dtb.read_misses             85765                       # DTB read misses
system.switch_cpus7.dtb.write_hits            3830232                       # DTB write hits
system.switch_cpus7.dtb.write_misses             6606                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                 254                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva            3979                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries            8090                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults               96                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults          8342                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults              555                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses        19334757                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses        3836838                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                 23079224                       # DTB hits
system.switch_cpus7.dtb.misses                  92371                       # DTB misses
system.switch_cpus7.dtb.accesses             23171595                       # DTB accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus7.itb.inst_hits           259081449                       # ITB inst hits
system.switch_cpus7.itb.inst_misses              6519                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                 254                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva            3979                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries            3455                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults             3840                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses       259087968                       # ITB inst accesses
system.switch_cpus7.itb.hits                259081449                       # DTB hits
system.switch_cpus7.itb.misses                   6519                       # DTB misses
system.switch_cpus7.itb.accesses            259087968                       # DTB accesses
system.switch_cpus7.numCycles               428138884                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.fetch.icacheStallCycles      8303387                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             793856724                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches          135645413                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     66455441                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles            411844680                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles       12427848                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.TlbCycles             89218                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus7.fetch.MiscStallCycles        52021                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.PendingTrapStallCycles       145236                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.PendingQuiesceStallCycles       349207                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles        13471                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines        259077204                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        35724                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.ItlbSquashes           1179                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    427011144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     1.867697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.062813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        29584688      6.93%      6.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1       184400248     43.18%     50.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2        25951240      6.08%     56.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3       187074968     43.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    427011144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.316826                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               1.854204                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        25813003                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     39656810                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles        339031427                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles     16436729                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       6073165                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved     19395009                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred       141690                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     744276237                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts     26974587                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       6073165                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        51188099                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles       19417038                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4129970                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles        329766540                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles     16436313                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     716639569                       # Number of instructions processed by rename
system.switch_cpus7.rename.SquashedInsts     13471798                       # Number of squashed instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents      4910473                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents       6020676                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LQFullEvents         26630                       # Number of times rename has blocked due to LQ full
system.switch_cpus7.rename.SQFullEvents        581508                       # Number of times rename has blocked due to SQ full
system.switch_cpus7.rename.RenamedOperands   1028952301                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups   3313446810                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    995970843                       # Number of integer rename lookups
system.switch_cpus7.rename.fp_rename_lookups         4717                       # Number of floating rename lookups
system.switch_cpus7.rename.CommittedMaps    829220775                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps       199731526                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts       179243                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts       141353                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts         25204578                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     19510685                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      4054254                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads      3033493                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1736356                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         703404848                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded       264617                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        610473830                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued     13854650                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined    124805459                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined    451299458                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved        25392                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    427011144                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     1.429644                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     0.830062                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     79628404     18.65%     18.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     98997351     23.18%     41.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2    234132039     54.83%     96.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3     13801047      3.23%     99.89% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       452255      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5           48      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    427011144                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu      183470741     95.93%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult            22      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     95.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead       6623319      3.46%     99.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite      1157618      0.61%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass          120      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    582483019     95.41%     95.41% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      4412149      0.72%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            1      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          967      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     96.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     19596752      3.21%     99.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      3980822      0.65%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     610473830                       # Type of FU issued
system.switch_cpus7.iq.rate                  1.425878                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt          191251700                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.313284                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads   1853045742                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    828471604                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    606937047                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads        19412                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes         7472                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses         5104                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     801712987                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses          12423                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads      2868969                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2205723                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          555                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         4168                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       189295                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads       108190                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked        43270                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       6073165                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles       17601975                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       212060                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    703700923                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     19510685                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      4054254                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts       146260                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        119788                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents        21120                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         4168                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      4409104                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      2700686                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      7109790                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    607294798                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     19318441                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      3086699                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                31458                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            23263684                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches       104579059                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           3945243                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            1.418453                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             606984894                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            606942151                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers        473190111                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers       1324514012                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              1.417629                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.357256                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitSquashedInsts    112712049                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls       239225                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      6032604                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    410008366                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     1.410451                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.150037                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     87498085     21.34%     21.34% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1    157478732     38.41%     59.75% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2    105685101     25.78%     85.53% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3     35763484      8.72%     94.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4     18303446      4.46%     98.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      3878079      0.95%     99.66% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       608001      0.15%     99.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       442389      0.11%     99.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       351049      0.09%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    410008366                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    575411758                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     578296686                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              21169921                       # Number of memory references committed
system.switch_cpus7.commit.loads             17304962                       # Number of loads committed
system.switch_cpus7.commit.membars              94913                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          99491794                       # Number of branches committed
system.switch_cpus7.commit.fp_insts              5104                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        515009623                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls     13745757                       # Number of function calls committed.
system.switch_cpus7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntAlu    552713902     95.58%     95.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntMult      4411896      0.76%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntDiv            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatAdd            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatCmp            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatCvt            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatMult            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatDiv            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatSqrt            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAdd            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAddAcc            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAlu            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdCmp            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdCvt            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMisc            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMult            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMultAcc            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdShift            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdShiftAcc            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdSqrt            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatAdd            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatAlu            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatCmp            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatCvt            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatDiv            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMisc          967      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMult            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatSqrt            0      0.00%     96.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::MemRead     17304962      2.99%     99.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::MemWrite      3864959      0.67%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::total    578296686                       # Class of committed instruction
system.switch_cpus7.commit.bw_lim_events       351049                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads          1100353808                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes         1399013805                       # The number of ROB writes
system.switch_cpus7.timesIdled                  27222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1127740                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.quiesceCycles            54795409                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus7.committedInsts          575390103                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            578275031                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.cpi                      0.744085                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                0.744085                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      1.343933                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                1.343933                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       765015418                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      414967326                       # number of integer regfile writes
system.switch_cpus7.fp_regfile_reads             3415                       # number of floating regfile reads
system.switch_cpus7.fp_regfile_writes            2720                       # number of floating regfile writes
system.switch_cpus7.cc_regfile_reads       1879524709                       # number of cc regfile reads
system.switch_cpus7.cc_regfile_writes       458736447                       # number of cc regfile writes
system.switch_cpus7.misc_regfile_reads      738118027                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes        211763                       # number of misc regfile writes
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     2                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                       8192                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            2                       # Number of DMA write transactions.
system.l2.prefetcher.prefetcher.num_hwpf_identified     11987343                       # number of hwpf identified
system.l2.prefetcher.prefetcher.num_hwpf_already_in_mshr       609863                       # number of hwpf that were already in mshr
system.l2.prefetcher.prefetcher.num_hwpf_already_in_cache     10283784                       # number of hwpf that were already in the cache
system.l2.prefetcher.prefetcher.num_hwpf_already_in_prefetcher       291932                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.prefetcher.num_hwpf_evicted            0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit        29903                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.prefetcher.num_hwpf_issued       771861                       # number of hwpf issued
system.l2.prefetcher.prefetcher.num_hwpf_span_page       928921                       # number of hwpf spanning a virtual page
system.l2.prefetcher.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.tags.replacements                   2049377                       # number of replacements
system.l2.tags.tagsinuse                 32456.506109                       # Cycle average of tags in use
system.l2.tags.total_refs                     4937846                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2082127                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.371539                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              3214482864000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3917.571910                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker    11.123087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.itb.walker     1.677757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    67.542558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  2817.437774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.dtb.walker     6.258847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.itb.walker     0.609575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    95.706442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  2900.444630                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.dtb.walker     7.729743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.itb.walker     0.325420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   135.792340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  3079.745770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker     7.015142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.itb.walker     0.519934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    94.559960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  2884.423997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.dtb.walker     6.152460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.itb.walker     0.491171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst    72.238613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data  2885.987722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.dtb.walker     7.967905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.itb.walker     1.979220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst    86.183464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data  2918.080924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.dtb.walker     9.742776                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.itb.walker     1.886589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   158.291909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data  3047.622741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.dtb.walker     7.565695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.itb.walker     0.995115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst   110.426601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data  2913.260602                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher  4198.873479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.155279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.034676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst         0.008444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data         0.025853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst         0.031057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data         0.018927                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.119555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.itb.walker     0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.002061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.085981                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.dtb.walker     0.000191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.itb.walker     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.002921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.088515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.dtb.walker     0.000236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.itb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.004144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.093986                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.itb.walker     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.002886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.088026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.dtb.walker     0.000188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.itb.walker     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.002205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.088073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.dtb.walker     0.000243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.itb.walker     0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.002630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.089053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.dtb.walker     0.000297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.itb.walker     0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.004831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.093006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.dtb.walker     0.000231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.itb.walker     0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.003370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.088906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.128139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990494                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2664                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30022                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         2137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          510                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          610                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5438                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        19937                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3970                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.081299                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.001953                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.916199                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  57638257                       # Number of tag accesses
system.l2.tags.data_accesses                 57638257                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.dtb.walker       145416                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.itb.walker         5630                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.inst        74778                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data       220635                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.dtb.walker       144764                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.itb.walker         5307                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst       112922                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data       219690                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.dtb.walker       168784                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.itb.walker         9658                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       385946                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       320642                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.dtb.walker       143588                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.itb.walker         3768                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst        89473                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data       215633                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.dtb.walker       141491                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.itb.walker         3740                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst        90667                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data       216970                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.dtb.walker       147361                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.itb.walker         6297                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst       118151                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data       225648                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.dtb.walker       151444                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.itb.walker         9697                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst       220798                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data       275024                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.dtb.walker       145402                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.itb.walker         6157                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst       138443                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data       230901                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst                   1                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 4394826                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           597453                       # number of Writeback hits
system.l2.Writeback_hits::total                597453                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data         3250                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          497                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          573                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          488                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data          463                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data          699                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data         1339                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data          900                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 8209                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          125                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          122                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          136                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          135                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data          109                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data          117                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data          221                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus7.data          141                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1106                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        44233                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        19346                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        51882                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        14372                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data        13913                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data        27107                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data        67561                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data        21368                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                259782                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker       145416                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker         5630                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst        74778                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       264868                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker       144764                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker         5307                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       112922                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       239036                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker       168784                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker         9658                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       385946                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       372524                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker       143588                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker         3768                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst        89473                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       230005                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.dtb.walker       141491                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.itb.walker         3740                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst        90667                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data       230883                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.dtb.walker       147361                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.itb.walker         6297                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst       118151                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data       252755                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.dtb.walker       151444                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.itb.walker         9697                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst       220798                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data       342585                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.dtb.walker       145402                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.itb.walker         6157                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst       138443                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data       252269                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4654608                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker       145416                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker         5630                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst        74778                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       264868                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker       144764                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker         5307                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       112922                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       239036                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker       168784                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker         9658                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       385946                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       372524                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker       143588                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker         3768                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst        89473                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       230005                       # number of overall hits
system.l2.overall_hits::switch_cpus4.dtb.walker       141491                       # number of overall hits
system.l2.overall_hits::switch_cpus4.itb.walker         3740                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst        90667                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data       230883                       # number of overall hits
system.l2.overall_hits::switch_cpus5.dtb.walker       147361                       # number of overall hits
system.l2.overall_hits::switch_cpus5.itb.walker         6297                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst       118151                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data       252755                       # number of overall hits
system.l2.overall_hits::switch_cpus6.dtb.walker       151444                       # number of overall hits
system.l2.overall_hits::switch_cpus6.itb.walker         9697                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst       220798                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data       342585                       # number of overall hits
system.l2.overall_hits::switch_cpus7.dtb.walker       145402                       # number of overall hits
system.l2.overall_hits::switch_cpus7.itb.walker         6157                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst       138443                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data       252269                       # number of overall hits
system.l2.overall_hits::cpu0.inst                   1                       # number of overall hits
system.l2.overall_hits::total                 4654608                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.dtb.walker          827                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.itb.walker          188                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.inst         6063                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data       186786                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.dtb.walker          543                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.itb.walker          108                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         8237                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data       187246                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.dtb.walker          552                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.itb.walker           78                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        13235                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data       200849                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.dtb.walker          520                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.itb.walker          107                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         7630                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data       182378                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.dtb.walker          488                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.itb.walker           84                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst         6841                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data       182883                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.dtb.walker          688                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.itb.walker          245                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst         7841                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data       183799                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.dtb.walker          882                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.itb.walker          423                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst        12784                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data       192118                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.dtb.walker          602                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.itb.walker          143                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst         9439                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data       188131                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1582751                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data         2867                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         3238                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         4739                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         2199                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data         2087                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data         2400                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data         4497                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data         4143                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              26170                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          584                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          612                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          631                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          600                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data          562                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data          629                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data          726                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data          671                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             5015                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         5800                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         2740                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         4530                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         2052                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         2021                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data         3630                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data         7077                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data         3493                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu0.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31346                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker          827                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker          188                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst         6063                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       192586                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker          543                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker          108                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         8237                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       189986                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker          552                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker           78                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        13235                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       205379                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker          520                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker          107                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         7630                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       184430                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.dtb.walker          488                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.itb.walker           84                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst         6841                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data       184904                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.dtb.walker          688                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.itb.walker          245                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst         7841                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data       187429                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.dtb.walker          882                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.itb.walker          423                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst        12784                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data       199195                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.dtb.walker          602                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.itb.walker          143                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst         9439                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data       191624                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::total                1614097                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker          827                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker          188                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst         6063                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       192586                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker          543                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker          108                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         8237                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       189986                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker          552                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker           78                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        13235                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       205379                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker          520                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker          107                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         7630                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       184430                       # number of overall misses
system.l2.overall_misses::switch_cpus4.dtb.walker          488                       # number of overall misses
system.l2.overall_misses::switch_cpus4.itb.walker           84                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst         6841                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data       184904                       # number of overall misses
system.l2.overall_misses::switch_cpus5.dtb.walker          688                       # number of overall misses
system.l2.overall_misses::switch_cpus5.itb.walker          245                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst         7841                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data       187429                       # number of overall misses
system.l2.overall_misses::switch_cpus6.dtb.walker          882                       # number of overall misses
system.l2.overall_misses::switch_cpus6.itb.walker          423                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst        12784                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data       199195                       # number of overall misses
system.l2.overall_misses::switch_cpus7.dtb.walker          602                       # number of overall misses
system.l2.overall_misses::switch_cpus7.itb.walker          143                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst         9439                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data       191624                       # number of overall misses
system.l2.overall_misses::cpu0.inst                 4                       # number of overall misses
system.l2.overall_misses::cpu0.data                 3                       # number of overall misses
system.l2.overall_misses::cpu6.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu6.data                 2                       # number of overall misses
system.l2.overall_misses::cpu7.inst                 3                       # number of overall misses
system.l2.overall_misses::cpu7.data                 3                       # number of overall misses
system.l2.overall_misses::total               1614097                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.dtb.walker     72972986                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.itb.walker     17355989                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.inst    521563792                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  13752416291                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.dtb.walker     44787496                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.itb.walker      9979747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    690282269                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data  13850952784                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.dtb.walker     45354244                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.itb.walker      6835749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   1038194546                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data  14793254777                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.dtb.walker     43795242                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.itb.walker      8348500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    632960566                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data  13439180525                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.dtb.walker     41984745                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.itb.walker      7470250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst    566431341                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data  13415095516                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.dtb.walker     57291748                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.itb.walker     21635250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst    651796551                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data  13593308795                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.dtb.walker     72982486                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.itb.walker     37180240                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst   1055927442                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data  14213160886                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.dtb.walker     49682495                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.itb.walker     13464242                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst    790119220                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data  13859328873                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    117415095583                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      4905824                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      4596335                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      4929260                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      2774398                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus4.data      3305864                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus5.data      4571317                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus6.data      8308076                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus7.data      8543614                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     41934688                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       847970                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       117494                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       729963                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data       254489                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus4.data        90496                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus5.data       330486                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus6.data       899955                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus7.data      1041964                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4312817                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    509834922                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    227596709                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    288337538                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    168341818                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data    161519510                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data    273213841                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data    511207576                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data    238636555                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2378688469                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker     72972986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker     17355989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    521563792                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  14262251213                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker     44787496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker      9979747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    690282269                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  14078549493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker     45354244                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker      6835749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   1038194546                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  15081592315                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker     43795242                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker      8348500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    632960566                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  13607522343                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.dtb.walker     41984745                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.itb.walker      7470250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst    566431341                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data  13576615026                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.dtb.walker     57291748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.itb.walker     21635250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst    651796551                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data  13866522636                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.dtb.walker     72982486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.itb.walker     37180240                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst   1055927442                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data  14724368462                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.dtb.walker     49682495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.itb.walker     13464242                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst    790119220                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data  14097965428                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     119793784052                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker     72972986                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker     17355989                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    521563792                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  14262251213                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker     44787496                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker      9979747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    690282269                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  14078549493                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker     45354244                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker      6835749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   1038194546                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  15081592315                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker     43795242                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker      8348500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    632960566                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  13607522343                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.dtb.walker     41984745                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.itb.walker      7470250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst    566431341                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data  13576615026                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.dtb.walker     57291748                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.itb.walker     21635250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst    651796551                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data  13866522636                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.dtb.walker     72982486                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.itb.walker     37180240                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst   1055927442                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data  14724368462                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.dtb.walker     49682495                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.itb.walker     13464242                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst    790119220                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data  14097965428                       # number of overall miss cycles
system.l2.overall_miss_latency::total    119793784052                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.dtb.walker       146243                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.itb.walker         5818                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.inst        80841                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data       407421                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.dtb.walker       145307                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.itb.walker         5415                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst       121159                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data       406936                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.dtb.walker       169336                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.itb.walker         9736                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       399181                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       521491                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.dtb.walker       144108                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.itb.walker         3875                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst        97103                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data       398011                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.dtb.walker       141979                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.itb.walker         3824                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst        97508                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data       399853                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.dtb.walker       148049                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.itb.walker         6542                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst       125992                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data       409447                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.dtb.walker       152326                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.itb.walker        10120                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst       233582                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data       467142                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.dtb.walker       146004                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.itb.walker         6300                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst       147882                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data       419032                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst               5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst               1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data               1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst               3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             5977577                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       597453                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            597453                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         6117                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         3735                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         5312                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         2687                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data         2550                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data         3099                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data         5836                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data         5043                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            34379                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          709                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          734                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          767                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          735                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data          671                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data          746                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data          947                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data          812                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6121                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        50033                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        22086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        56412                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        16424                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data        15934                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data        30737                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data        74638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data        24861                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            291128                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker       146243                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker         5818                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst        80841                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       457454                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker       145307                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         5415                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       121159                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       429022                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker       169336                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker         9736                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       399181                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       577903                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker       144108                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker         3875                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst        97103                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       414435                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.dtb.walker       141979                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.itb.walker         3824                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst        97508                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data       415787                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.dtb.walker       148049                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.itb.walker         6542                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst       125992                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data       440184                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.dtb.walker       152326                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.itb.walker        10120                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst       233582                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data       541780                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.dtb.walker       146004                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.itb.walker         6300                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst       147882                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data       443893                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6268705                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker       146243                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker         5818                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        80841                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       457454                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker       145307                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         5415                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       121159                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       429022                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker       169336                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker         9736                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       399181                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       577903                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker       144108                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker         3875                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst        97103                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       414435                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.dtb.walker       141979                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.itb.walker         3824                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst        97508                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data       415787                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.dtb.walker       148049                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.itb.walker         6542                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst       125992                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data       440184                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.dtb.walker       152326                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.itb.walker        10120                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst       233582                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data       541780                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.dtb.walker       146004                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.itb.walker         6300                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst       147882                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data       443893                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6268705                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.005655                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.itb.walker     0.032314                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.074999                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.458459                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.003737                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.itb.walker     0.019945                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.067985                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.460136                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.003260                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.itb.walker     0.008012                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.033155                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.385144                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.003608                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.itb.walker     0.027613                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.078576                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.458224                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.dtb.walker     0.003437                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.itb.walker     0.021967                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.070158                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.457376                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.dtb.walker     0.004647                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.itb.walker     0.037450                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.062234                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.448896                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.dtb.walker     0.005790                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.itb.walker     0.041798                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.054730                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.411263                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.dtb.walker     0.004123                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.itb.walker     0.022698                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.063828                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.448966                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.800000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.264781                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.468694                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.866934                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.892131                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.818385                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.818431                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.774443                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.770562                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.821535                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.761221                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.823695                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.833787                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.822686                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.816327                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.837556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.843164                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.766631                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data     0.826355                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.819311                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.115923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.124060                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.080302                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.124939                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.126836                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.118099                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.094818                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.140501                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.107671                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.005655                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.032314                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.074999                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.420995                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.003737                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.019945                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.067985                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.442835                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.003260                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.008012                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.033155                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.355387                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.003608                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.027613                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.078576                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.445016                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.dtb.walker     0.003437                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.itb.walker     0.021967                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.070158                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.444708                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.dtb.walker     0.004647                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.itb.walker     0.037450                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.062234                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.425797                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.dtb.walker     0.005790                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.itb.walker     0.041798                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.054730                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.367668                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.dtb.walker     0.004123                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.itb.walker     0.022698                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.063828                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.431690                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.800000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.257485                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.005655                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.032314                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.074999                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.420995                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.003737                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.019945                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.067985                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.442835                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.003260                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.008012                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.033155                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.355387                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.003608                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.027613                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.078576                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.445016                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.dtb.walker     0.003437                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.itb.walker     0.021967                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.070158                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.444708                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.dtb.walker     0.004647                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.itb.walker     0.037450                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.062234                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.425797                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.dtb.walker     0.005790                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.itb.walker     0.041798                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.054730                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.367668                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.dtb.walker     0.004123                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.itb.walker     0.022698                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.063828                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.431690                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.800000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.257485                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 88238.193470                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 92319.090426                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 86024.046182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 73626.590274                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 82481.576427                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 92405.064815                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 83802.630691                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 73971.955524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 82163.485507                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 87637.807692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 78443.108878                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 73653.614292                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 84221.619231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 78023.364486                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 82956.823853                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 73688.605671                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.dtb.walker 86034.313525                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.itb.walker 88931.547619                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 82799.494372                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 73353.430970                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.dtb.walker 83272.889535                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.itb.walker 88307.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 83126.712282                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 73957.468729                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.dtb.walker 82746.582766                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.itb.walker 87896.548463                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 82597.578379                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 73981.411872                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.dtb.walker 82529.061462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.itb.walker 94155.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 83707.937281                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 73668.501592                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 74184.186636                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1711.134984                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1419.498147                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  1040.147710                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1261.663483                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus4.data  1584.026833                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus5.data  1904.715417                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus6.data  1847.470758                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus7.data  2062.180545                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1602.395415                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  1452.003425                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data   191.983660                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  1156.835182                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data   424.148333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus4.data   161.024911                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus5.data   525.414944                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus6.data  1239.607438                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus7.data  1552.852459                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   859.983450                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 87902.572759                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 83064.492336                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 63650.670640                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 82037.923002                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 79920.588817                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 75265.520937                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 72235.067967                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 68318.509877                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75884.912557                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 88238.193470                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 92319.090426                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 86024.046182                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 74056.531695                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 82481.576427                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 92405.064815                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 83802.630691                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 74103.089138                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 82163.485507                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 87637.807692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 78443.108878                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 73432.981537                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 84221.619231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 78023.364486                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 82956.823853                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 73781.501616                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.dtb.walker 86034.313525                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.itb.walker 88931.547619                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 82799.494372                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 73425.209979                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.dtb.walker 83272.889535                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.itb.walker 88307.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 83126.712282                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 73982.802213                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.dtb.walker 82746.582766                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.itb.walker 87896.548463                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 82597.578379                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 73919.367765                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.dtb.walker 82529.061462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.itb.walker 94155.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 83707.937281                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 73570.979773                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74217.214983                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 88238.193470                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 92319.090426                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 86024.046182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 74056.531695                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 82481.576427                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 92405.064815                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 83802.630691                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 74103.089138                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 82163.485507                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 87637.807692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 78443.108878                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 73432.981537                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 84221.619231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 78023.364486                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 82956.823853                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 73781.501616                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.dtb.walker 86034.313525                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.itb.walker 88931.547619                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 82799.494372                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 73425.209979                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.dtb.walker 83272.889535                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.itb.walker 88307.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 83126.712282                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 73982.802213                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.dtb.walker 82746.582766                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.itb.walker 87896.548463                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 82597.578379                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 73919.367765                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.dtb.walker 82529.061462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.itb.walker 94155.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 83707.937281                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 73570.979773                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74217.214983                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             500823                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets            18420                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     28158                       # number of cycles access was blocked
system.l2.blocked::no_targets                     154                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      17.786171                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   119.610390                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               253745                       # number of writebacks
system.l2.writebacks::total                    253745                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.dtb.walker           44                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.itb.walker           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.inst          992                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data          332                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.dtb.walker           26                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.itb.walker           11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst         1736                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data          574                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.dtb.walker           33                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.itb.walker           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst         3324                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data          988                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.dtb.walker           25                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.itb.walker           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst         1595                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data          510                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.dtb.walker           19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.itb.walker           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.inst         1549                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.data          568                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.dtb.walker           27                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.itb.walker           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.inst         1841                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.data          518                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.dtb.walker           37                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.itb.walker           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.inst         2550                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.data          622                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.dtb.walker           31                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.itb.walker           12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.inst         2038                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.data          676                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              20766                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data         3146                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data          171                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data          498                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data          143                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus4.data          119                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus5.data          355                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus6.data          806                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus7.data          207                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             5445                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker           44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.itb.walker           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          992                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data         3478                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker           26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker           11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst         1736                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data          745                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker           33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.itb.walker           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst         3324                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data         1486                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker           25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.itb.walker           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         1595                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data          653                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.dtb.walker           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.itb.walker           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.inst         1549                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.data          687                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.dtb.walker           27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.itb.walker           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.inst         1841                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.data          873                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.dtb.walker           37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.itb.walker           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.inst         2550                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.data         1428                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.dtb.walker           31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.itb.walker           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.inst         2038                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.data          883                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               26211                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker           44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.itb.walker           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          992                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data         3478                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker           26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker           11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst         1736                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data          745                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker           33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.itb.walker           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst         3324                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data         1486                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker           25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.itb.walker           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         1595                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data          653                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.dtb.walker           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.itb.walker           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.inst         1549                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.data          687                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.dtb.walker           27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.itb.walker           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.inst         1841                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.data          873                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.dtb.walker           37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.itb.walker           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.inst         2550                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.data         1428                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.dtb.walker           31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.itb.walker           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.inst         2038                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.data          883                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              26211                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.dtb.walker          783                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.itb.walker          172                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         5071                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data       186454                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.dtb.walker          517                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.itb.walker           97                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         6501                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data       186672                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.dtb.walker          519                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.itb.walker           62                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         9911                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data       199861                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.dtb.walker          495                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.itb.walker           92                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         6035                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data       181868                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.dtb.walker          469                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.itb.walker           74                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst         5292                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data       182315                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.dtb.walker          661                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.itb.walker          229                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst         6000                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data       183281                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.dtb.walker          845                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.itb.walker          408                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst        10234                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data       191496                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.dtb.walker          571                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.itb.walker          131                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst         7401                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data       187455                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1561972                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher       771857                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         771857                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         2867                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         3238                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         4739                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         2199                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus4.data         2087                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus5.data         2400                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus6.data         4497                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus7.data         4143                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         26170                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          584                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          612                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data          631                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          600                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus4.data          562                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus5.data          629                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus6.data          726                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus7.data          671                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         5015                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         2654                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         2569                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         4032                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         1909                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data         1902                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data         3275                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data         6271                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data         3286                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25898                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker          783                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker          172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         5071                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data       189108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker          517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker           97                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         6501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       189241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker          519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker           62                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         9911                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       203893                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker          495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         6035                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       183777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.dtb.walker          469                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.itb.walker           74                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst         5292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data       184217                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.dtb.walker          661                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.itb.walker          229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst         6000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data       186556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.dtb.walker          845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.itb.walker          408                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst        10234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data       197767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.dtb.walker          571                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.itb.walker          131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst         7401                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data       190741                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1587870                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker          783                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker          172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         5071                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data       189108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker          517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker           97                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         6501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       189241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker          519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker           62                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         9911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       203893                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker          495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         6035                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       183777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.dtb.walker          469                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.itb.walker           74                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst         5292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data       184217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.dtb.walker          661                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.itb.walker          229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst         6000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data       186556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.dtb.walker          845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.itb.walker          408                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst        10234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data       197767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.dtb.walker          571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.itb.walker          131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst         7401                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data       190741                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       771857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2359727                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker     62627988                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker     14630245                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    415850151                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data  12130504103                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker     38690750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker      8344748                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    519574438                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data  12206997359                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker     38789252                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker      4968250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    745848208                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data  13011700595                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker     37909747                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker      6317750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    474847931                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data  11839764858                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.dtb.walker     36864499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.itb.walker      5886250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst    419288205                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data  11809764850                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.dtb.walker     49568251                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.itb.walker     18267250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst    475303435                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data  11984300604                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.dtb.walker     63539990                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.itb.walker     32331493                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst    799229659                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data  12524084987                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.dtb.walker     42724247                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.itb.walker     11312744                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst    587730945                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data  12201486217                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 102619049999                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher  41650439314                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  41650439314                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     25833231                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     26312682                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data     35519949                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     17864232                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus4.data     17528122                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus5.data     20522388                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus6.data     34812607                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus7.data     37249105                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    215642316                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      4782993                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      4982011                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      5529748                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      4749495                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus4.data      4898452                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus5.data      5488497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus6.data      5579635                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus7.data      5827046                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     41837877                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    222646315                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    194017455                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    215953628                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    143603608                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data    137829430                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data    209363074                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data    388463025                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data    197974843                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1709851378                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker     62627988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker     14630245                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    415850151                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  12353150418                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker     38690750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker      8344748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    519574438                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  12401014814                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker     38789252                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker      4968250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    745848208                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  13227654223                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker     37909747                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker      6317750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    474847931                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  11983368466                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.dtb.walker     36864499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.itb.walker      5886250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst    419288205                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data  11947594280                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.dtb.walker     49568251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.itb.walker     18267250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst    475303435                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data  12193663678                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.dtb.walker     63539990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.itb.walker     32331493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst    799229659                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data  12912548012                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.dtb.walker     42724247                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.itb.walker     11312744                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst    587730945                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data  12399461060                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 104328901377                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker     62627988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker     14630245                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    415850151                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  12353150418                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker     38690750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker      8344748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    519574438                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  12401014814                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker     38789252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker      4968250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    745848208                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  13227654223                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker     37909747                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker      6317750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    474847931                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  11983368466                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.dtb.walker     36864499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.itb.walker      5886250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst    419288205                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data  11947594280                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.dtb.walker     49568251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.itb.walker     18267250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst    475303435                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data  12193663678                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.dtb.walker     63539990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.itb.walker     32331493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst    799229659                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data  12912548012                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.dtb.walker     42724247                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.itb.walker     11312744                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst    587730945                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data  12399461060                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher  41650439314                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 145979340691                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     10741495                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data      8111748                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      7840997                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data      8017000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus4.data      7082498                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus5.data      8061998                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus6.data      9910002                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus7.data      8057993                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     67823731                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     25463000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      6443253                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      6825504                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      6130501                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus4.data      5807501                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus5.data      6801001                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus6.data      8489005                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus7.data      6643750                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     72603515                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     36204495                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     14555001                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     14666501                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     14147501                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus4.data     12889999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus5.data     14862999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus6.data     18399007                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus7.data     14701743                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    140427246                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.005354                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.029563                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.062728                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.457645                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.003558                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.017913                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.053657                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.458726                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.003065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.006368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.024828                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.383249                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.003435                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.023742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.062150                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.456942                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.dtb.walker     0.003303                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.itb.walker     0.019351                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.054272                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.455955                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.dtb.walker     0.004465                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.itb.walker     0.035005                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.047622                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.447631                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.dtb.walker     0.005547                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.itb.walker     0.040316                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.043813                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.409931                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.dtb.walker     0.003911                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.itb.walker     0.020794                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.050047                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.447352                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.261305                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.468694                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.866934                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.892131                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.818385                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus4.data     0.818431                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus5.data     0.774443                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus6.data     0.770562                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus7.data     0.821535                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.761221                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.823695                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.833787                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.822686                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.816327                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus4.data     0.837556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus5.data     0.843164                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus6.data     0.766631                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus7.data     0.826355                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.819311                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.053045                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.116318                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.071474                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.116232                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.119367                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.106549                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.084019                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.132175                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.088957                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.005354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.029563                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.062728                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.413392                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.003558                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.017913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.053657                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.441099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.003065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.006368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.024828                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.352815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.003435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.023742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.062150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.443440                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.dtb.walker     0.003303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.itb.walker     0.019351                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.054272                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.443056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.dtb.walker     0.004465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.itb.walker     0.035005                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.047622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.423814                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.dtb.walker     0.005547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.itb.walker     0.040316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.043813                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.365032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.dtb.walker     0.003911                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.itb.walker     0.020794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.050047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.429700                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.253301                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.005354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.029563                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.062728                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.413392                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.003558                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.017913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.053657                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.441099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.003065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.006368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.024828                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.352815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.003435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.023742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.062150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.443440                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.dtb.walker     0.003303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.itb.walker     0.019351                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.054272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.443056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.dtb.walker     0.004465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.itb.walker     0.035005                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.047622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.423814                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.dtb.walker     0.005547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.itb.walker     0.040316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.043813                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.365032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.dtb.walker     0.003911                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.itb.walker     0.020794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.050047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.429700                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.376430                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 79984.659004                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 85059.563953                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 82005.551371                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 65058.964157                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 74837.040619                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 86028.329897                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 79922.233195                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 65392.760344                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 74738.443160                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 80133.064516                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 75254.586621                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 65103.750081                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 76585.347475                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 68671.195652                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 78682.341508                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 65100.869081                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.dtb.walker 78602.343284                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.itb.walker 79543.918919                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 79230.575397                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 64776.704330                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.dtb.walker 74989.789713                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.itb.walker 79769.650655                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 79217.239167                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 65387.577567                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.dtb.walker 75195.254438                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.itb.walker 79243.855392                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 78095.530487                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 65401.287687                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.dtb.walker 74823.549912                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.itb.walker 86356.824427                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 79412.369274                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 65090.214809                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65698.392800                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 53961.341692                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 53961.341692                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data  9010.544472                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data  8126.214330                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  7495.241401                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data  8123.798090                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus4.data  8398.716818                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus5.data  8550.995000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus6.data  7741.295753                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus7.data  8990.853246                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total  8240.057929                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data  8190.056507                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data  8140.540850                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  8763.467512                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data  7915.825000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus4.data  8716.106762                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus5.data  8725.750397                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus6.data  7685.447658                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus7.data  8684.122206                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total  8342.547757                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 83890.849661                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 75522.559362                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 53559.927579                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 75224.519644                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 72465.525762                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 63927.656183                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 61945.945623                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 60247.974133                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66022.525987                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 79984.659004                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 85059.563953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 82005.551371                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 65323.256647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 74837.040619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 86028.329897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 79922.233195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 65530.275226                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 74738.443160                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 80133.064516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 75254.586621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 64875.470090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 76585.347475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 68671.195652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 78682.341508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 65206.029405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.dtb.walker 78602.343284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.itb.walker 79543.918919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 79230.575397                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 64856.089720                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.dtb.walker 74989.789713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.itb.walker 79769.650655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 79217.239167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 65361.948573                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.dtb.walker 75195.254438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.itb.walker 79243.855392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 78095.530487                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 65291.722138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.dtb.walker 74823.549912                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.itb.walker 86356.824427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 79412.369274                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 65006.794868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65703.679380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 79984.659004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 85059.563953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 82005.551371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 65323.256647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 74837.040619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 86028.329897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 79922.233195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 65530.275226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 74738.443160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 80133.064516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 75254.586621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 64875.470090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 76585.347475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 68671.195652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 78682.341508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 65206.029405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.dtb.walker 78602.343284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.itb.walker 79543.918919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 79230.575397                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 64856.089720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.dtb.walker 74989.789713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.itb.walker 79769.650655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 79217.239167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 65361.948573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.dtb.walker 75195.254438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.itb.walker 79243.855392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 78095.530487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 65291.722138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.dtb.walker 74823.549912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.itb.walker 86356.824427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 79412.369274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 65006.794868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 53961.341692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61862.808999                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                   34                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  34                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 232                       # Transaction distribution
system.iobus.trans_dist::WriteResp                233                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          274                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side          260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total          260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     534                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          222                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio           29                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          251                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side         8208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total         8208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     8459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               203000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy               39000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1158982                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              169000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy              132009                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           2                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          8                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                      47                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       2                       # DTB read accesses
system.cpu0.dtb.write_accesses                      8                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                               10                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                           10                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                          11                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                      27                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                      11                       # ITB inst accesses
system.cpu0.itb.hits                               11                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                           11                       # DTB accesses
system.cpu0.numCycles                              20                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          3                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                          19                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                 34                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_store_insts                         8                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        20                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       10     50.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       2     10.00%     60.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      8     40.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    3534                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            80334                       # number of replacements
system.cpu0.icache.tags.tagsinuse          510.379011                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          281992193                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            80846                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3488.016637                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3212650265000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   510.377821                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.001190                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.996832                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000002                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.996834                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        564233305                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       564233305                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    281992187                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu0.inst            6                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      281992193                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    281992187                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu0.inst            6                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       281992193                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    281992187                       # number of overall hits
system.cpu0.icache.overall_hits::cpu0.inst            6                       # number of overall hits
system.cpu0.icache.overall_hits::total      281992193                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        84031                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu0.inst            5                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        84036                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        84031                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu0.inst            5                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         84036                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        84031                       # number of overall misses
system.cpu0.icache.overall_misses::cpu0.inst            5                       # number of overall misses
system.cpu0.icache.overall_misses::total        84036                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   1255981061                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1255981061                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   1255981061                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1255981061                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   1255981061                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1255981061                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    282076218                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu0.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    282076229                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    282076218                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu0.inst           11                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    282076229                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    282076218                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst           11                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    282076229                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000298                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.454545                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000298                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000298                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.454545                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000298                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000298                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.454545                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000298                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 14946.639466                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14945.750167                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 14946.639466                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14945.750167                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 14946.639466                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14945.750167                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       134221                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             7115                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    18.864512                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         3189                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3189                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         3189                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3189                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         3189                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3189                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst        80842                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        80842                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst        80842                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        80842                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst        80842                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        80842                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst   1054058265                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1054058265                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst   1054058265                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1054058265                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst   1054058265                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1054058265                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000287                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000287                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000287                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000287                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000287                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000287                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 13038.498120                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13038.498120                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 13038.498120                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13038.498120                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 13038.498120                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13038.498120                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           460474                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1018.530898                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           36249685                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           461497                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            78.548040                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3195798402500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data  1018.529712                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.001186                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.994658                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000001                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.994659                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          752                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         74914047                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        74914047                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     22183082                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       22183082                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     12516943                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data            7                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      12516950                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data      1466450                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      1466450                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18260                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18260                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        15392                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        15392                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     34700025                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu0.data            7                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        34700032                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     36166475                       # number of overall hits
system.cpu0.dcache.overall_hits::cpu0.data            7                       # number of overall hits
system.cpu0.dcache.overall_hits::total       36166482                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       191425                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       191427                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       416789                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       416790                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data       394891                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       394891                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         3030                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         3030                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         3135                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3135                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       608214                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        608217                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      1003105                       # number of overall misses
system.cpu0.dcache.overall_misses::cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1003108                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4777158013                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4777158013                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   6258331054                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   6258331054                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     38914087                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     38914087                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     22576501                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     22576501                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data       954499                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       954499                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11035489067                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11035489067                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11035489067                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11035489067                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     22374507                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     22374509                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     12933732                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data            8                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     12933740                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data      1861341                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      1861341                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        18527                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        18527                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     35308239                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     35308249                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     37169580                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     37169590                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008555                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008556                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.032225                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.125000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032225                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.212154                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.212154                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.142320                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.142320                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.169213                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.169213                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017226                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.300000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017226                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.026987                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.300000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.026987                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 24955.768646                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24955.507912                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 15015.585954                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15015.549927                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 12842.933003                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 12842.933003                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  7201.435726                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7201.435726                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 18144.089197                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18143.999702                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 11001.329938                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 11001.297036                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          423                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       962920                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          44940                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    32.538462                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    21.426791                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        87281                       # number of writebacks
system.cpu0.dcache.writebacks::total            87281                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        41902                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        41902                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       337899                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       337899                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         1530                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1530                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       379801                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       379801                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       379801                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       379801                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data       149523                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       149523                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data        78890                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        78890                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data       292639                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       292639                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1500                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1500                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         3135                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3135                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data       228413                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       228413                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data       521052                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       521052                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3648661046                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3648661046                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    993904799                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    993904799                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data  11973513650                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  11973513650                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     13245146                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     13245146                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     16550499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     16550499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data       707501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       707501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4642565845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4642565845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  16616079495                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16616079495                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     13424000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     13424000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     28382496                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     28382496                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     41806496                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     41806496                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006683                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006683                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.006100                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006100                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.157219                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.157219                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.070456                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.070456                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.169213                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.169213                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.006469                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006469                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.014018                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014018                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24402.005350                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24402.005350                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 12598.615781                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 12598.615781                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 40915.645727                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 40915.645727                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data  8830.097333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8830.097333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  5279.266029                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5279.266029                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20325.313555                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20325.313555                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 31889.484149                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 31889.484149                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    4438                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements           120643                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.668708                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          258397780                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           121155                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2132.786761                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     3197741967001                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.668708                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999353                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999353                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          504                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        517168685                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       517168685                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    258397780                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      258397780                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    258397780                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       258397780                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    258397780                       # number of overall hits
system.cpu1.icache.overall_hits::total      258397780                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       125983                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       125983                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       125983                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        125983                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       125983                       # number of overall misses
system.cpu1.icache.overall_misses::total       125983                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst   1775892155                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1775892155                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst   1775892155                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1775892155                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst   1775892155                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1775892155                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    258523763                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    258523763                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    258523763                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    258523763                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    258523763                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    258523763                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000487                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000487                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000487                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000487                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000487                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000487                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 14096.284062                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14096.284062                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 14096.284062                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14096.284062                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 14096.284062                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14096.284062                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       193875                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          186                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs            11339                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    17.098069                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          186                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst         4824                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4824                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst         4824                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4824                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst         4824                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4824                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst       121159                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       121159                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst       121159                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       121159                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst       121159                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       121159                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst   1484065949                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1484065949                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst   1484065949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1484065949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst   1484065949                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1484065949                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000469                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000469                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000469                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000469                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000469                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000469                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 12248.912165                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12248.912165                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 12248.912165                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12248.912165                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 12248.912165                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12248.912165                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           427418                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          990.707105                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18616793                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           428442                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            43.452306                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3214012189250                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   990.707105                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.967487                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.967487                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          741                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         39195622                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        39195622                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     13827762                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       13827762                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3284430                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3284430                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data      1417891                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      1417891                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        28956                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        28956                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        24866                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24866                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17112192                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17112192                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18530083                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18530083                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       188704                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       188704                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       177021                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       177021                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data       402391                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       402391                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         4474                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         4474                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         5280                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5280                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       365725                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        365725                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       768116                       # number of overall misses
system.cpu1.dcache.overall_misses::total       768116                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5202307162                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5202307162                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   2257906775                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2257906775                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     60777150                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     60777150                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     30732011                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     30732011                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data      1077498                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1077498                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7460213937                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7460213937                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7460213937                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7460213937                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     14016466                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14016466                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3461451                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3461451                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data      1820282                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      1820282                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        33430                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        33430                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        30146                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30146                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17477917                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17477917                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19298199                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19298199                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013463                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013463                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.051141                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.051141                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.221060                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.221060                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.133832                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.133832                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.175148                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.175148                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.020925                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.020925                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.039802                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.039802                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27568.610957                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27568.610957                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 12755.022144                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12755.022144                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 13584.521681                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 13584.521681                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5820.456629                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5820.456629                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 20398.424874                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20398.424874                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data  9712.353260                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  9712.353260                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          400                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       385074                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          18824                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    36.363636                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    20.456545                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        46865                       # number of writebacks
system.cpu1.dcache.writebacks::total            46865                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        43904                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        43904                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       129266                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       129266                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         2365                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         2365                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       173170                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       173170                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       173170                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       173170                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       144800                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       144800                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data        47755                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        47755                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data       301460                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       301460                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         2109                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2109                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         5280                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5280                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       192555                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       192555                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       494015                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       494015                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3704518563                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3704518563                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    486073544                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    486073544                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data  12035911974                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  12035911974                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     22246334                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22246334                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     20500989                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     20500989                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data       743502                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       743502                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4190592107                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4190592107                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  16226504081                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  16226504081                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     12159998                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     12159998                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      9421498                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      9421498                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     21581496                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     21581496                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.010331                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010331                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.013796                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.013796                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.165612                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.165612                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.063087                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.063087                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.175148                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.175148                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.011017                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.011017                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.025599                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.025599                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 25583.691733                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25583.691733                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 10178.484850                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 10178.484850                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 39925.402952                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 39925.402952                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 10548.285443                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10548.285443                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  3882.763068                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3882.763068                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21763.091621                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21763.091621                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 32846.176899                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 32846.176899                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    4334                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements           398668                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.506038                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          263975802                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           399180                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           661.295160                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3195976399500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.506038                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999035                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999035                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          413                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           99                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        529178343                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       529178343                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    263975802                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      263975802                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    263975802                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       263975802                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    263975802                       # number of overall hits
system.cpu2.icache.overall_hits::total      263975802                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       413770                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       413770                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       413770                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        413770                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       413770                       # number of overall misses
system.cpu2.icache.overall_misses::total       413770                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   4424785286                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   4424785286                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   4424785286                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   4424785286                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   4424785286                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   4424785286                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    264389572                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    264389572                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    264389572                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    264389572                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    264389572                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    264389572                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.001565                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001565                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.001565                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001565                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.001565                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001565                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 10693.828180                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 10693.828180                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 10693.828180                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 10693.828180                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 10693.828180                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 10693.828180                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       418229                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs            38315                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    10.915542                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        14571                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        14571                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        14571                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        14571                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        14571                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        14571                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       399199                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       399199                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       399199                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       399199                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       399199                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       399199                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   3620947802                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   3620947802                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   3620947802                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   3620947802                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   3620947802                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   3620947802                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.001510                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001510                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.001510                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001510                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.001510                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001510                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst  9070.533248                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  9070.533248                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst  9070.533248                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  9070.533248                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst  9070.533248                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  9070.533248                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           588177                       # number of replacements
system.cpu2.dcache.tags.tagsinuse         1012.754185                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           23921024                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           589200                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            40.599158                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3196094922000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data  1012.754185                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.989018                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.989018                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          725                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          116                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         50940328                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        50940328                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     16931242                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       16931242                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      5348915                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       5348915                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data      1447541                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      1447541                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        80095                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        80095                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        75790                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        75790                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     22280157                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        22280157                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     23727698                       # number of overall hits
system.cpu2.dcache.overall_hits::total       23727698                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       407893                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       407893                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       435089                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       435089                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data       417800                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       417800                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         6173                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         6173                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         6304                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         6304                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       842982                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        842982                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      1260782                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1260782                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8631406997                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8631406997                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   4304848812                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4304848812                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     86762496                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     86762496                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     36178508                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     36178508                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data       905000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       905000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12936255809                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12936255809                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12936255809                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12936255809                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     17339135                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17339135                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      5784004                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5784004                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data      1865341                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      1865341                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        86268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        86268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        82094                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        82094                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     23123139                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     23123139                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     24988480                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     24988480                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.023524                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.023524                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.075223                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.075223                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.223980                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.223980                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.071556                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.071556                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.076790                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.076790                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.036456                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.036456                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.050455                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.050455                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 21160.958872                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 21160.958872                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data  9894.179839                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  9894.179839                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 14055.158918                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 14055.158918                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  5738.976523                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5738.976523                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 15345.826849                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 15345.826849                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 10260.501664                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 10260.501664                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          229                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       649492                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          47478                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    20.818182                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    13.679852                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       125750                       # number of writebacks
system.cpu2.dcache.writebacks::total           125750                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       163182                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       163182                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       343662                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       343662                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         3359                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         3359                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       506844                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       506844                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       506844                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       506844                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       244711                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       244711                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        91427                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        91427                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data       315058                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       315058                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         2814                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         2814                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         6304                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         6304                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       336138                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       336138                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       651196                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       651196                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5083503738                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5083503738                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    814199086                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    814199086                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data  12310544218                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total  12310544218                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     36892498                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     36892498                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     23838492                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     23838492                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data       635000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       635000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5897702824                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5897702824                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  18208247042                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  18208247042                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     11823002                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     11823002                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     10038496                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     10038496                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     21861498                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     21861498                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.014113                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.014113                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.015807                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.015807                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.168901                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.168901                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.032619                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.032619                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.076790                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.076790                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.014537                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.014537                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.026060                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.026060                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20773.499099                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20773.499099                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data  8905.455566                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  8905.455566                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 39073.898197                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 39073.898197                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 13110.340441                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13110.340441                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  3781.486675                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3781.486675                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 17545.480797                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17545.480797                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27961.239077                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27961.239077                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    3988                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements            96591                       # number of replacements
system.cpu3.icache.tags.tagsinuse          497.380473                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          257328113                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            97103                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2650.053170                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     3224001260000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   497.380473                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.971446                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.971446                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          452                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        514956361                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       514956361                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    257328113                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      257328113                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    257328113                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       257328113                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    257328113                       # number of overall hits
system.cpu3.icache.overall_hits::total      257328113                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       101516                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       101516                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       101516                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        101516                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       101516                       # number of overall misses
system.cpu3.icache.overall_misses::total       101516                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst   1520098405                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1520098405                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst   1520098405                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1520098405                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst   1520098405                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1520098405                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    257429629                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    257429629                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    257429629                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    257429629                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    257429629                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    257429629                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000394                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000394                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000394                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000394                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000394                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000394                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 14973.978535                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 14973.978535                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 14973.978535                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 14973.978535                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 14973.978535                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 14973.978535                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       168021                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets           13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs             9812                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    17.124032                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets           13                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         4413                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4413                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         4413                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4413                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         4413                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4413                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst        97103                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        97103                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst        97103                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        97103                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst        97103                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        97103                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst   1269356348                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1269356348                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst   1269356348                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1269356348                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst   1269356348                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1269356348                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000377                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000377                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000377                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000377                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000377                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000377                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 13072.267057                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13072.267057                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 13072.267057                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13072.267057                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 13072.267057                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13072.267057                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           413444                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          966.134740                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17865243                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           414467                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            43.104139                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     3214067021250                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   966.134740                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.943491                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.943491                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          708                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          132                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         37548561                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        37548561                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     13431992                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13431992                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      2958170                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2958170                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data      1412284                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      1412284                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18295                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18295                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        14972                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        14972                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16390162                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16390162                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17802446                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17802446                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       172924                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       172924                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       134974                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       134974                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data       396693                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       396693                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         4233                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         4233                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         4314                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         4314                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       307898                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        307898                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       704591                       # number of overall misses
system.cpu3.dcache.overall_misses::total       704591                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4923729576                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4923729576                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   1608231658                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1608231658                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     58998756                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     58998756                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     26486998                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     26486998                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data      1057500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1057500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   6531961234                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   6531961234                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   6531961234                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   6531961234                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     13604916                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     13604916                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3093144                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3093144                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data      1808977                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      1808977                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        22528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        22528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        19286                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        19286                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16698060                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16698060                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18507037                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18507037                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012710                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012710                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.043637                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.043637                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.219291                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.219291                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.187900                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.187900                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.223686                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.223686                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.018439                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.018439                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.038072                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.038072                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 28473.373135                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 28473.373135                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 11915.121861                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 11915.121861                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 13937.811481                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 13937.811481                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6139.777005                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6139.777005                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 21214.691989                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 21214.691989                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data  9270.571486                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  9270.571486                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          146                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       270777                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               32                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          13805                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     4.562500                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    19.614415                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        41669                       # number of writebacks
system.cpu3.dcache.writebacks::total            41669                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        38160                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        38160                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        94691                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        94691                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         2201                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         2201                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       132851                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       132851                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       132851                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       132851                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       134764                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       134764                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        40283                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        40283                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data       296211                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       296211                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         2032                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         2032                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         4314                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         4314                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       175047                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       175047                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       471258                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       471258                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3597178257                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3597178257                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    366801560                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    366801560                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data  11677933487                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  11677933487                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     18923976                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     18923976                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     18178002                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     18178002                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data       735500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       735500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3963979817                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3963979817                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  15641913304                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  15641913304                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     11856998                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     11856998                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      8969499                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      8969499                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     20826497                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     20826497                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.009906                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.009906                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.013023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.013023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.163745                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.163745                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.090199                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.090199                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.223686                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.223686                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.010483                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.010483                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.025464                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.025464                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 26692.427184                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 26692.427184                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data  9105.616761                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  9105.616761                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 39424.374811                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 39424.374811                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data  9312.980315                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9312.980315                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  4213.723227                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4213.723227                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 22645.231378                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22645.231378                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 33191.825505                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 33191.825505                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                    4258                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements            96997                       # number of replacements
system.cpu4.icache.tags.tagsinuse          488.767288                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          257871998                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            97509                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          2644.596888                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     3224065767000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   488.767288                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.954624                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.954624                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          455                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        516044992                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       516044992                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst    257871998                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      257871998                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst    257871998                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       257871998                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst    257871998                       # number of overall hits
system.cpu4.icache.overall_hits::total      257871998                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst       101743                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       101743                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst       101743                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        101743                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst       101743                       # number of overall misses
system.cpu4.icache.overall_misses::total       101743                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst   1439670759                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total   1439670759                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst   1439670759                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total   1439670759                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst   1439670759                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total   1439670759                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst    257973741                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    257973741                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst    257973741                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    257973741                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst    257973741                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    257973741                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000394                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000394                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000394                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000394                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000394                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000394                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 14150.071838                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 14150.071838                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 14150.071838                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 14150.071838                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 14150.071838                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 14150.071838                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs       158890                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs             9756                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    16.286388                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst         4233                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total         4233                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst         4233                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total         4233                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst         4233                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total         4233                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst        97510                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        97510                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst        97510                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        97510                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst        97510                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        97510                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst   1203065418                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total   1203065418                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst   1203065418                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total   1203065418                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst   1203065418                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total   1203065418                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000378                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000378                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000378                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000378                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000378                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000378                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 12337.867070                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 12337.867070                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 12337.867070                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 12337.867070                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 12337.867070                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 12337.867070                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements           415777                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          950.259908                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           18167244                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           416800                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            43.587438                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     3214481145250                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   950.259908                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.927988                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.927988                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          728                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         38163211                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        38163211                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     13602335                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       13602335                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      3083859                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3083859                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::switch_cpus4.data      1414921                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total      1414921                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        20333                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        20333                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        17039                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        17039                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     16686194                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        16686194                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     18101115                       # number of overall hits
system.cpu4.dcache.overall_hits::total       18101115                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       178339                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       178339                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data       131362                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       131362                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::switch_cpus4.data       399595                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total       399595                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data         3861                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         3861                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data         3885                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         3885                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       309701                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        309701                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       709296                       # number of overall misses
system.cpu4.dcache.overall_misses::total       709296                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   5067781603                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   5067781603                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data   1541393195                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   1541393195                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::switch_cpus4.data     53993789                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     53993789                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::switch_cpus4.data     24732956                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total     24732956                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::switch_cpus4.data       991000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total       991000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   6609174798                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   6609174798                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   6609174798                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   6609174798                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     13780674                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     13780674                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      3215221                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3215221                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::switch_cpus4.data      1814516                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total      1814516                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        24194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        24194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        20924                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        20924                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     16995895                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     16995895                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     18810411                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     18810411                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.012941                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.012941                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.040856                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.040856                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::switch_cpus4.data     0.220221                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.220221                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.159585                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.159585                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.185672                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.185672                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.018222                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.018222                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.037708                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.037708                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 28416.563976                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 28416.563976                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 11733.935194                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 11733.935194                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::switch_cpus4.data 13984.405335                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 13984.405335                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::switch_cpus4.data  6366.269241                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  6366.269241                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 21340.501962                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 21340.501962                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data  9317.936092                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total  9317.936092                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs          411                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets       266590                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets          13527                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    25.687500                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets    19.707991                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        43668                       # number of writebacks
system.cpu4.dcache.writebacks::total            43668                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        42376                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        42376                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data        91953                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total        91953                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::switch_cpus4.data         1902                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total         1902                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       134329                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       134329                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       134329                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       134329                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data       135963                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       135963                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data        39409                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        39409                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::switch_cpus4.data       296689                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total       296689                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::switch_cpus4.data         1959                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         1959                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::switch_cpus4.data         3885                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         3885                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data       175372                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       175372                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data       472061                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       472061                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   3659099189                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   3659099189                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data    354662146                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total    354662146                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::switch_cpus4.data  11607352942                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total  11607352942                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus4.data     19577684                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     19577684                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::switch_cpus4.data     17264044                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total     17264044                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus4.data       687000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total       687000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   4013761335                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   4013761335                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  15621114277                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  15621114277                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus4.data     10646497                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total     10646497                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus4.data      8404000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total      8404000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::switch_cpus4.data     19050497                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total     19050497                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.009866                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.009866                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.012257                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.012257                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::switch_cpus4.data     0.163509                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.163509                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus4.data     0.080970                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.080970                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::switch_cpus4.data     0.185672                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.185672                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.010318                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.010318                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.025096                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.025096                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 26912.462869                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 26912.462869                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data  8999.521581                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total  8999.521581                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus4.data 39122.963581                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 39122.963581                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus4.data  9993.713119                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9993.713119                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus4.data  4443.769369                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  4443.769369                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 22887.127563                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 22887.127563                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 33091.304465                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 33091.304465                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                    4398                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements           125474                       # number of replacements
system.cpu5.icache.tags.tagsinuse          509.853980                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          258209974                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           125986                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          2049.513232                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     3197545848500                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   509.853980                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.995809                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.995809                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          293                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          219                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        516807912                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       516807912                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst    258209974                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      258209974                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst    258209974                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       258209974                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst    258209974                       # number of overall hits
system.cpu5.icache.overall_hits::total      258209974                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst       130979                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       130979                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst       130979                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        130979                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst       130979                       # number of overall misses
system.cpu5.icache.overall_misses::total       130979                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst   1766949974                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total   1766949974                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst   1766949974                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total   1766949974                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst   1766949974                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total   1766949974                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst    258340953                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    258340953                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst    258340953                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    258340953                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst    258340953                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    258340953                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000507                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000507                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000507                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000507                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000507                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000507                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 13490.330312                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 13490.330312                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 13490.330312                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 13490.330312                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 13490.330312                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 13490.330312                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       187428                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs            12353                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs    15.172671                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst         4973                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total         4973                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst         4973                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total         4973                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst         4973                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total         4973                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst       126006                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total       126006                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst       126006                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total       126006                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst       126006                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total       126006                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst   1472362640                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total   1472362640                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst   1472362640                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total   1472362640                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst   1472362640                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total   1472362640                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000488                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000488                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000488                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000488                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000488                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000488                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 11684.861356                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 11684.861356                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 11684.861356                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 11684.861356                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 11684.861356                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 11684.861356                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements           438977                       # number of replacements
system.cpu5.dcache.tags.tagsinuse         1004.820023                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           18646064                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           440001                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            42.377322                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     3201196700000                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data  1004.820023                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.981270                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.981270                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          746                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         39401209                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        39401209                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     13780657                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       13780657                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      3363987                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3363987                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::switch_cpus5.data      1423353                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total      1423353                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        23718                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        23718                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        20411                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        20411                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     17144644                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        17144644                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     18567997                       # number of overall hits
system.cpu5.dcache.overall_hits::total       18567997                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       183771                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       183771                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data       247168                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       247168                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::switch_cpus5.data       407992                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total       407992                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         5064                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         5064                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data         5050                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         5050                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       430939                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        430939                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       838931                       # number of overall misses
system.cpu5.dcache.overall_misses::total       838931                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   5320754475                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   5320754475                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data   3103238811                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   3103238811                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::switch_cpus5.data     69579972                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     69579972                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::switch_cpus5.data     30524497                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total     30524497                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::switch_cpus5.data      1068000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      1068000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   8423993286                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   8423993286                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   8423993286                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   8423993286                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     13964428                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     13964428                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      3611155                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3611155                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::switch_cpus5.data      1831345                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total      1831345                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        28782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        28782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        25461                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        25461                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     17575583                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     17575583                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     19406928                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     19406928                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.013160                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.013160                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.068446                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.068446                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::switch_cpus5.data     0.222783                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.222783                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.175943                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.175943                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.198343                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.198343                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.024519                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.024519                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.043228                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.043228                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 28953.178004                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 28953.178004                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 12555.180327                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 12555.180327                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::switch_cpus5.data 13740.120853                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 13740.120853                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::switch_cpus5.data  6044.454851                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  6044.454851                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 19547.994695                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 19547.994695                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 10041.342239                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 10041.342239                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs           71                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets       614380                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets          28391                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     7.888889                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    21.639956                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        61547                       # number of writebacks
system.cpu5.dcache.writebacks::total            61547                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        44463                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        44463                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data       191332                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total       191332                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::switch_cpus5.data         2848                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total         2848                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       235795                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       235795                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       235795                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       235795                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data       139308                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       139308                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data        55836                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        55836                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::switch_cpus5.data       305181                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total       305181                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::switch_cpus5.data         2216                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         2216                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::switch_cpus5.data         5050                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         5050                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data       195144                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       195144                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data       500325                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       500325                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   3587971878                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   3587971878                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data    577246471                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    577246471                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::switch_cpus5.data  11914873471                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total  11914873471                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus5.data     28860757                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     28860757                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::switch_cpus5.data     20722503                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total     20722503                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus5.data       762000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       762000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   4165218349                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   4165218349                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  16080091820                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  16080091820                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus5.data     12206495                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total     12206495                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus5.data      9966997                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total      9966997                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::switch_cpus5.data     22173492                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total     22173492                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.009976                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.009976                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.015462                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.015462                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::switch_cpus5.data     0.166643                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.166643                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus5.data     0.076993                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.076993                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::switch_cpus5.data     0.198343                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.198343                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.011103                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.011103                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.025781                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.025781                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 25755.677190                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 25755.677190                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 10338.248997                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 10338.248997                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus5.data 39041.989741                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 39041.989741                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus5.data 13023.807310                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13023.807310                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus5.data  4103.465941                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  4103.465941                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 21344.332129                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 21344.332129                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 32139.293099                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 32139.293099                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           6                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          8                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                      30                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       6                       # DTB read accesses
system.cpu6.dtb.write_accesses                      8                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                               14                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                           14                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                           6                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                      10                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       6                       # ITB inst accesses
system.cpu6.itb.hits                                6                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            6                       # DTB accesses
system.cpu6.numCycles                              20                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          6                       # Number of instructions committed
system.cpu6.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                   20                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                          20                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                18                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                  3                       # number of times the CC registers were written
system.cpu6.num_mem_refs                           14                       # number of memory refs
system.cpu6.num_load_insts                          6                       # Number of load instructions
system.cpu6.num_store_insts                         8                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                        20                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                        6     30.00%     30.00% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::MemRead                       6     30.00%     60.00% # Class of executed instruction
system.cpu6.op_class::MemWrite                      8     40.00%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                        20                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                    4435                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements           233071                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.893075                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          259920164                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           233583                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          1112.752914                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     3196579162500                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   511.892996                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::cpu6.inst     0.000079                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.999791                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.000000                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999791                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        520557759                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       520557759                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst    259920159                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::cpu6.inst            5                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      259920164                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst    259920159                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::cpu6.inst            5                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       259920164                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst    259920159                       # number of overall hits
system.cpu6.icache.overall_hits::cpu6.inst            5                       # number of overall hits
system.cpu6.icache.overall_hits::total      259920164                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst       241916                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::cpu6.inst            1                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       241917                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst       241916                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::cpu6.inst            1                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        241917                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst       241916                       # number of overall misses
system.cpu6.icache.overall_misses::cpu6.inst            1                       # number of overall misses
system.cpu6.icache.overall_misses::total       241917                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst   3075133609                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total   3075133609                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst   3075133609                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total   3075133609                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst   3075133609                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total   3075133609                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst    260162075                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::cpu6.inst            6                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    260162081                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst    260162075                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::cpu6.inst            6                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    260162081                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst    260162075                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst            6                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    260162081                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000930                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000930                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000930                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.166667                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000930                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000930                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.166667                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000930                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 12711.575956                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 12711.523411                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 12711.575956                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 12711.523411                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 12711.575956                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 12711.523411                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs       317795                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs            21405                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs    14.846765                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst         8320                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total         8320                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst         8320                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total         8320                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst         8320                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total         8320                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst       233596                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total       233596                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst       233596                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total       233596                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst       233596                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total       233596                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst   2557882100                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total   2557882100                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst   2557882100                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total   2557882100                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst   2557882100                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total   2557882100                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000898                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000898                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000898                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000898                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000898                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000898                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 10950.025257                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 10950.025257                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 10950.025257                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 10950.025257                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 10950.025257                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 10950.025257                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements           545388                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          999.147153                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           20636805                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           546411                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            37.767916                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     3207896728500                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   999.146454                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::cpu6.data     0.000699                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.975729                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.000001                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.975730                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          754                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         44395755                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        44395755                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     14732778                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::cpu6.data            5                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       14732783                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      4298561                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data            7                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       4298568                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::switch_cpus6.data      1453279                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total      1453279                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        55623                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        55623                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        52747                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        52747                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     19031339                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::cpu6.data           12                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        19031351                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     20484618                       # number of overall hits
system.cpu6.dcache.overall_hits::cpu6.data           12                       # number of overall hits
system.cpu6.dcache.overall_hits::total       20484630                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       262450                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::cpu6.data            1                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       262451                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data       589499                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data            1                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       589500                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::switch_cpus6.data       440562                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total       440562                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data         8038                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         8038                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data         6903                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         6903                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       851949                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::cpu6.data            2                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        851951                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data      1292511                       # number of overall misses
system.cpu6.dcache.overall_misses::cpu6.data            2                       # number of overall misses
system.cpu6.dcache.overall_misses::total      1292513                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   7053240804                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   7053240804                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data   6990416096                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   6990416096                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::switch_cpus6.data    115605208                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total    115605208                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::switch_cpus6.data     39374636                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total     39374636                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::switch_cpus6.data      1015000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total      1015000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  14043656900                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  14043656900                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  14043656900                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  14043656900                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     14995228                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::cpu6.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     14995234                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      4888060                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data            8                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      4888068                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::switch_cpus6.data      1893841                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total      1893841                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        63661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        63661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        59650                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        59650                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     19883288                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::cpu6.data           14                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     19883302                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     21777129                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data           14                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     21777143                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.017502                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.166667                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.017502                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.120600                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.125000                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.120600                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::switch_cpus6.data     0.232629                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.232629                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.126263                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.126263                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.115725                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.115725                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.042847                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.142857                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.042848                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.059352                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.142857                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.059352                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 26874.607750                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 26874.505351                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 11858.232323                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 11858.212207                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::switch_cpus6.data 14382.334909                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 14382.334909                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::switch_cpus6.data  5703.988990                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  5703.988990                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 16484.152103                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 16484.113406                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 10865.406097                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 10865.389284                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs          530                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets      1285113                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets          69718                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    22.083333                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    18.433016                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       131666                       # number of writebacks
system.cpu6.dcache.writebacks::total           131666                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        85004                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        85004                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data       481832                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total       481832                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::switch_cpus6.data         5447                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total         5447                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       566836                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       566836                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       566836                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       566836                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data       177446                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       177446                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data       107667                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total       107667                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::switch_cpus6.data       335732                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total       335732                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::switch_cpus6.data         2591                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total         2591                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::switch_cpus6.data         6903                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         6903                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data       285113                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       285113                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data       620845                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       620845                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   4171832563                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   4171832563                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data   1166206484                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   1166206484                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::switch_cpus6.data  12359636779                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total  12359636779                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus6.data     30547524                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total     30547524                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::switch_cpus6.data     25856364                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total     25856364                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus6.data       723000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total       723000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   5338039047                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5338039047                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  17697675826                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  17697675826                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus6.data     14853497                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total     14853497                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus6.data     12344497                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total     12344497                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::switch_cpus6.data     27197994                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total     27197994                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.011833                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.011833                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.022027                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.022026                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::switch_cpus6.data     0.177276                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.177276                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus6.data     0.040700                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.040700                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::switch_cpus6.data     0.115725                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.115725                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.014339                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.014339                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.028509                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.028509                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 23510.434515                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 23510.434515                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 10831.605636                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 10831.605636                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus6.data 36813.996816                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 36813.996816                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus6.data 11789.858742                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11789.858742                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus6.data  3745.670578                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  3745.670578                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 18722.538246                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 18722.538246                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 28505.787799                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 28505.787799                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           4                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          3                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                      29                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       4                       # DTB read accesses
system.cpu7.dtb.write_accesses                      3                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                7                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            7                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                          20                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       9                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                      20                       # ITB inst accesses
system.cpu7.itb.hits                               20                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                           20                       # DTB accesses
system.cpu7.numCycles                              20                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                         20                       # Number of instructions committed
system.cpu7.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                   17                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          2                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                          17                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                 27                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes                  9                       # number of times the CC registers were written
system.cpu7.num_mem_refs                            7                       # number of memory refs
system.cpu7.num_load_insts                          4                       # Number of load instructions
system.cpu7.num_store_insts                         3                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                        20                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.Branches                                5                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                       13     65.00%     65.00% # Class of executed instruction
system.cpu7.op_class::IntMult                       0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::MemRead                       4     20.00%     85.00% # Class of executed instruction
system.cpu7.op_class::MemWrite                      3     15.00%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                        20                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                    4429                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements           147371                       # number of replacements
system.cpu7.icache.tags.tagsinuse          511.858876                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          258923035                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs           147883                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          1750.864095                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     3202363742500                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   511.858748                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::cpu7.inst     0.000128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.999724                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.000000                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.999724                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           91                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        518302113                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       518302113                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst    258923018                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::cpu7.inst           17                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      258923035                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst    258923018                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::cpu7.inst           17                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       258923035                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst    258923018                       # number of overall hits
system.cpu7.icache.overall_hits::cpu7.inst           17                       # number of overall hits
system.cpu7.icache.overall_hits::total      258923035                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst       154075                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::cpu7.inst            3                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total       154078                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst       154075                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::cpu7.inst            3                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total        154078                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst       154075                       # number of overall misses
system.cpu7.icache.overall_misses::cpu7.inst            3                       # number of overall misses
system.cpu7.icache.overall_misses::total       154078                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst   2113800523                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total   2113800523                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst   2113800523                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total   2113800523                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst   2113800523                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total   2113800523                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst    259077093                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::cpu7.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    259077113                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst    259077093                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::cpu7.inst           20                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    259077113                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst    259077093                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst           20                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    259077113                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000595                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.150000                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000595                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000595                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.150000                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000595                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000595                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.150000                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000595                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 13719.295947                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 13719.028823                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 13719.295947                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 13719.028823                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 13719.295947                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 13719.028823                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       226864                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs            14777                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs    15.352507                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst         6191                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total         6191                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst         6191                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total         6191                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst         6191                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total         6191                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst       147884                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total       147884                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst       147884                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total       147884                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst       147884                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total       147884                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst   1752650483                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total   1752650483                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst   1752650483                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total   1752650483                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst   1752650483                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total   1752650483                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000571                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000571                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000571                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000571                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000571                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000571                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 11851.522024                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 11851.522024                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 11851.522024                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 11851.522024                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 11851.522024                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 11851.522024                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements           442150                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          998.749118                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           19181100                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           443174                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            43.281194                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     3214331654250                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   998.727902                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::cpu7.data     0.021216                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.975320                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.000021                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.975341                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          737                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         40420595                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        40420595                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     14132657                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::cpu7.data            2                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       14132659                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      3509910                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data            2                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       3509912                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::switch_cpus7.data      1422980                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total      1422980                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        41111                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        41111                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        37230                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        37230                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     17642567                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::cpu7.data            4                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        17642571                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     19065547                       # number of overall hits
system.cpu7.dcache.overall_hits::cpu7.data            4                       # number of overall hits
system.cpu7.dcache.overall_hits::total       19065551                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       208917                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::cpu7.data            2                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       208919                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data       198242                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data            1                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       198243                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::switch_cpus7.data       406189                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total       406189                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data         4886                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         4886                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data         5167                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         5167                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       407159                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::cpu7.data            3                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        407162                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       813348                       # number of overall misses
system.cpu7.dcache.overall_misses::cpu7.data            3                       # number of overall misses
system.cpu7.dcache.overall_misses::total       813351                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   5674696843                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   5674696843                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data   2407854031                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   2407854031                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::switch_cpus7.data     65993496                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     65993496                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::switch_cpus7.data     31745544                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total     31745544                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::switch_cpus7.data      1254500                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total      1254500                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   8082550874                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   8082550874                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   8082550874                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   8082550874                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     14341574                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::cpu7.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     14341578                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      3708152                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      3708155                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::switch_cpus7.data      1829169                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total      1829169                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        45997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        45997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        42397                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        42397                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     18049726                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::cpu7.data            7                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     18049733                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     19878895                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data            7                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     19878902                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.014567                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.500000                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.014567                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.053461                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.333333                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.053461                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::switch_cpus7.data     0.222062                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.222062                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.106224                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.106224                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.121872                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.121872                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.022558                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.428571                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.022558                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.040915                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.428571                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.040915                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 27162.446536                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 27162.186508                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 12146.033792                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 12145.972524                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::switch_cpus7.data 13506.650839                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 13506.650839                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::switch_cpus7.data  6143.902458                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  6143.902458                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 19851.092261                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 19850.945997                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data  9937.383351                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total  9937.346698                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs           44                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets       422014                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets          21086                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     4.400000                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets    20.013943                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        59007                       # number of writebacks
system.cpu7.dcache.writebacks::total            59007                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        55388                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        55388                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data       145214                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total       145214                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::switch_cpus7.data         2681                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total         2681                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       200602                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       200602                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       200602                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       200602                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data       153529                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       153529                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data        53028                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        53028                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::switch_cpus7.data       303308                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total       303308                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::switch_cpus7.data         2205                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total         2205                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::switch_cpus7.data         5167                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         5167                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data       206557                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       206557                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data       509865                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       509865                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   3891619835                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   3891619835                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data    535152225                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total    535152225                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::switch_cpus7.data  11938048488                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total  11938048488                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus7.data     22220236                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total     22220236                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::switch_cpus7.data     21709456                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total     21709456                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus7.data       950500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total       950500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   4426772060                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   4426772060                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  16364820548                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  16364820548                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus7.data     12093501                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total     12093501                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus7.data      9689497                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total      9689497                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::switch_cpus7.data     21782998                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total     21782998                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.010705                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.010705                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.014300                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.014300                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::switch_cpus7.data     0.165817                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.165817                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus7.data     0.047938                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.047938                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::switch_cpus7.data     0.121872                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.121872                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.011444                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.011444                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.025649                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.025649                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 25347.783383                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 25347.783383                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 10091.880233                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 10091.880233                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus7.data 39359.490973                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 39359.490973                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus7.data 10077.204535                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10077.204535                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus7.data  4201.559125                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  4201.559125                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 21431.237189                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 21431.237189                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 32096.379528                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 32096.379528                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                  114                       # number of replacements
system.iocache.tags.tagsinuse               14.869544                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  130                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3212731564000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    14.869544                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.929346                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.929346                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1178                       # Number of tag accesses
system.iocache.tags.data_accesses                1178                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide          128                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total          128                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide            2                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                2                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::realview.ide            1                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            1                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::realview.ide            2                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 2                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide            2                       # number of overall misses
system.iocache.overall_misses::total                2                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide       218999                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       218999                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::realview.ide       218999                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       218999                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide       218999                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       218999                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide            2                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              2                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide          129                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total          129                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide            2                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               2                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide            2                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              2                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::realview.ide     0.007752                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.007752                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 109499.500000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 109499.500000                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 109499.500000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 109499.500000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 109499.500000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 109499.500000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                        128                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::realview.ide            2                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::realview.ide          128                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total          128                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide            2                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide            2                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide       114999                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       114999                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide     14227992                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total     14227992                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide       114999                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       114999                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide       114999                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       114999                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::realview.ide     0.992248                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.992248                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 57499.500000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 57499.500000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 111156.187500                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 111156.187500                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 57499.500000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 57499.500000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 57499.500000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 57499.500000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
