Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Jul 30 02:36:03 2021


Command Line:  /home/dave/lscc/iCEcube2.2020.12/LSE/bin/lin64/synthesis -f ball_absolute_mv_lse.prj 

Synthesis options:
The -a option is SBTiCE40.
The -t option is VQ100.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : VQ100

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = ball_absolute_mv_Implmnt/ball_absolute_mv.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p ../../common/rtl (searchpath added)
-p /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice (searchpath added)
Verilog design file = ../ball_absolute.v
Verilog design file = ../ball_absolute_mv_vga_top.v
Verilog design file = ../../common/rtl/reset_generator.v
Verilog design file = ../../common/rtl/video_sync_generator.v
Verilog design file = ../../common/rtl/nes_controller.v
Verilog design file = ../../common/rtl/synchronizer.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting ball_absolute_mv_vga_top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

ERROR - synthesis: /home/dave/ls