;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	SUB @121, 106
	SUB 0, 2
	ADD 10, 31
	ADD 10, 31
	ADD 30, 9
	JMN 300, 50
	SPL <-628, 100
	ADD 0, 2
	CMP -0, 0
	CMP -0, 0
	CMP -0, 0
	DJN -1, @-20
	ADD 30, 9
	ADD 30, 9
	SPL 300, 50
	SPL 300, 50
	SPL 300, 50
	JMZ @800, 11
	JMZ @800, 11
	SPL @10, #200
	SPL 0, 102
	SLT @700, 174
	SUB @121, 303
	CMP 0, <740
	CMP 12, @10
	SUB #10, @200
	SUB #0, -0
	SUB 30, 9
	DAT #0, <402
	SPL 0, <402
	DAT #0, <402
	DAT #50, #9
	SPL @-80, 601
	SPL 300, 50
	SUB #12, @201
	SPL 300, 50
	SPL 0, 2
	SPL 300, 50
	SPL 0, 2
	JMP @12, #201
	ADD 210, 30
	DJN -1, @-20
	SPL 0, <402
	DJN -1, @-20
	DJN -1, @-20
	ADD 30, 9
	DJN -1, @-20
