
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000286                       # Number of seconds simulated
sim_ticks                                   285875000                       # Number of ticks simulated
final_tick                                  285875000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 110255                       # Simulator instruction rate (inst/s)
host_op_rate                                   110254                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              315181754                       # Simulator tick rate (ticks/s)
host_mem_usage                                2320960                       # Number of bytes of host memory used
host_seconds                                     0.91                       # Real time elapsed on the host
sim_insts                                      100001                       # Number of instructions simulated
sim_ops                                        100001                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             31744                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            285696                       # Number of bytes read from this memory
system.physmem.bytes_read::total               317440                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        31744                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           31744                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       137728                       # Number of bytes written to this memory
system.physmem.bytes_written::total            137728                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                496                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               4464                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4960                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2152                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2152                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst            111041539                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            999373852                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1110415391                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       111041539                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          111041539                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         481777000                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              481777000                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         481777000                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           111041539                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           999373852                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1592192392                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                           2179                       # number of replacements
system.l2.tagsinuse                       1541.447943                       # Cycle average of tags in use
system.l2.total_refs                              194                       # Total number of references to valid blocks.
system.l2.sampled_refs                           4869                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.039844                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           837.373053                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             341.731508                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             362.343382                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.051109                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.020858                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.022116                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.094083                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                   93                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                   61                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     154                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3244                       # number of Writeback hits
system.l2.Writeback_hits::total                  3244                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                 31                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    31                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                    93                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    92                       # number of demand (read+write) hits
system.l2.demand_hits::total                      185                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   93                       # number of overall hits
system.l2.overall_hits::cpu.data                   92                       # number of overall hits
system.l2.overall_hits::total                     185                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                496                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data               1198                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1694                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             3266                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3266                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 496                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                4464                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4960                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                496                       # number of overall misses
system.l2.overall_misses::cpu.data               4464                       # number of overall misses
system.l2.overall_misses::total                  4960                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     30687196                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    122976028                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       153663224                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    502399308                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     502399308                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      30687196                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     625375336                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        656062532                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     30687196                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    625375336                       # number of overall miss cycles
system.l2.overall_miss_latency::total       656062532                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              589                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data             1259                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1848                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3244                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3244                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3297                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3297                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               589                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              4556                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5145                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              589                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             4556                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5145                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.842105                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.951549                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.916667                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.990598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990598                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.842105                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.979807                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.964043                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.842105                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.979807                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.964043                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 61869.346774                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 102651.108514                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 90710.285714                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 153827.099816                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 153827.099816                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 61869.346774                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 140093.041219                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 132270.671774                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 61869.346774                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 140093.041219                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 132270.671774                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2152                       # number of writebacks
system.l2.writebacks::total                      2152                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           496                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data          1198                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1694                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3266                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3266                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           4464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4960                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          4464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4960                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     23078190                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    105810378                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    128888568                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    456909582                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    456909582                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     23078190                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    562719960                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    585798150                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     23078190                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    562719960                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    585798150                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.842105                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.951549                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.916667                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.990598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.990598                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.842105                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.979807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.964043                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.842105                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.979807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.964043                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 46528.608871                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 88322.519199                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 76085.341204                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 139898.830986                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 139898.830986                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 46528.608871                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 126057.338710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 118104.465726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 46528.608871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 126057.338710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 118104.465726                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                        38762                       # DTB read hits
system.cpu.dtb.read_misses                       2092                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                    40854                       # DTB read accesses
system.cpu.dtb.write_hits                       13515                       # DTB write hits
system.cpu.dtb.write_misses                     10597                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   24112                       # DTB write accesses
system.cpu.dtb.data_hits                        52277                       # DTB hits
system.cpu.dtb.data_misses                      12689                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                    64966                       # DTB accesses
system.cpu.itb.fetch_hits                       10421                       # ITB hits
system.cpu.itb.fetch_misses                        63                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                   10484                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   29                       # Number of system calls
system.cpu.numCycles                           285876                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                    29600                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted              27118                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect               1023                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups                 27732                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                    21224                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                      340                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect                  52                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles              23297                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         208321                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       29600                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              21564                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         61559                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   27103                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                 155491                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1644                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                     10421                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   487                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             267512                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.778735                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.496925                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   205953     76.99%     76.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6645      2.48%     79.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1126      0.42%     79.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    15728      5.88%     85.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    38060     14.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               267512                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.103541                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.728711                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    37107                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                144065                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     51749                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  9344                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  25247                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 1950                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   238                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 205992                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   657                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  25247                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    43755                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  106176                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7154                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     52514                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 32666                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 203320                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  13038                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                 15696                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands              145754                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                291037                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           290905                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               132                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 72278                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    73452                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                148                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             77                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     43868                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                42071                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               26916                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              4734                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              949                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     199162                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 113                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    193328                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               830                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           98743                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        33698                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             15                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        267512                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.722689                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.096395                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              165240     61.77%     61.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               48852     18.26%     80.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               21071      7.88%     87.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               27062     10.12%     98.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                5287      1.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          267512                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 9      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                127934     66.17%     66.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   23      0.01%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  12      0.01%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  10      0.01%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   2      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                41087     21.25%     87.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               24251     12.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 193328                       # Type of FU issued
system.cpu.iq.rate                           0.676265                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             654857                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            297956                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       179254                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 140                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 85                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 193249                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      70                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2844                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        14649                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        13707                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  25247                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   32099                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2409                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              200887                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               157                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 42071                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                26916                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 76                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    846                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     1                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             24                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            262                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          604                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  866                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                192612                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 40854                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               715                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                          1612                       # number of nop insts executed
system.cpu.iew.exec_refs                        64966                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    27868                       # Number of branches executed
system.cpu.iew.exec_stores                      24112                       # Number of stores executed
system.cpu.iew.exec_rate                     0.673761                       # Inst execution rate
system.cpu.iew.wb_sent                         192112                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        179321                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    119273                       # num instructions producing a value
system.cpu.iew.wb_consumers                    149584                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.627268                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.797365                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           98655                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              98                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               786                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       242265                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.418166                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.052775                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       200149     82.62%     82.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        15420      6.36%     88.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         7298      3.01%     91.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         6301      2.60%     94.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        13097      5.41%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       242265                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               101307                       # Number of instructions committed
system.cpu.commit.committedOps                 101307                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          40624                       # Number of memory references committed
system.cpu.commit.loads                         27417                       # Number of loads committed
system.cpu.commit.membars                          34                       # Number of memory barriers committed
system.cpu.commit.branches                      14615                       # Number of branches committed
system.cpu.commit.fp_insts                         63                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     98614                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  214                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                 13097                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                       421655                       # The number of ROB reads
system.cpu.rob.rob_writes                      425220                       # The number of ROB writes
system.cpu.timesIdled                             540                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           18364                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      100001                       # Number of Instructions Simulated
system.cpu.committedOps                        100001                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total                100001                       # Number of Instructions Simulated
system.cpu.cpi                               2.858731                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.858731                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.349806                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.349806                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   277576                       # number of integer regfile reads
system.cpu.int_regfile_writes                  138329                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        56                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       23                       # number of floating regfile writes
system.cpu.misc_regfile_reads                      99                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     72                       # number of misc regfile writes
system.cpu.icache.replacements                    350                       # number of replacements
system.cpu.icache.tagsinuse                214.357649                       # Cycle average of tags in use
system.cpu.icache.total_refs                     9686                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    589                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  16.444822                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     214.357649                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.837335                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.837335                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst         9686                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            9686                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          9686                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             9686                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         9686                       # number of overall hits
system.cpu.icache.overall_hits::total            9686                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          735                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           735                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          735                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            735                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          735                       # number of overall misses
system.cpu.icache.overall_misses::total           735                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     49104704                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49104704                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     49104704                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49104704                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     49104704                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49104704                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        10421                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        10421                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        10421                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        10421                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        10421                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        10421                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.070531                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.070531                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.070531                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.070531                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.070531                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.070531                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 66809.121088                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66809.121088                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 66809.121088                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66809.121088                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 66809.121088                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66809.121088                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          146                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          146                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          146                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          146                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          146                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          146                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          589                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          589                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          589                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          589                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          589                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          589                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     35219030                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35219030                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     35219030                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35219030                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     35219030                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35219030                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.056520                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.056520                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.056520                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.056520                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.056520                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.056520                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 59794.617997                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59794.617997                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 59794.617997                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59794.617997                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 59794.617997                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59794.617997                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   4300                       # number of replacements
system.cpu.dcache.tagsinuse                173.296766                       # Cycle average of tags in use
system.cpu.dcache.total_refs                    43315                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   4556                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                   9.507243                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle              198407364                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     173.296766                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.676940                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.676940                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data        34326                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           34326                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         8927                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           8927                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           28                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           28                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         43253                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            43253                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        43253                       # number of overall hits
system.cpu.dcache.overall_hits::total           43253                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1553                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1553                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         4246                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4246                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         5799                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5799                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         5799                       # number of overall misses
system.cpu.dcache.overall_misses::total          5799                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    169954236                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    169954236                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    671204894                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    671204894                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       418172                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       418172                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    841159130                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    841159130                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    841159130                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    841159130                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        35879                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        35879                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        13173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        49052                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        49052                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        49052                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        49052                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.043284                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.043284                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.322326                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.322326                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.176471                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.176471                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.118221                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.118221                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.118221                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.118221                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 109436.082421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 109436.082421                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 158079.343853                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 158079.343853                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 69695.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69695.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 145052.445249                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 145052.445249                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 145052.445249                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 145052.445249                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        52302                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets        17434                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         3244                       # number of writebacks
system.cpu.dcache.writebacks::total              3244                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          298                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          298                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          949                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          949                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1247                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1247                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1255                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1255                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3297                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3297                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         4552                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4552                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         4552                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4552                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    131347106                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    131347106                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    532726482                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    532726482                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       230690                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       230690                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    664073588                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    664073588                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    664073588                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    664073588                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.034979                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.034979                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.250285                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.250285                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.117647                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.092799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.092799                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.092799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.092799                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 104659.048606                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 104659.048606                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 161579.157416                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 161579.157416                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 57672.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57672.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 145886.113357                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 145886.113357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 145886.113357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 145886.113357                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
