#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fe4aa0043c0 .scope module, "tb_arm" "tb_arm" 2 1;
 .timescale 0 0;
v0x600000018d80_0 .net "ALUControl", 1 0, v0x600000013600_0;  1 drivers
v0x600000018e10_0 .net "ALUResult", 31 0, v0x600000014fc0_0;  1 drivers
v0x600000018ea0_0 .var "CLK", 0 0;
v0x600000018f30_0 .net "Instr", 31 0, L_0x6000019119d0;  1 drivers
v0x600000018fc0_0 .net "PC_out", 31 0, v0x600000016760_0;  1 drivers
v0x600000019050_0 .var "RST", 0 0;
v0x6000000190e0_0 .net "Result", 31 0, L_0x6000003117c0;  1 drivers
v0x600000019170_0 .var "counter", 3 0;
E_0x60000271c180 .event negedge, v0x600000012d00_0;
S_0x7fe498f1e010 .scope module, "uut" "arm" 2 8, 3 4 0, S_0x7fe4aa0043c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /OUTPUT 32 "Result";
    .port_info 3 /OUTPUT 32 "Instr";
    .port_info 4 /OUTPUT 32 "PC_out";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 2 "ALUControl";
v0x6000000182d0_0 .net "ALUControl", 1 0, v0x600000013600_0;  alias, 1 drivers
v0x600000018360_0 .net "ALUFlags", 3 0, v0x600000014f30_0;  1 drivers
v0x6000000183f0_0 .net "ALUResult", 31 0, v0x600000014fc0_0;  alias, 1 drivers
v0x600000018480_0 .net "ALUSrc", 0 0, v0x600000013720_0;  1 drivers
v0x600000018510_0 .net "CLK", 0 0, v0x600000018ea0_0;  1 drivers
v0x6000000185a0_0 .net "Cond", 3 0, L_0x6000003100a0;  1 drivers
v0x600000018630_0 .net "Funct", 5 0, L_0x6000003106e0;  1 drivers
v0x6000000186c0_0 .net "ImmSrc", 1 0, v0x600000013960_0;  1 drivers
v0x600000018750_0 .net "Instr", 31 0, L_0x6000019119d0;  alias, 1 drivers
v0x6000000187e0_0 .net "MemWrite", 0 0, L_0x600001912370;  1 drivers
v0x600000018870_0 .net "MemtoReg", 0 0, v0x600000013a80_0;  1 drivers
v0x600000018900_0 .net "Op", 1 0, L_0x6000003103c0;  1 drivers
v0x600000018990_0 .net "PCSrc", 0 0, L_0x600001912290;  1 drivers
v0x600000018a20_0 .net "PC_out", 31 0, v0x600000016760_0;  alias, 1 drivers
v0x600000018ab0_0 .net "RST", 0 0, v0x600000019050_0;  1 drivers
v0x600000018b40_0 .net "Rd", 3 0, L_0x600000310780;  1 drivers
v0x600000018bd0_0 .net "RegSrc", 1 0, v0x600000013cc0_0;  1 drivers
v0x600000018c60_0 .net "RegWrite", 0 0, L_0x600001912300;  1 drivers
v0x600000018cf0_0 .net "Result", 31 0, L_0x6000003117c0;  alias, 1 drivers
L_0x6000003100a0 .part L_0x6000019119d0, 28, 4;
L_0x6000003103c0 .part L_0x6000019119d0, 26, 2;
L_0x6000003106e0 .part L_0x6000019119d0, 20, 6;
L_0x600000310780 .part L_0x6000019119d0, 12, 4;
S_0x7fe498f1ec10 .scope module, "control_unit_uut" "control_unit" 3 37, 4 4 0, S_0x7fe498f1e010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 4 "Cond";
    .port_info 2 /INPUT 4 "ALUFlags";
    .port_info 3 /INPUT 2 "Op";
    .port_info 4 /INPUT 6 "Funct";
    .port_info 5 /INPUT 4 "Rd";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 1 "RegWrite";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "MemtoReg";
    .port_info 10 /OUTPUT 1 "ALUSrc";
    .port_info 11 /OUTPUT 2 "ImmSrc";
    .port_info 12 /OUTPUT 2 "RegSrc";
    .port_info 13 /OUTPUT 2 "ALUControl";
v0x600000014120_0 .net "ALUControl", 1 0, v0x600000013600_0;  alias, 1 drivers
v0x6000000141b0_0 .net "ALUFlags", 3 0, v0x600000014f30_0;  alias, 1 drivers
v0x600000014240_0 .net "ALUSrc", 0 0, v0x600000013720_0;  alias, 1 drivers
v0x6000000142d0_0 .net "CLK", 0 0, v0x600000018ea0_0;  alias, 1 drivers
v0x600000014360_0 .net "Cond", 3 0, L_0x6000003100a0;  alias, 1 drivers
v0x6000000143f0_0 .net "FlagW", 1 0, v0x600000013840_0;  1 drivers
v0x600000014480_0 .net "Funct", 5 0, L_0x6000003106e0;  alias, 1 drivers
v0x600000014510_0 .net "ImmSrc", 1 0, v0x600000013960_0;  alias, 1 drivers
v0x6000000145a0_0 .net "MemW", 0 0, v0x6000000139f0_0;  1 drivers
v0x600000014630_0 .net "MemWrite", 0 0, L_0x600001912370;  alias, 1 drivers
v0x6000000146c0_0 .net "MemtoReg", 0 0, v0x600000013a80_0;  alias, 1 drivers
v0x600000014750_0 .net "Op", 1 0, L_0x6000003103c0;  alias, 1 drivers
v0x6000000147e0_0 .net "PCS", 0 0, L_0x600001912450;  1 drivers
v0x600000014870_0 .net "PCSrc", 0 0, L_0x600001912290;  alias, 1 drivers
v0x600000014900_0 .net "Rd", 3 0, L_0x600000310780;  alias, 1 drivers
v0x600000014990_0 .net "RegSrc", 1 0, v0x600000013cc0_0;  alias, 1 drivers
v0x600000014a20_0 .net "RegW", 0 0, v0x600000013d50_0;  1 drivers
v0x600000014ab0_0 .net "RegWrite", 0 0, L_0x600001912300;  alias, 1 drivers
S_0x7fe498f1a840 .scope module, "conditional_logic_unit" "conditional_logic" 4 17, 5 1 0, S_0x7fe498f1ec10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 4 "Cond";
    .port_info 2 /INPUT 4 "ALUFlags";
    .port_info 3 /INPUT 2 "FlagW";
    .port_info 4 /INPUT 1 "PCS";
    .port_info 5 /INPUT 1 "RegW";
    .port_info 6 /INPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "PCSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "MemWrite";
L_0x600001912220 .functor BUFZ 4, v0x600000014f30_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600001912290 .functor AND 1, v0x600000012e20_0, L_0x600001912450, C4<1>, C4<1>;
L_0x600001912300 .functor AND 1, v0x600000012e20_0, v0x600000013d50_0, C4<1>, C4<1>;
L_0x600001912370 .functor AND 1, v0x600000012e20_0, v0x6000000139f0_0, C4<1>, C4<1>;
v0x600000012be0_0 .net "ALUFlags", 3 0, v0x600000014f30_0;  alias, 1 drivers
v0x600000012c70_0 .net "C", 0 0, L_0x600000311a40;  1 drivers
v0x600000012d00_0 .net "CLK", 0 0, v0x600000018ea0_0;  alias, 1 drivers
v0x600000012d90_0 .net "Cond", 3 0, L_0x6000003100a0;  alias, 1 drivers
v0x600000012e20_0 .var "CondEx", 0 0;
v0x600000012eb0_0 .net "FlagW", 1 0, v0x600000013840_0;  alias, 1 drivers
v0x600000012f40_0 .var "Flags_NZ", 1 0;
v0x600000012fd0_0 .var "Flags_VC", 1 0;
v0x600000013060_0 .net "MemW", 0 0, v0x6000000139f0_0;  alias, 1 drivers
v0x6000000130f0_0 .net "MemWrite", 0 0, L_0x600001912370;  alias, 1 drivers
v0x600000013180_0 .net "N", 0 0, L_0x600000311860;  1 drivers
v0x600000013210_0 .net "PCS", 0 0, L_0x600001912450;  alias, 1 drivers
v0x6000000132a0_0 .net "PCSrc", 0 0, L_0x600001912290;  alias, 1 drivers
v0x600000013330_0 .net "RegW", 0 0, v0x600000013d50_0;  alias, 1 drivers
v0x6000000133c0_0 .net "RegWrite", 0 0, L_0x600001912300;  alias, 1 drivers
v0x600000013450_0 .net "V", 0 0, L_0x6000003119a0;  1 drivers
v0x6000000134e0_0 .net "Z", 0 0, L_0x600000311900;  1 drivers
v0x600000013570_0 .net *"_ivl_6", 3 0, L_0x600001912220;  1 drivers
E_0x600002708f40/0 .event anyedge, v0x600000012d90_0, v0x6000000134e0_0, v0x600000012c70_0, v0x600000013180_0;
E_0x600002708f40/1 .event anyedge, v0x600000013450_0;
E_0x600002708f40 .event/or E_0x600002708f40/0, E_0x600002708f40/1;
E_0x600002708f80 .event posedge, v0x600000012d00_0;
L_0x600000311860 .part L_0x600001912220, 3, 1;
L_0x600000311900 .part L_0x600001912220, 2, 1;
L_0x6000003119a0 .part L_0x600001912220, 1, 1;
L_0x600000311a40 .part L_0x600001912220, 0, 1;
S_0x7fe498f04080 .scope module, "decoder_unit" "decoder" 4 30, 6 2 0, S_0x7fe498f1ec10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 2 "ALUControl";
L_0x6000019123e0 .functor AND 1, L_0x600000311b80, v0x600000013d50_0, C4<1>, C4<1>;
L_0x600001912450 .functor OR 1, L_0x6000019123e0, v0x6000000137b0_0, C4<0>, C4<0>;
v0x600000013600_0 .var "ALUControl", 1 0;
v0x600000013690_0 .var "ALUOp", 0 0;
v0x600000013720_0 .var "ALUSrc", 0 0;
v0x6000000137b0_0 .var "Branch", 0 0;
v0x600000013840_0 .var "FlagW", 1 0;
v0x6000000138d0_0 .net "Funct", 5 0, L_0x6000003106e0;  alias, 1 drivers
v0x600000013960_0 .var "ImmSrc", 1 0;
v0x6000000139f0_0 .var "MemW", 0 0;
v0x600000013a80_0 .var "MemtoReg", 0 0;
v0x600000013b10_0 .net "Op", 1 0, L_0x6000003103c0;  alias, 1 drivers
v0x600000013ba0_0 .net "PCS", 0 0, L_0x600001912450;  alias, 1 drivers
v0x600000013c30_0 .net "Rd", 3 0, L_0x600000310780;  alias, 1 drivers
v0x600000013cc0_0 .var "RegSrc", 1 0;
v0x600000013d50_0 .var "RegW", 0 0;
v0x600000013de0_0 .net *"_ivl_0", 31 0, L_0x600000311ae0;  1 drivers
L_0x7fe4b0068200 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000013e70_0 .net *"_ivl_3", 27 0, L_0x7fe4b0068200;  1 drivers
L_0x7fe4b0068248 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x600000013f00_0 .net/2u *"_ivl_4", 31 0, L_0x7fe4b0068248;  1 drivers
v0x600000014000_0 .net *"_ivl_6", 0 0, L_0x600000311b80;  1 drivers
v0x600000014090_0 .net *"_ivl_9", 0 0, L_0x6000019123e0;  1 drivers
E_0x600002708fc0 .event anyedge, v0x600000013b10_0, v0x6000000138d0_0, v0x600000013690_0;
L_0x600000311ae0 .concat [ 4 28 0 0], L_0x600000310780, L_0x7fe4b0068200;
L_0x600000311b80 .cmp/eq 32, L_0x600000311ae0, L_0x7fe4b0068248;
S_0x7fe498f05b20 .scope module, "datapath_uut" "datapath" 3 19, 7 10 0, S_0x7fe498f1e010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "PCSrc";
    .port_info 3 /INPUT 1 "MemtoReg";
    .port_info 4 /INPUT 1 "MemWrite";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /INPUT 2 "RegSrc";
    .port_info 8 /INPUT 2 "ImmSrc";
    .port_info 9 /INPUT 2 "ALUControl";
    .port_info 10 /OUTPUT 4 "ALUFlags";
    .port_info 11 /OUTPUT 32 "Result";
    .port_info 12 /OUTPUT 32 "Instr";
    .port_info 13 /OUTPUT 32 "PC_out";
    .port_info 14 /OUTPUT 32 "ALUResult";
v0x600000017450_0 .net "ALUControl", 1 0, v0x600000013600_0;  alias, 1 drivers
v0x6000000174e0_0 .net "ALUFlags", 3 0, v0x600000014f30_0;  alias, 1 drivers
v0x600000017570_0 .net "ALUResult", 31 0, v0x600000014fc0_0;  alias, 1 drivers
v0x600000017600_0 .net "ALUSrc", 0 0, v0x600000013720_0;  alias, 1 drivers
v0x600000017690_0 .net "CLK", 0 0, v0x600000018ea0_0;  alias, 1 drivers
v0x600000017720_0 .net "ExtImm", 31 0, v0x600000015680_0;  1 drivers
v0x6000000177b0_0 .net "ImmSrc", 1 0, v0x600000013960_0;  alias, 1 drivers
v0x600000017840_0 .net "Instr", 31 0, L_0x6000019119d0;  alias, 1 drivers
v0x6000000178d0_0 .net "MemWrite", 0 0, L_0x600001912370;  alias, 1 drivers
v0x600000017960_0 .net "MemtoReg", 0 0, v0x600000013a80_0;  alias, 1 drivers
v0x6000000179f0_0 .net "PCPlus4", 31 0, L_0x6000003108c0;  1 drivers
v0x600000017a80_0 .net "PCPlus8", 31 0, L_0x600000310960;  1 drivers
v0x600000017b10_0 .net "PCSrc", 0 0, L_0x600001912290;  alias, 1 drivers
v0x600000017ba0_0 .net "PC_in", 31 0, L_0x600000310820;  1 drivers
v0x600000017c30_0 .net "PC_out", 31 0, v0x600000016760_0;  alias, 1 drivers
v0x600000017cc0_0 .net "RA1", 3 0, L_0x600000310b40;  1 drivers
v0x600000017d50_0 .net "RA2", 3 0, L_0x600000310d20;  1 drivers
v0x600000017de0_0 .net "RD1", 31 0, L_0x600000311180;  1 drivers
v0x600000017e70_0 .net "RD2", 31 0, L_0x600000311400;  1 drivers
v0x600000017f00_0 .net "RST", 0 0, v0x600000019050_0;  alias, 1 drivers
v0x600000018000_0 .net "ReadData", 31 0, L_0x600001911960;  1 drivers
v0x600000018090_0 .net "RegSrc", 1 0, v0x600000013cc0_0;  alias, 1 drivers
v0x600000018120_0 .net "RegWrite", 0 0, L_0x600001912300;  alias, 1 drivers
v0x6000000181b0_0 .net "Result", 31 0, L_0x6000003117c0;  alias, 1 drivers
v0x600000018240_0 .net "SrcB", 31 0, L_0x6000003115e0;  1 drivers
L_0x600000310be0 .part L_0x6000019119d0, 16, 4;
L_0x600000310c80 .part v0x600000013cc0_0, 0, 1;
L_0x600000310dc0 .part L_0x6000019119d0, 0, 4;
L_0x600000310e60 .part L_0x6000019119d0, 12, 4;
L_0x600000310f00 .part v0x600000013cc0_0, 1, 1;
L_0x6000003114a0 .part L_0x6000019119d0, 12, 4;
L_0x600000311540 .part L_0x6000019119d0, 0, 24;
S_0x7fe498f04d40 .scope module, "adder_PCPlus4" "adder" 7 35, 8 1 0, S_0x7fe498f05b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x600000014b40_0 .net "a", 31 0, v0x600000016760_0;  alias, 1 drivers
L_0x7fe4b0068008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600000014bd0_0 .net "b", 31 0, L_0x7fe4b0068008;  1 drivers
v0x600000014c60_0 .net "result", 31 0, L_0x6000003108c0;  alias, 1 drivers
L_0x6000003108c0 .arith/sum 32, v0x600000016760_0, L_0x7fe4b0068008;
S_0x7fe498f04eb0 .scope module, "adder_PCPlus8" "adder" 7 41, 8 1 0, S_0x7fe498f05b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x600000014cf0_0 .net "a", 31 0, L_0x6000003108c0;  alias, 1 drivers
L_0x7fe4b0068050 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600000014d80_0 .net "b", 31 0, L_0x7fe4b0068050;  1 drivers
v0x600000014e10_0 .net "result", 31 0, L_0x600000310960;  alias, 1 drivers
L_0x600000310960 .arith/sum 32, L_0x6000003108c0, L_0x7fe4b0068050;
S_0x7fe498f05620 .scope module, "alu_unit" "alu" 7 97, 9 1 0, S_0x7fe498f05b20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUControl";
    .port_info 1 /INPUT 32 "SrcA";
    .port_info 2 /INPUT 32 "SrcB";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 4 "ALUFlags";
v0x600000014ea0_0 .net "ALUControl", 1 0, v0x600000013600_0;  alias, 1 drivers
v0x600000014f30_0 .var "ALUFlags", 3 0;
v0x600000014fc0_0 .var "ALUResult", 31 0;
v0x600000015050_0 .net "SrcA", 31 0, L_0x600000311180;  alias, 1 drivers
v0x6000000150e0_0 .net "SrcB", 31 0, L_0x6000003115e0;  alias, 1 drivers
E_0x600002709100 .event anyedge, v0x600000013600_0, v0x600000015050_0, v0x6000000150e0_0, v0x600000014fc0_0;
S_0x7fe498f05790 .scope module, "data_memory_unit" "data_memory" 7 105, 10 3 0, S_0x7fe498f05b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /INPUT 32 "WriteData";
    .port_info 3 /INPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 32 "ReadData";
L_0x600001911960 .functor BUFZ 32, L_0x600000311680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000015170_0 .net "Address", 31 0, v0x600000014fc0_0;  alias, 1 drivers
v0x600000015200_0 .net "CLK", 0 0, v0x600000018ea0_0;  alias, 1 drivers
v0x600000015290_0 .net "MemWrite", 0 0, L_0x600001912370;  alias, 1 drivers
v0x600000015320_0 .net "ReadData", 31 0, L_0x600001911960;  alias, 1 drivers
v0x6000000153b0_0 .net "WriteData", 31 0, L_0x600000311400;  alias, 1 drivers
v0x600000015440_0 .net *"_ivl_0", 31 0, L_0x600000311680;  1 drivers
v0x6000000154d0_0 .net *"_ivl_3", 29 0, L_0x600000311720;  1 drivers
v0x600000015560_0 .var/i "i", 31 0;
v0x6000000155f0 .array "memory", 0 63, 31 0;
L_0x600000311680 .array/port v0x6000000155f0, L_0x600000311720;
L_0x600000311720 .part v0x600000014fc0_0, 2, 30;
S_0x7fe498f065f0 .scope module, "extend_unit" "extend" 7 82, 11 1 0, S_0x7fe498f05b20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ImmSrc";
    .port_info 1 /INPUT 24 "Extend_in";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0x600000015680_0 .var "ExtImm", 31 0;
v0x600000015710_0 .net "Extend_in", 23 0, L_0x600000311540;  1 drivers
v0x6000000157a0_0 .net "ImmSrc", 1 0, v0x600000013960_0;  alias, 1 drivers
E_0x6000027092c0 .event anyedge, v0x600000013960_0, v0x600000015710_0;
S_0x7fe498f06760 .scope module, "instruction_memory_unit" "instruction_memory" 7 47, 12 3 0, S_0x7fe498f05b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Address";
    .port_info 1 /OUTPUT 32 "ReadData";
L_0x6000019119d0 .functor BUFZ 32, L_0x600000310a00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000015830_0 .net "Address", 31 0, v0x600000016760_0;  alias, 1 drivers
v0x6000000158c0_0 .net "ReadData", 31 0, L_0x6000019119d0;  alias, 1 drivers
v0x600000015950_0 .net *"_ivl_0", 31 0, L_0x600000310a00;  1 drivers
v0x6000000159e0_0 .net *"_ivl_3", 29 0, L_0x600000310aa0;  1 drivers
v0x600000015a70 .array "memory", 0 63, 31 0;
L_0x600000310a00 .array/port v0x600000015a70, L_0x600000310aa0;
L_0x600000310aa0 .part v0x600000016760_0, 2, 30;
S_0x7fe498f09c50 .scope module, "mux2x1_4" "mux2x1" 7 115, 13 1 0, S_0x7fe498f05b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x600002709380 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x600000015b00_0 .net "a", 31 0, v0x600000014fc0_0;  alias, 1 drivers
v0x600000015b90_0 .net "b", 31 0, L_0x600001911960;  alias, 1 drivers
v0x600000015c20_0 .net "out", 31 0, L_0x6000003117c0;  alias, 1 drivers
v0x600000015cb0_0 .net "sel", 0 0, v0x600000013a80_0;  alias, 1 drivers
L_0x6000003117c0 .functor MUXZ 32, v0x600000014fc0_0, L_0x600001911960, v0x600000013a80_0, C4<>;
S_0x7fe498f09dc0 .scope module, "mux2x1_PC" "mux2x1" 7 21, 13 1 0, S_0x7fe498f05b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x600002709480 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x600000015d40_0 .net "a", 31 0, L_0x6000003108c0;  alias, 1 drivers
v0x600000015dd0_0 .net "b", 31 0, L_0x6000003117c0;  alias, 1 drivers
v0x600000015e60_0 .net "out", 31 0, L_0x600000310820;  alias, 1 drivers
v0x600000015ef0_0 .net "sel", 0 0, L_0x600001912290;  alias, 1 drivers
L_0x600000310820 .functor MUXZ 32, L_0x6000003108c0, L_0x6000003117c0, L_0x600001912290, C4<>;
S_0x7fe498f07d80 .scope module, "mux2x1_RA1" "mux2x1" 7 54, 13 1 0, S_0x7fe498f05b20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "out";
P_0x600002709280 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000000100>;
v0x600000015f80_0 .net "a", 3 0, L_0x600000310be0;  1 drivers
L_0x7fe4b0068098 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x600000016010_0 .net "b", 3 0, L_0x7fe4b0068098;  1 drivers
v0x6000000160a0_0 .net "out", 3 0, L_0x600000310b40;  alias, 1 drivers
v0x600000016130_0 .net "sel", 0 0, L_0x600000310c80;  1 drivers
L_0x600000310b40 .functor MUXZ 4, L_0x600000310be0, L_0x7fe4b0068098, L_0x600000310c80, C4<>;
S_0x7fe498f07ef0 .scope module, "mux2x1_RA2" "mux2x1" 7 63, 13 1 0, S_0x7fe498f05b20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "out";
P_0x6000027095c0 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000000100>;
v0x6000000161c0_0 .net "a", 3 0, L_0x600000310dc0;  1 drivers
v0x600000016250_0 .net "b", 3 0, L_0x600000310e60;  1 drivers
v0x6000000162e0_0 .net "out", 3 0, L_0x600000310d20;  alias, 1 drivers
v0x600000016370_0 .net "sel", 0 0, L_0x600000310f00;  1 drivers
L_0x600000310d20 .functor MUXZ 4, L_0x600000310dc0, L_0x600000310e60, L_0x600000310f00, C4<>;
S_0x7fe498f06af0 .scope module, "mux2x1_SrcB" "mux2x1" 7 90, 13 1 0, S_0x7fe498f05b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x600002709640 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x600000016400_0 .net "a", 31 0, L_0x600000311400;  alias, 1 drivers
v0x600000016490_0 .net "b", 31 0, v0x600000015680_0;  alias, 1 drivers
v0x600000016520_0 .net "out", 31 0, L_0x6000003115e0;  alias, 1 drivers
v0x6000000165b0_0 .net "sel", 0 0, v0x600000013720_0;  alias, 1 drivers
L_0x6000003115e0 .functor MUXZ 32, L_0x600000311400, v0x600000015680_0, v0x600000013720_0, C4<>;
S_0x7fe498f06c60 .scope module, "program_counter_unit" "program_counter" 7 28, 14 1 0, S_0x7fe498f05b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 32 "PC_in";
    .port_info 3 /OUTPUT 32 "PC_out";
v0x600000016640_0 .net "CLK", 0 0, v0x600000018ea0_0;  alias, 1 drivers
v0x6000000166d0_0 .net "PC_in", 31 0, L_0x600000310820;  alias, 1 drivers
v0x600000016760_0 .var "PC_out", 31 0;
v0x6000000167f0_0 .net "RST", 0 0, v0x600000019050_0;  alias, 1 drivers
S_0x7fe498f19b40 .scope module, "register_file_unit" "register_file" 7 70, 15 1 0, S_0x7fe498f05b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "WE3";
    .port_info 2 /INPUT 4 "A1";
    .port_info 3 /INPUT 4 "A2";
    .port_info 4 /INPUT 4 "A3";
    .port_info 5 /INPUT 32 "WD3";
    .port_info 6 /INPUT 32 "R15";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
v0x600000016880_0 .net "A1", 3 0, L_0x600000310b40;  alias, 1 drivers
v0x600000016910_0 .net "A2", 3 0, L_0x600000310d20;  alias, 1 drivers
v0x6000000169a0_0 .net "A3", 3 0, L_0x6000003114a0;  1 drivers
v0x600000016a30_0 .net "CLK", 0 0, v0x600000018ea0_0;  alias, 1 drivers
v0x600000016ac0_0 .net "R15", 31 0, L_0x600000310960;  alias, 1 drivers
v0x600000016b50_0 .net "RD1", 31 0, L_0x600000311180;  alias, 1 drivers
v0x600000016be0_0 .net "RD2", 31 0, L_0x600000311400;  alias, 1 drivers
v0x600000016c70_0 .net "WD3", 31 0, L_0x6000003117c0;  alias, 1 drivers
v0x600000016d00_0 .net "WE3", 0 0, L_0x600001912300;  alias, 1 drivers
L_0x7fe4b00680e0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x600000016d90_0 .net/2u *"_ivl_0", 3 0, L_0x7fe4b00680e0;  1 drivers
L_0x7fe4b0068170 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x600000016e20_0 .net/2u *"_ivl_12", 3 0, L_0x7fe4b0068170;  1 drivers
v0x600000016eb0_0 .net *"_ivl_14", 0 0, L_0x600000311220;  1 drivers
v0x600000016f40_0 .net *"_ivl_16", 31 0, L_0x6000003112c0;  1 drivers
v0x600000016fd0_0 .net *"_ivl_18", 5 0, L_0x600000311360;  1 drivers
v0x600000017060_0 .net *"_ivl_2", 0 0, L_0x600000310fa0;  1 drivers
L_0x7fe4b00681b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000000170f0_0 .net *"_ivl_21", 1 0, L_0x7fe4b00681b8;  1 drivers
v0x600000017180_0 .net *"_ivl_4", 31 0, L_0x600000311040;  1 drivers
v0x600000017210_0 .net *"_ivl_6", 5 0, L_0x6000003110e0;  1 drivers
L_0x7fe4b0068128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000000172a0_0 .net *"_ivl_9", 1 0, L_0x7fe4b0068128;  1 drivers
v0x600000017330_0 .var/i "i", 31 0;
v0x6000000173c0 .array "registers", 0 14, 31 0;
E_0x600002709740/0 .event anyedge, v0x6000000133c0_0;
E_0x600002709740/1 .event posedge, v0x600000012d00_0;
E_0x600002709740 .event/or E_0x600002709740/0, E_0x600002709740/1;
L_0x600000310fa0 .cmp/eq 4, L_0x600000310b40, L_0x7fe4b00680e0;
L_0x600000311040 .array/port v0x6000000173c0, L_0x6000003110e0;
L_0x6000003110e0 .concat [ 4 2 0 0], L_0x600000310b40, L_0x7fe4b0068128;
L_0x600000311180 .functor MUXZ 32, L_0x600000311040, L_0x600000310960, L_0x600000310fa0, C4<>;
L_0x600000311220 .cmp/eq 4, L_0x600000310d20, L_0x7fe4b0068170;
L_0x6000003112c0 .array/port v0x6000000173c0, L_0x600000311360;
L_0x600000311360 .concat [ 4 2 0 0], L_0x600000310d20, L_0x7fe4b00681b8;
L_0x600000311400 .functor MUXZ 32, L_0x6000003112c0, L_0x600000310960, L_0x600000311220, C4<>;
    .scope S_0x7fe498f06c60;
T_0 ;
    %wait E_0x600002708f80;
    %load/vec4 v0x6000000167f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000016760_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000000166d0_0;
    %assign/vec4 v0x600000016760_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fe498f06760;
T_1 ;
    %vpi_call 12 13 "$display", "Initializing instruction memory" {0 0 0};
    %vpi_call 12 15 "$readmemh", "instruction.dat", v0x600000015a70 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fe498f19b40;
T_2 ;
    %vpi_call 15 16 "$display", "Initializing register file" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000017330_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x600000017330_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600000017330_0;
    %store/vec4a v0x6000000173c0, 4, 0;
    %load/vec4 v0x600000017330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000017330_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x7fe498f19b40;
T_3 ;
    %wait E_0x600002709740;
    %load/vec4 v0x600000016d00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 15 24 "$display", "Write Register: %d Data: %d", v0x6000000169a0_0, v0x600000016c70_0 {0 0 0};
    %load/vec4 v0x600000016c70_0;
    %load/vec4 v0x6000000169a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000000173c0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fe498f065f0;
T_4 ;
    %wait E_0x6000027092c0;
    %load/vec4 v0x6000000157a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x600000015680_0, 0, 32;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x600000015710_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600000015680_0, 0, 32;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x600000015710_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600000015680_0, 0, 32;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x600000015710_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x600000015710_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x600000015680_0, 0, 32;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fe498f05620;
T_5 ;
    %wait E_0x600002709100;
    %load/vec4 v0x600000014ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x600000015050_0;
    %load/vec4 v0x6000000150e0_0;
    %add;
    %store/vec4 v0x600000014fc0_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x600000015050_0;
    %load/vec4 v0x6000000150e0_0;
    %sub;
    %store/vec4 v0x600000014fc0_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x600000015050_0;
    %load/vec4 v0x6000000150e0_0;
    %and;
    %store/vec4 v0x600000014fc0_0, 0, 32;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x600000015050_0;
    %load/vec4 v0x6000000150e0_0;
    %or;
    %store/vec4 v0x600000014fc0_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %vpi_call 9 16 "$display", "ALUResult: %d", v0x600000014ea0_0 {0 0 0};
    %load/vec4 v0x600000014fc0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.5, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000014f30_0, 4, 1;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000014f30_0, 4, 1;
T_5.6 ;
    %load/vec4 v0x600000014fc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000014f30_0, 4, 1;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000014f30_0, 4, 1;
T_5.8 ;
    %load/vec4 v0x600000014ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %pushi/vec4 1, 1, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000014f30_0, 4, 1;
    %pushi/vec4 1, 1, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000014f30_0, 4, 1;
    %jmp T_5.12;
T_5.9 ;
    %load/vec4 v0x600000015050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x6000000150e0_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x600000014fc0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x600000015050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x6000000150e0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x600000014fc0_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000014f30_0, 4, 1;
    %load/vec4 v0x6000000150e0_0;
    %load/vec4 v0x600000015050_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_5.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.14, 8;
T_5.13 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_5.14, 8;
 ; End of false expr.
    %blend;
T_5.14;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000014f30_0, 4, 1;
    %jmp T_5.12;
T_5.10 ;
    %load/vec4 v0x600000015050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x6000000150e0_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x600000014fc0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x600000015050_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0x6000000150e0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x600000014fc0_0;
    %parti/s 1, 31, 6;
    %and;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000014f30_0, 4, 1;
    %load/vec4 v0x600000015050_0;
    %load/vec4 v0x6000000150e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.15, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.16, 8;
T_5.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.16, 8;
 ; End of false expr.
    %blend;
T_5.16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000014f30_0, 4, 1;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fe498f05790;
T_6 ;
    %vpi_call 10 17 "$display", "Initializing data memory" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000015560_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x600000015560_0;
    %cmpi/s 63, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600000015560_0;
    %store/vec4a v0x6000000155f0, 4, 0;
    %load/vec4 v0x600000015560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000015560_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x7fe498f05790;
T_7 ;
    %wait E_0x600002708f80;
    %load/vec4 v0x600000015290_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %vpi_call 10 26 "$display", "Address: %d Data: %d", &PV<v0x600000015170_0, 2, 30>, v0x6000000153b0_0 {0 0 0};
    %load/vec4 v0x6000000153b0_0;
    %load/vec4 v0x600000015170_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000000155f0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fe498f1a840;
T_8 ;
    %wait E_0x600002708f80;
    %load/vec4 v0x600000012eb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x600000012e20_0;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x600000013180_0;
    %load/vec4 v0x6000000134e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600000012f40_0, 0;
T_8.0 ;
    %load/vec4 v0x600000012eb0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.5, 9;
    %load/vec4 v0x600000012e20_0;
    %and;
T_8.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.3, 8;
    %load/vec4 v0x600000013450_0;
    %load/vec4 v0x600000012c70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600000012fd0_0, 0;
T_8.3 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fe498f1a840;
T_9 ;
    %wait E_0x600002708f40;
    %load/vec4 v0x600000012d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %jmp T_9.15;
T_9.0 ;
    %load/vec4 v0x6000000134e0_0;
    %store/vec4 v0x600000012e20_0, 0, 1;
    %jmp T_9.15;
T_9.1 ;
    %load/vec4 v0x6000000134e0_0;
    %inv;
    %store/vec4 v0x600000012e20_0, 0, 1;
    %jmp T_9.15;
T_9.2 ;
    %load/vec4 v0x600000012c70_0;
    %store/vec4 v0x600000012e20_0, 0, 1;
    %jmp T_9.15;
T_9.3 ;
    %load/vec4 v0x600000012c70_0;
    %inv;
    %store/vec4 v0x600000012e20_0, 0, 1;
    %jmp T_9.15;
T_9.4 ;
    %load/vec4 v0x600000013180_0;
    %store/vec4 v0x600000012e20_0, 0, 1;
    %jmp T_9.15;
T_9.5 ;
    %load/vec4 v0x600000013180_0;
    %inv;
    %store/vec4 v0x600000012e20_0, 0, 1;
    %jmp T_9.15;
T_9.6 ;
    %load/vec4 v0x600000013450_0;
    %store/vec4 v0x600000012e20_0, 0, 1;
    %jmp T_9.15;
T_9.7 ;
    %load/vec4 v0x600000013450_0;
    %inv;
    %store/vec4 v0x600000012e20_0, 0, 1;
    %jmp T_9.15;
T_9.8 ;
    %load/vec4 v0x600000012c70_0;
    %load/vec4 v0x6000000134e0_0;
    %inv;
    %and;
    %store/vec4 v0x600000012e20_0, 0, 1;
    %jmp T_9.15;
T_9.9 ;
    %load/vec4 v0x600000012c70_0;
    %inv;
    %load/vec4 v0x6000000134e0_0;
    %or;
    %store/vec4 v0x600000012e20_0, 0, 1;
    %jmp T_9.15;
T_9.10 ;
    %load/vec4 v0x600000013180_0;
    %load/vec4 v0x600000013450_0;
    %xor;
    %inv;
    %store/vec4 v0x600000012e20_0, 0, 1;
    %jmp T_9.15;
T_9.11 ;
    %load/vec4 v0x600000013180_0;
    %load/vec4 v0x600000013450_0;
    %xor;
    %store/vec4 v0x600000012e20_0, 0, 1;
    %jmp T_9.15;
T_9.12 ;
    %load/vec4 v0x6000000134e0_0;
    %inv;
    %load/vec4 v0x600000013180_0;
    %load/vec4 v0x600000013450_0;
    %xor;
    %inv;
    %and;
    %store/vec4 v0x600000012e20_0, 0, 1;
    %jmp T_9.15;
T_9.13 ;
    %load/vec4 v0x6000000134e0_0;
    %load/vec4 v0x600000013180_0;
    %load/vec4 v0x600000013450_0;
    %xor;
    %or;
    %store/vec4 v0x600000012e20_0, 0, 1;
    %jmp T_9.15;
T_9.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000012e20_0, 0, 1;
    %jmp T_9.15;
T_9.15 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fe498f04080;
T_10 ;
    %wait E_0x600002708fc0;
    %load/vec4 v0x600000013b10_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_10.2, 4;
    %load/vec4 v0x6000000138d0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000000137b0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x600000013a80_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000000139f0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x600000013720_0;
    %pushi/vec4 3, 3, 2;
    %cassign/vec4 v0x600000013960_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x600000013d50_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x600000013cc0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x600000013690_0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600000013b10_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_10.5, 4;
    %load/vec4 v0x6000000138d0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.3, 8;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000000137b0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x600000013a80_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000000139f0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x600000013720_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x600000013960_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x600000013d50_0;
    %pushi/vec4 2, 2, 2;
    %cassign/vec4 v0x600000013cc0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x600000013690_0;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x600000013b10_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_10.8, 4;
    %load/vec4 v0x6000000138d0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000000137b0_0;
    %pushi/vec4 1, 1, 1;
    %cassign/vec4 v0x600000013a80_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000000139f0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x600000013720_0;
    %pushi/vec4 1, 0, 2;
    %cassign/vec4 v0x600000013960_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x600000013d50_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x600000013cc0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x600000013690_0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600000013b10_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_10.11, 4;
    %load/vec4 v0x6000000138d0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.9, 8;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000000137b0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x600000013a80_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000000139f0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x600000013720_0;
    %pushi/vec4 1, 0, 2;
    %cassign/vec4 v0x600000013960_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x600000013d50_0;
    %pushi/vec4 2, 2, 2;
    %cassign/vec4 v0x600000013cc0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x600000013690_0;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x600000013b10_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x6000000137b0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x600000013a80_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x6000000139f0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x600000013720_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x600000013960_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x600000013d50_0;
    %pushi/vec4 3, 2, 2;
    %cassign/vec4 v0x600000013cc0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x600000013690_0;
T_10.12 ;
T_10.10 ;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %load/vec4 v0x600000013690_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x600000013600_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x600000013840_0;
    %jmp T_10.15;
T_10.14 ;
    %load/vec4 v0x6000000138d0_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %jmp T_10.20;
T_10.16 ;
    %load/vec4 v0x6000000138d0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.21, 4;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x600000013600_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x600000013840_0;
    %jmp T_10.22;
T_10.21 ;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x600000013600_0;
    %pushi/vec4 3, 0, 2;
    %cassign/vec4 v0x600000013840_0;
T_10.22 ;
    %jmp T_10.20;
T_10.17 ;
    %load/vec4 v0x6000000138d0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.23, 4;
    %pushi/vec4 1, 0, 2;
    %cassign/vec4 v0x600000013600_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x600000013840_0;
    %jmp T_10.24;
T_10.23 ;
    %pushi/vec4 1, 0, 2;
    %cassign/vec4 v0x600000013600_0;
    %pushi/vec4 3, 0, 2;
    %cassign/vec4 v0x600000013840_0;
T_10.24 ;
    %jmp T_10.20;
T_10.18 ;
    %load/vec4 v0x6000000138d0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.25, 4;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x600000013600_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x600000013840_0;
    %jmp T_10.26;
T_10.25 ;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x600000013600_0;
    %pushi/vec4 3, 0, 2;
    %cassign/vec4 v0x600000013840_0;
T_10.26 ;
    %jmp T_10.20;
T_10.19 ;
    %load/vec4 v0x6000000138d0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.27, 4;
    %pushi/vec4 3, 0, 2;
    %cassign/vec4 v0x600000013600_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x600000013840_0;
    %jmp T_10.28;
T_10.27 ;
    %pushi/vec4 3, 0, 2;
    %cassign/vec4 v0x600000013600_0;
    %pushi/vec4 3, 0, 2;
    %cassign/vec4 v0x600000013840_0;
T_10.28 ;
    %jmp T_10.20;
T_10.20 ;
    %pop/vec4 1;
T_10.15 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fe4aa0043c0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000019050_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000019050_0, 0;
    %end;
    .thread T_11;
    .scope S_0x7fe4aa0043c0;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000018ea0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000018ea0_0, 0;
    %delay 5, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fe4aa0043c0;
T_13 ;
    %wait E_0x60000271c180;
    %load/vec4 v0x600000018f30_0;
    %cmpi/e 3758096384, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 33 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 34 "$finish" {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600000019050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000019170_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x600000019170_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600000019170_0, 0;
T_13.3 ;
    %vpi_call 2 41 "$display", "Instr = %h ALUControl = %b ALUResult = %b", v0x600000018f30_0, v0x600000018d80_0, v0x600000018e10_0 {0 0 0};
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "tb_arm.v";
    "arm.v";
    "./control_unit.v";
    "./conditional_logic.v";
    "./decoder.v";
    "./datapath.v";
    "./adder.v";
    "./alu.v";
    "./data_memory.v";
    "./extend.v";
    "./instruction_memory.v";
    "./mux2-1.v";
    "./program_counter.v";
    "./register_file.v";
