$date
	Wed Sep 24 15:24:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module priority16to4_tb $end
$var wire 4 ! y [3:0] $end
$var wire 1 " valid $end
$var reg 16 # w [15:0] $end
$scope module uut $end
$var wire 16 $ w [15:0] $end
$var reg 1 " valid $end
$var reg 4 % y [3:0] $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111111111111111111111111111 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#10
1"
b11111111111111111111111111111111 &
b1 #
b1 $
#20
b11 !
b11 %
b11111111111111111111111111111111 &
1"
b1000 #
b1000 $
#30
b11111111111111111111111111111111 &
1"
b1000 !
b1000 %
b100000000 #
b100000000 $
#40
b11111111111111111111111111111111 &
1"
b1111 !
b1111 %
b1000000000000000 #
b1000000000000000 $
#50
b11111111111111111111111111111111 &
1"
b0 !
b0 %
b100000000000001 #
b100000000000001 $
#60
b111 !
b111 %
b11111111111111111111111111111111 &
1"
b10000010000000 #
b10000010000000 $
#70
b11111111111111111111111111111111 &
1"
b0 !
b0 %
b1000000001111 #
b1000000001111 $
#80
b11111111111111111111111111111111 &
0"
b0 #
b0 $
#90
