f0000
#define DPM_TABLE_376__UvdLevel_4_MinVddc__SHIFT 0x10
#define DPM_TABLE_377__UvdLevel_4_padding_2_MASK 0xff
#define DPM_TABLE_377__UvdLevel_4_padding_2__SHIFT 0x0
#define DPM_TABLE_377__UvdLevel_4_padding_1_MASK 0xff00
#define DPM_TABLE_377__UvdLevel_4_padding_1__SHIFT 0x8
#define DPM_TABLE_377__UvdLevel_4_padding_0_MASK 0xff0000
#define DPM_TABLE_377__UvdLevel_4_padding_0__SHIFT 0x10
#define DPM_TABLE_377__UvdLevel_4_DclkDivider_MASK 0xff000000
#define DPM_TABLE_377__UvdLevel_4_DclkDivider__SHIFT 0x18
#define DPM_TABLE_378__UvdLevel_5_VclkFrequency_MASK 0xffffffff
#define DPM_TABLE_378__UvdLevel_5_VclkFrequency__SHIFT 0x0
#define DPM_TABLE_379__UvdLevel_5_DclkFrequency_MASK 0xffffffff
#define DPM_TABLE_379__UvdLevel_5_DclkFrequency__SHIFT 0x0
#define DPM_TABLE_380__UvdLevel_5_VclkDivider_MASK 0xff
#define DPM_TABLE_380__UvdLevel_5_VclkDivider__SHIFT 0x0