#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Mon Jun 29 11:40:40 2015
# Process ID: 17200
# Log file: D:/solution/311cxw_306yyf_temperature/vivado.log
# Journal file: D:/solution/311cxw_306yyf_temperature\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project {D:\solution\311cxw_306yyf_temperature\311cxw_306yyf_temperature.xpr}
Import path for source D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/system.bd: Could not find the file 'D:/solution/lab1/lab1.srcs/sources_1/bd/system/system.bd'.
Import path for source D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/hdl/system_wrapper.vhd: Could not find the file 'D:/solution/lab1/lab1.srcs/sources_1/bd/system/hdl/system_wrapper.vhd'.
Import path for source D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/constrs_1/imports/lab2/lab2.xdc: Could not find the file 'D:/sources/lab2/lab2.xdc'.
Scanning sources...
Finished scanning sources
Import path for source D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/system.bd: Could not find the file 'D:/solution/lab1/lab1.srcs/sources_1/bd/system/system.bd'.
Import path for source D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/hdl/system_wrapper.vhd: Could not find the file 'D:/solution/lab1/lab1.srcs/sources_1/bd/system/hdl/system_wrapper.vhd'.
Import path for source D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/constrs_1/imports/lab2/lab2.xdc: Could not find the file 'D:/sources/lab2/lab2.xdc'.
Import path for source D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/constrs_1/imports/lab2/lab2.xdc: Could not find the file 'D:/sources/lab2/lab2.xdc'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2013.4/data/ip'.
open_project: Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 987.199 ; gain = 118.113
open_bd_design {D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - led_2bit
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - lcd_11bit
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1057.734 ; gain = 66.523
make_wrapper -files [get_files D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/system.bd] -top
VHDL Output written to : system.vhd
VHDL Output written to : system_wrapper.vhd
Wrote  : <D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/system.bd> 
make_wrapper: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1101.297 ; gain = 43.563
reset_run synth_1
launch_runs synth_1
VHDL Output written to : system.vhd
VHDL Output written to : system_wrapper.vhd
Wrote  : <D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /led_2bit .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /lcd_11bit .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_xbar_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_iic_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_iic_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_22'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_pc_22' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design system
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /led_2bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /lcd_11bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Mon Jun 29 11:45:55 2015] Launched synth_1...
Run output will be captured here: D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1136.684 ; gain = 19.004
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [d:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/U0'
Finished Parsing XDC File [d:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/U0'
Parsing XDC File [d:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/led_2bit/U0'
Finished Parsing XDC File [d:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/led_2bit/U0'
Parsing XDC File [d:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/led_2bit/U0'
Finished Parsing XDC File [d:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/led_2bit/U0'
Parsing XDC File [d:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [d:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [d:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [d:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [d:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/lcd_11bit/U0'
Finished Parsing XDC File [d:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/lcd_11bit/U0'
Parsing XDC File [d:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/lcd_11bit/U0'
Finished Parsing XDC File [d:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/lcd_11bit/U0'
Parsing XDC File [d:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/ip/system_axi_iic_0_0/system_axi_iic_0_0_board.xdc] for cell 'system_i/axi_iic_0/U0'
Finished Parsing XDC File [d:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/ip/system_axi_iic_0_0/system_axi_iic_0_0_board.xdc] for cell 'system_i/axi_iic_0/U0'
Parsing XDC File [D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/constrs_1/imports/lab2/lab2.xdc]
Finished Parsing XDC File [D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/constrs_1/imports/lab2/lab2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances

open_run: Time (s): cpu = 00:01:25 ; elapsed = 00:00:59 . Memory (MB): peak = 1933.043 ; gain = 796.359
generate_target all [get_files  D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/system.bd]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Miscellaneous' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /led_2bit .
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'system_axi_gpio_0_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'system_axi_gpio_0_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'system_axi_gpio_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /lcd_11bit .
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'system_xbar_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_xbar_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'system_xbar_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'system_xbar_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'system_axi_iic_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_iic_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'system_axi_iic_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'system_axi_iic_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_iic_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_22'...
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_auto_pc_22'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_22'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_pc_22' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_22'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1991.922 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.421 . Memory (MB): peak = 1991.922 ; gain = 0.000
[Mon Jun 29 11:59:38 2015] Launched impl_1...
Run output will be captured here: D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1991.922 ; gain = 0.000
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Parsing XDC File [d:/solution/311cxw_306yyf_temperature/.Xil/Vivado-17200-suoni-VAIO/dcp/system_wrapper_board.xdc]
Finished Parsing XDC File [d:/solution/311cxw_306yyf_temperature/.Xil/Vivado-17200-suoni-VAIO/dcp/system_wrapper_board.xdc]
Parsing XDC File [d:/solution/311cxw_306yyf_temperature/.Xil/Vivado-17200-suoni-VAIO/dcp/system_wrapper_early.xdc]
Finished Parsing XDC File [d:/solution/311cxw_306yyf_temperature/.Xil/Vivado-17200-suoni-VAIO/dcp/system_wrapper_early.xdc]
Parsing XDC File [d:/solution/311cxw_306yyf_temperature/.Xil/Vivado-17200-suoni-VAIO/dcp/system_wrapper.xdc]
Finished Parsing XDC File [d:/solution/311cxw_306yyf_temperature/.Xil/Vivado-17200-suoni-VAIO/dcp/system_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.348 . Memory (MB): peak = 1991.922 ; gain = 0.000
Restoring placement.
Restored 568 out of 568 XDEF sites from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances

open_run: Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 2060.453 ; gain = 68.531
export_hardware [get_files D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.srcs/sources_1/bd/system/system.bd] [get_runs impl_1] -bitstream
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.runs/impl_1/system_wrapper_bd.bmm
Exporting to file D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.sdk/SDK/SDK_Export/hw/system.xml
INFO: [BD 41-436] exporting bit file 'D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.runs/impl_1/system_wrapper.bit'...
export_hardware: Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2070.203 ; gain = 9.750
launch_sdk -bit D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.sdk/SDK/SDK_Export/hw/system_wrapper.bit -workspace D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.sdk/SDK/SDK_Export -hwspec D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -bit D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.sdk/SDK/SDK_Export/hw/system_wrapper.bit -workspace D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.sdk/SDK/SDK_Export -hwspec D:/solution/311cxw_306yyf_temperature/311cxw_306yyf_temperature.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 29 12:37:19 2015...
