{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586438441628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586438441638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 09 09:20:41 2020 " "Processing started: Thu Apr 09 09:20:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586438441638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586438441638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586438441638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586438442580 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586438442580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586438457699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586438457699 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5 " "Elaborating entity \"lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586438457750 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 lab5.v(92) " "Verilog HDL assignment warning at lab5.v(92): truncated value with size 2 to match size of target (1)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586438457757 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 lab5.v(97) " "Verilog HDL assignment warning at lab5.v(97): truncated value with size 2 to match size of target (1)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586438457757 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pause_delay lab5.v(85) " "Verilog HDL Always Construct warning at lab5.v(85): inferring latch(es) for variable \"pause_delay\", which holds its previous value in one or more paths through the always construct" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586438457760 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "movhrs_stage lab5.v(85) " "Verilog HDL Always Construct warning at lab5.v(85): inferring latch(es) for variable \"movhrs_stage\", which holds its previous value in one or more paths through the always construct" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586438457760 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "movr_stage lab5.v(85) " "Verilog HDL Always Construct warning at lab5.v(85): inferring latch(es) for variable \"movr_stage\", which holds its previous value in one or more paths through the always construct" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586438457760 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "movr_stage.10 lab5.v(272) " "Inferred latch for \"movr_stage.10\" at lab5.v(272)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586438457761 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "movr_stage.01 lab5.v(272) " "Inferred latch for \"movr_stage.01\" at lab5.v(272)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586438457762 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "movr_stage.00 lab5.v(272) " "Inferred latch for \"movr_stage.00\" at lab5.v(272)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586438457762 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "movhrs_stage.10 lab5.v(223) " "Inferred latch for \"movhrs_stage.10\" at lab5.v(223)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586438457762 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "movhrs_stage.01 lab5.v(223) " "Inferred latch for \"movhrs_stage.01\" at lab5.v(223)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586438457762 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "movhrs_stage.00 lab5.v(223) " "Inferred latch for \"movhrs_stage.00\" at lab5.v(223)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586438457762 "|lab5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pause_delay lab5.v(206) " "Inferred latch for \"pause_delay\" at lab5.v(206)" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586438457762 "|lab5"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movr_stage.00_346 " "Latch movr_stage.00_346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movr_stage.01_333 " "Ports D and ENA on the latch are fed by the same signal movr_stage.01_333" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 272 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586438458644 ""}  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 272 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586438458644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movhrs_stage.00_385 " "Latch movhrs_stage.00_385 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movhrs_stage.01_372 " "Ports D and ENA on the latch are fed by the same signal movhrs_stage.01_372" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 223 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586438458644 ""}  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 223 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586438458644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pause_delay " "Latch pause_delay has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pause " "Ports D and ENA on the latch are fed by the same signal pause" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586438458645 ""}  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586438458645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movr_stage.01_333 " "Latch movr_stage.01_333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movr_stage.00_346 " "Ports D and ENA on the latch are fed by the same signal movr_stage.00_346" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 272 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586438458645 ""}  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 272 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586438458645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movhrs_stage.01_372 " "Latch movhrs_stage.01_372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movhrs_stage.00_385 " "Ports D and ENA on the latch are fed by the same signal movhrs_stage.00_385" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 223 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586438458645 ""}  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 223 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586438458645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movr_stage.10_320 " "Latch movr_stage.10_320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movr_stage.01_333 " "Ports D and ENA on the latch are fed by the same signal movr_stage.01_333" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 272 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586438458646 ""}  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 272 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586438458646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movhrs_stage.10_359 " "Latch movhrs_stage.10_359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movhrs_stage.01_372 " "Ports D and ENA on the latch are fed by the same signal movhrs_stage.01_372" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 223 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586438458646 ""}  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 223 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586438458646 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586438458815 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586438459467 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586438459467 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mova " "No output dependent on input pin \"mova\"" {  } { { "lab5.v" "" { Text "C:/Users/Adam/Workspace/3TB4/lab5/lab5.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586438459613 "|lab5|mova"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1586438459613 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586438459614 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586438459614 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586438459614 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586438459614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586438459729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 09 09:20:59 2020 " "Processing ended: Thu Apr 09 09:20:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586438459729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586438459729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586438459729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586438459729 ""}
