// Seed: 3759371853
module module_0 (
    output tri id_0,
    input tri0 id_1,
    output supply1 id_2,
    input uwire id_3,
    input tri0 id_4,
    output wor id_5,
    output tri1 id_6,
    output tri0 id_7,
    input tri id_8,
    input wor id_9,
    input tri0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    output wand id_13,
    output tri1 id_14,
    input tri0 id_15
);
  wor  id_17 = 1;
  wire id_18;
  wire id_19 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input wire id_2,
    output supply0 id_3
    , id_10,
    input wand id_4,
    output tri0 id_5,
    output wor id_6,
    output wire id_7,
    output supply0 id_8
);
  module_0(
      id_6, id_0, id_7, id_1, id_4, id_5, id_6, id_5, id_1, id_1, id_1, id_2, id_2, id_8, id_8, id_2
  );
endmodule
