<html>
<head>
<meta charset="UTF-8">
<title>Sv-ansi-port-interpretation</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL2014____SV-ANSI-PORT-INTERPRETATION">Click for Sv-ansi-port-interpretation in the Full Manual</a></h3>

<p>SystemVerilog-2012 rules for determining port kind/type/direction for 
ANSI ports (Section 23.2.2.3).</p><p>SystemVerilog has some tricky rules for how ANSI port lists are 
interpreted.  For instance, in a module like:</p> 
 
<pre class="code">module foo (output o,
            input logic [3:0] a, b, c) ;
  ...
endmodule</pre> 
 
<p>The <span class="v">input logic [3:0]</span> part gets used for <span class="v">a</span>, <span class="v">b</span>, and <span class="v">c</span>. 
Our actual parsing routines (see <a href="VL2014____SV-ANSI-PORTDECLS.html">sv-ansi-portdecls</a>) don't try to follow 
these rules.  Instead, they give us a list of "raw" <a href="VL2014____VL-PARSED-ANSI-PORT-P.html">vl-parsed-ansi-port-p</a> structures, which we then need to convert into actual 
ports, port declarations, and variable declarations.</p> 
 

</body>
</html>
