5 a 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd signed1.vcd -o signed1.cdd -v signed1.v
3 0 $root $root NA 0 0 1
3 0 main main signed1.v 1 26 1
2 1 9 50008 1 0 20004 0 0 4 12 0
2 2 9 10001 0 1 400 0 0 a
2 3 9 10008 1 37 1006 1 2
2 4 10 7000b 1 0 20004 0 0 2 76 0
2 5 10 5000c 1 23 4 0 4 a
2 6 10 10001 0 1 400 0 0 b
2 7 10 1000c 1 37 6 5 6
2 8 14 b000c 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 9 14 60007 1 0 20008 0 0 32 64 10 1 0 0 0 0 0 0
2 10 14 50005 1 4d 20008 9 0 32 66 c3aa e1aa f0aa f0aa f0aa f0aa f0aa f0aa
2 11 14 5000c 1 6 20208 8 10 32 2 8421aa e01aa f00aa f00aa f00aa f00aa f00aa f00aa
2 12 14 10001 0 1 400 0 0 c
2 13 14 1000c 1 37 100a 11 12
1 a 3 83000a 1 0 3 0 4 1 aa
1 b 4 83000a 1 0 0 0 1 1 2
1 c 6 830008 1 0 31 0 32 65 aa aa aa aa aa aa aa aa
4 7 0 0
4 3 7 7
4 13 0 0
