// Seed: 3206390721
module module_0 (
    input wand id_0,
    output wor id_1,
    output wor id_2,
    output supply1 id_3,
    input tri0 id_4,
    output wor id_5,
    output tri0 id_6,
    output wire id_7,
    input wor id_8,
    input uwire id_9,
    input supply1 id_10,
    output tri1 id_11,
    output wor id_12,
    input tri0 id_13,
    output uwire id_14,
    input tri id_15,
    output wor id_16,
    input wor id_17,
    input supply1 id_18,
    input wire id_19,
    output wire id_20
);
  wire id_22;
endmodule
module module_1 (
    output tri0 id_0
    , id_6,
    input tri1 id_1,
    input supply1 id_2,
    output tri id_3,
    output uwire id_4
);
  assign id_4 = id_1;
  wire id_7;
  assign id_0 = id_2;
  module_0(
      id_1,
      id_4,
      id_4,
      id_0,
      id_2,
      id_0,
      id_4,
      id_0,
      id_2,
      id_2,
      id_2,
      id_4,
      id_4,
      id_2,
      id_3,
      id_1,
      id_3,
      id_2,
      id_2,
      id_2,
      id_3
  );
endmodule
