Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Jun 20 13:43:29 2019
| Host         : joseangelSSD-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file RS232top_control_sets_placed.rpt
| Design       : RS232top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              17 |            4 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |              28 |            8 |
| Yes          | Yes                   | No                     |              16 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------+----------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|          Clock Signal          |                                         Enable Signal                                        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------+----------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  Clock_generator/inst/clk_out1 |                                                                                              |                  |                1 |              1 |
|  Clock_generator/inst/clk_out1 | Receiver/data_count[3]_i_1_n_0                                                               | Receiver/reset   |                2 |              4 |
|  Clock_generator/inst/clk_out1 | Receiver/E[0]                                                                                | Receiver/reset   |                1 |              8 |
|  Clock_generator/inst/clk_out1 | Receiver/shift_reg_reg[7][0]                                                                 |                  |                2 |              8 |
|  Clock_generator/inst/clk_out1 | Transmitter/pulse_width[7]_i_1_n_0                                                           | Receiver/reset   |                3 |              8 |
|  Clock_generator/inst/clk_out1 | Transmitter/E[0]                                                                             | Receiver/reset   |                2 |              8 |
|  Clock_generator/inst/clk_out1 | Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | Receiver/reset   |                1 |              8 |
|  Clock_generator/inst/clk_out1 | Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | Receiver/reset   |                2 |              8 |
|  Clock_generator/inst/clk_out1 |                                                                                              | Receiver/reset   |                6 |             21 |
+--------------------------------+----------------------------------------------------------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     1 |
| 8      |                     6 |
| 16+    |                     1 |
+--------+-----------------------+


