Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Reading design: Exercise6.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Exercise6.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Exercise6"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : Exercise6
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Verilog\Lab2_exercise_4\Exercise6.v" into library work
Parsing module <Exercise6>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Exercise6>.
WARNING:HDLCompiler:413 - "D:\Verilog\Lab2_exercise_4\Exercise6.v" Line 38: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Verilog\Lab2_exercise_4\Exercise6.v" Line 43: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Verilog\Lab2_exercise_4\Exercise6.v" Line 48: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Verilog\Lab2_exercise_4\Exercise6.v" Line 53: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Verilog\Lab2_exercise_4\Exercise6.v" Line 58: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Verilog\Lab2_exercise_4\Exercise6.v" Line 63: Result of 6-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Exercise6>.
    Related source file is "D:\Verilog\Lab2_exercise_4\Exercise6.v".
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_2_OUT<3:0>> created at line 38.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_4_OUT<3:0>> created at line 43.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_6_OUT<3:0>> created at line 48.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_8_OUT<3:0>> created at line 53.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_10_OUT<3:0>> created at line 58.
WARNING:Xst:737 - Found 1-bit latch for signal <HEX_0<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <HEX_0<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <HEX_0<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <HEX_0<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <HEX_0<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <HEX_0<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <HEX_1<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <HEX_1<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <HEX_1<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <HEX_1<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <HEX_1<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <HEX_1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <HEX_1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <HEX_0<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 6-bit comparator greater for signal <PWR_1_o_SW[5]_LessThan_1_o> created at line 36
    Found 6-bit comparator greater for signal <PWR_1_o_SW[5]_LessThan_3_o> created at line 41
    Found 6-bit comparator greater for signal <GND_1_o_SW[5]_LessThan_5_o> created at line 46
    Found 6-bit comparator greater for signal <GND_1_o_SW[5]_LessThan_7_o> created at line 51
    Found 6-bit comparator greater for signal <GND_1_o_SW[5]_LessThan_9_o> created at line 56
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 Latch(s).
	inferred   5 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <Exercise6> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Latches                                              : 14
 1-bit latch                                           : 14
# Comparators                                          : 5
 6-bit comparator greater                              : 5
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 10
 4-bit 2-to-1 multiplexer                              : 5

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Comparators                                          : 5
 6-bit comparator greater                              : 5
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 10
 4-bit 2-to-1 multiplexer                              : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Exercise6> ...
WARNING:Xst:1294 - Latch <HEX_1_6> is equivalent to a wire in block <Exercise6>.
WARNING:Xst:1294 - Latch <HEX_1_5> is equivalent to a wire in block <Exercise6>.
WARNING:Xst:1294 - Latch <HEX_1_4> is equivalent to a wire in block <Exercise6>.
WARNING:Xst:1294 - Latch <HEX_1_3> is equivalent to a wire in block <Exercise6>.
WARNING:Xst:1294 - Latch <HEX_1_2> is equivalent to a wire in block <Exercise6>.
WARNING:Xst:1294 - Latch <HEX_1_1> is equivalent to a wire in block <Exercise6>.
WARNING:Xst:1294 - Latch <HEX_1_0> is equivalent to a wire in block <Exercise6>.
WARNING:Xst:1294 - Latch <HEX_1_6> is equivalent to a wire in block <Exercise6>.
WARNING:Xst:1294 - Latch <HEX_1_5> is equivalent to a wire in block <Exercise6>.
WARNING:Xst:1294 - Latch <HEX_1_4> is equivalent to a wire in block <Exercise6>.
WARNING:Xst:1294 - Latch <HEX_1_3> is equivalent to a wire in block <Exercise6>.
WARNING:Xst:1294 - Latch <HEX_1_2> is equivalent to a wire in block <Exercise6>.
WARNING:Xst:1294 - Latch <HEX_1_1> is equivalent to a wire in block <Exercise6>.
WARNING:Xst:1294 - Latch <HEX_1_0> is equivalent to a wire in block <Exercise6>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Exercise6, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Exercise6.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 26
#      LUT2                        : 1
#      LUT3                        : 1
#      LUT4                        : 6
#      LUT5                        : 2
#      LUT6                        : 16
# FlipFlops/Latches                : 7
#      LD                          : 7
# IO Buffers                       : 20
#      IBUF                        : 6
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice LUTs:                   26  out of  63400     0%  
    Number used as Logic:                26  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     26
   Number with an unused Flip Flop:      26  out of     26   100%  
   Number with an unused LUT:             0  out of     26     0%  
   Number of fully used LUT-FF pairs:     0  out of     26     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    210     9%  
    IOB Flip Flops/Latches:               7

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n0131<1>(_n0131<1>1:O)            | NONE(*)(HEX_0_6)       | 7     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 3.251ns
   Maximum output required time after clock: 0.811ns
   Maximum combinational path delay: 3.004ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_n0131<1>'
  Total number of paths / destination ports: 623 / 7
-------------------------------------------------------------------------
Offset:              3.251ns (Levels of Logic = 5)
  Source:            SW<2> (PAD)
  Destination:       HEX_0_5 (LATCH)
  Destination Clock: _n0131<1> falling

  Data Path: SW<2> to HEX_0_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.001   0.815  SW_2_IBUF (SW_2_IBUF)
     LUT6:I1->O            8   0.097   0.792  GND_1_o_GND_1_o_mux_12_OUT[1]1 (GND_1_o_GND_1_o_mux_12_OUT[1])
     LUT6:I0->O            5   0.097   0.462  GND_1_o_SW[5]_LessThan_5_o1 (GND_1_o_SW[5]_LessThan_5_o_mmx_out)
     LUT4:I2->O            8   0.097   0.792  Mmux_unidades_rs_lut<3>1 (Mmux_unidades_rs_lut<3>)
     LUT6:I0->O            1   0.097   0.000  _n0131<2>1 (_n0131<2>)
     LD:D                     -0.028          HEX_0_5
    ----------------------------------------
    Total                      3.251ns (0.389ns logic, 2.862ns route)
                                       (12.0% logic, 88.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0131<1>'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              0.811ns (Levels of Logic = 1)
  Source:            HEX_0_6 (LATCH)
  Destination:       HEX_0<6> (PAD)
  Source Clock:      _n0131<1> falling

  Data Path: HEX_0_6 to HEX_0<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.339  HEX_0_6 (HEX_0_6)
     OBUF:I->O                 0.000          HEX_0_6_OBUF (HEX_0<6>)
    ----------------------------------------
    Total                      0.811ns (0.472ns logic, 0.339ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 294 / 7
-------------------------------------------------------------------------
Delay:               3.004ns (Levels of Logic = 5)
  Source:            SW<2> (PAD)
  Destination:       HEX_1<3> (PAD)

  Data Path: SW<2> to HEX_1<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.001   0.815  SW_2_IBUF (SW_2_IBUF)
     LUT6:I1->O            8   0.097   0.792  GND_1_o_GND_1_o_mux_12_OUT[1]1 (GND_1_o_GND_1_o_mux_12_OUT[1])
     LUT6:I0->O            3   0.097   0.765  Mmux_decenas<0>11 (decenas<2>)
     LUT6:I0->O            1   0.097   0.339  _n0114<4> (HEX_1_3_OBUF)
     OBUF:I->O                 0.000          HEX_1_3_OBUF (HEX_1<3>)
    ----------------------------------------
    Total                      3.004ns (0.292ns logic, 2.712ns route)
                                       (9.7% logic, 90.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 87.00 secs
Total CPU time to Xst completion: 86.94 secs
 
--> 

Total memory usage is 801768 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :    2 (   0 filtered)

