Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Apr 19 00:19:35 2025
| Host         : planthony running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.630        0.000                      0                43423        0.031        0.000                      0                43423        8.950        0.000                       0                 16226  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          7.630        0.000                      0                41701        0.031        0.000                      0                41701        8.950        0.000                       0                 16226  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              11.644        0.000                      0                 1722        0.336        0.000                      0                 1722  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.630ns  (required time - arrival time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.106ns  (logic 5.697ns (47.057%)  route 6.409ns (52.943%))
  Logic Levels:           24  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 22.118 - 20.000 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.338     2.280    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/IPCORE_CLK
    SLICE_X17Y14         FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDCE (Prop_fdce_C_Q)         0.313     2.593 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]/Q
                         net (fo=8, routed)           0.911     3.504    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]_0
    SLICE_X17Y7          LUT2 (Prop_lut2_I0_O)        0.215     3.719 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.719    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry_i_6[0]
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.114 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.114    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__0_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.344 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__1/O[1]
                         net (fo=2, routed)           0.488     4.833    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__1_n_6
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     5.453 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.453    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__1_i_2_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     5.573 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_1/CO[1]
                         net (fo=1, routed)           0.389     5.961    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_1_n_2
    SLICE_X12Y9          LUT2 (Prop_lut2_I1_O)        0.249     6.210 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.210    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_2_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171     6.381 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry/O[1]
                         net (fo=3, routed)           0.424     6.805    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_op_stage4[26]
    SLICE_X11Y9          LUT2 (Prop_lut2_I1_O)        0.216     7.021 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_i_2/O
                         net (fo=1, routed)           0.000     7.021    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.433 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2/CO[3]
                         net (fo=23, routed)          0.870     8.303    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_n_0
    SLICE_X10Y7          LUT4 (Prop_lut4_I0_O)        0.097     8.400 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry_i_2/O
                         net (fo=1, routed)           0.000     8.400    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry_i_2_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     8.686 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.778 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.778    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.870 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.870    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.962 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.962    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__2_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     9.146 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_2/CO[0]
                         net (fo=23, routed)          0.658     9.803    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_2_n_3
    SLICE_X9Y8           LUT3 (Prop_lut3_I2_O)        0.262    10.065 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_1/O
                         net (fo=1, routed)           0.417    10.483    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_1_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    10.915 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry/CO[3]
                         net (fo=20, routed)          0.845    11.759    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.097    11.856 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_i_3/O
                         net (fo=1, routed)           0.000    11.856    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_i_3_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.258 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.258    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.350 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.350    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__0_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.442 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.442    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    12.665 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__2/O[1]
                         net (fo=1, routed)           0.912    13.577    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__2_n_6
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.216    13.793 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1[7]_i_3/O
                         net (fo=8, routed)           0.496    14.289    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1[7]_i_3_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.097    14.386 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1[1]_i_1__0/O
                         net (fo=1, routed)           0.000    14.386    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_out1[1]
    SLICE_X7Y9           FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.260    22.118    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/IPCORE_CLK
    SLICE_X7Y9           FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[1]/C
                         clock pessimism              0.171    22.289    
                         clock uncertainty           -0.302    21.987    
    SLICE_X7Y9           FDCE (Setup_fdce_C_D)        0.030    22.017    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         22.017    
                         arrival time                         -14.386    
  -------------------------------------------------------------------
                         slack                                  7.630    

Slack (MET) :             7.630ns  (required time - arrival time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.108ns  (logic 5.697ns (47.050%)  route 6.411ns (52.950%))
  Logic Levels:           24  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 22.118 - 20.000 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.338     2.280    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/IPCORE_CLK
    SLICE_X17Y14         FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDCE (Prop_fdce_C_Q)         0.313     2.593 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]/Q
                         net (fo=8, routed)           0.911     3.504    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]_0
    SLICE_X17Y7          LUT2 (Prop_lut2_I0_O)        0.215     3.719 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.719    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry_i_6[0]
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.114 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.114    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__0_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.344 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__1/O[1]
                         net (fo=2, routed)           0.488     4.833    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__1_n_6
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     5.453 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.453    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__1_i_2_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     5.573 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_1/CO[1]
                         net (fo=1, routed)           0.389     5.961    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_1_n_2
    SLICE_X12Y9          LUT2 (Prop_lut2_I1_O)        0.249     6.210 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.210    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_2_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171     6.381 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry/O[1]
                         net (fo=3, routed)           0.424     6.805    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_op_stage4[26]
    SLICE_X11Y9          LUT2 (Prop_lut2_I1_O)        0.216     7.021 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_i_2/O
                         net (fo=1, routed)           0.000     7.021    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.433 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2/CO[3]
                         net (fo=23, routed)          0.870     8.303    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_n_0
    SLICE_X10Y7          LUT4 (Prop_lut4_I0_O)        0.097     8.400 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry_i_2/O
                         net (fo=1, routed)           0.000     8.400    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry_i_2_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     8.686 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.778 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.778    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.870 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.870    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.962 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.962    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__2_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     9.146 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_2/CO[0]
                         net (fo=23, routed)          0.658     9.803    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_2_n_3
    SLICE_X9Y8           LUT3 (Prop_lut3_I2_O)        0.262    10.065 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_1/O
                         net (fo=1, routed)           0.417    10.483    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_1_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    10.915 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry/CO[3]
                         net (fo=20, routed)          0.845    11.759    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.097    11.856 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_i_3/O
                         net (fo=1, routed)           0.000    11.856    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_i_3_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.258 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.258    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.350 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.350    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__0_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.442 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.442    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    12.665 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__2/O[1]
                         net (fo=1, routed)           0.912    13.577    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__2_n_6
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.216    13.793 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1[7]_i_3/O
                         net (fo=8, routed)           0.498    14.291    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1[7]_i_3_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.097    14.388 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1[2]_i_1__0/O
                         net (fo=1, routed)           0.000    14.388    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_out1[2]
    SLICE_X7Y9           FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.260    22.118    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/IPCORE_CLK
    SLICE_X7Y9           FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[2]/C
                         clock pessimism              0.171    22.289    
                         clock uncertainty           -0.302    21.987    
    SLICE_X7Y9           FDCE (Setup_fdce_C_D)        0.032    22.019    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[2]
  -------------------------------------------------------------------
                         required time                         22.019    
                         arrival time                         -14.388    
  -------------------------------------------------------------------
                         slack                                  7.630    

Slack (MET) :             7.671ns  (required time - arrival time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Delay2_out1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.046ns  (logic 5.953ns (49.417%)  route 6.093ns (50.583%))
  Logic Levels:           25  (CARRY4=16 LUT2=4 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns = ( 22.059 - 20.000 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.338     2.280    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/IPCORE_CLK
    SLICE_X16Y14         FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDCE (Prop_fdce_C_Q)         0.393     2.673 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][12]/Q
                         net (fo=24, routed)          0.912     3.585    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_sobel_vert_conv_core/Delay1_out1_reg[0]_35[12]
    SLICE_X19Y5          LUT2 (Prop_lut2_I0_O)        0.097     3.682 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/Sum_of_Elements_stage4_add_temp_carry_i_14/O
                         net (fo=1, routed)           0.000     3.682    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.077 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.077    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry_i_2_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.166 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.166    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry_i_1_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.396 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.549     4.945    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry__0_i_1_n_6
    SLICE_X19Y3          LUT2 (Prop_lut2_I0_O)        0.225     5.170 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.170    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry__1_i_5_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.565 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.565    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry__1_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.724 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry__2/O[0]
                         net (fo=3, routed)           0.598     6.322    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry__2_n_7
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.224     6.546 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_1__0/O
                         net (fo=1, routed)           0.000     6.546    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_1__0_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.430     6.976 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry/CO[2]
                         net (fo=1, routed)           0.300     7.276    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_n_1
    SLICE_X18Y3          LUT2 (Prop_lut2_I1_O)        0.223     7.499 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000     7.499    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_i_1__0_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     7.785 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2/CO[3]
                         net (fo=20, routed)          0.975     8.760    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_n_0
    SLICE_X17Y1          LUT4 (Prop_lut4_I0_O)        0.097     8.857 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     8.857    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0_i_4__0_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.252 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.252    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.341 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.341    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__1_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.430 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.430    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__2_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     9.617 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_2__0/CO[0]
                         net (fo=26, routed)          0.468    10.084    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_2__0_n_3
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.279    10.363 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_1__0/O
                         net (fo=1, routed)           0.415    10.778    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_1__0_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    11.210 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry/CO[3]
                         net (fo=23, routed)          0.883    12.093    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_n_0
    SLICE_X16Y0          LUT6 (Prop_lut6_I0_O)        0.097    12.190 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_i_3__0/O
                         net (fo=1, routed)           0.000    12.190    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_i_3__0_n_0
    SLICE_X16Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.592 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.592    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_n_0
    SLICE_X16Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.684 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.684    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__0_n_0
    SLICE_X16Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.776 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.776    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__1_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    13.013 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__2/O[3]
                         net (fo=1, routed)           0.608    13.621    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__2_n_4
    SLICE_X15Y2          LUT6 (Prop_lut6_I4_O)        0.222    13.843 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Delay2_out1[7]_i_3__0/O
                         net (fo=8, routed)           0.386    14.229    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Delay2_out1[7]_i_3__0_n_0
    SLICE_X14Y2          LUT6 (Prop_lut6_I3_O)        0.097    14.326 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Delay2_out1[6]_i_1__1/O
                         net (fo=1, routed)           0.000    14.326    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_out1[6]
    SLICE_X14Y2          FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Delay2_out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.201    22.059    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/IPCORE_CLK
    SLICE_X14Y2          FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Delay2_out1_reg[6]/C
                         clock pessimism              0.171    22.230    
                         clock uncertainty           -0.302    21.928    
    SLICE_X14Y2          FDCE (Setup_fdce_C_D)        0.069    21.997    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Delay2_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         21.997    
                         arrival time                         -14.326    
  -------------------------------------------------------------------
                         slack                                  7.671    

Slack (MET) :             7.672ns  (required time - arrival time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Delay2_out1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.048ns  (logic 5.953ns (49.409%)  route 6.095ns (50.591%))
  Logic Levels:           25  (CARRY4=16 LUT2=4 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns = ( 22.059 - 20.000 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.338     2.280    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/IPCORE_CLK
    SLICE_X16Y14         FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDCE (Prop_fdce_C_Q)         0.393     2.673 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][12]/Q
                         net (fo=24, routed)          0.912     3.585    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_sobel_vert_conv_core/Delay1_out1_reg[0]_35[12]
    SLICE_X19Y5          LUT2 (Prop_lut2_I0_O)        0.097     3.682 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/Sum_of_Elements_stage4_add_temp_carry_i_14/O
                         net (fo=1, routed)           0.000     3.682    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.077 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.077    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry_i_2_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.166 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.166    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry_i_1_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.396 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.549     4.945    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry__0_i_1_n_6
    SLICE_X19Y3          LUT2 (Prop_lut2_I0_O)        0.225     5.170 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.170    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry__1_i_5_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.565 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.565    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry__1_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.724 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry__2/O[0]
                         net (fo=3, routed)           0.598     6.322    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry__2_n_7
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.224     6.546 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_1__0/O
                         net (fo=1, routed)           0.000     6.546    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_1__0_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.430     6.976 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry/CO[2]
                         net (fo=1, routed)           0.300     7.276    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_n_1
    SLICE_X18Y3          LUT2 (Prop_lut2_I1_O)        0.223     7.499 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000     7.499    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_i_1__0_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     7.785 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2/CO[3]
                         net (fo=20, routed)          0.975     8.760    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_n_0
    SLICE_X17Y1          LUT4 (Prop_lut4_I0_O)        0.097     8.857 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     8.857    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0_i_4__0_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.252 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.252    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.341 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.341    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__1_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.430 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.430    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__2_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     9.617 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_2__0/CO[0]
                         net (fo=26, routed)          0.468    10.084    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_2__0_n_3
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.279    10.363 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_1__0/O
                         net (fo=1, routed)           0.415    10.778    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_1__0_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    11.210 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry/CO[3]
                         net (fo=23, routed)          0.883    12.093    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_n_0
    SLICE_X16Y0          LUT6 (Prop_lut6_I0_O)        0.097    12.190 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_i_3__0/O
                         net (fo=1, routed)           0.000    12.190    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_i_3__0_n_0
    SLICE_X16Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.592 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.592    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_n_0
    SLICE_X16Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.684 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.684    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__0_n_0
    SLICE_X16Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.776 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.776    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__1_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    13.013 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__2/O[3]
                         net (fo=1, routed)           0.608    13.621    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__2_n_4
    SLICE_X15Y2          LUT6 (Prop_lut6_I4_O)        0.222    13.843 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Delay2_out1[7]_i_3__0/O
                         net (fo=8, routed)           0.388    14.231    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Delay2_out1[7]_i_3__0_n_0
    SLICE_X14Y2          LUT6 (Prop_lut6_I3_O)        0.097    14.328 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Delay2_out1[7]_i_1__1/O
                         net (fo=1, routed)           0.000    14.328    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_out1[7]
    SLICE_X14Y2          FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Delay2_out1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.201    22.059    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/IPCORE_CLK
    SLICE_X14Y2          FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Delay2_out1_reg[7]/C
                         clock pessimism              0.171    22.230    
                         clock uncertainty           -0.302    21.928    
    SLICE_X14Y2          FDCE (Setup_fdce_C_D)        0.072    22.000    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Delay2_out1_reg[7]
  -------------------------------------------------------------------
                         required time                         22.000    
                         arrival time                         -14.328    
  -------------------------------------------------------------------
                         slack                                  7.672    

Slack (MET) :             7.714ns  (required time - arrival time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.022ns  (logic 5.697ns (47.389%)  route 6.325ns (52.611%))
  Logic Levels:           24  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 22.117 - 20.000 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.338     2.280    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/IPCORE_CLK
    SLICE_X17Y14         FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDCE (Prop_fdce_C_Q)         0.313     2.593 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]/Q
                         net (fo=8, routed)           0.911     3.504    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]_0
    SLICE_X17Y7          LUT2 (Prop_lut2_I0_O)        0.215     3.719 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.719    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry_i_6[0]
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.114 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.114    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__0_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.344 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__1/O[1]
                         net (fo=2, routed)           0.488     4.833    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__1_n_6
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     5.453 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.453    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__1_i_2_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     5.573 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_1/CO[1]
                         net (fo=1, routed)           0.389     5.961    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_1_n_2
    SLICE_X12Y9          LUT2 (Prop_lut2_I1_O)        0.249     6.210 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.210    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_2_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171     6.381 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry/O[1]
                         net (fo=3, routed)           0.424     6.805    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_op_stage4[26]
    SLICE_X11Y9          LUT2 (Prop_lut2_I1_O)        0.216     7.021 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_i_2/O
                         net (fo=1, routed)           0.000     7.021    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.433 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2/CO[3]
                         net (fo=23, routed)          0.870     8.303    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_n_0
    SLICE_X10Y7          LUT4 (Prop_lut4_I0_O)        0.097     8.400 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry_i_2/O
                         net (fo=1, routed)           0.000     8.400    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry_i_2_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     8.686 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.778 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.778    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.870 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.870    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.962 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.962    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__2_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     9.146 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_2/CO[0]
                         net (fo=23, routed)          0.658     9.803    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_2_n_3
    SLICE_X9Y8           LUT3 (Prop_lut3_I2_O)        0.262    10.065 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_1/O
                         net (fo=1, routed)           0.417    10.483    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_1_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    10.915 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry/CO[3]
                         net (fo=20, routed)          0.845    11.759    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.097    11.856 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_i_3/O
                         net (fo=1, routed)           0.000    11.856    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_i_3_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.258 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.258    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.350 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.350    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__0_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.442 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.442    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    12.665 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__2/O[1]
                         net (fo=1, routed)           0.912    13.577    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__2_n_6
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.216    13.793 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1[7]_i_3/O
                         net (fo=8, routed)           0.412    14.205    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1[7]_i_3_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I3_O)        0.097    14.302 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1[6]_i_1__0/O
                         net (fo=1, routed)           0.000    14.302    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_out1[6]
    SLICE_X7Y10          FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.259    22.117    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/IPCORE_CLK
    SLICE_X7Y10          FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[6]/C
                         clock pessimism              0.171    22.288    
                         clock uncertainty           -0.302    21.986    
    SLICE_X7Y10          FDCE (Setup_fdce_C_D)        0.030    22.016    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         22.016    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                  7.714    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.020ns  (logic 5.697ns (47.397%)  route 6.323ns (52.603%))
  Logic Levels:           24  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 22.117 - 20.000 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.338     2.280    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/IPCORE_CLK
    SLICE_X17Y14         FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDCE (Prop_fdce_C_Q)         0.313     2.593 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]/Q
                         net (fo=8, routed)           0.911     3.504    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]_0
    SLICE_X17Y7          LUT2 (Prop_lut2_I0_O)        0.215     3.719 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.719    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry_i_6[0]
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.114 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.114    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__0_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.344 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__1/O[1]
                         net (fo=2, routed)           0.488     4.833    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__1_n_6
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     5.453 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.453    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__1_i_2_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     5.573 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_1/CO[1]
                         net (fo=1, routed)           0.389     5.961    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_1_n_2
    SLICE_X12Y9          LUT2 (Prop_lut2_I1_O)        0.249     6.210 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.210    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_2_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171     6.381 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry/O[1]
                         net (fo=3, routed)           0.424     6.805    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_op_stage4[26]
    SLICE_X11Y9          LUT2 (Prop_lut2_I1_O)        0.216     7.021 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_i_2/O
                         net (fo=1, routed)           0.000     7.021    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.433 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2/CO[3]
                         net (fo=23, routed)          0.870     8.303    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_n_0
    SLICE_X10Y7          LUT4 (Prop_lut4_I0_O)        0.097     8.400 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry_i_2/O
                         net (fo=1, routed)           0.000     8.400    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry_i_2_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     8.686 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.778 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.778    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.870 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.870    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.962 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.962    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__2_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     9.146 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_2/CO[0]
                         net (fo=23, routed)          0.658     9.803    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_2_n_3
    SLICE_X9Y8           LUT3 (Prop_lut3_I2_O)        0.262    10.065 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_1/O
                         net (fo=1, routed)           0.417    10.483    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_1_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    10.915 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry/CO[3]
                         net (fo=20, routed)          0.845    11.759    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.097    11.856 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_i_3/O
                         net (fo=1, routed)           0.000    11.856    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_i_3_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.258 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.258    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.350 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.350    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__0_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.442 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.442    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    12.665 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__2/O[1]
                         net (fo=1, routed)           0.912    13.577    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__2_n_6
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.216    13.793 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1[7]_i_3/O
                         net (fo=8, routed)           0.410    14.203    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1[7]_i_3_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I3_O)        0.097    14.300 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1[7]_i_1__0/O
                         net (fo=1, routed)           0.000    14.300    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_out1[7]
    SLICE_X7Y10          FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.259    22.117    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/IPCORE_CLK
    SLICE_X7Y10          FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[7]/C
                         clock pessimism              0.171    22.288    
                         clock uncertainty           -0.302    21.986    
    SLICE_X7Y10          FDCE (Setup_fdce_C_D)        0.032    22.018    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[7]
  -------------------------------------------------------------------
                         required time                         22.018    
                         arrival time                         -14.300    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.739ns  (required time - arrival time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.000ns  (logic 5.697ns (47.477%)  route 6.303ns (52.523%))
  Logic Levels:           24  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 22.118 - 20.000 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.338     2.280    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/IPCORE_CLK
    SLICE_X17Y14         FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDCE (Prop_fdce_C_Q)         0.313     2.593 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]/Q
                         net (fo=8, routed)           0.911     3.504    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]_0
    SLICE_X17Y7          LUT2 (Prop_lut2_I0_O)        0.215     3.719 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.719    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry_i_6[0]
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.114 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.114    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__0_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.344 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__1/O[1]
                         net (fo=2, routed)           0.488     4.833    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__1_n_6
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     5.453 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.453    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__1_i_2_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     5.573 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_1/CO[1]
                         net (fo=1, routed)           0.389     5.961    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_1_n_2
    SLICE_X12Y9          LUT2 (Prop_lut2_I1_O)        0.249     6.210 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.210    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_2_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171     6.381 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry/O[1]
                         net (fo=3, routed)           0.424     6.805    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_op_stage4[26]
    SLICE_X11Y9          LUT2 (Prop_lut2_I1_O)        0.216     7.021 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_i_2/O
                         net (fo=1, routed)           0.000     7.021    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.433 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2/CO[3]
                         net (fo=23, routed)          0.870     8.303    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_n_0
    SLICE_X10Y7          LUT4 (Prop_lut4_I0_O)        0.097     8.400 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry_i_2/O
                         net (fo=1, routed)           0.000     8.400    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry_i_2_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     8.686 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.778 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.778    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.870 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.870    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.962 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.962    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__2_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     9.146 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_2/CO[0]
                         net (fo=23, routed)          0.658     9.803    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_2_n_3
    SLICE_X9Y8           LUT3 (Prop_lut3_I2_O)        0.262    10.065 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_1/O
                         net (fo=1, routed)           0.417    10.483    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_1_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    10.915 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry/CO[3]
                         net (fo=20, routed)          0.845    11.759    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.097    11.856 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_i_3/O
                         net (fo=1, routed)           0.000    11.856    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_i_3_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.258 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.258    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.350 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.350    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__0_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.442 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.442    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    12.665 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__2/O[1]
                         net (fo=1, routed)           0.912    13.577    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__2_n_6
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.216    13.793 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1[7]_i_3/O
                         net (fo=8, routed)           0.390    14.183    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1[7]_i_3_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.097    14.280 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1[3]_i_1__0/O
                         net (fo=1, routed)           0.000    14.280    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_out1[3]
    SLICE_X7Y9           FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.260    22.118    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/IPCORE_CLK
    SLICE_X7Y9           FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[3]/C
                         clock pessimism              0.171    22.289    
                         clock uncertainty           -0.302    21.987    
    SLICE_X7Y9           FDCE (Setup_fdce_C_D)        0.032    22.019    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[3]
  -------------------------------------------------------------------
                         required time                         22.019    
                         arrival time                         -14.280    
  -------------------------------------------------------------------
                         slack                                  7.739    

Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.915ns  (logic 5.697ns (47.815%)  route 6.218ns (52.185%))
  Logic Levels:           24  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 22.058 - 20.000 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.338     2.280    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/IPCORE_CLK
    SLICE_X17Y14         FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDCE (Prop_fdce_C_Q)         0.313     2.593 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]/Q
                         net (fo=8, routed)           0.911     3.504    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]_0
    SLICE_X17Y7          LUT2 (Prop_lut2_I0_O)        0.215     3.719 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.719    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry_i_6[0]
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.114 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.114    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__0_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.344 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__1/O[1]
                         net (fo=2, routed)           0.488     4.833    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__1_n_6
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     5.453 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.453    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__1_i_2_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     5.573 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_1/CO[1]
                         net (fo=1, routed)           0.389     5.961    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_1_n_2
    SLICE_X12Y9          LUT2 (Prop_lut2_I1_O)        0.249     6.210 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.210    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_2_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171     6.381 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry/O[1]
                         net (fo=3, routed)           0.424     6.805    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_op_stage4[26]
    SLICE_X11Y9          LUT2 (Prop_lut2_I1_O)        0.216     7.021 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_i_2/O
                         net (fo=1, routed)           0.000     7.021    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.433 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2/CO[3]
                         net (fo=23, routed)          0.870     8.303    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_n_0
    SLICE_X10Y7          LUT4 (Prop_lut4_I0_O)        0.097     8.400 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry_i_2/O
                         net (fo=1, routed)           0.000     8.400    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry_i_2_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     8.686 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.778 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.778    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.870 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.870    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.962 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.962    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__2_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     9.146 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_2/CO[0]
                         net (fo=23, routed)          0.658     9.803    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_2_n_3
    SLICE_X9Y8           LUT3 (Prop_lut3_I2_O)        0.262    10.065 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_1/O
                         net (fo=1, routed)           0.417    10.483    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_1_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    10.915 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry/CO[3]
                         net (fo=20, routed)          0.845    11.759    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.097    11.856 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_i_3/O
                         net (fo=1, routed)           0.000    11.856    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_i_3_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.258 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.258    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.350 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.350    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__0_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.442 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.442    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    12.665 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__2/O[1]
                         net (fo=1, routed)           0.912    13.577    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__2_n_6
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.216    13.793 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1[7]_i_3/O
                         net (fo=8, routed)           0.305    14.098    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1[7]_i_3_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I3_O)        0.097    14.195 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1[0]_i_1__0/O
                         net (fo=1, routed)           0.000    14.195    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_out1[0]
    SLICE_X9Y9           FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.200    22.058    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/IPCORE_CLK
    SLICE_X9Y9           FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[0]/C
                         clock pessimism              0.171    22.229    
                         clock uncertainty           -0.302    21.927    
    SLICE_X9Y9           FDCE (Setup_fdce_C_D)        0.030    21.957    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[0]
  -------------------------------------------------------------------
                         required time                         21.957    
                         arrival time                         -14.195    
  -------------------------------------------------------------------
                         slack                                  7.762    

Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.917ns  (logic 5.697ns (47.807%)  route 6.220ns (52.193%))
  Logic Levels:           24  (CARRY4=16 LUT2=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 22.058 - 20.000 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.338     2.280    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/IPCORE_CLK
    SLICE_X17Y14         FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDCE (Prop_fdce_C_Q)         0.313     2.593 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]/Q
                         net (fo=8, routed)           0.911     3.504    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][16]_0
    SLICE_X17Y7          LUT2 (Prop_lut2_I0_O)        0.215     3.719 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.719    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry_i_6[0]
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.114 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.114    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__0_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.344 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__1/O[1]
                         net (fo=2, routed)           0.488     4.833    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage3_add_temp_carry__1_n_6
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620     5.453 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.453    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__1_i_2_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     5.573 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_1/CO[1]
                         net (fo=1, routed)           0.389     5.961    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_1_n_2
    SLICE_X12Y9          LUT2 (Prop_lut2_I1_O)        0.249     6.210 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.210    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_2_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171     6.381 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry/O[1]
                         net (fo=3, routed)           0.424     6.805    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_op_stage4[26]
    SLICE_X11Y9          LUT2 (Prop_lut2_I1_O)        0.216     7.021 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_i_2/O
                         net (fo=1, routed)           0.000     7.021    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.433 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2/CO[3]
                         net (fo=23, routed)          0.870     8.303    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_n_0
    SLICE_X10Y7          LUT4 (Prop_lut4_I0_O)        0.097     8.400 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry_i_2/O
                         net (fo=1, routed)           0.000     8.400    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry_i_2_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     8.686 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.778 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.778    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.870 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.870    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.962 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.962    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__2_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     9.146 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_2/CO[0]
                         net (fo=23, routed)          0.658     9.803    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_2_n_3
    SLICE_X9Y8           LUT3 (Prop_lut3_I2_O)        0.262    10.065 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_1/O
                         net (fo=1, routed)           0.417    10.483    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_1_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    10.915 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry/CO[3]
                         net (fo=20, routed)          0.845    11.759    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.097    11.856 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_i_3/O
                         net (fo=1, routed)           0.000    11.856    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_i_3_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.258 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.258    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.350 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.350    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__0_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.442 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.442    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    12.665 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__2/O[1]
                         net (fo=1, routed)           0.912    13.577    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__2_n_6
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.216    13.793 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1[7]_i_3/O
                         net (fo=8, routed)           0.307    14.100    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1[7]_i_3_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I3_O)        0.097    14.197 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1[4]_i_1__0/O
                         net (fo=1, routed)           0.000    14.197    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Sum_of_Elements_out1[4]
    SLICE_X9Y9           FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.200    22.058    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/IPCORE_CLK
    SLICE_X9Y9           FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[4]/C
                         clock pessimism              0.171    22.229    
                         clock uncertainty           -0.302    21.927    
    SLICE_X9Y9           FDCE (Setup_fdce_C_D)        0.032    21.959    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/Delay2_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         21.959    
                         arrival time                         -14.197    
  -------------------------------------------------------------------
                         slack                                  7.762    

Slack (MET) :             7.768ns  (required time - arrival time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Delay2_out1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.910ns  (logic 5.953ns (49.985%)  route 5.957ns (50.015%))
  Logic Levels:           25  (CARRY4=16 LUT2=4 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns = ( 22.059 - 20.000 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.338     2.280    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/IPCORE_CLK
    SLICE_X16Y14         FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDCE (Prop_fdce_C_Q)         0.393     2.673 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core/u_Subsystem1/Delay1_out1_reg[0][12]/Q
                         net (fo=24, routed)          0.912     3.585    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_sobel_vert_conv_core/Delay1_out1_reg[0]_35[12]
    SLICE_X19Y5          LUT2 (Prop_lut2_I0_O)        0.097     3.682 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/Sum_of_Elements_stage4_add_temp_carry_i_14/O
                         net (fo=1, routed)           0.000     3.682    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.077 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.077    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry_i_2_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.166 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.166    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry_i_1_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.396 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.549     4.945    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry__0_i_1_n_6
    SLICE_X19Y3          LUT2 (Prop_lut2_I0_O)        0.225     5.170 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.170    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry__1_i_5_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.565 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.565    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry__1_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.724 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry__2/O[0]
                         net (fo=3, routed)           0.598     6.322    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage4_add_temp_carry__2_n_7
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.224     6.546 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_1__0/O
                         net (fo=1, routed)           0.000     6.546    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_i_1__0_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.430     6.976 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry/CO[2]
                         net (fo=1, routed)           0.300     7.276    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage6_add_temp_carry_n_1
    SLICE_X18Y3          LUT2 (Prop_lut2_I1_O)        0.223     7.499 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000     7.499    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_i_1__0_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     7.785 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2/CO[3]
                         net (fo=20, routed)          0.975     8.760    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage6_add_temp__5_carry__2_n_0
    SLICE_X17Y1          LUT4 (Prop_lut4_I0_O)        0.097     8.857 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     8.857    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0_i_4__0_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.252 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.252    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__0_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.341 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.341    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__1_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.430 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.430    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage7_add_temp_carry__2_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     9.617 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_2__0/CO[0]
                         net (fo=26, routed)          0.468    10.084    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_2__0_n_3
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.279    10.363 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_1__0/O
                         net (fo=1, routed)           0.415    10.778    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_i_1__0_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    11.210 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry/CO[3]
                         net (fo=23, routed)          0.883    12.093    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage8_add_temp_carry_n_0
    SLICE_X16Y0          LUT6 (Prop_lut6_I0_O)        0.097    12.190 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_i_3__0/O
                         net (fo=1, routed)           0.000    12.190    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_i_3__0_n_0
    SLICE_X16Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.592 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.592    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry_n_0
    SLICE_X16Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.684 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.684    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__0_n_0
    SLICE_X16Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.776 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.776    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__1_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    13.013 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__2/O[3]
                         net (fo=1, routed)           0.608    13.621    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_stage9_add_temp_carry__2_n_4
    SLICE_X15Y2          LUT6 (Prop_lut6_I4_O)        0.222    13.843 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Delay2_out1[7]_i_3__0/O
                         net (fo=8, routed)           0.249    14.093    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Delay2_out1[7]_i_3__0_n_0
    SLICE_X15Y1          LUT6 (Prop_lut6_I3_O)        0.097    14.190 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Delay2_out1[3]_i_1__1/O
                         net (fo=1, routed)           0.000    14.190    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Sum_of_Elements_out1[3]
    SLICE_X15Y1          FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Delay2_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.201    22.059    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/IPCORE_CLK
    SLICE_X15Y1          FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Delay2_out1_reg[3]/C
                         clock pessimism              0.171    22.230    
                         clock uncertainty           -0.302    21.928    
    SLICE_X15Y1          FDCE (Setup_fdce_C_D)        0.030    21.958    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core_alt/u_Subsystem1/Delay2_out1_reg[3]
  -------------------------------------------------------------------
                         required time                         21.958    
                         arrival time                         -14.190    
  -------------------------------------------------------------------
                         slack                                  7.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_data_OUT_inst/u_conv_core_ip_fifo_data_OUT_classic_ram_generic/data_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_data_OUT_inst/Out_tmp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.261%)  route 0.176ns (45.739%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.559     0.895    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_data_OUT_inst/u_conv_core_ip_fifo_data_OUT_classic_ram_generic/IPCORE_CLK
    SLICE_X50Y49         FDRE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_data_OUT_inst/u_conv_core_ip_fifo_data_OUT_classic_ram_generic/data_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_data_OUT_inst/u_conv_core_ip_fifo_data_OUT_classic_ram_generic/data_int_reg[5]/Q
                         net (fo=3, routed)           0.176     1.235    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_data_OUT_inst/u_conv_core_ip_fifo_data_OUT_classic_ram_generic/data_int_reg[63]_0[5]
    SLICE_X51Y50         LUT5 (Prop_lut5_I2_O)        0.045     1.280 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_data_OUT_inst/u_conv_core_ip_fifo_data_OUT_classic_ram_generic/Out_tmp[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.280    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_data_OUT_inst/u_conv_core_ip_fifo_data_OUT_classic_ram_generic_n_59
    SLICE_X51Y50         FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_data_OUT_inst/Out_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.821     1.187    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_data_OUT_inst/IPCORE_CLK
    SLICE_X51Y50         FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_data_OUT_inst/Out_tmp_reg[5]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X51Y50         FDCE (Hold_fdce_C_D)         0.092     1.249    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_data_OUT_inst/Out_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/cam_axi_2/U0/cam_axi_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.566     0.902    design_1_i/cam_axi_2/U0/cam_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y71         FDRE                                         r  design_1_i/cam_axi_2/U0/cam_axi_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/cam_axi_2/U0/cam_axi_v1_0_S00_AXI_inst/axi_rdata_reg[11]/Q
                         net (fo=1, routed)           0.055     1.097    design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X54Y71         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.833     1.199    design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X54Y71         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.284     0.915    
    SLICE_X54Y71         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.032    design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_sof_out_inst/fifo_back_indx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_sof_out_inst/u_conv_core_ip_fifo_sof_out_classic_ram_singlebit/ram_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.181%)  route 0.249ns (63.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.552     0.888    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_sof_out_inst/IPCORE_CLK
    SLICE_X51Y56         FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_sof_out_inst/fifo_back_indx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_sof_out_inst/fifo_back_indx_reg[1]/Q
                         net (fo=4, routed)           0.249     1.277    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_sof_out_inst/u_conv_core_ip_fifo_sof_out_classic_ram_singlebit/ram_reg_0_3_0_0/A1
    SLICE_X50Y56         RAMD32                                       r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_sof_out_inst/u_conv_core_ip_fifo_sof_out_classic_ram_singlebit/ram_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.820     1.186    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_sof_out_inst/u_conv_core_ip_fifo_sof_out_classic_ram_singlebit/ram_reg_0_3_0_0/WCLK
    SLICE_X50Y56         RAMD32                                       r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_sof_out_inst/u_conv_core_ip_fifo_sof_out_classic_ram_singlebit/ram_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.285     0.901    
    SLICE_X50Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.210    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_sof_out_inst/u_conv_core_ip_fifo_sof_out_classic_ram_singlebit/ram_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_sof_out_inst/fifo_back_indx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_sof_out_inst/u_conv_core_ip_fifo_sof_out_classic_ram_singlebit/ram_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.181%)  route 0.249ns (63.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.552     0.888    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_sof_out_inst/IPCORE_CLK
    SLICE_X51Y56         FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_sof_out_inst/fifo_back_indx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_sof_out_inst/fifo_back_indx_reg[1]/Q
                         net (fo=4, routed)           0.249     1.277    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_sof_out_inst/u_conv_core_ip_fifo_sof_out_classic_ram_singlebit/ram_reg_0_3_0_0/A1
    SLICE_X50Y56         RAMD32                                       r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_sof_out_inst/u_conv_core_ip_fifo_sof_out_classic_ram_singlebit/ram_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.820     1.186    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_sof_out_inst/u_conv_core_ip_fifo_sof_out_classic_ram_singlebit/ram_reg_0_3_0_0/WCLK
    SLICE_X50Y56         RAMD32                                       r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_sof_out_inst/u_conv_core_ip_fifo_sof_out_classic_ram_singlebit/ram_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.285     0.901    
    SLICE_X50Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.210    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_sof_out_inst/u_conv_core_ip_fifo_sof_out_classic_ram_singlebit/ram_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.repeat_frame_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.490%)  route 0.262ns (58.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.551     0.887    design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/m_axi_s2mm_aclk
    SLICE_X49Y84         FDRE                                         r  design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.repeat_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.repeat_frame_reg/Q
                         net (fo=4, routed)           0.262     1.290    design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/repeat_frame
    SLICE_X50Y83         LUT6 (Prop_lut6_I4_O)        0.045     1.335 r  design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3/O
                         net (fo=1, routed)           0.000     1.335    design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0
    SLICE_X50Y83         FDRE                                         r  design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.813     1.179    design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/m_axi_s2mm_aclk
    SLICE_X50Y83         FDRE                                         r  design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.121     1.265    design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/Delay1_out1_reg[5][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.822%)  route 0.110ns (40.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.590     0.926    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/IPCORE_CLK
    SLICE_X8Y17          FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/Delay1_out1_reg[5][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.164     1.090 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/Delay1_out1_reg[5][13]/Q
                         net (fo=2, routed)           0.110     1.200    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/DIADI[4]
    RAMB18_X0Y6          RAMB18E1                                     r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.892     1.258    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/IPCORE_CLK
    RAMB18_X0Y6          RAMB18E1                                     r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/CLKARDCLK
                         clock pessimism             -0.283     0.974    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.129    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_eol_out_inst/fifo_back_indx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_eol_out_inst/u_conv_core_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.927%)  route 0.251ns (64.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.553     0.889    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_eol_out_inst/IPCORE_CLK
    SLICE_X51Y52         FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_eol_out_inst/fifo_back_indx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_eol_out_inst/fifo_back_indx_reg[1]/Q
                         net (fo=4, routed)           0.251     1.281    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_eol_out_inst/u_conv_core_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/A1
    SLICE_X50Y52         RAMD32                                       r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_eol_out_inst/u_conv_core_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.821     1.187    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_eol_out_inst/u_conv_core_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/WCLK
    SLICE_X50Y52         RAMD32                                       r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_eol_out_inst/u_conv_core_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.285     0.902    
    SLICE_X50Y52         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.211    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_eol_out_inst/u_conv_core_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_eol_out_inst/fifo_back_indx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_eol_out_inst/u_conv_core_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.927%)  route 0.251ns (64.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.553     0.889    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_eol_out_inst/IPCORE_CLK
    SLICE_X51Y52         FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_eol_out_inst/fifo_back_indx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_eol_out_inst/fifo_back_indx_reg[1]/Q
                         net (fo=4, routed)           0.251     1.281    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_eol_out_inst/u_conv_core_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/A1
    SLICE_X50Y52         RAMD32                                       r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_eol_out_inst/u_conv_core_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.821     1.187    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_eol_out_inst/u_conv_core_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/WCLK
    SLICE_X50Y52         RAMD32                                       r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_eol_out_inst/u_conv_core_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.285     0.902    
    SLICE_X50Y52         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.211    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_master_inst/u_conv_core_ip_fifo_eol_out_inst/u_conv_core_ip_fifo_eol_out_classic_ram/ram_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.170%)  route 0.115ns (44.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.590     0.926    design_1_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X29Y44         FDRE                                         r  design_1_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/Q
                         net (fo=1, routed)           0.115     1.181    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X26Y44         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.859     1.225    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X26Y44         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.263     0.962    
    SLICE_X26Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.109    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.170%)  route 0.115ns (44.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.590     0.926    design_1_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X29Y43         FDRE                                         r  design_1_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/Q
                         net (fo=1, routed)           0.115     1.181    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/DIA0
    SLICE_X26Y43         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.859     1.225    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X26Y43         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
                         clock pessimism             -0.263     0.962    
    SLICE_X26Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.109    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB18_X0Y4   design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/u_slicer1/u_ShiftRegisterRAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB18_X1Y2   design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_vert_conv_core_alt/u_Subsystem1/u_slicer/u_ShiftRegisterRAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB18_X0Y6   design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB36_X1Y5   design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         20.000      17.766     RAMB36_X1Y5   design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB18_X2Y2   design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold/u_Subsystem2/u_slicer/u_ShiftRegisterRAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB18_X1Y4   design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold/u_Subsystem2/u_slicer1/u_ShiftRegisterRAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB18_X0Y3   design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sobel_horz_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB18_X0Y1   design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold1/u_Subsystem2/u_slicer/u_ShiftRegisterRAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB36_X2Y5   design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59  design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59  design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59  design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59  design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59  design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59  design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59  design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59  design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X10Y31  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X10Y31  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X10Y31  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X10Y31  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X10Y31  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X10Y31  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X10Y31  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X10Y31  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X10Y31  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X10Y31  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X14Y31  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X14Y31  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.644ns  (required time - arrival time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay16_out1_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 0.341ns (4.349%)  route 7.499ns (95.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.114ns = ( 22.114 - 20.000 ) 
    Source Clock Delay      (SCD):    2.184ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.242     2.184    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X49Y66         FDPE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDPE (Prop_fdpe_C_Q)         0.341     2.525 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1673, routed)        7.499    10.024    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/reset
    SLICE_X2Y15          FDCE                                         f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay16_out1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.256    22.114    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/IPCORE_CLK
    SLICE_X2Y15          FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay16_out1_reg[10]/C
                         clock pessimism              0.084    22.198    
                         clock uncertainty           -0.302    21.896    
    SLICE_X2Y15          FDCE (Recov_fdce_C_CLR)     -0.227    21.669    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay16_out1_reg[10]
  -------------------------------------------------------------------
                         required time                         21.669    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                 11.644    

Slack (MET) :             11.644ns  (required time - arrival time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay16_out1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 0.341ns (4.349%)  route 7.499ns (95.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.114ns = ( 22.114 - 20.000 ) 
    Source Clock Delay      (SCD):    2.184ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.242     2.184    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X49Y66         FDPE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDPE (Prop_fdpe_C_Q)         0.341     2.525 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1673, routed)        7.499    10.024    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/reset
    SLICE_X2Y15          FDCE                                         f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay16_out1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.256    22.114    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/IPCORE_CLK
    SLICE_X2Y15          FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay16_out1_reg[7]/C
                         clock pessimism              0.084    22.198    
                         clock uncertainty           -0.302    21.896    
    SLICE_X2Y15          FDCE (Recov_fdce_C_CLR)     -0.227    21.669    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay16_out1_reg[7]
  -------------------------------------------------------------------
                         required time                         21.669    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                 11.644    

Slack (MET) :             11.644ns  (required time - arrival time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay16_out1_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 0.341ns (4.349%)  route 7.499ns (95.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.114ns = ( 22.114 - 20.000 ) 
    Source Clock Delay      (SCD):    2.184ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.242     2.184    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X49Y66         FDPE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDPE (Prop_fdpe_C_Q)         0.341     2.525 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1673, routed)        7.499    10.024    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/reset
    SLICE_X2Y15          FDCE                                         f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay16_out1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.256    22.114    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/IPCORE_CLK
    SLICE_X2Y15          FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay16_out1_reg[8]/C
                         clock pessimism              0.084    22.198    
                         clock uncertainty           -0.302    21.896    
    SLICE_X2Y15          FDCE (Recov_fdce_C_CLR)     -0.227    21.669    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay16_out1_reg[8]
  -------------------------------------------------------------------
                         required time                         21.669    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                 11.644    

Slack (MET) :             11.644ns  (required time - arrival time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay16_out1_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 0.341ns (4.349%)  route 7.499ns (95.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.114ns = ( 22.114 - 20.000 ) 
    Source Clock Delay      (SCD):    2.184ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.242     2.184    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X49Y66         FDPE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDPE (Prop_fdpe_C_Q)         0.341     2.525 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1673, routed)        7.499    10.024    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/reset
    SLICE_X2Y15          FDCE                                         f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay16_out1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.256    22.114    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/IPCORE_CLK
    SLICE_X2Y15          FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay16_out1_reg[9]/C
                         clock pessimism              0.084    22.198    
                         clock uncertainty           -0.302    21.896    
    SLICE_X2Y15          FDCE (Recov_fdce_C_CLR)     -0.227    21.669    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay16_out1_reg[9]
  -------------------------------------------------------------------
                         required time                         21.669    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                 11.644    

Slack (MET) :             11.701ns  (required time - arrival time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay16_out1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.720ns  (logic 0.341ns (4.417%)  route 7.379ns (95.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 22.116 - 20.000 ) 
    Source Clock Delay      (SCD):    2.184ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.242     2.184    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X49Y66         FDPE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDPE (Prop_fdpe_C_Q)         0.341     2.525 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1673, routed)        7.379     9.904    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/reset
    SLICE_X3Y13          FDCE                                         f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay16_out1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.258    22.116    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/IPCORE_CLK
    SLICE_X3Y13          FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay16_out1_reg[3]/C
                         clock pessimism              0.084    22.200    
                         clock uncertainty           -0.302    21.898    
    SLICE_X3Y13          FDCE (Recov_fdce_C_CLR)     -0.293    21.605    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay16_out1_reg[3]
  -------------------------------------------------------------------
                         required time                         21.605    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                 11.701    

Slack (MET) :             11.787ns  (required time - arrival time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay16_out1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.635ns  (logic 0.341ns (4.466%)  route 7.294ns (95.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 22.117 - 20.000 ) 
    Source Clock Delay      (SCD):    2.184ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.242     2.184    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X49Y66         FDPE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDPE (Prop_fdpe_C_Q)         0.341     2.525 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1673, routed)        7.294     9.819    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/reset
    SLICE_X3Y12          FDCE                                         f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay16_out1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.259    22.117    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/IPCORE_CLK
    SLICE_X3Y12          FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay16_out1_reg[0]/C
                         clock pessimism              0.084    22.201    
                         clock uncertainty           -0.302    21.899    
    SLICE_X3Y12          FDCE (Recov_fdce_C_CLR)     -0.293    21.606    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay16_out1_reg[0]
  -------------------------------------------------------------------
                         required time                         21.606    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 11.787    

Slack (MET) :             11.787ns  (required time - arrival time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay1_out1_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.635ns  (logic 0.341ns (4.466%)  route 7.294ns (95.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 22.117 - 20.000 ) 
    Source Clock Delay      (SCD):    2.184ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.242     2.184    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X49Y66         FDPE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDPE (Prop_fdpe_C_Q)         0.341     2.525 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1673, routed)        7.294     9.819    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/reset
    SLICE_X3Y12          FDCE                                         f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay1_out1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.259    22.117    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/IPCORE_CLK
    SLICE_X3Y12          FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay1_out1_reg/C
                         clock pessimism              0.084    22.201    
                         clock uncertainty           -0.302    21.899    
    SLICE_X3Y12          FDCE (Recov_fdce_C_CLR)     -0.293    21.606    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/Delay1_out1_reg
  -------------------------------------------------------------------
                         required time                         21.606    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 11.787    

Slack (MET) :             11.853ns  (required time - arrival time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/u_slicer1/Delay2_out1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.635ns  (logic 0.341ns (4.466%)  route 7.294ns (95.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 22.117 - 20.000 ) 
    Source Clock Delay      (SCD):    2.184ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.242     2.184    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X49Y66         FDPE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDPE (Prop_fdpe_C_Q)         0.341     2.525 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1673, routed)        7.294     9.819    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/u_slicer1/reset
    SLICE_X2Y12          FDCE                                         f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/u_slicer1/Delay2_out1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.259    22.117    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/u_slicer1/IPCORE_CLK
    SLICE_X2Y12          FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/u_slicer1/Delay2_out1_reg[0]/C
                         clock pessimism              0.084    22.201    
                         clock uncertainty           -0.302    21.899    
    SLICE_X2Y12          FDCE (Recov_fdce_C_CLR)     -0.227    21.672    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold2/u_Subsystem2/u_slicer1/Delay2_out1_reg[0]
  -------------------------------------------------------------------
                         required time                         21.672    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 11.853    

Slack (MET) :             11.977ns  (required time - arrival time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold1/u_Subsystem2/u_slicer/Delay2_out1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 0.341ns (4.579%)  route 7.107ns (95.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 22.120 - 20.000 ) 
    Source Clock Delay      (SCD):    2.184ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.242     2.184    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X49Y66         FDPE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDPE (Prop_fdpe_C_Q)         0.341     2.525 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1673, routed)        7.107     9.632    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold1/u_Subsystem2/u_slicer/reset
    SLICE_X1Y3           FDCE                                         f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold1/u_Subsystem2/u_slicer/Delay2_out1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.262    22.120    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold1/u_Subsystem2/u_slicer/IPCORE_CLK
    SLICE_X1Y3           FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold1/u_Subsystem2/u_slicer/Delay2_out1_reg[6]/C
                         clock pessimism              0.084    22.204    
                         clock uncertainty           -0.302    21.902    
    SLICE_X1Y3           FDCE (Recov_fdce_C_CLR)     -0.293    21.609    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold1/u_Subsystem2/u_slicer/Delay2_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         21.609    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                 11.977    

Slack (MET) :             11.977ns  (required time - arrival time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold1/u_Subsystem2/u_slicer/Line_buffer_out1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 0.341ns (4.579%)  route 7.107ns (95.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 22.120 - 20.000 ) 
    Source Clock Delay      (SCD):    2.184ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.242     2.184    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X49Y66         FDPE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDPE (Prop_fdpe_C_Q)         0.341     2.525 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1673, routed)        7.107     9.632    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold1/u_Subsystem2/u_slicer/reset
    SLICE_X1Y3           FDCE                                         f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold1/u_Subsystem2/u_slicer/Line_buffer_out1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       1.262    22.120    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold1/u_Subsystem2/u_slicer/IPCORE_CLK
    SLICE_X1Y3           FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold1/u_Subsystem2/u_slicer/Line_buffer_out1_reg[6]/C
                         clock pessimism              0.084    22.204    
                         clock uncertainty           -0.302    21.902    
    SLICE_X1Y3           FDCE (Recov_fdce_C_CLR)     -0.293    21.609    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_sqrt_threshold1/u_Subsystem2/u_slicer/Line_buffer_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         21.609    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                 11.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_slave_inst/u_conv_core_ip_conv_core_ip_axi4_stream_video_slave_conv_core_ip_adapter_in/u_conv_core_ip_conv_core_ip_axi4_stream_video_slave_conv_core_ip_adapter_in_conv_core_ip_adapter_in_module/vlength_1_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.937%)  route 0.364ns (72.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.550     0.886    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X49Y66         FDPE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.027 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1673, routed)        0.364     1.390    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_slave_inst/u_conv_core_ip_conv_core_ip_axi4_stream_video_slave_conv_core_ip_adapter_in/u_conv_core_ip_conv_core_ip_axi4_stream_video_slave_conv_core_ip_adapter_in_conv_core_ip_adapter_in_module/reset
    SLICE_X52Y64         FDCE                                         f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_slave_inst/u_conv_core_ip_conv_core_ip_axi4_stream_video_slave_conv_core_ip_adapter_in/u_conv_core_ip_conv_core_ip_axi4_stream_video_slave_conv_core_ip_adapter_in_conv_core_ip_adapter_in_module/vlength_1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.815     1.181    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_slave_inst/u_conv_core_ip_conv_core_ip_axi4_stream_video_slave_conv_core_ip_adapter_in/u_conv_core_ip_conv_core_ip_axi4_stream_video_slave_conv_core_ip_adapter_in_conv_core_ip_adapter_in_module/IPCORE_CLK
    SLICE_X52Y64         FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_slave_inst/u_conv_core_ip_conv_core_ip_axi4_stream_video_slave_conv_core_ip_adapter_in/u_conv_core_ip_conv_core_ip_axi4_stream_video_slave_conv_core_ip_adapter_in_conv_core_ip_adapter_in_module/vlength_1_reg[12]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X52Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.054    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi4_stream_video_slave_inst/u_conv_core_ip_conv_core_ip_axi4_stream_video_slave_conv_core_ip_adapter_in/u_conv_core_ip_conv_core_ip_axi4_stream_video_slave_conv_core_ip_adapter_in_conv_core_ip_adapter_in_module/vlength_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.186%)  route 0.201ns (58.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.550     0.886    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X49Y66         FDPE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.027 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1673, routed)        0.201     1.228    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/reset
    SLICE_X49Y64         FDCE                                         f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.819     1.185    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X49Y64         FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]/C
                         clock pessimism             -0.283     0.902    
    SLICE_X49Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.810    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.372%)  route 0.217ns (60.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.550     0.886    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X49Y66         FDPE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.027 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1673, routed)        0.217     1.244    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/reset
    SLICE_X47Y67         FDPE                                         f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.816     1.182    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X47Y67         FDPE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
                         clock pessimism             -0.264     0.918    
    SLICE_X47Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     0.823    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_image_width_1_1_reg[10]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.186%)  route 0.201ns (58.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.550     0.886    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X49Y66         FDPE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.027 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1673, routed)        0.201     1.228    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/reset
    SLICE_X49Y64         FDPE                                         f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_image_width_1_1_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.819     1.185    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X49Y64         FDPE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_image_width_1_1_reg[10]/C
                         clock pessimism             -0.283     0.902    
    SLICE_X49Y64         FDPE (Remov_fdpe_C_PRE)     -0.095     0.807    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_image_width_1_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_image_width_1_1_reg[8]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.186%)  route 0.201ns (58.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.550     0.886    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X49Y66         FDPE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.027 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1673, routed)        0.201     1.228    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/reset
    SLICE_X49Y64         FDPE                                         f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_image_width_1_1_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.819     1.185    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X49Y64         FDPE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_image_width_1_1_reg[8]/C
                         clock pessimism             -0.283     0.902    
    SLICE_X49Y64         FDPE (Remov_fdpe_C_PRE)     -0.095     0.807    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_image_width_1_1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_image_width_1_1_reg[9]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.186%)  route 0.201ns (58.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.550     0.886    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X49Y66         FDPE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.027 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1673, routed)        0.201     1.228    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/reset
    SLICE_X49Y64         FDPE                                         f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_image_width_1_1_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.819     1.185    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X49Y64         FDPE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_image_width_1_1_reg[9]/C
                         clock pessimism             -0.283     0.902    
    SLICE_X49Y64         FDPE (Remov_fdpe_C_PRE)     -0.095     0.807    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_image_width_1_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.798%)  route 0.205ns (59.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.550     0.886    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X49Y66         FDPE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.027 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1673, routed)        0.205     1.231    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/reset
    SLICE_X48Y64         FDCE                                         f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.819     1.185    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X48Y64         FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[11]/C
                         clock pessimism             -0.283     0.902    
    SLICE_X48Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.810    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.798%)  route 0.205ns (59.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.550     0.886    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X49Y66         FDPE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.027 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1673, routed)        0.205     1.231    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/reset
    SLICE_X48Y64         FDCE                                         f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.819     1.185    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X48Y64         FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]/C
                         clock pessimism             -0.283     0.902    
    SLICE_X48Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.810    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.738%)  route 0.254ns (64.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.550     0.886    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X49Y66         FDPE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.027 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1673, routed)        0.254     1.280    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/reset
    SLICE_X49Y63         FDCE                                         f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.819     1.185    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X49Y63         FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[10]/C
                         clock pessimism             -0.283     0.902    
    SLICE_X49Y63         FDCE (Remov_fdce_C_CLR)     -0.092     0.810    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.738%)  route 0.254ns (64.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.550     0.886    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X49Y66         FDPE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.027 f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=1673, routed)        0.254     1.280    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/reset
    SLICE_X49Y63         FDCE                                         f  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16228, routed)       0.819     1.185    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X49Y63         FDCE                                         r  design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[9]/C
                         clock pessimism             -0.283     0.902    
    SLICE_X49Y63         FDCE (Remov_fdce_C_CLR)     -0.092     0.810    design_1_i/conv_core_ip_0/U0/u_conv_core_ip_axi_lite_inst/u_conv_core_ip_addr_decoder_inst/data_reg_axi4_stream_video_slave_hporch_1_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.471    





