$comment
	File created using the following command:
		vcd file ControlUnit.msim.vcd -direction
$end
$date
	Tue Oct 11 16:45:52 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ControlUnit_vlg_vec_tst $end
$var reg 16 ! MEM_CONTENTS [15:0] $end
$var reg 4 " REG_1 [3:0] $end
$var reg 4 # REG_2 [3:0] $end
$var wire 1 $ IN [1] $end
$var wire 1 % IN [0] $end
$var wire 1 & INN [1] $end
$var wire 1 ' INN [0] $end
$var wire 1 ( JMP [1] $end
$var wire 1 ) JMP [0] $end
$var wire 1 * JMPN [1] $end
$var wire 1 + JMPN [0] $end
$var wire 1 , PC_CLRN $end
$var wire 1 - PC_D [3] $end
$var wire 1 . PC_D [2] $end
$var wire 1 / PC_D [1] $end
$var wire 1 0 PC_D [0] $end
$var wire 1 1 PC_LOAD $end
$var wire 1 2 REG_1_CLRN $end
$var wire 1 3 REG_1_LOAD $end
$var wire 1 4 REG_2_CLRN $end
$var wire 1 5 REG_2_LOAD $end
$var wire 1 6 TO [1] $end
$var wire 1 7 TO [0] $end
$var wire 1 8 TON [1] $end
$var wire 1 9 TON [0] $end
$var wire 1 : ULA_Op [1] $end
$var wire 1 ; ULA_Op [0] $end
$var wire 1 < ULA_OPERAND [3] $end
$var wire 1 = ULA_OPERAND [2] $end
$var wire 1 > ULA_OPERAND [1] $end
$var wire 1 ? ULA_OPERAND [0] $end
$var wire 1 @ ULA_REGISTER [3] $end
$var wire 1 A ULA_REGISTER [2] $end
$var wire 1 B ULA_REGISTER [1] $end
$var wire 1 C ULA_REGISTER [0] $end

$scope module i1 $end
$var wire 1 D gnd $end
$var wire 1 E vcc $end
$var wire 1 F unknown $end
$var tri1 1 G devclrn $end
$var tri1 1 H devpor $end
$var tri1 1 I devoe $end
$var wire 1 J MEM_CONTENTS[7]~input_o $end
$var wire 1 K MEM_CONTENTS[6]~input_o $end
$var wire 1 L MEM_CONTENTS[5]~input_o $end
$var wire 1 M MEM_CONTENTS[4]~input_o $end
$var wire 1 N REG_1_LOAD~output_o $end
$var wire 1 O TON[1]~output_o $end
$var wire 1 P TON[0]~output_o $end
$var wire 1 Q TO[1]~output_o $end
$var wire 1 R TO[0]~output_o $end
$var wire 1 S JMPN[1]~output_o $end
$var wire 1 T JMPN[0]~output_o $end
$var wire 1 U REG_1_CLRN~output_o $end
$var wire 1 V REG_2_LOAD~output_o $end
$var wire 1 W REG_2_CLRN~output_o $end
$var wire 1 X PC_LOAD~output_o $end
$var wire 1 Y JMP[1]~output_o $end
$var wire 1 Z JMP[0]~output_o $end
$var wire 1 [ PC_CLRN~output_o $end
$var wire 1 \ IN[1]~output_o $end
$var wire 1 ] IN[0]~output_o $end
$var wire 1 ^ INN[1]~output_o $end
$var wire 1 _ INN[0]~output_o $end
$var wire 1 ` PC_D[3]~output_o $end
$var wire 1 a PC_D[2]~output_o $end
$var wire 1 b PC_D[1]~output_o $end
$var wire 1 c PC_D[0]~output_o $end
$var wire 1 d ULA_Op[1]~output_o $end
$var wire 1 e ULA_Op[0]~output_o $end
$var wire 1 f ULA_OPERAND[3]~output_o $end
$var wire 1 g ULA_OPERAND[2]~output_o $end
$var wire 1 h ULA_OPERAND[1]~output_o $end
$var wire 1 i ULA_OPERAND[0]~output_o $end
$var wire 1 j ULA_REGISTER[3]~output_o $end
$var wire 1 k ULA_REGISTER[2]~output_o $end
$var wire 1 l ULA_REGISTER[1]~output_o $end
$var wire 1 m ULA_REGISTER[0]~output_o $end
$var wire 1 n MEM_CONTENTS[15]~input_o $end
$var wire 1 o MEM_CONTENTS[14]~input_o $end
$var wire 1 p MEM_CONTENTS[11]~input_o $end
$var wire 1 q MEM_CONTENTS[10]~input_o $end
$var wire 1 r inst17~combout $end
$var wire 1 s inst17~0_combout $end
$var wire 1 t inst18~combout $end
$var wire 1 u inst8~combout $end
$var wire 1 v inst10~combout $end
$var wire 1 w MEM_CONTENTS[13]~input_o $end
$var wire 1 x MEM_CONTENTS[12]~input_o $end
$var wire 1 y MEM_CONTENTS[3]~input_o $end
$var wire 1 z MEM_CONTENTS[2]~input_o $end
$var wire 1 { MEM_CONTENTS[1]~input_o $end
$var wire 1 | MEM_CONTENTS[0]~input_o $end
$var wire 1 } MEM_CONTENTS[9]~input_o $end
$var wire 1 ~ MEM_CONTENTS[8]~input_o $end
$var wire 1 !! REG_2[3]~input_o $end
$var wire 1 "! REG_1[3]~input_o $end
$var wire 1 #! inst5|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0_combout $end
$var wire 1 $! REG_2[2]~input_o $end
$var wire 1 %! REG_1[2]~input_o $end
$var wire 1 &! inst5|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0_combout $end
$var wire 1 '! REG_2[1]~input_o $end
$var wire 1 (! REG_1[1]~input_o $end
$var wire 1 )! inst5|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0_combout $end
$var wire 1 *! REG_2[0]~input_o $end
$var wire 1 +! REG_1[0]~input_o $end
$var wire 1 ,! inst5|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110000000000101 !
b110 "
b1010 #
0%
1$
1'
0&
0)
0(
1+
1*
1,
10
0/
1.
0-
01
02
13
04
05
17
06
09
18
0;
0:
1?
0>
1=
0<
0C
1B
0A
1@
0D
1E
xF
1G
1H
1I
0J
0K
0L
0M
1N
1O
0P
0Q
1R
1S
1T
0U
0V
0W
0X
0Y
0Z
1[
1\
0]
0^
1_
0`
1a
0b
1c
0d
0e
0f
1g
0h
1i
1j
0k
1l
0m
0n
1o
0p
0q
1r
1s
0t
0u
0v
1w
0x
0y
1z
0{
1|
0}
0~
1!!
0"!
1#!
0$!
1%!
0&!
1'!
1(!
1)!
0*!
0+!
0,!
$end
#1000000
