Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Mar  7 10:24:48 2024
| Host         : MIA-TAYLOR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6top_level_timing_summary_routed.rpt -pb lab6top_level_timing_summary_routed.pb -rpx lab6top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.747        0.000                      0                  385        0.153        0.000                      0                  385        3.000        0.000                       0                   330  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       30.747        0.000                      0                  385        0.153        0.000                      0                  385       19.500        0.000                       0                   326  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.747ns  (required time - arrival time)
  Source:                 pixels/Vcounter/counter1/FF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/FFgaming[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.218ns  (logic 2.056ns (22.304%)  route 7.162ns (77.696%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         1.564    -0.948    pixels/Vcounter/counter1/clk
    SLICE_X10Y35         FDRE                                         r  pixels/Vcounter/counter1/FF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  pixels/Vcounter/counter1/FF0/Q
                         net (fo=39, routed)          3.905     3.475    middle_trains/bottom_counter2/counter0/Vpixel[5]
    SLICE_X3Y26          LUT4 (Prop_lut4_I3_O)        0.124     3.599 r  middle_trains/bottom_counter2/counter0/led_OBUF[15]_inst_i_220/O
                         net (fo=1, routed)           0.000     3.599    middle_trains/bottom_counter2/counter0/led_OBUF[15]_inst_i_220_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.997 r  middle_trains/bottom_counter2/counter0/led_OBUF[15]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000     3.997    middle_trains/bottom_counter2/counter1/CO[0]
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.268 f  middle_trains/bottom_counter2/counter1/led_OBUF[15]_inst_i_48/CO[0]
                         net (fo=1, routed)           0.745     5.014    pixels/Hcounter/counter1/led_OBUF[15]_inst_i_4_1[0]
    SLICE_X5Y33          LUT4 (Prop_lut4_I3_O)        0.373     5.387 f  pixels/Hcounter/counter1/led_OBUF[15]_inst_i_17/O
                         net (fo=1, routed)           0.798     6.184    pixels/Hcounter/counter1/lit_middle_train2
    SLICE_X9Y33          LUT5 (Prop_lut5_I4_O)        0.124     6.308 f  pixels/Hcounter/counter1/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.661     6.969    pixels/Hcounter/counter1/led_OBUF[15]_inst_i_4_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.093 f  pixels/Hcounter/counter1/led_OBUF[15]_inst_i_2/O
                         net (fo=8, routed)           1.053     8.147    pixels/Hcounter/counter1/led_OBUF[15]_inst_i_9_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.271 r  pixels/Hcounter/counter1/FFgaming[0]_i_1/O
                         net (fo=1, routed)           0.000     8.271    game/D[0]
    SLICE_X3Y36          FDRE                                         r  game/FFgaming[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         1.514    38.519    game/clk_out
    SLICE_X3Y36          FDRE                                         r  game/FFgaming[0]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.094    38.988    
    SLICE_X3Y36          FDRE (Setup_fdre_C_D)        0.029    39.017    game/FFgaming[0]
  -------------------------------------------------------------------
                         required time                         39.017    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                 30.747    

Slack (MET) :             30.873ns  (required time - arrival time)
  Source:                 pixels/Vcounter/counter1/FF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/FFgaming[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.142ns  (logic 2.056ns (22.490%)  route 7.086ns (77.510%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         1.564    -0.948    pixels/Vcounter/counter1/clk
    SLICE_X10Y35         FDRE                                         r  pixels/Vcounter/counter1/FF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  pixels/Vcounter/counter1/FF0/Q
                         net (fo=39, routed)          3.905     3.475    middle_trains/bottom_counter2/counter0/Vpixel[5]
    SLICE_X3Y26          LUT4 (Prop_lut4_I3_O)        0.124     3.599 r  middle_trains/bottom_counter2/counter0/led_OBUF[15]_inst_i_220/O
                         net (fo=1, routed)           0.000     3.599    middle_trains/bottom_counter2/counter0/led_OBUF[15]_inst_i_220_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.997 r  middle_trains/bottom_counter2/counter0/led_OBUF[15]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000     3.997    middle_trains/bottom_counter2/counter1/CO[0]
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.268 r  middle_trains/bottom_counter2/counter1/led_OBUF[15]_inst_i_48/CO[0]
                         net (fo=1, routed)           0.745     5.014    pixels/Hcounter/counter1/led_OBUF[15]_inst_i_4_1[0]
    SLICE_X5Y33          LUT4 (Prop_lut4_I3_O)        0.373     5.387 r  pixels/Hcounter/counter1/led_OBUF[15]_inst_i_17/O
                         net (fo=1, routed)           0.798     6.184    pixels/Hcounter/counter1/lit_middle_train2
    SLICE_X9Y33          LUT5 (Prop_lut5_I4_O)        0.124     6.308 r  pixels/Hcounter/counter1/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.661     6.969    pixels/Hcounter/counter1/led_OBUF[15]_inst_i_4_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.093 r  pixels/Hcounter/counter1/led_OBUF[15]_inst_i_2/O
                         net (fo=8, routed)           0.977     8.070    game/FFgaming[1]_1
    SLICE_X6Y36          LUT6 (Prop_lut6_I1_O)        0.124     8.194 r  game/FFgaming[1]_i_1/O
                         net (fo=1, routed)           0.000     8.194    game/d[2]
    SLICE_X6Y36          FDRE                                         r  game/FFgaming[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         1.512    38.517    game/clk_out
    SLICE_X6Y36          FDRE                                         r  game/FFgaming[1]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.094    38.986    
    SLICE_X6Y36          FDRE (Setup_fdre_C_D)        0.081    39.067    game/FFgaming[1]
  -------------------------------------------------------------------
                         required time                         39.067    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                 30.873    

Slack (MET) :             31.488ns  (required time - arrival time)
  Source:                 pixels/Vcounter/counter1/FF2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            right_trains/top_counter2/counter1/FF0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.389ns  (logic 1.890ns (22.530%)  route 6.499ns (77.470%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         1.564    -0.948    pixels/Vcounter/counter1/clk
    SLICE_X11Y35         FDRE                                         r  pixels/Vcounter/counter1/FF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  pixels/Vcounter/counter1/FF2/Q
                         net (fo=38, routed)          1.310     0.818    pixels/Vcounter/counter0/next_state_0_i_1_0
    SLICE_X8Y37          LUT6 (Prop_lut6_I4_O)        0.124     0.942 r  pixels/Vcounter/counter0/next_state_0_i_3/O
                         net (fo=1, routed)           0.663     1.605    pixels/Vcounter/counter0/next_state_0_i_3_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I1_O)        0.148     1.753 r  pixels/Vcounter/counter0/next_state_0_i_1/O
                         net (fo=12, routed)          1.436     3.189    time_counter/counter1/FF0_1
    SLICE_X5Y29          LUT2 (Prop_lut2_I1_O)        0.356     3.545 r  time_counter/counter1/FF0_i_4__21/O
                         net (fo=10, routed)          1.435     4.980    time_counter/counter1/FF2_0
    SLICE_X6Y25          LUT2 (Prop_lut2_I0_O)        0.354     5.334 r  time_counter/counter1/FF0_i_3__25/O
                         net (fo=1, routed)           0.419     5.753    right_trains/top_counter2/counter0/CE02_out
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.328     6.081 r  right_trains/top_counter2/counter0/FF0_i_2__33/O
                         net (fo=5, routed)           0.610     6.691    right_trains/top_counter2/counter1/CE1__0
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.124     6.815 r  right_trains/top_counter2/counter1/FF0_i_1__41/O
                         net (fo=1, routed)           0.627     7.441    right_trains/top_counter2/counter1/next_state_0
    SLICE_X4Y26          FDRE                                         r  right_trains/top_counter2/counter1/FF0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         1.502    38.507    right_trains/top_counter2/counter1/clk
    SLICE_X4Y26          FDRE                                         r  right_trains/top_counter2/counter1/FF0/C
                         clock pessimism              0.564    39.070    
                         clock uncertainty           -0.094    38.976    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)       -0.047    38.929    right_trains/top_counter2/counter1/FF0
  -------------------------------------------------------------------
                         required time                         38.929    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                 31.488    

Slack (MET) :             31.716ns  (required time - arrival time)
  Source:                 pixels/Vcounter/counter1/FF2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            left_trains/bottom_counter1/counter1/FF2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.077ns  (logic 1.658ns (20.526%)  route 6.419ns (79.474%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         1.564    -0.948    pixels/Vcounter/counter1/clk
    SLICE_X11Y35         FDRE                                         r  pixels/Vcounter/counter1/FF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  pixels/Vcounter/counter1/FF2/Q
                         net (fo=38, routed)          1.310     0.818    pixels/Vcounter/counter0/next_state_0_i_1_0
    SLICE_X8Y37          LUT6 (Prop_lut6_I4_O)        0.124     0.942 f  pixels/Vcounter/counter0/next_state_0_i_3/O
                         net (fo=1, routed)           0.663     1.605    pixels/Vcounter/counter0/next_state_0_i_3_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I1_O)        0.148     1.753 f  pixels/Vcounter/counter0/next_state_0_i_1/O
                         net (fo=12, routed)          0.877     2.631    game/FF0
    SLICE_X6Y36          LUT2 (Prop_lut2_I1_O)        0.354     2.985 f  game/FF0_i_4__14/O
                         net (fo=12, routed)          1.819     4.804    left_trains/bottom_counter1/counter0/p_12_in
    SLICE_X15Y29         LUT6 (Prop_lut6_I2_O)        0.328     5.132 f  left_trains/bottom_counter1/counter0/FF0_i_4__13/O
                         net (fo=2, routed)           0.403     5.535    left_trains/bottom_counter1/counter0/CE1__0
    SLICE_X15Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.659 r  left_trains/bottom_counter1/counter0/FF0_i_2__29/O
                         net (fo=5, routed)           0.968     6.627    left_trains/bottom_counter1/counter1/p_32_in
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  left_trains/bottom_counter1/counter1/FF2_i_1__33/O
                         net (fo=1, routed)           0.379     7.130    left_trains/bottom_counter1/counter1/next_state_2
    SLICE_X15Y29         FDRE                                         r  left_trains/bottom_counter1/counter1/FF2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         1.439    38.444    left_trains/bottom_counter1/counter1/clk_out
    SLICE_X15Y29         FDRE                                         r  left_trains/bottom_counter1/counter1/FF2/C
                         clock pessimism              0.564    39.007    
                         clock uncertainty           -0.094    38.913    
    SLICE_X15Y29         FDRE (Setup_fdre_C_D)       -0.067    38.846    left_trains/bottom_counter1/counter1/FF2
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                          -7.130    
  -------------------------------------------------------------------
                         slack                                 31.716    

Slack (MET) :             31.719ns  (required time - arrival time)
  Source:                 pixels/Vcounter/counter1/FF2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            middle_trains/top_counter2/counter1/FF0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.954ns  (logic 1.653ns (20.782%)  route 6.301ns (79.218%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         1.564    -0.948    pixels/Vcounter/counter1/clk
    SLICE_X11Y35         FDRE                                         r  pixels/Vcounter/counter1/FF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  pixels/Vcounter/counter1/FF2/Q
                         net (fo=38, routed)          1.310     0.818    pixels/Vcounter/counter0/next_state_0_i_1_0
    SLICE_X8Y37          LUT6 (Prop_lut6_I4_O)        0.124     0.942 r  pixels/Vcounter/counter0/next_state_0_i_3/O
                         net (fo=1, routed)           0.663     1.605    pixels/Vcounter/counter0/next_state_0_i_3_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I1_O)        0.148     1.753 r  pixels/Vcounter/counter0/next_state_0_i_1/O
                         net (fo=12, routed)          1.436     3.189    time_counter/counter1/FF0_1
    SLICE_X5Y29          LUT2 (Prop_lut2_I1_O)        0.328     3.517 r  time_counter/counter1/FF0_i_3__11/O
                         net (fo=19, routed)          0.675     4.192    time_counter/counter1/p_13_in
    SLICE_X5Y30          LUT2 (Prop_lut2_I0_O)        0.120     4.312 r  time_counter/counter1/FF0_i_3__9/O
                         net (fo=1, routed)           0.576     4.888    middle_trains/top_counter2/counter0/CE02_out
    SLICE_X6Y32          LUT6 (Prop_lut6_I0_O)        0.327     5.215 r  middle_trains/top_counter2/counter0/FF0_i_2__15/O
                         net (fo=5, routed)           1.167     6.382    middle_trains/top_counter2/counter1/CE1__0
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.150     6.532 r  middle_trains/top_counter2/counter1/FF0_i_1__21/O
                         net (fo=1, routed)           0.475     7.007    middle_trains/top_counter2/counter1/next_state_0
    SLICE_X3Y28          FDRE                                         r  middle_trains/top_counter2/counter1/FF0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         1.507    38.512    middle_trains/top_counter2/counter1/clk_out
    SLICE_X3Y28          FDRE                                         r  middle_trains/top_counter2/counter1/FF0/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X3Y28          FDRE (Setup_fdre_C_D)       -0.255    38.726    middle_trains/top_counter2/counter1/FF0
  -------------------------------------------------------------------
                         required time                         38.726    
                         arrival time                          -7.007    
  -------------------------------------------------------------------
                         slack                                 31.719    

Slack (MET) :             31.798ns  (required time - arrival time)
  Source:                 pixels/Vcounter/counter1/FF2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            right_trains/bottom_counter2/counter0/FF0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.059ns  (logic 1.900ns (23.577%)  route 6.159ns (76.423%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         1.564    -0.948    pixels/Vcounter/counter1/clk
    SLICE_X11Y35         FDRE                                         r  pixels/Vcounter/counter1/FF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  pixels/Vcounter/counter1/FF2/Q
                         net (fo=38, routed)          1.310     0.818    pixels/Vcounter/counter0/next_state_0_i_1_0
    SLICE_X8Y37          LUT6 (Prop_lut6_I4_O)        0.124     0.942 f  pixels/Vcounter/counter0/next_state_0_i_3/O
                         net (fo=1, routed)           0.663     1.605    pixels/Vcounter/counter0/next_state_0_i_3_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I1_O)        0.148     1.753 f  pixels/Vcounter/counter0/next_state_0_i_1/O
                         net (fo=12, routed)          1.436     3.189    time_counter/counter1/FF0_1
    SLICE_X5Y29          LUT2 (Prop_lut2_I1_O)        0.356     3.545 f  time_counter/counter1/FF0_i_4__21/O
                         net (fo=10, routed)          0.687     4.232    right_trains/bottom_counter2/counter0/p_13_in
    SLICE_X6Y24          LUT5 (Prop_lut5_I0_O)        0.332     4.564 f  right_trains/bottom_counter2/counter0/FF0_i_4__19/O
                         net (fo=3, routed)           0.835     5.399    right_trains/top_counter2/counter1/CE07_out
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.152     5.551 r  right_trains/top_counter2/counter1/FF0_i_3__30/O
                         net (fo=5, routed)           1.038     6.589    right_trains/bottom_counter2/counter0/FF4_1
    SLICE_X6Y23          LUT3 (Prop_lut3_I2_O)        0.332     6.921 r  right_trains/bottom_counter2/counter0/FF0_i_1__38/O
                         net (fo=1, routed)           0.190     7.111    right_trains/bottom_counter2/counter0/next_state_0
    SLICE_X7Y23          FDRE                                         r  right_trains/bottom_counter2/counter0/FF0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         1.502    38.507    right_trains/bottom_counter2/counter0/clk
    SLICE_X7Y23          FDRE                                         r  right_trains/bottom_counter2/counter0/FF0/C
                         clock pessimism              0.564    39.070    
                         clock uncertainty           -0.094    38.976    
    SLICE_X7Y23          FDRE (Setup_fdre_C_D)       -0.067    38.909    right_trains/bottom_counter2/counter0/FF0
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                          -7.111    
  -------------------------------------------------------------------
                         slack                                 31.798    

Slack (MET) :             31.829ns  (required time - arrival time)
  Source:                 pixels/Vcounter/counter1/FF2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            left_trains/bottom_counter1/counter0/FF2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 1.559ns (20.093%)  route 6.200ns (79.907%))
  Logic Levels:           5  (LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         1.564    -0.948    pixels/Vcounter/counter1/clk
    SLICE_X11Y35         FDRE                                         r  pixels/Vcounter/counter1/FF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  pixels/Vcounter/counter1/FF2/Q
                         net (fo=38, routed)          1.310     0.818    pixels/Vcounter/counter0/next_state_0_i_1_0
    SLICE_X8Y37          LUT6 (Prop_lut6_I4_O)        0.124     0.942 r  pixels/Vcounter/counter0/next_state_0_i_3/O
                         net (fo=1, routed)           0.663     1.605    pixels/Vcounter/counter0/next_state_0_i_3_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I1_O)        0.148     1.753 r  pixels/Vcounter/counter0/next_state_0_i_1/O
                         net (fo=12, routed)          0.877     2.631    game/FF0
    SLICE_X6Y36          LUT2 (Prop_lut2_I1_O)        0.354     2.985 r  game/FF0_i_4__14/O
                         net (fo=12, routed)          2.129     5.114    game/p_12_in
    SLICE_X15Y28         LUT2 (Prop_lut2_I0_O)        0.328     5.442 r  game/FF0_i_3__21/O
                         net (fo=5, routed)           0.838     6.280    left_trains/bottom_counter1/counter0/p_31_in
    SLICE_X15Y27         LUT5 (Prop_lut5_I1_O)        0.149     6.429 r  left_trains/bottom_counter1/counter0/FF2_i_1__34/O
                         net (fo=1, routed)           0.382     6.812    left_trains/bottom_counter1/counter0/next_state_2
    SLICE_X15Y27         FDRE                                         r  left_trains/bottom_counter1/counter0/FF2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         1.436    38.441    left_trains/bottom_counter1/counter0/clk_out
    SLICE_X15Y27         FDRE                                         r  left_trains/bottom_counter1/counter0/FF2/C
                         clock pessimism              0.564    39.004    
                         clock uncertainty           -0.094    38.910    
    SLICE_X15Y27         FDRE (Setup_fdre_C_D)       -0.270    38.640    left_trains/bottom_counter1/counter0/FF2
  -------------------------------------------------------------------
                         required time                         38.640    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                 31.829    

Slack (MET) :             31.930ns  (required time - arrival time)
  Source:                 right_trains/num_generator1/ff5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            right_trains/bottom_counter1/counter0/FF0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.920ns  (logic 2.374ns (29.974%)  route 5.546ns (70.026%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         1.552    -0.960    right_trains/num_generator1/clk
    SLICE_X8Y22          FDRE                                         r  right_trains/num_generator1/ff5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.478    -0.482 r  right_trains/num_generator1/ff5/Q
                         net (fo=7, routed)           0.948     0.466    right_trains/num_generator1/ff5_0[5]
    SLICE_X7Y22          LUT2 (Prop_lut2_I1_O)        0.295     0.761 r  right_trains/num_generator1/FF0_i_12__9/O
                         net (fo=1, routed)           0.000     0.761    right_trains/num_generator1/LD20_in[5]
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.297 r  right_trains/num_generator1/FF0_i_11__12/CO[2]
                         net (fo=2, routed)           0.809     2.106    right_trains/bottom_counter2/counter1/LD20_in[1]
    SLICE_X6Y22          LUT5 (Prop_lut5_I2_O)        0.313     2.419 r  right_trains/bottom_counter2/counter1/FF0_i_8__11/O
                         net (fo=1, routed)           0.000     2.419    right_trains/bottom_counter2/counter1/FF0_i_8__11_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.799 f  right_trains/bottom_counter2/counter1/FF0_i_4__24/CO[3]
                         net (fo=1, routed)           1.269     4.068    right_trains/top_counter1/counter1/CO[0]
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124     4.192 f  right_trains/top_counter1/counter1/FF0_i_2__34/O
                         net (fo=11, routed)          1.093     5.285    time_counter/counter1/LD010_out
    SLICE_X6Y25          LUT2 (Prop_lut2_I1_O)        0.124     5.409 r  time_counter/counter1/FF0_i_2__37/O
                         net (fo=5, routed)           1.049     6.458    right_trains/bottom_counter1/counter0/FF0_1
    SLICE_X9Y24          LUT3 (Prop_lut3_I0_O)        0.124     6.582 r  right_trains/bottom_counter1/counter0/FF0_i_1__37/O
                         net (fo=1, routed)           0.378     6.961    right_trains/bottom_counter1/counter0/next_state_0_0
    SLICE_X8Y24          FDRE                                         r  right_trains/bottom_counter1/counter0/FF0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         1.433    38.438    right_trains/bottom_counter1/counter0/clk
    SLICE_X8Y24          FDRE                                         r  right_trains/bottom_counter1/counter0/FF0/C
                         clock pessimism              0.578    39.015    
                         clock uncertainty           -0.094    38.921    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)       -0.030    38.891    right_trains/bottom_counter1/counter0/FF0
  -------------------------------------------------------------------
                         required time                         38.891    
                         arrival time                          -6.961    
  -------------------------------------------------------------------
                         slack                                 31.930    

Slack (MET) :             32.001ns  (required time - arrival time)
  Source:                 pixels/Vcounter/counter1/FF2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            left_trains/top_counter1/counter0/FF2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.566ns  (logic 1.567ns (20.711%)  route 5.999ns (79.289%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         1.564    -0.948    pixels/Vcounter/counter1/clk
    SLICE_X11Y35         FDRE                                         r  pixels/Vcounter/counter1/FF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  pixels/Vcounter/counter1/FF2/Q
                         net (fo=38, routed)          1.310     0.818    pixels/Vcounter/counter0/next_state_0_i_1_0
    SLICE_X8Y37          LUT6 (Prop_lut6_I4_O)        0.124     0.942 r  pixels/Vcounter/counter0/next_state_0_i_3/O
                         net (fo=1, routed)           0.663     1.605    pixels/Vcounter/counter0/next_state_0_i_3_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I1_O)        0.148     1.753 r  pixels/Vcounter/counter0/next_state_0_i_1/O
                         net (fo=12, routed)          0.877     2.631    game/FF0
    SLICE_X6Y36          LUT2 (Prop_lut2_I1_O)        0.354     2.985 r  game/FF0_i_4__14/O
                         net (fo=12, routed)          1.685     4.670    left_trains/bottom_counter1/counter1/p_12_in
    SLICE_X13Y33         LUT3 (Prop_lut3_I1_O)        0.328     4.998 r  left_trains/bottom_counter1/counter1/FF0_i_3__19/O
                         net (fo=5, routed)           0.892     5.890    left_trains/top_counter1/counter0/p_31_in
    SLICE_X12Y33         LUT5 (Prop_lut5_I1_O)        0.157     6.047 r  left_trains/top_counter1/counter0/FF2_i_1__32/O
                         net (fo=1, routed)           0.572     6.618    left_trains/top_counter1/counter0/next_state_2
    SLICE_X13Y33         FDRE                                         r  left_trains/top_counter1/counter0/FF2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         1.443    38.448    left_trains/top_counter1/counter0/clk_out
    SLICE_X13Y33         FDRE                                         r  left_trains/top_counter1/counter0/FF2/C
                         clock pessimism              0.564    39.011    
                         clock uncertainty           -0.094    38.917    
    SLICE_X13Y33         FDRE (Setup_fdre_C_D)       -0.298    38.619    left_trains/top_counter1/counter0/FF2
  -------------------------------------------------------------------
                         required time                         38.619    
                         arrival time                          -6.618    
  -------------------------------------------------------------------
                         slack                                 32.001    

Slack (MET) :             32.146ns  (required time - arrival time)
  Source:                 pixels/Vcounter/counter1/FF2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            right_trains/bottom_counter2/counter0/FF1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.858ns  (logic 1.900ns (24.178%)  route 5.958ns (75.822%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         1.564    -0.948    pixels/Vcounter/counter1/clk
    SLICE_X11Y35         FDRE                                         r  pixels/Vcounter/counter1/FF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  pixels/Vcounter/counter1/FF2/Q
                         net (fo=38, routed)          1.310     0.818    pixels/Vcounter/counter0/next_state_0_i_1_0
    SLICE_X8Y37          LUT6 (Prop_lut6_I4_O)        0.124     0.942 f  pixels/Vcounter/counter0/next_state_0_i_3/O
                         net (fo=1, routed)           0.663     1.605    pixels/Vcounter/counter0/next_state_0_i_3_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I1_O)        0.148     1.753 f  pixels/Vcounter/counter0/next_state_0_i_1/O
                         net (fo=12, routed)          1.436     3.189    time_counter/counter1/FF0_1
    SLICE_X5Y29          LUT2 (Prop_lut2_I1_O)        0.356     3.545 f  time_counter/counter1/FF0_i_4__21/O
                         net (fo=10, routed)          0.687     4.232    right_trains/bottom_counter2/counter0/p_13_in
    SLICE_X6Y24          LUT5 (Prop_lut5_I0_O)        0.332     4.564 f  right_trains/bottom_counter2/counter0/FF0_i_4__19/O
                         net (fo=3, routed)           0.835     5.399    right_trains/top_counter2/counter1/CE07_out
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.152     5.551 r  right_trains/top_counter2/counter1/FF0_i_3__30/O
                         net (fo=5, routed)           1.028     6.579    right_trains/bottom_counter2/counter0/FF4_1
    SLICE_X6Y23          LUT4 (Prop_lut4_I3_O)        0.332     6.911 r  right_trains/bottom_counter2/counter0/FF1_i_1__38/O
                         net (fo=1, routed)           0.000     6.911    right_trains/bottom_counter2/counter0/next_state_1
    SLICE_X6Y23          FDRE                                         r  right_trains/bottom_counter2/counter0/FF1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         1.502    38.507    right_trains/bottom_counter2/counter0/clk
    SLICE_X6Y23          FDRE                                         r  right_trains/bottom_counter2/counter0/FF1/C
                         clock pessimism              0.564    39.070    
                         clock uncertainty           -0.094    38.976    
    SLICE_X6Y23          FDRE (Setup_fdre_C_D)        0.081    39.057    right_trains/bottom_counter2/counter0/FF1
  -------------------------------------------------------------------
                         required time                         39.057    
                         arrival time                          -6.911    
  -------------------------------------------------------------------
                         slack                                 32.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 framer/counter/FF3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            flashFDRE/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         0.565    -0.616    framer/counter/clk_out
    SLICE_X9Y40          FDRE                                         r  framer/counter/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  framer/counter/FF3/Q
                         net (fo=6, routed)           0.100    -0.375    framer/counter/q[3]
    SLICE_X8Y40          LUT6 (Prop_lut6_I1_O)        0.045    -0.330 r  framer/counter/flashFDRE_i_2/O
                         net (fo=1, routed)           0.000    -0.330    D0
    SLICE_X8Y40          FDRE                                         r  flashFDRE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         0.835    -0.855    clk
    SLICE_X8Y40          FDRE                                         r  flashFDRE/C
                         clock pessimism              0.251    -0.603    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.120    -0.483    flashFDRE
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 middle_trains/top_counter1/counter1/FF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            middle_trains/top_counter1/counter1/FF2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.189ns (60.093%)  route 0.126ns (39.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         0.586    -0.595    middle_trains/top_counter1/counter1/clk_out
    SLICE_X7Y31          FDRE                                         r  middle_trains/top_counter1/counter1/FF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  middle_trains/top_counter1/counter1/FF0/Q
                         net (fo=10, routed)          0.126    -0.329    middle_trains/top_counter1/counter1/FF0_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I1_O)        0.048    -0.281 r  middle_trains/top_counter1/counter1/FF2_i_1__23/O
                         net (fo=1, routed)           0.000    -0.281    middle_trains/top_counter1/counter1/next_state_2
    SLICE_X6Y31          FDRE                                         r  middle_trains/top_counter1/counter1/FF2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         0.855    -0.835    middle_trains/top_counter1/counter1/clk_out
    SLICE_X6Y31          FDRE                                         r  middle_trains/top_counter1/counter1/FF2/C
                         clock pessimism              0.252    -0.582    
    SLICE_X6Y31          FDRE (Hold_fdre_C_D)         0.131    -0.451    middle_trains/top_counter1/counter1/FF2
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 time_counter/counter2/FF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            time_counter/counter2/FF4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.855%)  route 0.096ns (34.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         0.591    -0.590    time_counter/counter2/clk
    SLICE_X0Y36          FDRE                                         r  time_counter/counter2/FF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  time_counter/counter2/FF0/Q
                         net (fo=6, routed)           0.096    -0.353    time_counter/counter2/FF0_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.045    -0.308 r  time_counter/counter2/FF4_i_1__7/O
                         net (fo=1, routed)           0.000    -0.308    time_counter/counter2/next_state_4
    SLICE_X1Y36          FDRE                                         r  time_counter/counter2/FF4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         0.861    -0.829    time_counter/counter2/clk
    SLICE_X1Y36          FDRE                                         r  time_counter/counter2/FF4/C
                         clock pessimism              0.251    -0.577    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.092    -0.485    time_counter/counter2/FF4
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 middle_trains/top_counter1/counter1/FF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            middle_trains/top_counter1/counter1/FF1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         0.586    -0.595    middle_trains/top_counter1/counter1/clk_out
    SLICE_X7Y31          FDRE                                         r  middle_trains/top_counter1/counter1/FF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  middle_trains/top_counter1/counter1/FF0/Q
                         net (fo=10, routed)          0.126    -0.329    middle_trains/top_counter1/counter1/FF0_0
    SLICE_X6Y31          LUT4 (Prop_lut4_I0_O)        0.045    -0.284 r  middle_trains/top_counter1/counter1/FF1_i_1__23/O
                         net (fo=1, routed)           0.000    -0.284    middle_trains/top_counter1/counter1/next_state_1
    SLICE_X6Y31          FDRE                                         r  middle_trains/top_counter1/counter1/FF1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         0.855    -0.835    middle_trains/top_counter1/counter1/clk_out
    SLICE_X6Y31          FDRE                                         r  middle_trains/top_counter1/counter1/FF1/C
                         clock pessimism              0.252    -0.582    
    SLICE_X6Y31          FDRE (Hold_fdre_C_D)         0.121    -0.461    middle_trains/top_counter1/counter1/FF1
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 left_trains/num_generator2/ff0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            left_trains/num_generator2/ff1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.299%)  route 0.124ns (46.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         0.558    -0.623    left_trains/num_generator2/clk_out
    SLICE_X9Y30          FDRE                                         r  left_trains/num_generator2/ff0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  left_trains/num_generator2/ff0/Q
                         net (fo=4, routed)           0.124    -0.359    left_trains/num_generator2/ff5_0[0]
    SLICE_X9Y29          FDRE                                         r  left_trains/num_generator2/ff1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         0.825    -0.865    left_trains/num_generator2/clk_out
    SLICE_X9Y29          FDRE                                         r  left_trains/num_generator2/ff1/C
                         clock pessimism              0.254    -0.610    
    SLICE_X9Y29          FDRE (Hold_fdre_C_D)         0.070    -0.540    left_trains/num_generator2/ff1
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 left_trains/num_generator2/ff7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            left_trains/num_generator2/ff0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         0.558    -0.623    left_trains/num_generator2/clk_out
    SLICE_X9Y30          FDRE                                         r  left_trains/num_generator2/ff7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.128    -0.495 r  left_trains/num_generator2/ff7/Q
                         net (fo=1, routed)           0.054    -0.441    left_trains/num_generator2/ff7_n_0
    SLICE_X9Y30          LUT4 (Prop_lut4_I0_O)        0.099    -0.342 r  left_trains/num_generator2/ff0_i_2__2/O
                         net (fo=1, routed)           0.000    -0.342    left_trains/num_generator2/feedback
    SLICE_X9Y30          FDRE                                         r  left_trains/num_generator2/ff0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         0.826    -0.864    left_trains/num_generator2/clk_out
    SLICE_X9Y30          FDRE                                         r  left_trains/num_generator2/ff0/C
                         clock pessimism              0.240    -0.623    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.091    -0.532    left_trains/num_generator2/ff0
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 pixels/Vcounter/counter0/FF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixels/Vcounter/counter0/FF2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.466%)  route 0.146ns (43.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         0.563    -0.618    pixels/Vcounter/counter0/clk
    SLICE_X11Y37         FDRE                                         r  pixels/Vcounter/counter0/FF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  pixels/Vcounter/counter0/FF0/Q
                         net (fo=39, routed)          0.146    -0.332    pixels/Vcounter/counter0/FF0_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I0_O)        0.048    -0.284 r  pixels/Vcounter/counter0/FF2_i_1__1/O
                         net (fo=1, routed)           0.000    -0.284    pixels/Vcounter/counter0/next_state_2
    SLICE_X10Y37         FDRE                                         r  pixels/Vcounter/counter0/FF2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         0.832    -0.858    pixels/Vcounter/counter0/clk
    SLICE_X10Y37         FDRE                                         r  pixels/Vcounter/counter0/FF2/C
                         clock pessimism              0.252    -0.605    
    SLICE_X10Y37         FDRE (Hold_fdre_C_D)         0.131    -0.474    pixels/Vcounter/counter0/FF2
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 right_trains/bottom_counter2/counter0/FF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            right_trains/bottom_counter2/counter0/FF2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.189ns (55.778%)  route 0.150ns (44.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         0.581    -0.600    right_trains/bottom_counter2/counter0/clk
    SLICE_X7Y23          FDRE                                         r  right_trains/bottom_counter2/counter0/FF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  right_trains/bottom_counter2/counter0/FF0/Q
                         net (fo=12, routed)          0.150    -0.310    right_trains/bottom_counter2/counter0/FF3_0[0]
    SLICE_X6Y23          LUT5 (Prop_lut5_I1_O)        0.048    -0.262 r  right_trains/bottom_counter2/counter0/FF2_i_1__38/O
                         net (fo=1, routed)           0.000    -0.262    right_trains/bottom_counter2/counter0/next_state_2
    SLICE_X6Y23          FDRE                                         r  right_trains/bottom_counter2/counter0/FF2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         0.849    -0.841    right_trains/bottom_counter2/counter0/clk
    SLICE_X6Y23          FDRE                                         r  right_trains/bottom_counter2/counter0/FF2/C
                         clock pessimism              0.253    -0.587    
    SLICE_X6Y23          FDRE (Hold_fdre_C_D)         0.131    -0.456    right_trains/bottom_counter2/counter0/FF2
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 right_trains/bottom_counter1/counter1/FF2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            right_trains/bottom_counter1/counter1/FF3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         0.553    -0.628    right_trains/bottom_counter1/counter1/clk
    SLICE_X8Y24          FDRE                                         r  right_trains/bottom_counter1/counter1/FF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.148    -0.480 r  right_trains/bottom_counter1/counter1/FF2/Q
                         net (fo=10, routed)          0.073    -0.408    right_trains/bottom_counter1/counter1/FF2_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I0_O)        0.098    -0.310 r  right_trains/bottom_counter1/counter1/FF3_i_1__41/O
                         net (fo=1, routed)           0.000    -0.310    right_trains/bottom_counter1/counter1/next_state_3
    SLICE_X8Y24          FDRE                                         r  right_trains/bottom_counter1/counter1/FF3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         0.820    -0.870    right_trains/bottom_counter1/counter1/clk
    SLICE_X8Y24          FDRE                                         r  right_trains/bottom_counter1/counter1/FF3/C
                         clock pessimism              0.241    -0.628    
    SLICE_X8Y24          FDRE (Hold_fdre_C_D)         0.121    -0.507    right_trains/bottom_counter1/counter1/FF3
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 pixels/Vcounter/counter0/FF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixels/Vcounter/counter0/FF1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.072%)  route 0.146ns (43.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         0.563    -0.618    pixels/Vcounter/counter0/clk
    SLICE_X11Y37         FDRE                                         r  pixels/Vcounter/counter0/FF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  pixels/Vcounter/counter0/FF0/Q
                         net (fo=39, routed)          0.146    -0.332    pixels/Vcounter/counter0/FF0_0
    SLICE_X10Y37         LUT4 (Prop_lut4_I0_O)        0.045    -0.287 r  pixels/Vcounter/counter0/FF1_i_1__1/O
                         net (fo=1, routed)           0.000    -0.287    pixels/Vcounter/counter0/next_state_1_0
    SLICE_X10Y37         FDRE                                         r  pixels/Vcounter/counter0/FF1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=324, routed)         0.832    -0.858    pixels/Vcounter/counter0/clk
    SLICE_X10Y37         FDRE                                         r  pixels/Vcounter/counter0/FF1/C
                         clock pessimism              0.252    -0.605    
    SLICE_X10Y37         FDRE (Hold_fdre_C_D)         0.120    -0.485    pixels/Vcounter/counter0/FF1
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y40      flashFDRE/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y40      framer/counter/FF0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y40      framer/counter/FF1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y40     framer/counter/FF2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y40      framer/counter/FF3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y40      framer/counter/FF4/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y30     left_trains/bottom_counter2/counter0/FF0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y30      left_trains/num_generator2/ff0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y24      right_trains/bottom_counter1/counter1/FF1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y24      right_trains/bottom_counter1/counter1/FF2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y24      right_trains/bottom_counter1/counter1/FF3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y15      syncer1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y27     left_trains/bottom_counter2/counter1/FF0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y24      right_trains/bottom_counter1/counter0/FF0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y27     left_trains/bottom_counter2/counter1/FF3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y27     left_trains/bottom_counter2/counter1/FF4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y24      right_trains/bottom_counter1/counter0/FF1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y24      right_trains/bottom_counter1/counter0/FF2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y40      flashFDRE/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y40      framer/counter/FF0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y40      framer/counter/FF1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y40     framer/counter/FF2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y40     framer/counter/FF2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y40      framer/counter/FF3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y40      framer/counter/FF4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y30     left_trains/bottom_counter2/counter0/FF0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y30      left_trains/num_generator2/ff0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y29      left_trains/num_generator2/ff1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



