(edif inverter
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (comment "Generated by Yosys 0.17+33 (git sha1 0b1a1a576, gcc 11.2.0-19ubuntu1 -fPIC -Os)")
  (external LIB
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
      (view VIEW_NETLIST
        (viewType NETLIST)
        (interface (port G (direction OUTPUT)))
      )
    )
    (cell VCC
      (cellType GENERIC)
      (view VIEW_NETLIST
        (viewType NETLIST)
        (interface (port P (direction OUTPUT)))
      )
    )
    (cell LUT4
      (cellType GENERIC)
      (view VIEW_NETLIST
        (viewType NETLIST)
        (interface
          (port A (direction INPUT))
          (port B (direction INPUT))
          (port C (direction INPUT))
          (port D (direction INPUT))
          (port Z (direction OUTPUT))
        )
      )
    )
    (cell FACADE_IO
      (cellType GENERIC)
      (view VIEW_NETLIST
        (viewType NETLIST)
        (interface
          (port I (direction INPUT))
          (port O (direction OUTPUT))
          (port T (direction INPUT))
          (port PAD (direction INOUT))
        )
      )
    )
  )
  (library DESIGN
    (edifLevel 0)
    (technology (numberDefinition))
    (cell inverter
      (cellType GENERIC)
      (view VIEW_NETLIST
        (viewType NETLIST)
        (interface
          (port in (direction INPUT))
          (port out (direction OUTPUT))
        )
        (contents
          (instance GND (viewRef VIEW_NETLIST (cellRef GND (libraryRef LIB))))
          (instance VCC (viewRef VIEW_NETLIST (cellRef VCC (libraryRef LIB))))
          (instance (rename id00001 "$abc$216$auto$blifparse.cc:515:parse_blif$217")
            (viewRef VIEW_NETLIST (cellRef LUT4 (libraryRef LIB)))
            (property INIT (integer 21845)))
          (instance (rename id00002 "$iopadmap$inverter.in")
            (viewRef VIEW_NETLIST (cellRef FACADE_IO (libraryRef LIB)))
            (property DIR (string "INPUT")))
          (instance (rename id00003 "$iopadmap$inverter.out")
            (viewRef VIEW_NETLIST (cellRef FACADE_IO (libraryRef LIB)))
            (property DIR (string "OUTPUT")))
          (net GND_NET (joined
              (portRef B (instanceRef id00001))
              (portRef C (instanceRef id00001))
              (portRef D (instanceRef id00001))
              (portRef T (instanceRef id00003))
            (portRef G (instanceRef GND))
            )
          )
          (net out (joined
              (portRef PAD (instanceRef id00003))
              (portRef out)
            )
          )
          (net in (joined
              (portRef PAD (instanceRef id00002))
              (portRef in)
            )
          )
          (net (rename id00004 "$abc$216$iopadmap$out") (joined
              (portRef I (instanceRef id00003))
              (portRef Z (instanceRef id00001))
            )
          )
          (net (rename id00005 "$abc$216$iopadmap$in") (joined
              (portRef A (instanceRef id00001))
              (portRef O (instanceRef id00002))
            )
          )
        )
      )
    )
  )
  (design inverter
    (cellRef inverter (libraryRef DESIGN))
  )
)
