Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 19 22:07:08 2017
| Host         : ChrisProcak-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file SRAM_timing_summary_routed.rpt -rpx SRAM_timing_summary_routed.rpx
| Design       : SRAM
| Device       : 7a35t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.631     -698.673                    128                  128       -1.008     -105.932                    128                  128       -0.050       -6.400                     128                   129  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.000}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -5.631     -698.673                    128                  128       -1.008     -105.932                    128                  128       -0.050       -6.400                     128                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          128  Failing Endpoints,  Worst Slack       -5.631ns,  Total Violation     -698.673ns
Hold  :          128  Failing Endpoints,  Worst Slack       -1.008ns,  Total Violation     -105.932ns
PW    :          128  Failing Endpoints,  Worst Slack       -0.050ns,  Total Violation       -6.400ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.631ns  (required time - arrival time)
  Source:                 InputData[28]
                            (input port clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            addresses_reg_0_255_28_28/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.411ns (20.707%)  route 1.572ns (79.293%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 3.703 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    E15                                               0.000     7.000 r  InputData[28] (IN)
                         net (fo=0)                   0.000     7.000    InputData[28]
    E15                  IBUF (Prop_ibuf_I_O)         0.411     7.411 r  InputData_IBUF[28]_inst/O
                         net (fo=4, routed)           1.572     8.982    addresses_reg_0_255_28_28/D
    SLICE_X2Y78          RAMS64E                                      r  addresses_reg_0_255_28_28/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    C9                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.294     2.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     3.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.581     3.703    addresses_reg_0_255_28_28/WCLK
    SLICE_X2Y78          RAMS64E                                      r  addresses_reg_0_255_28_28/RAMS64E_A/CLK
                         clock pessimism              0.000     3.703    
                         clock uncertainty           -0.035     3.667    
    SLICE_X2Y78          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.316     3.351    addresses_reg_0_255_28_28/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                 -5.631    

Slack (VIOLATED) :        -5.629ns  (required time - arrival time)
  Source:                 InputData[15]
                            (input port clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            addresses_reg_0_255_15_15/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.381ns (19.178%)  route 1.606ns (80.822%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        1.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 3.709 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    J13                                               0.000     7.000 r  InputData[15] (IN)
                         net (fo=0)                   0.000     7.000    InputData[15]
    J13                  IBUF (Prop_ibuf_I_O)         0.381     7.381 r  InputData_IBUF[15]_inst/O
                         net (fo=4, routed)           1.606     8.987    addresses_reg_0_255_15_15/D
    SLICE_X2Y65          RAMS64E                                      r  addresses_reg_0_255_15_15/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    C9                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.294     2.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     3.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.587     3.709    addresses_reg_0_255_15_15/WCLK
    SLICE_X2Y65          RAMS64E                                      r  addresses_reg_0_255_15_15/RAMS64E_A/CLK
                         clock pessimism              0.000     3.709    
                         clock uncertainty           -0.035     3.673    
    SLICE_X2Y65          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.316     3.357    addresses_reg_0_255_15_15/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          3.357    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                 -5.629    

Slack (VIOLATED) :        -5.617ns  (required time - arrival time)
  Source:                 InputData[26]
                            (input port clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            addresses_reg_0_255_26_26/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.410ns (20.862%)  route 1.557ns (79.138%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        1.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 3.701 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    D15                                               0.000     7.000 r  InputData[26] (IN)
                         net (fo=0)                   0.000     7.000    InputData[26]
    D15                  IBUF (Prop_ibuf_I_O)         0.410     7.410 r  InputData_IBUF[26]_inst/O
                         net (fo=4, routed)           1.557     8.967    addresses_reg_0_255_26_26/D
    SLICE_X2Y76          RAMS64E                                      r  addresses_reg_0_255_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    C9                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.294     2.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     3.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.579     3.701    addresses_reg_0_255_26_26/WCLK
    SLICE_X2Y76          RAMS64E                                      r  addresses_reg_0_255_26_26/RAMS64E_A/CLK
                         clock pessimism              0.000     3.701    
                         clock uncertainty           -0.035     3.665    
    SLICE_X2Y76          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.316     3.349    addresses_reg_0_255_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          3.349    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                 -5.617    

Slack (VIOLATED) :        -5.616ns  (required time - arrival time)
  Source:                 InputData[23]
                            (input port clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            addresses_reg_0_255_23_23/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.383ns (19.502%)  route 1.582ns (80.498%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        1.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 3.701 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    G16                                               0.000     7.000 r  InputData[23] (IN)
                         net (fo=0)                   0.000     7.000    InputData[23]
    G16                  IBUF (Prop_ibuf_I_O)         0.383     7.383 r  InputData_IBUF[23]_inst/O
                         net (fo=4, routed)           1.582     8.965    addresses_reg_0_255_23_23/D
    SLICE_X2Y73          RAMS64E                                      r  addresses_reg_0_255_23_23/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    C9                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.294     2.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     3.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.579     3.701    addresses_reg_0_255_23_23/WCLK
    SLICE_X2Y73          RAMS64E                                      r  addresses_reg_0_255_23_23/RAMS64E_A/CLK
                         clock pessimism              0.000     3.701    
                         clock uncertainty           -0.035     3.665    
    SLICE_X2Y73          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.316     3.349    addresses_reg_0_255_23_23/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          3.349    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                 -5.616    

Slack (VIOLATED) :        -5.611ns  (required time - arrival time)
  Source:                 InputData[24]
                            (input port clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            addresses_reg_0_255_24_24/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.381ns (19.466%)  route 1.578ns (80.534%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        1.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 3.700 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    H16                                               0.000     7.000 r  InputData[24] (IN)
                         net (fo=0)                   0.000     7.000    InputData[24]
    H16                  IBUF (Prop_ibuf_I_O)         0.381     7.381 r  InputData_IBUF[24]_inst/O
                         net (fo=4, routed)           1.578     8.959    addresses_reg_0_255_24_24/D
    SLICE_X2Y74          RAMS64E                                      r  addresses_reg_0_255_24_24/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    C9                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.294     2.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     3.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.578     3.700    addresses_reg_0_255_24_24/WCLK
    SLICE_X2Y74          RAMS64E                                      r  addresses_reg_0_255_24_24/RAMS64E_A/CLK
                         clock pessimism              0.000     3.700    
                         clock uncertainty           -0.035     3.664    
    SLICE_X2Y74          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.316     3.348    addresses_reg_0_255_24_24/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          3.348    
                         arrival time                          -8.959    
  -------------------------------------------------------------------
                         slack                                 -5.611    

Slack (VIOLATED) :        -5.610ns  (required time - arrival time)
  Source:                 InputData[13]
                            (input port clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            addresses_reg_0_255_13_13/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.377ns (19.152%)  route 1.591ns (80.848%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        1.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 3.709 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    G17                                               0.000     7.000 r  InputData[13] (IN)
                         net (fo=0)                   0.000     7.000    InputData[13]
    G17                  IBUF (Prop_ibuf_I_O)         0.377     7.377 r  InputData_IBUF[13]_inst/O
                         net (fo=4, routed)           1.591     8.968    addresses_reg_0_255_13_13/D
    SLICE_X2Y63          RAMS64E                                      r  addresses_reg_0_255_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    C9                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.294     2.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     3.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.587     3.709    addresses_reg_0_255_13_13/WCLK
    SLICE_X2Y63          RAMS64E                                      r  addresses_reg_0_255_13_13/RAMS64E_A/CLK
                         clock pessimism              0.000     3.709    
                         clock uncertainty           -0.035     3.673    
    SLICE_X2Y63          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.316     3.357    addresses_reg_0_255_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          3.357    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                 -5.610    

Slack (VIOLATED) :        -5.610ns  (required time - arrival time)
  Source:                 InputData[20]
                            (input port clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            addresses_reg_0_255_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.382ns (19.444%)  route 1.581ns (80.556%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        1.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 3.704 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    H14                                               0.000     7.000 r  InputData[20] (IN)
                         net (fo=0)                   0.000     7.000    InputData[20]
    H14                  IBUF (Prop_ibuf_I_O)         0.382     7.382 r  InputData_IBUF[20]_inst/O
                         net (fo=4, routed)           1.581     8.963    addresses_reg_0_255_20_20/D
    SLICE_X2Y70          RAMS64E                                      r  addresses_reg_0_255_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    C9                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.294     2.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     3.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.582     3.704    addresses_reg_0_255_20_20/WCLK
    SLICE_X2Y70          RAMS64E                                      r  addresses_reg_0_255_20_20/RAMS64E_A/CLK
                         clock pessimism              0.000     3.704    
                         clock uncertainty           -0.035     3.668    
    SLICE_X2Y70          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.316     3.352    addresses_reg_0_255_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          3.352    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                 -5.610    

Slack (VIOLATED) :        -5.603ns  (required time - arrival time)
  Source:                 InputData[25]
                            (input port clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            addresses_reg_0_255_25_25/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.410ns (20.997%)  route 1.542ns (79.003%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        1.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 3.700 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    C15                                               0.000     7.000 r  InputData[25] (IN)
                         net (fo=0)                   0.000     7.000    InputData[25]
    C15                  IBUF (Prop_ibuf_I_O)         0.410     7.410 r  InputData_IBUF[25]_inst/O
                         net (fo=4, routed)           1.542     8.952    addresses_reg_0_255_25_25/D
    SLICE_X2Y75          RAMS64E                                      r  addresses_reg_0_255_25_25/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    C9                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.294     2.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     3.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.578     3.700    addresses_reg_0_255_25_25/WCLK
    SLICE_X2Y75          RAMS64E                                      r  addresses_reg_0_255_25_25/RAMS64E_A/CLK
                         clock pessimism              0.000     3.700    
                         clock uncertainty           -0.035     3.664    
    SLICE_X2Y75          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.316     3.348    addresses_reg_0_255_25_25/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          3.348    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                 -5.603    

Slack (VIOLATED) :        -5.603ns  (required time - arrival time)
  Source:                 InputData[27]
                            (input port clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            addresses_reg_0_255_27_27/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.412ns (21.107%)  route 1.542ns (78.893%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 3.703 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    E16                                               0.000     7.000 r  InputData[27] (IN)
                         net (fo=0)                   0.000     7.000    InputData[27]
    E16                  IBUF (Prop_ibuf_I_O)         0.412     7.412 r  InputData_IBUF[27]_inst/O
                         net (fo=4, routed)           1.542     8.954    addresses_reg_0_255_27_27/D
    SLICE_X2Y77          RAMS64E                                      r  addresses_reg_0_255_27_27/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    C9                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.294     2.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     3.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.581     3.703    addresses_reg_0_255_27_27/WCLK
    SLICE_X2Y77          RAMS64E                                      r  addresses_reg_0_255_27_27/RAMS64E_A/CLK
                         clock pessimism              0.000     3.703    
                         clock uncertainty           -0.035     3.667    
    SLICE_X2Y77          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.316     3.351    addresses_reg_0_255_27_27/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                 -5.603    

Slack (VIOLATED) :        -5.591ns  (required time - arrival time)
  Source:                 InputData[4]
                            (input port clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            addresses_reg_0_255_4_4/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.394ns (20.203%)  route 1.558ns (79.797%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        1.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 3.713 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    J17                                               0.000     7.000 r  InputData[4] (IN)
                         net (fo=0)                   0.000     7.000    InputData[4]
    J17                  IBUF (Prop_ibuf_I_O)         0.394     7.394 r  InputData_IBUF[4]_inst/O
                         net (fo=4, routed)           1.558     8.952    addresses_reg_0_255_4_4/D
    SLICE_X2Y54          RAMS64E                                      r  addresses_reg_0_255_4_4/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    C9                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.294     2.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     3.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.591     3.713    addresses_reg_0_255_4_4/WCLK
    SLICE_X2Y54          RAMS64E                                      r  addresses_reg_0_255_4_4/RAMS64E_A/CLK
                         clock pessimism              0.000     3.713    
                         clock uncertainty           -0.035     3.677    
    SLICE_X2Y54          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.316     3.361    addresses_reg_0_255_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          3.361    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                 -5.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.008ns  (arrival time - required time)
  Source:                 InputData[26]
                            (input port clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            addresses_reg_0_255_26_26/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.710ns (25.591%)  route 2.066ns (74.409%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    D15                                               0.000     1.000 r  InputData[26] (IN)
                         net (fo=0)                   0.000     1.000    InputData[26]
    D15                  IBUF (Prop_ibuf_I_O)         0.710     1.710 r  InputData_IBUF[26]_inst/O
                         net (fo=4, routed)           2.066     3.776    addresses_reg_0_255_26_26/D
    SLICE_X2Y76          RAMS64E                                      r  addresses_reg_0_255_26_26/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.375     1.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.757     3.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.266     4.474    addresses_reg_0_255_26_26/WCLK
    SLICE_X2Y76          RAMS64E                                      r  addresses_reg_0_255_26_26/RAMS64E_D/CLK
                         clock pessimism              0.000     4.474    
                         clock uncertainty            0.035     4.509    
    SLICE_X2Y76          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.275     4.784    addresses_reg_0_255_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -4.784    
                         arrival time                           3.776    
  -------------------------------------------------------------------
                         slack                                 -1.008    

Slack (VIOLATED) :        -0.948ns  (arrival time - required time)
  Source:                 InputData[17]
                            (input port clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            addresses_reg_0_255_17_17/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.698ns (24.546%)  route 2.146ns (75.454%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    D17                                               0.000     1.000 r  InputData[17] (IN)
                         net (fo=0)                   0.000     1.000    InputData[17]
    D17                  IBUF (Prop_ibuf_I_O)         0.698     1.698 r  InputData_IBUF[17]_inst/O
                         net (fo=4, routed)           2.146     3.844    addresses_reg_0_255_17_17/D
    SLICE_X2Y67          RAMS64E                                      r  addresses_reg_0_255_17_17/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.375     1.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.757     3.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.274     4.482    addresses_reg_0_255_17_17/WCLK
    SLICE_X2Y67          RAMS64E                                      r  addresses_reg_0_255_17_17/RAMS64E_D/CLK
                         clock pessimism              0.000     4.482    
                         clock uncertainty            0.035     4.517    
    SLICE_X2Y67          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.275     4.792    addresses_reg_0_255_17_17/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -4.792    
                         arrival time                           3.844    
  -------------------------------------------------------------------
                         slack                                 -0.948    

Slack (VIOLATED) :        -0.947ns  (arrival time - required time)
  Source:                 InputData[26]
                            (input port clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            addresses_reg_0_255_26_26/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.710ns (25.591%)  route 2.066ns (74.409%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    D15                                               0.000     1.000 r  InputData[26] (IN)
                         net (fo=0)                   0.000     1.000    InputData[26]
    D15                  IBUF (Prop_ibuf_I_O)         0.710     1.710 r  InputData_IBUF[26]_inst/O
                         net (fo=4, routed)           2.066     3.776    addresses_reg_0_255_26_26/D
    SLICE_X2Y76          RAMS64E                                      r  addresses_reg_0_255_26_26/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.375     1.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.757     3.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.266     4.474    addresses_reg_0_255_26_26/WCLK
    SLICE_X2Y76          RAMS64E                                      r  addresses_reg_0_255_26_26/RAMS64E_B/CLK
                         clock pessimism              0.000     4.474    
                         clock uncertainty            0.035     4.509    
    SLICE_X2Y76          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.214     4.723    addresses_reg_0_255_26_26/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -4.723    
                         arrival time                           3.776    
  -------------------------------------------------------------------
                         slack                                 -0.947    

Slack (VIOLATED) :        -0.942ns  (arrival time - required time)
  Source:                 InputData[26]
                            (input port clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            addresses_reg_0_255_26_26/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.710ns (25.591%)  route 2.066ns (74.409%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    D15                                               0.000     1.000 r  InputData[26] (IN)
                         net (fo=0)                   0.000     1.000    InputData[26]
    D15                  IBUF (Prop_ibuf_I_O)         0.710     1.710 r  InputData_IBUF[26]_inst/O
                         net (fo=4, routed)           2.066     3.776    addresses_reg_0_255_26_26/D
    SLICE_X2Y76          RAMS64E                                      r  addresses_reg_0_255_26_26/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.375     1.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.757     3.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.266     4.474    addresses_reg_0_255_26_26/WCLK
    SLICE_X2Y76          RAMS64E                                      r  addresses_reg_0_255_26_26/RAMS64E_C/CLK
                         clock pessimism              0.000     4.474    
                         clock uncertainty            0.035     4.509    
    SLICE_X2Y76          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.209     4.718    addresses_reg_0_255_26_26/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -4.718    
                         arrival time                           3.776    
  -------------------------------------------------------------------
                         slack                                 -0.942    

Slack (VIOLATED) :        -0.937ns  (arrival time - required time)
  Source:                 InputData[29]
                            (input port clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            addresses_reg_0_255_29_29/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.716ns (25.122%)  route 2.135ns (74.878%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    A18                                               0.000     1.000 r  InputData[29] (IN)
                         net (fo=0)                   0.000     1.000    InputData[29]
    A18                  IBUF (Prop_ibuf_I_O)         0.716     1.716 r  InputData_IBUF[29]_inst/O
                         net (fo=4, routed)           2.135     3.852    addresses_reg_0_255_29_29/D
    SLICE_X2Y79          RAMS64E                                      r  addresses_reg_0_255_29_29/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.375     1.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.757     3.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.271     4.479    addresses_reg_0_255_29_29/WCLK
    SLICE_X2Y79          RAMS64E                                      r  addresses_reg_0_255_29_29/RAMS64E_D/CLK
                         clock pessimism              0.000     4.479    
                         clock uncertainty            0.035     4.514    
    SLICE_X2Y79          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.275     4.789    addresses_reg_0_255_29_29/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -4.789    
                         arrival time                           3.852    
  -------------------------------------------------------------------
                         slack                                 -0.937    

Slack (VIOLATED) :        -0.937ns  (arrival time - required time)
  Source:                 InputData[10]
                            (input port clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            addresses_reg_0_255_10_10/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.721ns (25.194%)  route 2.141ns (74.806%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    C16                                               0.000     1.000 r  InputData[10] (IN)
                         net (fo=0)                   0.000     1.000    InputData[10]
    C16                  IBUF (Prop_ibuf_I_O)         0.721     1.721 r  InputData_IBUF[10]_inst/O
                         net (fo=4, routed)           2.141     3.862    addresses_reg_0_255_10_10/D
    SLICE_X2Y60          RAMS64E                                      r  addresses_reg_0_255_10_10/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.375     1.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.757     3.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.281     4.489    addresses_reg_0_255_10_10/WCLK
    SLICE_X2Y60          RAMS64E                                      r  addresses_reg_0_255_10_10/RAMS64E_D/CLK
                         clock pessimism              0.000     4.489    
                         clock uncertainty            0.035     4.524    
    SLICE_X2Y60          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.275     4.799    addresses_reg_0_255_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -4.799    
                         arrival time                           3.862    
  -------------------------------------------------------------------
                         slack                                 -0.937    

Slack (VIOLATED) :        -0.937ns  (arrival time - required time)
  Source:                 InputData[30]
                            (input port clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            addresses_reg_0_255_30_30/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.712ns (24.969%)  route 2.141ns (75.031%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    B18                                               0.000     1.000 r  InputData[30] (IN)
                         net (fo=0)                   0.000     1.000    InputData[30]
    B18                  IBUF (Prop_ibuf_I_O)         0.712     1.712 r  InputData_IBUF[30]_inst/O
                         net (fo=4, routed)           2.141     3.853    addresses_reg_0_255_30_30/D
    SLICE_X2Y80          RAMS64E                                      r  addresses_reg_0_255_30_30/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.375     1.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.757     3.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.272     4.480    addresses_reg_0_255_30_30/WCLK
    SLICE_X2Y80          RAMS64E                                      r  addresses_reg_0_255_30_30/RAMS64E_D/CLK
                         clock pessimism              0.000     4.480    
                         clock uncertainty            0.035     4.515    
    SLICE_X2Y80          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.275     4.790    addresses_reg_0_255_30_30/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -4.790    
                         arrival time                           3.853    
  -------------------------------------------------------------------
                         slack                                 -0.937    

Slack (VIOLATED) :        -0.935ns  (arrival time - required time)
  Source:                 InputData[31]
                            (input port clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            addresses_reg_0_255_31_31/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.725ns (25.387%)  route 2.131ns (74.613%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    A14                                               0.000     1.000 r  InputData[31] (IN)
                         net (fo=0)                   0.000     1.000    InputData[31]
    A14                  IBUF (Prop_ibuf_I_O)         0.725     1.725 r  InputData_IBUF[31]_inst/O
                         net (fo=4, routed)           2.131     3.856    addresses_reg_0_255_31_31/D
    SLICE_X2Y81          RAMS64E                                      r  addresses_reg_0_255_31_31/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.375     1.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.757     3.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.273     4.481    addresses_reg_0_255_31_31/WCLK
    SLICE_X2Y81          RAMS64E                                      r  addresses_reg_0_255_31_31/RAMS64E_D/CLK
                         clock pessimism              0.000     4.481    
                         clock uncertainty            0.035     4.516    
    SLICE_X2Y81          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.275     4.791    addresses_reg_0_255_31_31/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -4.791    
                         arrival time                           3.856    
  -------------------------------------------------------------------
                         slack                                 -0.935    

Slack (VIOLATED) :        -0.933ns  (arrival time - required time)
  Source:                 InputData[3]
                            (input port clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            addresses_reg_0_255_3_3/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.703ns (24.516%)  route 2.165ns (75.484%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    J18                                               0.000     1.000 r  InputData[3] (IN)
                         net (fo=0)                   0.000     1.000    InputData[3]
    J18                  IBUF (Prop_ibuf_I_O)         0.703     1.703 r  InputData_IBUF[3]_inst/O
                         net (fo=4, routed)           2.165     3.869    addresses_reg_0_255_3_3/D
    SLICE_X2Y53          RAMS64E                                      r  addresses_reg_0_255_3_3/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.375     1.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.757     3.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.284     4.492    addresses_reg_0_255_3_3/WCLK
    SLICE_X2Y53          RAMS64E                                      r  addresses_reg_0_255_3_3/RAMS64E_D/CLK
                         clock pessimism              0.000     4.492    
                         clock uncertainty            0.035     4.527    
    SLICE_X2Y53          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.275     4.802    addresses_reg_0_255_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -4.802    
                         arrival time                           3.869    
  -------------------------------------------------------------------
                         slack                                 -0.933    

Slack (VIOLATED) :        -0.932ns  (arrival time - required time)
  Source:                 InputData[6]
                            (input port clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            addresses_reg_0_255_6_6/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.701ns (24.418%)  route 2.168ns (75.583%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    G18                                               0.000     1.000 r  InputData[6] (IN)
                         net (fo=0)                   0.000     1.000    InputData[6]
    G18                  IBUF (Prop_ibuf_I_O)         0.701     1.701 r  InputData_IBUF[6]_inst/O
                         net (fo=4, routed)           2.168     3.869    addresses_reg_0_255_6_6/D
    SLICE_X2Y56          RAMS64E                                      r  addresses_reg_0_255_6_6/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.375     1.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.757     3.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.283     4.491    addresses_reg_0_255_6_6/WCLK
    SLICE_X2Y56          RAMS64E                                      r  addresses_reg_0_255_6_6/RAMS64E_D/CLK
                         clock pessimism              0.000     4.491    
                         clock uncertainty            0.035     4.526    
    SLICE_X2Y56          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.275     4.801    addresses_reg_0_255_6_6/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -4.801    
                         arrival time                           3.869    
  -------------------------------------------------------------------
                         slack                                 -0.932    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         2.000       0.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y63     addresses_reg_0_255_13_13/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y63     addresses_reg_0_255_13_13/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y63     addresses_reg_0_255_13_13/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y63     addresses_reg_0_255_13_13/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y64     addresses_reg_0_255_14_14/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y65     addresses_reg_0_255_15_15/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y65     addresses_reg_0_255_15_15/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y65     addresses_reg_0_255_15_15/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y65     addresses_reg_0_255_15_15/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y66     addresses_reg_0_255_16_16/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y63     addresses_reg_0_255_13_13/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y63     addresses_reg_0_255_13_13/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y63     addresses_reg_0_255_13_13/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y63     addresses_reg_0_255_13_13/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y64     addresses_reg_0_255_14_14/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y65     addresses_reg_0_255_15_15/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y65     addresses_reg_0_255_15_15/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y65     addresses_reg_0_255_15_15/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y65     addresses_reg_0_255_15_15/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y67     addresses_reg_0_255_17_17/RAMS64E_A/CLK



