--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml CompV_VGA.twx CompV_VGA.ncd -o CompV_VGA.twr CompV_VGA.pcf

Design file:              CompV_VGA.ncd
Physical constraint file: CompV_VGA.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data<0>     |    3.240(R)|   -0.008(R)|clk_BUFGP         |   0.000|
data<1>     |    2.698(R)|    0.089(R)|clk_BUFGP         |   0.000|
data<2>     |    4.157(R)|    0.315(R)|clk_BUFGP         |   0.000|
data<3>     |    1.642(R)|    0.493(R)|clk_BUFGP         |   0.000|
data<4>     |    3.653(R)|    0.341(R)|clk_BUFGP         |   0.000|
data<5>     |    2.503(R)|    0.003(R)|clk_BUFGP         |   0.000|
data<6>     |    2.997(R)|   -0.191(R)|clk_BUFGP         |   0.000|
data<7>     |    3.158(R)|   -0.163(R)|clk_BUFGP         |   0.000|
data<8>     |    3.981(R)|   -0.340(R)|clk_BUFGP         |   0.000|
data<9>     |    4.486(R)|   -0.377(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
O1          |    7.359(R)|clk_BUFGP         |   0.000|
O2          |    7.360(R)|clk_BUFGP         |   0.000|
O3          |    7.360(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Mon Feb 16 20:22:44 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 138 MB



