$version Generated by VerilatedVcd $end
$date Mon Dec  5 19:57:05 2022 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  4 # a [3:0] $end
  $var wire  2 $ s [1:0] $end
  $var wire  1 % y $end
  $scope module mux_4to1_Case $end
   $var wire  4 # a [3:0] $end
   $var wire  2 $ s [1:0] $end
   $var wire  1 % y $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b0001 #
b00 $
1%
#2
#3
b1110 #
b01 $
#4
b0010 #
#5
b1010 #
b10 $
0%
#6
b0100 #
1%
#7
b0111 #
b11 $
0%
#8
b1001 #
1%
#9
