

================================================================
== Vivado HLS Report for 'convolution_filter'
================================================================
* Date:           Fri Sep 15 14:32:39 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        Configurable_Convolution_Filter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  41.67|     14.88|        5.21|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  310572|  310572|  310573|  310573|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop_row_Loop_col  |  310570|  310570|         3|          1|          1|  310569|    yes   |
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	5  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	2  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: in_temp_V_1 [1/1] 0.00ns
.preheader245.preheader:0  %in_temp_V_1 = alloca i8

ST_1: window_V_5_6_loc_1 [1/1] 0.00ns
.preheader245.preheader:1  %window_V_5_6_loc_1 = alloca i8

ST_1: window_V_4_6_loc_1 [1/1] 0.00ns
.preheader245.preheader:2  %window_V_4_6_loc_1 = alloca i8

ST_1: window_V_3_6_loc_1 [1/1] 0.00ns
.preheader245.preheader:3  %window_V_3_6_loc_1 = alloca i8

ST_1: window_V_2_6_loc_1 [1/1] 0.00ns
.preheader245.preheader:4  %window_V_2_6_loc_1 = alloca i8

ST_1: window_V_1_6_loc_1 [1/1] 0.00ns
.preheader245.preheader:5  %window_V_1_6_loc_1 = alloca i8

ST_1: window_V_0_6_loc_1 [1/1] 0.00ns
.preheader245.preheader:6  %window_V_0_6_loc_1 = alloca i8

ST_1: stg_13 [1/1] 0.00ns
.preheader245.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_img_V), !map !72

ST_1: stg_14 [1/1] 0.00ns
.preheader245.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_img_V), !map !78

ST_1: stg_15 [1/1] 0.00ns
.preheader245.preheader:9  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @convolution_filter_str) nounwind

ST_1: stg_16 [1/1] 0.00ns
.preheader245.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i8* %out_img_V, [5 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

ST_1: stg_17 [1/1] 0.00ns
.preheader245.preheader:11  call void (...)* @_ssdm_op_SpecInterface(i8* %in_img_V, [5 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

ST_1: window_V_0_6_load [1/1] 0.00ns
.preheader245.preheader:12  %window_V_0_6_load = load i8* @window_V_0_6, align 1

ST_1: window_V_1_6_load [1/1] 0.00ns
.preheader245.preheader:13  %window_V_1_6_load = load i8* @window_V_1_6, align 1

ST_1: window_V_2_6_load [1/1] 0.00ns
.preheader245.preheader:14  %window_V_2_6_load = load i8* @window_V_2_6, align 1

ST_1: window_V_3_6_load [1/1] 0.00ns
.preheader245.preheader:15  %window_V_3_6_load = load i8* @window_V_3_6, align 1

ST_1: window_V_4_6_load [1/1] 0.00ns
.preheader245.preheader:16  %window_V_4_6_load = load i8* @window_V_4_6, align 1

ST_1: window_V_5_6_load [1/1] 0.00ns
.preheader245.preheader:17  %window_V_5_6_load = load i8* @window_V_5_6, align 1

ST_1: window_V_6_6_load [1/1] 0.00ns
.preheader245.preheader:18  %window_V_6_6_load = load i8* @window_V_6_6, align 1

ST_1: stg_25 [1/1] 1.57ns
.preheader245.preheader:19  store i8 %window_V_0_6_load, i8* %window_V_0_6_loc_1

ST_1: stg_26 [1/1] 1.57ns
.preheader245.preheader:20  store i8 %window_V_1_6_load, i8* %window_V_1_6_loc_1

ST_1: stg_27 [1/1] 1.57ns
.preheader245.preheader:21  store i8 %window_V_2_6_load, i8* %window_V_2_6_loc_1

ST_1: stg_28 [1/1] 1.57ns
.preheader245.preheader:22  store i8 %window_V_3_6_load, i8* %window_V_3_6_loc_1

ST_1: stg_29 [1/1] 1.57ns
.preheader245.preheader:23  store i8 %window_V_4_6_load, i8* %window_V_4_6_loc_1

ST_1: stg_30 [1/1] 1.57ns
.preheader245.preheader:24  store i8 %window_V_5_6_load, i8* %window_V_5_6_loc_1

ST_1: stg_31 [1/1] 1.57ns
.preheader245.preheader:25  store i8 %window_V_6_6_load, i8* %in_temp_V_1

ST_1: stg_32 [1/1] 1.57ns
.preheader245.preheader:26  br label %0


 <State 2>: 8.25ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i19 [ 0, %.preheader245.preheader ], [ %indvar_flatten_next, %._crit_edge251 ]

ST_2: row [1/1] 0.00ns
:1  %row = phi i9 [ 0, %.preheader245.preheader ], [ %row_mid2, %._crit_edge251 ]

ST_2: col [1/1] 0.00ns
:2  %col = phi i10 [ 0, %.preheader245.preheader ], [ %col_1, %._crit_edge251 ]

ST_2: exitcond_flatten [1/1] 2.33ns
:10  %exitcond_flatten = icmp eq i19 %indvar_flatten, -213719

ST_2: indvar_flatten_next [1/1] 2.08ns
:11  %indvar_flatten_next = add i19 %indvar_flatten, 1

ST_2: stg_38 [1/1] 0.00ns
:12  br i1 %exitcond_flatten, label %2, label %.reset

ST_2: exitcond [1/1] 2.07ns
.reset:2  %exitcond = icmp eq i10 %col, -381

ST_2: col_mid2 [1/1] 1.37ns
.reset:3  %col_mid2 = select i1 %exitcond, i10 0, i10 %col

ST_2: row_s [1/1] 1.84ns
.reset:4  %row_s = add i9 %row, 1

ST_2: tmp_mid1 [1/1] 2.03ns
.reset:5  %tmp_mid1 = icmp ult i9 %row_s, -32

ST_2: tmp [1/1] 2.03ns
.reset:6  %tmp = icmp ult i9 %row, -32

ST_2: tmp_mid2 [1/1] 1.37ns
.reset:7  %tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp

ST_2: tmp_2_mid1 [1/1] 2.03ns
.reset:8  %tmp_2_mid1 = icmp ugt i9 %row_s, 2

ST_2: tmp_2 [1/1] 2.03ns
.reset:9  %tmp_2 = icmp ugt i9 %row, 2

ST_2: tmp_2_mid2 [1/1] 1.37ns
.reset:10  %tmp_2_mid2 = select i1 %exitcond, i1 %tmp_2_mid1, i1 %tmp_2

ST_2: row_mid2 [1/1] 1.37ns
.reset:11  %row_mid2 = select i1 %exitcond, i9 %row_s, i9 %row

ST_2: tmp_5 [1/1] 0.00ns
.reset:13  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str9)

ST_2: tmp_4 [1/1] 2.07ns
.reset:85  %tmp_4 = icmp ult i10 %col_mid2, -384

ST_2: stg_51 [1/1] 0.00ns
.reset:86  br i1 %tmp_4, label %.preheader.preheader, label %.loopexit

ST_2: tmp_6 [1/1] 0.00ns
.preheader.preheader:0  %tmp_6 = zext i10 %col_mid2 to i64

ST_2: line_buffer_V_0_addr [1/1] 0.00ns
.preheader.preheader:1  %line_buffer_V_0_addr = getelementptr [640 x i8]* @line_buffer_V_0, i64 0, i64 %tmp_6

ST_2: line_buffer_V_0_load [2/2] 2.71ns
.preheader.preheader:2  %line_buffer_V_0_load = load i8* %line_buffer_V_0_addr, align 1

ST_2: line_buffer_V_1_addr [1/1] 0.00ns
.preheader.preheader:4  %line_buffer_V_1_addr = getelementptr [640 x i8]* @line_buffer_V_1, i64 0, i64 %tmp_6

ST_2: line_buffer_V_1_load [2/2] 2.71ns
.preheader.preheader:5  %line_buffer_V_1_load = load i8* %line_buffer_V_1_addr, align 1

ST_2: line_buffer_V_2_addr [1/1] 0.00ns
.preheader.preheader:8  %line_buffer_V_2_addr = getelementptr [640 x i8]* @line_buffer_V_2, i64 0, i64 %tmp_6

ST_2: line_buffer_V_2_load [2/2] 2.71ns
.preheader.preheader:9  %line_buffer_V_2_load = load i8* %line_buffer_V_2_addr, align 1

ST_2: line_buffer_V_3_addr [1/1] 0.00ns
.preheader.preheader:12  %line_buffer_V_3_addr = getelementptr [640 x i8]* @line_buffer_V_3, i64 0, i64 %tmp_6

ST_2: line_buffer_V_3_load [2/2] 2.71ns
.preheader.preheader:13  %line_buffer_V_3_load = load i8* %line_buffer_V_3_addr, align 1

ST_2: line_buffer_V_4_addr [1/1] 0.00ns
.preheader.preheader:16  %line_buffer_V_4_addr = getelementptr [640 x i8]* @line_buffer_V_4, i64 0, i64 %tmp_6

ST_2: line_buffer_V_4_load [2/2] 2.71ns
.preheader.preheader:17  %line_buffer_V_4_load = load i8* %line_buffer_V_4_addr, align 1

ST_2: line_buffer_V_5_addr [1/1] 0.00ns
.preheader.preheader:20  %line_buffer_V_5_addr = getelementptr [640 x i8]* @line_buffer_V_5, i64 0, i64 %tmp_6

ST_2: line_buffer_V_5_load [2/2] 2.71ns
.preheader.preheader:21  %line_buffer_V_5_load = load i8* %line_buffer_V_5_addr, align 1

ST_2: or_cond [1/1] 1.37ns
.loopexit:0  %or_cond = and i1 %tmp_4, %tmp_mid2

ST_2: stg_66 [1/1] 0.00ns
.loopexit:1  br i1 %or_cond, label %1, label %.loopexit._crit_edge

ST_2: in_temp_V [1/1] 0.00ns
:0  %in_temp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_img_V)

ST_2: stg_68 [1/1] 0.00ns
:1  store i8 %in_temp_V, i8* @window_V_6_6, align 2

ST_2: tmp_9 [1/1] 2.07ns
.loopexit._crit_edge:0  %tmp_9 = icmp ugt i10 %col_mid2, 2

ST_2: or_cond1 [1/1] 1.37ns
.loopexit._crit_edge:1  %or_cond1 = and i1 %tmp_2_mid2, %tmp_9

ST_2: stg_71 [1/1] 0.00ns
.loopexit._crit_edge:2  br i1 %or_cond1, label %.preheader6, label %._crit_edge251

ST_2: empty_51 [1/1] 0.00ns
._crit_edge251:0  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str9, i32 %tmp_5)

ST_2: col_1 [1/1] 1.84ns
._crit_edge251:1  %col_1 = add i10 %col_mid2, 1

ST_2: stg_74 [1/1] 0.00ns
._crit_edge251:2  br label %0


 <State 3>: 5.42ns
ST_3: in_temp_V_1_load [1/1] 0.00ns
:3  %in_temp_V_1_load = load i8* %in_temp_V_1

ST_3: window_V_5_6_loc_1_load [1/1] 0.00ns
:4  %window_V_5_6_loc_1_load = load i8* %window_V_5_6_loc_1

ST_3: window_V_4_6_loc_1_load [1/1] 0.00ns
:5  %window_V_4_6_loc_1_load = load i8* %window_V_4_6_loc_1

ST_3: window_V_3_6_loc_1_load [1/1] 0.00ns
:6  %window_V_3_6_loc_1_load = load i8* %window_V_3_6_loc_1

ST_3: window_V_2_6_loc_1_load [1/1] 0.00ns
:7  %window_V_2_6_loc_1_load = load i8* %window_V_2_6_loc_1

ST_3: window_V_1_6_loc_1_load [1/1] 0.00ns
:8  %window_V_1_6_loc_1_load = load i8* %window_V_1_6_loc_1

ST_3: window_V_0_6_loc_1_load [1/1] 0.00ns
:9  %window_V_0_6_loc_1_load = load i8* %window_V_0_6_loc_1

ST_3: line_buffer_V_0_load [1/2] 2.71ns
.preheader.preheader:2  %line_buffer_V_0_load = load i8* %line_buffer_V_0_addr, align 1

ST_3: stg_83 [1/1] 0.00ns
.preheader.preheader:3  store i8 %line_buffer_V_0_load, i8* @window_V_0_6, align 2

ST_3: line_buffer_V_1_load [1/2] 2.71ns
.preheader.preheader:5  %line_buffer_V_1_load = load i8* %line_buffer_V_1_addr, align 1

ST_3: stg_85 [1/1] 2.71ns
.preheader.preheader:6  store i8 %line_buffer_V_1_load, i8* %line_buffer_V_0_addr, align 1

ST_3: stg_86 [1/1] 0.00ns
.preheader.preheader:7  store i8 %line_buffer_V_1_load, i8* @window_V_1_6, align 1

ST_3: line_buffer_V_2_load [1/2] 2.71ns
.preheader.preheader:9  %line_buffer_V_2_load = load i8* %line_buffer_V_2_addr, align 1

ST_3: stg_88 [1/1] 2.71ns
.preheader.preheader:10  store i8 %line_buffer_V_2_load, i8* %line_buffer_V_1_addr, align 1

ST_3: stg_89 [1/1] 0.00ns
.preheader.preheader:11  store i8 %line_buffer_V_2_load, i8* @window_V_2_6, align 2

ST_3: line_buffer_V_3_load [1/2] 2.71ns
.preheader.preheader:13  %line_buffer_V_3_load = load i8* %line_buffer_V_3_addr, align 1

ST_3: stg_91 [1/1] 2.71ns
.preheader.preheader:14  store i8 %line_buffer_V_3_load, i8* %line_buffer_V_2_addr, align 1

ST_3: stg_92 [1/1] 0.00ns
.preheader.preheader:15  store i8 %line_buffer_V_3_load, i8* @window_V_3_6, align 1

ST_3: line_buffer_V_4_load [1/2] 2.71ns
.preheader.preheader:17  %line_buffer_V_4_load = load i8* %line_buffer_V_4_addr, align 1

ST_3: stg_94 [1/1] 2.71ns
.preheader.preheader:18  store i8 %line_buffer_V_4_load, i8* %line_buffer_V_3_addr, align 1

ST_3: stg_95 [1/1] 0.00ns
.preheader.preheader:19  store i8 %line_buffer_V_4_load, i8* @window_V_4_6, align 2

ST_3: line_buffer_V_5_load [1/2] 2.71ns
.preheader.preheader:21  %line_buffer_V_5_load = load i8* %line_buffer_V_5_addr, align 1

ST_3: stg_97 [1/1] 2.71ns
.preheader.preheader:22  store i8 %line_buffer_V_5_load, i8* %line_buffer_V_4_addr, align 1

ST_3: stg_98 [1/1] 0.00ns
.preheader.preheader:23  store i8 %line_buffer_V_5_load, i8* @window_V_5_6, align 1

ST_3: stg_99 [1/1] 1.57ns
.preheader.preheader:24  store i8 %line_buffer_V_0_load, i8* %window_V_0_6_loc_1

ST_3: stg_100 [1/1] 1.57ns
.preheader.preheader:25  store i8 %line_buffer_V_1_load, i8* %window_V_1_6_loc_1

ST_3: stg_101 [1/1] 1.57ns
.preheader.preheader:26  store i8 %line_buffer_V_2_load, i8* %window_V_2_6_loc_1

ST_3: stg_102 [1/1] 1.57ns
.preheader.preheader:27  store i8 %line_buffer_V_3_load, i8* %window_V_3_6_loc_1

ST_3: stg_103 [1/1] 1.57ns
.preheader.preheader:28  store i8 %line_buffer_V_4_load, i8* %window_V_4_6_loc_1

ST_3: stg_104 [1/1] 1.57ns
.preheader.preheader:29  store i8 %line_buffer_V_5_load, i8* %window_V_5_6_loc_1

ST_3: stg_105 [1/1] 0.00ns
.preheader.preheader:30  br label %.loopexit

ST_3: tmp_8 [1/1] 0.00ns
:2  %tmp_8 = zext i10 %col_mid2 to i64

ST_3: line_buffer_V_5_addr_1 [1/1] 0.00ns
:3  %line_buffer_V_5_addr_1 = getelementptr [640 x i8]* @line_buffer_V_5, i64 0, i64 %tmp_8

ST_3: stg_108 [1/1] 2.71ns
:4  store i8 %in_temp_V, i8* %line_buffer_V_5_addr_1, align 1

ST_3: stg_109 [1/1] 1.57ns
:5  store i8 %in_temp_V, i8* %in_temp_V_1

ST_3: stg_110 [1/1] 0.00ns
:6  br label %.loopexit._crit_edge


 <State 4>: 14.88ns
ST_4: stg_111 [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Loop_row_Loop_col_str)

ST_4: empty_52 [1/1] 0.00ns
.reset:1  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 310569, i64 310569, i64 310569)

ST_4: stg_113 [1/1] 0.00ns
.reset:12  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str9) nounwind

ST_4: stg_114 [1/1] 0.00ns
.reset:14  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_4: window_V_0_1_load [1/1] 0.00ns
.reset:15  %window_V_0_1_load = load i8* @window_V_0_1, align 1

ST_4: window_V_0_2_load [1/1] 0.00ns
.reset:16  %window_V_0_2_load = load i8* @window_V_0_2, align 2

ST_4: stg_117 [1/1] 0.00ns
.reset:17  store i8 %window_V_0_2_load, i8* @window_V_0_1, align 1

ST_4: window_V_0_3_load [1/1] 0.00ns
.reset:18  %window_V_0_3_load = load i8* @window_V_0_3, align 1

ST_4: stg_119 [1/1] 0.00ns
.reset:19  store i8 %window_V_0_3_load, i8* @window_V_0_2, align 2

ST_4: window_V_0_4_load [1/1] 0.00ns
.reset:20  %window_V_0_4_load = load i8* @window_V_0_4, align 4

ST_4: stg_121 [1/1] 0.00ns
.reset:21  store i8 %window_V_0_4_load, i8* @window_V_0_3, align 1

ST_4: window_V_0_5_load [1/1] 0.00ns
.reset:22  %window_V_0_5_load = load i8* @window_V_0_5, align 1

ST_4: stg_123 [1/1] 0.00ns
.reset:23  store i8 %window_V_0_5_load, i8* @window_V_0_4, align 4

ST_4: stg_124 [1/1] 0.00ns
.reset:24  store i8 %window_V_0_6_loc_1_load, i8* @window_V_0_5, align 1

ST_4: window_V_1_1_load [1/1] 0.00ns
.reset:25  %window_V_1_1_load = load i8* @window_V_1_1, align 1

ST_4: window_V_1_2_load [1/1] 0.00ns
.reset:26  %window_V_1_2_load = load i8* @window_V_1_2, align 1

ST_4: stg_127 [1/1] 0.00ns
.reset:27  store i8 %window_V_1_2_load, i8* @window_V_1_1, align 1

ST_4: window_V_1_3_load [1/1] 0.00ns
.reset:28  %window_V_1_3_load = load i8* @window_V_1_3, align 1

ST_4: stg_129 [1/1] 0.00ns
.reset:29  store i8 %window_V_1_3_load, i8* @window_V_1_2, align 1

ST_4: window_V_1_4_load [1/1] 0.00ns
.reset:30  %window_V_1_4_load = load i8* @window_V_1_4, align 1

ST_4: stg_131 [1/1] 0.00ns
.reset:31  store i8 %window_V_1_4_load, i8* @window_V_1_3, align 1

ST_4: window_V_1_5_load [1/1] 0.00ns
.reset:32  %window_V_1_5_load = load i8* @window_V_1_5, align 1

ST_4: stg_133 [1/1] 0.00ns
.reset:33  store i8 %window_V_1_5_load, i8* @window_V_1_4, align 1

ST_4: stg_134 [1/1] 0.00ns
.reset:34  store i8 %window_V_1_6_loc_1_load, i8* @window_V_1_5, align 1

ST_4: window_V_2_1_load [1/1] 0.00ns
.reset:35  %window_V_2_1_load = load i8* @window_V_2_1, align 1

ST_4: window_V_2_2_load [1/1] 0.00ns
.reset:36  %window_V_2_2_load = load i8* @window_V_2_2, align 2

ST_4: stg_137 [1/1] 0.00ns
.reset:37  store i8 %window_V_2_2_load, i8* @window_V_2_1, align 1

ST_4: window_V_2_3_load [1/1] 0.00ns
.reset:38  %window_V_2_3_load = load i8* @window_V_2_3, align 1

ST_4: stg_139 [1/1] 0.00ns
.reset:39  store i8 %window_V_2_3_load, i8* @window_V_2_2, align 2

ST_4: window_V_2_4_load [1/1] 0.00ns
.reset:40  %window_V_2_4_load = load i8* @window_V_2_4, align 2

ST_4: stg_141 [1/1] 0.00ns
.reset:41  store i8 %window_V_2_4_load, i8* @window_V_2_3, align 1

ST_4: window_V_2_5_load [1/1] 0.00ns
.reset:42  %window_V_2_5_load = load i8* @window_V_2_5, align 1

ST_4: stg_143 [1/1] 0.00ns
.reset:43  store i8 %window_V_2_5_load, i8* @window_V_2_4, align 2

ST_4: stg_144 [1/1] 0.00ns
.reset:44  store i8 %window_V_2_6_loc_1_load, i8* @window_V_2_5, align 1

ST_4: window_V_3_1_load [1/1] 0.00ns
.reset:45  %window_V_3_1_load = load i8* @window_V_3_1, align 1

ST_4: window_V_3_2_load [1/1] 0.00ns
.reset:46  %window_V_3_2_load = load i8* @window_V_3_2, align 1

ST_4: stg_147 [1/1] 0.00ns
.reset:47  store i8 %window_V_3_2_load, i8* @window_V_3_1, align 1

ST_4: window_V_3_3_load [1/1] 0.00ns
.reset:48  %window_V_3_3_load = load i8* @window_V_3_3, align 1

ST_4: stg_149 [1/1] 0.00ns
.reset:49  store i8 %window_V_3_3_load, i8* @window_V_3_2, align 1

ST_4: window_V_3_4_load [1/1] 0.00ns
.reset:50  %window_V_3_4_load = load i8* @window_V_3_4, align 1

ST_4: stg_151 [1/1] 0.00ns
.reset:51  store i8 %window_V_3_4_load, i8* @window_V_3_3, align 1

ST_4: window_V_3_5_load [1/1] 0.00ns
.reset:52  %window_V_3_5_load = load i8* @window_V_3_5, align 1

ST_4: stg_153 [1/1] 0.00ns
.reset:53  store i8 %window_V_3_5_load, i8* @window_V_3_4, align 1

ST_4: stg_154 [1/1] 0.00ns
.reset:54  store i8 %window_V_3_6_loc_1_load, i8* @window_V_3_5, align 1

ST_4: window_V_4_1_load [1/1] 0.00ns
.reset:55  %window_V_4_1_load = load i8* @window_V_4_1, align 1

ST_4: window_V_4_2_load [1/1] 0.00ns
.reset:56  %window_V_4_2_load = load i8* @window_V_4_2, align 2

ST_4: stg_157 [1/1] 0.00ns
.reset:57  store i8 %window_V_4_2_load, i8* @window_V_4_1, align 1

ST_4: window_V_4_3_load [1/1] 0.00ns
.reset:58  %window_V_4_3_load = load i8* @window_V_4_3, align 1

ST_4: stg_159 [1/1] 0.00ns
.reset:59  store i8 %window_V_4_3_load, i8* @window_V_4_2, align 2

ST_4: window_V_4_4_load [1/1] 0.00ns
.reset:60  %window_V_4_4_load = load i8* @window_V_4_4, align 4

ST_4: stg_161 [1/1] 0.00ns
.reset:61  store i8 %window_V_4_4_load, i8* @window_V_4_3, align 1

ST_4: window_V_4_5_load [1/1] 0.00ns
.reset:62  %window_V_4_5_load = load i8* @window_V_4_5, align 1

ST_4: stg_163 [1/1] 0.00ns
.reset:63  store i8 %window_V_4_5_load, i8* @window_V_4_4, align 4

ST_4: stg_164 [1/1] 0.00ns
.reset:64  store i8 %window_V_4_6_loc_1_load, i8* @window_V_4_5, align 1

ST_4: window_V_5_1_load [1/1] 0.00ns
.reset:65  %window_V_5_1_load = load i8* @window_V_5_1, align 1

ST_4: window_V_5_2_load [1/1] 0.00ns
.reset:66  %window_V_5_2_load = load i8* @window_V_5_2, align 1

ST_4: stg_167 [1/1] 0.00ns
.reset:67  store i8 %window_V_5_2_load, i8* @window_V_5_1, align 1

ST_4: window_V_5_3_load [1/1] 0.00ns
.reset:68  %window_V_5_3_load = load i8* @window_V_5_3, align 1

ST_4: stg_169 [1/1] 0.00ns
.reset:69  store i8 %window_V_5_3_load, i8* @window_V_5_2, align 1

ST_4: window_V_5_4_load [1/1] 0.00ns
.reset:70  %window_V_5_4_load = load i8* @window_V_5_4, align 1

ST_4: stg_171 [1/1] 0.00ns
.reset:71  store i8 %window_V_5_4_load, i8* @window_V_5_3, align 1

ST_4: window_V_5_5_load [1/1] 0.00ns
.reset:72  %window_V_5_5_load = load i8* @window_V_5_5, align 1

ST_4: stg_173 [1/1] 0.00ns
.reset:73  store i8 %window_V_5_5_load, i8* @window_V_5_4, align 1

ST_4: stg_174 [1/1] 0.00ns
.reset:74  store i8 %window_V_5_6_loc_1_load, i8* @window_V_5_5, align 1

ST_4: window_V_6_1_load [1/1] 0.00ns
.reset:75  %window_V_6_1_load = load i8* @window_V_6_1, align 1

ST_4: window_V_6_2_load [1/1] 0.00ns
.reset:76  %window_V_6_2_load = load i8* @window_V_6_2, align 2

ST_4: stg_177 [1/1] 0.00ns
.reset:77  store i8 %window_V_6_2_load, i8* @window_V_6_1, align 1

ST_4: window_V_6_3_load [1/1] 0.00ns
.reset:78  %window_V_6_3_load = load i8* @window_V_6_3, align 1

ST_4: stg_179 [1/1] 0.00ns
.reset:79  store i8 %window_V_6_3_load, i8* @window_V_6_2, align 2

ST_4: window_V_6_4_load [1/1] 0.00ns
.reset:80  %window_V_6_4_load = load i8* @window_V_6_4, align 2

ST_4: stg_181 [1/1] 0.00ns
.reset:81  store i8 %window_V_6_4_load, i8* @window_V_6_3, align 1

ST_4: window_V_6_5_load [1/1] 0.00ns
.reset:82  %window_V_6_5_load = load i8* @window_V_6_5, align 1

ST_4: stg_183 [1/1] 0.00ns
.reset:83  store i8 %window_V_6_5_load, i8* @window_V_6_4, align 2

ST_4: stg_184 [1/1] 0.00ns
.reset:84  store i8 %in_temp_V_1_load, i8* @window_V_6_5, align 1

ST_4: in_temp_V_1_load_1 [1/1] 0.00ns
.preheader6:0  %in_temp_V_1_load_1 = load i8* %in_temp_V_1

ST_4: window_V_5_6_loc_1_load_1 [1/1] 0.00ns
.preheader6:1  %window_V_5_6_loc_1_load_1 = load i8* %window_V_5_6_loc_1

ST_4: window_V_4_6_loc_1_load_1 [1/1] 0.00ns
.preheader6:2  %window_V_4_6_loc_1_load_1 = load i8* %window_V_4_6_loc_1

ST_4: window_V_3_6_loc_1_load_1 [1/1] 0.00ns
.preheader6:3  %window_V_3_6_loc_1_load_1 = load i8* %window_V_3_6_loc_1

ST_4: window_V_2_6_loc_1_load_1 [1/1] 0.00ns
.preheader6:4  %window_V_2_6_loc_1_load_1 = load i8* %window_V_2_6_loc_1

ST_4: window_V_1_6_loc_1_load_1 [1/1] 0.00ns
.preheader6:5  %window_V_1_6_loc_1_load_1 = load i8* %window_V_1_6_loc_1

ST_4: window_V_0_6_loc_1_load_1 [1/1] 0.00ns
.preheader6:6  %window_V_0_6_loc_1_load_1 = load i8* %window_V_0_6_loc_1

ST_4: tmp_s [1/1] 0.00ns
.preheader6:7  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_cast [1/1] 0.00ns
.preheader6:8  %lhs_V_cast = zext i8 %window_V_0_1_load to i14

ST_4: r_V [1/1] 5.16ns
.preheader6:9  %r_V = mul i14 %lhs_V_cast, 30

ST_4: stg_195 [1/1] 0.00ns
.preheader6:10  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty [1/1] 0.00ns
.preheader6:11  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_s)

ST_4: tmp_1 [1/1] 0.00ns
.preheader6:12  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_0_1_cast [1/1] 0.00ns
.preheader6:13  %lhs_V_0_1_cast = zext i8 %window_V_0_2_load to i15

ST_4: r_V_0_1 [1/1] 5.96ns
.preheader6:14  %r_V_0_1 = mul i15 %lhs_V_0_1_cast, 39

ST_4: stg_200 [1/1] 0.00ns
.preheader6:15  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_0_1, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_3 [1/1] 0.00ns
.preheader6:16  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_1)

ST_4: tmp_7 [1/1] 0.00ns
.preheader6:17  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_0_2_cast [1/1] 0.00ns
.preheader6:18  %lhs_V_0_2_cast = zext i8 %window_V_0_3_load to i15

ST_4: r_V_0_2 [1/1] 5.96ns
.preheader6:19  %r_V_0_2 = mul i15 %lhs_V_0_2_cast, 48

ST_4: stg_205 [1/1] 0.00ns
.preheader6:20  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_0_2, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_4 [1/1] 0.00ns
.preheader6:21  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_7)

ST_4: tmp_3 [1/1] 0.00ns
.preheader6:22  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: stg_208 [1/1] 0.00ns
.preheader6:23  call void (...)* @_ssdm_op_SpecFUCore(i8 %window_V_0_6_loc_1_load, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_5 [1/1] 0.00ns
.preheader6:24  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_3)

ST_4: tmp_10 [1/1] 0.00ns
.preheader6:25  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_0_4_cast [1/1] 0.00ns
.preheader6:26  %lhs_V_0_4_cast = zext i8 %window_V_0_5_load to i13

ST_4: r_V_0_4 [1/1] 5.16ns
.preheader6:27  %r_V_0_4 = mul i13 %lhs_V_0_4_cast, 10

ST_4: stg_213 [1/1] 0.00ns
.preheader6:28  call void (...)* @_ssdm_op_SpecFUCore(i13 %r_V_0_4, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_6 [1/1] 0.00ns
.preheader6:29  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_10)

ST_4: tmp_11 [1/1] 0.00ns
.preheader6:30  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_0_5_cast [1/1] 0.00ns
.preheader6:31  %lhs_V_0_5_cast = zext i8 %window_V_0_6_loc_1_load to i14

ST_4: r_V_0_5 [1/1] 5.16ns
.preheader6:32  %r_V_0_5 = mul i14 %lhs_V_0_5_cast, 19

ST_4: stg_218 [1/1] 0.00ns
.preheader6:33  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_0_5, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_7 [1/1] 0.00ns
.preheader6:34  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_11)

ST_4: tmp_12 [1/1] 0.00ns
.preheader6:35  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_0_6_cast [1/1] 0.00ns
.preheader6:36  %lhs_V_0_6_cast = zext i8 %window_V_0_6_loc_1_load_1 to i14

ST_4: r_V_0_6 [1/1] 5.16ns
.preheader6:37  %r_V_0_6 = mul i14 %lhs_V_0_6_cast, 28

ST_4: stg_223 [1/1] 0.00ns
.preheader6:38  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_0_6, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_8 [1/1] 0.00ns
.preheader6:39  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_12)

ST_4: tmp_13 [1/1] 0.00ns
.preheader6:40  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_1_cast [1/1] 0.00ns
.preheader6:41  %lhs_V_1_cast = zext i8 %window_V_1_1_load to i15

ST_4: r_V_1 [1/1] 5.96ns
.preheader6:42  %r_V_1 = mul i15 %lhs_V_1_cast, 38

ST_4: stg_228 [1/1] 0.00ns
.preheader6:43  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_1, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_9 [1/1] 0.00ns
.preheader6:44  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_13)

ST_4: tmp_14 [1/1] 0.00ns
.preheader6:45  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_1_1_cast [1/1] 0.00ns
.preheader6:46  %lhs_V_1_1_cast = zext i8 %window_V_1_2_load to i15

ST_4: r_V_1_1 [1/1] 5.96ns
.preheader6:47  %r_V_1_1 = mul i15 %lhs_V_1_1_cast, 47

ST_4: stg_233 [1/1] 0.00ns
.preheader6:48  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_1_1, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_10 [1/1] 0.00ns
.preheader6:49  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_14)

ST_4: tmp_56 [1/1] 0.00ns
.preheader6:50  %tmp_56 = trunc i15 %r_V_1_1 to i8

ST_4: tmp_15 [1/1] 0.00ns
.preheader6:51  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_1_2_cast [1/1] 0.00ns
.preheader6:52  %lhs_V_1_2_cast = zext i8 %window_V_1_3_load to i12

ST_4: r_V_1_2 [1/1] 4.24ns
.preheader6:53  %r_V_1_2 = mul i12 %lhs_V_1_2_cast, 7

ST_4: stg_239 [1/1] 0.00ns
.preheader6:54  call void (...)* @_ssdm_op_SpecFUCore(i12 %r_V_1_2, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_11 [1/1] 0.00ns
.preheader6:55  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_15)

ST_4: tmp_57 [1/1] 0.00ns
.preheader6:56  %tmp_57 = trunc i12 %r_V_1_2 to i8

ST_4: tmp_16 [1/1] 0.00ns
.preheader6:57  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_1_3_cast [1/1] 0.00ns
.preheader6:58  %lhs_V_1_3_cast = zext i8 %window_V_1_4_load to i13

ST_4: r_V_1_3 [1/1] 5.16ns
.preheader6:59  %r_V_1_3 = mul i13 %lhs_V_1_3_cast, 9

ST_4: stg_245 [1/1] 0.00ns
.preheader6:60  call void (...)* @_ssdm_op_SpecFUCore(i13 %r_V_1_3, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_12 [1/1] 0.00ns
.preheader6:61  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_16)

ST_4: tmp_17 [1/1] 0.00ns
.preheader6:62  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_1_4_cast [1/1] 0.00ns
.preheader6:63  %lhs_V_1_4_cast = zext i8 %window_V_1_5_load to i14

ST_4: r_V_1_4 [1/1] 5.16ns
.preheader6:64  %r_V_1_4 = mul i14 %lhs_V_1_4_cast, 18

ST_4: stg_250 [1/1] 0.00ns
.preheader6:65  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_1_4, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_13 [1/1] 0.00ns
.preheader6:66  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_17)

ST_4: tmp_18 [1/1] 0.00ns
.preheader6:67  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_1_5_cast [1/1] 0.00ns
.preheader6:68  %lhs_V_1_5_cast = zext i8 %window_V_1_6_loc_1_load to i14

ST_4: r_V_1_5 [1/1] 5.16ns
.preheader6:69  %r_V_1_5 = mul i14 %lhs_V_1_5_cast, 27

ST_4: stg_255 [1/1] 0.00ns
.preheader6:70  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_1_5, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_14 [1/1] 0.00ns
.preheader6:71  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_18)

ST_4: tmp_19 [1/1] 0.00ns
.preheader6:72  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_1_6_cast [1/1] 0.00ns
.preheader6:73  %lhs_V_1_6_cast = zext i8 %window_V_1_6_loc_1_load_1 to i14

ST_4: r_V_1_6 [1/1] 5.16ns
.preheader6:74  %r_V_1_6 = mul i14 %lhs_V_1_6_cast, 29

ST_4: stg_260 [1/1] 0.00ns
.preheader6:75  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_1_6, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_15 [1/1] 0.00ns
.preheader6:76  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_19)

ST_4: tmp_58 [1/1] 0.00ns
.preheader6:77  %tmp_58 = trunc i14 %r_V_1_6 to i8

ST_4: tmp_20 [1/1] 0.00ns
.preheader6:78  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_2_cast [1/1] 0.00ns
.preheader6:79  %lhs_V_2_cast = zext i8 %window_V_2_1_load to i15

ST_4: r_V_2 [1/1] 5.96ns
.preheader6:80  %r_V_2 = mul i15 %lhs_V_2_cast, 46

ST_4: stg_266 [1/1] 0.00ns
.preheader6:81  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_2, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_16 [1/1] 0.00ns
.preheader6:82  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_20)

ST_4: tmp_59 [1/1] 0.00ns
.preheader6:83  %tmp_59 = trunc i15 %r_V_2 to i8

ST_4: tmp_21 [1/1] 0.00ns
.preheader6:84  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_2_1_cast [1/1] 0.00ns
.preheader6:85  %lhs_V_2_1_cast = zext i8 %window_V_2_2_load to i12

ST_4: r_V_2_1 [1/1] 4.24ns
.preheader6:86  %r_V_2_1 = mul i12 %lhs_V_2_1_cast, 6

ST_4: stg_272 [1/1] 0.00ns
.preheader6:87  call void (...)* @_ssdm_op_SpecFUCore(i12 %r_V_2_1, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_17 [1/1] 0.00ns
.preheader6:88  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_21)

ST_4: tmp_60 [1/1] 0.00ns
.preheader6:89  %tmp_60 = trunc i12 %r_V_2_1 to i8

ST_4: tmp_22 [1/1] 0.00ns
.preheader6:90  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: stg_276 [1/1] 0.00ns
.preheader6:91  call void (...)* @_ssdm_op_SpecFUCore([29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_18 [1/1] 0.00ns
.preheader6:92  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_22)

ST_4: tmp_23 [1/1] 0.00ns
.preheader6:93  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_2_3_cast [1/1] 0.00ns
.preheader6:94  %lhs_V_2_3_cast = zext i8 %window_V_2_4_load to i14

ST_4: r_V_2_3 [1/1] 5.16ns
.preheader6:95  %r_V_2_3 = mul i14 %lhs_V_2_3_cast, 17

ST_4: stg_281 [1/1] 0.00ns
.preheader6:96  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_2_3, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_19 [1/1] 0.00ns
.preheader6:97  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_23)

ST_4: tmp_24 [1/1] 0.00ns
.preheader6:98  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_2_4_cast [1/1] 0.00ns
.preheader6:99  %lhs_V_2_4_cast = zext i8 %window_V_2_5_load to i14

ST_4: r_V_2_4 [1/1] 5.16ns
.preheader6:100  %r_V_2_4 = mul i14 %lhs_V_2_4_cast, 26

ST_4: stg_286 [1/1] 0.00ns
.preheader6:101  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_2_4, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_20 [1/1] 0.00ns
.preheader6:102  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_24)

ST_4: tmp_25 [1/1] 0.00ns
.preheader6:103  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_2_5_cast [1/1] 0.00ns
.preheader6:104  %lhs_V_2_5_cast = zext i8 %window_V_2_6_loc_1_load to i15

ST_4: r_V_2_5 [1/1] 5.96ns
.preheader6:105  %r_V_2_5 = mul i15 %lhs_V_2_5_cast, 35

ST_4: stg_291 [1/1] 0.00ns
.preheader6:106  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_2_5, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_21 [1/1] 0.00ns
.preheader6:107  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_25)

ST_4: tmp_26 [1/1] 0.00ns
.preheader6:108  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_2_6_cast [1/1] 0.00ns
.preheader6:109  %lhs_V_2_6_cast = zext i8 %window_V_2_6_loc_1_load_1 to i15

ST_4: r_V_2_6 [1/1] 5.96ns
.preheader6:110  %r_V_2_6 = mul i15 %lhs_V_2_6_cast, 37

ST_4: stg_296 [1/1] 0.00ns
.preheader6:111  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_2_6, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_22 [1/1] 0.00ns
.preheader6:112  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_26)

ST_4: tmp_61 [1/1] 0.00ns
.preheader6:113  %tmp_61 = trunc i15 %r_V_2_6 to i8

ST_4: tmp_27 [1/1] 0.00ns
.preheader6:114  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_3_cast [1/1] 0.00ns
.preheader6:115  %lhs_V_3_cast = zext i8 %window_V_3_1_load to i12

ST_4: r_V_3 [1/1] 4.24ns
.preheader6:116  %r_V_3 = mul i12 %lhs_V_3_cast, 5

ST_4: stg_302 [1/1] 0.00ns
.preheader6:117  call void (...)* @_ssdm_op_SpecFUCore(i12 %r_V_3, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_23 [1/1] 0.00ns
.preheader6:118  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_27)

ST_4: tmp_62 [1/1] 0.00ns
.preheader6:119  %tmp_62 = trunc i12 %r_V_3 to i8

ST_4: tmp_28 [1/1] 0.00ns
.preheader6:120  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_3_1_cast [1/1] 0.00ns
.preheader6:121  %lhs_V_3_1_cast = zext i8 %window_V_3_2_load to i13

ST_4: r_V_3_1 [1/1] 5.16ns
.preheader6:122  %r_V_3_1 = mul i13 %lhs_V_3_1_cast, 14

ST_4: stg_308 [1/1] 0.00ns
.preheader6:123  call void (...)* @_ssdm_op_SpecFUCore(i13 %r_V_3_1, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_24 [1/1] 0.00ns
.preheader6:124  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_28)

ST_4: tmp_29 [1/1] 0.00ns
.preheader6:125  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: stg_311 [1/1] 0.00ns
.preheader6:126  call void (...)* @_ssdm_op_SpecFUCore([29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_25 [1/1] 0.00ns
.preheader6:127  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_29)

ST_4: tmp_30 [1/1] 0.00ns
.preheader6:128  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_3_3_cast [1/1] 0.00ns
.preheader6:129  %lhs_V_3_3_cast = zext i8 %window_V_3_4_load to i14

ST_4: r_V_3_3 [1/1] 5.16ns
.preheader6:130  %r_V_3_3 = mul i14 %lhs_V_3_3_cast, 25

ST_4: stg_316 [1/1] 0.00ns
.preheader6:131  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_3_3, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_26 [1/1] 0.00ns
.preheader6:132  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_30)

ST_4: tmp_31 [1/1] 0.00ns
.preheader6:133  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_3_4_cast [1/1] 0.00ns
.preheader6:134  %lhs_V_3_4_cast = zext i8 %window_V_3_5_load to i15

ST_4: r_V_3_4 [1/1] 5.96ns
.preheader6:135  %r_V_3_4 = mul i15 %lhs_V_3_4_cast, 34

ST_4: stg_321 [1/1] 0.00ns
.preheader6:136  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_3_4, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_27 [1/1] 0.00ns
.preheader6:137  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_31)

ST_4: tmp_32 [1/1] 0.00ns
.preheader6:138  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_3_5_cast [1/1] 0.00ns
.preheader6:139  %lhs_V_3_5_cast = zext i8 %window_V_3_6_loc_1_load to i15

ST_4: r_V_3_5 [1/1] 5.96ns
.preheader6:140  %r_V_3_5 = mul i15 %lhs_V_3_5_cast, 36

ST_4: stg_326 [1/1] 0.00ns
.preheader6:141  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_3_5, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_28 [1/1] 0.00ns
.preheader6:142  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_32)

ST_4: tmp_33 [1/1] 0.00ns
.preheader6:143  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_3_6_cast [1/1] 0.00ns
.preheader6:144  %lhs_V_3_6_cast = zext i8 %window_V_3_6_loc_1_load_1 to i15

ST_4: r_V_3_6 [1/1] 5.96ns
.preheader6:145  %r_V_3_6 = mul i15 %lhs_V_3_6_cast, 45

ST_4: stg_331 [1/1] 0.00ns
.preheader6:146  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_3_6, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_29 [1/1] 0.00ns
.preheader6:147  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_33)

ST_4: tmp_34 [1/1] 0.00ns
.preheader6:148  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_4_cast [1/1] 0.00ns
.preheader6:149  %lhs_V_4_cast = zext i8 %window_V_4_1_load to i13

ST_4: r_V_4 [1/1] 5.16ns
.preheader6:150  %r_V_4 = mul i13 %lhs_V_4_cast, 13

ST_4: stg_336 [1/1] 0.00ns
.preheader6:151  call void (...)* @_ssdm_op_SpecFUCore(i13 %r_V_4, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_30 [1/1] 0.00ns
.preheader6:152  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_34)

ST_4: tmp_35 [1/1] 0.00ns
.preheader6:153  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_4_1_cast [1/1] 0.00ns
.preheader6:154  %lhs_V_4_1_cast = zext i8 %window_V_4_2_load to i13

ST_4: r_V_4_1 [1/1] 5.16ns
.preheader6:155  %r_V_4_1 = mul i13 %lhs_V_4_1_cast, 15

ST_4: stg_341 [1/1] 0.00ns
.preheader6:156  call void (...)* @_ssdm_op_SpecFUCore(i13 %r_V_4_1, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_31 [1/1] 0.00ns
.preheader6:157  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_35)

ST_4: tmp_36 [1/1] 0.00ns
.preheader6:158  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_4_2_cast [1/1] 0.00ns
.preheader6:159  %lhs_V_4_2_cast = zext i8 %window_V_4_3_load to i14

ST_4: r_V_4_2 [1/1] 5.16ns
.preheader6:160  %r_V_4_2 = mul i14 %lhs_V_4_2_cast, 24

ST_4: stg_346 [1/1] 0.00ns
.preheader6:161  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_4_2, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_32 [1/1] 0.00ns
.preheader6:162  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_36)

ST_4: tmp_37 [1/1] 0.00ns
.preheader6:163  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_4_3_cast [1/1] 0.00ns
.preheader6:164  %lhs_V_4_3_cast = zext i8 %window_V_4_4_load to i15

ST_4: r_V_4_3 [1/1] 5.96ns
.preheader6:165  %r_V_4_3 = mul i15 %lhs_V_4_3_cast, 33

ST_4: stg_351 [1/1] 0.00ns
.preheader6:166  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_4_3, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_33 [1/1] 0.00ns
.preheader6:167  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_37)

ST_4: tmp_38 [1/1] 0.00ns
.preheader6:168  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_4_4_cast [1/1] 0.00ns
.preheader6:169  %lhs_V_4_4_cast = zext i8 %window_V_4_5_load to i15

ST_4: r_V_4_4 [1/1] 5.96ns
.preheader6:170  %r_V_4_4 = mul i15 %lhs_V_4_4_cast, 42

ST_4: stg_356 [1/1] 0.00ns
.preheader6:171  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_4_4, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_34 [1/1] 0.00ns
.preheader6:172  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_38)

ST_4: tmp_39 [1/1] 0.00ns
.preheader6:173  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_4_5_cast [1/1] 0.00ns
.preheader6:174  %lhs_V_4_5_cast = zext i8 %window_V_4_6_loc_1_load to i15

ST_4: r_V_4_5 [1/1] 5.96ns
.preheader6:175  %r_V_4_5 = mul i15 %lhs_V_4_5_cast, 44

ST_4: stg_361 [1/1] 0.00ns
.preheader6:176  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_4_5, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_35 [1/1] 0.00ns
.preheader6:177  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_39)

ST_4: tmp_40 [1/1] 0.00ns
.preheader6:178  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: stg_364 [1/1] 0.00ns
.preheader6:179  call void (...)* @_ssdm_op_SpecFUCore([29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_36 [1/1] 0.00ns
.preheader6:180  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_40)

ST_4: tmp_41 [1/1] 0.00ns
.preheader6:181  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_5_cast [1/1] 0.00ns
.preheader6:182  %lhs_V_5_cast = zext i8 %window_V_5_1_load to i14

ST_4: r_V_5 [1/1] 5.16ns
.preheader6:183  %r_V_5 = mul i14 %lhs_V_5_cast, 21

ST_4: stg_369 [1/1] 0.00ns
.preheader6:184  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_5, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_37 [1/1] 0.00ns
.preheader6:185  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_41)

ST_4: tmp_42 [1/1] 0.00ns
.preheader6:186  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_5_1_cast [1/1] 0.00ns
.preheader6:187  %lhs_V_5_1_cast = zext i8 %window_V_5_2_load to i14

ST_4: r_V_5_1 [1/1] 5.16ns
.preheader6:188  %r_V_5_1 = mul i14 %lhs_V_5_1_cast, 23

ST_4: stg_374 [1/1] 0.00ns
.preheader6:189  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_5_1, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_38 [1/1] 0.00ns
.preheader6:190  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_42)

ST_4: tmp_43 [1/1] 0.00ns
.preheader6:191  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: stg_377 [1/1] 0.00ns
.preheader6:192  call void (...)* @_ssdm_op_SpecFUCore([29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_39 [1/1] 0.00ns
.preheader6:193  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_43)

ST_4: tmp_44 [1/1] 0.00ns
.preheader6:194  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_5_3_cast [1/1] 0.00ns
.preheader6:195  %lhs_V_5_3_cast = zext i8 %window_V_5_4_load to i15

ST_4: r_V_5_3 [1/1] 5.96ns
.preheader6:196  %r_V_5_3 = mul i15 %lhs_V_5_3_cast, 41

ST_4: stg_382 [1/1] 0.00ns
.preheader6:197  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_5_3, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_40 [1/1] 0.00ns
.preheader6:198  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_44)

ST_4: tmp_45 [1/1] 0.00ns
.preheader6:199  %tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_5_4_cast [1/1] 0.00ns
.preheader6:200  %lhs_V_5_4_cast = zext i8 %window_V_5_5_load to i15

ST_4: r_V_5_4 [1/1] 5.96ns
.preheader6:201  %r_V_5_4 = mul i15 %lhs_V_5_4_cast, 43

ST_4: stg_387 [1/1] 0.00ns
.preheader6:202  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_5_4, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_41 [1/1] 0.00ns
.preheader6:203  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_45)

ST_4: tmp_46 [1/1] 0.00ns
.preheader6:204  %tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_5_5_cast [1/1] 0.00ns
.preheader6:205  %lhs_V_5_5_cast = zext i8 %window_V_5_6_loc_1_load to i11

ST_4: r_V_5_5 [1/1] 3.44ns
.preheader6:206  %r_V_5_5 = mul i11 %lhs_V_5_5_cast, 3

ST_4: stg_392 [1/1] 0.00ns
.preheader6:207  call void (...)* @_ssdm_op_SpecFUCore(i11 %r_V_5_5, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_42 [1/1] 0.00ns
.preheader6:208  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_46)

ST_4: tmp_47 [1/1] 0.00ns
.preheader6:209  %tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_5_6_cast [1/1] 0.00ns
.preheader6:210  %lhs_V_5_6_cast = zext i8 %window_V_5_6_loc_1_load_1 to i13

ST_4: r_V_5_6 [1/1] 5.16ns
.preheader6:211  %r_V_5_6 = mul i13 %lhs_V_5_6_cast, 12

ST_4: stg_397 [1/1] 0.00ns
.preheader6:212  call void (...)* @_ssdm_op_SpecFUCore(i13 %r_V_5_6, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_43 [1/1] 0.00ns
.preheader6:213  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_47)

ST_4: tmp_48 [1/1] 0.00ns
.preheader6:214  %tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_6_cast [1/1] 0.00ns
.preheader6:215  %lhs_V_6_cast = zext i8 %window_V_6_1_load to i14

ST_4: r_V_6 [1/1] 5.16ns
.preheader6:216  %r_V_6 = mul i14 %lhs_V_6_cast, 22

ST_4: stg_402 [1/1] 0.00ns
.preheader6:217  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_6, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_44 [1/1] 0.00ns
.preheader6:218  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_48)

ST_4: tmp_49 [1/1] 0.00ns
.preheader6:219  %tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_6_1_cast [1/1] 0.00ns
.preheader6:220  %lhs_V_6_1_cast = zext i8 %window_V_6_2_load to i14

ST_4: r_V_6_1 [1/1] 5.16ns
.preheader6:221  %r_V_6_1 = mul i14 %lhs_V_6_1_cast, 31

ST_4: stg_407 [1/1] 0.00ns
.preheader6:222  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_6_1, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_45 [1/1] 0.00ns
.preheader6:223  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_49)

ST_4: tmp_50 [1/1] 0.00ns
.preheader6:224  %tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_6_2_cast [1/1] 0.00ns
.preheader6:225  %lhs_V_6_2_cast = zext i8 %window_V_6_3_load to i15

ST_4: r_V_6_2 [1/1] 5.96ns
.preheader6:226  %r_V_6_2 = mul i15 %lhs_V_6_2_cast, 40

ST_4: stg_412 [1/1] 0.00ns
.preheader6:227  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_6_2, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_46 [1/1] 0.00ns
.preheader6:228  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_50)

ST_4: tmp_51 [1/1] 0.00ns
.preheader6:229  %tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_6_3_cast [1/1] 0.00ns
.preheader6:230  %lhs_V_6_3_cast = zext i8 %window_V_6_4_load to i15

ST_4: r_V_6_3 [1/1] 5.96ns
.preheader6:231  %r_V_6_3 = mul i15 %lhs_V_6_3_cast, 49

ST_4: stg_417 [1/1] 0.00ns
.preheader6:232  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_6_3, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_47 [1/1] 0.00ns
.preheader6:233  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_51)

ST_4: tmp_52 [1/1] 0.00ns
.preheader6:234  %tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: stg_420 [1/1] 0.00ns
.preheader6:235  call void (...)* @_ssdm_op_SpecFUCore([29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_48 [1/1] 0.00ns
.preheader6:236  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_52)

ST_4: tmp_63 [1/1] 0.00ns (grouped into LUT with out node tmp46)
.preheader6:237  %tmp_63 = shl i8 %window_V_6_5_load, 1

ST_4: tmp_53 [1/1] 0.00ns
.preheader6:238  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_6_5_cast [1/1] 0.00ns
.preheader6:239  %lhs_V_6_5_cast = zext i8 %in_temp_V_1_load to i13

ST_4: r_V_6_5 [1/1] 5.16ns
.preheader6:240  %r_V_6_5 = mul i13 %lhs_V_6_5_cast, 11

ST_4: stg_426 [1/1] 0.00ns
.preheader6:241  call void (...)* @_ssdm_op_SpecFUCore(i13 %r_V_6_5, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_49 [1/1] 0.00ns
.preheader6:242  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_53)

ST_4: tmp_64 [1/1] 0.00ns (grouped into LUT with out node tmp46)
.preheader6:243  %tmp_64 = trunc i13 %r_V_6_5 to i8

ST_4: tmp_54 [1/1] 0.00ns
.preheader6:244  %tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

ST_4: lhs_V_6_6_cast [1/1] 0.00ns
.preheader6:245  %lhs_V_6_6_cast = zext i8 %in_temp_V_1_load_1 to i14

ST_4: r_V_6_6 [1/1] 5.16ns
.preheader6:246  %r_V_6_6 = mul i14 %lhs_V_6_6_cast, 20

ST_4: stg_432 [1/1] 0.00ns
.preheader6:247  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_6_6, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_50 [1/1] 0.00ns
.preheader6:248  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_54)

ST_4: tmp_65 [1/1] 0.00ns
.preheader6:249  %tmp_65 = trunc i14 %r_V_6_6 to i8

ST_4: tmp5 [1/1] 1.96ns
.preheader6:250  %tmp5 = add i15 %r_V_0_2, %r_V_0_1

ST_4: tmp_66 [1/1] 0.00ns
.preheader6:251  %tmp_66 = trunc i14 %r_V to i8

ST_4: tmp_67 [1/1] 0.00ns
.preheader6:252  %tmp_67 = trunc i15 %tmp5 to i8

ST_4: tmp4_cast [1/1] 1.72ns
.preheader6:253  %tmp4_cast = add i8 %tmp_66, %tmp_67

ST_4: tmp7 [1/1] 1.96ns
.preheader6:254  %tmp7 = add i14 %r_V_0_6, %r_V_0_5

ST_4: tmp_68 [1/1] 0.00ns
.preheader6:255  %tmp_68 = trunc i13 %r_V_0_4 to i8

ST_4: tmp_69 [1/1] 0.00ns
.preheader6:256  %tmp_69 = trunc i14 %tmp7 to i8

ST_4: tmp6_cast [1/1] 1.31ns
.preheader6:257  %tmp6_cast = add i8 %tmp_68, %tmp_69

ST_4: tmp3 [1/1] 1.31ns
.preheader6:258  %tmp3 = add i8 %tmp4_cast, %tmp6_cast

ST_4: tmp10 [1/1] 1.31ns
.preheader6:259  %tmp10 = add i8 %tmp_57, %tmp_56

ST_4: tmp_70 [1/1] 0.00ns
.preheader6:260  %tmp_70 = trunc i15 %r_V_1 to i8

ST_4: tmp9_cast [1/1] 1.31ns
.preheader6:261  %tmp9_cast = add i8 %tmp_70, %tmp10

ST_4: tmp12 [1/1] 1.96ns
.preheader6:262  %tmp12 = add i14 %r_V_1_5, %r_V_1_4

ST_4: tmp_71 [1/1] 0.00ns
.preheader6:263  %tmp_71 = trunc i13 %r_V_1_3 to i8

ST_4: tmp_72 [1/1] 0.00ns
.preheader6:264  %tmp_72 = trunc i14 %tmp12 to i8

ST_4: tmp11_cast [1/1] 1.72ns
.preheader6:265  %tmp11_cast = add i8 %tmp_71, %tmp_72

ST_4: tmp8 [1/1] 1.31ns
.preheader6:266  %tmp8 = add i8 %tmp9_cast, %tmp11_cast

ST_4: tmp2 [1/1] 1.31ns
.preheader6:267  %tmp2 = add i8 %tmp3, %tmp8

ST_4: tmp16 [1/1] 1.31ns
.preheader6:268  %tmp16 = add i8 %tmp_60, %tmp_59

ST_4: tmp15 [1/1] 1.31ns
.preheader6:269  %tmp15 = add i8 %tmp_58, %tmp16

ST_4: tmp18 [1/1] 1.96ns
.preheader6:270  %tmp18 = add i14 %r_V_2_4, %r_V_2_3

ST_4: tmp_73 [1/1] 0.00ns
.preheader6:271  %tmp_73 = shl i8 %window_V_2_3_load, 3

ST_4: tmp_74 [1/1] 0.00ns
.preheader6:272  %tmp_74 = trunc i14 %tmp18 to i8

ST_4: tmp17_cast [1/1] 1.31ns
.preheader6:273  %tmp17_cast = add i8 %tmp_73, %tmp_74

ST_4: tmp14 [1/1] 1.31ns
.preheader6:274  %tmp14 = add i8 %tmp15, %tmp17_cast

ST_4: tmp21 [1/1] 1.31ns
.preheader6:275  %tmp21 = add i8 %tmp_62, %tmp_61

ST_4: tmp_75 [1/1] 0.00ns
.preheader6:276  %tmp_75 = trunc i15 %r_V_2_5 to i8

ST_4: tmp20_cast [1/1] 1.31ns
.preheader6:277  %tmp20_cast = add i8 %tmp_75, %tmp21

ST_4: tmp_76 [1/1] 0.00ns
.preheader6:278  %tmp_76 = trunc i14 %r_V_3_3 to i8

ST_4: tmp_77 [1/1] 0.00ns
.preheader6:279  %tmp_77 = shl i8 %window_V_3_3_load, 4

ST_4: tmp_78 [1/1] 0.00ns
.preheader6:280  %tmp_78 = trunc i13 %r_V_3_1 to i8

ST_4: tmp_79 [1/1] 1.31ns
.preheader6:281  %tmp_79 = add i8 %tmp_76, %tmp_77

ST_4: tmp22_cast [1/1] 1.31ns
.preheader6:282  %tmp22_cast = add i8 %tmp_78, %tmp_79

ST_4: tmp19 [1/1] 1.31ns
.preheader6:283  %tmp19 = add i8 %tmp20_cast, %tmp22_cast

ST_4: tmp13 [1/1] 1.31ns
.preheader6:284  %tmp13 = add i8 %tmp14, %tmp19

ST_4: tmp1 [1/1] 1.31ns
.preheader6:285  %tmp1 = add i8 %tmp2, %tmp13

ST_4: tmp28 [1/1] 1.73ns
.preheader6:286  %tmp28 = add i15 %r_V_3_6, %r_V_3_5

ST_4: tmp27 [1/1] 1.73ns
.preheader6:287  %tmp27 = add i15 %r_V_3_4, %tmp28

ST_4: tmp_80 [1/1] 0.00ns
.preheader6:288  %tmp_80 = trunc i15 %tmp27 to i8

ST_4: tmp_81 [1/1] 0.00ns
.preheader6:289  %tmp_81 = trunc i14 %r_V_4_2 to i8

ST_4: tmp_82 [1/1] 0.00ns
.preheader6:290  %tmp_82 = trunc i13 %r_V_4_1 to i8

ST_4: tmp_83 [1/1] 0.00ns
.preheader6:291  %tmp_83 = trunc i13 %r_V_4 to i8

ST_4: tmp_84 [1/1] 1.72ns
.preheader6:292  %tmp_84 = add i8 %tmp_81, %tmp_82

ST_4: tmp29_cast [1/1] 1.31ns
.preheader6:293  %tmp29_cast = add i8 %tmp_83, %tmp_84

ST_4: tmp26 [1/1] 1.31ns
.preheader6:294  %tmp26 = add i8 %tmp_80, %tmp29_cast

ST_4: tmp33 [1/1] 1.73ns
.preheader6:295  %tmp33 = add i15 %r_V_4_5, %r_V_4_4

ST_4: tmp32 [1/1] 1.73ns
.preheader6:296  %tmp32 = add i15 %r_V_4_3, %tmp33

ST_4: tmp_85 [1/1] 0.00ns
.preheader6:297  %tmp_85 = trunc i15 %tmp32 to i8

ST_4: tmp35 [1/1] 1.96ns
.preheader6:298  %tmp35 = add i14 %r_V_5_1, %r_V_5

ST_4: tmp_86 [1/1] 0.00ns (grouped into LUT with out node tmp34_cast)
.preheader6:299  %tmp_86 = shl i8 %window_V_4_6_loc_1_load_1, 2

ST_4: tmp_87 [1/1] 0.00ns (grouped into LUT with out node tmp34_cast)
.preheader6:300  %tmp_87 = trunc i14 %tmp35 to i8

ST_4: tmp34_cast [1/1] 1.72ns (out node of the LUT)
.preheader6:301  %tmp34_cast = add i8 %tmp_86, %tmp_87

ST_4: tmp31 [1/1] 1.31ns
.preheader6:302  %tmp31 = add i8 %tmp_85, %tmp34_cast

ST_4: tmp25 [1/1] 1.31ns
.preheader6:303  %tmp25 = add i8 %tmp26, %tmp31

ST_4: tmp39 [1/1] 1.96ns
.preheader6:304  %tmp39 = add i15 %r_V_5_4, %r_V_5_3

ST_4: tmp_88 [1/1] 0.00ns (grouped into LUT with out node tmp38_cast)
.preheader6:305  %tmp_88 = shl i8 %window_V_5_3_load, 5

ST_4: tmp_89 [1/1] 0.00ns (grouped into LUT with out node tmp38_cast)
.preheader6:306  %tmp_89 = trunc i15 %tmp39 to i8

ST_4: tmp38_cast [1/1] 1.72ns (out node of the LUT)
.preheader6:307  %tmp38_cast = add i8 %tmp_88, %tmp_89

ST_4: tmp_90 [1/1] 0.00ns
.preheader6:308  %tmp_90 = trunc i14 %r_V_6 to i8

ST_4: tmp_91 [1/1] 0.00ns
.preheader6:309  %tmp_91 = trunc i13 %r_V_5_6 to i8

ST_4: tmp_92 [1/1] 0.00ns
.preheader6:310  %tmp_92 = trunc i11 %r_V_5_5 to i8

ST_4: tmp_93 [1/1] 1.72ns
.preheader6:311  %tmp_93 = add i8 %tmp_90, %tmp_91

ST_4: tmp40_cast [1/1] 1.31ns
.preheader6:312  %tmp40_cast = add i8 %tmp_92, %tmp_93

ST_4: tmp37 [1/1] 1.31ns
.preheader6:313  %tmp37 = add i8 %tmp38_cast, %tmp40_cast

ST_4: tmp44 [1/1] 1.96ns
.preheader6:314  %tmp44 = add i15 %r_V_6_3, %r_V_6_2

ST_4: tmp_94 [1/1] 0.00ns
.preheader6:315  %tmp_94 = trunc i14 %r_V_6_1 to i8

ST_4: tmp_95 [1/1] 0.00ns
.preheader6:316  %tmp_95 = trunc i15 %tmp44 to i8

ST_4: tmp43_cast [1/1] 1.72ns
.preheader6:317  %tmp43_cast = add i8 %tmp_94, %tmp_95

ST_4: tmp46 [1/1] 1.72ns (out node of the LUT)
.preheader6:318  %tmp46 = add i8 %tmp_64, %tmp_63

ST_4: tmp47 [1/1] 1.72ns
.preheader6:319  %tmp47 = add i8 %window_V_0_4_load, %tmp_65

ST_4: tmp45 [1/1] 1.31ns
.preheader6:320  %tmp45 = add i8 %tmp46, %tmp47

ST_4: tmp42 [1/1] 1.31ns
.preheader6:321  %tmp42 = add i8 %tmp43_cast, %tmp45

ST_4: tmp36 [1/1] 1.31ns
.preheader6:322  %tmp36 = add i8 %tmp37, %tmp42

ST_4: tmp24 [1/1] 1.31ns
.preheader6:323  %tmp24 = add i8 %tmp25, %tmp36

ST_4: tmp_55 [1/1] 1.31ns
.preheader6:324  %tmp_55 = add i8 %tmp24, %tmp1

ST_4: stg_510 [1/1] 0.00ns
.preheader6:325  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_img_V, i8 %tmp_55)

ST_4: stg_511 [1/1] 0.00ns
.preheader6:326  br label %._crit_edge251


 <State 5>: 0.00ns
ST_5: stg_512 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 41.7ns, clock uncertainty: 5.21ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
