/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [42:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  reg [9:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [15:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire [8:0] celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire [14:0] celloutsig_0_49z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [23:0] celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire [20:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [13:0] celloutsig_1_16z;
  wire [24:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [19:0] celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = ~((celloutsig_0_8z[7] | celloutsig_0_12z) & celloutsig_0_2z);
  assign celloutsig_1_18z = celloutsig_1_17z[0] | ~(celloutsig_1_12z[1]);
  assign celloutsig_0_10z = celloutsig_0_4z[0] | celloutsig_0_6z[1];
  assign celloutsig_0_48z = celloutsig_0_43z ^ celloutsig_0_19z;
  assign celloutsig_1_3z = celloutsig_1_1z[6] ^ celloutsig_1_0z;
  assign celloutsig_0_16z = celloutsig_0_14z ^ celloutsig_0_13z;
  assign celloutsig_0_32z = celloutsig_0_28z[1] ^ celloutsig_0_30z;
  assign celloutsig_0_21z = ~(celloutsig_0_12z ^ celloutsig_0_16z);
  assign celloutsig_0_0z = in_data[82:40] & in_data[47:5];
  assign celloutsig_0_15z = { celloutsig_0_9z[8], celloutsig_0_6z, celloutsig_0_5z } / { 1'h1, celloutsig_0_7z[13:10], celloutsig_0_7z[16:14] };
  assign celloutsig_0_22z = { celloutsig_0_9z[9:5], celloutsig_0_21z } / { 1'h1, celloutsig_0_3z };
  assign celloutsig_0_37z = { celloutsig_0_6z[3], celloutsig_0_24z, celloutsig_0_33z } == celloutsig_0_0z[25:23];
  assign celloutsig_0_14z = celloutsig_0_11z[3:1] == { celloutsig_0_6z[3:2], celloutsig_0_2z };
  assign celloutsig_1_15z = in_data[112:103] > celloutsig_1_2z[9:0];
  assign celloutsig_0_30z = { celloutsig_0_7z[21:13], celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_15z } > { celloutsig_0_4z[2:1], celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_1_11z = in_data[125:121] <= celloutsig_1_4z[7:3];
  assign celloutsig_1_19z = { celloutsig_1_16z[12:1], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_15z } <= { in_data[103:96], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_0_2z = in_data[19:16] <= in_data[90:87];
  assign celloutsig_0_33z = { celloutsig_0_31z[12:10], celloutsig_0_25z, celloutsig_0_16z } <= { celloutsig_0_15z[6:3], celloutsig_0_32z };
  assign celloutsig_1_7z = ! { in_data[146:145], celloutsig_1_1z };
  assign celloutsig_0_12z = ! { celloutsig_0_11z[5:4], celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_1_6z = { celloutsig_1_2z[6:3], celloutsig_1_5z } || celloutsig_1_4z[12:3];
  assign celloutsig_0_25z = { celloutsig_0_8z[5:3], celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_19z } < { celloutsig_0_3z[4:1], celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_10z };
  assign celloutsig_0_43z = celloutsig_0_4z[1] & ~(celloutsig_0_3z[0]);
  assign celloutsig_0_17z = celloutsig_0_4z[0] & ~(celloutsig_0_3z[1]);
  assign celloutsig_0_49z = { celloutsig_0_31z[11:7], celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_21z } % { 1'h1, celloutsig_0_45z[2:1], celloutsig_0_45z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_0_28z = { celloutsig_0_1z[5:1], celloutsig_0_2z } * celloutsig_0_6z;
  assign celloutsig_0_27z = { celloutsig_0_11z[5:4], celloutsig_0_18z, celloutsig_0_19z } !== { celloutsig_0_3z[4:2], celloutsig_0_17z };
  assign celloutsig_0_45z = { celloutsig_0_7z[19:14], celloutsig_0_37z, celloutsig_0_21z, celloutsig_0_32z } | { in_data[14:7], celloutsig_0_40z };
  assign celloutsig_1_17z = { celloutsig_1_4z[12:6], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_15z } | { celloutsig_1_16z[9:2], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_14z };
  assign celloutsig_0_31z = { celloutsig_0_23z[6:0], celloutsig_0_22z, celloutsig_0_30z, celloutsig_0_27z, celloutsig_0_17z } | { celloutsig_0_0z[23:10], celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_1_8z = | { celloutsig_1_6z, in_data[163:156] };
  assign celloutsig_0_5z = ~^ { in_data[82:80], celloutsig_0_2z };
  assign celloutsig_0_18z = ~^ { celloutsig_0_1z[3:2], celloutsig_0_12z };
  assign celloutsig_0_19z = ~^ celloutsig_0_3z[4:2];
  assign celloutsig_0_20z = ~^ { in_data[54:42], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_19z };
  assign celloutsig_0_24z = ~^ { celloutsig_0_7z[22:17], celloutsig_0_18z, celloutsig_0_20z };
  assign celloutsig_0_4z = in_data[55:51] << celloutsig_0_1z[5:1];
  assign celloutsig_1_5z = celloutsig_1_1z[19:14] << celloutsig_1_2z[8:3];
  assign celloutsig_0_6z = celloutsig_0_1z[5:0] << { celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_14z = celloutsig_1_4z[11:5] << { celloutsig_1_4z[7:2], celloutsig_1_3z };
  assign celloutsig_1_16z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_15z } << { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_9z = celloutsig_0_0z[31:11] << in_data[70:50];
  assign celloutsig_0_1z = celloutsig_0_0z[15:9] << celloutsig_0_0z[32:26];
  assign celloutsig_1_4z = celloutsig_1_1z[17:1] >> celloutsig_1_1z[19:3];
  assign celloutsig_0_8z = { celloutsig_0_4z[4:1], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z } <<< celloutsig_0_0z[37:23];
  assign celloutsig_0_11z = { celloutsig_0_7z[23:15], celloutsig_0_4z, celloutsig_0_5z } <<< in_data[34:20];
  assign celloutsig_1_1z = { in_data[174:157], celloutsig_1_0z, celloutsig_1_0z } - in_data[165:146];
  assign celloutsig_0_3z = in_data[39:35] ~^ { in_data[77:75], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_2z = celloutsig_1_1z[15:4] ~^ { celloutsig_1_1z[16:6], celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_2z[9:7], celloutsig_1_6z } ~^ in_data[184:181];
  assign celloutsig_1_12z = celloutsig_1_9z[3:1] ~^ { celloutsig_1_4z[13], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_40z = ~((celloutsig_0_28z[0] & celloutsig_0_4z[1]) | celloutsig_0_16z);
  assign celloutsig_1_0z = ~((in_data[191] & in_data[189]) | in_data[134]);
  always_latch
    if (clkin_data[0]) celloutsig_0_23z = 10'h000;
    else if (!celloutsig_1_18z) celloutsig_0_23z = { celloutsig_0_7z[13:11], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_19z };
  assign { celloutsig_0_7z[0], celloutsig_0_7z[14], celloutsig_0_7z[21], celloutsig_0_7z[13], celloutsig_0_7z[20], celloutsig_0_7z[12], celloutsig_0_7z[19], celloutsig_0_7z[4], celloutsig_0_7z[11], celloutsig_0_7z[18], celloutsig_0_7z[10], celloutsig_0_7z[3], celloutsig_0_7z[17:16], celloutsig_0_7z[2], celloutsig_0_7z[15], celloutsig_0_7z[1], celloutsig_0_7z[23:22] } = { celloutsig_0_5z, celloutsig_0_1z[6], celloutsig_0_1z[6:5], celloutsig_0_1z[5:4], celloutsig_0_1z[4:3], celloutsig_0_1z[3], celloutsig_0_1z[3:2], celloutsig_0_1z[2], celloutsig_0_1z[2:1], celloutsig_0_1z[1:0], celloutsig_0_1z[0], celloutsig_0_0z[14:13] } ~^ { celloutsig_0_3z[0], celloutsig_0_3z[2], in_data[83], celloutsig_0_3z[1], in_data[82], celloutsig_0_3z[0], in_data[81], celloutsig_0_3z[4], celloutsig_0_2z, in_data[80], celloutsig_0_5z, celloutsig_0_3z[3], in_data[79], celloutsig_0_3z[4], celloutsig_0_3z[2], celloutsig_0_3z[3], celloutsig_0_3z[1], in_data[85:84] };
  assign celloutsig_0_7z[9:5] = celloutsig_0_7z[16:12];
  assign { out_data[128], out_data[96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
