# Gate Polysilicon Patterning

## 공정 개요
- **목적**: Gate electrode 형성을 위한 polysilicon pattern 정의
- **중요성**: Gate CD, alignment accuracy가 device 특성에 직접 영향
- **Challenge**: Gate oxide 손상 없이 정밀한 etch profile 구현

## Photolithography Process
### Critical Dimension Control
- **Gate length**: Design rule에 따른 minimum feature size
- **CD uniformity**: Wafer 내 ±5% 이내
- **Edge roughness**: LER(Line Edge Roughness) < 3nm

### Overlay Accuracy
- **Gate-to-active alignment**: ±50nm 이내
- **Symmetry**: Source/Drain implant과의 정렬 정밀도
- **Registration**: Multiple layer alignment accuracy

## Dry Etch Process
### Etch Chemistry
- **Primary gas**: Cl2/HBr 계열 (poly-Si selective etch)
- **Additive gas**: O2 (polymer control), Ar (anisotropy)
- **Pressure**: 5-20 mTorr (directional etching)

### Critical Parameters
- **Poly/Gate oxide selectivity**: >30:1
- **Etch rate**: 1000-3000 Å/min
- **Anisotropy**: Vertical sidewall profile (>85°)
- **Endpoint detection**: OES 또는 interferometry

### Etch Profile Control
- **Sidewall angle**: Gate capacitance, spacer coverage 고려
- **Corner rounding**: Sharp corner 유지
- **Micro-trenching**: Over-etch 최소화

## Gate Oxide Protection
### Damage Mechanisms
- **Physical sputtering**: High energy ion bombardment
- **Chemical damage**: F radical attack on SiO2
- **Charging damage**: Plasma potential fluctuation

### Protection Strategies
- **Low bias power**: Ion energy 최소화
- **Endpoint accuracy**: Over-etch time 최소화
- **Chemistry optimization**: Selective gas 사용

## Polysilicon Properties
### Grain Structure
- **Grain size**: 50-200nm (deposition condition dependent)
- **Texture**: (110) preferred orientation
- **Grain boundary**: Dopant segregation, etch rate variation

### Doping Considerations
- **In-situ doping**: Deposition 중 dopant 첨가
- **Ion implantation**: Pattern 후 dopant 주입
- **Activation**: High temperature annealing

## Quality Control
### Electrical Characterization
- **Gate resistance**: Sheet resistance measurement
- **Gate leakage**: I-V characteristic
- **C-V measurement**: Gate oxide integrity

### Physical Analysis
- **CD-SEM**: Critical dimension measurement
- **Cross-section SEM**: Etch profile analysis
- **AFM**: Surface roughness evaluation

## Process Integration
### Work Function Engineering
- **N+ poly**: Low work function (4.1eV)
- **P+ poly**: High work function (5.2eV)
- **Dual gate**: NMOS/PMOS optimization

### Thermal Budget
- **Dopant activation**: 900-1000°C annealing
- **Silicidation**: Subsequent metal process
- **Stress management**: Thermal expansion mismatch

## Common Defects and Solutions
### Gate Oxide Damage
- **Symptom**: Increased gate leakage
- **Cause**: Over-etch, high ion energy
- **Solution**: Optimized endpoint, soft landing

### Poor CD Control
- **Symptom**: Gate length variation
- **Cause**: Resist issue, etch loading
- **Solution**: Litho optimization, etch uniformity

### Alignment Issues
- **Symptom**: Asymmetric device characteristics
- **Cause**: Overlay error, distortion
- **Solution**: Enhanced alignment, process compensation

## 관련 공정
- **전단계**: [[11.5 Gox 및 GPoly Depo]]
- **후단계**: [[6.0 NPLUS]], [[7.0 PPLUS]]

---
#SiC #PowerMOSFET #GPoly #GateEtch #Photolithography #DryEtch #CriticalDimension #Overlay #GateOxide #Selectivity #WorkFunction #ProcessIntegration