<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
	<head>
		<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
		<meta name="keywords" content="MIPS architecture,1981,1985,1988,1994,1995,68k,AMD,AMD 29000,ARM architecture,Acer (company)" />
<link rel="shortcut icon"  />
<link rel="search" type="application/opensearchdescription+xml"  />
<link rel="copyright"  />
		<title>MIPS architecture - Wikipedia, the free encyclopedia</title>
		<style type="text/css" media="screen,projection">/*<![CDATA[*/ @import "/skins-1.5/monobook/main.css?9"; /*]]>*/</style>
		<link rel="stylesheet" type="text/css" media="print"  />
		<!--[if lt IE 5.5000]><style type="text/css">@import "/skins-1.5/monobook/IE50Fixes.css";</style><![endif]-->
		<!--[if IE 5.5000]><style type="text/css">@import "/skins-1.5/monobook/IE55Fixes.css";</style><![endif]-->
		<!--[if IE 6]><style type="text/css">@import "/skins-1.5/monobook/IE60Fixes.css";</style><![endif]-->
		<!--[if IE 7]><style type="text/css">@import "/skins-1.5/monobook/IE70Fixes.css?1";</style><![endif]-->
		<!--[if lt IE 7]><script type="text/javascript" src="/skins-1.5/common/IEFixes.js"></script>
		<meta http-equiv="imagetoolbar" content="no" /><![endif]-->
		
		<script type= "text/javascript">
			var skin = "monobook";
			var stylepath = "/skins-1.5";

			var wgArticlePath = "/wiki/$1";
			var wgScriptPath = "/w";
			var wgServer = "http://en.wikipedia.org";
                        
			var wgCanonicalNamespace = "";
			var wgNamespaceNumber = 0;
			var wgPageName = "MIPS_architecture";
			var wgTitle = "MIPS architecture";
			var wgArticleId = 20170;
			var wgIsArticle = true;
                        
			var wgUserName = null;
			var wgUserLanguage = "en";
			var wgContentLanguage = "en";
		</script>
		                
		<script type="text/javascript" src="/skins-1.5/common/wikibits.js?1"><!-- wikibits js --></script>
		<script type="text/javascript" src="/w/index.php?title=-&amp;action=raw&amp;gen=js"><!-- site js --></script>
		<style type="text/css">/*<![CDATA[*/
@import "/w/index.php?title=MediaWiki:Common.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
@import "/w/index.php?title=MediaWiki:Monobook.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
@import "/w/index.php?title=-&action=raw&gen=css&maxage=2678400";
/*]]>*/</style>
		<!-- Head Scripts -->
		<script type="text/javascript" src="/skins-1.5/common/ajax.js"></script>
	</head>
<body  class="mediawiki ns-0 ltr">
	<div id="globalWrapper">
		<div id="column-content">
	<div id="content">
		<a name="top" id="top"></a>
		<div id="siteNotice"><div style="text-align:right; font-size:80%">Your <b><a  class="extiw" title="wikimedia:Fundraising">continued donations</a></b> keep Wikipedia running!&nbsp;&nbsp;&nbsp;&nbsp;</div>
</div>		<h1 class="firstHeading">MIPS architecture</h1>
		<div id="bodyContent">
			<h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
			<div id="contentSub"></div>
									<div id="jump-to-nav">Jump to: <a >navigation</a>, <a >search</a></div>			<!-- start content -->
			<div class="thumb tright">
<div style="width:182px;"><a  class="internal" title="A MIPS R4400 microprocessor made by Toshiba."><img src="http://upload.wikimedia.org/wikipedia/commons/thumb/6/6e/Toshiba_TC86R4400MC-200_9636YJA_top.jpg/180px-Toshiba_TC86R4400MC-200_9636YJA_top.jpg" alt="A MIPS R4400 microprocessor made by Toshiba." width="180" height="180" longdesc="/wiki/Image:Toshiba_TC86R4400MC-200_9636YJA_top.jpg" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a  class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="Enlarge" /></a></div>
A MIPS R4400 microprocessor made by <a href="/wiki/Toshiba.html" title="Toshiba">Toshiba</a>.</div>
</div>
</div>
<p><b>MIPS</b>, for <b><i>M</i>icroprocessor without <i>i</i>nterlocked <i>p</i>ipeline <i>s</i>tages</b>, is a <a href="/wiki/RISC.html" title="RISC">RISC</a> microprocessor architecture developed by <a href="/wiki/MIPS_Technologies.html" title="MIPS Technologies">MIPS Technologies</a>. <a href="/wiki/As_of_1999.html" title="As of 1999">By the late 1990s</a> it was estimated that one in three RISC chips produced were MIPS-based designs.</p>
<p>MIPS designs are used in <a href="/wiki/Silicon_Graphics.html" title="Silicon Graphics">SGI</a>'s computer product line; many <a href="/wiki/Embedded_system.html" title="Embedded system">embedded systems</a>; <a href="/wiki/Windows_CE.html" title="Windows CE">Windows CE</a> devices; <a href="/wiki/Cisco_Systems.html" title="Cisco Systems">Cisco</a> <a href="/wiki/Router.html" title="Router">routers</a>; and <a href="/wiki/Video_game_console.html" title="Video game console">video game consoles</a> like the <a href="/wiki/Nintendo_64.html" title="Nintendo 64">Nintendo 64</a> and <a href="/wiki/Sony.html" title="Sony">Sony</a> <a href="/wiki/PlayStation.html" title="PlayStation">PlayStation</a>, <a href="/wiki/PlayStation_2.html" title="PlayStation 2">PlayStation 2</a>, and <a href="/wiki/PlayStation_Portable.html" title="PlayStation Portable">PlayStation Portable</a> handheld system.</p>
<p>The early MIPS architectures were 32-bit implementations (generally 32-bit wide registers and data paths), while later versions were 64-bit implementations. Five backward-compatible revisions of the MIPS <a href="/wiki/Instruction_set.html" title="Instruction set">instruction set</a> exist, named <tt>MIPS I</tt>, <tt>MIPS II</tt>, <tt>MIPS III</tt>, <tt>MIPS IV</tt>, and <tt>MIPS 32/64</tt>. The latest of these, <tt>MIPS 32/64</tt> Release 2, defines a control register set as well as the instruction set. Several "add-on" extensions are also available, including <tt>MIPS-3D</tt> which is a simple set of floating-point <a href="/wiki/SIMD.html" title="SIMD">SIMD</a> instructions dedicated to common 3D tasks, <tt>MDMX</tt> which is a more extensive integer <a href="/wiki/SIMD.html" title="SIMD">SIMD</a> instruction set using the 64-bit floating-point registers, <tt>MIPS16</tt> which adds compression to the instruction stream to make programs take up less room (allegedly a response to the <a href="/wiki/ARM_architecture#Thumb.html" title="ARM architecture">Thumb</a> encoding in the <a href="/wiki/ARM_architecture.html" title="ARM architecture">ARM architecture</a>), and the recent addition of <tt>MIPS MT</tt>, new <a href="/wiki/Multithreading.html" title="Multithreading">multithreading</a> additions to the system similar to <a href="/wiki/HyperThreading.html" title="HyperThreading">HyperThreading</a> in the latest <a href="/wiki/Intel.html" title="Intel">Intel</a> lineup.</p>
<p>Because the designers created such a <a  title="">clean instruction set</a>, <a href="/wiki/Computer_architecture.html" title="Computer architecture">computer architecture</a> courses in universities and technical schools often study the MIPS architecture. The design of the MIPS CPU family, together with <a href="/wiki/SPARC.html" title="SPARC">SPARC</a>, another early RISC architecture, greatly influenced later <a href="/wiki/RISC.html" title="RISC">RISC</a> designs like <a href="/wiki/DEC_Alpha.html" title="DEC Alpha">DEC Alpha</a>.</p>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a ><span class="tocnumber">1</span> <span class="toctext">History</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">2</span> <span class="toctext">CPU family</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">3</span> <span class="toctext">Applications</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">4</span> <span class="toctext">Other models and future plans</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">5</span> <span class="toctext">Cores</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">6</span> <span class="toctext">Programming and emulation</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">7</span> <span class="toctext">Summary of R3000 instruction set</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">7.1</span> <span class="toctext">Real instructions</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">7.2</span> <span class="toctext">Other instructions</span></a>
<ul>
<li class="toclevel-3"><a ><span class="tocnumber">7.2.1</span> <span class="toctext">Common logical instructions (bitwise)</span></a></li>
<li class="toclevel-3"><a ><span class="tocnumber">7.2.2</span> <span class="toctext">Memory to register transfer instructions</span></a></li>
<li class="toclevel-3"><a ><span class="tocnumber">7.2.3</span> <span class="toctext">Register to memory transfer instructions</span></a></li>
<li class="toclevel-3"><a ><span class="tocnumber">7.2.4</span> <span class="toctext">Register to register (move) instructions</span></a></li>
</ul>
</li>
<li class="toclevel-2"><a ><span class="tocnumber">7.3</span> <span class="toctext">Some other important instructions</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">8</span> <span class="toctext">Culture</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">9</span> <span class="toctext">Notes</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">10</span> <span class="toctext">Further reading</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">11</span> <span class="toctext">External links</span></a></li>
</ul>
</td>
</tr>
</table>
<p><script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script></p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: History">edit</a>]</div>
<p><a name="History" id="History"></a></p>
<h2>History</h2>
<p>In <a href="/wiki/1981.html" title="1981">1981</a>, a team led by <a href="/wiki/John_L._Hennessy.html" title="John L. Hennessy">John L. Hennessy</a> at <a href="/wiki/Stanford_University.html" title="Stanford University">Stanford University</a> started work on what would become the first MIPS processor. The basic concept was to dramatically increase performance through the use of deep <a href="/wiki/Instruction_pipeline.html" title="Instruction pipeline">instruction pipelines</a>, a technique that was well known, but difficult to implement. Generally a pipeline spreads out the task of running an instruction into several steps, starting work on "step one" of an instruction before the preceding instruction is complete. In contrast, traditional designs of the era waited to complete an entire instruction before moving on, thereby leaving large areas of the CPU idle as the process continued.</p>
<p>One major barrier to pipelining was that it required interlocks to be set up to ensure that instructions that took multiple clock cycles to complete would stop the pipeline from loading more data — basically to pause while it completed. These interlocks can take a long time to set up, and were thought to be a major barrier to future speed improvements. A major design aspect of the MIPS design was to demand that all instructions take only one cycle to complete, thereby removing any needs for interlocking.</p>
<p>Although this design eliminated a number of useful instructions, notably things like multiply and divide which would take multiple steps, it was felt that the overall performance of the system would be dramatically improved because the chips could run at much higher clock rates. This ramping of the speed would be difficult with interlocking involved, as the time needed to set up locks is as much a function of die size as clock rate: adding the hardware needed might actually slow down the overall speed.</p>
<p>The elimination of these instructions became a contentious point. Many observers claimed the design (and RISC in general) would never live up to its hype. If one simply replaces the complex multiply instruction with many simpler additions, where is the speed increase? This overly-simple analysis ignored the fact that the speed of the design was in the pipelines, not the instructions.</p>
<p>In 1984 Hennessy was convinced of the future commercial potential of the design, and left Stanford to form MIPS Computer Systems. They released their first design, the <b>R2000</b>, in 1985, improving the design as the <b>R3000</b> in 1988. These 32-bit CPUs formed the basis of their company through the 1980s, used primarily in <a href="/wiki/Silicon_Graphics.html" title="Silicon Graphics">SGI</a>'s series of <a href="/wiki/Workstation.html" title="Workstation">workstations</a>. These commercial designs deviated from the Stanford academic research by implementing most of the interlocks in hardware, supplying full multiply and divide instructions (among others).</p>
<p>In 1991 MIPS released the first 64-bit microprocessor, the <b>R4000</b>. However, MIPS had financial difficulties while bringing it to market. The design was so important to SGI, at the time one of MIPS' few major customers, that SGI bought the company outright in 1992 in order to guarantee the design would not be lost. As a subsidiary of SGI, the company became known as <a href="/wiki/MIPS_Technologies.html" title="MIPS Technologies">MIPS Technologies</a>.</p>
<p>In the early 1990s MIPS started licensing their designs to third-party vendors. This proved fairly successful due to the simplicity of the core, which allowed it to be used in a number of applications that would have formerly used much less capable <a href="/wiki/CISC.html" title="CISC">CISC</a> designs of similar <a href="/wiki/Gate_count.html" title="Gate count">gate count</a> and price -- the two are strongly related; the price of a CPU is generally related to the number of gates and the number of external pins. <a href="/wiki/Sun_Microsystems.html" title="Sun Microsystems">Sun Microsystems</a> attempted to follow their success by licensing their <a href="/wiki/SPARC.html" title="SPARC">SPARC</a> core, but it has never been anywhere near as successful. By the late 1990s MIPS was a powerhouse in the <a href="/wiki/Embedded_processor.html" title="Embedded processor">embedded processor</a> field, and in 1997 the 48-millionth MIPS-based CPU shipped, making it the first RISC CPU to outship the famous <a href="/wiki/68k.html" title="68k">68k</a> family. MIPS was so successful that SGI spun-off MIPS Technologies in 1998. Fully half of MIPS' income today comes from licensing their designs, while much of the rest comes from contract design work on cores that will then be produced by third parties.</p>
<p>In 1999 MIPS formalized their licensing system around two basic designs, the 32-bit <b>MIPS32</b> and 64-bit <b>MIPS64</b>. <a href="/wiki/Nippon_Electric_Corporation.html" title="Nippon Electric Corporation">NEC</a>, <a href="/wiki/Toshiba.html" title="Toshiba">Toshiba</a> and <a  class="new" title="SiByte">SiByte</a> (later acquired by <a href="/wiki/Broadcom.html" title="Broadcom">Broadcom</a>) each obtained licenses for the MIPS64 as soon as it was announced. <a href="/wiki/Philips.html" title="Philips">Philips</a>, <a  class="extiw" title="siliconvalley:LSI_Logic">LSI Logic</a> and <a href="/wiki/IDT.html" title="IDT">IDT</a> have since joined them. Success followed success, and today the MIPS cores are one of the most-used "heavyweight" cores in the marketplace for computer-like devices (<a href="/wiki/Hand-held_computer.html" title="Hand-held computer">hand-held computers</a>, <a href="/wiki/Set-top_box.html" title="Set-top box">set-top boxes</a>, etc.), with other designers fighting it out for other niches. Some indication of their success is the fact that <a href="/wiki/Motorola.html" title="Motorola">Motorola</a>/<a href="/wiki/Freescale.html" title="Freescale">Freescale</a> uses MIPS cores in their set-top box designs, instead of their own <a href="/wiki/PowerPC.html" title="PowerPC">PowerPC</a>-based cores.</p>
<p>Since the MIPS architecture is licensable, it has attracted several processor <a href="/wiki/Startup_company.html" title="Startup company">start-up</a> companies over the years. One of the first start-ups to design MIPS processors was <a href="/wiki/Quantum_Effect_Devices.html" title="Quantum Effect Devices">Quantum Effect Devices</a> (see next section). The MIPS design team that designed the <b>R4300</b> started the company <a  class="new" title="SandCraft">SandCraft</a>, which designed the <b>R5432</b> for NEC and later produced the <b>SR7100</b>, one of the first <a href="/wiki/Out-of-order_execution.html" title="Out-of-order execution">out-of-order execution</a> processors for the embedded market. The original <a href="/wiki/Digital_Equipment_Corporation.html" title="Digital Equipment Corporation">DEC</a> <a href="/wiki/StrongARM.html" title="StrongARM">StrongARM</a> team eventually split into two MIPS-based start-ups: <a  class="new" title="Sibyte">Sibyte</a> which produced the <b>SB-1250</b>, one of the first high-performance MIPS-based <a href="/wiki/System-on-a-chip.html" title="System-on-a-chip">systems-on-a-chip</a> (SOC); while <a  class="new" title="Alchemy Semiconductor">Alchemy Semiconductor</a> produced the <b>Au-1000</b> <a href="/wiki/System-on-a-chip.html" title="System-on-a-chip">SOC</a> for low-power applications. Sibyte was acquired by <a href="/wiki/Broadcom.html" title="Broadcom">Broadcom</a> while Alchemy was acquired by <a href="/wiki/AMD.html" title="AMD">AMD</a>. <a href="/wiki/Lexra.html" title="Lexra">Lexra</a> used a MIPS-<i>like</i> architecture and added DSP extensions for the audio chip market and <a href="/wiki/Multithreading.html" title="Multithreading">multithreading</a> support for the networking market. Due to Lexra not licensing the architecture, two lawsuits were started between the two companies. The first was quickly resolved when Lexra promised not to advertise their processors as MIPS-compatible. The second was protracted, hurt both companies' business, and culminated in MIPS Technologies giving Lexra a free license and a large cash payment.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: CPU family">edit</a>]</div>
<p><a name="CPU_family" id="CPU_family"></a></p>
<h2>CPU family</h2>
<p>The first commercial MIPS CPU model, the <b>R2000</b>, was announced in <a href="/wiki/1985.html" title="1985">1985</a>. It added multiple-cycle multiply and divide instructions in a somewhat independent on-chip unit. New instructions were added to retrieve the results from this unit back to the execution core. Ironically, the result-retrieving instructions were interlocked, which improved compiled code density but made the MIPS name meaningless.</p>
<p>The R2000 could be booted either <a href="/wiki/Big-endian.html" title="Big-endian">big-endian</a> or <a href="/wiki/Little-endian.html" title="Little-endian">little-endian</a>. It had thirty-two 32-bit general purpose registers, but no <a href="/wiki/Condition_Code_Register.html" title="Condition Code Register">condition code register</a>, considering it a potential bottleneck, a feature it shares with the <a href="/wiki/AMD_29000.html" title="AMD 29000">AMD 29000</a> and the <a href="/wiki/DEC_Alpha.html" title="DEC Alpha">DEC Alpha</a>. Unlike other registers the program counter is not directly accessible.</p>
<p>The R2000 also had support for up to four co-processors, one of which was built into the main CPU and handled exceptions and traps, while the other three were left for other uses. One of these could be filled by the optional <b>R2010</b> <a href="/wiki/Floating_point_unit.html" title="Floating point unit">FPU</a>, which had thirty-two 32-bit registers that could be used as sixteen 64-bit registers for double-precision.</p>
<p>The <b>R3000</b> succeeded the R2000 in <a href="/wiki/1988.html" title="1988">1988</a>, adding 32 kB (soon increased to 64 KB) caches for instructions and data, along with <a href="/wiki/Cache_coherency.html" title="Cache coherency">cache coherency</a> support for multi-processor use. While there were flaws in the R3000's multiprocessor support, it still managed to be a part of several successful multiprocessor designs. The R3000 also included a built-in <a href="/wiki/Memory_management_unit.html" title="Memory management unit">MMU</a>, a common feature on CPUs of the era. The R3000 was the first successful MIPS design in the marketplace, and eventually over 1 million were made. The R3000A, used in the extremely successful <a href="/wiki/Sony.html" title="Sony">Sony</a> <a href="/wiki/PlayStation.html" title="PlayStation">PlayStation</a>, was a speed bumped version running at 40 MHz that delivered a performance of 32 <a href="/wiki/Instructions_per_second.html" title="Instructions per second">VUPs</a>. Like the R2000, the R3000 was paired with the <b>R3010</b> FPU. Pacemips produced an <b>R3400</b> and <a href="/wiki/Integrated_Device_Technology.html" title="Integrated Device Technology">IDT</a> produced <b>R3500</b>, both of them were R3000s with R3010 fpu on a single chip. <a href="/wiki/Toshiba.html" title="Toshiba">Toshiba</a>'s <b>R3900</b> was a virtually first <a href="/wiki/System-on-a-chip.html" title="System-on-a-chip">SoC</a> for the early <a href="/wiki/Handheld_PC.html" title="Handheld PC">Handheld PCs</a> based on the <a href="/wiki/Windows_CE.html" title="Windows CE">Windows CE</a>.</p>
<p>The <b>R4000</b> series, released in 1991, extended the MIPS instruction set to a full 64-bit architecture, moved the FPU onto the main die to create a single-chip system, and operated at a radically high internal clock speed (it was introduced at 100 MHz). However, in order to achieve the clock speed the caches were reduced to 8 KB each and took three cycles to access. The high operating frequencies were achieved through the technique of <a href="/wiki/Deep_pipelining.html" title="Deep pipelining">deep pipelining</a> (called super-pipelining at the time). With the introduction of the R4000 a number of improved versions soon followed, including the <b>R4400</b> of 1993 which included 16 KB caches, largely bug-free 64-bit operation, and a controller for another 1 MB external (<i>level 2</i>) cache.</p>
<p>MIPS, now a division of SGI called MTI, designed the lower-cost <b>R4200</b>, and later the even lower cost <b>R4300</b>, which was the R4200 with a 32-bit external bus. The <a href="/wiki/Nintendo_64.html" title="Nintendo 64">Nintendo 64</a> used a <a href="/wiki/NEC_Corporation.html" title="NEC Corporation">NEC</a> VR4300 CPU that was based upon the low-cost MIPS <b>R4300i</b>.<sup id="_ref-0" class="reference"><a  title="">[1]</a></sup></p>
<p><a href="/wiki/Quantum_Effect_Devices.html" title="Quantum Effect Devices">Quantum Effect Devices</a> (QED), a separate company started by refugees from MIPS, designed the <b>R4600</b> "Orion", the <b>R4700</b> "Orion", the <b>R4650</b> and the <b>R5000</b>. Where the R4000 had pushed clock frequency and sacrificed cache capacity, the QED designs emphasized large caches which could be accessed in just two cycles and efficient use of silicon area. The R4600 and R4700 were used in low-cost versions of the <a href="/wiki/SGI_Indy.html" title="SGI Indy">SGI Indy</a> workstation as well as the first MIPS based Cisco routers, such as the 36x0 and 7x00-series routers. The R4650 was used in the original WebTV set-top boxes (now Microsoft TV). The R5000 FPU had more flexible single precision floating-point scheduling than the R4000, and as a result, R5000-based SGI Indys had much better graphics performance than similarly clocked R4400 Indys with the same graphics hardware. SGI gave the old graphics board a new name when it was combined with R5000 in order to emphasize the improvement. QED later designed the <b>RM7000</b> and <b>RM9000</b> family of devices for embedded markets like networking and laser printers. QED was acquired by the semiconductor manufacturer <a href="/wiki/PMC-Sierra.html" title="PMC-Sierra">PMC-Sierra</a> in <a href="/wiki/August_2000.html" title="August 2000">August 2000</a>, the latter company continuing to invest in the MIPS architecture.</p>
<p>The <b>R8000</b> (<a href="/wiki/1994.html" title="1994">1994</a>) was the first <a href="/wiki/Superscalar.html" title="Superscalar">superscalar</a> MIPS design, able to execute two ALU and two memory operations per cycle. The design was spread over six chips: an integer unit (with 16 KB instruction and 16 KB L1 data caches), a floating-point unit, three full-custom secondary cache tag RAMs (two for secondary cache accesses, one for bus snooping), and a cache controller ASIC. The design had two fully pipelined double precision multiply-add units, which could stream data from the 4 MB off-chip secondary cache. The R8000 powered SGI's Power Challenge computer servers in the mid 1990s and later became available in the Power Indigo2 workstation. Its limited integer performance and high cost dampened appeal for most users, although its FPU performance fit scientific users quite well, and the R8000 was in the marketplace for only a year and remains fairly rare.</p>
<p>In <a href="/wiki/1995.html" title="1995">1995</a>, the <b>R10000</b> was released. This processor was a single-chip design, ran at a faster clock speed than the R8000, and had larger 32 KB primary instruction and data caches. It was also superscalar, but its major innovation was out-of-order execution. Even with a single memory pipeline and simpler FPU, the vastly improved integer performance, lower price, and higher density made the R10000 preferable for most customers.</p>
<p>Recent designs have all been based upon R10000 core. The <b>R12000</b> used improved manufacturing to shrink the chip and operate at higher clock rates. The revised <b>R14000</b> allowed higher clock rates with additional support for <a href="/wiki/DDR_SDRAM.html" title="DDR SDRAM">DDR</a> <a href="/wiki/Static_random_access_memory.html" title="Static random access memory">SRAM</a> in the off-chip <a href="/wiki/CPU_cache.html" title="CPU cache">cache</a>, and a faster <a href="/wiki/Front_side_bus.html" title="Front side bus">front side bus</a> clocked to 200 MHz for better throughput. Later iterations are named the <b>R16000</b> and the <b>R16000A</b> and feature increased clock speed, additional L1 cache, and smaller die manufacturing compared with before.</p>
<table class="wikitable" summary="This table contains some specifications about common MIPS processor configurations. For each microprocessor is given the frequency in megahertzs, the release year, the fabrication process in micrometers, the number of transistors (in millions), the size of the die in square millimeters, the number of input/ouput pins, the dissipated power in watts, its voltage, and the sizes of the data, instruction and secundary caches in kibibytes.">
<caption><b>MIPS microprocessor specifications</b></caption>
<tr style="vertical-align: top;">
<th>Model</th>
<th abbr="Frequency">Frequency [MHz]</th>
<th>Year</th>
<th abbr="Process">Process [µm]</th>
<th abbr="Transistors">Transistors [millions]</th>
<th abbr="Size">Die size [mm²]</th>
<th abbr="Pins">IO Pins</th>
<th abbr="Power">Power [W]</th>
<th>Voltage</th>
<th abbr="Data cache">Dcache [k]</th>
<th abbr="Instruction cache">Icache [k]</th>
<th abbr="Secondary cache">Scache [k]</th>
</tr>
<tr>
<th>R2000</th>
<td>8-16.7</td>
<td>1985</td>
<td>2.0</td>
<td>0.11</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>32</td>
<td>64</td>
<td>none</td>
</tr>
<tr>
<th>R3000</th>
<td>20-40</td>
<td>1988</td>
<td>1.2</td>
<td>0.11</td>
<td>66.12</td>
<td>145</td>
<td>4</td>
<td>--</td>
<td>64</td>
<td>64</td>
<td>none</td>
</tr>
<tr>
<th>R4000</th>
<td>100</td>
<td>1991</td>
<td>0.8</td>
<td>1.35</td>
<td>213</td>
<td>179</td>
<td>15</td>
<td>5</td>
<td>8</td>
<td>8</td>
<td>1024</td>
</tr>
<tr>
<th>R4400</th>
<td>100-250</td>
<td>1992</td>
<td>0.6</td>
<td>2.3</td>
<td>186</td>
<td>179</td>
<td>15</td>
<td>5</td>
<td>16</td>
<td>16</td>
<td>1024</td>
</tr>
<tr>
<th>R4600</th>
<td>100-133</td>
<td>1994</td>
<td>0.64</td>
<td>2.2</td>
<td>77</td>
<td>179</td>
<td>4.6</td>
<td>5</td>
<td>16</td>
<td>16</td>
<td>512</td>
</tr>
<tr>
<th>R5000</th>
<td>150-200</td>
<td>1996</td>
<td>0.35</td>
<td>3.7</td>
<td>84</td>
<td>223</td>
<td>10</td>
<td>3.3</td>
<td>32</td>
<td>32</td>
<td>1024</td>
</tr>
<tr>
<th>R8000</th>
<td>75-90</td>
<td>1994</td>
<td>0.5</td>
<td>2.6</td>
<td>299</td>
<td>591</td>
<td>30</td>
<td>3.3</td>
<td>16</td>
<td>16</td>
<td>1024</td>
</tr>
<tr>
<th>R10000</th>
<td>150-250</td>
<td>1995</td>
<td>0.35</td>
<td>6.8</td>
<td>299</td>
<td>599</td>
<td>30</td>
<td>3.3</td>
<td>32</td>
<td>32</td>
<td>512</td>
</tr>
<tr>
<th>R12000</th>
<td>270-400</td>
<td>1998</td>
<td>0.18–0.25</td>
<td>6.9</td>
<td>204</td>
<td>600</td>
<td>20</td>
<td>4</td>
<td>32</td>
<td>32</td>
<td>1024</td>
</tr>
<tr>
<th>R14000</th>
<td>500-600</td>
<td>2001</td>
<td>0.13</td>
<td>7.2</td>
<td>204</td>
<td>527</td>
<td>17</td>
<td>--</td>
<td>32</td>
<td>32</td>
<td>2048</td>
</tr>
<tr>
<th>R16000</th>
<td>700-800</td>
<td>2002</td>
<td>0.11</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>20</td>
<td>--</td>
<td>64</td>
<td>64</td>
<td>4096</td>
</tr>
</table>
<p>Note: These specifications are only common processor configurations. Variations exist, especially in Level 2 cache.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Applications">edit</a>]</div>
<p><a name="Applications" id="Applications"></a></p>
<h2>Applications</h2>
<p>Among the manufacturers which made computer <a href="/wiki/Workstation.html" title="Workstation">workstation</a> systems using MIPS processors are <a href="/wiki/Silicon_Graphics.html" title="Silicon Graphics">SGI</a>, <a href="/wiki/MIPS_Computer_Systems%2C_Inc..html" title="MIPS Computer Systems, Inc.">MIPS Computer Systems, Inc.</a>, <a href="/wiki/Olivetti.html" title="Olivetti">Olivetti</a>, <a href="/wiki/Siemens_Nixdorf_Informationssysteme.html" title="Siemens Nixdorf Informationssysteme">Siemens-Nixdorf</a>, <a href="/wiki/Acer_%28company%29.html" title="Acer (company)">Acer</a>, <a href="/wiki/Digital_Equipment_Corporation.html" title="Digital Equipment Corporation">Digital Equipment Corporation</a>, <a href="/wiki/NEC_Corporation.html" title="NEC Corporation">NEC</a>, and <a href="/wiki/DeskStation.html" title="DeskStation">DeskStation</a>. Various <a href="/wiki/Operating_system.html" title="Operating system">operating systems</a> have been ported to the architecture, such as SGI's <a href="/wiki/IRIX.html" title="IRIX">IRIX</a>, <a href="/wiki/Microsoft.html" title="Microsoft">Microsoft</a>'s <a href="/wiki/Windows_NT.html" title="Windows NT">Windows NT</a> (although support for MIPS ended with the release of Windows NT 4.0) and <a href="/wiki/Windows_CE.html" title="Windows CE">Windows CE</a>, <a href="/wiki/Linux.html" title="Linux">Linux</a>, <a href="/wiki/BSD.html" title="BSD">BSD</a>, <a href="/wiki/Unix.html" title="Unix">UNIX</a> <a href="/wiki/System_V.html" title="System V">System V</a>, <a href="/wiki/SINIX.html" title="SINIX">SINIX</a>, MIPS Computer Systems' own <a href="/wiki/RISC/os.html" title="RISC/os">RISC/os</a>, and others.</p>
<p>However, use of MIPS as the main processor of computer workstations has declined, and SGI has announced its plans to cease developing high-performance iterations of the MIPS architecture in favor of using <a href="/wiki/Intel.html" title="Intel">Intel</a> <a href="/wiki/IA64.html" title="IA64">IA64</a>-based processors (see "Other models and future plans" section below).</p>
<p>On the other hand, use of MIPS microprocessors in embedded roles is likely to remain common, because of the low power-consumption and heat characteristics of embedded MIPS implementations, the wide availability of embedded development tools for MIPS, as well as experts knowledgeable about the architecture.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Other models and future plans">edit</a>]</div>
<p><a name="Other_models_and_future_plans" id="Other_models_and_future_plans"></a></p>
<h2>Other models and future plans</h2>
<p>Other members of the MIPS family include the <b>R6000</b>, an <a href="/wiki/ECL.html" title="ECL">ECL</a> implementation of the MIPS architecture which was produced by <a href="/wiki/Bipolar_Integrated_Technology.html" title="Bipolar Integrated Technology">Bipolar Integrated Technology</a>. The R6000 microprocessor introduced the <tt>MIPS II</tt> instruction set. Its <a href="/wiki/Translation_Lookaside_Buffer.html" title="Translation Lookaside Buffer">TLB</a> and cache architecture are different from all other members of the MIPS family. The R6000 did not deliver the promised performance benefits, and although it saw some use in <a href="/wiki/Control_Data.html" title="Control Data">Control Data</a> machines, it quickly disappeared from the mainstream market. The <b>RM7000</b> was a version of the R5000 with a built-in 256 kB level 2 cache and a controller for optional level three cache. It was primarily targeted at <a href="/wiki/Embedded_system.html" title="Embedded system">embedded</a> designs, including SGI's graphics processors and various networking solutions, primarily by <a href="/wiki/Cisco_Systems.html" title="Cisco Systems">Cisco</a>. The <b>R9000</b> name was never used.</p>
<p>At one time SGI had intended to move off the MIPS platform to the <a href="/wiki/Intel.html" title="Intel">Intel</a> <a href="/wiki/Itanium.html" title="Itanium">Itanium</a>, and development was to have ended with the R10000. The ever-longer delays in introducing the Itanium meant that the installed base of MIPS-based machines continued to increase. By 1999 it was clear that development had ended too soon, and the R14000 and R16000 were released as a result. SGI had hinted at a more complex R8000 style FPU for later R-series, and also a dual core processor, but SGI's financial troubles and the officially supported use of <a href="/wiki/QuickTransit.html" title="QuickTransit">QuickTransit</a> emulation to run IRIX binaries on Altix have essentially eliminated IRIX/MIPS hardware development.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Cores">edit</a>]</div>
<p><a name="Cores" id="Cores"></a></p>
<h2>Cores</h2>
<p>In recent years most of the technology used in the various MIPS generations has been offered as <a href="/wiki/IP_core.html" title="IP core">IP-cores</a> (building-blocks) for <a href="/wiki/Embedded_processor.html" title="Embedded processor">embedded processor</a> designs. Both 32-bit and 64-bit basic cores are offered, known as the <b>4K</b> and <b>5K</b> respectively, and the design itself can be licensed as <b>MIPS32</b> and <b>MIPS64</b>. These cores can be mixed with add-in units such as FPUs, SIMD systems, various input/output devices, etc.</p>
<p>MIPS cores have been commercially successful, now being used in many consumer and industrial applications. MIPS cores can be found in newer <a href="/wiki/Cisco.html" title="Cisco">Cisco</a> and <a href="/wiki/Linksys.html" title="Linksys">Linksys</a> routers, <a href="/wiki/Cable_modem.html" title="Cable modem">cable modems</a> and <a href="/wiki/Asymmetric_Digital_Subscriber_Line.html" title="Asymmetric Digital Subscriber Line">ADSL</a> modems, <a href="/wiki/Smartcard.html" title="Smartcard">smartcards</a>, <a href="/wiki/Laser_printer.html" title="Laser printer">laser printer</a> engines, <a href="/wiki/Set-top_box.html" title="Set-top box">set-top boxes</a>, <a href="/wiki/Robot.html" title="Robot">robots</a>, handheld computers, Sony <a href="/wiki/PlayStation_2.html" title="PlayStation 2">PlayStation 2</a> and Sony <a href="/wiki/PlayStation_Portable.html" title="PlayStation Portable">PlayStation Portable</a>. In cellphone/PDA applications, the MIPS core has been unable to displace the incumbent, competing <a href="/wiki/ARM_architecture.html" title="ARM architecture">ARM</a> core.</p>
<p>Examples of MIPS-powered devices: Broadcom BCM5352E - WiFi router processor with 54g WLAN, fast Ethernet, 200 MHz, 16KiB ins. 8KiB data cache, 256B prefetch cache, MMU, 16-bit 100 MHz SDRAM controller, serial/parallel flash, 5-port 100 Mbit/s Ethernet (switch), 16 GPIO, JTAG, 2xUART, 336-ball BGA. BCM 11xx, 12xx, 14xx - 64bit "SiByte" MIPS line.</p>
<p>IDT RC32438, ATI Xilleon, Alchemy Au1000, 1100, 1200, Broadcom Sentry5, Cavium Octeon CN34xx and CN38xx, Infineon Technologies EasyPort, Amazon, ADM5120, WildPass, INCA-IP, INCA-IP2, NEC EMMA and EMMA2, NEC VR4181A, VR4121, VR4122, VR4181A, VR5432, VR5500, Oak Technologies Generation, PMC-Sierra RM11200, QuickLogic QuickMIPS ESP, Toshiba "Donau", Toshiba TMPR492x, TX4925, TX9956, TX7901</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Programming and emulation">edit</a>]</div>
<p><a name="Programming_and_emulation" id="Programming_and_emulation"></a></p>
<h2>Programming and emulation</h2>
<p>There is a freely available "MIPS R2000/R3000 Simulator" called <a href="/wiki/SPIM.html" title="SPIM">SPIM</a> for several operating systems (specifically Unix or GNU/Linux; Mac OS X; MS Windows 95, 98, NT, 2000, XP; and DOS) which is good for learning MIPS assembly language programming and the general concepts of RISC-assembly language programming: <a  class="external free" title="http://www.cs.wisc.edu/~larus/spim.html">http://www.cs.wisc.edu/~larus/spim.html</a></p>
<p>A more feature-rich free MIPS emulator is available from the <a href="/wiki/GXemul.html" title="GXemul">GXemul</a> project (formerly known as the mips64emul project), which emulates not only the various MIPS III and higher microprocessors (from the R4000 through the R10000), but also emulates entire computer systems which use the microprocessors. For example, GXemul can emulate both a <a href="/wiki/DECstation.html" title="DECstation">DECstation</a> with a MIPS R4400 CPU (and boot to <a href="/wiki/Ultrix.html" title="Ultrix">Ultrix</a>), and an <a href="/wiki/SGI_O2.html" title="SGI O2">SGI O2</a> with a MIPS R10000 CPU (although the ability to boot <a href="/wiki/Irix.html" title="Irix">Irix</a> is limited), among others, as well as the various <a href="/wiki/Framebuffer.html" title="Framebuffer">framebuffers</a>, <a href="/wiki/SCSI.html" title="SCSI">SCSI</a> controllers, and the like which comprise those systems.</p>
<table class="wikitable">
<caption><b>Mips system calls</b></caption>
<tr>
<th>service</th>
<th>Trap code</th>
<th>Input</th>
<th>Output</th>
<th>Notes</th>
</tr>
<tr>
<th>print_int</th>
<td>$v0=1</td>
<td>$a0= integer to print</td>
<td>prints a0 to standard output</td>
</tr>
<tr>
<th>print_string</th>
<td>$v0=4</td>
<td>$a0= address of first character</td>
<td>prints a character string to standard output</td>
</tr>
<tr>
<th>sbrk</th>
<td>$v0=9</td>
<td>$a0= number of bytes required</td>
<td>$v0= address of allocated memory</td>
<td>Allocates memory from the heap</td>
</tr>
</table>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Summary of R3000 instruction set">edit</a>]</div>
<p><a name="Summary_of_R3000_instruction_set" id="Summary_of_R3000_instruction_set"></a></p>
<h2>Summary of R3000 instruction set</h2>
<p>Instructions are divided into three kinds of format: R, I and J format. R format consists of three registers and func field, I format contains two registers and 16-bits-long immediate value and J format six-bit opcode followed by 26-bits immediate value.<sup id="_ref-uidaho_0" class="reference"><a  title="">[2]</a></sup><sup id="_ref-1" class="reference"><a  title="">[3]</a></sup></p>
<p>Register name, number, use, and call conventions:</p>
<table class="wikitable">
<caption><b>Registers</b></caption>
<tr>
<th>Name</th>
<th>Number</th>
<th>Use</th>
<th>Callee must preserve?</th>
</tr>
<tr>
<th>$zero</th>
<td>$0</td>
<td>constant 0</td>
<td>N/A</td>
</tr>
<tr>
<th>$at</th>
<td>$1</td>
<td>assembler temporary</td>
<td>no</td>
</tr>
<tr>
<th>$v0–$v1</th>
<td>$2–$3</td>
<td>Values for function returns and expression evaluation</td>
<td>no</td>
</tr>
<tr>
<th>$a0–$a3</th>
<td>$4–$7</td>
<td>function arguments</td>
<td>no</td>
</tr>
<tr>
<th>$t0–$t7</th>
<td>$8–$15</td>
<td>temporaries</td>
<td>no</td>
</tr>
<tr>
<th>$s0–$s7</th>
<td>$16–$23</td>
<td>saved temporaries</td>
<td><b>yes</b></td>
</tr>
<tr>
<th>$t8–$t9</th>
<td>$24–$25</td>
<td>temporaries</td>
<td>no</td>
</tr>
<tr>
<th>$k0–$k1</th>
<td>$26–$27</td>
<td>reserved for OS kernel</td>
<td>no</td>
</tr>
<tr>
<th>$gp</th>
<td>$28</td>
<td>global pointer</td>
<td><b>yes</b></td>
</tr>
<tr>
<th>$sp</th>
<td>$29</td>
<td><a href="/wiki/Stack-based_memory_allocation.html" title="Stack-based memory allocation">stack pointer</a></td>
<td><b>yes</b></td>
</tr>
<tr>
<th>$fp</th>
<td>$30</td>
<td><a href="/wiki/Frame_pointer.html" title="Frame pointer">frame pointer</a></td>
<td><b>yes</b></td>
</tr>
<tr>
<th>$ra</th>
<td>$31</td>
<td>return address</td>
<td>N/A</td>
</tr>
</table>
<p>Registers that are preserved across a call are registers that (by convention) will not be changed by a system call or procedure (function) call. For example, $s-registers must be saved to the stack by a procedure that needs to use them, and $sp and $fp are always incremented by constants, and decremented back after the procedure is done with them (and the memory they point to). By contrast, $ra is changed automatically by any normal function call (ones that use jal), and $t-registers must be saved by the program before any procedure call (if the program needs the values inside them after the call).</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Real instructions">edit</a>]</div>
<p><a name="Real_instructions" id="Real_instructions"></a></p>
<h3>Real instructions</h3>
<p>These are instructions that have direct hardware implementation. This is as opposed to <a  class="new" title="Pseudo instructions">pseudo instructions</a> which are translated into multiple real instructions before being assembled.</p>
<p>The following are the three formats used for the core instruction set:</p>
<table class="wikitable">
<tr>
<th>Type</th>
<th colspan="6">-31- &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; format (bits) &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; -0-</th>
</tr>
<tr align="center">
<td><b>R</b></td>
<td>opcode (6)</td>
<td>rs (5)</td>
<td>rt (5)</td>
<td>rd (5)</td>
<td>shamt (5)</td>
<td>funct (6)</td>
</tr>
<tr align="center">
<td><b>I</b></td>
<td>opcode (6)</td>
<td>rs (5)</td>
<td>rt (5)</td>
<td colspan="3">immediate (16)</td>
</tr>
<tr align="center">
<td><b>J</b></td>
<td>opcode (6)</td>
<td colspan="5">address (26)</td>
</tr>
</table>
<ul>
<li><b>CONST denotes a constant ("<a href="/wiki/Immediate.html" title="Immediate">immediate</a>").</b></li>
<li><b>In the following, the register numbers are only examples, and any other registers can be used in their places.</b></li>
<li><b>All the following instructions are native instructions.</b></li>
<li><b>Opcodes and funct codes are in hexadecimal.</b></li>
</ul>
<table class="wikitable">
<tr>
<th>Category</th>
<th>Name</th>
<th>Instruction syntax</th>
<th>Meaning</th>
<th colspan="3">Format/opcode/funct</th>
<th>Notes</th>
</tr>
<tr>
<td rowspan="7">Arithmetic</td>
<td>Add</td>
<td>add $1,$2,$3</td>
<td>$1 = $2 + $3 (signed)</td>
<td>R</td>
<td>0</td>
<td><span class="texhtml">20<sub>16</sub></span></td>
<td>adds two registers</td>
</tr>
<tr>
<td>Add unsigned</td>
<td>addu $1,$2,$3</td>
<td>$1 = $2 + $3 (<b>un</b>signed)</td>
<td>R</td>
<td>0</td>
<td><span class="texhtml">21<sub>16</sub></span></td>
</tr>
<tr>
<td>Subtract</td>
<td>sub $1,$2,$3</td>
<td>$1 = $2 - $3 (signed)</td>
<td>R</td>
<td>0</td>
<td><span class="texhtml">22<sub>16</sub></span></td>
<td>subtracts two registers</td>
</tr>
<tr>
<td>Add immediate</td>
<td>addi $1,$2,CONST</td>
<td>$1 = $2 + CONST (signed)</td>
<td>I</td>
<td><span class="texhtml">8<sub>16</sub></span></td>
<td></td>
<td>Used to add constants (and also to copy one register to another "addi $1, $2, 0")</td>
</tr>
<tr>
<td>Add immediate unsigned</td>
<td>addiu $1,$2,CONST</td>
<td>$1 = $2 + CONST (<b>un</b>signed)</td>
<td>I</td>
<td><span class="texhtml">9<sub>16</sub></span></td>
<td></td>
</tr>
<tr>
<td>Multiply</td>
<td>mult $1,$2</td>
<td>LO = (($1 * $2) &lt;&lt; 32) &gt;&gt; 32;<br />
HI = ($1 * $2) &gt;&gt; 32;</td>
<td>R</td>
<td></td>
<td></td>
<td>Multiplies two registers and puts the 64-bit result in two special memory spots - LOW and HI. Alternatively, one could say the result of this operation is: (int HI,int LO) = (64-bit) $1 * $2 .</td>
</tr>
<tr>
<td>Divide</td>
<td>div $1, $2</td>
<td>LO = $1 / $2 &#160;&#160;&#160; HI = $1 % $2</td>
<td>R</td>
<td></td>
<td></td>
<td>Divides two registers and puts the 32-bit integer result in LO and the remainder in HI.<sup id="_ref-uidaho_1" class="reference"><a  title="">[2]</a></sup></td>
</tr>
<tr>
<td rowspan="9">Data Transfer</td>
<td>Load word</td>
<td>lw $1,CONST($2)</td>
<td>$1 = Memory[$s2 + CONST]</td>
<td>I</td>
<td><span class="texhtml">23<sub>16</sub></span></td>
<td></td>
<td>loads the word stored from: ($s2+CONST) and the following 3 bytes.</td>
</tr>
<tr>
<td>Load halfword</td>
<td>lh $1,CONST($2)</td>
<td>$1 = Memory[$s2 + CONST]</td>
<td>I</td>
<td><span class="texhtml">25<sub>16</sub></span></td>
<td></td>
<td>loads the halfword stored from: ($s2+CONST) and the following byte.</td>
</tr>
<tr>
<td>Load byte</td>
<td>lb $1,CONST($2)</td>
<td>$1 = Memory[$s2 + CONST]</td>
<td>I</td>
<td></td>
<td></td>
<td>loads the byte stored from: ($s2+CONST).</td>
</tr>
<tr>
<td>Store word</td>
<td>sw $1,CONST($2)</td>
<td>Memory[$s2 + CONST] = $1</td>
<td>I</td>
<td></td>
<td></td>
<td>stores a word into: ($s2+CONST) and the following 3 bytes. The order of the operands is a large source of confusion.</td>
</tr>
<tr>
<td>Save half</td>
<td>sh $1,CONST($2)</td>
<td>Memory[$s2 + CONST] = $1</td>
<td>I</td>
<td></td>
<td></td>
<td>stores the first half of a register (a halfword) into: ($s2+CONST) and the following byte.</td>
</tr>
<tr>
<td>Save byte</td>
<td>sb $1,CONST($2)</td>
<td>Memory[$s2 + CONST] = $1</td>
<td>I</td>
<td></td>
<td></td>
<td>stores the first fourth of a register (a byte) into: ($s2+CONST).</td>
</tr>
<tr>
<td>Load upper immediate</td>
<td>lui $1,CONST</td>
<td>$1 = CONST * 2<sup>16</sup></td>
<td>I</td>
<td></td>
<td></td>
<td>loads a 16-bit immediate operand into the upper 16-bits of the register specified. Maximum value of constant is 2<sup>16</sup></td>
</tr>
<tr>
<td>move from high</td>
<td>mfhi $1</td>
<td>$1 = HI</td>
<td>R</td>
<td></td>
<td></td>
<td>Moves a value from HI to a register. Do not use a multiply or a divide instruction within two instructions of mfhi (that action is undefined because of the MIPS pipeline).</td>
</tr>
<tr>
<td>move from low</td>
<td>mflo $1</td>
<td>$1 = LO</td>
<td>R</td>
<td></td>
<td></td>
<td>Moves a value from LO to a register. Do not use a multiply or a divide instruction within two instructions of mflo (that action is undefined because of the MIPS pipeline).</td>
</tr>
<tr>
<td rowspan="8">Logical</td>
<td>And</td>
<td>and $1,$2,$3</td>
<td>$1 = $2 &amp; $3</td>
<td>R</td>
<td></td>
<td></td>
<td><a href="/wiki/Bitwise.html" title="Bitwise">Bitwise</a> and</td>
</tr>
<tr>
<td>And immediate</td>
<td>andi $1,$2,CONST</td>
<td>$1 = $2 &amp; CONST</td>
<td>I</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Or</td>
<td>or $1,$2,$3</td>
<td>$1 = $2 | $3</td>
<td>R</td>
<td></td>
<td></td>
<td><a href="/wiki/Bitwise.html" title="Bitwise">Bitwise</a> or</td>
</tr>
<tr>
<td>Or immediate</td>
<td>ori $1,$2,CONST</td>
<td>$1 = $2 | CONST</td>
<td>I</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Exclusive or</td>
<td>xor $1,$2,$3</td>
<td>$1 = $2 ^ $3</td>
<td>R</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Nor</td>
<td>nor $1,$2,$3</td>
<td>$1 = ~($2 | $3)</td>
<td>R</td>
<td></td>
<td></td>
<td><a href="/wiki/Bitwise.html" title="Bitwise">Bitwise</a> nor</td>
</tr>
<tr>
<td>Set on less than</td>
<td>slt $1,$2,$3</td>
<td>$1 = ($2 &lt; $3)</td>
<td>R</td>
<td></td>
<td></td>
<td>Tests if one register is less than another.</td>
</tr>
<tr>
<td>Set on less than immediate</td>
<td>slti $1,$2,CONST</td>
<td>$1 = ($2 &lt; CONST)</td>
<td>I</td>
<td></td>
<td></td>
<td>Tests if one register is less than a constant.</td>
</tr>
<tr>
<td rowspan="3">Bitwise Shift</td>
<td>Shift left logical</td>
<td>sll $1,$2,CONST</td>
<td>$1 = $2 &lt;&lt; CONST</td>
<td>R</td>
<td></td>
<td></td>
<td>shifts CONST number of bits to the left (multiplies by <span class="texhtml">2<sup><i>C</i><i>O</i><i>N</i><i>S</i><i>T</i></sup></span>)</td>
</tr>
<tr>
<td>Shift right logical</td>
<td>srl $1,$2,CONST</td>
<td>$1 = $2 &gt;&gt; CONST</td>
<td>R</td>
<td></td>
<td></td>
<td>shifts CONST number of bits to the right - zeros are shifted in (divides by <span class="texhtml">2<sup><i>C</i><i>O</i><i>N</i><i>S</i><i>T</i></sup></span>). Note that this instruction only works as division of a two's compliment number if the value is positive.</td>
</tr>
<tr>
<td>Shift right arithmetic</td>
<td>sra $1,$2,CONST</td>
<td><img class='tex' src="http://upload.wikimedia.org/math/f/e/a/feaf99aa3991c1c80086d15d252f0a3a.png" alt="$1 = $2 &gt;&gt; CONST + \" /><br />
<img class='tex' src="http://upload.wikimedia.org/math/0/f/2/0f280db9a1c320ce997ae062621b8f46.png" alt="\bigg(\bigg(\sum_{n=1}^{CONST}2^{31-n}\bigg)\cdot $2 &gt;&gt; 31 \bigg)" /></td>
<td>R</td>
<td></td>
<td></td>
<td>shifts CONST number of bits - the sign bit is shifted in (divides <a href="/wiki/Two%27s_compliment.html" title="Two's compliment">2's compliment number</a> by <span class="texhtml">2<sup><i>C</i><i>O</i><i>N</i><i>S</i><i>T</i></sup></span>)</td>
</tr>
<tr>
<td rowspan="2">Conditional branch</td>
<td>branch on equal</td>
<td>beq $1,$2,CONST</td>
<td>if ($1 == $2) go to PC+4+CONST</td>
<td>I</td>
<td></td>
<td></td>
<td>Goes to the instruction at the specified address if two registers are equal.</td>
</tr>
<tr>
<td>branch on not equal</td>
<td>bne $1,$2,CONST</td>
<td>if ($1&#160;!= $2) go to PC+4+CONST</td>
<td>I</td>
<td></td>
<td></td>
<td>Goes to the instruction at the specified address if two registers are <i>not</i> equal.</td>
</tr>
<tr>
<td rowspan="3">Unconditional jump</td>
<td>jump</td>
<td>j CONST</td>
<td>goto address CONST</td>
<td>J</td>
<td></td>
<td></td>
<td>Unconditionally jumps to the instruction at the specified address.</td>
</tr>
<tr>
<td>jump register</td>
<td>jr $1</td>
<td>goto address $1</td>
<td>R</td>
<td></td>
<td></td>
<td>Jumps to the address contained in the specified register</td>
</tr>
<tr>
<td>jump and link</td>
<td>jal CONST</td>
<td>$31 = PC + 4; goto CONST</td>
<td>J</td>
<td></td>
<td></td>
<td>For procedure call - used to call a subroutine, $31 holds the return address; returning from a subroutine is done by: jr $31</td>
</tr>
</table>
<p>NOTE: in the branching and jump instructions, the offset can be replaced by a label present somewhere in the code.</p>
<p><a  class="new" title="Pseudoinstructions">Pseudoinstructions</a> are translated into multiple real instructions (see above) before being assembled.</p>
<table class="wikitable">
<tr>
<th>Name</th>
<th>instruction syntax</th>
<th>Real instruction translation</th>
<th>meaning</th>
</tr>
<tr>
<td>Branch greater than</td>
<td>bgt</td>
<td></td>
<td>if(R[rs]&gt;R[rt]) PC=Label</td>
</tr>
<tr>
<td>Branch less than</td>
<td>blt</td>
<td></td>
<td>if(R[rs]&lt;R[rt]) PC=Label</td>
</tr>
<tr>
<td>Branch greater than or equal</td>
<td>bge</td>
<td></td>
<td>if(R[rs]&gt;=R[rt]) PC=Label</td>
</tr>
<tr>
<td>branch less than or equal</td>
<td>ble</td>
<td></td>
<td>if(R[rs]&lt;=R[rt]) PC=Label</td>
</tr>
<tr>
<td>bgtu (unsigned)</td>
</tr>
<tr>
<td>bgtz</td>
</tr>
</table>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Other instructions">edit</a>]</div>
<p><a name="Other_instructions" id="Other_instructions"></a></p>
<h3>Other instructions</h3>
<p>These instructions are to be placed in either the "real instructions" or "pseudoinstructions" sections above.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Common logical instructions (bitwise)">edit</a>]</div>
<p><a name="Common_logical_instructions_.28bitwise.29" id="Common_logical_instructions_.28bitwise.29"></a></p>
<h4>Common logical instructions (bitwise)</h4>
<table>
<tr>
<td>addiu $1,$2,100</td>
<td>$1 = $2 + 100 (unsigned immediate)</td>
</tr>
<tr>
<td>addu $1,$2,$3</td>
<td>$1 = $2 + $3 (unsigned)</td>
</tr>
<tr>
<td>div $1,$2</td>
<td>HI = $1 % $2&#160;; LO = $1 / $2</td>
</tr>
<tr>
<td>subu $1,$2,$3</td>
<td>$1 = $2 - $3 (unsigned)</td>
</tr>
</table>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Memory to register transfer instructions">edit</a>]</div>
<p><a name="Memory_to_register_transfer_instructions" id="Memory_to_register_transfer_instructions"></a></p>
<h4>Memory to register transfer instructions</h4>
<table>
<tr>
<td>lbu $1,100($2)</td>
<td>loads an unsigned byte</td>
</tr>
<tr>
<td>lhu $1,100($2)</td>
<td>loads an unsigned halfword</td>
</tr>
<tr>
<td>lwcz $1,100($2)</td>
<td>loads a word to the "z" coprocessor ("z" is the number of the coprocessor)</td>
</tr>
</table>
<p>Note that there is no corresponding "load lower immediate" instruction; this can be done by using addi (add immediate, see below) or ori (or immediate) with the register $0 (whose value is always zero). For example, both <code>addi $1, $0, 100</code> and <code>ori $1, $0, 100</code> load the decimal value 100 into register $1.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Register to memory transfer instructions">edit</a>]</div>
<p><a name="Register_to_memory_transfer_instructions" id="Register_to_memory_transfer_instructions"></a></p>
<h4>Register to memory transfer instructions</h4>
<table>
<tr>
<td>swcz $1,100($2)</td>
<td>stores a word from the "z" coprocessor ("z" is the number of the coprocessor).</td>
</tr>
</table>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Register to register (move) instructions">edit</a>]</div>
<p><a name="Register_to_register_.28move.29_instructions" id="Register_to_register_.28move.29_instructions"></a></p>
<h4>Register to register (move) instructions</h4>
<table>
<tr>
<td>mfcz $1,$c1</td>
<td>moves a value in the coprocessor register $1 to the main processor register $1 ("z" is the number of the coprocessor)</td>
</tr>
<tr>
<td>mtcz $1,$c1</td>
<td>moves a value from the main processor register $1 to the coprocessor register $1</td>
</tr>
<tr>
<td>mov.d $fp1,$fp3</td>
<td>moves a value with <a href="/wiki/Double_precision.html" title="Double precision">double precision</a> from the <a href="/wiki/Floating_point_unit.html" title="Floating point unit">FPU</a> register $3 to the f.p. register $1</td>
</tr>
<tr>
<td>mov.s $fp1,$fp3</td>
<td>moves a value with <a href="/wiki/Single_precision.html" title="Single precision">single precision</a> from the FPU register $3 to the f.p. register $1</td>
</tr>
</table>
<p>(values with double precision use two adjacent FPU registers)</p>
<p>An operation with signed immediates differs from one with unsigned ones in that it does not throw an exception. Subtracting an immediate can be done with adding the negation of that value as the immediate.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Some other important instructions">edit</a>]</div>
<p><a name="Some_other_important_instructions" id="Some_other_important_instructions"></a></p>
<h3>Some other important instructions</h3>
<ul>
<li>nop (no operation) (machine code 0x00000000, interpreted by CPU as sll $0,$0,0)</li>
<li>break (breaks the program, used by debuggers)</li>
<li>syscall (uses for system calls to the operating system)</li>
<li><b>a set of FPU-related instructions</b></li>
<li><b>a vast set of <a href="/wiki/Macro.html" title="Macro">virtual instructions</a>,</b> decomposed by the assembler in native instructions</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Culture">edit</a>]</div>
<p><a name="Culture" id="Culture"></a></p>
<h2>Culture</h2>
<p>In <a href="/wiki/Super_Mario_64.html" title="Super Mario 64">Super Mario 64</a>, the rabbit is named Mips after the MIPS processor the <a href="/wiki/Nintendo_64.html" title="Nintendo 64">Nintendo 64</a> system used.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Notes">edit</a>]</div>
<p><a name="Notes" id="Notes"></a></p>
<h2>Notes</h2>
<ol class="references">
<li id="_note-0"><b><a  title="">^</a></b> <a  class="external text" title="http://www.nec.co.jp/press/en/9801/2002.html">NEC Offers Two High Cost Performance 64-bit RISC Microprocessors</a></li>
<li id="_note-uidaho">^ <a  title=""><sup><i><b>a</b></i></sup></a>&#160;<a  title=""><sup><i><b>b</b></i></sup></a> <a  class="external text" title="http://www.mrc.uidaho.edu/mrc/people/jff/digital/MIPSir.html">MIPS R3000 Instruction Set Summary</a></li>
<li id="_note-1"><b><a  title="">^</a></b> <a  class="external text" title="http://www.xs4all.nl/~vhouten/mipsel/r3000-isa.html">MIPS Instruction Reference</a></li>
</ol>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Further reading">edit</a>]</div>
<p><a name="Further_reading" id="Further_reading"></a></p>
<h2>Further reading</h2>
<ul>
<li>Patterson and Hennessy: <b>Computer Organization and Design. The Hardware/Software Interface</b>. Morgan Kaufmann Publishers. <a  class="internal">ISBN 1-55860-604-1</a></li>
<li>Dominic Sweetman: <b>See MIPS Run</b>. Morgan Kaufmann Publishers. <a  class="internal">ISBN 1-55860-410-3</a></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: External links">edit</a>]</div>
<p><a name="External_links" id="External_links"></a></p>
<h2>External links</h2>
<ul>
<li><a  class="external text" title="http://logos.cs.uic.edu/366/notes/MIPS%20Quick%20Tutorial.htm">summary of MIPS assembly language</a></li>
<li><a  class="external text" title="http://www.mrc.uidaho.edu/mrc/people/jff/digital/MIPSir.html">MIPS reference</a></li>
<li><a  class="external text" title="http://www.cpu-collection.de/?tn=1&amp;l0=cl&amp;l1=MIPS%20Rx000">MIPS processor images and descriptions at cpu-collection.de</a></li>
<li><a  class="external text" title="http://chortle.ccsu.edu/AssemblyTutorial/TutorialContents.html">A programmed introduction to MIPS assembly</a></li>
<li><a  class="external text" title="http://www.cs.umd.edu/class/spring2003/cmsc311/Notes/Mips/bitshift.html">mips bitshift operators</a></li>
</ul>

<!-- 
Pre-expand include size: 1962 bytes
Post-expand include size: 92 bytes
Template argument size: 8 bytes
Maximum: 2048000 bytes
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:20170-0!1!0!default!!en!2 and timestamp 20060906011642 -->
<div class="printfooter">
Retrieved from "<a </div>
			<div id="catlinks"><p class='catlinks'><a  title="Special:Categories">Categories</a>: <span dir='ltr'><a  title="Category:Instruction processing">Instruction processing</a></span> | <span dir='ltr'><a  title="Category:Microprocessors">Microprocessors</a></span> | <span dir='ltr'><a  title="Category:Windows NT">Windows NT</a></span></p></div>			<!-- end content -->
			<div class="visualClear"></div>
		</div>
	</div>
		</div>
		<div id="column-one">
	<div id="p-cactions" class="portlet">
		<h5>Views</h5>
		<ul>
				 <li id="ca-nstab-main" class="selected"><a href="/wiki/MIPS_architecture.html">Article</a></li>
				 <li id="ca-talk"><a >Discussion</a></li>
				 <li id="ca-edit"><a >Edit this page</a></li>
				 <li id="ca-history"><a >History</a></li>
		</ul>
	</div>
	<div class="portlet" id="p-personal">
		<h5>Personal tools</h5>
		<div class="pBody">
			<ul>
				<li id="pt-login"><a >Sign in / create account</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-logo">
		<a style="background-image: url(/images/wiki-en.png);" href="/wiki/Main_Page.html" title="Main Page"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
		<div class='portlet' id='p-navigation'>
		<h5>Navigation</h5>
		<div class='pBody'>
			<ul>
				<li id="n-mainpage"><a href="/wiki/Main_Page.html">Main Page</a></li>
				<li id="n-portal"><a >Community Portal</a></li>
				<li id="n-Featured-articles"><a >Featured articles</a></li>
				<li id="n-currentevents"><a >Current events</a></li>
				<li id="n-recentchanges"><a >Recent changes</a></li>
				<li id="n-randompage"><a >Random article</a></li>
				<li id="n-help"><a >Help</a></li>
				<li id="n-contact"><a >Contact Wikipedia</a></li>
				<li id="n-sitesupport"><a >Donations</a></li>
			</ul>
		</div>
	</div>
		<div id="p-search" class="portlet">
		<h5><label for="searchInput">Search</label></h5>
		<div id="searchBody" class="pBody">
			<form action="/wiki/Special:Search" id="searchform"><div>
				<input id="searchInput" name="search" type="text" accesskey="f" value="" />
				<input type='submit' name="go" class="searchButton" id="searchGoButton"	value="Go" />&nbsp;
				<input type='submit' name="fulltext" class="searchButton" value="Search" />
			</div></form>
		</div>
	</div>
	<div class="portlet" id="p-tb">
		<h5>Toolbox</h5>
		<div class="pBody">
			<ul>
				<li id="t-whatlinkshere"><a >What links here</a></li>
				<li id="t-recentchangeslinked"><a >Related changes</a></li>
<li id="t-upload"><a >Upload file</a></li>
<li id="t-specialpages"><a >Special pages</a></li>
				<li id="t-print"><a >Printable version</a></li>				<li id="t-permalink"><a >Permanent link</a></li><li id="t-cite"><a >Cite this article</a></li>			</ul>
		</div>
	</div>
	<div id="p-lang" class="portlet">
		<h5>In other languages</h5>
		<div class="pBody">
			<ul>
				<li class="interwiki-de"><a >Deutsch</a></li>
				<li class="interwiki-fi"><a >Suomi</a></li>
				<li class="interwiki-fr"><a >Français</a></li>
				<li class="interwiki-ja"><a >日本語</a></li>
				<li class="interwiki-it"><a >Italiano</a></li>
				<li class="interwiki-nl"><a >Nederlands</a></li>
				<li class="interwiki-pl"><a >Polski</a></li>
				<li class="interwiki-ru"><a >Русский</a></li>
				<li class="interwiki-tr"><a >Türkçe</a></li>
			</ul>
		</div>
	</div>
		</div><!-- end of the left (by default at least) column -->
			<div class="visualClear"></div>
			<div id="footer">
				<div id="f-poweredbyico"><a ><img src="/skins-1.5/common/images/poweredby_mediawiki_88x31.png" alt="MediaWiki" /></a></div>
				<div id="f-copyrightico"><a ><img src="/images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>
			<ul id="f-list">
				<li id="lastmod"> This page was last modified 18:10, 30 August 2006.</li>
				<li id="copyright">All text is available under the terms of the <a class='internal'  title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal'  title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the Wikimedia Foundation, Inc.<br /></li>
				<li id="privacy"><a  title="wikimedia:Privacy policy">Privacy policy</a></li>
				<li id="about"><a  title="Wikipedia:About">About Wikipedia</a></li>
				<li id="disclaimer"><a  title="Wikipedia:General disclaimer">Disclaimers</a></li>
			</ul>
		</div>
		
	
		<script type="text/javascript">if (window.runOnloadHook) runOnloadHook();</script>
</div>
<!-- Served by srv71 in 0.075 secs. --></body></html>
