<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 122.828 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;blind-axi-split.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 10.07 seconds. CPU system time: 1.41 seconds. Elapsed time: 9.76 seconds; current allocated memory: 123.484 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-279]" key="HLS 214-279" tag="" content="Initial Interval estimation mode is set into default." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-284]" key="HLS 214-284" tag="" content="Auto array partition mode is set into default." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:283:50)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:286:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:285:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:285:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:284:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:284:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:304:51)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:307:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:306:68)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:306:37)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:305:40)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:305:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;&amp;)&apos; into &apos;blind_axi_split_module(hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; (blind-axi-split.cpp:15:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; into &apos;blind_axi_split_module(hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; (blind-axi-split.cpp:24:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; into &apos;blind_axi_split_module(hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; (blind-axi-split.cpp:23:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Starting automatic array partition analysis..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 5.77 seconds. CPU system time: 0.76 seconds. Elapsed time: 6.55 seconds; current allocated memory: 125.633 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 125.635 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 133.750 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.28 seconds; current allocated memory: 144.991 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 177.326 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 175.025 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;blind_axi_split_module&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;blind_axi_split_module&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;blind_axi_split_module&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, function &apos;blind_axi_split_module&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 175.234 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 175.387 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;blind_axi_split_module&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;blind_axi_split_module/in0_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;blind_axi_split_module/in0_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;blind_axi_split_module/in0_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;blind_axi_split_module/in0_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;blind_axi_split_module/out0_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;blind_axi_split_module/out0_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;blind_axi_split_module/out0_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;blind_axi_split_module/out0_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;blind_axi_split_module/out1_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;blind_axi_split_module/out1_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;blind_axi_split_module/out1_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;blind_axi_split_module/out1_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;blind_axi_split_module&apos; to &apos;ap_ctrl_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;blind_axi_split_module&apos; pipeline &apos;blind_axi_split_module&apos; pipeline type &apos;function pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;blind_axi_split_module&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 175.888 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 177.890 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 180.053 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for blind_axi_split_module." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for blind_axi_split_module." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 0.00 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 17.78 seconds. CPU system time: 2.39 seconds. Elapsed time: 18.46 seconds; current allocated memory: 180.039 MB." resolution=""/>
</Messages>
