<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/impl/gwsynthesis/vgaminikbd.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/vgaminikbd.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/vgaminikbd.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Aug  3 13:06:16 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1973</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>974</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clkin</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clkin_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>uclockGen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>uclockGen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>uclockGen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>125.000</td>
<td>8.000
<td>0.000</td>
<td>62.500</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>24.000(MHz)</td>
<td>44.057(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clkin!</h4>
<h4>No timing paths to get frequency of uclockGen/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of uclockGen/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of uclockGen/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clkin</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkin</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>18.969</td>
<td>uvga/currentCursorCol_1_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[3]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>22.650</td>
</tr>
<tr>
<td>2</td>
<td>19.312</td>
<td>uvga/currentCursorCol_1_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[2]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>22.307</td>
</tr>
<tr>
<td>3</td>
<td>20.026</td>
<td>uvga/currentCursorCol_1_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_0/AD[2]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>21.593</td>
</tr>
<tr>
<td>4</td>
<td>20.216</td>
<td>uvga/currentCursorCol_1_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_0/AD[3]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>21.403</td>
</tr>
<tr>
<td>5</td>
<td>22.155</td>
<td>uvga/currentCursorCol_1_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[7]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>19.464</td>
</tr>
<tr>
<td>6</td>
<td>22.947</td>
<td>uvga/currentCursorCol_1_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[6]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>18.672</td>
</tr>
<tr>
<td>7</td>
<td>23.095</td>
<td>uvga/currentCursorCol_1_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[10]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>18.524</td>
</tr>
<tr>
<td>8</td>
<td>23.354</td>
<td>uvga/currentCursorCol_1_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[4]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>18.265</td>
</tr>
<tr>
<td>9</td>
<td>23.383</td>
<td>uvga/currentCursorCol_1_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_0/AD[7]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>18.236</td>
</tr>
<tr>
<td>10</td>
<td>23.735</td>
<td>uvga/currentCursorCol_1_s0/Q</td>
<td>uvga/rowDMARdCol_1_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.492</td>
</tr>
<tr>
<td>11</td>
<td>23.868</td>
<td>uvga/inputCmdMemWrData_7_s0/Q</td>
<td>uvga/rowDMARdCol_6_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.751</td>
</tr>
<tr>
<td>12</td>
<td>23.938</td>
<td>uvga/currentCursorCol_1_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[5]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.681</td>
</tr>
<tr>
<td>13</td>
<td>24.044</td>
<td>uvga/currentCursorCol_1_s0/Q</td>
<td>uvga/rowDMARdCol_6_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.183</td>
</tr>
<tr>
<td>14</td>
<td>24.086</td>
<td>uvga/currentCursorCol_1_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[12]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.533</td>
</tr>
<tr>
<td>15</td>
<td>24.272</td>
<td>uvga/inputCmdMemWrData_7_s0/Q</td>
<td>uvga/rowDMARdCol_5_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.347</td>
</tr>
<tr>
<td>16</td>
<td>24.327</td>
<td>uvga/currentCursorCol_1_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[13]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.292</td>
</tr>
<tr>
<td>17</td>
<td>24.343</td>
<td>uvga/currentCursorCol_1_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_0/AD[10]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.276</td>
</tr>
<tr>
<td>18</td>
<td>24.371</td>
<td>uvga/currentCursorCol_1_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_0/AD[6]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.248</td>
</tr>
<tr>
<td>19</td>
<td>24.414</td>
<td>uvga/currentCursorCol_1_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[11]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.205</td>
</tr>
<tr>
<td>20</td>
<td>24.617</td>
<td>uvga/currentCursorCol_1_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[9]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.002</td>
</tr>
<tr>
<td>21</td>
<td>24.634</td>
<td>uvga/currentCursorCol_1_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_0/AD[9]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.985</td>
</tr>
<tr>
<td>22</td>
<td>24.682</td>
<td>uvga/inputCmdMemWrData_7_s0/Q</td>
<td>uvga/rowDMARdCol_4_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.937</td>
</tr>
<tr>
<td>23</td>
<td>24.817</td>
<td>uvga/currentCursorCol_1_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[8]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.802</td>
</tr>
<tr>
<td>24</td>
<td>24.838</td>
<td>uvga/currentCursorCol_1_s0/Q</td>
<td>uvga/currentCursorRow_4_s0/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.781</td>
</tr>
<tr>
<td>25</td>
<td>24.967</td>
<td>uvga/currentCursorCol_1_s0/Q</td>
<td>uvga/rowDMARdCol_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.260</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.627</td>
<td>uvga/scanningCurrentCursorCell_r1_s0/Q</td>
<td>uvga/scanningCurrentCursorCell_r2_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.627</td>
</tr>
<tr>
<td>2</td>
<td>0.627</td>
<td>uvga/hsync_r1_s0/Q</td>
<td>uvga/hsync_r2_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.627</td>
</tr>
<tr>
<td>3</td>
<td>0.627</td>
<td>uvga/charWidthCounter_r0_1_s0/Q</td>
<td>uvga/charWidthCounter_r1_1_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.627</td>
</tr>
<tr>
<td>4</td>
<td>0.628</td>
<td>ukbd/ps2kbd/data_shift_reg_5_s0/Q</td>
<td>ukbd/ps2kbd/data_shift_reg_4_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.628</td>
</tr>
<tr>
<td>5</td>
<td>0.628</td>
<td>ukbd/ps2kbd/data_shift_reg_7_s0/Q</td>
<td>ukbd/ps2kbd/data_shift_reg_6_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.628</td>
</tr>
<tr>
<td>6</td>
<td>0.647</td>
<td>uvga/uheartbeat/heartbeatCounter_1_s1/Q</td>
<td>uvga/uheartbeat/userResetn_s1/SET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.661</td>
</tr>
<tr>
<td>7</td>
<td>0.778</td>
<td>uvga/ucharbufinit/initData_4_s1/Q</td>
<td>uvga/ucharbufinit/initData_4_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>8</td>
<td>0.778</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1/Q</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>9</td>
<td>0.778</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0/Q</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>10</td>
<td>0.778</td>
<td>uvga/cursorInvisible_s1/Q</td>
<td>uvga/cursorInvisible_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>11</td>
<td>0.778</td>
<td>uvga/charWidthCounter_2_s0/Q</td>
<td>uvga/charWidthCounter_2_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>12</td>
<td>0.778</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>13</td>
<td>0.778</td>
<td>uansiesc/ansiEscDebug_s2/Q</td>
<td>uansiesc/ansiEscDebug_s2/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>14</td>
<td>0.778</td>
<td>uuart0/rxClockDividerReg_2_s1/Q</td>
<td>uuart0/rxClockDividerReg_2_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>15</td>
<td>0.778</td>
<td>uuart0/rxClockDividerReg_12_s1/Q</td>
<td>uuart0/rxClockDividerReg_12_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>16</td>
<td>0.778</td>
<td>uuart0/rxClockDividerReg_17_s1/Q</td>
<td>uuart0/rxClockDividerReg_17_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>17</td>
<td>0.778</td>
<td>uuart0/rxClockDividerReg_19_s1/Q</td>
<td>uuart0/rxClockDividerReg_19_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>18</td>
<td>0.778</td>
<td>uuart0/txClockDividerReg_5_s1/Q</td>
<td>uuart0/txClockDividerReg_5_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>19</td>
<td>0.778</td>
<td>uuart0/txClockDividerReg_6_s1/Q</td>
<td>uuart0/txClockDividerReg_6_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>20</td>
<td>0.778</td>
<td>uuart0/txClockDividerReg_10_s1/Q</td>
<td>uuart0/txClockDividerReg_10_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>21</td>
<td>0.778</td>
<td>uuart0/txClockDividerReg_13_s1/Q</td>
<td>uuart0/txClockDividerReg_13_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>22</td>
<td>0.778</td>
<td>uuart0/txClockDividerReg_17_s1/Q</td>
<td>uuart0/txClockDividerReg_17_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>23</td>
<td>0.778</td>
<td>uuart0/rxClockDividerReg_8_s1/Q</td>
<td>uuart0/rxClockDividerReg_8_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>24</td>
<td>0.778</td>
<td>ukbd/ps2kbd/data_count_2_s1/Q</td>
<td>ukbd/ps2kbd/data_count_2_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>25</td>
<td>0.778</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Empty_s0/PRESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>2</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>3</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Full_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>4</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>5</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>6</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>7</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>8</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>9</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>10</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>11</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>12</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>13</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>14</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>15</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>16</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>17</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/Empty_s0/PRESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>18</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>19</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/Full_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>20</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>21</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>22</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>23</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>24</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
<tr>
<td>25</td>
<td>39.117</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.502</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Empty_s0/PRESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>2</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>3</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Full_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>4</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>5</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>6</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>7</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>8</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>9</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>10</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>11</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>12</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>13</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>14</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>15</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>16</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>17</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/Empty_s0/PRESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>18</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>19</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/Full_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>20</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>21</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>22</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>23</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>24</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
<tr>
<td>25</td>
<td>1.763</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.776</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukdA/keyOut_s0</td>
</tr>
<tr>
<td>2</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukdB/keyOut_s0</td>
</tr>
<tr>
<td>3</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/skipNextCode_s0</td>
</tr>
<tr>
<td>4</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/kbdDataValid_s0</td>
</tr>
<tr>
<td>5</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/ufifo/fifo_sc_inst/mem_mem_RAMREG_3_G[4]_s0</td>
</tr>
<tr>
<td>7</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uuart0/txClockDividerReg_19_s1</td>
</tr>
<tr>
<td>8</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uvga/inputCmdMemWrData_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uvga/inputCmdMemWrData_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uuart0/rxClockDividerReg_0_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>uvga/currentCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>3.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td>uvga/inputCmdScrollUp_s7/I1</td>
</tr>
<tr>
<td>8.397</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s7/F</td>
</tr>
<tr>
<td>10.559</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/inputCmdScrollUp_s10/I1</td>
</tr>
<tr>
<td>11.688</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s10/F</td>
</tr>
<tr>
<td>12.164</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[3][B]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>13.299</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R3C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>14.231</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>15.367</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>17.209</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>uvga/n1208_s0/I2</td>
</tr>
<tr>
<td>18.418</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C7[2][B]</td>
<td style=" background: #97FFFF;">uvga/n1208_s0/F</td>
</tr>
<tr>
<td>25.366</td>
<td>6.948</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.817, 25.681%; route: 16.329, 72.093%; tC2Q: 0.504, 2.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>uvga/currentCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>3.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td>uvga/inputCmdScrollUp_s7/I1</td>
</tr>
<tr>
<td>8.397</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s7/F</td>
</tr>
<tr>
<td>10.559</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/inputCmdScrollUp_s10/I1</td>
</tr>
<tr>
<td>11.688</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s10/F</td>
</tr>
<tr>
<td>12.164</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[3][B]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>13.299</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R3C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>14.231</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>15.367</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>17.762</td>
<td>2.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][B]</td>
<td>uvga/n1209_s0/I2</td>
</tr>
<tr>
<td>18.971</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C5[0][B]</td>
<td style=" background: #97FFFF;">uvga/n1209_s0/F</td>
</tr>
<tr>
<td>25.023</td>
<td>6.052</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.817, 26.076%; route: 15.986, 71.664%; tC2Q: 0.504, 2.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>uvga/currentCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>3.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td>uvga/inputCmdScrollUp_s7/I1</td>
</tr>
<tr>
<td>8.397</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s7/F</td>
</tr>
<tr>
<td>10.559</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/inputCmdScrollUp_s10/I1</td>
</tr>
<tr>
<td>11.688</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s10/F</td>
</tr>
<tr>
<td>12.164</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[3][B]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>13.299</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R3C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>14.231</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>15.367</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>17.762</td>
<td>2.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][B]</td>
<td>uvga/n1209_s0/I2</td>
</tr>
<tr>
<td>18.971</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C5[0][B]</td>
<td style=" background: #97FFFF;">uvga/n1209_s0/F</td>
</tr>
<tr>
<td>24.309</td>
<td>5.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_0/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.817, 26.938%; route: 15.272, 70.727%; tC2Q: 0.504, 2.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>uvga/currentCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>3.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td>uvga/inputCmdScrollUp_s7/I1</td>
</tr>
<tr>
<td>8.397</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s7/F</td>
</tr>
<tr>
<td>10.559</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/inputCmdScrollUp_s10/I1</td>
</tr>
<tr>
<td>11.688</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s10/F</td>
</tr>
<tr>
<td>12.164</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[3][B]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>13.299</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R3C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>14.231</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>15.367</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>17.209</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>uvga/n1208_s0/I2</td>
</tr>
<tr>
<td>18.418</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C7[2][B]</td>
<td style=" background: #97FFFF;">uvga/n1208_s0/F</td>
</tr>
<tr>
<td>24.119</td>
<td>5.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_0/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.817, 27.177%; route: 15.082, 70.467%; tC2Q: 0.504, 2.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>uvga/currentCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>3.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td>uvga/inputCmdScrollUp_s7/I1</td>
</tr>
<tr>
<td>8.397</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s7/F</td>
</tr>
<tr>
<td>10.559</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/inputCmdScrollUp_s10/I1</td>
</tr>
<tr>
<td>11.688</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s10/F</td>
</tr>
<tr>
<td>12.164</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[3][B]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>13.299</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R3C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>14.231</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>15.367</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>16.312</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[2][A]</td>
<td>uvga/n1204_s2/I2</td>
</tr>
<tr>
<td>17.001</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C8[2][A]</td>
<td style=" background: #97FFFF;">uvga/n1204_s2/F</td>
</tr>
<tr>
<td>18.073</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][B]</td>
<td>uvga/n1204_s0/I2</td>
</tr>
<tr>
<td>18.977</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1204_s0/F</td>
</tr>
<tr>
<td>22.180</td>
<td>3.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.201, 31.857%; route: 12.760, 65.553%; tC2Q: 0.504, 2.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>uvga/currentCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>3.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td>uvga/inputCmdScrollUp_s7/I1</td>
</tr>
<tr>
<td>8.397</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s7/F</td>
</tr>
<tr>
<td>10.559</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/inputCmdScrollUp_s10/I1</td>
</tr>
<tr>
<td>11.688</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s10/F</td>
</tr>
<tr>
<td>12.164</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[3][B]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>13.299</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R3C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>14.231</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>15.367</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>17.931</td>
<td>2.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>uvga/n1205_s0/I2</td>
</tr>
<tr>
<td>19.067</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">uvga/n1205_s0/F</td>
</tr>
<tr>
<td>21.387</td>
<td>2.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.743, 30.758%; route: 12.425, 66.542%; tC2Q: 0.504, 2.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>uvga/currentCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>3.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td>uvga/inputCmdScrollUp_s7/I1</td>
</tr>
<tr>
<td>8.397</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s7/F</td>
</tr>
<tr>
<td>10.559</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/inputCmdScrollUp_s10/I1</td>
</tr>
<tr>
<td>11.688</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s10/F</td>
</tr>
<tr>
<td>12.164</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[3][B]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>13.299</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R3C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>14.231</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>15.367</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>16.307</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[3][A]</td>
<td>uvga/n1201_s2/I2</td>
</tr>
<tr>
<td>16.996</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1201_s2/F</td>
</tr>
<tr>
<td>17.881</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>uvga/n1201_s0/I2</td>
</tr>
<tr>
<td>18.569</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">uvga/n1201_s0/F</td>
</tr>
<tr>
<td>21.239</td>
<td>2.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.985, 32.311%; route: 12.034, 64.967%; tC2Q: 0.504, 2.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>uvga/currentCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>3.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td>uvga/inputCmdScrollUp_s7/I1</td>
</tr>
<tr>
<td>8.397</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s7/F</td>
</tr>
<tr>
<td>10.559</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/inputCmdScrollUp_s10/I1</td>
</tr>
<tr>
<td>11.688</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s10/F</td>
</tr>
<tr>
<td>12.164</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[3][B]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>13.299</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R3C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>14.231</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>15.367</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>16.855</td>
<td>1.489</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td>uvga/n1207_s0/I2</td>
</tr>
<tr>
<td>17.759</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">uvga/n1207_s0/F</td>
</tr>
<tr>
<td>20.980</td>
<td>3.221</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.512, 30.179%; route: 12.249, 67.061%; tC2Q: 0.504, 2.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>uvga/currentCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>3.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td>uvga/inputCmdScrollUp_s7/I1</td>
</tr>
<tr>
<td>8.397</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s7/F</td>
</tr>
<tr>
<td>10.559</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/inputCmdScrollUp_s10/I1</td>
</tr>
<tr>
<td>11.688</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s10/F</td>
</tr>
<tr>
<td>12.164</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[3][B]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>13.299</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R3C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>14.231</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>15.367</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>16.312</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[2][A]</td>
<td>uvga/n1204_s2/I2</td>
</tr>
<tr>
<td>17.001</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C8[2][A]</td>
<td style=" background: #97FFFF;">uvga/n1204_s2/F</td>
</tr>
<tr>
<td>18.073</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][B]</td>
<td>uvga/n1204_s0/I2</td>
</tr>
<tr>
<td>18.977</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1204_s0/F</td>
</tr>
<tr>
<td>20.951</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_0/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.201, 34.003%; route: 11.531, 63.232%; tC2Q: 0.504, 2.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/rowDMARdCol_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>uvga/currentCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>3.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td>uvga/inputCmdScrollUp_s7/I1</td>
</tr>
<tr>
<td>8.397</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s7/F</td>
</tr>
<tr>
<td>10.559</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/inputCmdScrollUp_s10/I1</td>
</tr>
<tr>
<td>11.694</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s10/F</td>
</tr>
<tr>
<td>13.161</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>uvga/nextRowDMARdCol_3_s38/I0</td>
</tr>
<tr>
<td>13.849</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_3_s38/F</td>
</tr>
<tr>
<td>13.861</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td>uvga/nextRowDMARdCol_3_s45/I3</td>
</tr>
<tr>
<td>14.550</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_3_s45/F</td>
</tr>
<tr>
<td>17.945</td>
<td>3.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C3[1][A]</td>
<td>uvga/nextRowDMARdCol_1_s34/I2</td>
</tr>
<tr>
<td>18.634</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C3[1][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_1_s34/F</td>
</tr>
<tr>
<td>19.518</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[1][B]</td>
<td>uvga/nextRowDMARdCol_1_s32/I1</td>
</tr>
<tr>
<td>20.207</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C2[1][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_1_s32/F</td>
</tr>
<tr>
<td>20.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[1][B]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][B]</td>
<td>uvga/rowDMARdCol_1_s1/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C2[1][B]</td>
<td>uvga/rowDMARdCol_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.099, 29.148%; route: 11.889, 67.969%; tC2Q: 0.504, 2.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/rowDMARdCol_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>uvga/inputCmdMemWrData_7_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R4C11[0][B]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_7_s0/Q</td>
</tr>
<tr>
<td>4.120</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>uvga/inputCmdInsertToggle_s2/I2</td>
</tr>
<tr>
<td>5.329</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdInsertToggle_s2/F</td>
</tr>
<tr>
<td>8.537</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C8[3][B]</td>
<td>uvga/inputCmdScrollUp_s2/I1</td>
</tr>
<tr>
<td>9.441</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R10C8[3][B]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s2/F</td>
</tr>
<tr>
<td>11.423</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][B]</td>
<td>uvga/nextRowDMARdCol_3_s37/I1</td>
</tr>
<tr>
<td>12.558</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_3_s37/F</td>
</tr>
<tr>
<td>13.989</td>
<td>1.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uvga/nextRowDMARdCol_5_s47/I3</td>
</tr>
<tr>
<td>14.677</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_5_s47/F</td>
</tr>
<tr>
<td>16.843</td>
<td>2.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td>uvga/rowDMARdCol_5_s6/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R9C5[3][B]</td>
<td style=" background: #97FFFF;">uvga/rowDMARdCol_5_s6/F</td>
</tr>
<tr>
<td>20.466</td>
<td>2.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td>uvga/rowDMARdCol_6_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[0][B]</td>
<td>uvga/rowDMARdCol_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.066, 28.536%; route: 12.181, 68.623%; tC2Q: 0.504, 2.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>uvga/currentCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>3.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td>uvga/inputCmdScrollUp_s7/I1</td>
</tr>
<tr>
<td>8.397</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s7/F</td>
</tr>
<tr>
<td>10.559</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/inputCmdScrollUp_s10/I1</td>
</tr>
<tr>
<td>11.688</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s10/F</td>
</tr>
<tr>
<td>12.164</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[3][B]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>13.299</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R3C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>14.231</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>15.367</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>17.388</td>
<td>2.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td>uvga/n1206_s0/I2</td>
</tr>
<tr>
<td>18.077</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n1206_s0/F</td>
</tr>
<tr>
<td>20.396</td>
<td>2.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.297, 29.956%; route: 11.880, 67.192%; tC2Q: 0.504, 2.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/rowDMARdCol_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>uvga/currentCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>3.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td>uvga/inputCmdScrollUp_s7/I1</td>
</tr>
<tr>
<td>8.397</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s7/F</td>
</tr>
<tr>
<td>10.559</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/inputCmdScrollUp_s10/I1</td>
</tr>
<tr>
<td>11.694</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s10/F</td>
</tr>
<tr>
<td>13.161</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>uvga/nextRowDMARdCol_3_s38/I0</td>
</tr>
<tr>
<td>13.849</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_3_s38/F</td>
</tr>
<tr>
<td>13.861</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td>uvga/nextRowDMARdCol_3_s45/I3</td>
</tr>
<tr>
<td>14.550</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_3_s45/F</td>
</tr>
<tr>
<td>17.062</td>
<td>2.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[3][A]</td>
<td>uvga/nextRowDMARdCol_6_s40/I1</td>
</tr>
<tr>
<td>18.229</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C4[3][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_6_s40/F</td>
</tr>
<tr>
<td>18.690</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td>uvga/nextRowDMARdCol_6_s39/I1</td>
</tr>
<tr>
<td>19.899</td>
<td>1.209</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_6_s39/F</td>
</tr>
<tr>
<td>19.899</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td>uvga/rowDMARdCol_6_s1/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[0][B]</td>
<td>uvga/rowDMARdCol_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.097, 35.484%; route: 10.582, 61.582%; tC2Q: 0.504, 2.934%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>uvga/currentCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>3.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td>uvga/inputCmdScrollUp_s7/I1</td>
</tr>
<tr>
<td>8.397</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s7/F</td>
</tr>
<tr>
<td>10.559</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/inputCmdScrollUp_s10/I1</td>
</tr>
<tr>
<td>11.688</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s10/F</td>
</tr>
<tr>
<td>12.164</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[3][B]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>13.299</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R3C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>14.231</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>15.360</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R3C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>15.840</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td>uvga/n1199_s2/I2</td>
</tr>
<tr>
<td>16.529</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td style=" background: #97FFFF;">uvga/n1199_s2/F</td>
</tr>
<tr>
<td>16.535</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td>uvga/n1199_s0/I2</td>
</tr>
<tr>
<td>17.744</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C8[2][A]</td>
<td style=" background: #97FFFF;">uvga/n1199_s0/F</td>
</tr>
<tr>
<td>20.249</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.499, 37.065%; route: 10.531, 60.059%; tC2Q: 0.504, 2.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/rowDMARdCol_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>uvga/inputCmdMemWrData_7_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R4C11[0][B]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_7_s0/Q</td>
</tr>
<tr>
<td>4.120</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>uvga/inputCmdInsertToggle_s2/I2</td>
</tr>
<tr>
<td>5.329</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdInsertToggle_s2/F</td>
</tr>
<tr>
<td>8.537</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C8[3][B]</td>
<td>uvga/inputCmdScrollUp_s2/I1</td>
</tr>
<tr>
<td>9.441</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R10C8[3][B]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s2/F</td>
</tr>
<tr>
<td>11.423</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][B]</td>
<td>uvga/nextRowDMARdCol_3_s37/I1</td>
</tr>
<tr>
<td>12.558</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_3_s37/F</td>
</tr>
<tr>
<td>13.989</td>
<td>1.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uvga/nextRowDMARdCol_5_s47/I3</td>
</tr>
<tr>
<td>14.677</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_5_s47/F</td>
</tr>
<tr>
<td>16.843</td>
<td>2.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td>uvga/rowDMARdCol_5_s6/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R9C5[3][B]</td>
<td style=" background: #97FFFF;">uvga/rowDMARdCol_5_s6/F</td>
</tr>
<tr>
<td>20.062</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>uvga/rowDMARdCol_5_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>uvga/rowDMARdCol_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.066, 29.202%; route: 11.777, 67.892%; tC2Q: 0.504, 2.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>uvga/currentCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>3.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td>uvga/inputCmdScrollUp_s7/I1</td>
</tr>
<tr>
<td>8.397</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s7/F</td>
</tr>
<tr>
<td>10.559</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/inputCmdScrollUp_s10/I1</td>
</tr>
<tr>
<td>11.688</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s10/F</td>
</tr>
<tr>
<td>12.164</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[3][B]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>13.299</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R3C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>14.231</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>15.360</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R3C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>15.840</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[3][B]</td>
<td>uvga/n1198_s2/I2</td>
</tr>
<tr>
<td>16.529</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C8[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1198_s2/F</td>
</tr>
<tr>
<td>16.535</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[1][A]</td>
<td>uvga/n1198_s0/I2</td>
</tr>
<tr>
<td>17.670</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C8[1][A]</td>
<td style=" background: #97FFFF;">uvga/n1198_s0/F</td>
</tr>
<tr>
<td>20.008</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.425, 37.156%; route: 10.363, 59.929%; tC2Q: 0.504, 2.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>uvga/currentCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>3.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td>uvga/inputCmdScrollUp_s7/I1</td>
</tr>
<tr>
<td>8.397</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s7/F</td>
</tr>
<tr>
<td>10.559</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/inputCmdScrollUp_s10/I1</td>
</tr>
<tr>
<td>11.688</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s10/F</td>
</tr>
<tr>
<td>12.164</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[3][B]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>13.299</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R3C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>14.231</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>15.367</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>16.307</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[3][A]</td>
<td>uvga/n1201_s2/I2</td>
</tr>
<tr>
<td>16.996</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1201_s2/F</td>
</tr>
<tr>
<td>17.881</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>uvga/n1201_s0/I2</td>
</tr>
<tr>
<td>18.569</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">uvga/n1201_s0/F</td>
</tr>
<tr>
<td>19.992</td>
<td>1.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_0/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.985, 34.643%; route: 10.787, 62.439%; tC2Q: 0.504, 2.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>uvga/currentCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>3.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td>uvga/inputCmdScrollUp_s7/I1</td>
</tr>
<tr>
<td>8.397</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s7/F</td>
</tr>
<tr>
<td>10.559</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/inputCmdScrollUp_s10/I1</td>
</tr>
<tr>
<td>11.688</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s10/F</td>
</tr>
<tr>
<td>12.164</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[3][B]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>13.299</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R3C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>14.231</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>15.367</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>17.931</td>
<td>2.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>uvga/n1205_s0/I2</td>
</tr>
<tr>
<td>19.067</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">uvga/n1205_s0/F</td>
</tr>
<tr>
<td>19.964</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_0/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.743, 33.297%; route: 11.001, 63.780%; tC2Q: 0.504, 2.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>uvga/currentCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>3.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td>uvga/inputCmdScrollUp_s7/I1</td>
</tr>
<tr>
<td>8.397</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s7/F</td>
</tr>
<tr>
<td>10.559</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/inputCmdScrollUp_s10/I1</td>
</tr>
<tr>
<td>11.688</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s10/F</td>
</tr>
<tr>
<td>12.164</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[3][B]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>13.299</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R3C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>14.231</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>15.367</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>15.379</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][A]</td>
<td>uvga/n1200_s2/I2</td>
</tr>
<tr>
<td>16.514</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1200_s2/F</td>
</tr>
<tr>
<td>16.520</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[1][B]</td>
<td>uvga/n1200_s0/I2</td>
</tr>
<tr>
<td>17.424</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C9[1][B]</td>
<td style=" background: #97FFFF;">uvga/n1200_s0/F</td>
</tr>
<tr>
<td>19.920</td>
<td>2.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.647, 38.636%; route: 10.053, 58.433%; tC2Q: 0.504, 2.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>uvga/currentCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>3.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td>uvga/inputCmdScrollUp_s7/I1</td>
</tr>
<tr>
<td>8.397</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s7/F</td>
</tr>
<tr>
<td>10.559</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/inputCmdScrollUp_s10/I1</td>
</tr>
<tr>
<td>11.688</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s10/F</td>
</tr>
<tr>
<td>12.164</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[3][B]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>13.299</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R3C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>14.231</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>15.360</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R3C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>15.840</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[0][B]</td>
<td>uvga/n1202_s2/I2</td>
</tr>
<tr>
<td>16.529</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C8[0][B]</td>
<td style=" background: #97FFFF;">uvga/n1202_s2/F</td>
</tr>
<tr>
<td>16.535</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[3][A]</td>
<td>uvga/n1202_s0/I2</td>
</tr>
<tr>
<td>17.744</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C8[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1202_s0/F</td>
</tr>
<tr>
<td>19.717</td>
<td>1.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.499, 38.225%; route: 9.999, 58.810%; tC2Q: 0.504, 2.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>uvga/currentCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>3.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td>uvga/inputCmdScrollUp_s7/I1</td>
</tr>
<tr>
<td>8.397</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s7/F</td>
</tr>
<tr>
<td>10.559</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/inputCmdScrollUp_s10/I1</td>
</tr>
<tr>
<td>11.688</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s10/F</td>
</tr>
<tr>
<td>12.164</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[3][B]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>13.299</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R3C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>14.231</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>15.360</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R3C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>15.840</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[0][B]</td>
<td>uvga/n1202_s2/I2</td>
</tr>
<tr>
<td>16.529</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C8[0][B]</td>
<td style=" background: #97FFFF;">uvga/n1202_s2/F</td>
</tr>
<tr>
<td>16.535</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[3][A]</td>
<td>uvga/n1202_s0/I2</td>
</tr>
<tr>
<td>17.744</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C8[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1202_s0/F</td>
</tr>
<tr>
<td>19.701</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_0/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.499, 38.261%; route: 9.982, 58.770%; tC2Q: 0.504, 2.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/rowDMARdCol_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>uvga/inputCmdMemWrData_7_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R4C11[0][B]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_7_s0/Q</td>
</tr>
<tr>
<td>4.120</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>uvga/inputCmdInsertToggle_s2/I2</td>
</tr>
<tr>
<td>5.329</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdInsertToggle_s2/F</td>
</tr>
<tr>
<td>8.537</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C8[3][B]</td>
<td>uvga/inputCmdScrollUp_s2/I1</td>
</tr>
<tr>
<td>9.441</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R10C8[3][B]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s2/F</td>
</tr>
<tr>
<td>11.423</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][B]</td>
<td>uvga/nextRowDMARdCol_3_s37/I1</td>
</tr>
<tr>
<td>12.558</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_3_s37/F</td>
</tr>
<tr>
<td>13.989</td>
<td>1.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uvga/nextRowDMARdCol_5_s47/I3</td>
</tr>
<tr>
<td>14.677</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_5_s47/F</td>
</tr>
<tr>
<td>16.843</td>
<td>2.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td>uvga/rowDMARdCol_5_s6/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R9C5[3][B]</td>
<td style=" background: #97FFFF;">uvga/rowDMARdCol_5_s6/F</td>
</tr>
<tr>
<td>19.653</td>
<td>1.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>uvga/rowDMARdCol_4_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>uvga/rowDMARdCol_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.066, 29.907%; route: 11.368, 67.116%; tC2Q: 0.504, 2.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>uvga/currentCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>3.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td>uvga/inputCmdScrollUp_s7/I1</td>
</tr>
<tr>
<td>8.397</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s7/F</td>
</tr>
<tr>
<td>10.559</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/inputCmdScrollUp_s10/I1</td>
</tr>
<tr>
<td>11.688</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s10/F</td>
</tr>
<tr>
<td>12.164</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[3][B]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>13.299</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R3C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>14.231</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>15.367</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>16.307</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>uvga/n1203_s2/I2</td>
</tr>
<tr>
<td>16.996</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1203_s2/F</td>
</tr>
<tr>
<td>17.002</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][B]</td>
<td>uvga/n1203_s0/I2</td>
</tr>
<tr>
<td>17.906</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C8[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1203_s0/F</td>
</tr>
<tr>
<td>19.517</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.201, 36.905%; route: 10.097, 60.094%; tC2Q: 0.504, 3.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorRow_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>uvga/currentCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>3.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td>uvga/inputCmdScrollUp_s7/I1</td>
</tr>
<tr>
<td>8.397</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s7/F</td>
</tr>
<tr>
<td>10.559</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/inputCmdScrollUp_s10/I1</td>
</tr>
<tr>
<td>11.688</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s10/F</td>
</tr>
<tr>
<td>12.164</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>uvga/scrollRow_4_s12/I3</td>
</tr>
<tr>
<td>13.299</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/scrollRow_4_s12/F</td>
</tr>
<tr>
<td>14.559</td>
<td>1.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td>uvga/currentCursorRow_4_s9/I1</td>
</tr>
<tr>
<td>15.726</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td style=" background: #97FFFF;">uvga/currentCursorRow_4_s9/F</td>
</tr>
<tr>
<td>16.187</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>uvga/currentCursorRow_4_s8/I1</td>
</tr>
<tr>
<td>16.874</td>
<td>0.688</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">uvga/currentCursorRow_4_s8/F</td>
</tr>
<tr>
<td>17.335</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[3][B]</td>
<td>uvga/currentCursorRow_4_s7/I3</td>
</tr>
<tr>
<td>18.217</td>
<td>0.882</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C8[3][B]</td>
<td style=" background: #97FFFF;">uvga/currentCursorRow_4_s7/F</td>
</tr>
<tr>
<td>19.496</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorRow_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>uvga/currentCursorRow_4_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>uvga/currentCursorRow_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.210, 37.004%; route: 10.067, 59.991%; tC2Q: 0.504, 3.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/rowDMARdCol_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>uvga/currentCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>3.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td>uvga/inputCmdScrollUp_s7/I1</td>
</tr>
<tr>
<td>8.397</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s7/F</td>
</tr>
<tr>
<td>10.559</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/inputCmdScrollUp_s10/I1</td>
</tr>
<tr>
<td>11.694</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s10/F</td>
</tr>
<tr>
<td>13.161</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>uvga/nextRowDMARdCol_3_s38/I0</td>
</tr>
<tr>
<td>13.849</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_3_s38/F</td>
</tr>
<tr>
<td>13.861</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][A]</td>
<td>uvga/nextRowDMAState_0_s39/I2</td>
</tr>
<tr>
<td>14.550</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMAState_0_s39/F</td>
</tr>
<tr>
<td>16.699</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[3][B]</td>
<td>uvga/nextRowDMARdCol_0_s35/I0</td>
</tr>
<tr>
<td>17.834</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[3][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_0_s35/F</td>
</tr>
<tr>
<td>17.840</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td>uvga/nextRowDMARdCol_0_s34/I1</td>
</tr>
<tr>
<td>18.975</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_0_s34/F</td>
</tr>
<tr>
<td>18.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td>uvga/rowDMARdCol_0_s1/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C3[0][B]</td>
<td>uvga/rowDMARdCol_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.992, 36.849%; route: 9.764, 60.050%; tC2Q: 0.504, 3.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scanningCurrentCursorCell_r1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/scanningCurrentCursorCell_r2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>uvga/scanningCurrentCursorCell_r1_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">uvga/scanningCurrentCursorCell_r1_s0/Q</td>
</tr>
<tr>
<td>3.277</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" font-weight:bold;">uvga/scanningCurrentCursorCell_r2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>uvga/scanningCurrentCursorCell_r2_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>uvga/scanningCurrentCursorCell_r2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 41.492%; tC2Q: 0.367, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/hsync_r1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/hsync_r2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>uvga/hsync_r1_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" font-weight:bold;">uvga/hsync_r1_s0/Q</td>
</tr>
<tr>
<td>3.277</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">uvga/hsync_r2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>uvga/hsync_r2_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>uvga/hsync_r2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 41.492%; tC2Q: 0.367, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/charWidthCounter_r0_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/charWidthCounter_r1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>uvga/charWidthCounter_r0_1_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td style=" font-weight:bold;">uvga/charWidthCounter_r0_1_s0/Q</td>
</tr>
<tr>
<td>3.277</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td style=" font-weight:bold;">uvga/charWidthCounter_r1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>uvga/charWidthCounter_r1_1_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>uvga/charWidthCounter_r1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 41.492%; tC2Q: 0.367, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>ukbd/ps2kbd/data_shift_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ps2kbd/data_shift_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][B]</td>
<td>ukbd/ps2kbd/data_shift_reg_5_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C14[2][B]</td>
<td style=" font-weight:bold;">ukbd/ps2kbd/data_shift_reg_5_s0/Q</td>
</tr>
<tr>
<td>3.278</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td style=" font-weight:bold;">ukbd/ps2kbd/data_shift_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td>ukbd/ps2kbd/data_shift_reg_4_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[2][A]</td>
<td>ukbd/ps2kbd/data_shift_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 41.613%; tC2Q: 0.367, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>ukbd/ps2kbd/data_shift_reg_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ps2kbd/data_shift_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>ukbd/ps2kbd/data_shift_reg_7_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">ukbd/ps2kbd/data_shift_reg_7_s0/Q</td>
</tr>
<tr>
<td>3.278</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">ukbd/ps2kbd/data_shift_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>ukbd/ps2kbd/data_shift_reg_6_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>ukbd/ps2kbd/data_shift_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 41.613%; tC2Q: 0.367, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/heartbeatCounter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>uvga/uheartbeat/heartbeatCounter_1_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C12[0][B]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/heartbeatCounter_1_s1/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.294, 44.502%; tC2Q: 0.367, 55.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharbufinit/initData_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initData_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>uvga/ucharbufinit/initData_4_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_4_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>uvga/ucharbufinit/n263_s3/I2</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n263_s3/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>uvga/ucharbufinit/initData_4_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>uvga/ucharbufinit/initData_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/heartbeatCounter_0_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/n15_s3/I2</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">uvga/uheartbeat/n15_s3/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/heartbeatCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/heartbeatCounter_3_s0/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>uvga/uheartbeat/n12_s0/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">uvga/uheartbeat/n12_s0/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/heartbeatCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/cursorInvisible_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/cursorInvisible_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>uvga/cursorInvisible_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">uvga/cursorInvisible_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>uvga/n574_s2/I0</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" background: #97FFFF;">uvga/n574_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">uvga/cursorInvisible_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>uvga/cursorInvisible_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>uvga/cursorInvisible_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/charWidthCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/charWidthCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>uvga/charWidthCounter_2_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">uvga/charWidthCounter_2_s0/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>uvga/nextCharWidthCounter_2_s0/I2</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td style=" background: #97FFFF;">uvga/nextCharWidthCounter_2_s0/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">uvga/charWidthCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>uvga/charWidthCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>uvga/charWidthCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_next_2_s2/I0</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" background: #97FFFF;">uansiesc/ufifo/fifo_sc_inst/wbin_next_2_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uansiesc/ansiEscDebug_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ansiEscDebug_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>uansiesc/ansiEscDebug_s2/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C13[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ansiEscDebug_s2/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>uansiesc/n28_s3/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">uansiesc/n28_s3/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ansiEscDebug_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>uansiesc/ansiEscDebug_s2/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>uansiesc/ansiEscDebug_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>uuart0/rxClockDividerReg_2_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C18[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_2_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>uuart0/n228_s2/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n228_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>uuart0/rxClockDividerReg_2_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>uuart0/rxClockDividerReg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>uuart0/rxClockDividerReg_12_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_12_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>uuart0/n218_s2/I1</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n218_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>uuart0/rxClockDividerReg_12_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>uuart0/rxClockDividerReg_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>uuart0/rxClockDividerReg_17_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C17[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_17_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>uuart0/n213_s2/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n213_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>uuart0/rxClockDividerReg_17_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>uuart0/rxClockDividerReg_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_19_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>uuart0/rxClockDividerReg_19_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C17[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_19_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>uuart0/n211_s2/I2</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n211_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>uuart0/rxClockDividerReg_19_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>uuart0/rxClockDividerReg_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>uuart0/txClockDividerReg_5_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C19[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_5_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>uuart0/n479_s2/I2</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n479_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>uuart0/txClockDividerReg_5_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>uuart0/txClockDividerReg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>uuart0/txClockDividerReg_6_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_6_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>uuart0/n478_s3/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n478_s3/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>uuart0/txClockDividerReg_6_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>uuart0/txClockDividerReg_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>uuart0/txClockDividerReg_10_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_10_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>uuart0/n474_s2/I0</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n474_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>uuart0/txClockDividerReg_10_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>uuart0/txClockDividerReg_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>uuart0/txClockDividerReg_13_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C19[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_13_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>uuart0/n471_s1/I1</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n471_s1/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>uuart0/txClockDividerReg_13_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>uuart0/txClockDividerReg_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>uuart0/txClockDividerReg_17_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C18[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_17_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>uuart0/n467_s1/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n467_s1/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>uuart0/txClockDividerReg_17_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>uuart0/txClockDividerReg_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>uuart0/rxClockDividerReg_8_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C18[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_8_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>uuart0/n156_s1/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n156_s1/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>uuart0/rxClockDividerReg_8_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>uuart0/rxClockDividerReg_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>ukbd/ps2kbd/data_count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ps2kbd/data_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>ukbd/ps2kbd/data_count_2_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">ukbd/ps2kbd/data_count_2_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>ukbd/ps2kbd/n50_s3/I0</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">ukbd/ps2kbd/n50_s3/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">ukbd/ps2kbd/data_count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>ukbd/ps2kbd/data_count_2_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>ukbd/ps2kbd/data_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/wbin_2_s0/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_next_2_s2/I0</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">ukbd/ufifo/fifo_sc_inst/wbin_next_2_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/wbin_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Full_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_0_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_1_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_0_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_1_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_2_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C18[1][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[1][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C18[1][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/Full_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C19[0][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_1_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[2][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[2][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_0_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C19[2][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_1_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C18[2][B]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[2][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C18[2][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 79.848%; tC2Q: 0.504, 20.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Full_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_0_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_1_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_0_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_1_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_2_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[1][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[1][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C18[1][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/Full_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[0][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_1_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[2][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[2][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_0_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C19[2][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_1_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[2][B]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[2][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C18[2][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 79.359%; tC2Q: 0.367, 20.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukdA/keyOut_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukdA/keyOut_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukdA/keyOut_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukdB/keyOut_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukdB/keyOut_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukdB/keyOut_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukbd/skipNextCode_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/skipNextCode_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/skipNextCode_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukbd/kbdDataValid_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/kbdDataValid_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/kbdDataValid_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukbd/ufifo/fifo_sc_inst/mem_mem_RAMREG_3_G[4]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/ufifo/fifo_sc_inst/mem_mem_RAMREG_3_G[4]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/ufifo/fifo_sc_inst/mem_mem_RAMREG_3_G[4]_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uuart0/txClockDividerReg_19_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>uuart0/txClockDividerReg_19_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>uuart0/txClockDividerReg_19_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uvga/inputCmdMemWrData_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>uvga/inputCmdMemWrData_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>uvga/inputCmdMemWrData_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uvga/inputCmdMemWrData_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>uvga/inputCmdMemWrData_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>uvga/inputCmdMemWrData_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uuart0/rxClockDividerReg_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>uuart0/rxClockDividerReg_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>uuart0/rxClockDividerReg_0_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>384</td>
<td>clk</td>
<td>18.969</td>
<td>0.289</td>
</tr>
<tr>
<td>162</td>
<td>userResetn</td>
<td>34.202</td>
<td>2.531</td>
</tr>
<tr>
<td>39</td>
<td>uvga/rowDMAState[2]</td>
<td>20.948</td>
<td>2.723</td>
</tr>
<tr>
<td>39</td>
<td>uvga/rowDMAState[3]</td>
<td>21.244</td>
<td>1.822</td>
</tr>
<tr>
<td>35</td>
<td>uvga/n544_4</td>
<td>24.457</td>
<td>4.322</td>
</tr>
<tr>
<td>34</td>
<td>uvga/rowDMAState[0]</td>
<td>23.541</td>
<td>2.545</td>
</tr>
<tr>
<td>32</td>
<td>uvga/inputCmdMemWrData[2]</td>
<td>26.511</td>
<td>3.982</td>
</tr>
<tr>
<td>29</td>
<td>uvga/rowDMAState[1]</td>
<td>22.996</td>
<td>2.559</td>
</tr>
<tr>
<td>26</td>
<td>uvga/inputCmdMemWrData[1]</td>
<td>26.253</td>
<td>2.691</td>
</tr>
<tr>
<td>25</td>
<td>uvga/inputCmdMemWrData[0]</td>
<td>25.557</td>
<td>2.872</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C14</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
