module fir_top
(
	CLK, RSTn, Sin6K_Out, Sin24K_Out, data_in, data_out, DA_CLK, DA_A, Buzzer_Out
);
	 input CLK;
	 input RSTn;			//SW0
	 
	 output [9:0]Sin6K_Out;	 
	 output [9:0]Sin24K_Out;
	 output [10:0]data_in;
	
   output DA_CLK; 
   output [7:0]DA_A;

   output Buzzer_Out = 1'b1;  	
/***************************/	 	 
/*	dds_module U1
	(
		.CLK( CLK ) ,	 
		.RSTn( RSTn ) , 
		.Sin6K_Out( Sin6K_Out ) ,	// output - to top
		.Sin12K_Out( Sin12K_Out ) 	// output - to top
	);	 */
	
	 assign data_in = Sin6K_Out + Sin24K_Out;

	dds_module U1
	(
		.CLK(CLK) ,	// input  CLK_sig
		.RSTn(RSTn) ,	// input  RSTn_sig
		.Sin6K_Out(Sin6K_Out) ,	// output [9:0] Sin6K_Out_sig
		.Sin24K_Out(Sin24K_Out ) 	// output [9:0] Sin24K_Out_sig
	);	 		
/***********************************/
   wire CLK_1M;	 
	pll_1M	U2
	(
		.inclk0 ( CLK ),
		.c0 ( CLK_1M )
	);	 
/***********************************/
	wire CLK_70K;
	pll_70k	U5 
	(
		.inclk0 ( CLK ),
		.c0 ( CLK_70K )
	);

/*********************************/	
	wire CLK_30K;	
	pll_30k	U4
	(
		.inclk0 ( CLK ),
		.c0 ( CLK_30K )
	);
/******************************/
	wire [10:0]sink_data;
	assign sink_data = data_in;
	output [25:0]data_out;
	
	wire ast_sink_valid = 1'b1;
	wire ast_source_ready = 1'b1;
	wire [1:0]ast_sink_error = 2'b0;
	
	wire ast_sink_ready;
	wire ast_source_valid;
	wire [1:0]ast_source_error;
	
	low_pass_filter1 U3
	(
		.clk(CLK_70K) ,	// input  clk_sig
		.reset_n(RSTn) ,	// input  reset_n_sig
		.ast_sink_data(data_in) ,	// input [10:0] ast_sink_data_sig
		.ast_sink_valid(ast_sink_valid) ,	// input  ast_sink_valid_sig
		.ast_source_ready(ast_source_ready) ,	// input  ast_source_ready_sig
		.ast_sink_error(ast_sink_error) ,	// input [1:0] ast_sink_error_sig
		.ast_source_data(data_out) ,	// output [25:0] ast_source_data_sig
		.ast_sink_ready(ast_sink_ready_sig) ,	// output  ast_sink_ready_sig
		.ast_source_valid(ast_source_valid) ,	// output  ast_source_valid_sig
		.ast_source_error(ast_source_error) 	// output [1:0] ast_source_error_sig
	);

/*	
low_pass_filter U3
(
	.clk(CLK_30K) ,	// input  clk_sig
	.reset_n(RSTn) ,	// input  reset_n_sig
	.ast_sink_data(data_in) ,	// input [10:0] ast_sink_data_sig
	.ast_sink_valid(ast_sink_valid) ,	// input  ast_sink_valid_sig
	.ast_source_ready(ast_source_ready) ,	// input  ast_source_ready_sig
	.ast_sink_error(ast_sink_error) ,	// input [1:0] ast_sink_error_sig
	.ast_source_data(data_out) ,	// output [25:0] ast_source_data_sig
	.ast_sink_ready(ast_sink_ready) ,	// output  ast_sink_ready_sig
	.ast_source_valid(ast_source_valid) ,	// output  ast_source_valid_sig
	.ast_source_error(ast_source_error) 	// output [1:0] ast_source_error_sig
);
*/
/*******************************/
	 wire [7:0]DA_Data_In;
	 
/* assign DA_Data_In = data_out[25:18];*/ 
/* assign DA_Data_In = data_in[10:3]; */
/*	assign DA_Data_In = Sin6K_Out[9:2];*/
/*	assign DA_Data_In = Sin24K_Out[9:2];*/
	assign DA_Data_In = Sin24K_Out[9:2];
	
	DA_Data_Out_module U6
(
	.CLK( CLK ) ,	 
	.RSTn( RSTn ) ,	 
	.DA_Data_In( DA_Data_In ) ,	// input [7:0] DA_Data_In_sig
	.DA_CLK( DA_CLK ) ,	// output  DA_CLK_sig
	.DA_A( DA_A ) 	// output [7:0] DA_A_sig
);

	
endmodule