
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 200 MT/s
CPU 0 runs traces/SPEC2017/600.perlbench_s-570B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000003 cycles: 2893542 heartbeat IPC: 3.45597 cumulative IPC: 3.45597 (Simulation time: 0 hr 20 min 39 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2893542 (Simulation time: 0 hr 20 min 39 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 18714769 heartbeat IPC: 0.632062 cumulative IPC: 0.632062 (Simulation time: 0 hr 39 min 57 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 35120564 heartbeat IPC: 0.609541 cumulative IPC: 0.620597 (Simulation time: 1 hr 0 min 4 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 51211271 heartbeat IPC: 0.621477 cumulative IPC: 0.62089 (Simulation time: 1 hr 19 min 11 sec) 
