#! /usr/share/iverilog-0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1f2e740 .scope module, "CPU_TEST" "CPU_TEST" 2 4;
 .timescale 0 0;
v0x1fa8c10_0 .var "CLOCK", 0 0;
v0x1fa8c90_0 .net "IC_wire", 31 0, v0x1f9c5e0_0; 1 drivers
v0x1fa8d10_0 .net "PC_wire", 31 0, v0x1fa7710_0; 1 drivers
v0x1fa8d90_0 .var "RESET", 0 0;
v0x1fa8e10_0 .net "control_memread", 0 0, v0x1f9e200_0; 1 drivers
v0x1fa8e90_0 .net "control_memwrite", 0 0, v0x1f9e3b0_0; 1 drivers
v0x1fa8f10_0 .net "mem_address", 31 0, v0x1f9db50_0; 1 drivers
v0x1fa8f90_0 .net "mem_data_in", 31 0, v0x1f9e640_0; 1 drivers
v0x1fa9010_0 .net "mem_data_out", 31 0, v0x1f9c2d0_0; 1 drivers
S_0x1f9c680 .scope module, "core" "ARM_CPU" 2 23, 3 2, S_0x1f2e740;
 .timescale 0 0;
v0x1fa4f20_0 .net "CLOCK", 0 0, v0x1fa8c10_0; 1 drivers
v0x1fa4fa0_0 .net "CONTROL_aluop", 1 0, v0x1fa3e10_0; 1 drivers
v0x1fa5070_0 .net "CONTROL_aluop_wire", 1 0, v0x1fa31b0_0; 1 drivers
v0x1fa5140_0 .net "CONTROL_alusrc", 0 0, v0x1fa3ec0_0; 1 drivers
v0x1fa5210_0 .net "CONTROL_alusrc_wire", 0 0, v0x1fa32e0_0; 1 drivers
v0x1fa52e0_0 .net "CONTROL_isUnconBranch", 0 0, v0x1fa3f70_0; 1 drivers
v0x1fa53f0_0 .net "CONTROL_isUnconBranch_wire", 0 0, v0x1fa3440_0; 1 drivers
v0x1fa54c0_0 .net "CONTROL_isZeroBranch", 0 0, v0x1fa4020_0; 1 drivers
v0x1fa55e0_0 .net "CONTROL_isZeroBranch_wire", 0 0, v0x1fa3580_0; 1 drivers
v0x1fa56b0_0 .net "CONTROL_mem2reg", 0 0, v0x1fa4100_0; 1 drivers
v0x1fa5730_0 .net "CONTROL_mem2reg_wire", 0 0, v0x1fa3700_0; 1 drivers
v0x1fa5800_0 .net "CONTROL_memRead", 0 0, v0x1fa41b0_0; 1 drivers
v0x1fa58d0_0 .net "CONTROL_memRead_wire", 0 0, v0x1fa3890_0; 1 drivers
v0x1fa59a0_0 .net "CONTROL_memwrite", 0 0, v0x1fa4230_0; 1 drivers
v0x1fa5af0_0 .net "CONTROL_memwrite_wire", 0 0, v0x1fa3a30_0; 1 drivers
v0x1fa5bc0_0 .net "CONTROL_regwrite", 0 0, v0x1fa42e0_0; 1 drivers
v0x1fa5a20_0 .net "CONTROL_regwrite_wire", 0 0, v0x1fa3be0_0; 1 drivers
v0x1fa5d70_0 .net "Control_mux_wire", 0 0, v0x1fa4560_0; 1 drivers
v0x1fa5e90_0 .net "EXMEM_alu_zero", 0 0, v0x1f9dc50_0; 1 drivers
v0x1fa5f60_0 .net "EXMEM_isUnconBranch", 0 0, v0x1f9dd80_0; 1 drivers
v0x1fa6090_0 .net "EXMEM_isZeroBranch", 0 0, v0x1f9ded0_0; 1 drivers
v0x1fa6110_0 .net "EXMEM_mem2reg", 0 0, v0x1f9e060_0; 1 drivers
v0x1fa6250_0 .net "EXMEM_regwrite", 0 0, v0x1f9e330_0; 1 drivers
v0x1fa62d0_0 .net "EXMEM_write_reg", 4 0, v0x1f9e760_0; 1 drivers
v0x1fa6190_0 .net "Forward_A", 1 0, v0x1fa03b0_0; 1 drivers
v0x1fa6420_0 .net "Forward_B", 1 0, v0x1fa0460_0; 1 drivers
v0x1fa63a0_0 .net "Hazard_IFIDWrite", 0 0, v0x1fa4980_0; 1 drivers
v0x1fa65d0_0 .net "Hazard_PCWrite", 0 0, v0x1fa47b0_0; 1 drivers
v0x1fa64a0_0 .alias "IC", 31 0, v0x1fa8c90_0;
v0x1fa6740_0 .net "IDEX_PC", 31 0, v0x1fa0eb0_0; 1 drivers
v0x1fa66a0_0 .net "IDEX_alu_control", 10 0, v0x1fa0fe0_0; 1 drivers
v0x1fa6910_0 .net "IDEX_aluop", 1 0, v0x1fa1110_0; 1 drivers
v0x1fa6810_0 .net "IDEX_alusrc", 0 0, v0x1fa1260_0; 1 drivers
v0x1fa6af0_0 .net "IDEX_forward_reg1", 4 0, v0x1fa1390_0; 1 drivers
v0x1fa69e0_0 .net "IDEX_forward_reg2", 4 0, v0x1fa14c0_0; 1 drivers
v0x1fa6ce0_0 .net "IDEX_isUnconBranch", 0 0, v0x1fa1670_0; 1 drivers
v0x1fa6bc0_0 .net "IDEX_isZeroBranch", 0 0, v0x1fa15f0_0; 1 drivers
v0x1fa6e90_0 .net "IDEX_mem2reg", 0 0, v0x1fa17a0_0; 1 drivers
v0x1fa6db0_0 .net "IDEX_memRead", 0 0, v0x1fa18e0_0; 1 drivers
v0x1fa7050_0 .net "IDEX_memwrite", 0 0, v0x1fa1a30_0; 1 drivers
v0x1fa6f10_0 .net "IDEX_reg1_data", 31 0, v0x1fa1b90_0; 1 drivers
v0x1fa7220_0 .net "IDEX_reg2_data", 31 0, v0x1fa1cd0_0; 1 drivers
v0x1fa70d0_0 .net "IDEX_regwrite", 0 0, v0x1fa1e20_0; 1 drivers
v0x1fa71a0_0 .net "IDEX_sign_extend", 31 0, v0x1fa1f80_0; 1 drivers
v0x1fa7410_0 .net "IDEX_write_reg", 4 0, v0x1fa20f0_0; 1 drivers
v0x1fa7490_0 .net "IFID_IC", 31 0, v0x1fa4d00_0; 1 drivers
v0x1fa7330_0 .net "IFID_PC", 31 0, v0x1fa4e60_0; 1 drivers
v0x1fa7690_0 .net "MEMWB_address", 31 0, v0x1f9cfd0_0; 1 drivers
v0x1fa7510_0 .net "MEMWB_mem2reg", 0 0, v0x1f9ce40_0; 1 drivers
v0x1fa75e0_0 .net "MEMWB_read_data", 31 0, v0x1f9d140_0; 1 drivers
v0x1fa78b0_0 .net "MEMWB_regwrite", 0 0, v0x1f9d2c0_0; 1 drivers
v0x1fa7930_0 .net "MEMWB_write_reg", 4 0, v0x1f9d420_0; 1 drivers
v0x1fa7710_0 .var "PC", 31 0;
v0x1fa77e0_0 .net "PCSrc_wire", 0 0, v0x1f9d5c0_0; 1 drivers
v0x1fa7b70_0 .net "PC_jump", 31 0, v0x1fa0850_0; 1 drivers
v0x1fa7bf0_0 .net "RESET", 0 0, v0x1fa8d90_0; 1 drivers
v0x1fa79b0_0 .net "alu_1_wire", 31 0, v0x1f9fdb0_0; 1 drivers
v0x1fa7a80_0 .net "alu_2_wire", 31 0, v0x1f9f8c0_0; 1 drivers
v0x1fa7e50_0 .net "alu_data2_wire", 31 0, v0x1f9f170_0; 1 drivers
v0x1fa7ed0_0 .net "alu_main_control_wire", 3 0, v0x1f9f4d0_0; 1 drivers
v0x1fa7cc0_0 .net "alu_main_is_zero", 0 0, v0x1f9edb0_0; 1 drivers
v0x1fa7d90_0 .net "alu_main_result", 31 0, v0x1f9ecd0_0; 1 drivers
v0x1fa81a0_0 .alias "control_memread_out", 0 0, v0x1fa8e10_0;
v0x1fa8270_0 .alias "control_memwrite_out", 0 0, v0x1fa8e90_0;
v0x1fa7fa0_0 .net "jump_PC_wire", 31 0, v0x1f9e4e0_0; 1 drivers
v0x1fa8020_0 .net "jump_is_zero", 0 0, v0x1fa0930_0; 1 drivers
v0x1fa80a0_0 .alias "mem_address_out", 31 0, v0x1fa8f10_0;
v0x1fa8510_0 .alias "mem_data_in", 31 0, v0x1fa9010_0;
v0x1fa8340_0 .alias "mem_data_out", 31 0, v0x1fa8f90_0;
v0x1fa8410_0 .net "reg1_data", 31 0, v0x1fa2820_0; 1 drivers
v0x1fa87d0_0 .net "reg2_data", 31 0, v0x1fa28d0_0; 1 drivers
v0x1fa88a0_0 .net "reg2_wire", 4 0, v0x1fa2f40_0; 1 drivers
v0x1fa8590_0 .net "shift_left_wire", 31 0, v0x1fa0bc0_0; 1 drivers
v0x1fa8660_0 .net "sign_extend_wire", 31 0, v0x1fa2470_0; 1 drivers
v0x1fa8730_0 .net "write_reg_data", 31 0, v0x1f9cad0_0; 1 drivers
L_0x1fa9090 .part v0x1fa4d00_0, 16, 5;
L_0x1fa9130 .part v0x1fa4d00_0, 0, 5;
L_0x1fa91d0 .part v0x1fa4d00_0, 28, 1;
L_0x1fa9270 .part v0x1fa4d00_0, 5, 5;
L_0x1fa9420 .part v0x1fa4d00_0, 21, 11;
L_0x1fa94c0 .part v0x1fa4d00_0, 0, 5;
L_0x1fa9560 .part v0x1fa4d00_0, 5, 5;
S_0x1fa4a00 .scope module, "cache1" "IFID" 3 34, 3 199, S_0x1f9c680;
 .timescale 0 0;
v0x1fa4af0_0 .alias "CLOCK", 0 0, v0x1fa4f20_0;
v0x1fa4c00_0 .alias "Hazard_in", 0 0, v0x1fa63a0_0;
v0x1fa4c80_0 .alias "IC_in", 31 0, v0x1fa8c90_0;
v0x1fa4d00_0 .var "IC_out", 31 0;
v0x1fa4db0_0 .alias "PC_in", 31 0, v0x1fa8d10_0;
v0x1fa4e60_0 .var "PC_out", 31 0;
S_0x1fa4440 .scope module, "moda" "HazardDetection" 3 41, 3 174, S_0x1f9c680;
 .timescale 0 0;
v0x1fa4560_0 .var "Control_mux_out", 0 0;
v0x1fa4610_0 .alias "EX_memRead_in", 0 0, v0x1fa6db0_0;
v0x1fa46e0_0 .alias "EX_write_reg", 4 0, v0x1fa7410_0;
v0x1fa47b0_0 .var "ID_EX_PC_WRITE", 0 0;
v0x1fa4830_0 .alias "ID_IR", 31 0, v0x1fa7490_0;
v0x1fa4900_0 .alias "ID_PC", 31 0, v0x1fa7330_0;
v0x1fa4980_0 .var "IF_ID_PC_WRITE", 0 0;
E_0x1fa4530 .event edge, v0x1f9e110_0, v0x1f9e840_0, v0x1fa2170_0;
S_0x1fa3d20 .scope module, "unit1" "ARM_Control" 3 51, 3 702, S_0x1f9c680;
 .timescale 0 0;
v0x1fa3e10_0 .var "control_aluop", 1 0;
v0x1fa3ec0_0 .var "control_alusrc", 0 0;
v0x1fa3f70_0 .var "control_isUnconBranch", 0 0;
v0x1fa4020_0 .var "control_isZeroBranch", 0 0;
v0x1fa4100_0 .var "control_mem2reg", 0 0;
v0x1fa41b0_0 .var "control_memRead", 0 0;
v0x1fa4230_0 .var "control_memwrite", 0 0;
v0x1fa42e0_0 .var "control_regwrite", 0 0;
v0x1fa4390_0 .alias "instruction", 31 0, v0x1fa7490_0;
S_0x1fa2ff0 .scope module, "maaa" "Control_Mux" 3 61, 3 529, S_0x1f9c680;
 .timescale 0 0;
v0x1fa3130_0 .alias "CONTROL_aluop_in", 1 0, v0x1fa4fa0_0;
v0x1fa31b0_0 .var "CONTROL_aluop_out", 1 0;
v0x1fa3260_0 .alias "CONTROL_alusrc_in", 0 0, v0x1fa5140_0;
v0x1fa32e0_0 .var "CONTROL_alusrc_out", 0 0;
v0x1fa33c0_0 .alias "CONTROL_isUnconBranch_in", 0 0, v0x1fa52e0_0;
v0x1fa3440_0 .var "CONTROL_isUnconBranch_out", 0 0;
v0x1fa3500_0 .alias "CONTROL_isZeroBranch_in", 0 0, v0x1fa54c0_0;
v0x1fa3580_0 .var "CONTROL_isZeroBranch_out", 0 0;
v0x1fa3680_0 .alias "CONTROL_mem2reg_in", 0 0, v0x1fa56b0_0;
v0x1fa3700_0 .var "CONTROL_mem2reg_out", 0 0;
v0x1fa3810_0 .alias "CONTROL_memRead_in", 0 0, v0x1fa5800_0;
v0x1fa3890_0 .var "CONTROL_memRead_out", 0 0;
v0x1fa39b0_0 .alias "CONTROL_memwrite_in", 0 0, v0x1fa59a0_0;
v0x1fa3a30_0 .var "CONTROL_memwrite_out", 0 0;
v0x1fa3b60_0 .alias "CONTROL_regwrite_in", 0 0, v0x1fa5bc0_0;
v0x1fa3be0_0 .var "CONTROL_regwrite_out", 0 0;
v0x1fa3ab0_0 .alias "mux_control_in", 0 0, v0x1fa5d70_0;
E_0x1f9e570/0 .event edge, v0x1fa3ab0_0, v0x1fa3130_0, v0x1fa3260_0, v0x1fa3500_0;
E_0x1f9e570/1 .event edge, v0x1fa33c0_0, v0x1fa3810_0, v0x1fa39b0_0, v0x1fa3b60_0;
E_0x1f9e570/2 .event edge, v0x1fa3680_0;
E_0x1f9e570 .event/or E_0x1f9e570/0, E_0x1f9e570/1, E_0x1f9e570/2;
S_0x1fa2c50 .scope module, "unit2" "ID_Mux" 3 64, 3 611, S_0x1f9c680;
 .timescale 0 0;
v0x1fa2d40_0 .net "read1_in", 4 0, L_0x1fa9090; 1 drivers
v0x1fa2e00_0 .net "read2_in", 4 0, L_0x1fa9130; 1 drivers
v0x1fa2ea0_0 .net "reg2loc_in", 0 0, L_0x1fa91d0; 1 drivers
v0x1fa2f40_0 .var "reg_out", 4 0;
E_0x1f9e7e0 .event edge, v0x1fa2ea0_0, v0x1fa2e00_0, v0x1fa2d40_0;
S_0x1fa24f0 .scope module, "unit3" "Registers" 3 70, 3 356, S_0x1f9c680;
 .timescale 0 0;
v0x1fa2630_0 .alias "CLOCK", 0 0, v0x1fa4f20_0;
v0x1fa26d0_0 .alias "CONTROL_REGWRITE", 0 0, v0x1fa78b0_0;
v0x1fa27a0 .array "Data", 0 31, 31 0;
v0x1fa2820_0 .var "data1", 31 0;
v0x1fa28d0_0 .var "data2", 31 0;
v0x1fa2980_0 .var/i "initCount", 31 0;
v0x1fa2a00_0 .net "read1", 4 0, L_0x1fa9270; 1 drivers
v0x1fa2a80_0 .alias "read2", 4 0, v0x1fa88a0_0;
v0x1fa2b50_0 .alias "writeData", 31 0, v0x1fa8730_0;
v0x1fa2bd0_0 .alias "writeReg", 4 0, v0x1fa7930_0;
E_0x1fa25e0 .event posedge, v0x1f9cce0_0;
S_0x1fa2380 .scope module, "unit4" "SignExtend" 3 73, 3 663, S_0x1f9c680;
 .timescale 0 0;
v0x1fa2170_0 .alias "inputInstruction", 31 0, v0x1fa7490_0;
v0x1fa2470_0 .var "outImmediate", 31 0;
E_0x1fa1ea0 .event edge, v0x1fa2170_0;
S_0x1fa0c70 .scope module, "cache2" "IDEX" 3 89, 3 218, S_0x1f9c680;
 .timescale 0 0;
v0x1fa0d60_0 .alias "CLOCK", 0 0, v0x1fa4f20_0;
v0x1fa0e30_0 .alias "PC_in", 31 0, v0x1fa7330_0;
v0x1fa0eb0_0 .var "PC_out", 31 0;
v0x1fa0f30_0 .net "alu_control_in", 10 0, L_0x1fa9420; 1 drivers
v0x1fa0fe0_0 .var "alu_control_out", 10 0;
v0x1fa1090_0 .alias "aluop_in", 1 0, v0x1fa5070_0;
v0x1fa1110_0 .var "aluop_out", 1 0;
v0x1fa1190_0 .alias "alusrc_in", 0 0, v0x1fa5210_0;
v0x1fa1260_0 .var "alusrc_out", 0 0;
v0x1fa1310_0 .net "forward_reg_1_in", 4 0, L_0x1fa9560; 1 drivers
v0x1fa1390_0 .var "forward_reg_1_out", 4 0;
v0x1fa1440_0 .alias "forward_reg_2_in", 4 0, v0x1fa88a0_0;
v0x1fa14c0_0 .var "forward_reg_2_out", 4 0;
v0x1fa1570_0 .alias "isUnconBranch_in", 0 0, v0x1fa53f0_0;
v0x1fa1670_0 .var "isUnconBranch_out", 0 0;
v0x1fa1720_0 .alias "isZeroBranch_in", 0 0, v0x1fa55e0_0;
v0x1fa15f0_0 .var "isZeroBranch_out", 0 0;
v0x1fa1860_0 .alias "mem2reg_in", 0 0, v0x1fa5730_0;
v0x1fa17a0_0 .var "mem2reg_out", 0 0;
v0x1fa19b0_0 .alias "memRead_in", 0 0, v0x1fa58d0_0;
v0x1fa18e0_0 .var "memRead_out", 0 0;
v0x1fa1b10_0 .alias "memwrite_in", 0 0, v0x1fa5af0_0;
v0x1fa1a30_0 .var "memwrite_out", 0 0;
v0x1fa1c50_0 .alias "regdata1_in", 31 0, v0x1fa8410_0;
v0x1fa1b90_0 .var "regdata1_out", 31 0;
v0x1fa1da0_0 .alias "regdata2_in", 31 0, v0x1fa87d0_0;
v0x1fa1cd0_0 .var "regdata2_out", 31 0;
v0x1fa1f00_0 .alias "regwrite_in", 0 0, v0x1fa5a20_0;
v0x1fa1e20_0 .var "regwrite_out", 0 0;
v0x1fa2070_0 .alias "sign_extend_in", 31 0, v0x1fa8660_0;
v0x1fa1f80_0 .var "sign_extend_out", 31 0;
v0x1fa21f0_0 .net "write_reg_in", 4 0, L_0x1fa94c0; 1 drivers
v0x1fa20f0_0 .var "write_reg_out", 4 0;
S_0x1fa09b0 .scope module, "unit5" "Shift_Left" 3 96, 3 653, S_0x1f9c680;
 .timescale 0 0;
v0x1fa0af0_0 .alias "data_in", 31 0, v0x1fa71a0_0;
v0x1fa0bc0_0 .var "data_out", 31 0;
E_0x1fa0aa0 .event edge, v0x1f9f0d0_0;
S_0x1fa0560 .scope module, "unit6" "ALU" 3 97, 3 474, S_0x1f9c680;
 .timescale 0 0;
v0x1fa06b0_0 .alias "A", 31 0, v0x1fa6740_0;
v0x1fa0730_0 .alias "B", 31 0, v0x1fa8590_0;
v0x1fa07b0_0 .net "CONTROL", 3 0, C4<0010>; 1 drivers
v0x1fa0850_0 .var "RESULT", 31 0;
v0x1fa0930_0 .var "ZEROFLAG", 0 0;
E_0x1fa0650 .event edge, v0x1fa07b0_0, v0x1fa06b0_0, v0x1fa0730_0, v0x1f9e5a0_0;
S_0x1f9ff10 .scope module, "modd" "ForwardingUnit" 3 104, 3 141, S_0x1f9c680;
 .timescale 0 0;
v0x1fa0000_0 .alias "EXMEM_regwrite", 0 0, v0x1fa6250_0;
v0x1fa0080_0 .alias "EXMEM_write_reg", 4 0, v0x1fa62d0_0;
v0x1fa0150_0 .alias "IDEX_forward_reg1", 4 0, v0x1fa6af0_0;
v0x1fa01f0_0 .alias "IDEX_forward_reg2", 4 0, v0x1fa69e0_0;
v0x1fa0270_0 .alias "MEMWB_regwrite", 0 0, v0x1fa78b0_0;
v0x1fa02f0_0 .alias "MEMWB_write_reg", 4 0, v0x1fa7930_0;
v0x1fa03b0_0 .var "forward_A", 1 0;
v0x1fa0460_0 .var "forward_B", 1 0;
E_0x1f9fa20/0 .event edge, v0x1fa0150_0, v0x1f9d340_0, v0x1f9d1f0_0, v0x1f9d420_0;
E_0x1f9fa20/1 .event edge, v0x1f9d2c0_0, v0x1fa01f0_0;
E_0x1f9fa20 .event/or E_0x1f9fa20/0, E_0x1f9fa20/1;
S_0x1f9fa50 .scope module, "lal1" "Forward_ALU_Mux" 3 107, 3 574, S_0x1f9c680;
 .timescale 0 0;
v0x1f9fba0_0 .alias "forward_control_in", 1 0, v0x1fa6190_0;
v0x1f9fc20_0 .alias "reg_ex_in", 31 0, v0x1fa6f10_0;
v0x1f9fca0_0 .alias "reg_mem_in", 31 0, v0x1fa8f10_0;
v0x1f9fdb0_0 .var "reg_out", 31 0;
v0x1f9fe90_0 .alias "reg_wb_in", 31 0, v0x1fa8730_0;
E_0x1f9fb40 .event edge, v0x1f9fba0_0, v0x1f9cad0_0, v0x1f9c150_0, v0x1f9fc20_0;
S_0x1f9f580 .scope module, "lal2" "Forward_ALU_Mux" 3 110, 3 574, S_0x1f9c680;
 .timescale 0 0;
v0x1f9f6d0_0 .alias "forward_control_in", 1 0, v0x1fa6420_0;
v0x1f9f790_0 .alias "reg_ex_in", 31 0, v0x1fa7220_0;
v0x1f9f840_0 .alias "reg_mem_in", 31 0, v0x1fa8f10_0;
v0x1f9f8c0_0 .var "reg_out", 31 0;
v0x1f9f9a0_0 .alias "reg_wb_in", 31 0, v0x1fa8730_0;
E_0x1f9f670 .event edge, v0x1f9f6d0_0, v0x1f9cad0_0, v0x1f9c150_0, v0x1f9e6e0_0;
S_0x1f9f250 .scope module, "unit7" "ALU_Control" 3 113, 3 504, S_0x1f9c680;
 .timescale 0 0;
v0x1f9f370_0 .alias "ALU_INSTRUCTION", 10 0, v0x1fa66a0_0;
v0x1f9f430_0 .alias "ALU_Op", 1 0, v0x1fa6910_0;
v0x1f9f4d0_0 .var "ALU_Out", 3 0;
E_0x1f9f340 .event edge, v0x1f9f370_0, v0x1f9f430_0;
S_0x1f9ee60 .scope module, "mux3" "ALU_Mux" 3 116, 3 592, S_0x1f9c680;
 .timescale 0 0;
v0x1f9efb0_0 .alias "CONTROL_ALUSRC", 0 0, v0x1fa6810_0;
v0x1f9f030_0 .alias "input1", 31 0, v0x1fa7a80_0;
v0x1f9f0d0_0 .alias "input2", 31 0, v0x1fa71a0_0;
v0x1f9f170_0 .var "out", 31 0;
E_0x1f9ef50 .event edge, v0x1f9eb90_0, v0x1f9efb0_0, v0x1f9f0d0_0, v0x1f9f030_0;
S_0x1f9e980 .scope module, "main_alu" "ALU" 3 120, 3 474, S_0x1f9c680;
 .timescale 0 0;
v0x1f9ead0_0 .alias "A", 31 0, v0x1fa79b0_0;
v0x1f9eb90_0 .alias "B", 31 0, v0x1fa7e50_0;
v0x1f9ec30_0 .alias "CONTROL", 3 0, v0x1fa7ed0_0;
v0x1f9ecd0_0 .var "RESULT", 31 0;
v0x1f9edb0_0 .var "ZEROFLAG", 0 0;
E_0x1f9ea70 .event edge, v0x1f9ec30_0, v0x1f9ead0_0, v0x1f9eb90_0, v0x1f9dad0_0;
S_0x1f9d910 .scope module, "cache3" "EXMEM" 3 125, 3 285, S_0x1f9c680;
 .timescale 0 0;
v0x1f9da00_0 .alias "CLOCK", 0 0, v0x1fa4f20_0;
v0x1f9dad0_0 .alias "alu_result_in", 31 0, v0x1fa7d90_0;
v0x1f9db50_0 .var "alu_result_out", 31 0;
v0x1f9dbd0_0 .alias "alu_zero_in", 0 0, v0x1fa7cc0_0;
v0x1f9dc50_0 .var "alu_zero_out", 0 0;
v0x1f9dd00_0 .alias "isUnconBranch_in", 0 0, v0x1fa6ce0_0;
v0x1f9dd80_0 .var "isUnconBranch_out", 0 0;
v0x1f9de00_0 .alias "isZeroBranch_in", 0 0, v0x1fa6bc0_0;
v0x1f9ded0_0 .var "isZeroBranch_out", 0 0;
v0x1f9df80_0 .alias "mem2reg_in", 0 0, v0x1fa6e90_0;
v0x1f9e060_0 .var "mem2reg_out", 0 0;
v0x1f9e110_0 .alias "memRead_in", 0 0, v0x1fa6db0_0;
v0x1f9e200_0 .var "memRead_out", 0 0;
v0x1f9e2b0_0 .alias "memwrite_in", 0 0, v0x1fa7050_0;
v0x1f9e3b0_0 .var "memwrite_out", 0 0;
v0x1f9e460_0 .alias "regwrite_in", 0 0, v0x1fa70d0_0;
v0x1f9e330_0 .var "regwrite_out", 0 0;
v0x1f9e5a0_0 .alias "shifted_PC_in", 31 0, v0x1fa7b70_0;
v0x1f9e4e0_0 .var "shifted_PC_out", 31 0;
v0x1f9e6e0_0 .alias "write_data_mem_in", 31 0, v0x1fa7220_0;
v0x1f9e640_0 .var "write_data_mem_out", 31 0;
v0x1f9e840_0 .alias "write_reg_in", 4 0, v0x1fa7410_0;
v0x1f9e760_0 .var "write_reg_out", 4 0;
S_0x1f9d4a0 .scope module, "unit8" "Branch" 3 129, 3 685, S_0x1f9c680;
 .timescale 0 0;
v0x1f9d5c0_0 .var "PC_src_out", 0 0;
v0x1f9d680_0 .alias "alu_main_is_zero", 0 0, v0x1fa5e90_0;
v0x1f9d720_0 .alias "conditional_branch_in", 0 0, v0x1fa6090_0;
v0x1f9d7c0_0 .var "conditional_branch_temp", 0 0;
v0x1f9d870_0 .alias "unconditional_branch_in", 0 0, v0x1fa5f60_0;
E_0x1f9d590 .event edge, v0x1f9d680_0, v0x1f9d720_0, v0x1f9d870_0;
S_0x1f9cb80 .scope module, "cache4" "MEMWB" 3 133, 3 332, S_0x1f9c680;
 .timescale 0 0;
v0x1f9cce0_0 .alias "CLOCK", 0 0, v0x1fa4f20_0;
v0x1f9cda0_0 .alias "mem2reg_in", 0 0, v0x1fa6110_0;
v0x1f9ce40_0 .var "mem2reg_out", 0 0;
v0x1f9cef0_0 .alias "mem_address_in", 31 0, v0x1fa8f10_0;
v0x1f9cfd0_0 .var "mem_address_out", 31 0;
v0x1f9d080_0 .alias "mem_data_in", 31 0, v0x1fa9010_0;
v0x1f9d140_0 .var "mem_data_out", 31 0;
v0x1f9d1f0_0 .alias "regwrite_in", 0 0, v0x1fa6250_0;
v0x1f9d2c0_0 .var "regwrite_out", 0 0;
v0x1f9d340_0 .alias "write_reg_in", 4 0, v0x1fa62d0_0;
v0x1f9d420_0 .var "write_reg_out", 4 0;
E_0x1f9cc70 .event negedge, v0x1f9cce0_0;
S_0x1f9c770 .scope module, "unit9" "WB_Mux" 3 137, 3 634, S_0x1f9c680;
 .timescale 0 0;
v0x1f9c8d0_0 .alias "input1", 31 0, v0x1fa7690_0;
v0x1f9c990_0 .alias "input2", 31 0, v0x1fa75e0_0;
v0x1f9ca30_0 .alias "mem2reg_control", 0 0, v0x1fa7510_0;
v0x1f9cad0_0 .var "out", 31 0;
E_0x1f9c860 .event edge, v0x1f9ca30_0, v0x1f9c8d0_0, v0x1f9c990_0;
S_0x1f9c370 .scope module, "mem1" "IC" 2 24, 3 392, S_0x1f2e740;
 .timescale 0 0;
v0x1f9c4a0 .array "Data", 0 1023, 7 0;
v0x1f9c540_0 .alias "PC_in", 31 0, v0x1fa8d10_0;
v0x1f9c5e0_0 .var "instruction_out", 31 0;
E_0x1f9c120 .event edge, v0x1f9c540_0;
S_0x1f6d030 .scope module, "mem2" "Data_Memory" 2 25, 3 441, S_0x1f2e740;
 .timescale 0 0;
v0x1f24540_0 .alias "CONTROL_MemRead", 0 0, v0x1fa8e10_0;
v0x1f9ba70_0 .alias "CONTROL_MemWrite", 0 0, v0x1fa8e90_0;
v0x1f9bb10 .array "Data", 0 31, 31 0;
v0x1f9c0a0_0 .var/i "initCount", 31 0;
v0x1f9c150_0 .alias "inputAddress", 31 0, v0x1fa8f10_0;
v0x1f9c1f0_0 .alias "inputData", 31 0, v0x1fa8f90_0;
v0x1f9c2d0_0 .var "outputData", 31 0;
E_0x1f83680/0 .event edge, v0x1f9ba70_0, v0x1f9c1f0_0, v0x1f9c150_0, v0x1f24540_0;
v0x1f9bb10_0 .array/port v0x1f9bb10, 0;
v0x1f9bb10_1 .array/port v0x1f9bb10, 1;
v0x1f9bb10_2 .array/port v0x1f9bb10, 2;
v0x1f9bb10_3 .array/port v0x1f9bb10, 3;
E_0x1f83680/1 .event edge, v0x1f9bb10_0, v0x1f9bb10_1, v0x1f9bb10_2, v0x1f9bb10_3;
v0x1f9bb10_4 .array/port v0x1f9bb10, 4;
v0x1f9bb10_5 .array/port v0x1f9bb10, 5;
v0x1f9bb10_6 .array/port v0x1f9bb10, 6;
v0x1f9bb10_7 .array/port v0x1f9bb10, 7;
E_0x1f83680/2 .event edge, v0x1f9bb10_4, v0x1f9bb10_5, v0x1f9bb10_6, v0x1f9bb10_7;
v0x1f9bb10_8 .array/port v0x1f9bb10, 8;
v0x1f9bb10_9 .array/port v0x1f9bb10, 9;
v0x1f9bb10_10 .array/port v0x1f9bb10, 10;
v0x1f9bb10_11 .array/port v0x1f9bb10, 11;
E_0x1f83680/3 .event edge, v0x1f9bb10_8, v0x1f9bb10_9, v0x1f9bb10_10, v0x1f9bb10_11;
v0x1f9bb10_12 .array/port v0x1f9bb10, 12;
v0x1f9bb10_13 .array/port v0x1f9bb10, 13;
v0x1f9bb10_14 .array/port v0x1f9bb10, 14;
v0x1f9bb10_15 .array/port v0x1f9bb10, 15;
E_0x1f83680/4 .event edge, v0x1f9bb10_12, v0x1f9bb10_13, v0x1f9bb10_14, v0x1f9bb10_15;
v0x1f9bb10_16 .array/port v0x1f9bb10, 16;
v0x1f9bb10_17 .array/port v0x1f9bb10, 17;
v0x1f9bb10_18 .array/port v0x1f9bb10, 18;
v0x1f9bb10_19 .array/port v0x1f9bb10, 19;
E_0x1f83680/5 .event edge, v0x1f9bb10_16, v0x1f9bb10_17, v0x1f9bb10_18, v0x1f9bb10_19;
v0x1f9bb10_20 .array/port v0x1f9bb10, 20;
v0x1f9bb10_21 .array/port v0x1f9bb10, 21;
v0x1f9bb10_22 .array/port v0x1f9bb10, 22;
v0x1f9bb10_23 .array/port v0x1f9bb10, 23;
E_0x1f83680/6 .event edge, v0x1f9bb10_20, v0x1f9bb10_21, v0x1f9bb10_22, v0x1f9bb10_23;
v0x1f9bb10_24 .array/port v0x1f9bb10, 24;
v0x1f9bb10_25 .array/port v0x1f9bb10, 25;
v0x1f9bb10_26 .array/port v0x1f9bb10, 26;
v0x1f9bb10_27 .array/port v0x1f9bb10, 27;
E_0x1f83680/7 .event edge, v0x1f9bb10_24, v0x1f9bb10_25, v0x1f9bb10_26, v0x1f9bb10_27;
v0x1f9bb10_28 .array/port v0x1f9bb10, 28;
v0x1f9bb10_29 .array/port v0x1f9bb10, 29;
v0x1f9bb10_30 .array/port v0x1f9bb10, 30;
v0x1f9bb10_31 .array/port v0x1f9bb10, 31;
E_0x1f83680/8 .event edge, v0x1f9bb10_28, v0x1f9bb10_29, v0x1f9bb10_30, v0x1f9bb10_31;
E_0x1f83680/9 .event edge, v0x1f9c0a0_0;
E_0x1f83680 .event/or E_0x1f83680/0, E_0x1f83680/1, E_0x1f83680/2, E_0x1f83680/3, E_0x1f83680/4, E_0x1f83680/5, E_0x1f83680/6, E_0x1f83680/7, E_0x1f83680/8, E_0x1f83680/9;
    .scope S_0x1fa4a00;
T_0 ;
    %wait E_0x1f9cc70;
    %load/v 8, v0x1fa4c00_0, 1;
    %cmpi/u 8, 1, 1;
    %inv 6, 1;
    %jmp/0xz  T_0.0, 6;
    %load/v 8, v0x1fa4db0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fa4e60_0, 0, 8;
    %load/v 8, v0x1fa4c80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fa4d00_0, 0, 8;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1fa4440;
T_1 ;
    %wait E_0x1fa4530;
    %load/v 8, v0x1fa4610_0, 1;
    %load/v 9, v0x1fa46e0_0, 5;
    %ix/load 1, 20, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.0, 4;
    %load/x1p 14, v0x1fa4830_0, 5;
    %jmp T_1.1;
T_1.0 ;
    %mov 14, 2, 5;
T_1.1 ;
; Save base=14 wid=5 in lookaside.
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x1fa46e0_0, 5;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.2, 4;
    %load/x1p 15, v0x1fa4830_0, 5;
    %jmp T_1.3;
T_1.2 ;
    %mov 15, 2, 5;
T_1.3 ;
; Save base=15 wid=5 in lookaside.
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4980_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa47b0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4560_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4980_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa47b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4560_0, 0, 0;
T_1.5 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1fa3d20;
T_2 ;
    %wait E_0x1fa1ea0;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.0, 4;
    %load/x1p 8, v0x1fa4390_0, 6;
    %jmp T_2.1;
T_2.0 ;
    %mov 8, 2, 6;
T_2.1 ;
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 5, 6;
    %jmp/0xz  T_2.2, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4100_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa41b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4230_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3ec0_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1fa3e10_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4020_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3f70_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa42e0_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %ix/load 1, 23, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.4, 4;
    %load/x1p 8, v0x1fa4390_0, 9;
    %jmp T_2.5;
T_2.4 ;
    %mov 8, 2, 9;
T_2.5 ;
; Save base=8 wid=9 in lookaside.
    %cmpi/u 8, 360, 9;
    %jmp/0xz  T_2.6, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4100_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa41b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4230_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3ec0_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1fa3e10_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4020_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3f70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa42e0_0, 0, 0;
    %jmp T_2.7;
T_2.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4020_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3f70_0, 0, 0;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.8, 4;
    %load/x1p 8, v0x1fa4390_0, 11;
    %jmp T_2.9;
T_2.8 ;
    %mov 8, 2, 11;
T_2.9 ;
; Save base=8 wid=11 in lookaside.
    %cmpi/u 8, 1986, 11;
    %jmp/1 T_2.10, 6;
    %cmpi/u 8, 1984, 11;
    %jmp/1 T_2.11, 6;
    %cmpi/u 8, 1112, 11;
    %jmp/1 T_2.12, 6;
    %cmpi/u 8, 1624, 11;
    %jmp/1 T_2.13, 6;
    %cmpi/u 8, 1104, 11;
    %jmp/1 T_2.14, 6;
    %cmpi/u 8, 1360, 11;
    %jmp/1 T_2.15, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4020_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3f70_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4100_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa41b0_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4230_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3ec0_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1fa3e10_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa42e0_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4020_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3f70_0, 0, 0;
    %jmp T_2.17;
T_2.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4100_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa41b0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4230_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3ec0_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1fa3e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa42e0_0, 0, 1;
    %jmp T_2.17;
T_2.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4100_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa41b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4230_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3ec0_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1fa3e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa42e0_0, 0, 0;
    %jmp T_2.17;
T_2.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa41b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4230_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3ec0_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1fa3e10_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa42e0_0, 0, 1;
    %jmp T_2.17;
T_2.13 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa41b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4230_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3ec0_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1fa3e10_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa42e0_0, 0, 1;
    %jmp T_2.17;
T_2.14 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa41b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4230_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3ec0_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1fa3e10_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa42e0_0, 0, 1;
    %jmp T_2.17;
T_2.15 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa41b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4230_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3ec0_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1fa3e10_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa42e0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa4020_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3f70_0, 0, 0;
    %jmp T_2.17;
T_2.17 ;
T_2.7 ;
T_2.3 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1fa2ff0;
T_3 ;
    %wait E_0x1f9e570;
    %load/v 8, v0x1fa3ab0_0, 1;
    %cmpi/u 8, 1, 1;
    %jmp/0xz  T_3.0, 6;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1fa31b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa32e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3580_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3440_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3a30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3be0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3700_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x1fa3130_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1fa31b0_0, 0, 8;
    %load/v 8, v0x1fa3260_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa32e0_0, 0, 8;
    %load/v 8, v0x1fa3500_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3580_0, 0, 8;
    %load/v 8, v0x1fa33c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3440_0, 0, 8;
    %load/v 8, v0x1fa3810_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3890_0, 0, 8;
    %load/v 8, v0x1fa39b0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3a30_0, 0, 8;
    %load/v 8, v0x1fa3b60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3be0_0, 0, 8;
    %load/v 8, v0x1fa3680_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa3700_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1fa2c50;
T_4 ;
    %wait E_0x1f9e7e0;
    %load/v 8, v0x1fa2ea0_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_4.1, 6;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fa2f40_0, 0, 2;
    %jmp T_4.3;
T_4.0 ;
    %load/v 8, v0x1fa2d40_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fa2f40_0, 0, 8;
    %jmp T_4.3;
T_4.1 ;
    %load/v 8, v0x1fa2e00_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fa2f40_0, 0, 8;
    %jmp T_4.3;
T_4.3 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1fa24f0;
T_5 ;
    %set/v v0x1fa2980_0, 0, 32;
T_5.0 ;
    %load/v 8, v0x1fa2980_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_5.1, 5;
    %load/v 8, v0x1fa2980_0, 32;
    %ix/getv/s 3, v0x1fa2980_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1fa27a0, 8, 32;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1fa2980_0, 32;
    %set/v v0x1fa2980_0, 8, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1fa24f0;
T_6 ;
    %wait E_0x1fa25e0;
    %load/v 8, v0x1fa26d0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0x1fa2b50_0, 32;
    %ix/getv 3, v0x1fa2bd0_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1fa27a0, 8, 32;
t_1 ;
T_6.0 ;
    %ix/getv 3, v0x1fa2a00_0;
    %load/av 8, v0x1fa27a0, 32;
    %set/v v0x1fa2820_0, 8, 32;
    %ix/getv 3, v0x1fa2a80_0;
    %load/av 8, v0x1fa27a0, 32;
    %set/v v0x1fa28d0_0, 8, 32;
    %set/v v0x1fa2980_0, 0, 32;
T_6.2 ;
    %load/v 8, v0x1fa2980_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_6.3, 5;
    %vpi_call 3 387 "$display", "REGISTER[%0d] = %0d", v0x1fa2980_0, &A<v0x1fa27a0, v0x1fa2980_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1fa2980_0, 32;
    %set/v v0x1fa2980_0, 8, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1fa2380;
T_7 ;
    %wait E_0x1fa1ea0;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.0, 4;
    %load/x1p 8, v0x1fa2170_0, 6;
    %jmp T_7.1;
T_7.0 ;
    %mov 8, 2, 6;
T_7.1 ;
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 5, 6;
    %jmp/0xz  T_7.2, 4;
    %load/v 8, v0x1fa2170_0, 26; Only need 26 of 32 bits
; Save base=8 wid=26 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v0x1fa2470_0, 8, 26;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.4, 4;
    %load/x1p 14, v0x1fa2470_0, 1;
    %jmp T_7.5;
T_7.4 ;
    %mov 14, 2, 1;
T_7.5 ;
    %mov 8, 14, 1; Move signal select into place
    %mov 13, 8, 1; Repetition 6
    %mov 12, 8, 1; Repetition 5
    %mov 11, 8, 1; Repetition 4
    %mov 10, 8, 1; Repetition 3
    %mov 9, 8, 1; Repetition 2
    %ix/load 0, 26, 0;
    %set/x0 v0x1fa2470_0, 8, 6;
    %jmp T_7.3;
T_7.2 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.6, 4;
    %load/x1p 8, v0x1fa2170_0, 8;
    %jmp T_7.7;
T_7.6 ;
    %mov 8, 2, 8;
T_7.7 ;
; Save base=8 wid=8 in lookaside.
    %cmpi/u 8, 180, 8;
    %jmp/0xz  T_7.8, 4;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.10, 4;
    %load/x1p 28, v0x1fa2170_0, 19;
    %jmp T_7.11;
T_7.10 ;
    %mov 28, 2, 19;
T_7.11 ;
    %mov 8, 28, 19; Move signal select into place
    %mov 27, 0, 1;
    %ix/load 0, 0, 0;
    %set/x0 v0x1fa2470_0, 8, 20;
    %ix/load 1, 19, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.12, 4;
    %load/x1p 20, v0x1fa2470_0, 1;
    %jmp T_7.13;
T_7.12 ;
    %mov 20, 2, 1;
T_7.13 ;
    %mov 8, 20, 1; Move signal select into place
    %mov 19, 8, 1; Repetition 12
    %mov 18, 8, 1; Repetition 11
    %mov 17, 8, 1; Repetition 10
    %mov 16, 8, 1; Repetition 9
    %mov 15, 8, 1; Repetition 8
    %mov 14, 8, 1; Repetition 7
    %mov 13, 8, 1; Repetition 6
    %mov 12, 8, 1; Repetition 5
    %mov 11, 8, 1; Repetition 4
    %mov 10, 8, 1; Repetition 3
    %mov 9, 8, 1; Repetition 2
    %ix/load 0, 20, 0;
    %set/x0 v0x1fa2470_0, 8, 12;
    %jmp T_7.9;
T_7.8 ;
    %ix/load 1, 9, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.14, 4;
    %load/x1p 8, v0x1fa2170_0, 12;
    %jmp T_7.15;
T_7.14 ;
    %mov 8, 2, 12;
T_7.15 ;
; Save base=8 wid=12 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v0x1fa2470_0, 8, 12;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.16, 4;
    %load/x1p 28, v0x1fa2470_0, 1;
    %jmp T_7.17;
T_7.16 ;
    %mov 28, 2, 1;
T_7.17 ;
    %mov 8, 28, 1; Move signal select into place
    %mov 27, 8, 1; Repetition 20
    %mov 26, 8, 1; Repetition 19
    %mov 25, 8, 1; Repetition 18
    %mov 24, 8, 1; Repetition 17
    %mov 23, 8, 1; Repetition 16
    %mov 22, 8, 1; Repetition 15
    %mov 21, 8, 1; Repetition 14
    %mov 20, 8, 1; Repetition 13
    %mov 19, 8, 1; Repetition 12
    %mov 18, 8, 1; Repetition 11
    %mov 17, 8, 1; Repetition 10
    %mov 16, 8, 1; Repetition 9
    %mov 15, 8, 1; Repetition 8
    %mov 14, 8, 1; Repetition 7
    %mov 13, 8, 1; Repetition 6
    %mov 12, 8, 1; Repetition 5
    %mov 11, 8, 1; Repetition 4
    %mov 10, 8, 1; Repetition 3
    %mov 9, 8, 1; Repetition 2
    %ix/load 0, 12, 0;
    %set/x0 v0x1fa2470_0, 8, 20;
T_7.9 ;
T_7.3 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1fa0c70;
T_8 ;
    %wait E_0x1f9cc70;
    %load/v 8, v0x1fa1090_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1fa1110_0, 0, 8;
    %load/v 8, v0x1fa1190_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa1260_0, 0, 8;
    %load/v 8, v0x1fa1720_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa15f0_0, 0, 8;
    %load/v 8, v0x1fa1570_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa1670_0, 0, 8;
    %load/v 8, v0x1fa19b0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa18e0_0, 0, 8;
    %load/v 8, v0x1fa1b10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa1a30_0, 0, 8;
    %load/v 8, v0x1fa1f00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa1e20_0, 0, 8;
    %load/v 8, v0x1fa1860_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fa17a0_0, 0, 8;
    %load/v 8, v0x1fa0e30_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fa0eb0_0, 0, 8;
    %load/v 8, v0x1fa1c50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fa1b90_0, 0, 8;
    %load/v 8, v0x1fa1da0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fa1cd0_0, 0, 8;
    %load/v 8, v0x1fa2070_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fa1f80_0, 0, 8;
    %load/v 8, v0x1fa0f30_0, 11;
    %ix/load 0, 11, 0;
    %assign/v0 v0x1fa0fe0_0, 0, 8;
    %load/v 8, v0x1fa21f0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fa20f0_0, 0, 8;
    %load/v 8, v0x1fa1310_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fa1390_0, 0, 8;
    %load/v 8, v0x1fa1440_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fa14c0_0, 0, 8;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1fa09b0;
T_9 ;
    %wait E_0x1fa0aa0;
    %load/v 8, v0x1fa0af0_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fa0bc0_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1fa0560;
T_10 ;
    %wait E_0x1fa0650;
    %load/v 8, v0x1fa07b0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_10.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_10.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_10.2, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_10.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_10.4, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_10.5, 6;
    %set/v v0x1fa0850_0, 2, 32;
    %jmp T_10.7;
T_10.0 ;
    %load/v 8, v0x1fa06b0_0, 32;
    %load/v 40, v0x1fa0730_0, 32;
    %and 8, 40, 32;
    %set/v v0x1fa0850_0, 8, 32;
    %jmp T_10.7;
T_10.1 ;
    %load/v 8, v0x1fa06b0_0, 32;
    %load/v 40, v0x1fa0730_0, 32;
    %or 8, 40, 32;
    %set/v v0x1fa0850_0, 8, 32;
    %jmp T_10.7;
T_10.2 ;
    %load/v 8, v0x1fa06b0_0, 32;
    %load/v 40, v0x1fa0730_0, 32;
    %add 8, 40, 32;
    %set/v v0x1fa0850_0, 8, 32;
    %jmp T_10.7;
T_10.3 ;
    %load/v 8, v0x1fa06b0_0, 32;
    %load/v 40, v0x1fa0730_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1fa0850_0, 8, 32;
    %jmp T_10.7;
T_10.4 ;
    %load/v 8, v0x1fa0730_0, 32;
    %set/v v0x1fa0850_0, 8, 32;
    %jmp T_10.7;
T_10.5 ;
    %load/v 8, v0x1fa06b0_0, 32;
    %load/v 40, v0x1fa0730_0, 32;
    %or 8, 40, 32;
    %inv 8, 32;
    %set/v v0x1fa0850_0, 8, 32;
    %jmp T_10.7;
T_10.7 ;
    %load/v 8, v0x1fa0850_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %set/v v0x1fa0930_0, 1, 1;
    %jmp T_10.9;
T_10.8 ;
    %load/v 8, v0x1fa0850_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_10.10, 4;
    %set/v v0x1fa0930_0, 0, 1;
    %jmp T_10.11;
T_10.10 ;
    %set/v v0x1fa0930_0, 2, 1;
T_10.11 ;
T_10.9 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1f9ff10;
T_11 ;
    %wait E_0x1f9fa20;
    %load/v 8, v0x1fa0150_0, 5;
    %load/v 13, v0x1fa0080_0, 5;
    %cmp/u 8, 13, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x1fa0000_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.0, 8;
    %movi 8, 2, 2;
    %set/v v0x1fa03b0_0, 8, 2;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x1fa0150_0, 5;
    %load/v 13, v0x1fa02f0_0, 5;
    %cmp/u 8, 13, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x1fa0270_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.2, 8;
    %movi 8, 1, 2;
    %set/v v0x1fa03b0_0, 8, 2;
    %jmp T_11.3;
T_11.2 ;
    %set/v v0x1fa03b0_0, 0, 2;
T_11.3 ;
T_11.1 ;
    %load/v 8, v0x1fa01f0_0, 5;
    %load/v 13, v0x1fa0080_0, 5;
    %cmp/u 8, 13, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x1fa0000_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.4, 8;
    %movi 8, 2, 2;
    %set/v v0x1fa0460_0, 8, 2;
    %jmp T_11.5;
T_11.4 ;
    %load/v 8, v0x1fa01f0_0, 5;
    %load/v 13, v0x1fa02f0_0, 5;
    %cmp/u 8, 13, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x1fa0270_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.6, 8;
    %movi 8, 1, 2;
    %set/v v0x1fa0460_0, 8, 2;
    %jmp T_11.7;
T_11.6 ;
    %set/v v0x1fa0460_0, 0, 2;
T_11.7 ;
T_11.5 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1f9fa50;
T_12 ;
    %wait E_0x1f9fb40;
    %load/v 8, v0x1f9fba0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_12.0, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_12.1, 6;
    %load/v 8, v0x1f9fc20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9fdb0_0, 0, 8;
    %jmp T_12.3;
T_12.0 ;
    %load/v 8, v0x1f9fe90_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9fdb0_0, 0, 8;
    %jmp T_12.3;
T_12.1 ;
    %load/v 8, v0x1f9fca0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9fdb0_0, 0, 8;
    %jmp T_12.3;
T_12.3 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1f9f580;
T_13 ;
    %wait E_0x1f9f670;
    %load/v 8, v0x1f9f6d0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_13.0, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_13.1, 6;
    %load/v 8, v0x1f9f790_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9f8c0_0, 0, 8;
    %jmp T_13.3;
T_13.0 ;
    %load/v 8, v0x1f9f9a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9f8c0_0, 0, 8;
    %jmp T_13.3;
T_13.1 ;
    %load/v 8, v0x1f9f840_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9f8c0_0, 0, 8;
    %jmp T_13.3;
T_13.3 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x1f9f250;
T_14 ;
    %wait E_0x1f9f340;
    %load/v 8, v0x1f9f430_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_14.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_14.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_14.2, 6;
    %set/v v0x1f9f4d0_0, 2, 4;
    %jmp T_14.4;
T_14.0 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f9f4d0_0, 0, 8;
    %jmp T_14.4;
T_14.1 ;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f9f4d0_0, 0, 8;
    %jmp T_14.4;
T_14.2 ;
    %load/v 8, v0x1f9f370_0, 11;
    %cmpi/u 8, 1112, 11;
    %jmp/1 T_14.5, 6;
    %cmpi/u 8, 1624, 11;
    %jmp/1 T_14.6, 6;
    %cmpi/u 8, 1104, 11;
    %jmp/1 T_14.7, 6;
    %cmpi/u 8, 1360, 11;
    %jmp/1 T_14.8, 6;
    %jmp T_14.9;
T_14.5 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f9f4d0_0, 0, 8;
    %jmp T_14.9;
T_14.6 ;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f9f4d0_0, 0, 8;
    %jmp T_14.9;
T_14.7 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f9f4d0_0, 0, 0;
    %jmp T_14.9;
T_14.8 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f9f4d0_0, 0, 8;
    %jmp T_14.9;
T_14.9 ;
    %jmp T_14.4;
T_14.4 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x1f9ee60;
T_15 ;
    %wait E_0x1f9ef50;
    %load/v 8, v0x1f9efb0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_15.0, 6;
    %load/v 8, v0x1f9f030_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9f170_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x1f9f0d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9f170_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x1f9e980;
T_16 ;
    %wait E_0x1f9ea70;
    %load/v 8, v0x1f9ec30_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_16.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_16.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_16.2, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_16.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_16.4, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_16.5, 6;
    %set/v v0x1f9ecd0_0, 2, 32;
    %jmp T_16.7;
T_16.0 ;
    %load/v 8, v0x1f9ead0_0, 32;
    %load/v 40, v0x1f9eb90_0, 32;
    %and 8, 40, 32;
    %set/v v0x1f9ecd0_0, 8, 32;
    %jmp T_16.7;
T_16.1 ;
    %load/v 8, v0x1f9ead0_0, 32;
    %load/v 40, v0x1f9eb90_0, 32;
    %or 8, 40, 32;
    %set/v v0x1f9ecd0_0, 8, 32;
    %jmp T_16.7;
T_16.2 ;
    %load/v 8, v0x1f9ead0_0, 32;
    %load/v 40, v0x1f9eb90_0, 32;
    %add 8, 40, 32;
    %set/v v0x1f9ecd0_0, 8, 32;
    %jmp T_16.7;
T_16.3 ;
    %load/v 8, v0x1f9ead0_0, 32;
    %load/v 40, v0x1f9eb90_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1f9ecd0_0, 8, 32;
    %jmp T_16.7;
T_16.4 ;
    %load/v 8, v0x1f9eb90_0, 32;
    %set/v v0x1f9ecd0_0, 8, 32;
    %jmp T_16.7;
T_16.5 ;
    %load/v 8, v0x1f9ead0_0, 32;
    %load/v 40, v0x1f9eb90_0, 32;
    %or 8, 40, 32;
    %inv 8, 32;
    %set/v v0x1f9ecd0_0, 8, 32;
    %jmp T_16.7;
T_16.7 ;
    %load/v 8, v0x1f9ecd0_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_16.8, 4;
    %set/v v0x1f9edb0_0, 1, 1;
    %jmp T_16.9;
T_16.8 ;
    %load/v 8, v0x1f9ecd0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_16.10, 4;
    %set/v v0x1f9edb0_0, 0, 1;
    %jmp T_16.11;
T_16.10 ;
    %set/v v0x1f9edb0_0, 2, 1;
T_16.11 ;
T_16.9 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x1f9d910;
T_17 ;
    %wait E_0x1f9cc70;
    %load/v 8, v0x1f9de00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9ded0_0, 0, 8;
    %load/v 8, v0x1f9dd00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9dd80_0, 0, 8;
    %load/v 8, v0x1f9e110_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9e200_0, 0, 8;
    %load/v 8, v0x1f9e2b0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9e3b0_0, 0, 8;
    %load/v 8, v0x1f9e460_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9e330_0, 0, 8;
    %load/v 8, v0x1f9df80_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9e060_0, 0, 8;
    %load/v 8, v0x1f9e5a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9e4e0_0, 0, 8;
    %load/v 8, v0x1f9dbd0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9dc50_0, 0, 8;
    %load/v 8, v0x1f9dad0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9db50_0, 0, 8;
    %load/v 8, v0x1f9e6e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9e640_0, 0, 8;
    %load/v 8, v0x1f9e840_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1f9e760_0, 0, 8;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1f9d4a0;
T_18 ;
    %wait E_0x1f9d590;
    %load/v 8, v0x1f9d720_0, 1;
    %load/v 9, v0x1f9d680_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9d7c0_0, 0, 8;
    %load/v 8, v0x1f9d870_0, 1;
    %load/v 9, v0x1f9d7c0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9d5c0_0, 0, 8;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x1f9cb80;
T_19 ;
    %wait E_0x1f9cc70;
    %load/v 8, v0x1f9d1f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9d2c0_0, 0, 8;
    %load/v 8, v0x1f9cda0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9ce40_0, 0, 8;
    %load/v 8, v0x1f9cef0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9cfd0_0, 0, 8;
    %load/v 8, v0x1f9d080_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9d140_0, 0, 8;
    %load/v 8, v0x1f9d340_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1f9d420_0, 0, 8;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1f9c770;
T_20 ;
    %wait E_0x1f9c860;
    %load/v 8, v0x1f9ca30_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_20.0, 4;
    %load/v 8, v0x1f9c8d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9cad0_0, 0, 8;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v0x1f9c990_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9cad0_0, 0, 8;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x1f9c680;
T_21 ;
    %wait E_0x1fa25e0;
    %load/v 8, v0x1fa65d0_0, 1;
    %cmpi/u 8, 1, 1;
    %inv 6, 1;
    %jmp/0xz  T_21.0, 6;
    %load/v 8, v0x1fa7710_0, 32;
    %cmp/u 8, 2, 32;
    %jmp/0xz  T_21.2, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fa7710_0, 0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/v 8, v0x1fa77e0_0, 1;
    %jmp/0xz  T_21.4, 8;
    %load/v 8, v0x1fa7fa0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fa7710_0, 0, 8;
    %jmp T_21.5;
T_21.4 ;
    %load/v 8, v0x1fa7710_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fa7710_0, 0, 8;
T_21.5 ;
T_21.3 ;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1f9c370;
T_22 ;
    %movi 8, 248, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1f9c4a0, 8, 8;
    %movi 8, 64, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1f9c4a0, 8, 8;
    %movi 8, 48, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v0x1f9c4a0, 8, 8;
    %movi 8, 64, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v0x1f9c4a0, 8, 8;
    %movi 8, 139, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 4, 0;
   %set/av v0x1f9c4a0, 8, 8;
    %movi 8, 5, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 5, 0;
   %set/av v0x1f9c4a0, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 6, 0;
   %set/av v0x1f9c4a0, 0, 8;
    %movi 8, 9, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 7, 0;
   %set/av v0x1f9c4a0, 8, 8;
    %movi 8, 170, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 8, 0;
   %set/av v0x1f9c4a0, 8, 8;
    %movi 8, 9, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 9, 0;
   %set/av v0x1f9c4a0, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 10, 0;
   %set/av v0x1f9c4a0, 0, 8;
    %movi 8, 42, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 11, 0;
   %set/av v0x1f9c4a0, 8, 8;
    %movi 8, 138, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 12, 0;
   %set/av v0x1f9c4a0, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 13, 0;
   %set/av v0x1f9c4a0, 0, 8;
    %movi 8, 1, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 14, 0;
   %set/av v0x1f9c4a0, 8, 8;
    %movi 8, 43, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 15, 0;
   %set/av v0x1f9c4a0, 8, 8;
    %movi 8, 203, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 16, 0;
   %set/av v0x1f9c4a0, 8, 8;
    %movi 8, 11, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 17, 0;
   %set/av v0x1f9c4a0, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 18, 0;
   %set/av v0x1f9c4a0, 0, 8;
    %movi 8, 12, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 19, 0;
   %set/av v0x1f9c4a0, 8, 8;
    %movi 8, 248, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 20, 0;
   %set/av v0x1f9c4a0, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 21, 0;
   %set/av v0x1f9c4a0, 0, 8;
    %movi 8, 96, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 22, 0;
   %set/av v0x1f9c4a0, 8, 8;
    %movi 8, 105, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 23, 0;
   %set/av v0x1f9c4a0, 8, 8;
    %movi 8, 248, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 24, 0;
   %set/av v0x1f9c4a0, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 25, 0;
   %set/av v0x1f9c4a0, 0, 8;
    %movi 8, 96, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 26, 0;
   %set/av v0x1f9c4a0, 8, 8;
    %movi 8, 138, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 27, 0;
   %set/av v0x1f9c4a0, 8, 8;
    %movi 8, 248, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 28, 0;
   %set/av v0x1f9c4a0, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 29, 0;
   %set/av v0x1f9c4a0, 0, 8;
    %movi 8, 96, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 30, 0;
   %set/av v0x1f9c4a0, 8, 8;
    %movi 8, 171, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 31, 0;
   %set/av v0x1f9c4a0, 8, 8;
    %movi 8, 248, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 32, 0;
   %set/av v0x1f9c4a0, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 33, 0;
   %set/av v0x1f9c4a0, 0, 8;
    %movi 8, 96, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 34, 0;
   %set/av v0x1f9c4a0, 8, 8;
    %movi 8, 204, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 35, 0;
   %set/av v0x1f9c4a0, 8, 8;
    %movi 8, 20, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 36, 0;
   %set/av v0x1f9c4a0, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 37, 0;
   %set/av v0x1f9c4a0, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 38, 0;
   %set/av v0x1f9c4a0, 0, 8;
    %movi 8, 10, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 39, 0;
   %set/av v0x1f9c4a0, 8, 8;
    %end;
    .thread T_22;
    .scope S_0x1f9c370;
T_23 ;
    %wait E_0x1f9c120;
    %ix/load 0, 3, 0;
    %load/vp0 17, v0x1f9c540_0, 32;
    %ix/get 3, 17, 32;
    %load/av 8, v0x1f9c4a0, 8;
    %mov 16, 0, 1;
    %ix/load 0, 0, 0;
    %set/x0 v0x1f9c5e0_0, 8, 9;
    %ix/load 0, 2, 0;
    %load/vp0 17, v0x1f9c540_0, 32;
    %ix/get 3, 17, 32;
    %load/av 8, v0x1f9c4a0, 8;
    %mov 16, 0, 1;
    %ix/load 0, 8, 0;
    %set/x0 v0x1f9c5e0_0, 8, 9;
    %ix/load 0, 1, 0;
    %load/vp0 17, v0x1f9c540_0, 32;
    %ix/get 3, 17, 32;
    %load/av 8, v0x1f9c4a0, 8;
    %mov 16, 0, 1;
    %ix/load 0, 16, 0;
    %set/x0 v0x1f9c5e0_0, 8, 9;
    %ix/getv 3, v0x1f9c540_0;
    %load/av 8, v0x1f9c4a0, 8;
    %ix/load 0, 24, 0;
    %set/x0 v0x1f9c5e0_0, 8, 8;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x1f6d030;
T_24 ;
    %set/v v0x1f9c0a0_0, 0, 32;
T_24.0 ;
    %load/v 8, v0x1f9c0a0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_24.1, 5;
    %load/v 8, v0x1f9c0a0_0, 32;
    %muli 8, 5, 32;
    %ix/getv/s 3, v0x1f9c0a0_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f9bb10, 8, 32;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1f9c0a0_0, 32;
    %set/v v0x1f9c0a0_0, 8, 32;
    %jmp T_24.0;
T_24.1 ;
    %end;
    .thread T_24;
    .scope S_0x1f6d030;
T_25 ;
    %wait E_0x1f83680;
    %load/v 8, v0x1f9ba70_0, 1;
    %jmp/0xz  T_25.0, 8;
    %load/v 8, v0x1f9c1f0_0, 32;
    %ix/getv 3, v0x1f9c150_0;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f9bb10, 8, 32;
t_3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/v 8, v0x1f24540_0, 1;
    %jmp/0xz  T_25.2, 8;
    %ix/getv 3, v0x1f9c150_0;
    %load/av 8, v0x1f9bb10, 32;
    %set/v v0x1f9c2d0_0, 8, 32;
    %jmp T_25.3;
T_25.2 ;
    %set/v v0x1f9c2d0_0, 2, 32;
T_25.3 ;
T_25.1 ;
    %set/v v0x1f9c0a0_0, 0, 32;
T_25.4 ;
    %load/v 8, v0x1f9c0a0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_25.5, 5;
    %vpi_call 3 468 "$display", "RAM[%0d] = %0d", v0x1f9c0a0_0, &A<v0x1f9bb10, v0x1f9c0a0_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1f9c0a0_0, 32;
    %set/v v0x1f9c0a0_0, 8, 32;
    %jmp T_25.4;
T_25.5 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x1f2e740;
T_26 ;
    %set/v v0x1fa8c10_0, 0, 1;
    %set/v v0x1fa8d90_0, 1, 1;
    %delay 30, 0;
    %vpi_call 2 31 "$finish";
    %end;
    .thread T_26;
    .scope S_0x1f2e740;
T_27 ;
    %delay 1, 0;
    %load/v 8, v0x1fa8c10_0, 1;
    %inv 8, 1;
    %set/v v0x1fa8c10_0, 8, 1;
    %set/v v0x1fa8d90_0, 0, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1f2e740;
T_28 ;
    %vpi_call 2 40 "$dumpfile", "dump.vcd";
    %vpi_call 2 41 "$dumpvars", 2'sb01;
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
