{
    "nl": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/66-openroad-detailedrouting/e7_SARSA_nSteps_INDEPENDIENTES.nl.v",
    "pnl": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/66-openroad-detailedrouting/e7_SARSA_nSteps_INDEPENDIENTES.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/70-odb-reportdisconnectedpins/e7_SARSA_nSteps_INDEPENDIENTES.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/70-odb-reportdisconnectedpins/e7_SARSA_nSteps_INDEPENDIENTES.odb",
    "sdc": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/66-openroad-detailedrouting/e7_SARSA_nSteps_INDEPENDIENTES.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/35-openroad-staprepnr/nom_tt_025C_1v80/e7_SARSA_nSteps_INDEPENDIENTES__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/35-openroad-staprepnr/nom_ss_100C_1v60/e7_SARSA_nSteps_INDEPENDIENTES__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/35-openroad-staprepnr/nom_ff_n40C_1v95/e7_SARSA_nSteps_INDEPENDIENTES__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/28-yosys-jsonheader/e7_SARSA_nSteps_INDEPENDIENTES.h.json",
    "vh": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/51-odb-writeverilogheader/e7_SARSA_nSteps_INDEPENDIENTES.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 446,
        "design__inferred_latch__count": 0,
        "design__instance__count": 485,
        "design__instance__area": 696.918,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 2.18301e-06,
        "power__switching__total": 4.66881e-06,
        "power__leakage__total": 5.06043e-10,
        "power__total": 6.85232e-06,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 4.22595,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 4.69558,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 4.113557166883956,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 3.872113850265771,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 3.8736295267818552,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.260311446433015,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0,
        "clock__skew__worst_setup": 0,
        "timing__hold__ws": 4.22595,
        "timing__setup__ws": 4.69558,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 1000000000000000000000000000000,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 200.0 200.0",
        "design__core__bbox": "5.52 10.88 194.12 187.68",
        "design__io": 10,
        "design__die__area": 40000,
        "design__core__area": 33344.5,
        "design__instance__count__stdcell": 485,
        "design__instance__area__stdcell": 696.918,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.0209006,
        "design__instance__utilization__stdcell": 0.0209006,
        "design__instance__count__class:inverter": 1,
        "design__instance__count__class:multi_input_combinational_cell": 6,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 130,
        "design__instance__count__class:tap_cell": 469,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 8,
        "design__io__hpwl": 818261,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 826.545,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 8,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 1,
        "design__instance__count__class:antenna_cell": 1,
        "route__net": 19,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 5,
        "route__wirelength__iter:1": 824,
        "route__drc_errors__iter:2": 0,
        "route__wirelength__iter:2": 816,
        "route__drc_errors": 0,
        "route__wirelength": 816,
        "route__vias": 88,
        "route__vias__singlecut": 88,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 105.42
    }
}