library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use work.retardos.all;

entity sumador is 
generic(tam: natural := 32);
	port(a, b: in std_logic_vector(tam-1 downto 0);
		s: out std_logic_vector(tam-1 downto 0));
end sumador;

architecture comportamiento of sumador is
begin
	s <= a + b after retSUMADOR;
end;
