{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525235294901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525235294916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 11:28:14 2018 " "Processing started: Wed May 02 11:28:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525235294916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235294916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_Computer_simplified -c system " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Computer_simplified -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235294916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525235295501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525235295501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.v 1 1 " "Found 1 design units, including 1 entities, in source file system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525235313735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/IMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525235313735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "REG.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525235313735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525235313735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/DMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525235313735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313735 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.v(58) " "Verilog HDL warning at control.v(58): extended using \"x\" or \"z\"" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1525235313735 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.v(59) " "Verilog HDL warning at control.v(59): extended using \"x\" or \"z\"" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1525235313735 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.v(62) " "Verilog HDL warning at control.v(62): extended using \"x\" or \"z\"" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1525235313735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525235313735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led7seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file led7seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED7SEG_decoder " "Found entity 1: LED7SEG_decoder" {  } { { "LED7SEG_decoder.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LED7SEG_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525235313735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313735 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_control.v(9) " "Verilog HDL warning at ALU_control.v(9): extended using \"x\" or \"z\"" {  } { { "ALU_control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1525235313735 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_control.v(12) " "Verilog HDL warning at ALU_control.v(12): extended using \"x\" or \"z\"" {  } { { "ALU_control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1525235313735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_control " "Found entity 1: ALU_control" {  } { { "ALU_control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525235313735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exception_handle.v 1 1 " "Found 1 design units, including 1 entities, in source file exception_handle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Exception_Handle " "Found entity 1: Exception_Handle" {  } { { "Exception_Handle.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/Exception_Handle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525235313750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Ext " "Found entity 1: Sign_Ext" {  } { { "Sign_Extend.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/Sign_Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525235313750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "epc.v 1 1 " "Found 1 design units, including 1 entities, in source file epc.v" { { "Info" "ISGN_ENTITY_NAME" "1 EPC " "Found entity 1: EPC" {  } { { "EPC.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/EPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525235313750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525235313750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525235313750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Selector " "Found entity 1: LCD_Selector" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525235313750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313750 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "interface system_INTERFACE.v(29) " "Verilog HDL Declaration warning at system_INTERFACE.v(29): \"interface\" is SystemVerilog-2005 keyword" {  } { { "system_INTERFACE.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v" 29 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1525235313750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file system_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_INTERFACE " "Found entity 1: system_INTERFACE" {  } { { "system_INTERFACE.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525235313750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EH_Led system.v(72) " "Verilog HDL Implicit Net warning at system.v(72): created implicit net for \"EH_Led\"" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525235313750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reg_Out_1 system.v(107) " "Verilog HDL Implicit Net warning at system.v(107): created implicit net for \"Reg_Out_1\"" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525235313750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Mem_Write_f system.v(117) " "Verilog HDL Implicit Net warning at system.v(117): created implicit net for \"Mem_Write_f\"" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525235313750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Mem_Read_f system.v(118) " "Verilog HDL Implicit Net warning at system.v(118): created implicit net for \"Mem_Read_f\"" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525235313750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x system.v(215) " "Verilog HDL Implicit Net warning at system.v(215): created implicit net for \"x\"" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 215 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525235313750 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system_INTERFACE " "Elaborating entity \"system_INTERFACE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525235313797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:interface " "Elaborating entity \"system\" for hierarchy \"system:interface\"" {  } { { "system_INTERFACE.v" "interface" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EH_Led system.v(72) " "Verilog HDL or VHDL warning at system.v(72): object \"EH_Led\" assigned a value but never read" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 system.v(158) " "Verilog HDL assignment warning at system.v(158): truncated value with size 32 to match size of target (1)" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 system.v(159) " "Verilog HDL assignment warning at system.v(159): truncated value with size 32 to match size of target (1)" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 system.v(160) " "Verilog HDL assignment warning at system.v(160): truncated value with size 32 to match size of target (1)" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 system.v(184) " "Verilog HDL assignment warning at system.v(184): truncated value with size 32 to match size of target (8)" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EH_led system.v(31) " "Output port \"EH_led\" at system.v(31) has no driver" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON system.v(35) " "Output port \"LCD_ON\" at system.v(35) has no driver" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM system:interface\|IMEM:uIMEM " "Elaborating entity \"IMEM\" for hierarchy \"system:interface\|IMEM:uIMEM\"" {  } { { "system.v" "uIMEM" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2 0 255 IMEM.v(12) " "Verilog HDL warning at IMEM.v(12): number of words (2) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "IMEM.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/IMEM.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface|IMEM:uIMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMEM_mem.data_a 0 IMEM.v(8) " "Net \"IMEM_mem.data_a\" at IMEM.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/IMEM.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface|IMEM:uIMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMEM_mem.waddr_a 0 IMEM.v(8) " "Net \"IMEM_mem.waddr_a\" at IMEM.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/IMEM.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface|IMEM:uIMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMEM_mem.we_a 0 IMEM.v(8) " "Net \"IMEM_mem.we_a\" at IMEM.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/IMEM.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface|IMEM:uIMEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG system:interface\|REG:uREG " "Elaborating entity \"REG\" for hierarchy \"system:interface\|REG:uREG\"" {  } { { "system.v" "uREG" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU system:interface\|ALU:uALU " "Elaborating entity \"ALU\" for hierarchy \"system:interface\|ALU:uALU\"" {  } { { "system.v" "uALU" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_1 ALU.v(14) " "Verilog HDL Always Construct warning at ALU.v(14): variable \"ALU_operand_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_2 ALU.v(14) " "Verilog HDL Always Construct warning at ALU.v(14): variable \"ALU_operand_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_1 ALU.v(15) " "Verilog HDL Always Construct warning at ALU.v(15): variable \"ALU_operand_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_2 ALU.v(15) " "Verilog HDL Always Construct warning at ALU.v(15): variable \"ALU_operand_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_1 ALU.v(16) " "Verilog HDL Always Construct warning at ALU.v(16): variable \"ALU_operand_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_2 ALU.v(16) " "Verilog HDL Always Construct warning at ALU.v(16): variable \"ALU_operand_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_1 ALU.v(17) " "Verilog HDL Always Construct warning at ALU.v(17): variable \"ALU_operand_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_2 ALU.v(17) " "Verilog HDL Always Construct warning at ALU.v(17): variable \"ALU_operand_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_1 ALU.v(18) " "Verilog HDL Always Construct warning at ALU.v(18): variable \"ALU_operand_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_2 ALU.v(18) " "Verilog HDL Always Construct warning at ALU.v(18): variable \"ALU_operand_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_1 ALU.v(19) " "Verilog HDL Always Construct warning at ALU.v(19): variable \"ALU_operand_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_2 ALU.v(19) " "Verilog HDL Always Construct warning at ALU.v(19): variable \"ALU_operand_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_1 ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): variable \"ALU_operand_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_2 ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): variable \"ALU_operand_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_1 ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): variable \"ALU_operand_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_2 ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): variable \"ALU_operand_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_1 ALU.v(22) " "Verilog HDL Always Construct warning at ALU.v(22): variable \"ALU_operand_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_2 ALU.v(22) " "Verilog HDL Always Construct warning at ALU.v(22): variable \"ALU_operand_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_status ALU.v(28) " "Verilog HDL Always Construct warning at ALU.v(28): inferring latch(es) for variable \"ALU_status\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_status\[0\] ALU.v(31) " "Inferred latch for \"ALU_status\[0\]\" at ALU.v(31)" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313813 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_status\[1\] ALU.v(31) " "Inferred latch for \"ALU_status\[1\]\" at ALU.v(31)" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_status\[2\] ALU.v(31) " "Inferred latch for \"ALU_status\[2\]\" at ALU.v(31)" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_status\[3\] ALU.v(31) " "Inferred latch for \"ALU_status\[3\]\" at ALU.v(31)" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_status\[4\] ALU.v(31) " "Inferred latch for \"ALU_status\[4\]\" at ALU.v(31)" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_status\[5\] ALU.v(31) " "Inferred latch for \"ALU_status\[5\]\" at ALU.v(31)" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_status\[6\] ALU.v(31) " "Inferred latch for \"ALU_status\[6\]\" at ALU.v(31)" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_status\[7\] ALU.v(31) " "Inferred latch for \"ALU_status\[7\]\" at ALU.v(31)" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM system:interface\|DMEM:uDMEM " "Elaborating entity \"DMEM\" for hierarchy \"system:interface\|DMEM:uDMEM\"" {  } { { "system.v" "uDMEM" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1024 0 255 DMEM.v(14) " "Verilog HDL warning at DMEM.v(14): number of words (1024) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "DMEM.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/DMEM.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|DMEM:uDMEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control system:interface\|control:ucontrol " "Elaborating entity \"control\" for hierarchy \"system:interface\|control:ucontrol\"" {  } { { "system.v" "ucontrol" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "control_signal control.v(65) " "Verilog HDL Always Construct warning at control.v(65): variable \"control_signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control.v(58) " "Verilog HDL Case Statement warning at control.v(58): case item expression covers a value already covered by a previous case item" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 58 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_signal control.v(52) " "Verilog HDL Always Construct warning at control.v(52): inferring latch(es) for variable \"control_signal\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[0\] control.v(52) " "Inferred latch for \"control_signal\[0\]\" at control.v(52)" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[1\] control.v(52) " "Inferred latch for \"control_signal\[1\]\" at control.v(52)" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[2\] control.v(52) " "Inferred latch for \"control_signal\[2\]\" at control.v(52)" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[3\] control.v(52) " "Inferred latch for \"control_signal\[3\]\" at control.v(52)" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[4\] control.v(52) " "Inferred latch for \"control_signal\[4\]\" at control.v(52)" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[5\] control.v(52) " "Inferred latch for \"control_signal\[5\]\" at control.v(52)" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[6\] control.v(52) " "Inferred latch for \"control_signal\[6\]\" at control.v(52)" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[7\] control.v(52) " "Inferred latch for \"control_signal\[7\]\" at control.v(52)" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[8\] control.v(52) " "Inferred latch for \"control_signal\[8\]\" at control.v(52)" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[9\] control.v(52) " "Inferred latch for \"control_signal\[9\]\" at control.v(52)" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[10\] control.v(52) " "Inferred latch for \"control_signal\[10\]\" at control.v(52)" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_control system:interface\|ALU_control:uALU_control " "Elaborating entity \"ALU_control\" for hierarchy \"system:interface\|ALU_control:uALU_control\"" {  } { { "system.v" "uALU_control" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_control_out ALU_control.v(31) " "Verilog HDL Always Construct warning at ALU_control.v(31): variable \"ALU_control_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|ALU_control:uALU_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_control_out ALU_control.v(8) " "Verilog HDL Always Construct warning at ALU_control.v(8): inferring latch(es) for variable \"ALU_control_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|ALU_control:uALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_control_out\[0\] ALU_control.v(8) " "Inferred latch for \"ALU_control_out\[0\]\" at ALU_control.v(8)" {  } { { "ALU_control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|ALU_control:uALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_control_out\[1\] ALU_control.v(8) " "Inferred latch for \"ALU_control_out\[1\]\" at ALU_control.v(8)" {  } { { "ALU_control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|ALU_control:uALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_control_out\[2\] ALU_control.v(8) " "Inferred latch for \"ALU_control_out\[2\]\" at ALU_control.v(8)" {  } { { "ALU_control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|ALU_control:uALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_control_out\[3\] ALU_control.v(8) " "Inferred latch for \"ALU_control_out\[3\]\" at ALU_control.v(8)" {  } { { "ALU_control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|ALU_control:uALU_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Exception_Handle system:interface\|Exception_Handle:uException_Handle " "Elaborating entity \"Exception_Handle\" for hierarchy \"system:interface\|Exception_Handle:uException_Handle\"" {  } { { "system.v" "uException_Handle" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EH_flag Exception_Handle.v(10) " "Verilog HDL Always Construct warning at Exception_Handle.v(10): inferring latch(es) for variable \"EH_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "Exception_Handle.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/Exception_Handle.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|Exception_Handle:uException_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EH_flag Exception_Handle.v(10) " "Inferred latch for \"EH_flag\" at Exception_Handle.v(10)" {  } { { "Exception_Handle.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/Exception_Handle.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 "|system_INTERFACE|system:interface|Exception_Handle:uException_Handle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Ext system:interface\|Sign_Ext:uSign_Ext " "Elaborating entity \"Sign_Ext\" for hierarchy \"system:interface\|Sign_Ext:uSign_Ext\"" {  } { { "system.v" "uSign_Ext" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EPC system:interface\|EPC:uEPC " "Elaborating entity \"EPC\" for hierarchy \"system:interface\|EPC:uEPC\"" {  } { { "system.v" "uEPC" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST system:interface\|LCD_TEST:uLCD_TEST " "Elaborating entity \"LCD_TEST\" for hierarchy \"system:interface\|LCD_TEST:uLCD_TEST\"" {  } { { "system.v" "uLCD_TEST" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525235313829 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST.v(66) " "Verilog HDL assignment warning at LCD_TEST.v(66): truncated value with size 32 to match size of target (18)" {  } { { "LCD_TEST.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_TEST.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525235313860 "|system_INTERFACE|system:interface|LCD_TEST:uLCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(74) " "Verilog HDL assignment warning at LCD_TEST.v(74): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_TEST.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525235313860 "|system_INTERFACE|system:interface|LCD_TEST:uLCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(79) " "Verilog HDL assignment warning at LCD_TEST.v(79): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_TEST.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525235313860 "|system_INTERFACE|system:interface|LCD_TEST:uLCD_TEST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller system:interface\|LCD_TEST:uLCD_TEST\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"system:interface\|LCD_TEST:uLCD_TEST\|LCD_Controller:u0\"" {  } { { "LCD_TEST.v" "u0" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_TEST.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525235313860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(68) " "Verilog HDL assignment warning at LCD_Controller.v(68): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Controller.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525235313860 "|system_INTERFACE|system:interface|LCD_TEST:uLCD_TEST|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Selector system:interface\|LCD_Selector:uLCD_selector " "Elaborating entity \"LCD_Selector\" for hierarchy \"system:interface\|LCD_Selector:uLCD_selector\"" {  } { { "system.v" "uLCD_selector" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525235313860 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IMEM_data LCD_Selector.v(16) " "Verilog HDL Always Construct warning at LCD_Selector.v(16): variable \"IMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IMEM_data LCD_Selector.v(17) " "Verilog HDL Always Construct warning at LCD_Selector.v(17): variable \"IMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IMEM_data LCD_Selector.v(18) " "Verilog HDL Always Construct warning at LCD_Selector.v(18): variable \"IMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IMEM_data LCD_Selector.v(19) " "Verilog HDL Always Construct warning at LCD_Selector.v(19): variable \"IMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IMEM_data LCD_Selector.v(20) " "Verilog HDL Always Construct warning at LCD_Selector.v(20): variable \"IMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IMEM_data LCD_Selector.v(21) " "Verilog HDL Always Construct warning at LCD_Selector.v(21): variable \"IMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IMEM_data LCD_Selector.v(22) " "Verilog HDL Always Construct warning at LCD_Selector.v(22): variable \"IMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IMEM_data LCD_Selector.v(23) " "Verilog HDL Always Construct warning at LCD_Selector.v(23): variable \"IMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REG_data LCD_Selector.v(28) " "Verilog HDL Always Construct warning at LCD_Selector.v(28): variable \"REG_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REG_data LCD_Selector.v(29) " "Verilog HDL Always Construct warning at LCD_Selector.v(29): variable \"REG_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REG_data LCD_Selector.v(30) " "Verilog HDL Always Construct warning at LCD_Selector.v(30): variable \"REG_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REG_data LCD_Selector.v(31) " "Verilog HDL Always Construct warning at LCD_Selector.v(31): variable \"REG_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REG_data LCD_Selector.v(32) " "Verilog HDL Always Construct warning at LCD_Selector.v(32): variable \"REG_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REG_data LCD_Selector.v(33) " "Verilog HDL Always Construct warning at LCD_Selector.v(33): variable \"REG_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REG_data LCD_Selector.v(34) " "Verilog HDL Always Construct warning at LCD_Selector.v(34): variable \"REG_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REG_data LCD_Selector.v(35) " "Verilog HDL Always Construct warning at LCD_Selector.v(35): variable \"REG_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_data LCD_Selector.v(40) " "Verilog HDL Always Construct warning at LCD_Selector.v(40): variable \"ALU_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_data LCD_Selector.v(41) " "Verilog HDL Always Construct warning at LCD_Selector.v(41): variable \"ALU_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_data LCD_Selector.v(42) " "Verilog HDL Always Construct warning at LCD_Selector.v(42): variable \"ALU_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_data LCD_Selector.v(43) " "Verilog HDL Always Construct warning at LCD_Selector.v(43): variable \"ALU_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_data LCD_Selector.v(44) " "Verilog HDL Always Construct warning at LCD_Selector.v(44): variable \"ALU_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_data LCD_Selector.v(45) " "Verilog HDL Always Construct warning at LCD_Selector.v(45): variable \"ALU_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_data LCD_Selector.v(46) " "Verilog HDL Always Construct warning at LCD_Selector.v(46): variable \"ALU_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_data LCD_Selector.v(47) " "Verilog HDL Always Construct warning at LCD_Selector.v(47): variable \"ALU_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_status_data LCD_Selector.v(52) " "Verilog HDL Always Construct warning at LCD_Selector.v(52): variable \"ALU_status_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_status_data LCD_Selector.v(53) " "Verilog HDL Always Construct warning at LCD_Selector.v(53): variable \"ALU_status_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_status_data LCD_Selector.v(54) " "Verilog HDL Always Construct warning at LCD_Selector.v(54): variable \"ALU_status_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_status_data LCD_Selector.v(55) " "Verilog HDL Always Construct warning at LCD_Selector.v(55): variable \"ALU_status_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_status_data LCD_Selector.v(56) " "Verilog HDL Always Construct warning at LCD_Selector.v(56): variable \"ALU_status_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_status_data LCD_Selector.v(57) " "Verilog HDL Always Construct warning at LCD_Selector.v(57): variable \"ALU_status_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_status_data LCD_Selector.v(58) " "Verilog HDL Always Construct warning at LCD_Selector.v(58): variable \"ALU_status_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_status_data LCD_Selector.v(59) " "Verilog HDL Always Construct warning at LCD_Selector.v(59): variable \"ALU_status_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DMEM_data LCD_Selector.v(64) " "Verilog HDL Always Construct warning at LCD_Selector.v(64): variable \"DMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DMEM_data LCD_Selector.v(65) " "Verilog HDL Always Construct warning at LCD_Selector.v(65): variable \"DMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DMEM_data LCD_Selector.v(66) " "Verilog HDL Always Construct warning at LCD_Selector.v(66): variable \"DMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DMEM_data LCD_Selector.v(67) " "Verilog HDL Always Construct warning at LCD_Selector.v(67): variable \"DMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DMEM_data LCD_Selector.v(68) " "Verilog HDL Always Construct warning at LCD_Selector.v(68): variable \"DMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DMEM_data LCD_Selector.v(69) " "Verilog HDL Always Construct warning at LCD_Selector.v(69): variable \"DMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DMEM_data LCD_Selector.v(70) " "Verilog HDL Always Construct warning at LCD_Selector.v(70): variable \"DMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DMEM_data LCD_Selector.v(71) " "Verilog HDL Always Construct warning at LCD_Selector.v(71): variable \"DMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "control_data LCD_Selector.v(76) " "Verilog HDL Always Construct warning at LCD_Selector.v(76): variable \"control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "control_data LCD_Selector.v(77) " "Verilog HDL Always Construct warning at LCD_Selector.v(77): variable \"control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "control_data LCD_Selector.v(78) " "Verilog HDL Always Construct warning at LCD_Selector.v(78): variable \"control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "control_data LCD_Selector.v(79) " "Verilog HDL Always Construct warning at LCD_Selector.v(79): variable \"control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "control_data LCD_Selector.v(80) " "Verilog HDL Always Construct warning at LCD_Selector.v(80): variable \"control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "control_data LCD_Selector.v(81) " "Verilog HDL Always Construct warning at LCD_Selector.v(81): variable \"control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "control_data LCD_Selector.v(82) " "Verilog HDL Always Construct warning at LCD_Selector.v(82): variable \"control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "control_data LCD_Selector.v(83) " "Verilog HDL Always Construct warning at LCD_Selector.v(83): variable \"control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_control_data LCD_Selector.v(88) " "Verilog HDL Always Construct warning at LCD_Selector.v(88): variable \"ALU_control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_control_data LCD_Selector.v(89) " "Verilog HDL Always Construct warning at LCD_Selector.v(89): variable \"ALU_control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_control_data LCD_Selector.v(90) " "Verilog HDL Always Construct warning at LCD_Selector.v(90): variable \"ALU_control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_control_data LCD_Selector.v(91) " "Verilog HDL Always Construct warning at LCD_Selector.v(91): variable \"ALU_control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_control_data LCD_Selector.v(92) " "Verilog HDL Always Construct warning at LCD_Selector.v(92): variable \"ALU_control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_control_data LCD_Selector.v(93) " "Verilog HDL Always Construct warning at LCD_Selector.v(93): variable \"ALU_control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_control_data LCD_Selector.v(94) " "Verilog HDL Always Construct warning at LCD_Selector.v(94): variable \"ALU_control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_control_data LCD_Selector.v(95) " "Verilog HDL Always Construct warning at LCD_Selector.v(95): variable \"ALU_control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EPC_data LCD_Selector.v(100) " "Verilog HDL Always Construct warning at LCD_Selector.v(100): variable \"EPC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EPC_data LCD_Selector.v(101) " "Verilog HDL Always Construct warning at LCD_Selector.v(101): variable \"EPC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EPC_data LCD_Selector.v(102) " "Verilog HDL Always Construct warning at LCD_Selector.v(102): variable \"EPC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EPC_data LCD_Selector.v(103) " "Verilog HDL Always Construct warning at LCD_Selector.v(103): variable \"EPC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EPC_data LCD_Selector.v(104) " "Verilog HDL Always Construct warning at LCD_Selector.v(104): variable \"EPC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EPC_data LCD_Selector.v(105) " "Verilog HDL Always Construct warning at LCD_Selector.v(105): variable \"EPC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EPC_data LCD_Selector.v(106) " "Verilog HDL Always Construct warning at LCD_Selector.v(106): variable \"EPC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EPC_data LCD_Selector.v(107) " "Verilog HDL Always Construct warning at LCD_Selector.v(107): variable \"EPC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LCD_Selector.v(12) " "Verilog HDL Case Statement information at LCD_Selector.v(12): all case item expressions in this case statement are onehot" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 12 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1525235313875 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system:interface\|REG:uREG\|REG_mem " "RAM logic \"system:interface\|REG:uREG\|REG_mem\" is uninferred due to asynchronous read logic" {  } { { "REG.v" "REG_mem" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/REG.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525235314719 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1525235314719 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:interface\|IMEM:uIMEM\|IMEM_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:interface\|IMEM:uIMEM\|IMEM_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525235315495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525235315495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525235315495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525235315495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525235315495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525235315495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525235315495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525235315495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525235315495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/system.ram0_IMEM_257482.hdl.mif " "Parameter INIT_FILE set to db/system.ram0_IMEM_257482.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525235315495 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1525235315495 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525235315495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0 " "Elaborated megafunction instantiation \"system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525235315605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0 " "Instantiated megafunction \"system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525235315605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525235315605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525235315605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525235315605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525235315605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525235315605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525235315605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525235315605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525235315605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/system.ram0_IMEM_257482.hdl.mif " "Parameter \"INIT_FILE\" = \"db/system.ram0_IMEM_257482.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525235315605 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525235315605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mf61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mf61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mf61 " "Found entity 1: altsyncram_mf61" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525235315683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235315683 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a21 " "Synthesized away node \"system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "e:/games/soft/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 89 0 0 } } { "system_INTERFACE.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v" 29 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235316027 "|system_INTERFACE|system:interface|IMEM:uIMEM|altsyncram:IMEM_mem_rtl_0|altsyncram_mf61:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a22 " "Synthesized away node \"system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "e:/games/soft/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 89 0 0 } } { "system_INTERFACE.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v" 29 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235316027 "|system_INTERFACE|system:interface|IMEM:uIMEM|altsyncram:IMEM_mem_rtl_0|altsyncram_mf61:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a23 " "Synthesized away node \"system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "e:/games/soft/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 89 0 0 } } { "system_INTERFACE.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v" 29 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235316027 "|system_INTERFACE|system:interface|IMEM:uIMEM|altsyncram:IMEM_mem_rtl_0|altsyncram_mf61:auto_generated|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1525235316027 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1525235316027 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1525235316230 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "system:interface\|control:ucontrol\|control_signal\[6\] system:interface\|control:ucontrol\|control_signal\[8\] " "Duplicate LATCH primitive \"system:interface\|control:ucontrol\|control_signal\[6\]\" merged with LATCH primitive \"system:interface\|control:ucontrol\|control_signal\[8\]\"" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525235316277 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1525235316277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system:interface\|control:ucontrol\|control_signal\[2\] " "Latch system:interface\|control:ucontrol\|control_signal\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 665 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525235316277 ""}  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525235316277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system:interface\|control:ucontrol\|control_signal\[8\] " "Latch system:interface\|control:ucontrol\|control_signal\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 665 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525235316277 ""}  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525235316277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system:interface\|control:ucontrol\|control_signal\[9\] " "Latch system:interface\|control:ucontrol\|control_signal\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a27 " "Ports D and ENA on the latch are fed by the same signal system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 602 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525235316277 ""}  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525235316277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system:interface\|control:ucontrol\|control_signal\[10\] " "Latch system:interface\|control:ucontrol\|control_signal\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 581 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525235316277 ""}  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525235316277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system:interface\|control:ucontrol\|control_signal\[0\] " "Latch system:interface\|control:ucontrol\|control_signal\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 665 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525235316277 ""}  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525235316277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system:interface\|ALU:uALU\|ALU_status\[7\] " "Latch system:interface\|ALU:uALU\|ALU_status\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE system:interface\|ALU_control:uALU_control\|ALU_control_out\[2\] " "Ports ENA and PRE on the latch are fed by the same signal system:interface\|ALU_control:uALU_control\|ALU_control_out\[2\]" {  } { { "ALU_control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525235316277 ""}  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525235316277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system:interface\|control:ucontrol\|control_signal\[1\] " "Latch system:interface\|control:ucontrol\|control_signal\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 665 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525235316277 ""}  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525235316277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system:interface\|ALU:uALU\|ALU_status\[4\] " "Latch system:interface\|ALU:uALU\|ALU_status\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system:interface\|ALU_control:uALU_control\|ALU_control_out\[2\] " "Ports D and ENA on the latch are fed by the same signal system:interface\|ALU_control:uALU_control\|ALU_control_out\[2\]" {  } { { "ALU_control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525235316277 ""}  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525235316277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system:interface\|control:ucontrol\|control_signal\[4\] " "Latch system:interface\|control:ucontrol\|control_signal\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 665 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525235316277 ""}  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525235316277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system:interface\|control:ucontrol\|control_signal\[5\] " "Latch system:interface\|control:ucontrol\|control_signal\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 665 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525235316277 ""}  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525235316277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system:interface\|control:ucontrol\|control_signal\[7\] " "Latch system:interface\|control:ucontrol\|control_signal\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 665 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525235316277 ""}  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525235316277 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:interface\|SYS_clk system:interface\|SYS_clk~_emulated system:interface\|SYS_clk~1 " "Register \"system:interface\|SYS_clk\" is converted into an equivalent circuit using register \"system:interface\|SYS_clk~_emulated\" and latch \"system:interface\|SYS_clk~1\"" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1525235316292 "|system_INTERFACE|system:interface|SYS_clk"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1525235316292 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "system_INTERFACE.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525235317261 "|system_INTERFACE|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "system_INTERFACE.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525235317261 "|system_INTERFACE|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "system_INTERFACE.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525235317261 "|system_INTERFACE|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525235317261 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525235317530 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525235321183 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/output_files/system.map.smsg " "Generated suppressed messages file D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/output_files/system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235321339 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525235321920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525235321920 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "system_INTERFACE.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235322201 "|system_INTERFACE|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "system_INTERFACE.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235322201 "|system_INTERFACE|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "system_INTERFACE.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235322201 "|system_INTERFACE|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525235322201 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2445 " "Implemented 2445 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525235322201 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525235322201 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2373 " "Implemented 2373 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525235322201 ""} { "Info" "ICUT_CUT_TM_RAMS" "29 " "Implemented 29 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1525235322201 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525235322201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 150 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "754 " "Peak virtual memory: 754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525235322357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 11:28:42 2018 " "Processing ended: Wed May 02 11:28:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525235322357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525235322357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525235322357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525235322357 ""}
