-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/Library_Projects_FPGA/VegaVAD/VegaVAD_main_tb_isim_beh.exe" -prj "D:/Library_Projects_FPGA/VegaVAD/VegaVAD_main_tb_beh.prj" "work.VegaVAD_main_tb" "work.glbl" 
