<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>MI2AVMM &mdash; Open FPGA Modules Docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../../../_static/css/theme_overrides.css?v=b530091d" />

  
  <!--[if lt IE 9]>
    <script src="../../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../search.html" />
    <link rel="next" title="MI2AXI4" href="../mi2axi4/readme.html" />
    <link rel="prev" title="MI Splitter Plus Gen" href="../../splitter_plus_gen/readme.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../../index.html" class="icon icon-home">
            Open FPGA Modules Docs
          </a>
              <div class="version">
                Git branch: main, <br> Git hash: 03fe6526
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Build system:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../build/readme.html">Build System</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Components:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../../base.html">Basic Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ctrls.html">Controllers &amp; TSU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../fl.html">FL Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../flu.html">FLU Tools</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../../../mi.html">MI Tools</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../readme.html">MI bus specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../async/readme.html">MI ASYNC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../pipe/readme.html">MI Pipe</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../indirect_access/readme.html">MI indirect access</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../reconf/readme.html">MI Reconfigurator</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../splitter_plus_gen/readme.html">MI Splitter Plus Gen</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">MI2AVMM</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#specification">Specification</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../mi2axi4/readme.html">MI2AXI4</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mfb.html">MFB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mvb.html">MVB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../nic.html">Network Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../pcie.html">PCIe Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../debug.html">Debug Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ver.html">UVM Verification</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Packages:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../base/pkg/readme.html">Packages</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../index.html">Open FPGA Modules Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../../../mi.html">MI Tools</a></li>
      <li class="breadcrumb-item active">MI2AVMM</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../_sources/comp/mi_tools/converters/mi2avmm/readme.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="mi2avmm">
<span id="id1"></span><h1>MI2AVMM<a class="headerlink" href="#mi2avmm" title="Link to this heading"></a></h1>
<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-mi2avmm">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">MI2AVMM</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-mi2avmm" title="Link to this definition"></a></dt>
<dd><p>This component converts MI interface to Avalon Memory-Mapped (Avalon-MM) interface.
In the current implementation these are just directly connected wires and one not gate.</p>
<span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-gengeneric-mi2avmm-data_width"><td><p>DATA_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>32</p></td>
<td><p>Data word width in bits</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-mi2avmm-addr_width"><td><p>ADDR_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>32</p></td>
<td><p>Address word width in bits</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-mi2avmm-meta_width"><td><p>META_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>2</p></td>
<td><p>Meta word width in bits</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-mi2avmm-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>“AGILEX”</p></td>
<td><p>Target device (Intel only) (UNUSED)</p></td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-portsignal-mi2avmm-clk"><td><p>CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mi2avmm-reset"><td><p>RESET</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mi2avmm-mi_dwr"><td><p>MI_DWR</p></td>
<td><p>std_logic_vector(DATA_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Input Data</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mi2avmm-mi_mwr"><td><p>MI_MWR</p></td>
<td><p>std_logic_vector(META_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Input Metadata (not used yet)</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mi2avmm-mi_addr"><td><p>MI_ADDR</p></td>
<td><p>std_logic_vector(ADDR_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Address</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mi2avmm-mi_rd"><td><p>MI_RD</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Read Request</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mi2avmm-mi_wr"><td><p>MI_WR</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Write Request</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mi2avmm-mi_be"><td><p>MI_BE</p></td>
<td><p>std_logic_vector((DATA_WIDTH/8)-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Byte Enable</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mi2avmm-mi_drd"><td><p>MI_DRD</p></td>
<td><p>std_logic_vector(DATA_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Output Data</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mi2avmm-mi_ardy"><td><p>MI_ARDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>Address Ready</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mi2avmm-mi_drdy"><td><p>MI_DRDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>Data Ready</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mi2avmm-avmm_address"><td><p>AVMM_ADDRESS</p></td>
<td><p>std_logic_vector(ADDR_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Address</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mi2avmm-avmm_write"><td><p>AVMM_WRITE</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>Write Request</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mi2avmm-avmm_read"><td><p>AVMM_READ</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>Read Request</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mi2avmm-avmm_byteenable"><td><p>AVMM_BYTEENABLE</p></td>
<td><p>std_logic_vector((DATA_WIDTH/8)-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Byte Enable</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mi2avmm-avmm_writedata"><td><p>AVMM_WRITEDATA</p></td>
<td><p>std_logic_vector(DATA_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Output Data</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mi2avmm-avmm_readdata"><td><p>AVMM_READDATA</p></td>
<td><p>std_logic_vector(DATA_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Input Data</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mi2avmm-avmm_readdatavalid"><td><p>AVMM_READDATAVALID</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Input Data Valid</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mi2avmm-avmm_waitrequest"><td><p>AVMM_WAITREQUEST</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Wait Request</p></td>
</tr>
</tbody>
</table>
</dd></dl>

<p>Read <a class="reference internal" href="../../readme.html#mi-bus"><span class="std std-ref">MI bus specification</span></a> for more information on the MI bus.</p>
<section id="specification">
<h2>Specification<a class="headerlink" href="#specification" title="Link to this heading"></a></h2>
<p>Both interfaces use common clock and reset signals.
AVMM interface does not support <em>debugaccess</em>, optional signals (<em>response</em>, <em>writeresponsevalid</em>), <em>lock</em> for multiple hosts and burst mode signals (<em>burstcount</em>, <em>beginbursttransfer</em>).
Pipelined read transfers are possible with <em>readdatavalid</em> signal.
According to the Avalon-MM specification, there must be at least one cycle of latency between acceptance of the <em>read</em> signal and assertion of <em>readdatavalid</em> (in opposite to MI bus DRDY signal with possible 0 cycle latency).
<em>waitrequest</em> signal is asserted when the component is unable to accept data, thus the data must be kept constant until the signal is deasserted (MI bus ARDY signal negation).</p>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p>The <em>waitrequestAllowance</em> property is the number of transfers accepted after assertion of <em>waitrequest</em> signal. The only supported value of this property is 0.</p>
</div>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p>This component only supports data with the same width on both sides (32 bits by default).
These are addressed as one unit (e.g. when using 32 bit data, byte adresses 0x00 to 0x03 will be on OFFSET[0], 0x04 to 0x07 on OFFSET[1]).</p>
</div>
<p>Refer to <a class="reference external" href="https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_avalon_spec.pdf">Avalon Interface Specification</a> for more information on Avalon-MM interfaces (see section 3).</p>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../../splitter_plus_gen/readme.html" class="btn btn-neutral float-left" title="MI Splitter Plus Gen" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../mi2axi4/readme.html" class="btn btn-neutral float-right" title="MI2AXI4" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>