Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.1/bin/unwrapped/lnx64.o/xelab -wto 9b562c261b20467093d14aa91dfb8cb9 --debug typical --relax --mt 8 -L float_lib -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fir_floatingtb_behav xil_defaultlib.fir_floatingtb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port input_a_stb [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/fir_floating.v:120]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port input_b_stb [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/fir_floating.v:124]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port output_z_ack [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/fir_floating.v:128]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port input_a_stb [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/fir_floating.v:136]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port input_b_stb [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/fir_floating.v:139]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port output_z_ack [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/fir_floating.v:143]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port input_a_stb [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/fir_floating.v:152]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port input_b_stb [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/fir_floating.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port output_z_ack [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/fir_floating.v:159]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/multiplier.v" Line 4. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/multiplier.v" Line 4. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/multiplier.v" Line 4. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/multiplier.v" Line 4. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/adder.v" Line 5. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/adder.v" Line 5. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/adder.v" Line 5. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/multiplier.v" Line 4. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/multiplier.v" Line 4. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/multiplier.v" Line 4. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/multiplier.v" Line 4. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/adder.v" Line 5. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/adder.v" Line 5. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/adder.v" Line 5. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/multiplier.v" Line 4. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/multiplier.v" Line 4. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/multiplier.v" Line 4. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/multiplier.v" Line 4. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/adder.v" Line 5. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/adder.v" Line 5. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/adder.v" Line 5. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/multiplier.v" Line 4. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/multiplier.v" Line 4. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/multiplier.v" Line 4. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/multiplier.v" Line 4. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/adder.v" Line 5. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/adder.v" Line 5. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/adder.v" Line 5. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_memory(NTAPS=4)
Compiling module float_lib.multiplier
Compiling module float_lib.adder
Compiling module xil_defaultlib.clock_sync
Compiling module xil_defaultlib.fir_floating(NTAPS=4,WIDTH=32)
Compiling module xil_defaultlib.fir_floatingtb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_floatingtb_behav
