// This is a module declaration
module Counter(
    input wire clk,       // clock input
    input wire rst_n,     // reset input
    input wire en,        // enable input
    output reg [7:0] count  // count output
    );

    // This is a reg variable declaration
    reg [7:0] counter_reg;

    // This is always block that updates the counter value
    always @ (posedge clk or negedge rst_n) begin
        // If reset is asserted, counter is cleared to 0
        if (!rst_n)
            counter_reg <= 8'h00;
        // Else if enable is asserted, counter increments by 1
        else if (en)
            counter_reg <= counter_reg + 1;
    end

    // Assigning the output to the counter_reg value
    assign count = counter_reg;

endmodule