Analysis & Synthesis report for GravSim
Wed Apr 18 18:43:49 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for Inferred Entity Instance: FPmult:s5_mult|lpm_mult:Mult0
 14. Parameter Settings for Inferred Entity Instance: FPmult:s2_mult|lpm_mult:Mult0
 15. Parameter Settings for Inferred Entity Instance: FPmult:s1_mult|lpm_mult:Mult0
 16. lpm_mult Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "FPadd:s3_add"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 18 18:43:49 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; GravSim                                     ;
; Top-level Entity Name              ; FPU                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,267                                       ;
;     Total combinational functions  ; 1,149                                       ;
;     Dedicated logic registers      ; 304                                         ;
; Total registers                    ; 304                                         ;
; Total pins                         ; 65                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 21                                          ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; FPU                ; GravSim            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                               ;
+------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                   ; Library     ;
+------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; nios_system/synthesis/submodules/avalon_interface.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/avalon_interface.sv ; nios_system ;
; ball.sv                                              ; yes             ; User SystemVerilog HDL File  ; C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/ball.sv                                              ;             ;
; FPU.v                                                ; yes             ; User Verilog HDL File        ; C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/FPU.v                                                ;             ;
; lpm_mult.tdf                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                                            ;             ;
; aglobal171.inc                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                          ;             ;
; lpm_add_sub.inc                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                         ;             ;
; multcore.inc                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.inc                                            ;             ;
; bypassff.inc                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                            ;             ;
; altshift.inc                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                            ;             ;
; db/mult_7dt.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/db/mult_7dt.tdf                                      ;             ;
+------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 1,267      ;
;                                             ;            ;
; Total combinational functions               ; 1149       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 506        ;
;     -- 3 input functions                    ; 462        ;
;     -- <=2 input functions                  ; 181        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 851        ;
;     -- arithmetic mode                      ; 298        ;
;                                             ;            ;
; Total registers                             ; 304        ;
;     -- Dedicated logic registers            ; 304        ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 65         ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 21         ;
;                                             ;            ;
; Maximum fan-out node                        ; iCLK~input ;
; Maximum fan-out                             ; 304        ;
; Total fan-out                               ; 4758       ;
; Average fan-out                             ; 2.96       ;
+---------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                     ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                        ; Entity Name ; Library Name ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------+-------------+--------------+
; |FPU                               ; 1149 (77)           ; 304 (247)                 ; 0           ; 21           ; 3       ; 9         ; 65   ; 0            ; |FPU                                                       ; FPU         ; work         ;
;    |FPadd:s3_add|                  ; 775 (775)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPadd:s3_add                                          ; FPadd       ; work         ;
;    |FPmult:s1_mult|                ; 88 (36)             ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPU|FPmult:s1_mult                                        ; FPmult      ; work         ;
;       |lpm_mult:Mult0|             ; 52 (0)              ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPU|FPmult:s1_mult|lpm_mult:Mult0                         ; lpm_mult    ; work         ;
;          |mult_7dt:auto_generated| ; 52 (52)             ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPU|FPmult:s1_mult|lpm_mult:Mult0|mult_7dt:auto_generated ; mult_7dt    ; work         ;
;    |FPmult:s2_mult|                ; 95 (43)             ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPU|FPmult:s2_mult                                        ; FPmult      ; work         ;
;       |lpm_mult:Mult0|             ; 52 (0)              ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPU|FPmult:s2_mult|lpm_mult:Mult0                         ; lpm_mult    ; work         ;
;          |mult_7dt:auto_generated| ; 52 (52)             ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPU|FPmult:s2_mult|lpm_mult:Mult0|mult_7dt:auto_generated ; mult_7dt    ; work         ;
;    |FPmult:s5_mult|                ; 114 (62)            ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPU|FPmult:s5_mult                                        ; FPmult      ; work         ;
;       |lpm_mult:Mult0|             ; 52 (0)              ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPU|FPmult:s5_mult|lpm_mult:Mult0                         ; lpm_mult    ; work         ;
;          |mult_7dt:auto_generated| ; 52 (52)             ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPU|FPmult:s5_mult|lpm_mult:Mult0|mult_7dt:auto_generated ; mult_7dt    ; work         ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 3           ;
; Simple Multipliers (18-bit)           ; 9           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 21          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 12          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; FPadd:s3_add|buf_B[1..21]              ; Stuck at GND due to stuck port data_in ;
; FPadd:s3_add|buf_B[22..29]             ; Stuck at VCC due to stuck port data_in ;
; FPadd:s3_add|buf_B[30,31]              ; Stuck at GND due to stuck port data_in ;
; FPadd:s3_add|buf_B_e_zero              ; Stuck at GND due to stuck port data_in ;
; mult_2_in[31]                          ; Stuck at GND due to stuck port data_in ;
; FPadd:s3_add|buf_A[1..31]              ; Lost fanout                            ;
; Total Number of Removed Registers = 64 ;                                        ;
+----------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                 ;
+------------------------+---------------------------+----------------------------------------+
; Register name          ; Reason for Removal        ; Registers Removed due to This Register ;
+------------------------+---------------------------+----------------------------------------+
; FPadd:s3_add|buf_B[6]  ; Stuck at GND              ; FPadd:s3_add|buf_A[6]                  ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[5]  ; Stuck at GND              ; FPadd:s3_add|buf_A[5]                  ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[4]  ; Stuck at GND              ; FPadd:s3_add|buf_A[4]                  ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[3]  ; Stuck at GND              ; FPadd:s3_add|buf_A[3]                  ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[2]  ; Stuck at GND              ; FPadd:s3_add|buf_A[2]                  ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[1]  ; Stuck at GND              ; FPadd:s3_add|buf_A[1]                  ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[7]  ; Stuck at GND              ; FPadd:s3_add|buf_A[7]                  ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[8]  ; Stuck at GND              ; FPadd:s3_add|buf_A[8]                  ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[9]  ; Stuck at GND              ; FPadd:s3_add|buf_A[9]                  ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[10] ; Stuck at GND              ; FPadd:s3_add|buf_A[10]                 ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[11] ; Stuck at GND              ; FPadd:s3_add|buf_A[11]                 ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[12] ; Stuck at GND              ; FPadd:s3_add|buf_A[12]                 ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[13] ; Stuck at GND              ; FPadd:s3_add|buf_A[13]                 ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[14] ; Stuck at GND              ; FPadd:s3_add|buf_A[14]                 ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[15] ; Stuck at GND              ; FPadd:s3_add|buf_A[15]                 ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[16] ; Stuck at GND              ; FPadd:s3_add|buf_A[16]                 ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[17] ; Stuck at GND              ; FPadd:s3_add|buf_A[17]                 ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[18] ; Stuck at GND              ; FPadd:s3_add|buf_A[18]                 ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[19] ; Stuck at GND              ; FPadd:s3_add|buf_A[19]                 ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[20] ; Stuck at GND              ; FPadd:s3_add|buf_A[20]                 ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[21] ; Stuck at GND              ; FPadd:s3_add|buf_A[21]                 ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[22] ; Stuck at VCC              ; FPadd:s3_add|buf_A[22]                 ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[23] ; Stuck at VCC              ; FPadd:s3_add|buf_A[23]                 ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[24] ; Stuck at VCC              ; FPadd:s3_add|buf_A[24]                 ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[25] ; Stuck at VCC              ; FPadd:s3_add|buf_A[25]                 ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[26] ; Stuck at VCC              ; FPadd:s3_add|buf_A[26]                 ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[27] ; Stuck at VCC              ; FPadd:s3_add|buf_A[27]                 ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[28] ; Stuck at VCC              ; FPadd:s3_add|buf_A[28]                 ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[29] ; Stuck at VCC              ; FPadd:s3_add|buf_A[29]                 ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[30] ; Stuck at GND              ; FPadd:s3_add|buf_A[30]                 ;
;                        ; due to stuck port data_in ;                                        ;
; FPadd:s3_add|buf_B[31] ; Stuck at GND              ; FPadd:s3_add|buf_A[31]                 ;
;                        ; due to stuck port data_in ;                                        ;
+------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 304   ;
; Number of registers using Synchronous Clear  ; 15    ;
; Number of registers using Synchronous Load   ; 22    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |FPU|mult_5_in[31]            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |FPU|mult_2_in[26]            ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |FPU|add_3_in[2]              ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |FPU|mult_2_in[7]             ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |FPU|mult_5_in[3]             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |FPU|mult_5_in[17]            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |FPU|mult_5_in[20]            ;
; 10:1               ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |FPU|mult_5_in[9]             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |FPU|mult_5_in[21]            ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; No         ; |FPU|FPmult:s5_mult|oProd[21] ;
; 10:1               ; 13 bits   ; 78 LEs        ; 26 LEs               ; 52 LEs                 ; No         ; |FPU|FPadd:s3_add|Add2        ;
; 10:1               ; 14 bits   ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; No         ; |FPU|FPadd:s3_add|Add2        ;
; 10:1               ; 13 bits   ; 78 LEs        ; 39 LEs               ; 39 LEs                 ; No         ; |FPU|FPadd:s3_add|Add2        ;
; 12:1               ; 15 bits   ; 120 LEs       ; 30 LEs               ; 90 LEs                 ; No         ; |FPU|FPadd:s3_add|Add2        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |FPU|FPadd:s3_add|Add2        ;
; 12:1               ; 8 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |FPU|FPadd:s3_add|Add2        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |FPU|FPadd:s3_add|Add2        ;
; 12:1               ; 7 bits    ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; No         ; |FPU|FPadd:s3_add|Add2        ;
; 12:1               ; 7 bits    ; 56 LEs        ; 35 LEs               ; 21 LEs                 ; No         ; |FPU|FPadd:s3_add|Add2        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |FPU|FPadd:s3_add|Add2        ;
; 14:1               ; 6 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; No         ; |FPU|FPadd:s3_add|Add2        ;
; 32:1               ; 2 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; No         ; |FPU|FPadd:s3_add|shft_amt[4] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FPmult:s5_mult|lpm_mult:Mult0      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 23           ; Untyped             ;
; LPM_WIDTHB                                     ; 23           ; Untyped             ;
; LPM_WIDTHP                                     ; 46           ; Untyped             ;
; LPM_WIDTHR                                     ; 46           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FPmult:s2_mult|lpm_mult:Mult0      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 23           ; Untyped             ;
; LPM_WIDTHB                                     ; 23           ; Untyped             ;
; LPM_WIDTHP                                     ; 46           ; Untyped             ;
; LPM_WIDTHR                                     ; 46           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FPmult:s1_mult|lpm_mult:Mult0      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 23           ; Untyped             ;
; LPM_WIDTHB                                     ; 23           ; Untyped             ;
; LPM_WIDTHP                                     ; 46           ; Untyped             ;
; LPM_WIDTHR                                     ; 46           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                        ;
+---------------------------------------+-------------------------------+
; Name                                  ; Value                         ;
+---------------------------------------+-------------------------------+
; Number of entity instances            ; 3                             ;
; Entity Instance                       ; FPmult:s5_mult|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                            ;
;     -- LPM_WIDTHB                     ; 23                            ;
;     -- LPM_WIDTHP                     ; 46                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; FPmult:s2_mult|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                            ;
;     -- LPM_WIDTHB                     ; 23                            ;
;     -- LPM_WIDTHP                     ; 46                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; FPmult:s1_mult|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                            ;
;     -- LPM_WIDTHB                     ; 23                            ;
;     -- LPM_WIDTHP                     ; 46                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
+---------------------------------------+-------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "FPadd:s3_add"     ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; iB[29..22] ; Input ; Info     ; Stuck at VCC ;
; iB[31..30] ; Input ; Info     ; Stuck at GND ;
; iB[21..0]  ; Input ; Info     ; Stuck at GND ;
+------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 65                          ;
; cycloneiii_ff         ; 304                         ;
;     SCLR SLD          ; 15                          ;
;     SLD               ; 7                           ;
;     plain             ; 282                         ;
; cycloneiii_lcell_comb ; 1149                        ;
;     arith             ; 298                         ;
;         2 data inputs ; 89                          ;
;         3 data inputs ; 209                         ;
;     normal            ; 851                         ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 67                          ;
;         3 data inputs ; 253                         ;
;         4 data inputs ; 506                         ;
; cycloneiii_mac_mult   ; 12                          ;
; cycloneiii_mac_out    ; 12                          ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 6.42                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Apr 18 18:43:29 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off GravSim -c GravSim
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/nios_system.v
    Info (12023): Found entity 1: nios_system File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/nios_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv
    Info (12023): Found entity 1: nios_system_irq_mapper File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v
    Info (12023): Found entity 1: nios_system_mm_interconnect_0 File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_007.v
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_007 File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_007.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_rsp_mux_001 File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_rsp_mux File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_rsp_demux_002 File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_rsp_demux File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_cmd_mux_002 File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_cmd_mux File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_cmd_demux_001 File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_cmd_demux File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_router_009_default_decode File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv Line: 45
    Info (12023): Found entity 2: nios_system_mm_interconnect_0_router_009 File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_router_004_default_decode File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: nios_system_mm_interconnect_0_router_004 File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_router_002_default_decode File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: nios_system_mm_interconnect_0_router_002 File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_router_001_default_decode File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: nios_system_mm_interconnect_0_router_001 File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_router_default_decode File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: nios_system_mm_interconnect_0_router File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_sysid_qsys_1.v
    Info (12023): Found entity 1: nios_system_sysid_qsys_1 File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_sysid_qsys_1.v Line: 34
Info (12021): Found 4 design units, including 4 entities, in source file nios_system/synthesis/submodules/nios_system_sdram_pll.v
    Info (12023): Found entity 1: nios_system_sdram_pll_dffpipe_l2c File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_sdram_pll.v Line: 37
    Info (12023): Found entity 2: nios_system_sdram_pll_stdsync_sv6 File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_sdram_pll.v Line: 98
    Info (12023): Found entity 3: nios_system_sdram_pll_altpll_lqa2 File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_sdram_pll.v Line: 130
    Info (12023): Found entity 4: nios_system_sdram_pll File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_sdram.v
    Info (12023): Found entity 1: nios_system_sdram_input_efifo_module File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_sdram.v Line: 21
    Info (12023): Found entity 2: nios_system_sdram File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_otg_hpi_data.v
    Info (12023): Found entity 1: nios_system_otg_hpi_data File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_otg_hpi_data.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_otg_hpi_cs.v
    Info (12023): Found entity 1: nios_system_otg_hpi_cs File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_otg_hpi_cs.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_otg_hpi_address.v
    Info (12023): Found entity 1: nios_system_otg_hpi_address File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_otg_hpi_address.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v
    Info (12023): Found entity 1: nios_system_onchip_memory2_0 File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v Line: 21
Info (12021): Found 21 design units, including 21 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v
    Info (12023): Found entity 1: nios_system_nios2_qsys_1_register_bank_a_module File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v Line: 21
    Info (12023): Found entity 2: nios_system_nios2_qsys_1_register_bank_b_module File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v Line: 87
    Info (12023): Found entity 3: nios_system_nios2_qsys_1_nios2_oci_debug File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v Line: 153
    Info (12023): Found entity 4: nios_system_nios2_qsys_1_ociram_sp_ram_module File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v Line: 295
    Info (12023): Found entity 5: nios_system_nios2_qsys_1_nios2_ocimem File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v Line: 359
    Info (12023): Found entity 6: nios_system_nios2_qsys_1_nios2_avalon_reg File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v Line: 543
    Info (12023): Found entity 7: nios_system_nios2_qsys_1_nios2_oci_break File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v Line: 636
    Info (12023): Found entity 8: nios_system_nios2_qsys_1_nios2_oci_xbrk File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v Line: 931
    Info (12023): Found entity 9: nios_system_nios2_qsys_1_nios2_oci_dbrk File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v Line: 1138
    Info (12023): Found entity 10: nios_system_nios2_qsys_1_nios2_oci_itrace File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v Line: 1325
    Info (12023): Found entity 11: nios_system_nios2_qsys_1_nios2_oci_td_mode File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v Line: 1649
    Info (12023): Found entity 12: nios_system_nios2_qsys_1_nios2_oci_dtrace File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v Line: 1717
    Info (12023): Found entity 13: nios_system_nios2_qsys_1_nios2_oci_compute_input_tm_cnt File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v Line: 1812
    Info (12023): Found entity 14: nios_system_nios2_qsys_1_nios2_oci_fifo_wrptr_inc File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v Line: 1884
    Info (12023): Found entity 15: nios_system_nios2_qsys_1_nios2_oci_fifo_cnt_inc File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v Line: 1927
    Info (12023): Found entity 16: nios_system_nios2_qsys_1_nios2_oci_fifo File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v Line: 1974
    Info (12023): Found entity 17: nios_system_nios2_qsys_1_nios2_oci_pib File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v Line: 2476
    Info (12023): Found entity 18: nios_system_nios2_qsys_1_nios2_oci_im File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v Line: 2545
    Info (12023): Found entity 19: nios_system_nios2_qsys_1_nios2_performance_monitors File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v Line: 2662
    Info (12023): Found entity 20: nios_system_nios2_qsys_1_nios2_oci File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v Line: 2679
    Info (12023): Found entity 21: nios_system_nios2_qsys_1 File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v Line: 3188
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_1_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: nios_system_nios2_qsys_1_jtag_debug_module_sysclk File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_1_jtag_debug_module_tck.v
    Info (12023): Found entity 1: nios_system_nios2_qsys_1_jtag_debug_module_tck File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1_jtag_debug_module_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_1_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: nios_system_nios2_qsys_1_jtag_debug_module_wrapper File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_1_oci_test_bench.v
    Info (12023): Found entity 1: nios_system_nios2_qsys_1_oci_test_bench File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1_oci_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_1_test_bench.v
    Info (12023): Found entity 1: nios_system_nios2_qsys_1_test_bench File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_keycode.v
    Info (12023): Found entity 1: nios_system_keycode File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_keycode.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/nios_system_jtag_uart_0.v
    Info (12023): Found entity 1: nios_system_jtag_uart_0_sim_scfifo_w File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: nios_system_jtag_uart_0_scfifo_w File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: nios_system_jtag_uart_0_sim_scfifo_r File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: nios_system_jtag_uart_0_scfifo_r File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: nios_system_jtag_uart_0 File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_timer.v
    Info (12023): Found entity 1: nios_system_TIMER File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_TIMER.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/avalon_interface.sv
    Info (12023): Found entity 1: avalon_interface File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/avalon_interface.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/VGA_controller.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file vga_clk.v
    Info (12023): Found entity 1: vga_clk File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/vga_clk.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file hpi_io_intf.sv
    Info (12023): Found entity 1: hpi_io_intf File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/hpi_io_intf.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/Color_Mapper.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file ball.sv
    Info (12023): Found entity 1: ball File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/ball.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file avalon_interface.sv
    Info (12023): Found entity 1: avalon_interface File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/avalon_interface.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file gravsim.sv
    Info (12023): Found entity 1: GravSim File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/GravSim.sv Line: 8
Info (12021): Found 3 design units, including 3 entities, in source file fpu.v
    Info (12023): Found entity 1: FPU File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/FPU.v Line: 25
    Info (12023): Found entity 2: FPmult File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/FPU.v Line: 87
    Info (12023): Found entity 3: FPadd File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/FPU.v Line: 142
Info (12021): Found 1 design units, including 1 entities, in source file testbench_fpu.sv
    Info (12023): Found entity 1: testbench_FPU File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/testbench_FPU.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file fpu_27bit.v
    Info (12023): Found entity 1: FpInvSqrt File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/FPU_27bit.v Line: 8
Warning (10037): Verilog HDL or VHDL warning at nios_system_nios2_qsys_1.v(1617): conditional expression evaluates to a constant File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v Line: 1617
Warning (10037): Verilog HDL or VHDL warning at nios_system_nios2_qsys_1.v(1619): conditional expression evaluates to a constant File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v Line: 1619
Warning (10037): Verilog HDL or VHDL warning at nios_system_nios2_qsys_1.v(1777): conditional expression evaluates to a constant File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v Line: 1777
Warning (10037): Verilog HDL or VHDL warning at nios_system_nios2_qsys_1.v(2607): conditional expression evaluates to a constant File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_nios2_qsys_1.v Line: 2607
Warning (10037): Verilog HDL or VHDL warning at nios_system_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at nios_system_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at nios_system_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at nios_system_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/nios_system_sdram.v Line: 682
Info (12127): Elaborating entity "FPU" for the top level hierarchy
Info (12128): Elaborating entity "FPmult" for hierarchy "FPmult:s1_mult" File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/FPU.v Line: 43
Warning (10230): Verilog HDL assignment warning at FPU.v(122): truncated value with size 9 to match size of target (8) File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/FPU.v Line: 122
Info (12128): Elaborating entity "FPadd" for hierarchy "FPadd:s3_add" File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/FPU.v Line: 53
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FPmult:s5_mult|Mult0" File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/FPU.v Line: 113
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FPmult:s2_mult|Mult0" File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/FPU.v Line: 113
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FPmult:s1_mult|Mult0" File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/FPU.v Line: 113
Info (12130): Elaborated megafunction instantiation "FPmult:s5_mult|lpm_mult:Mult0" File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/FPU.v Line: 113
Info (12133): Instantiated megafunction "FPmult:s5_mult|lpm_mult:Mult0" with the following parameter: File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/FPU.v Line: 113
    Info (12134): Parameter "LPM_WIDTHA" = "23"
    Info (12134): Parameter "LPM_WIDTHB" = "23"
    Info (12134): Parameter "LPM_WIDTHP" = "46"
    Info (12134): Parameter "LPM_WIDTHR" = "46"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/db/mult_7dt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "FPmult:s2_mult|lpm_mult:Mult0" File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/FPU.v Line: 113
Info (12133): Instantiated megafunction "FPmult:s2_mult|lpm_mult:Mult0" with the following parameter: File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/FPU.v Line: 113
    Info (12134): Parameter "LPM_WIDTHA" = "23"
    Info (12134): Parameter "LPM_WIDTHB" = "23"
    Info (12134): Parameter "LPM_WIDTHP" = "46"
    Info (12134): Parameter "LPM_WIDTHR" = "46"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (13014): Ignored 439 buffer(s)
    Info (13019): Ignored 439 SOFT buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (17049): 31 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "altera_avalon_st_handshake_clock_crosser" -- entity does not exist in design
Warning (20013): Ignored 43 assignments for entity "altera_merlin_burst_adapter" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 60 assignments for entity "altera_merlin_width_adapter" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_system" -- entity does not exist in design
Warning (20013): Ignored 26 assignments for entity "nios_system_TIMER" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "nios_system_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "nios_system_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "nios_system_keycode" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "nios_system_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "nios_system_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "nios_system_mm_interconnect_0_avalon_st_adapter_007" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_system_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_system_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_system_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_system_mm_interconnect_0_cmd_mux_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_system_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_system_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_system_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_system_mm_interconnect_0_router_004" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_system_mm_interconnect_0_router_009" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_system_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_system_mm_interconnect_0_rsp_demux_002" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_system_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_system_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 99 assignments for entity "nios_system_nios2_qsys_1" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_system_onchip_memory2_0" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "nios_system_otg_hpi_address" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "nios_system_otg_hpi_cs" -- entity does not exist in design
Warning (20013): Ignored 25 assignments for entity "nios_system_otg_hpi_data" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "nios_system_sdram" -- entity does not exist in design
Warning (20013): Ignored 78 assignments for entity "nios_system_sdram_pll" -- entity does not exist in design
Warning (20013): Ignored 10 assignments for entity "nios_system_sysid_qsys_1" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/output_files/GravSim.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iA[0]" File: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/FPU.v Line: 27
Info (21057): Implemented 1385 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 33 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 1299 logic cells
    Info (21062): Implemented 21 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 705 megabytes
    Info: Processing ended: Wed Apr 18 18:43:49 2018
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/output_files/GravSim.map.smsg.


