
`include "pldff.v"
module if_id_pipeline_reg (
    //control signals
    input clk,
    input rst,
    input if_id_write,

    //data
    input [15:0] pc_next,
    input [15:0] instruction,

    //data outputs
    output [15:0] pc_next_if_id,
    output [15:0] instruction_if_id
);

pldff #(.WIDTH(16)) if_id_instruction_pldff(
    .d(instruction),
    .q(instruction_if_id),
    .rst(rst),
    .clk(clk),
    .wen(if_id_write)
);

pldff #(.WIDTH(16)) if_id_pc_next_pldff(
    .d(pc_next),
    .q(pc_next_if_id),
    .rst(rst),
    .clk(clk),
    .wen(if_id_write)
);


    
endmodule