#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Apr 18 14:48:37 2021
# Process ID: 2595
# Current directory: /home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup
# Command line: vivado fproSampler_Lightsup.xpr
# Log file: /home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/vivado.log
# Journal file: /home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/vivado.jou
#-----------------------------------------------------------
start_gui
open_project fproSampler_Lightsup.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 6968.938 ; gain = 38.074 ; free physical = 922 ; free virtual = 5424
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 7025.965 ; gain = 0.000 ; free physical = 375 ; free virtual = 4989
INFO: [Netlist 29-17] Analyzing 437 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.31 . Memory (MB): peak = 7539.879 ; gain = 0.000 ; free physical = 172 ; free virtual = 4479
Restored from archive | CPU: 0.330000 secs | Memory: 6.643936 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.31 . Memory (MB): peak = 7539.879 ; gain = 0.000 ; free physical = 172 ; free virtual = 4479
Generating merged BMM file for the design top 'cpu'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/egoncu/Desktop/github/fastSorting/prj/exercise5/Debug/exercise5.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7547.883 ; gain = 0.000 ; free physical = 171 ; free virtual = 4479
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 172 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 95 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAM64M => RAM64M (RAMD64E(x4)): 9 instances
  SRLC16E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 7735.402 ; gain = 709.438 ; free physical = 128 ; free virtual = 4384
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 7735.402 ; gain = 0.000 ; free physical = 123 ; free virtual = 4296
close [ open /home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.srcs/sources_1/new/swapper.vhd w ]
add_files /home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.srcs/sources_1/new/swapper.vhd
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.srcs/sources_1/new/swapper.vhd]
set_property top swapper [current_fileset]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Apr 18 14:58:06 2021] Launched synth_1...
Run output will be captured here: /home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Apr 18 15:08:46 2021] Launched synth_1...
Run output will be captured here: /home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Apr 18 15:48:36 2021] Launched synth_1...
Run output will be captured here: /home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Apr 18 16:07:37 2021] Launched synth_1...
Run output will be captured here: /home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Apr 18 16:15:41 2021] Launched synth_1...
Run output will be captured here: /home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Apr 18 16:17:25 2021] Launched synth_1...
Run output will be captured here: /home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Apr 18 16:19:34 2021] Launched synth_1...
Run output will be captured here: /home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Apr 18 16:21:47 2021] Launched synth_1...
Run output will be captured here: /home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.runs/synth_1/runme.log
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property strategy Flow_AreaOptimized_high [get_runs synth_1]
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Apr 18 16:24:49 2021] Launched synth_1...
Run output will be captured here: /home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.runs/synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
add_files -norecurse {/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_ctrl.vhd /home/egoncu/Desktop/github/fastSorting/hw/hdl/counter.vhd /home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_wrapper.vhd /home/egoncu/Desktop/github/fastSorting/hw/hdl/bram_.vhd /home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_data_path.vhd /home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_top.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.srcs/sources_1/new/swapper.vhd] -no_script -reset -force -quiet
remove_files  /home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.srcs/sources_1/new/swapper.vhd
file delete -force /home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.srcs/sources_1/new/swapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_wrapper_test.vhd
update_compile_order -fileset sim_1
close_design
close_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 8227.691 ; gain = 0.000 ; free physical = 121 ; free virtual = 717
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_wrapper_test.vhd
WARNING: [filemgmt 56-12] File '/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_wrapper_test.vhd' cannot be added to the project because it already exists in the project, skipping this file
set_property top sorter_wrapper_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property file_type {VHDL 2008} [get_files  /home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_ctrl.vhd]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
INFO: [SIM-utils-54] Inspecting design source files for 'sorter_wrapper_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj sorter_wrapper_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/bram_.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bram_sort'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_data_path'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_wrapper_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_wrapper_test'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 16 elements ; formal 'data_out' expects 17 [/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_top.vhd:59]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sorter_wrapper_test in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8304.848 ; gain = 0.000 ; free physical = 169 ; free virtual = 765
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
INFO: [SIM-utils-54] Inspecting design source files for 'sorter_wrapper_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj sorter_wrapper_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_data_path'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_wrapper_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_wrapper_test'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture arch of entity xil_defaultlib.bram_sort [bram_sort_default]
Compiling architecture arch of entity xil_defaultlib.counter [counter_default]
Compiling architecture arch of entity xil_defaultlib.sorter_data_path [sorter_data_path_default]
Compiling architecture arch of entity xil_defaultlib.sorter_ctrl [sorter_ctrl_default]
Compiling architecture arch of entity xil_defaultlib.sorter_top [sorter_top_default]
Compiling architecture arch of entity xil_defaultlib.sorter_wrapper [sorter_wrapper_default]
Compiling architecture arch of entity xil_defaultlib.sorter_wrapper_test
Built simulation snapshot sorter_wrapper_test_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim/xsim.dir/sorter_wrapper_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 19 11:15:22 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sorter_wrapper_test_behav -key {Behavioral:sim_1:Functional:sorter_wrapper_test} -tclbatch {sorter_wrapper_test.tcl} -protoinst "protoinst_files/bd_3914.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_3914.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_3914.protoinst for the following reason(s):
There are no instances of module "bd_3914" in the design.

Time resolution is 1 ps
source sorter_wrapper_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sorter_wrapper_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 8415.516 ; gain = 87.816 ; free physical = 121 ; free virtual = 794
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[17] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[15] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[14] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[13] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[12] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[11] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[10] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[9] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[8] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[7] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[6] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[5] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[4] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[3] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[2] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[1] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[0] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[8191][15] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
run all
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8415.516 ; gain = 0.000 ; free physical = 112 ; free virtual = 806
run all
run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 8415.516 ; gain = 0.000 ; free physical = 122 ; free virtual = 789
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 8415.516 ; gain = 0.000 ; free physical = 152 ; free virtual = 778
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:04:17 ; elapsed = 00:03:40 . Memory (MB): peak = 8415.516 ; gain = 0.000 ; free physical = 116 ; free virtual = 684
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 8429.520 ; gain = 0.000 ; free physical = 116 ; free virtual = 675
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
INFO: [SIM-utils-54] Inspecting design source files for 'sorter_wrapper_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj sorter_wrapper_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_wrapper_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_wrapper_test'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture arch of entity xil_defaultlib.bram_sort [bram_sort_default]
Compiling architecture arch of entity xil_defaultlib.counter [counter_default]
Compiling architecture arch of entity xil_defaultlib.sorter_data_path [sorter_data_path_default]
Compiling architecture arch of entity xil_defaultlib.sorter_ctrl [sorter_ctrl_default]
Compiling architecture arch of entity xil_defaultlib.sorter_top [sorter_top_default]
Compiling architecture arch of entity xil_defaultlib.sorter_wrapper [sorter_wrapper_default]
Compiling architecture arch of entity xil_defaultlib.sorter_wrapper_test
Built simulation snapshot sorter_wrapper_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_3914.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_3914.protoinst for the following reason(s):
There are no instances of module "bd_3914" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:05:07 ; elapsed = 00:00:10 . Memory (MB): peak = 8442.527 ; gain = 13.008 ; free physical = 159 ; free virtual = 739
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 8442.527 ; gain = 0.000 ; free physical = 120 ; free virtual = 731
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
INFO: [SIM-utils-54] Inspecting design source files for 'sorter_wrapper_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj sorter_wrapper_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_wrapper_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_wrapper_test'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture arch of entity xil_defaultlib.bram_sort [bram_sort_default]
Compiling architecture arch of entity xil_defaultlib.counter [counter_default]
Compiling architecture arch of entity xil_defaultlib.sorter_data_path [sorter_data_path_default]
Compiling architecture arch of entity xil_defaultlib.sorter_ctrl [sorter_ctrl_default]
Compiling architecture arch of entity xil_defaultlib.sorter_top [sorter_top_default]
Compiling architecture arch of entity xil_defaultlib.sorter_wrapper [sorter_wrapper_default]
Compiling architecture arch of entity xil_defaultlib.sorter_wrapper_test
Built simulation snapshot sorter_wrapper_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_3914.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_3914.protoinst for the following reason(s):
There are no instances of module "bd_3914" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 8452.531 ; gain = 10.004 ; free physical = 143 ; free virtual = 730
run 1 us
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[15] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[14] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[13] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[12] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[11] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[10] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[9] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[8] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[7] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[6] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[5] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[4] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[3] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[2] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[1] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/ram[0] was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
INFO: [SIM-utils-54] Inspecting design source files for 'sorter_wrapper_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj sorter_wrapper_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_wrapper_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_wrapper_test'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture arch of entity xil_defaultlib.bram_sort [bram_sort_default]
Compiling architecture arch of entity xil_defaultlib.counter [counter_default]
Compiling architecture arch of entity xil_defaultlib.sorter_data_path [sorter_data_path_default]
Compiling architecture arch of entity xil_defaultlib.sorter_ctrl [sorter_ctrl_default]
Compiling architecture arch of entity xil_defaultlib.sorter_top [sorter_top_default]
Compiling architecture arch of entity xil_defaultlib.sorter_wrapper [sorter_wrapper_default]
Compiling architecture arch of entity xil_defaultlib.sorter_wrapper_test
Built simulation snapshot sorter_wrapper_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_3914.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_3914.protoinst for the following reason(s):
There are no instances of module "bd_3914" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 8452.531 ; gain = 0.000 ; free physical = 137 ; free virtual = 719
run 10 us
run 10 us
run 10 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sorter_wrapper_test/V0/ri}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sorter_wrapper_test/V0/done}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/dinb}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sorter_wrapper_test/V0/sorter_unit/data_path_ins/ram_inst/addrb}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
INFO: [SIM-utils-54] Inspecting design source files for 'sorter_wrapper_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj sorter_wrapper_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_data_path'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_wrapper_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_wrapper_test'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture arch of entity xil_defaultlib.bram_sort [bram_sort_default]
Compiling architecture arch of entity xil_defaultlib.counter [counter_default]
Compiling architecture arch of entity xil_defaultlib.sorter_data_path [sorter_data_path_default]
Compiling architecture arch of entity xil_defaultlib.sorter_ctrl [sorter_ctrl_default]
Compiling architecture arch of entity xil_defaultlib.sorter_top [sorter_top_default]
Compiling architecture arch of entity xil_defaultlib.sorter_wrapper [sorter_wrapper_default]
Compiling architecture arch of entity xil_defaultlib.sorter_wrapper_test
Built simulation snapshot sorter_wrapper_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_3914.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_3914.protoinst for the following reason(s):
There are no instances of module "bd_3914" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 8468.539 ; gain = 16.008 ; free physical = 166 ; free virtual = 711
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
INFO: [SIM-utils-54] Inspecting design source files for 'sorter_wrapper_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj sorter_wrapper_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_wrapper_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_wrapper_test'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture arch of entity xil_defaultlib.bram_sort [bram_sort_default]
Compiling architecture arch of entity xil_defaultlib.counter [counter_default]
Compiling architecture arch of entity xil_defaultlib.sorter_data_path [sorter_data_path_default]
Compiling architecture arch of entity xil_defaultlib.sorter_ctrl [sorter_ctrl_default]
Compiling architecture arch of entity xil_defaultlib.sorter_top [sorter_top_default]
Compiling architecture arch of entity xil_defaultlib.sorter_wrapper [sorter_wrapper_default]
Compiling architecture arch of entity xil_defaultlib.sorter_wrapper_test
Built simulation snapshot sorter_wrapper_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_3914.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_3914.protoinst for the following reason(s):
There are no instances of module "bd_3914" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 8468.539 ; gain = 0.000 ; free physical = 154 ; free virtual = 696
run 10 us
run 10 us
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
INFO: [SIM-utils-54] Inspecting design source files for 'sorter_wrapper_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj sorter_wrapper_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_data_path'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_wrapper_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_wrapper_test'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture arch of entity xil_defaultlib.bram_sort [bram_sort_default]
Compiling architecture arch of entity xil_defaultlib.counter [counter_default]
Compiling architecture arch of entity xil_defaultlib.sorter_data_path [sorter_data_path_default]
Compiling architecture arch of entity xil_defaultlib.sorter_ctrl [sorter_ctrl_default]
Compiling architecture arch of entity xil_defaultlib.sorter_top [sorter_top_default]
Compiling architecture arch of entity xil_defaultlib.sorter_wrapper [sorter_wrapper_default]
Compiling architecture arch of entity xil_defaultlib.sorter_wrapper_test
Built simulation snapshot sorter_wrapper_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_3914.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_3914.protoinst for the following reason(s):
There are no instances of module "bd_3914" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 8516.562 ; gain = 28.855 ; free physical = 146 ; free virtual = 689
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
INFO: [SIM-utils-54] Inspecting design source files for 'sorter_wrapper_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj sorter_wrapper_test_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_3914.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_3914.protoinst for the following reason(s):
There are no instances of module "bd_3914" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8516.562 ; gain = 0.000 ; free physical = 134 ; free virtual = 648
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
INFO: [SIM-utils-54] Inspecting design source files for 'sorter_wrapper_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj sorter_wrapper_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_data_path'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_wrapper_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_wrapper_test'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture arch of entity xil_defaultlib.bram_sort [bram_sort_default]
Compiling architecture arch of entity xil_defaultlib.counter [counter_default]
Compiling architecture arch of entity xil_defaultlib.sorter_data_path [sorter_data_path_default]
Compiling architecture arch of entity xil_defaultlib.sorter_ctrl [sorter_ctrl_default]
Compiling architecture arch of entity xil_defaultlib.sorter_top [sorter_top_default]
Compiling architecture arch of entity xil_defaultlib.sorter_wrapper [sorter_wrapper_default]
Compiling architecture arch of entity xil_defaultlib.sorter_wrapper_test
Built simulation snapshot sorter_wrapper_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_3914.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_3914.protoinst for the following reason(s):
There are no instances of module "bd_3914" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 8548.578 ; gain = 28.855 ; free physical = 149 ; free virtual = 645
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
INFO: [SIM-utils-54] Inspecting design source files for 'sorter_wrapper_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj sorter_wrapper_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_wrapper_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_wrapper_test'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture arch of entity xil_defaultlib.bram_sort [bram_sort_default]
Compiling architecture arch of entity xil_defaultlib.counter [counter_default]
Compiling architecture arch of entity xil_defaultlib.sorter_data_path [sorter_data_path_default]
Compiling architecture arch of entity xil_defaultlib.sorter_ctrl [sorter_ctrl_default]
Compiling architecture arch of entity xil_defaultlib.sorter_top [sorter_top_default]
Compiling architecture arch of entity xil_defaultlib.sorter_wrapper [sorter_wrapper_default]
Compiling architecture arch of entity xil_defaultlib.sorter_wrapper_test
Built simulation snapshot sorter_wrapper_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_3914.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_3914.protoinst for the following reason(s):
There are no instances of module "bd_3914" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8556.582 ; gain = 8.004 ; free physical = 156 ; free virtual = 638
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
INFO: [SIM-utils-54] Inspecting design source files for 'sorter_wrapper_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj sorter_wrapper_test_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_3914.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_3914.protoinst for the following reason(s):
There are no instances of module "bd_3914" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8556.582 ; gain = 0.000 ; free physical = 143 ; free virtual = 632
run 12 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12 us
run 12 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
INFO: [SIM-utils-54] Inspecting design source files for 'sorter_wrapper_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj sorter_wrapper_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_wrapper_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_wrapper_test'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture arch of entity xil_defaultlib.bram_sort [bram_sort_default]
Compiling architecture arch of entity xil_defaultlib.counter [counter_default]
Compiling architecture arch of entity xil_defaultlib.sorter_data_path [sorter_data_path_default]
Compiling architecture arch of entity xil_defaultlib.sorter_ctrl [sorter_ctrl_default]
Compiling architecture arch of entity xil_defaultlib.sorter_top [sorter_top_default]
Compiling architecture arch of entity xil_defaultlib.sorter_wrapper [sorter_wrapper_default]
Compiling architecture arch of entity xil_defaultlib.sorter_wrapper_test
Built simulation snapshot sorter_wrapper_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_3914.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_3914.protoinst for the following reason(s):
There are no instances of module "bd_3914" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 8580.594 ; gain = 24.012 ; free physical = 146 ; free virtual = 567
run 12 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
Generating merged BMM file for the design top 'sorter_wrapper_test'...
INFO: [SIM-utils-54] Inspecting design source files for 'sorter_wrapper_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj sorter_wrapper_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/sorter_wrapper_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sorter_wrapper_test'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.sim/sim_1/behav/xsim'
xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture arch of entity xil_defaultlib.bram_sort [bram_sort_default]
Compiling architecture arch of entity xil_defaultlib.counter [counter_default]
Compiling architecture arch of entity xil_defaultlib.sorter_data_path [sorter_data_path_default]
Compiling architecture arch of entity xil_defaultlib.sorter_ctrl [sorter_ctrl_default]
Compiling architecture arch of entity xil_defaultlib.sorter_top [sorter_top_default]
Compiling architecture arch of entity xil_defaultlib.sorter_wrapper [sorter_wrapper_default]
Compiling architecture arch of entity xil_defaultlib.sorter_wrapper_test
Built simulation snapshot sorter_wrapper_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_3914.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_3914.protoinst for the following reason(s):
There are no instances of module "bd_3914" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 8588.598 ; gain = 8.004 ; free physical = 117 ; free virtual = 621
run 12 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12 us
run 12 us
