# Verilog Study
Studying a wide range of Verilog designs, from basic gate-level logic to complex RTL architectures such as FSMs and CPU IPs.
## [0]Basic
## [1]MiniProject
## [2]Project
