<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-omap › include › plat › iommu2.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>iommu2.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * omap iommu: omap2 architecture specific definitions</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2008-2009 Nokia Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Written by Hiroshi DOYU &lt;Hiroshi.DOYU@nokia.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __MACH_IOMMU2_H</span>
<span class="cp">#define __MACH_IOMMU2_H</span>

<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * MMU Register offsets</span>
<span class="cm"> */</span>
<span class="cp">#define MMU_REVISION		0x00</span>
<span class="cp">#define MMU_SYSCONFIG		0x10</span>
<span class="cp">#define MMU_SYSSTATUS		0x14</span>
<span class="cp">#define MMU_IRQSTATUS		0x18</span>
<span class="cp">#define MMU_IRQENABLE		0x1c</span>
<span class="cp">#define MMU_WALKING_ST		0x40</span>
<span class="cp">#define MMU_CNTL		0x44</span>
<span class="cp">#define MMU_FAULT_AD		0x48</span>
<span class="cp">#define MMU_TTB			0x4c</span>
<span class="cp">#define MMU_LOCK		0x50</span>
<span class="cp">#define MMU_LD_TLB		0x54</span>
<span class="cp">#define MMU_CAM			0x58</span>
<span class="cp">#define MMU_RAM			0x5c</span>
<span class="cp">#define MMU_GFLUSH		0x60</span>
<span class="cp">#define MMU_FLUSH_ENTRY		0x64</span>
<span class="cp">#define MMU_READ_CAM		0x68</span>
<span class="cp">#define MMU_READ_RAM		0x6c</span>
<span class="cp">#define MMU_EMU_FAULT_AD	0x70</span>

<span class="cp">#define MMU_REG_SIZE		256</span>

<span class="cm">/*</span>
<span class="cm"> * MMU Register bit definitions</span>
<span class="cm"> */</span>
<span class="cp">#define MMU_LOCK_BASE_SHIFT	10</span>
<span class="cp">#define MMU_LOCK_BASE_MASK	(0x1f &lt;&lt; MMU_LOCK_BASE_SHIFT)</span>
<span class="cp">#define MMU_LOCK_BASE(x)	\</span>
<span class="cp">	((x &amp; MMU_LOCK_BASE_MASK) &gt;&gt; MMU_LOCK_BASE_SHIFT)</span>

<span class="cp">#define MMU_LOCK_VICT_SHIFT	4</span>
<span class="cp">#define MMU_LOCK_VICT_MASK	(0x1f &lt;&lt; MMU_LOCK_VICT_SHIFT)</span>
<span class="cp">#define MMU_LOCK_VICT(x)	\</span>
<span class="cp">	((x &amp; MMU_LOCK_VICT_MASK) &gt;&gt; MMU_LOCK_VICT_SHIFT)</span>

<span class="cp">#define MMU_CAM_VATAG_SHIFT	12</span>
<span class="cp">#define MMU_CAM_VATAG_MASK \</span>
<span class="cp">	((~0UL &gt;&gt; MMU_CAM_VATAG_SHIFT) &lt;&lt; MMU_CAM_VATAG_SHIFT)</span>
<span class="cp">#define MMU_CAM_P		(1 &lt;&lt; 3)</span>
<span class="cp">#define MMU_CAM_V		(1 &lt;&lt; 2)</span>
<span class="cp">#define MMU_CAM_PGSZ_MASK	3</span>
<span class="cp">#define MMU_CAM_PGSZ_1M		(0 &lt;&lt; 0)</span>
<span class="cp">#define MMU_CAM_PGSZ_64K	(1 &lt;&lt; 0)</span>
<span class="cp">#define MMU_CAM_PGSZ_4K		(2 &lt;&lt; 0)</span>
<span class="cp">#define MMU_CAM_PGSZ_16M	(3 &lt;&lt; 0)</span>

<span class="cp">#define MMU_RAM_PADDR_SHIFT	12</span>
<span class="cp">#define MMU_RAM_PADDR_MASK \</span>
<span class="cp">	((~0UL &gt;&gt; MMU_RAM_PADDR_SHIFT) &lt;&lt; MMU_RAM_PADDR_SHIFT)</span>
<span class="cp">#define MMU_RAM_ENDIAN_SHIFT	9</span>
<span class="cp">#define MMU_RAM_ENDIAN_MASK	(1 &lt;&lt; MMU_RAM_ENDIAN_SHIFT)</span>
<span class="cp">#define MMU_RAM_ENDIAN_BIG	(1 &lt;&lt; MMU_RAM_ENDIAN_SHIFT)</span>
<span class="cp">#define MMU_RAM_ENDIAN_LITTLE	(0 &lt;&lt; MMU_RAM_ENDIAN_SHIFT)</span>
<span class="cp">#define MMU_RAM_ELSZ_SHIFT	7</span>
<span class="cp">#define MMU_RAM_ELSZ_MASK	(3 &lt;&lt; MMU_RAM_ELSZ_SHIFT)</span>
<span class="cp">#define MMU_RAM_ELSZ_8		(0 &lt;&lt; MMU_RAM_ELSZ_SHIFT)</span>
<span class="cp">#define MMU_RAM_ELSZ_16		(1 &lt;&lt; MMU_RAM_ELSZ_SHIFT)</span>
<span class="cp">#define MMU_RAM_ELSZ_32		(2 &lt;&lt; MMU_RAM_ELSZ_SHIFT)</span>
<span class="cp">#define MMU_RAM_ELSZ_NONE	(3 &lt;&lt; MMU_RAM_ELSZ_SHIFT)</span>
<span class="cp">#define MMU_RAM_MIXED_SHIFT	6</span>
<span class="cp">#define MMU_RAM_MIXED_MASK	(1 &lt;&lt; MMU_RAM_MIXED_SHIFT)</span>
<span class="cp">#define MMU_RAM_MIXED		MMU_RAM_MIXED_MASK</span>

<span class="cm">/*</span>
<span class="cm"> * register accessors</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">iommu_read_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">omap_iommu</span> <span class="o">*</span><span class="n">obj</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">offs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">obj</span><span class="o">-&gt;</span><span class="n">regbase</span> <span class="o">+</span> <span class="n">offs</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">iommu_write_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">omap_iommu</span> <span class="o">*</span><span class="n">obj</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">offs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">obj</span><span class="o">-&gt;</span><span class="n">regbase</span> <span class="o">+</span> <span class="n">offs</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* __MACH_IOMMU2_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
