Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ck/Documents/Master_TUM/WS_1819/VHDL/Proj1/IDEA/tb_trafo_isim_beh.exe -prj /home/ck/Documents/Master_TUM/WS_1819/VHDL/Proj1/IDEA/tb_trafo_beh.prj work.tb_trafo 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/ck/Documents/Master_TUM/WS_1819/VHDL/Proj1/IDEA/mulop.vhd" into library work
Parsing VHDL file "/home/ck/Documents/Master_TUM/WS_1819/VHDL/Proj1/IDEA/addop.vhd" into library work
Parsing VHDL file "/home/ck/Documents/Master_TUM/WS_1819/VHDL/Proj1/IDEA/trafo.vhd" into library work
Parsing VHDL file "/home/ck/Documents/Master_TUM/WS_1819/VHDL/Proj1/IDEA/tb_trafo.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 86412 KB
Fuse CPU Usage: 980 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity mulop [\mulop(16)\]
Compiling architecture behavioral of entity addop [\addop(16)\]
Compiling architecture behavioral of entity trafo [trafo_default]
Compiling architecture behavioral of entity tb_trafo
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable /home/ck/Documents/Master_TUM/WS_1819/VHDL/Proj1/IDEA/tb_trafo_isim_beh.exe
Fuse Memory Usage: 1186600 KB
Fuse CPU Usage: 1140 ms
GCC CPU Usage: 430 ms
