/*
    Copyright Â© 2019 Michal Schulz <michal.schulz@gmx.de>
    https://github.com/michalsc

    This Source Code Form is subject to the terms of the
    Mozilla Public License, v. 2.0. If a copy of the MPL was not distributed
    with this file, You can obtain one at http://mozilla.org/MPL/2.0/.
*/

#include "support.h"
#include "M68k.h"
#include "RegisterAllocator.h"
#include "EmuFeatures.h"
#include "lists.h"
#include "tlsf.h"
#include "math/libm.h"
#include "cache.h"

extern uint8_t reg_Load96;
extern uint8_t reg_Save96;
extern uint32_t val_FPIAR;

uint64_t Load96bit(uintptr_t __ignore, uintptr_t base);
uint64_t Store96bit(uintptr_t value, uintptr_t base);

void get_Load96(struct TranslatorContext *ctx)
{
    if (reg_Load96 == 0xff) {
        reg_Load96 = RA_AllocARMRegister(ctx);
        uint32_t val = (uintptr_t)Load96bit;

        EMIT(ctx, 
            mov_immed_u16(reg_Load96, val & 0xffff, 0),
            movk_immed_u16(reg_Load96, val >> 16, 1),
            orr64_immed(reg_Load96, reg_Load96, 25, 25, 1)
        );
    }
}

void get_Save96(struct TranslatorContext *ctx)
{
    if (reg_Save96 == 0xff) {
        reg_Save96 = RA_AllocARMRegister(ctx);
        uint32_t val = (uintptr_t)Store96bit;

        EMIT(ctx, 
            mov_immed_u16(reg_Save96, val & 0xffff, 0),
            movk_immed_u16(reg_Save96, val >> 16, 1),
            orr64_immed(reg_Save96, reg_Save96, 25, 25, 1)
        );
    }
}

enum {
    C_PI = 0,
    C_PI_2,
    C_PI_4,
    C_1_PI,
    C_2_PI,
    C_2_SQRTPI,
    C_1_2PI,
    C_SQRT2,
    C_SQRT1_2,
    C_0_5,
    C_1_5,
    C_LOG10_2 = 0x0b,
    C_E,
    C_LOG2E,
    C_LOG10E,
    C_ZERO,
    C_SIN_COEFF = 0x10,  /* 21-poly for sine approximation - error margin within double precision */
    C_COS_COEFF = 0x20,  /* 20-poly for cosine approximation -error margin within double precision */

    C_SIN_COEFF_SINGLE = 0x1a,
    C_COS_COEFF_SINGLE = 0x2a,

    C_LN2 = 0x30,
    C_LN10,
    C_10P0,
    C_10P1,
    C_10P2,
    C_10P4,
    C_10P8,
    C_10P16,
    C_10P32,
    C_10P64,
    C_10P128,
    C_10P256,
    C_10P512,
    C_10P1024,
    C_10P2048,
    C_10P4096,

    C_TWO54,
    C_LN2HI,
    C_LN2LO,
    C_LG1,
    C_LG2,
    C_LG3,
    C_LG4,
    C_LG5,
    C_LG6,
    C_LG7
};

static double const __attribute__((used)) constants[128] = {
    [C_PI] =        3.14159265358979323846264338327950288, /* Official */
    [C_PI_2] =      1.57079632679489661923132169163975144,
    [C_PI_4] =      0.785398163397448309615660845819875721,
    [C_1_PI] =      0.318309886183790671537767526745028724,
    [C_2_PI] =      0.636619772367581343075535053490057448,
    [C_2_SQRTPI] =  1.12837916709551257389615890312154517,
    [C_1_2PI] =     0.1591549430918953357688837633725143620,
    [C_SQRT2] =     1.41421356237309504880168872420969808,
    [C_SQRT1_2] =   0.707106781186547524400844362104849039,
    [C_0_5] =       0.5,
    [C_1_5] =       1.5,
    [C_LOG10_2] =   0.301029995663981195214, /* Official - Log10(2) */
    [C_E] =         2.71828182845904523536028747135266250,                /* Official */
    [C_LOG2E] =     1.44269504088896340735992468100189214,            /* Official */
    [C_LOG10E] =    0.434294481903251827651128918916605082,           /* Official */
    [C_ZERO] =      0.0,                /* Official */

    /* Polynom coefficients for sin(x*Pi), x=0..0.5*/

    [C_SIN_COEFF] = -2.11100178050346585936E-5,
                    4.65963708473294521719E-4,
                    -7.37035513524020578156E-3,
                    8.21458769726032277098E-2,
                    -5.99264528627362954518E-1,
                    2.55016403985097679243,
                    -5.16771278004952168888,
                    3.14159265358979102647,

    /* Reduced number of polynom coefficients for sin(x*Pi), x=0..0.5 */

    [C_SIN_COEFF_SINGLE] =
                    7.74455095806670556524E-2,
                    -5.98160819620617657839E-1,
                    2.55005088882843729408,
                    -5.1677080762924026306,
                    3.14159259939191476447,

    /* Polynom coefficients for cos(x*Pi), x=0..0.5 */

    [C_COS_COEFF] = 4.15383875943350535407E-6,
                    -1.04570624685965272291E-4,
                    1.92955784205552168426E-3,
                    -2.58068890507489103003E-2,
                    2.35330630164104256943E-1,
                    -1.33526276884550367708,
                    4.05871212641655666324,
                    -4.93480220054467742126,
                    9.99999999999999997244E-1,

    /* Reduced number of polynom coefficients for cos(x*Pi), x=0..0.5 */
    [C_COS_COEFF_SINGLE] =
                    2.20485796302921884119E-1,
                    -1.33223541188749370639,
                    4.058461009872062766402,
                    -4.93479497666537363458,
                    9.99999967245121125386E-1,

    [C_LN2] =       0.693147180559945309417232121458176568,              /* Official */
    [C_LN10] =      2.30258509299404568401799145468436421,             /* Official */
    [C_10P0] =      1.0,                /* Official */
    [C_10P1] =      1E1,                /* Official */
    [C_10P2] =      1E2,                /* Official */
    [C_10P4] =      1E4,                /* Official */
    [C_10P8] =      1E8,                /* Official */
    [C_10P16] =     1E16,               /* Official */
    [C_10P32] =     1E32,               /* Official */
    [C_10P64] =     1E64,               /* Official */
    [C_10P128] =    1E128,              /* Official */
    [C_10P256] =    1E256,              /* Official */
    [C_10P512] =    0x1.fffffep+127f,           /* Official 1E512 - too large for double! */
    [C_10P1024] =   0x1.fffffep+127f,           /* Official 1E1024 - too large for double! */
    [C_10P2048] =   0x1.fffffep+127f,           /* Official 1E2048 - too large for double! */
    [C_10P4096] =   0x1.fffffep+127f,           /* Official 1E4096 - too large for double! */

    [C_TWO54] =     1.80143985094819840000e+16,
    [C_LN2HI] =     6.93147180369123816490e-01,
    [C_LN2LO] =     1.90821492927058770002e-10,

    [C_LG1] =       6.666666666666735130e-01,
    [C_LG2] =       3.999999999940941908e-01,
    [C_LG3] =       2.857142874366239149e-01,
    [C_LG4] =       2.222219843214978396e-01,
    [C_LG5] =       1.818357216161805012e-01,
    [C_LG6] =       1.531383769920937332e-01,
    [C_LG7] =       1.479819860511658591e-01,
};

typedef union 
{
    uint8_t  c[12];
    uint32_t i[3];
} packed_t;

double my_pow10(int exp);
int my_log10(double v);

double PackedToDouble(packed_t value)
{
    double ret = 0.0;
    int exp = 0;
    uint64_t integer = 0;

    for (int i=4; i < 12; i++)
    {
        integer = integer * 10 + (value.c[i] >> 4);
        integer = integer * 10 + (value.c[i] & 0x0f);
    }

    ret = (double)(value.c[3] & 0x0f) + (double)integer / 1e16;
    exp = 100 * (value.c[0] & 0x0f) + 10 * (value.c[1] >> 4) + (value.c[1] & 0x0f);

    if (value.c[0] & 0x80)
        ret = -ret;
    if (value.c[0] & 0x40)
        exp = -exp;

    ret = ret * exp10(exp);

    return ret;
}

packed_t DoubleToPacked(double value, int k)
{
    k = ((int8_t)k << 1) >> 1;

    int exp = 0;
    packed_t ret;
    uint8_t c;

    ret.i[0] = 0;
    ret.i[1] = 0;
    ret.i[2] = 0;

    int prec = k > 0 ? k - 1 : 4 - k;

    if (value < 0)
    {
        value = -value;
        ret.c[0] |= 0x80;
    }

    if (prec > 16)
        prec = 16;

    exp = my_log10(value);
    value /= my_pow10(exp);

    c = (int)value;
    ret.c[3] = c;

    for(int i=0; i < prec; i++)
    {
        value = (value - c) * 10;
        c = (int)value;
        if (i & 1)
            ret.c[4 + (i >> 1)] |= c;
        else
            ret.c[4 + (i >> 1)] |= c << 4;
    }

    if (exp < 0) {
        exp = -exp;
        ret.c[0] |= 0x40;
    }

    ret.c[1] = exp % 10;
    exp /= 10;
    ret.c[1] |= (exp % 10) << 4;
    exp /= 10;
    ret.c[0] |= exp % 10;
    exp /= 10;
    
    if (exp != 0) {
        ret.c[2] |= (exp) << 4;
    }

    return ret;
}

/*
    Returns reminder of absolute double number divided by 2, i.e. for any number it calculates result
    of number mod 2. Used by trigonometric functions
*/
double TrimDoubleRange(double a)
{
    union {
        uint64_t i;
        uint32_t i32[2];
        double d;
    } n, out;

    n.d = a;

    uint32_t exp = (n.i32[0] >> 20) & 0x7ff;
    uint64_t man = n.i & 0x000fffffffffffffULL;

    if (man && exp > 0x3ff && exp < (0x3ff + 52))
    {
        man = (man << (exp - 0x3ff)) & 0x001fffffffffffffULL;
        exp = 0x3ff;

        if (man) {
            int d = __builtin_clzll(man) - 11;

            if (d) {
                man = (man << (d)) & 0x000fffffffffffffULL;
                exp = exp - d;
            }
        }
        else
        {
            exp=0;
        }
    }
    else if (!man && exp > 0x3ff)
    {
        exp = 0;
    }

    out.i = man & ~0x0010000000000000ULL;
    out.i32[0] |= exp << 20;

    return out.d;
}

#if 0
void PolySine(void);
void  __attribute__((used)) stub_PolySine(void)
{
    __asm__ volatile(
        "   .align 4                \n"
        "   .globl PolySine         \n"
        "PolySine:                  \n"
        "   stp d1, d2, [sp, #-16]! \n"
        "   str d3, [sp, #-8]!      \n"
        "   str x0, [sp, #-8]!      \n"
        "   ldr x0,=constants       \n"
        "   ldp d1, d2, [x0, %0]    \n"
        "   fmul d3, d0, d0         \n"
        "   fmadd d2, d1, d3, d2    \n"
        "   ldr d1, [x0, %0+16]     \n"
        "   fmadd d1, d2, d3, d1    \n"
        "   ldr d2, [x0, %0+24]     \n"
        "   fmadd d2, d1, d3, d2    \n"
        "   ldr d1, [x0, %0+32]     \n"
        "   fmadd d1, d2, d3, d1    \n"
        "   ldr d2, [x0, %0+40]     \n"
        "   fmadd d2, d1, d3, d2    \n"
        "   ldr d1, [x0, %0+48]     \n"
        "   fmadd d1, d2, d3, d1    \n"
        "   ldr d2, [x0, %0+56]     \n"
        "   fmadd d2, d1, d3, d2    \n"
        "   fmul d0, d2, d0         \n"
        "   ldr x0, [sp], 8         \n"
        "   ldr d3, [sp], 8         \n"
        "   ldp d1, d2, [sp], 16    \n"
        "   ret                     \n"
        "   .ltorg                  \n"::"i"(C_SIN_COEFF*8)
    );
}

void PolySineSingle(void);
void  __attribute__((used)) stub_PolySineSingle(void)
{
    __asm__ volatile(
        "   .align 4                \n"
        "   .globl PolySineSingle   \n"
        "PolySineSingle:            \n"
        "   stp d1, d2, [sp, #-16]! \n"
        "   str d3, [sp, #-8]!      \n"
        "   str x0, [sp, #-8]!      \n"
        "   ldr x0,=constants       \n"
        "   ldp d1, d2, [x0, %0]    \n"
        "   fmul d3, d0, d0         \n"
        "   fmadd d2, d1, d3, d2    \n"
        "   ldr d1, [x0, %0+16]     \n"
        "   fmadd d1, d2, d3, d1    \n"
        "   ldr d2, [x0, %0+24]     \n"
        "   fmadd d2, d1, d3, d2    \n"
        "   ldr d1, [x0, %0+32]     \n"
        "   fmadd d1, d2, d3, d1    \n"
        "   fmul d0, d1, d0         \n"
        "   ldr x0, [sp], 8         \n"
        "   ldr d3, [sp], 8         \n"
        "   ldp d1, d2, [sp], 16    \n"
        "   ret                     \n"
        "   .ltorg                  \n"::"i"(C_SIN_COEFF_SINGLE*8)
    );
}

void PolyCosine(void);
void  __attribute__((used)) stub_PolyCosine(void)
{
    __asm__ volatile(
        "   .align 4                \n"
        "   .globl PolyConsine      \n"
        "PolyCosine:                \n"
        "   stp d1, d2, [sp, #-16]! \n"
        "   str x0, [sp, #-8]!      \n"
        "   ldr x0,=constants       \n"
        "   fmul d2, d0, d0         \n"
        "   ldp d0, d1, [x0, %0]    \n"
        "   fmadd d1, d0, d2, d1    \n"
        "   ldr d0, [x0, %0+16]     \n"
        "   fmadd d0, d1, d2, d0    \n"
        "   ldr d1, [x0, %0+24]     \n"
        "   fmadd d1, d0, d2, d1    \n"
        "   ldr d0, [x0, %0+32]     \n"
        "   fmadd d0, d1, d2, d0    \n"
        "   ldr d1, [x0, %0+40]     \n"
        "   fmadd d1, d0, d2, d1    \n"
        "   ldr d0, [x0, %0+48]     \n"
        "   fmadd d0, d1, d2, d0    \n"
        "   ldr d1, [x0, %0+56]     \n"
        "   fmadd d1, d0, d2, d1    \n"
        "   ldr d0, [x0, %0+64]     \n"
        "   fmadd d0, d1, d2, d0    \n"
        "   ldr x0, [sp], 8         \n"
        "   ldp d1, d2, [sp], 16    \n"
        "   ret                     \n"
        "   .ltorg                  \n"::"i"(C_COS_COEFF*8)
    );
}

void PolyCosineSingle(void);
void  __attribute__((used)) stub_PolyCosineSingle(void)
{
    __asm__ volatile(
        "   .align 4                \n"
        "   .globl PolyCosineSingle \n"
        "PolyCosineSingle:          \n"
        "   stp d1, d2, [sp, #-16]! \n"
        "   str x0, [sp, #-8]!      \n"
        "   ldr x0,=constants       \n"
        "   fmul d2, d0, d0         \n"
        "   ldp d0, d1, [x0, %0]    \n"
        "   fmadd d1, d0, d2, d1    \n"
        "   ldr d0, [x0, %0+16]     \n"
        "   fmadd d0, d1, d2, d0    \n"
        "   ldr d1, [x0, %0+24]     \n"
        "   fmadd d1, d0, d2, d1    \n"
        "   ldr d0, [x0, %0+32]     \n"
        "   fmadd d0, d1, d2, d0    \n"
        "   ldr x0, [sp], 8         \n"
        "   ldp d1, d2, [sp], 16    \n"
        "   ret                     \n"
        "   .ltorg                  \n"::"i"(C_COS_COEFF_SINGLE*8)
    );
}
#endif

enum FPUOpSize {
    SIZE_L = 0,
    SIZE_S = 1,
    SIZE_X = 2,
    SIZE_P = 3,
    SIZE_W = 4,
    SIZE_D = 5,
    SIZE_B = 6,
    SIZE_Pdyn = 7,
};

uint8_t FPUDataSize[] = {
    [SIZE_L] = 4,
    [SIZE_S] = 4,
    [SIZE_X] = 12,
    [SIZE_P] = 12,
    [SIZE_Pdyn] = 12,
    [SIZE_W] = 2,
    [SIZE_D] = 8,
    [SIZE_B] = 1
};

int FPSR_Update_Needed(uint16_t *ptr, int level)
{
    int cnt = 0;

    while((cache_read_16(ICACHE, (uintptr_t)ptr) & 0xfe00) != 0xf200)
    {
        if (cnt++ > 200)
            return 1;
        if (M68K_IsBranch(ptr))
        {
            if ((ptr = M68K_TryFollowBranch(ptr)))
                continue;
            else
                return 1;
        }
        
        int len = M68K_GetINSNLength(ptr);
        if (len <= 0)
            return 1;
        ptr += len;
    }

    uint16_t opcode = cache_read_16(ICACHE, (uintptr_t)&ptr[0]);
    uint16_t opcode2 = cache_read_16(ICACHE, (uintptr_t)&ptr[1]);

    /* In case of FNOP check subsequent instruction */
    if (opcode == 0xf280 && opcode2 == 0x0000)
    {
        if (level == 5)
            return 1;
        else {
            return FPSR_Update_Needed(ptr + 2, level + 1);
        }
    }

    /*
        If FMOVE to MEM skip this instruction and repeat check.
    */
    if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xe000) == 0x6000) /* FMOVE to MEM */
    {
        ptr += 2 + SR_GetEALength(ptr + 2, opcode & 0x3f, 0);
        return FPSR_Update_Needed(ptr, level + 1);
    }

    /*
        Update FPSR condition codes only if subsequent FPU instruction
        is one of following: FBcc, FDBcc, FMOVEM, FScc, FTRAPcc
    */

    if ((opcode & 0xff80) == 0xf280)    /* FBcc */
        return 1;
    if ((opcode & 0xfff8) == 0xf248 && (opcode2 & 0xffc0) == 0) /* FDBcc */
        return 1;
    if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xc700) == 0xc000) /* FMOVEM */
        return 1;
    if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xc3ff) == 0x8000) /* FMOVEM special */
        return 1;
    if ((opcode & 0xffc0) == 0xf240 && (opcode2 & 0xffc0) == 0) /* FScc */
        return 1;
    if ((opcode & 0xfff8) == 0xf278 && (opcode2 & 0xffc0) == 0) /* FTRAPcc */
        return 1;
    if ((opcode & 0xffc0) == 0xf340) /* FRESTORE */
        return 1;
    if ((opcode & 0xffc0) == 0xf300) /* FSAVE */
        return 1;

    return 0;
}

static const uint8_t IntTable[32] = {
    [1] = 0b1110000,
    [2] = 0b0000000,
    [3] = 0b0001000,
    [4] = 0b0010000,
    [5] = 0b0010100,
    [6] = 0b0011000,
    [7] = 0b0011100,
    [8] = 0b0100000,
    [9] = 0b0100010,
    [10]= 0b0100100,
    [11]= 0b0100110,
    [12]= 0b0101000,
    [13]= 0b0101010,
    [14]= 0b0101100,
    [15]= 0b0101110,
    [16]= 0b0110000,
    [17]= 0b0110001,
    [18]= 0b0110010,
    [19]= 0b0110011,
    [20]= 0b0110100,
    [21]= 0b0110101,
    [22]= 0b0110110,
    [23]= 0b0110111,
    [24]= 0b0111000,
    [25]= 0b0111001,
    [26]= 0b0111010,
    [27]= 0b0111011,
    [28]= 0b0111100,
    [29]= 0b0111101,
    [30]= 0b0111110,
    [31]= 0b0111111,
};

/* Allocates FPU register and fetches data according to the R/M field of the FPU opcode */
void FPU_FetchData(struct TranslatorContext *ctx, uint8_t *reg, uint16_t opcode,
        uint16_t opcode2, uint8_t *ext_count, uint8_t single)
{
    union {
        uint64_t u64;
        uint16_t u16[4];
    } u;

    (void)single;

    /* IF R/M is zero, then source identifier is FPU reg number. */
    if ((opcode2 & 0x4000) == 0)
    {
        *reg = RA_MapFPURegister(ctx, (opcode2 >> 10) & 7);
    }
    else
    {
        /*
            R/M was set to 1, the source is defined by EA stored in first part of the
            opcode. Source identifier specifies the data length.

            Get EA, eventually (in case of mode 000 - Dn) perform simple data transfer.
            Otherwise get address from EA and fetch data here
        */

        /* The regtister was not yet assigned? assign it to a temporary reg now */
        if (*reg == 0xff)
            *reg = RA_AllocFPURegister(ctx);

        uint8_t ea = opcode & 0x3f;
        enum FPUOpSize size = (opcode2 >> 10) & 7;
        int32_t imm_offset = 0;

        /* Case 1: mode 000 - Dn */
        if ((ea & 0x38) == 0)
        {
            uint8_t int_reg = 0xff;

            switch (size)
            {
                /* Single - move to single half of the reg, convert to double */
                case SIZE_S:
                    EMIT_LoadFromEffectiveAddress(ctx, 4, &int_reg, ea, ext_count, 1, NULL);
                    EMIT(ctx, 
                        fmsr(*reg, int_reg),
                        fcvtds(*reg, *reg)
                    );
                    RA_FreeARMRegister(ctx, int_reg);
                    break;

                case SIZE_L:
                    EMIT_LoadFromEffectiveAddress(ctx, 4, &int_reg, ea, ext_count, 1, NULL);
                    EMIT(ctx, scvtf_32toD(*reg, int_reg));
                    RA_FreeARMRegister(ctx, int_reg);
                    break;

                case SIZE_W:
                    EMIT_LoadFromEffectiveAddress(ctx, 0x80 | 2, &int_reg, ea, ext_count, 1, NULL);
                    EMIT(ctx, scvtf_32toD(*reg, int_reg));
                    RA_FreeARMRegister(ctx, int_reg);
                    break;

                case SIZE_B:
                    EMIT_LoadFromEffectiveAddress(ctx, 0x80 | 1, &int_reg, ea, ext_count, 1, NULL);
                    EMIT(ctx, scvtf_32toD(*reg, int_reg));
                    RA_FreeARMRegister(ctx, int_reg);
                    break;

                default:
                    kprintf("[JIT] LineF: wrong argument size %d for Dn access at %08x\n", (int)size, ctx->tc_M68kCodePtr - 1);
            }
        }
        /* Case 2: mode 111:100 - immediate */
        else if (ea == 0x3c)
        {
            /* Fetch data *or* pointer to data into int_reg */
            uint8_t int_reg = 0xff;
            int not_yet_done = 0;

            switch (size)
            {
                case SIZE_S:
                    union {
                        uint32_t i;
                        float f;
                    } u;
                    u.i = (uint32_t)cache_read_32(ICACHE, (uintptr_t)&ctx->tc_M68kCodePtr[1]);
                    /* Check if immediate constant is possible */
                    if ((u.i & 0x7ffff) == 0 && ((u.i & 0x7e000000) == 0x40000000 || (u.i & 0x7e000000) == 0x3e000000)) {
                        uint8_t imm = (u.i >> 19) & 0x7f;
                        if (u.i & 0x80000000) imm |= 0x80;
                        EMIT(ctx, fmov(*reg, imm));
                    } else {
                        int8_t off = 4;
                        EMIT_GetOffsetPC(ctx, &off);
                        EMIT(ctx, 
                            flds(*reg, REG_PC, off),
                            fcvtds(*reg, *reg)
                        );
                    }
                    *ext_count += 2;
                    break;

                case SIZE_L:
                    int32_t imm32 = (uint16_t)cache_read_32(ICACHE, (uintptr_t)&ctx->tc_M68kCodePtr[1]);
                    switch (imm32) {
                        case 0:
                            EMIT(ctx, fmov_0(*reg));
                            break;
                        case 1:
                            EMIT(ctx, fmov_1(*reg));
                            break;
                        default:
                            if (_abs(imm32) < 32) {
                                uint8_t sign = imm32 < 0 ? 1 : 0;
                                if (sign) imm32 = -imm32;
                                uint8_t constval = IntTable[imm32] | sign << 7;
                                EMIT(ctx, fmov(*reg, constval));
                            }
                            else {
                                int_reg = RA_AllocARMRegister(ctx);
                                EMIT(ctx, movw_immed_u16(int_reg, imm32 & 0xffff));
                                if ((imm32 >> 16) & 0xffff)
                                    EMIT(ctx, movt_immed_u16(int_reg, (imm32 >> 16) & 0xffff));
                                EMIT(ctx, scvtf_32toD(*reg, int_reg));
                            }
                    }
                    *ext_count += 2;
                    break;
                
                case SIZE_W:
                    int16_t imm = (int16_t)cache_read_16(ICACHE, (uintptr_t)&ctx->tc_M68kCodePtr[1]);
                    switch (imm) {
                        case 0:
                            EMIT(ctx, fmov_0(*reg));
                            break;
                        case 1:
                            EMIT(ctx, fmov_1(*reg));
                            break;
                        default:
                            if (_abs(imm) < 32) {
                                uint8_t sign = imm < 0 ? 1 : 0;
                                if (sign) imm = -imm;
                                uint8_t constval = IntTable[imm] | sign << 7;
                                EMIT(ctx, fmov(*reg, constval));
                            }
                            else {
                                int_reg = RA_AllocARMRegister(ctx);
                                EMIT(ctx, movw_immed_u16(int_reg, imm & 0xffff));
                                if (imm < 0)
                                    EMIT(ctx, movt_immed_u16(int_reg, 0xffff));
                                EMIT(ctx, scvtf_32toD(*reg, int_reg));
                            }
                    }
                    *ext_count += 1;
                    break;

                case SIZE_B:
                    int8_t imm8 = (int8_t)cache_read_16(ICACHE, (uintptr_t)&ctx->tc_M68kCodePtr[1]);
                    switch (imm8) {
                        case 0:
                            EMIT(ctx, fmov_0(*reg));
                            break;
                        case 1:
                            EMIT(ctx, fmov_1(*reg));
                            break;
                        default:
                            if (_abs(imm8) < 32) {
                                uint8_t sign = imm8 < 0 ? 1 : 0;
                                if (sign) imm8 = -imm8;
                                uint8_t constval = IntTable[imm8] | sign << 7;
                                EMIT(ctx, fmov(*reg, constval));
                            }
                            else {
                                int_reg = RA_AllocARMRegister(ctx);
                                EMIT(ctx, 
                                    mov_immed_s8(int_reg, imm8),
                                    scvtf_32toD(*reg, int_reg)
                                );
                            }
                    }
                    *ext_count += 1;
                    break;

                case SIZE_D:
                    union {
                        uint64_t i;
                        double f;
                    } ud;
                    ud.i = (uint64_t)cache_read_64(ICACHE, (uintptr_t)&ctx->tc_M68kCodePtr[1]);
                    /* Check if immediate constant is possible */
                    if ((ud.i & 0xffffffffffULL) == 0 && 
                            ((ud.i & 0x7fc0000000000000ULL) == 0x4000000000000000ULL || 
                             (ud.i & 0x7fc0000000000000ULL) == 0x3fc0000000000000ULL)) {
                        uint8_t imm = (ud.i >> 48) & 0x7f;
                        if (ud.i & 0x8000000000000000ULL) imm |= 0x80;
                        EMIT(ctx, fmov(*reg, imm));
                    } else {
                        int8_t off = 4;
                        EMIT_GetOffsetPC(ctx, &off);
                        EMIT(ctx, fldd(*reg, REG_PC, off));
                    }
                    *ext_count += 4;
                    break;

                default:
                    EMIT_LoadFromEffectiveAddress(ctx, 0, &int_reg, ea, ext_count, 0, NULL);
                    not_yet_done = 1;
                    break;
            }

            /* if data not yet in the reg, use the address to load it into FPU register */
            if (not_yet_done)
            {
                switch(size)
                {
                    case SIZE_D:
                        EMIT(ctx, fldd(*reg, int_reg, 0));
                        *ext_count += 4;
                        break;

                    case SIZE_X:
                        get_Load96(ctx);
                        EMIT(ctx, 
                            str64_offset_preindex(31, 30, -16),
                            mov_reg(1, int_reg),
                            blr(reg_Load96),
                            mov_reg_to_simd(*reg, TS_D, 0, 0),
                            ldr64_offset_postindex(31, 30, 16)
                        );
                        *ext_count += 6;
                        break;

                    case SIZE_P:
                        u.u64 = (uintptr_t)PackedToDouble;

                        EMIT_SaveRegFrame(ctx, (RA_GetTempAllocMask() | REG_PROTECT | 7));

                        EMIT(ctx, 
                            ldr64_offset(int_reg, 0, 0),
                            ldr64_offset(int_reg, 1, 8),
                        
                            mov64_immed_u16(2, u.u16[3], 0),
                            movk64_immed_u16(2, u.u16[2], 1),
                            movk64_immed_u16(2, u.u16[1], 2),
                            movk64_immed_u16(2, u.u16[0], 3),

                            blr(2),

                            fcpyd(*reg, 0)
                        );

                        EMIT_RestoreRegFrame(ctx, (RA_GetTempAllocMask() | REG_PROTECT | 7));
                        *ext_count += 6;
                        break;

                    default:
                        break;
                }
            }

            RA_FreeARMRegister(ctx, int_reg);
        }
        /* Case 3: get pointer to data (EA) and fetch yourself */
        else
        {
            uint8_t int_reg = 0xff;
            uint8_t val_reg = 0xff;
            uint8_t mode = (opcode & 0x0038) >> 3;
            int8_t pre_sz = 0;
            int8_t post_sz = 0;

            if (mode == 4 || mode == 3)
                EMIT_LoadFromEffectiveAddress(ctx, 0, &int_reg, opcode & 0x3f, ext_count, 0, NULL);
            else
                EMIT_LoadFromEffectiveAddress(ctx, 0, &int_reg, opcode & 0x3f, ext_count, 1, &imm_offset);

            /* Pre index? Adjust base register accordingly */
            if (mode == 4) {
                pre_sz = FPUDataSize[size];

                if ((pre_sz == 1) && ((opcode & 7) == 7))
                    pre_sz = 2;
                
                pre_sz = -pre_sz;
            }
            /* Post index? Adjust base register accordingly */
            else if (mode == 3) {
                post_sz = FPUDataSize[size];

                if ((post_sz == 1) && ((opcode & 7) == 7))
                    post_sz = 2;
            }

            switch (size)
            {
                case SIZE_P:
                    {
                        if (pre_sz)
                        {
                            EMIT(ctx, sub_immed(int_reg, int_reg, -pre_sz));
                        }
                        if (imm_offset < -255 || imm_offset > 251) {
                            uint8_t off = RA_AllocARMRegister(ctx);

                            if (imm_offset > -4096 && imm_offset < 0)
                            {
                                EMIT(ctx, sub_immed(off, int_reg, -imm_offset));
                            }
                            else if (imm_offset >= 0 && imm_offset < 4096)
                            {
                                EMIT(ctx, add_immed(off, int_reg, imm_offset));
                            }
                            else
                            {
                                EMIT(ctx, movw_immed_u16(off, (imm_offset) & 0xffff));
                                imm_offset >>= 16;
                                if (imm_offset)
                                    EMIT(ctx, movt_immed_u16(off, (imm_offset) & 0xffff));
                                EMIT(ctx, add_reg(off, int_reg, off, LSL, 0));
                            }
                            RA_FreeARMRegister(ctx, int_reg);
                            int_reg = off;
                            imm_offset = 0;
                        }

                        u.u64 = (uintptr_t)PackedToDouble;

                        EMIT_SaveRegFrame(ctx, (RA_GetTempAllocMask() | REG_PROTECT | 7));

                        EMIT(ctx, 
                            ldur64_offset(int_reg, 0, imm_offset),
                            ldur64_offset(int_reg, 1, imm_offset + 8),
                        
                            mov64_immed_u16(2, u.u16[3], 0),
                            movk64_immed_u16(2, u.u16[2], 1),
                            movk64_immed_u16(2, u.u16[1], 2),
                            movk64_immed_u16(2, u.u16[0], 3),

                            blr(2),
                        
                            fcpyd(*reg, 0)
                        );

                        EMIT_RestoreRegFrame(ctx, (RA_GetTempAllocMask() | REG_PROTECT | 7));

                        if (post_sz)
                        {
                            EMIT(ctx, add_immed(int_reg, int_reg, post_sz));
                        }
                    }
                    break;

                case SIZE_X:
                    {
                        if (pre_sz)
                        {
                            EMIT(ctx, sub_immed(int_reg, int_reg, -pre_sz));
                        }
                        if (imm_offset < -255 || imm_offset > 251) {
                            uint8_t off = RA_AllocARMRegister(ctx);

                            if (imm_offset > -4096 && imm_offset < 0)
                            {
                                EMIT(ctx, sub_immed(off, int_reg, -imm_offset));
                            }
                            else if (imm_offset >= 0 && imm_offset < 4096)
                            {
                                EMIT(ctx, add_immed(off, int_reg, imm_offset));
                            }
                            else
                            {
                                EMIT(ctx, movw_immed_u16(off, (imm_offset) & 0xffff));
                                imm_offset >>= 16;
                                if (imm_offset)
                                    EMIT(ctx, movt_immed_u16(off, (imm_offset) & 0xffff));
                                EMIT(ctx, add_reg(off, int_reg, off, LSL, 0));
                            }
                            RA_FreeARMRegister(ctx, int_reg);
                            int_reg = off;
                            imm_offset = 0;
                        }

                        get_Load96(ctx);
                        EMIT(ctx, str64_offset_preindex(31, 30, -16));
                        if (imm_offset < 0)
                            EMIT(ctx, sub_immed(1, int_reg, -imm_offset));
                        else
                            EMIT(ctx, add_immed(1, int_reg, imm_offset));
                        EMIT(ctx, 
                            blr(reg_Load96),
                            mov_reg_to_simd(*reg, TS_D, 0, 0),
                            ldr64_offset_postindex(31, 30, 16)
                        );

                        //EMIT_Load96bitFP(ctx, *reg, int_reg, imm_offset);

                        if (post_sz)
                        {
                            EMIT(ctx, add_immed(int_reg, int_reg, post_sz));
                        }
                    }
                    break;
                case SIZE_D:
                    {
                        if (pre_sz)
                        {
                            EMIT(ctx, fldd_preindex(*reg, int_reg, pre_sz));
                        }
                        else if (post_sz)
                        {
                            EMIT(ctx, fldd_postindex(*reg, int_reg, post_sz));
                        }
                        else if (imm_offset >= -255 && imm_offset <= 255)
                        {
                            EMIT(ctx, fldd(*reg, int_reg, imm_offset));
                        }
                        else if (imm_offset >= 0 && imm_offset < 32760 && !(imm_offset & 7))
                        {
                            EMIT(ctx, fldd_pimm(*reg, int_reg, imm_offset >> 3));
                        }
                        else
                        {
                            uint8_t off = RA_AllocARMRegister(ctx);
                            if (imm_offset > -4096 && imm_offset < 0)
                            {
                                EMIT(ctx, sub_immed(off, int_reg, -imm_offset));
                            }
                            else if (imm_offset >= 0 && imm_offset < 4096)
                            {
                                EMIT(ctx, add_immed(off, int_reg, imm_offset));
                            }
                            else
                            {
                                EMIT(ctx, movw_immed_u16(off, (imm_offset) & 0xffff));
                                imm_offset >>= 16;
                                if (imm_offset)
                                    EMIT(ctx, movt_immed_u16(off, (imm_offset) & 0xffff));
                                EMIT(ctx, add_reg(off, int_reg, off, LSL, 0));
                            }
                            EMIT(ctx, fldd(*reg, off, 0));
                            RA_FreeARMRegister(ctx, off);
                        }
                    }
                    break;
                case SIZE_S:
                    if (pre_sz)
                    {
                        EMIT(ctx, flds_preindex(*reg, int_reg, pre_sz));
                    }
                    else if (post_sz)
                    {
                        EMIT(ctx, flds_postindex(*reg, int_reg, post_sz));
                    }
                    else if (imm_offset >= -255 && imm_offset <= 255)
                    {
                        EMIT(ctx, flds(*reg, int_reg, imm_offset));
                    }
                    else if (imm_offset >= 0 && imm_offset < 16380 && !(imm_offset & 3))
                    {
                        EMIT(ctx, flds_pimm(*reg, int_reg, imm_offset >> 2));
                    }
                    else
                    {
                        uint8_t off = RA_AllocARMRegister(ctx);
                        if (imm_offset > -4096 && imm_offset < 0)
                        {
                            EMIT(ctx, sub_immed(off, int_reg, -imm_offset));
                        }
                        else if (imm_offset >= 0 && imm_offset < 4096)
                        {
                            EMIT(ctx, add_immed(off, int_reg, imm_offset));
                        }
                        else
                        {
                            EMIT(ctx, movw_immed_u16(off, (imm_offset) & 0xffff));
                            imm_offset >>= 16;
                            if (imm_offset)
                                EMIT(ctx, movt_immed_u16(off, (imm_offset) & 0xffff));
                            EMIT(ctx, add_reg(off, int_reg, off, LSL, 0));
                        }
                        EMIT(ctx, flds(*reg, off, 0));
                        RA_FreeARMRegister(ctx, off);
                    }
                    EMIT(ctx, fcvtds(*reg, *reg));
                    break;
                case SIZE_L:
                    val_reg = RA_AllocARMRegister(ctx);

                    if (pre_sz)
                    {
                        EMIT(ctx, ldr_offset_preindex(int_reg, val_reg, pre_sz));
                    }
                    else if (post_sz)
                    {
                        EMIT(ctx, ldr_offset_postindex(int_reg, val_reg, post_sz));
                    }
                    else if (imm_offset >= -255 && imm_offset <= 255)
                    {
                        EMIT(ctx, ldur_offset(int_reg, val_reg, imm_offset));
                    }
                    else if (imm_offset >= 0 && imm_offset < 16380 && !(imm_offset & 3))
                    {
                        EMIT(ctx, ldr_offset(int_reg, val_reg, imm_offset));
                    }
                    else
                    {
                        uint8_t off = RA_AllocARMRegister(ctx);
                        if (imm_offset > -4096 && imm_offset < 0)
                        {
                            EMIT(ctx, sub_immed(off, int_reg, -imm_offset));
                        }
                        else if (imm_offset >= 0 && imm_offset < 4096)
                        {
                            EMIT(ctx, add_immed(off, int_reg, imm_offset));
                        }
                        else
                        {
                            EMIT(ctx, movw_immed_u16(off, (imm_offset) & 0xffff));
                            imm_offset >>= 16;
                            if (imm_offset)
                                EMIT(ctx, movt_immed_u16(off, (imm_offset) & 0xffff));
                            EMIT(ctx, add_reg(off, int_reg, off, LSL, 0));
                        }
                        EMIT(ctx, ldr_offset(off, val_reg, 0));
                        RA_FreeARMRegister(ctx, off);
                    }
                    EMIT(ctx, scvtf_32toD(*reg, val_reg));
                    break;
                case SIZE_W:
                    val_reg = RA_AllocARMRegister(ctx);

                    if (pre_sz)
                    {
                        EMIT(ctx, ldrsh_offset_preindex(int_reg, val_reg, pre_sz));
                    }
                    else if (post_sz)
                    {
                        EMIT(ctx, ldrsh_offset_postindex(int_reg, val_reg, post_sz));
                    }
                    else if (imm_offset >= -255 && imm_offset <= 255)
                    {
                        EMIT(ctx, ldursh_offset(int_reg, val_reg, imm_offset));
                    }
                    else if (imm_offset >= 0 && imm_offset < 8190 && !(imm_offset & 1))
                    {
                        EMIT(ctx, ldrsh_offset(int_reg, val_reg, imm_offset));
                    }
                    else
                    {
                        uint8_t off = RA_AllocARMRegister(ctx);
                        if (imm_offset > -4096 && imm_offset < 0)
                        {
                            EMIT(ctx, sub_immed(off, int_reg, -imm_offset));
                        }
                        else if (imm_offset >= 0 && imm_offset < 4096)
                        {
                            EMIT(ctx, add_immed(off, int_reg, imm_offset));
                        }
                        else
                        {
                            EMIT(ctx, movw_immed_u16(off, (imm_offset) & 0xffff));
                            imm_offset >>= 16;
                            if (imm_offset)
                                EMIT(ctx, movt_immed_u16(off, (imm_offset) & 0xffff));
                            EMIT(ctx, add_reg(off, int_reg, off, LSL, 0));
                        }
                        EMIT(ctx, ldrsh_offset(off, val_reg, 0));
                        RA_FreeARMRegister(ctx, off);
                    }
                    EMIT(ctx, scvtf_32toD(*reg, val_reg));
                    break;
                case SIZE_B:
                    val_reg = RA_AllocARMRegister(ctx);

                    if (pre_sz)
                    {
                        EMIT(ctx, ldrsb_offset_preindex(int_reg, val_reg, pre_sz));
                    }
                    else if (post_sz)
                    {
                        EMIT(ctx, ldrsb_offset_postindex(int_reg, val_reg, post_sz));
                    }
                    else if (imm_offset >= -255 && imm_offset <= 255)
                    {
                        EMIT(ctx, ldursb_offset(int_reg, val_reg, imm_offset));
                    }
                    else if (imm_offset >= 0 && imm_offset < 4096)
                    {
                        EMIT(ctx, ldrsb_offset(int_reg, val_reg, imm_offset));
                    }
                    else
                    {
                        uint8_t off = RA_AllocARMRegister(ctx);
                        if (imm_offset > -4096 && imm_offset < 0)
                        {
                            EMIT(ctx, sub_immed(off, int_reg, -imm_offset));
                        }
                        else if (imm_offset >= 0 && imm_offset < 4096)
                        {
                            EMIT(ctx, add_immed(off, int_reg, imm_offset));
                        }
                        else
                        {
                            EMIT(ctx, movw_immed_u16(off, (imm_offset) & 0xffff));
                            imm_offset >>= 16;
                            if (imm_offset)
                                EMIT(ctx, movt_immed_u16(off, (imm_offset) & 0xffff));
                            EMIT(ctx, add_reg(off, int_reg, off, LSL, 0));
                        }
                        EMIT(ctx, ldrsb_offset(off, val_reg, 0));
                        RA_FreeARMRegister(ctx, off);
                    }
                    EMIT(ctx, scvtf_32toD(*reg, val_reg));
                    break;
                default:
                    break;
            }

            if ((mode == 4) || (mode == 3))
            {
                RA_SetDirtyM68kRegister(ctx, 8 + (opcode & 7));
            }

            RA_FreeARMRegister(ctx, int_reg);
            RA_FreeARMRegister(ctx, val_reg);
        }
    }
}

/* Allocates FPU register and fetches data according to the R/M field of the FPU opcode */
void FPU_StoreData(struct TranslatorContext *ctx, uint8_t reg, uint16_t opcode,
        uint16_t opcode2, uint8_t *ext_count)
{
    /*
        Store is always to memory, R/M was set to 1, the source is FPU register, target is
        defined by EA stored in first part of the opcode. Destination identifier specifies
        the data length.

        Get EA, eventually (in case of mode 000 - Dn) perform simple data transfer.
        Otherwise get address from EA and store data here
    */

    uint8_t ea = opcode & 0x3f;
    enum FPUOpSize size = (opcode2 >> 10) & 7;
    int32_t imm_offset = 0;

    /* Case 1: mode 000 - Dn */
    if ((ea & 0x38) == 0)
    {
        uint8_t int_reg = 0xff;
        uint8_t tmp_reg = 0xff;
        uint8_t tmp_reg_2 = 0xff;
        uint8_t vfp_reg = RA_AllocFPURegister(ctx);

        switch (size)
        {
            case SIZE_S:
                int_reg = RA_MapM68kRegisterForWrite(ctx, ea & 7); // Destination for write only, discard contents
                EMIT(ctx, 
                    fcvtsd(vfp_reg, reg),                  // Convert double to single
                    fmrs(int_reg, vfp_reg)                 // Move single to destination ARM reg
                );
                RA_FreeARMRegister(ctx, int_reg);
                break;

            case SIZE_L:
                int_reg = RA_MapM68kRegisterForWrite(ctx, ea & 7); // Destination for write only, discard contents
                EMIT(ctx, 
                    frint64x(vfp_reg, reg),
                    fcvtzs_Dto32(int_reg, vfp_reg)
                );
                RA_FreeARMRegister(ctx, int_reg);
                break;

            case SIZE_W:
                int_reg = RA_MapM68kRegister(ctx, ea & 7);
                tmp_reg = RA_AllocARMRegister(ctx);
                tmp_reg_2 = RA_AllocARMRegister(ctx);
                EMIT(ctx, 
                    frint64x(vfp_reg, reg),
                    fcvtzs_Dto32(tmp_reg, vfp_reg),
                    /* Saturate the result to match in 16 bits */
                    cmn_immed_lsl12(tmp_reg, 8),
                    movn_immed_u16(tmp_reg_2, 0x7fff, 0),
                    csel(tmp_reg, tmp_reg, tmp_reg_2, A64_CC_GE),
                    mov_immed_u16(tmp_reg_2, 0x7fff, 0),
                    cmp_reg(tmp_reg, tmp_reg_2, LSL, 0),
                    csel(tmp_reg, tmp_reg, tmp_reg_2, A64_CC_LE),
                    bfi(int_reg, tmp_reg, 0, 16)
                );
                RA_SetDirtyM68kRegister(ctx, ea & 7);
                RA_FreeARMRegister(ctx, tmp_reg);
                RA_FreeARMRegister(ctx, tmp_reg_2);
                RA_FreeARMRegister(ctx, int_reg);
                break;

            case SIZE_B:
                int_reg = RA_MapM68kRegister(ctx, ea & 7);
                tmp_reg = RA_AllocARMRegister(ctx);
                tmp_reg_2 = RA_AllocARMRegister(ctx);
                EMIT(ctx, 
                    frint64x(vfp_reg, reg),
                    fcvtzs_Dto32(tmp_reg, vfp_reg),
                    /* Saturate the result to match in 16 bits */
                    cmn_immed(tmp_reg, 128),
                    movn_immed_u16(tmp_reg_2, 0x7f, 0),
                    csel(tmp_reg, tmp_reg, tmp_reg_2, A64_CC_GE),
                    mov_immed_u16(tmp_reg_2, 0x7f, 0),
                    cmp_immed(tmp_reg, 127),
                    csel(tmp_reg, tmp_reg, tmp_reg_2, A64_CC_LE),
                    bfi(int_reg, tmp_reg, 0, 8)
                );
                RA_SetDirtyM68kRegister(ctx, ea & 7);
                RA_FreeARMRegister(ctx, tmp_reg);
                RA_FreeARMRegister(ctx, int_reg);
                RA_FreeARMRegister(ctx, tmp_reg_2);
                break;

            default:
                kprintf("[JIT] LineF: wrong argument size %d for Dn access\n", (int)size);
        }

        RA_FreeFPURegister(ctx, vfp_reg);
    }
    /* Case 2: get pointer to data (EA) and store yourself */
    else
    {
        uint8_t int_reg = 0xff;
        uint8_t val_reg = 0xff;
        uint8_t mode = (opcode & 0x0038) >> 3;
        uint8_t vfp_reg = RA_AllocFPURegister(ctx);
        int8_t pre_sz = 0;
        int8_t post_sz = 0;
        int8_t k = 0;
        uint8_t tmp32 = RA_AllocARMRegister(ctx);
        union {
            uint64_t u64;
            uint16_t u16[4];
        } u;

        if (mode == 4 || mode == 3)
            EMIT_LoadFromEffectiveAddress(ctx, 0, &int_reg, opcode & 0x3f, ext_count, 0, NULL);
        else
            EMIT_LoadFromEffectiveAddress(ctx, 0, &int_reg, opcode & 0x3f, ext_count, 1, &imm_offset);

        /* Pre index? Adjust base register accordingly */
        if (mode == 4) {
            pre_sz = FPUDataSize[size];

            if ((pre_sz == 1) && ((opcode & 7) == 7))
                pre_sz = 2;
            
            pre_sz = -pre_sz;
        }
        /* Post index? Adjust base register accordingly */
        else if (mode == 3) {
            post_sz = FPUDataSize[size];

            if ((post_sz == 1) && ((opcode & 7) == 7))
                post_sz = 2;
        }

        switch (size)
        {
            case SIZE_P:
                u.u64 = (uintptr_t)DoubleToPacked;
                k = opcode2 & 0x7f;

                if (pre_sz)
                {
                    EMIT(ctx, sub_immed(int_reg, int_reg, -pre_sz));
                }

                if (reg != 0) {
                    EMIT(ctx, fcpyd(0, reg));
                }

                if (imm_offset >= -255 && imm_offset <= 251)
                {
                    EMIT_SaveRegFrame(ctx, (RA_GetTempAllocMask() | REG_PROTECT | 3 | (1 << 19)));

                    EMIT(ctx, 
                        mov_reg(19, int_reg),
                        mov_immed_s8(0, k),
                    
                        mov64_immed_u16(1, u.u16[3], 0),
                        movk64_immed_u16(1, u.u16[2], 1),
                        movk64_immed_u16(1, u.u16[1], 2),
                        movk64_immed_u16(1, u.u16[0], 3),

                        blr(1),
                
                        ror64(1, 1, 32),
                        stur64_offset(19, 0, imm_offset),
                        stur_offset(19, 1, imm_offset + 8)
                    );

                    EMIT_RestoreRegFrame(ctx, (RA_GetTempAllocMask() | REG_PROTECT | 3 | (1 << 19)));
                }
                else
                {
                    uint8_t off = 19;
                    
                    EMIT_SaveRegFrame(ctx, (RA_GetTempAllocMask() | REG_PROTECT | 3 | (1 << 19)));

                    if (imm_offset > -4096 && imm_offset < 0)
                    {
                        EMIT(ctx, sub_immed(off, int_reg, -imm_offset));
                    }
                    else if (imm_offset >= 0 && imm_offset < 4096)
                    {
                        EMIT(ctx, add_immed(off, int_reg, imm_offset));
                    }
                    else
                    {
                        EMIT(ctx, movw_immed_u16(off, (imm_offset) & 0xffff));
                        imm_offset >>= 16;
                        if (imm_offset)
                            EMIT(ctx, movt_immed_u16(off, (imm_offset) & 0xffff));
                        EMIT(ctx, add_reg(off, int_reg, off, LSL, 0));
                    }

                    EMIT(ctx, 
                        mov_immed_s8(0, k),

                        mov64_immed_u16(1, u.u16[3], 0),
                        movk64_immed_u16(1, u.u16[2], 1),
                        movk64_immed_u16(1, u.u16[1], 2),
                        movk64_immed_u16(1, u.u16[0], 3),

                        blr(1),

                        ror64(1, 1, 32),
                        stur64_offset(19, 0, 0),
                        stur_offset(19, 1, 8)
                    );

                    EMIT_RestoreRegFrame(ctx, (RA_GetTempAllocMask() | REG_PROTECT | 3 | (1 << 19)));
                }

                if (post_sz)
                {
                    EMIT(ctx, add_immed(int_reg, int_reg, post_sz));
                }
                break;
            
            case SIZE_Pdyn:
                u.u64 = (uintptr_t)DoubleToPacked;
                k = RA_MapM68kRegister(ctx, (opcode2 >> 4) & 7);

                if (pre_sz)
                {
                    EMIT(ctx, sub_immed(int_reg, int_reg, -pre_sz));
                }

                if (reg != 0) {
                    EMIT(ctx, fcpyd(0, reg));
                }

                if (imm_offset >= -255 && imm_offset <= 251)
                {
                    EMIT_SaveRegFrame(ctx, (RA_GetTempAllocMask() | REG_PROTECT | 3 | (1 << 19)));

                    EMIT(ctx, 
                        mov_reg(0, k),
                        mov_reg(19, int_reg),

                        mov64_immed_u16(1, u.u16[3], 0),
                        movk64_immed_u16(1, u.u16[2], 1),
                        movk64_immed_u16(1, u.u16[1], 2),
                        movk64_immed_u16(1, u.u16[0], 3),

                        blr(1),

                        ror64(1, 1, 32),
                        stur64_offset(19, 0, imm_offset),
                        stur_offset(19, 1, imm_offset + 8)
                    );

                    EMIT_RestoreRegFrame(ctx, (RA_GetTempAllocMask() | REG_PROTECT | 3 | (1 << 19)));
                }
                else
                {
                    uint8_t off = 19;
                    
                    EMIT_SaveRegFrame(ctx, (RA_GetTempAllocMask() | REG_PROTECT | 3 | (1 << 19)));

                    EMIT(ctx, mov_reg(0, k));

                    if (imm_offset > -4096 && imm_offset < 0)
                    {
                        EMIT(ctx, sub_immed(off, int_reg, -imm_offset));
                    }
                    else if (imm_offset >= 0 && imm_offset < 4096)
                    {
                        EMIT(ctx, add_immed(off, int_reg, imm_offset));
                    }
                    else
                    {
                        EMIT(ctx, movw_immed_u16(off, (imm_offset) & 0xffff));
                        imm_offset >>= 16;
                        if (imm_offset)
                            EMIT(ctx, movt_immed_u16(off, (imm_offset) & 0xffff));
                        EMIT(ctx, add_reg(off, int_reg, off, LSL, 0));
                    }

                    EMIT(ctx, 
                        mov64_immed_u16(1, u.u16[3], 0),
                        movk64_immed_u16(1, u.u16[2], 1),
                        movk64_immed_u16(1, u.u16[1], 2),
                        movk64_immed_u16(1, u.u16[0], 3),

                        blr(1),

                        ror64(1, 1, 32),
                        stur64_offset(19, 0, 0),
                        stur_offset(19, 1, 8)
                    );

                    EMIT_RestoreRegFrame(ctx, (RA_GetTempAllocMask() | REG_PROTECT | 3 | (1 << 19)));
                }

                if (post_sz)
                {
                    EMIT(ctx, add_immed(int_reg, int_reg, post_sz));
                }
                break;

            case SIZE_X:
                {
                    if (pre_sz)
                    {
                        EMIT(ctx, sub_immed(int_reg, int_reg, -pre_sz));
                    }
                    if (imm_offset >= -255 && imm_offset <= 251)
                    {
                        get_Save96(ctx);
                        EMIT(ctx, str64_offset_preindex(31, 30, -16));
                        if (imm_offset < 0)
                            EMIT(ctx, sub_immed(1, int_reg, -imm_offset));
                        else
                            EMIT(ctx, add_immed(1, int_reg, imm_offset));
                        EMIT(ctx, 
                            mov_simd_to_reg(0, reg, TS_D, 0),
                            blr(reg_Save96),
                            ldr64_offset_postindex(31, 30, 16)
                        );

                        //EMIT_Store96bitFP(ctx, reg, int_reg, imm_offset);
                    }
                    else
                    {
                        uint8_t off = RA_AllocARMRegister(ctx);
                        if (imm_offset > -4096 && imm_offset < 0)
                        {
                            EMIT(ctx, sub_immed(off, int_reg, -imm_offset));
                        }
                        else if (imm_offset >= 0 && imm_offset < 4096)
                        {
                            EMIT(ctx, add_immed(off, int_reg, imm_offset));
                        }
                        else
                        {
                            EMIT(ctx, movw_immed_u16(off, (imm_offset) & 0xffff));
                            imm_offset >>= 16;
                            if (imm_offset)
                                EMIT(ctx, movt_immed_u16(off, (imm_offset) & 0xffff));
                            EMIT(ctx, add_reg(off, int_reg, off, LSL, 0));
                        }

                        get_Save96(ctx);
                        EMIT(ctx, 
                            str64_offset_preindex(31, 30, -16),
                            mov_reg(1, off),
                            mov_simd_to_reg(0, reg, TS_D, 0),
                            blr(reg_Save96),
                            ldr64_offset_postindex(31, 30, 16)
                        );

                        //EMIT_Store96bitFP(ctx, reg, off, 0);
                        RA_FreeARMRegister(ctx, off);
                    }
                    if (post_sz)
                    {
                        EMIT(ctx, add_immed(int_reg, int_reg, post_sz));
                    }
                }
                break;
            case SIZE_D:
                {
                    if (pre_sz)
                    {
                        EMIT(ctx, fstd_preindex(reg, int_reg, pre_sz));
                    }
                    else if (post_sz)
                    {
                        EMIT(ctx, fstd_postindex(reg, int_reg, post_sz));
                    }
                    else if (imm_offset >= -255 && imm_offset <= 255)
                    {
                        EMIT(ctx, fstd(reg, int_reg, imm_offset));
                    }
                    else if (imm_offset >= 0 && imm_offset < 32760 && !(imm_offset & 7))
                    {
                        EMIT(ctx, fstd_pimm(reg, int_reg, imm_offset >> 3));
                    }
                    else
                    {
                        uint8_t off = RA_AllocARMRegister(ctx);
                        if (imm_offset > -4096 && imm_offset < 0)
                        {
                            EMIT(ctx, sub_immed(off, int_reg, -imm_offset));
                        }
                        else if (imm_offset >= 0 && imm_offset < 4096)
                        {
                            EMIT(ctx, add_immed(off, int_reg, imm_offset));
                        }
                        else
                        {
                            EMIT(ctx, movw_immed_u16(off, (imm_offset) & 0xffff));
                            imm_offset >>= 16;
                            if (imm_offset)
                                EMIT(ctx, movt_immed_u16(off, (imm_offset) & 0xffff));
                            EMIT(ctx, add_reg(off, int_reg, off, LSL, 0));
                        }
                        EMIT(ctx, fstd(reg, off, 0));
                        RA_FreeARMRegister(ctx, off);
                    }
                }
                break;
            case SIZE_S:
                EMIT(ctx, fcvtsd(vfp_reg, reg));
                if (pre_sz)
                {
                    EMIT(ctx, fsts_preindex(vfp_reg, int_reg, pre_sz));
                }
                else if (post_sz)
                {
                    EMIT(ctx, fsts_postindex(vfp_reg, int_reg, post_sz));
                }
                else if (imm_offset >= -255 && imm_offset <= 255)
                {
                    EMIT(ctx, fsts(vfp_reg, int_reg, imm_offset));
                }
                else if (imm_offset >= 0 && imm_offset < 16380 && !(imm_offset & 3))
                {
                    EMIT(ctx, fsts_pimm(vfp_reg, int_reg, imm_offset >> 2));
                }
                else
                {
                    uint8_t off = RA_AllocARMRegister(ctx);
                    if (imm_offset > -4096 && imm_offset < 0)
                    {
                        EMIT(ctx, sub_immed(off, int_reg, -imm_offset));
                    }
                    else if (imm_offset >= 0 && imm_offset < 4096)
                    {
                        EMIT(ctx, add_immed(off, int_reg, imm_offset));
                    }
                    else
                    {
                        EMIT(ctx, movw_immed_u16(off, (imm_offset) & 0xffff));
                        imm_offset >>= 16;
                        if (imm_offset)
                            EMIT(ctx, movt_immed_u16(off, (imm_offset) & 0xffff));
                        EMIT(ctx, add_reg(off, int_reg, off, LSL, 0));
                    }
                    EMIT(ctx, fsts(vfp_reg, off, 0));
                    RA_FreeARMRegister(ctx, off);
                }
                break;
            case SIZE_L:
                val_reg = RA_AllocARMRegister(ctx);
                EMIT(ctx, 
                    frint64x(vfp_reg, reg),
                    fcvtzs_Dto32(val_reg, vfp_reg)
                );

                if (pre_sz)
                {
                    EMIT(ctx, str_offset_preindex(int_reg, val_reg, pre_sz));
                }
                else if (post_sz)
                {
                    EMIT(ctx, str_offset_postindex(int_reg, val_reg, post_sz));
                }
                else if (imm_offset >= -255 && imm_offset <= 255)
                {
                    EMIT(ctx, stur_offset(int_reg, val_reg, imm_offset));
                }
                else if (imm_offset >= 0 && imm_offset < 16380 && !(imm_offset & 3))
                {
                    EMIT(ctx, str_offset(int_reg, val_reg, imm_offset));
                }
                else
                {
                    uint8_t off = RA_AllocARMRegister(ctx);
                    if (imm_offset > -4096 && imm_offset < 0)
                    {
                        EMIT(ctx, sub_immed(off, int_reg, -imm_offset));
                    }
                    else if (imm_offset >= 0 && imm_offset < 4096)
                    {
                        EMIT(ctx, add_immed(off, int_reg, imm_offset));
                    }
                    else
                    {
                        EMIT(ctx, movw_immed_u16(off, (imm_offset) & 0xffff));
                        imm_offset >>= 16;
                        if (imm_offset)
                            EMIT(ctx, movt_immed_u16(off, (imm_offset) & 0xffff));
                        EMIT(ctx, add_reg(off, int_reg, off, LSL, 0));
                    }
                    EMIT(ctx, str_offset(off, val_reg, 0));
                    RA_FreeARMRegister(ctx, off);
                }
                break;
            case SIZE_W:
                val_reg = RA_AllocARMRegister(ctx);
                EMIT(ctx, 
                    frint64x(vfp_reg, reg),
                    fcvtzs_Dto32(val_reg, vfp_reg),
                
                    /* Saturate the result to match in 16 bits */
                    cmn_immed_lsl12(val_reg, 8),
                    movn_immed_u16(tmp32, 0x7fff, 0),
                    csel(val_reg, val_reg, tmp32, A64_CC_GE),
                    mov_immed_u16(tmp32, 0x7fff, 0),
                    cmp_reg(val_reg, tmp32, LSL, 0),
                    csel(val_reg, val_reg, tmp32, A64_CC_LE)
                );

                if (pre_sz)
                {
                    EMIT(ctx, strh_offset_preindex(int_reg, val_reg, pre_sz));
                }
                else if (post_sz)
                {
                    EMIT(ctx, strh_offset_postindex(int_reg, val_reg, post_sz));
                }
                else if (imm_offset >= -255 && imm_offset <= 255)
                {
                    EMIT(ctx, sturh_offset(int_reg, val_reg, imm_offset));
                }
                else if (imm_offset >= 0 && imm_offset < 8190 && !(imm_offset & 1))
                {
                    EMIT(ctx, strh_offset(int_reg, val_reg, imm_offset));
                }
                else
                {
                    uint8_t off = RA_AllocARMRegister(ctx);
                    if (imm_offset > -4096 && imm_offset < 0)
                    {
                        EMIT(ctx, sub_immed(off, int_reg, -imm_offset));
                    }
                    else if (imm_offset >= 0 && imm_offset < 4096)
                    {
                        EMIT(ctx, add_immed(off, int_reg, imm_offset));
                    }
                    else
                    {
                        EMIT(ctx, movw_immed_u16(off, (imm_offset) & 0xffff));
                        imm_offset >>= 16;
                        if (imm_offset)
                            EMIT(ctx, movt_immed_u16(off, (imm_offset) & 0xffff));
                        EMIT(ctx, add_reg(off, int_reg, off, LSL, 0));
                    }
                    EMIT(ctx, strh_offset(off, val_reg, 0));
                    RA_FreeARMRegister(ctx, off);
                }
                break;
            case SIZE_B:
                val_reg = RA_AllocARMRegister(ctx);
                EMIT(ctx, 
                    frint64x(vfp_reg, reg),
                    fcvtzs_Dto32(val_reg, vfp_reg),

                    /* Saturate the result to match in 16 bits */
                    cmn_immed(val_reg, 128),
                    movn_immed_u16(tmp32, 0x7f, 0),
                    csel(val_reg, val_reg, tmp32, A64_CC_GE),
                    mov_immed_u16(tmp32, 0x7f, 0),
                    cmp_immed(val_reg, 127),
                    csel(val_reg, val_reg, tmp32, A64_CC_LE)
                );

                if (pre_sz)
                {
                    EMIT(ctx, strb_offset_preindex(int_reg, val_reg, pre_sz));
                }
                else if (post_sz)
                {
                    EMIT(ctx, strb_offset_postindex(int_reg, val_reg, post_sz));
                }
                else if (imm_offset >= -255 && imm_offset <= 255)
                {
                    EMIT(ctx, sturb_offset(int_reg, val_reg, imm_offset));
                }
                else if (imm_offset >= 0 && imm_offset < 4096)
                {
                    EMIT(ctx, strb_offset(int_reg, val_reg, imm_offset));
                }
                else
                {
                    uint8_t off = RA_AllocARMRegister(ctx);
                    if (imm_offset > -4096 && imm_offset < 0)
                    {
                        EMIT(ctx, sub_immed(off, int_reg, -imm_offset));
                    }
                    else if (imm_offset >= 0 && imm_offset < 4096)
                    {
                        EMIT(ctx, add_immed(off, int_reg, imm_offset));
                    }
                    else
                    {
                        EMIT(ctx, movw_immed_u16(off, (imm_offset) & 0xffff));
                        imm_offset >>= 16;
                        if (imm_offset)
                            EMIT(ctx, movt_immed_u16(off, (imm_offset) & 0xffff));
                        EMIT(ctx, add_reg(off, int_reg, off, LSL, 0));
                    }
                    EMIT(ctx, strb_offset(off, val_reg, 0));
                    RA_FreeARMRegister(ctx, off);
                }
                break;
            default:
                break;
        }

        if ((mode == 4) || (mode == 3))
        {
            RA_SetDirtyM68kRegister(ctx, 8 + (opcode & 7));
        }

        RA_FreeARMRegister(ctx, tmp32);
        RA_FreeFPURegister(ctx, vfp_reg);
        RA_FreeARMRegister(ctx, int_reg);
        RA_FreeARMRegister(ctx, val_reg);
    }
}

void clear_entire_dcache(void);
/* Clean and invalidate entire data cache, code after ARMv8 architecture reference manual */
void  __attribute__((used)) __clear_entire_dcache(void)
{
    __asm__ volatile(
"       .globl clear_entire_dcache      \n"
"clear_entire_dcache:                   \n"
"       stp     x0, x1, [sp, #-112]!    \n"
"       stp     x2, x3, [sp, #16]       \n"
"       stp     x4, x5, [sp, #2*16]     \n"
"       stp     x7, x8, [sp, #3*16]     \n"
"       stp     x9, x10, [sp, #4*16]    \n"
"       stp     x11, x16, [sp, #5*16]   \n"
"       str     x17, [sp, #6*16]        \n"
"       mrs     x0, CLIDR_EL1           \n"
"       and     w3, w0, #0x07000000     \n" // Get 2 x Level of Coherence
"       lsr     w3, w3, #23             \n"
"       cbz     w3, 5f                  \n"
"       mov     w10, #0                 \n" // W10 = 2 x cache level
"       mov     w8, #1                  \n" // W8 = constant 0b1
"1:     add     w2, w10, w10, lsr #1    \n" // Calculate 3 x cache level
"       lsr     w1, w0, w2              \n" // extract 3-bit cache type for this level
"       and     w1, w1, #0x7            \n"
"       cmp     w1, #2                  \n"
"       b.lt    4f                      \n" // No data or unified cache at this level
"       msr     CSSELR_EL1, x10         \n" // Select this cache level
"       isb                             \n" // Synchronize change of CSSELR
"       mrs     x1, CCSIDR_EL1          \n" // Read CCSIDR
"       and     w2, w1, #7              \n" // W2 = log2(linelen)-4
"       add     w2, w2, #4              \n" // W2 = log2(linelen)
"       ubfx    w4, w1, #3, #10         \n" // W4 = max way number, right aligned
"       clz     w5, w4                  \n" // W5 = 32-log2(ways), bit position of way in DC operand
"       lsl     w9, w4, w5              \n" // W9 = max way number, aligned to position in DC operand
"       lsl     w16, w8, w5             \n" // W16 = amount to decrement way number per iteration
"2:     ubfx    w7, w1, #13, #15        \n" // W7 = max set number, right aligned
"       lsl     w7, w7, w2              \n" // W7 = max set number, aligned to position in DC operand
"       lsl     w17, w8, w2             \n" // W17 = amount to decrement set number per iteration
"3:     orr     w11, w10, w9            \n" // W11 = combine way number and cache number ...
"       orr     w11, w11, w7            \n" // ... and set number for DC operand
"       dc      CISW, x11               \n" // Do data cache clean and invalidate by set and way
"       subs    w7, w7, w17             \n" // Decrement set number
"       b.ge    3b                      \n"
"       subs    x9, x9, x16             \n" // Decrement way number
"       b.ge    2b                      \n"
"4:     add     w10, w10, #2            \n" // Increment 2 x cache level
"       cmp     w3, w10                 \n"
"       dsb     sy                      \n" // Ensure completion of previous cache maintenance instruction
"       b.gt    1b                      \n"
"5:                                     \n"
"       ldp     x2, x3, [sp, #16]       \n"
"       ldp     x4, x5, [sp, #2*16]     \n"
"       ldp     x7, x8, [sp, #3*16]     \n"
"       ldp     x9, x10, [sp, #4*16]    \n"
"       ldp     x11, x16, [sp, #5*16]   \n"
"       ldr     x17, [sp, #6*16]        \n"
"       ldp     x0, x1, [sp], #112      \n"
"       ret                             \n"
"       .ltorg                          \n"
    );
}

void invalidate_entire_dcache(void);
/* Invalidate entire data cache, code after ARMv8 architecture reference manual */
void __attribute__((used)) __invalidate_entire_dcache(void)
{
    __asm__ volatile(
"       .globl  invalidate_entire_dcache\n"
"invalidate_entire_dcache:              \n"
"       stp     x0, x1, [sp, #-112]!    \n"
"       stp     x2, x3, [sp, #16]       \n"
"       stp     x4, x5, [sp, #2*16]     \n"
"       stp     x7, x8, [sp, #3*16]     \n"
"       stp     x9, x10, [sp, #4*16]    \n"
"       stp     x11, x16, [sp, #5*16]   \n"
"       str     x17, [sp, #6*16]        \n"
"       mrs     x0, CLIDR_EL1           \n"
"       and     w3, w0, #0x07000000     \n" // Get 2 x Level of Coherence
"       lsr     w3, w3, #23             \n"
"       cbz     w3, 5f                  \n"
"       mov     w10, #0                 \n" // W10 = 2 x cache level
"       mov     w8, #1                  \n" // W8 = constant 0b1
"1:     add     w2, w10, w10, lsr #1    \n" // Calculate 3 x cache level
"       lsr     w1, w0, w2              \n" // extract 3-bit cache type for this level
"       and     w1, w1, #0x7            \n"
"       cmp     w1, #2                  \n"
"       b.lt    4f                      \n" // No data or unified cache at this level
"       msr     CSSELR_EL1, x10         \n" // Select this cache level
"       isb                             \n" // Synchronize change of CSSELR
"       mrs     x1, CCSIDR_EL1          \n" // Read CCSIDR
"       and     w2, w1, #7              \n" // W2 = log2(linelen)-4
"       add     w2, w2, #4              \n" // W2 = log2(linelen)
"       ubfx    w4, w1, #3, #10         \n" // W4 = max way number, right aligned
"       clz     w5, w4                  \n" // W5 = 32-log2(ways), bit position of way in DC operand
"       lsl     w9, w4, w5              \n" // W9 = max way number, aligned to position in DC operand
"       lsl     w16, w8, w5             \n" // W16 = amount to decrement way number per iteration
"2:     ubfx    w7, w1, #13, #15        \n" // W7 = max set number, right aligned
"       lsl     w7, w7, w2              \n" // W7 = max set number, aligned to position in DC operand
"       lsl     w17, w8, w2             \n" // W17 = amount to decrement set number per iteration
"3:     orr     w11, w10, w9            \n" // W11 = combine way number and cache number ...
"       orr     w11, w11, w7            \n" // ... and set number for DC operand
"       dc      ISW, x11                \n" // Do data cache invalidate by set and way
"       subs    w7, w7, w17             \n" // Decrement set number
"       b.ge    3b                      \n"
"       subs    x9, x9, x16             \n" // Decrement way number
"       b.ge    2b                      \n"
"4:     add     w10, w10, #2            \n" // Increment 2 x cache level
"       cmp     w3, w10                 \n"
"       dsb     sy                      \n" // Ensure completion of previous cache maintenance instruction
"       b.gt    1b                      \n"
"5:                                     \n"
"       ldp     x2, x3, [sp, #16]       \n"
"       ldp     x4, x5, [sp, #2*16]     \n"
"       ldp     x7, x8, [sp, #3*16]     \n"
"       ldp     x9, x10, [sp, #4*16]    \n"
"       ldp     x11, x16, [sp, #5*16]   \n"
"       ldr     x17, [sp, #6*16]        \n"
"       ldp     x0, x1, [sp], #112      \n"
"       ret                             \n"
"       .ltorg                          \n"
    );
}


void __clear_cache(void *begin, void *end);

#define MAX_EPILOGUE_LENGTH 256
uint32_t icache_epilogue[MAX_EPILOGUE_LENGTH];

void *invalidate_instruction_cache(uintptr_t target_addr, uint16_t *pc, uint32_t *arm_pc)
{
    int i;
    uint16_t opcode = cache_read_16(ICACHE, (uintptr_t)&pc[0]);
    struct M68KTranslationUnit *u;
    struct Node *n, *next;
    extern struct List LRU;
    extern void *jit_tlsf;
    extern struct M68KState *__m68k_state;

    (void)jit_tlsf;

    //kprintf("[LINEF] ICache flush... Opcode=%04x, Target=%08x, PC=%08x, ARM PC=%p\n", opcode, target_addr, pc, arm_pc);
    // kprintf("[LINEF] ARM insn: %08x\n", *arm_pc);

    // Invalidate entire instruction cache
    // FIXME: Could be more precise (but most of the time everything is probably flushed anyway)
    // NOT: cache_invalidate_range does not handle length of >16 bytes
    cache_invalidate_all(ICACHE);

    for (i=0; i < MAX_EPILOGUE_LENGTH; i++)
    {
        if (arm_pc[i] == 0xffffffff)
            break;

        icache_epilogue[i] = arm_pc[i];
    }

    //kprintf("[LINEF] Copied %d instructions of epilogue\n", i);
    __clear_cache(&icache_epilogue[0], &icache_epilogue[i]);

    __asm__ volatile("msr tpidr_el1,%0": :"r"(0xffffffff));

    LRU_InvalidateAll();

    /* Get the scope */
    switch (opcode & 0x18) {
        case 0x08:  /* Line */
            // kprintf("[LINEF] Invalidating line\n");
            ForeachNodeSafe(&LRU, n, next)
            {
                u = (struct M68KTranslationUnit *)((intptr_t)n - __builtin_offsetof(struct M68KTranslationUnit, mt_LRUNode));

                // If highest address of unit is lower than the begin flushed area, or lowest address of unit higher than the flushed area end
                // then skip the unit
                if ((uintptr_t)u->mt_M68kLow > ((target_addr + 16) & ~15) || (uintptr_t)u->mt_M68kHigh < (target_addr & ~15))
                    continue;

                if (__m68k_state->JIT_CONTROL & JCCF_SOFT)
                {
                    // Weak cflush. Generate invalid entry address instead of flushing. Fault handler will
                    // verify block checksum and eventually discard it
                    uintptr_t e = (uintptr_t)u->mt_ARMEntryPoint;
                    e &= 0x00ffffffffffffffULL;
                    e |= 0xaa00000000000000ULL;
                    u->mt_ARMEntryPoint = (void*)e;
                }
                else
                {
                    // kprintf("[LINEF] Unit %p, %08x-%08x match! Removing.\n", u, u->mt_M68kLow, u->mt_M68kHigh);
                    REMOVE(&u->mt_LRUNode);
                    REMOVE(&u->mt_HashNode);
                    tlsf_free(jit_tlsf, u);

                    __m68k_state->JIT_UNIT_COUNT--;
                    __m68k_state->JIT_CACHE_FREE = tlsf_get_free_size(jit_tlsf);
                }
            }
            break;
        case 0x10:  /* Page */
            // kprintf("[LINEF] Invalidating page\n");
            ForeachNodeSafe(&LRU, n, next)
            {
                u = (struct M68KTranslationUnit *)((intptr_t)n - __builtin_offsetof(struct M68KTranslationUnit, mt_LRUNode));

                // If highest address of unit is lower than the begin flushed area, or lowest address of unit higher than the flushed area end
                // then skip the unit
                if ((uintptr_t)u->mt_M68kLow > ((target_addr + 4096) & ~4095) || (uintptr_t)u->mt_M68kHigh < (target_addr & ~4095))
                    continue;

                // kprintf("[LINEF] Unit %p, %08x-%08x match! Removing.\n", u, u->mt_M68kLow, u->mt_M68kHigh);

                if (__m68k_state->JIT_CONTROL & JCCF_SOFT)
                {
                    // Weak cflush. Generate invalid entry address instead of flushing. Fault handler will
                    // verify block checksum and eventually discard it
                    uintptr_t e = (uintptr_t)u->mt_ARMEntryPoint;
                    e &= 0x00ffffffffffffffULL;
                    e |= 0xaa00000000000000ULL;
                    u->mt_ARMEntryPoint = (void*)e;
                }
                else
                {
                    REMOVE(&u->mt_LRUNode);
                    REMOVE(&u->mt_HashNode);
                    tlsf_free(jit_tlsf, u);

                    __m68k_state->JIT_UNIT_COUNT--;
                    __m68k_state->JIT_CACHE_FREE = tlsf_get_free_size(jit_tlsf);
                }
            }
            break;
        case 0x18:  /* All */
            // kprintf("[LINEF] Invalidating all\n");            
            if (__m68k_state->JIT_CONTROL & JCCF_SOFT)
            {
                if (__m68k_state->JIT_UNIT_COUNT < __m68k_state->JIT_SOFTFLUSH_THRESH)
                {
                    ForeachNode(&LRU, n)
                    {
                        uintptr_t uptr = ((uintptr_t)n - __builtin_offsetof(struct M68KTranslationUnit, mt_LRUNode));
                        uptr += __builtin_offsetof(struct M68KTranslationUnit, mt_ARMEntryPoint);

                        // Weak cflush. Generate invalid entry address instead of flushing. Fault handler will
                        // verify block checksum and eventually discard it
                        *(uint8_t *)uptr = 0xaa;
                    }
                }
                else
                {
                    while (
#if EMU68_WEAK_CFLUSH_SLOW
                            __m68k_state->JIT_UNIT_COUNT >= __m68k_state->JIT_SOFTFLUSH_THRESH &&
#endif
                            (n = REMHEAD(&LRU)))
                    {
                        u = (struct M68KTranslationUnit *)((intptr_t)n - __builtin_offsetof(struct M68KTranslationUnit, mt_LRUNode));
             
                        REMOVE(&u->mt_HashNode);
                        tlsf_free(jit_tlsf, u);
                        
                        __m68k_state->JIT_UNIT_COUNT--;
                    }
                    __m68k_state->JIT_CACHE_FREE = tlsf_get_free_size(jit_tlsf);
#if EMU68_WEAK_CFLUSH_SLOW
                    ForeachNode(&LRU, n)
                    {
                        uintptr_t uptr = ((uintptr_t)n - __builtin_offsetof(struct M68KTranslationUnit, mt_LRUNode));
                        uptr += __builtin_offsetof(struct M68KTranslationUnit, mt_ARMEntryPoint);

                        // Weak cflush. Generate invalid entry address instead of flushing. Fault handler will
                        // verify block checksum and eventually discard it
                        *(uint8_t *)uptr = 0xaa;
                    }
#endif
                }
            }
            else
            {
                while ((n = REMHEAD(&LRU))) {
                    u = (struct M68KTranslationUnit *)((intptr_t)n - __builtin_offsetof(struct M68KTranslationUnit, mt_LRUNode));
                    // kprintf("[LINEF] Removing unit %p\n", u);                
                    REMOVE(&u->mt_HashNode);
                    tlsf_free(jit_tlsf, u);
                }
                __m68k_state->JIT_UNIT_COUNT = 0;
                __m68k_state->JIT_CACHE_FREE = tlsf_get_free_size(jit_tlsf);
            }
            break;
    }

    return &icache_epilogue[0];
}

void trampoline_icache_invalidate(void);
void __attribute__((used)) __trampoline_icache_invalidate(void)
{
    __asm__ volatile(".globl trampoline_icache_invalidate\ntrampoline_icache_invalidate: bl invalidate_instruction_cache\n\tbr x0");
}

uint32_t EMIT_FPU(struct TranslatorContext *ctx)
{
    uint16_t opcode = cache_read_16(ICACHE, (uintptr_t)&ctx->tc_M68kCodePtr[0]);
    uint16_t opcode2 = cache_read_16(ICACHE, (uintptr_t)&ctx->tc_M68kCodePtr[1]);
    uint8_t ext_count = 1;
    uint32_t insn_consumed = 1;
    
    ctx->tc_M68kCodePtr++;

    /* FMOVECR reg */
    if (opcode == 0xf200 && (opcode2 & 0xfc00) == 0x5c00)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FMOVECR\n");
            shown = 1;
        }

        union {
            double d;
            uint64_t u64;
            uint16_t u16[4];
        } u;
        uint8_t fp_dst = (opcode2 >> 7) & 7;
        uint8_t offset = opcode2 & 0x7f;

        /* Alloc destination FP register for write */
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        /*
            Load pointer to constants into base register, then load the value from table into
            destination VFP register, finally skip the base address (which is not an ARM INSN)
        */
        if (offset == C_10P0) {
            EMIT(ctx, fmov_1(fp_dst));
        }
        else if (offset == C_ZERO) {
            EMIT(ctx, fmov_0(fp_dst));
        }
        else {
            u.u64 = (uintptr_t)constants;
            EMIT(ctx, 
                mov64_immed_u16(0, u.u16[3], 0),
                movk64_immed_u16(0, u.u16[2], 1),
                movk64_immed_u16(0, u.u16[1], 2),
                movk64_immed_u16(0, u.u16[0], 3),
                fldd_pimm(fp_dst, 0, offset)
            );
        }
        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            if (offset == C_ZERO)
            {
                EMIT(ctx, 
                    bic_immed(fpsr, fpsr, 4, 32 - FPSRB_NAN),
                    orr_immed(fpsr, fpsr, 1, 32 - FPSRB_Z)
                );
            }
            else if (offset < C_ZERO || offset >= C_LN2)
            {
                EMIT(ctx, bic_immed(fpsr, fpsr, 4, 32 - FPSRB_NAN));
            }
            else
            {
                EMIT(ctx, fcmpzd(fp_dst));
                EMIT_GetFPUFlags(ctx, fpsr);
            }
        }
    }
    /* FABS */
    else if ((opcode & 0xffc0) == 0xf200 && ((opcode2 & 0xa07f) == 0x0018 || (opcode2 & 0xa07b) == 0x0058))
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FABS\n");
            shown = 1;
        }

        val_FPIAR = (uintptr_t)&ctx->tc_M68kCodePtr[-1];

        uint8_t fp_src = 0xff;
        uint8_t fp_dst = (opcode2 >> 7) & 7;
        uint8_t precision = 0;

        if (opcode2 & 0x0040) {
            if (opcode2 & 0x0004)
                precision = 8;
            else
                precision = 4;
        }

        (void)precision;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        EMIT(ctx, fabsd(fp_dst, fp_src));

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }
    }
    /* FADD */
    else if ((opcode & 0xffc0) == 0xf200 && ((opcode2 & 0xa07f) == 0x0022 || (opcode2 & 0xa07b) == 0x0062))
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FADD\n");
            shown = 1;
        }

        uint8_t fp_src = 0xff;
        uint8_t fp_dst = (opcode2 >> 7) & 7;
        uint8_t precision = 0;

        if (opcode2 & 0x0040) {
            if (opcode2 & 0x0004)
                precision = 8;
            else
                precision = 4;
        }

        (void)precision;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegister(ctx, fp_dst);

        EMIT(ctx, faddd(fp_dst, fp_dst, fp_src));

        RA_SetDirtyFPURegister(ctx, fp_dst);

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }
    }
    /* FNOP as well as FBF.W to *any* target */
    else if (opcode == 0xf280)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FNOP\n");
            shown = 1;
        }
        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;
        EMIT_FlushPC(ctx);
    }
    /* FBcc */
    else if ((opcode & 0xff80) == 0xf280)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FBcc\n");
            shown = 1;
        }

        uint8_t fpsr = RA_GetFPSR(ctx);
        uint8_t predicate = opcode & 0x3f;
        uint8_t success_condition = 0;
        uint8_t tmp_cc = 0xff;
        uint32_t *tmpptr;

        /* Test predicate with masked signalling bit, operations are the same */
        switch (predicate & 0x0f)
        {
            case F_CC_EQ: /* Z == 0 */
                if (host_flags == FP_FLAGS)
                {
                    success_condition = A64_CC_EQ;
                }
                else
                {
                    EMIT(ctx, tst_immed(fpsr, 1, 31 & (32 - FPSRB_Z)));
                    success_condition = A64_CC_NE;
                }
                break;
            case F_CC_NE: /* Z == 1 */
                if (host_flags == FP_FLAGS)
                {
                    success_condition = A64_CC_NE;
                }
                else
                {
                    EMIT(ctx, tst_immed(fpsr, 1, 31 & (32 - FPSRB_Z)));
                    success_condition = A64_CC_EQ;
                }
                break;
            case F_CC_OGT: /* NAN == 0 && Z == 0 && N == 0 */
                if (host_flags == FP_FLAGS)
                {
                    success_condition = ARM_CC_GT;
                }
                else
                {
                    tmp_cc = RA_AllocARMRegister(ctx);
                    EMIT(ctx, 
                        mov_immed_u16(tmp_cc, (FPSR_Z | FPSR_N | FPSR_NAN) >> 16, 1),
                        tst_reg(fpsr, tmp_cc, LSL, 0)
                    );
                    success_condition = ARM_CC_EQ;
                }
                break;
            case F_CC_ULE: /* NAN == 1 || Z == 1 || N == 1 */
                tmp_cc = RA_AllocARMRegister(ctx);
                EMIT(ctx, 
                    mov_immed_u16(tmp_cc, (FPSR_Z | FPSR_N | FPSR_NAN) >> 16, 1),
                    tst_reg(fpsr, tmp_cc, LSL, 0)
                );
                success_condition = ARM_CC_NE;
                break;
            case F_CC_OGE: // Z == 1 || (N == 0 && NAN == 0)
                if (host_flags == FP_FLAGS)
                {
                    success_condition = A64_CC_GE;
                }
                else
                {
                    tmp_cc = RA_AllocARMRegister(ctx);
                    EMIT(ctx, 
                        tst_immed(fpsr, 1, 31 & (32 - FPSRB_Z)),
                        b_cc(A64_CC_NE, 4),
                        orr_reg(tmp_cc, fpsr, fpsr, LSL, 3), // N | NAN -> N (== 0 only if N=0 && NAN=0)
                        eor_immed(tmp_cc, tmp_cc, 1, 31 & (32 - FPSRB_N)), // !N -> N
                        tst_immed(tmp_cc, 1, 31 & (32 - FPSRB_N))
                    );
                    success_condition = A64_CC_NE;
                }
                break;
            case F_CC_ULT: // NAN == 1 || (N == 1 && Z == 0)
                tmp_cc = RA_AllocARMRegister(ctx);
                EMIT(ctx, 
                    tst_immed(fpsr, 1, 31 & (32 - FPSRB_NAN)),
                    b_cc(A64_CC_NE, 4),
                    eor_immed(tmp_cc, fpsr, 1, 31 & (32 - FPSRB_Z)), // Invert Z
                    and_reg(tmp_cc, tmp_cc, tmp_cc, LSL, 1), // !Z & N -> N
                    tst_immed(tmp_cc, 1, 31 & (32 - FPSRB_N))
                );
                success_condition = A64_CC_NE;
                break;
            case F_CC_OLT: // N == 1 && (NAN == 0 && Z == 0)
                if (host_flags == FP_FLAGS)
                {
                    success_condition = A64_CC_LT;
                }
                else
                {
                    tmp_cc = RA_AllocARMRegister(ctx);
                    EMIT(ctx, 
                        bic_immed(tmp_cc, fpsr, 1, 31 & (32 - FPSRB_I)),
                        orr_reg(tmp_cc, tmp_cc, tmp_cc, LSL, 2), // NAN | Z -> Z
                        eor_immed(tmp_cc, tmp_cc, 1, 31 & (32 - FPSRB_N)), // Invert N
                        tst_immed(tmp_cc, 2, 31 & (32 - FPSRB_Z)) // Test N==0 && Z == 0
                    );
                    success_condition = A64_CC_EQ;
                }
                break;
            case F_CC_UGE: // NAN == 1 || (Z == 1 || N == 0)
                tmp_cc = RA_AllocARMRegister(ctx);
                EMIT(ctx, 
                    eor_immed(tmp_cc, fpsr, 1, 31 & (32 - FPSRB_N)),
                    bic_immed(tmp_cc, tmp_cc, 1, 31 & (32 - FPSRB_I)),
                    tst_immed(tmp_cc, 4, 31 & (32 - FPSRB_NAN))
                );
                success_condition = A64_CC_NE;
                break;
            case F_CC_OLE: // Z == 1 || (N == 1 && NAN == 0)
                if (host_flags == FP_FLAGS)
                {
                    success_condition = A64_CC_LE;
                }
                else
                {
                    tmp_cc = RA_AllocARMRegister(ctx);
                    EMIT(ctx, 
                        tst_immed(fpsr, 1, 31 & (32 - FPSRB_Z)),
                        b_cc(A64_CC_NE, 4),
                        eor_immed(tmp_cc, fpsr, 1, 31 & (32 - FPSRB_NAN)), // Invert NAN
                        and_reg(tmp_cc, tmp_cc, tmp_cc, LSL, 3),   // !NAN & N -> N
                        tst_immed(tmp_cc, 1, 31 & (32 - FPSRB_N))
                    );
                    success_condition = A64_CC_NE;
                }
                break;
            case F_CC_UGT: // NAN == 1 || (N == 0 && Z == 0)
                tmp_cc = RA_AllocARMRegister(ctx);
                EMIT(ctx, 
                    tst_immed(fpsr, 1, 31 & (32 - FPSRB_NAN)),
                    b_cc(A64_CC_NE, 4),
                    orr_reg(tmp_cc, fpsr, fpsr, LSR, 1),
                    mvn_reg(tmp_cc, tmp_cc, LSL, 0), //eor_immed(tmp_cc, tmp_cc, 1, 31 & (32 - FPSRB_Z));
                    tst_immed(tmp_cc, 1, 31 & (32 - FPSRB_Z))
                );
                success_condition = A64_CC_NE;
                break;
            case F_CC_OGL:
                tmp_cc = RA_AllocARMRegister(ctx);
                EMIT(ctx, 
                    mov_immed_u16(tmp_cc, (FPSR_Z | FPSR_NAN) >> 16, 1),
                    tst_reg(fpsr, tmp_cc, LSL, 0)
                );
                success_condition = A64_CC_EQ;
                break;
            case F_CC_UEQ:
                tmp_cc = RA_AllocARMRegister(ctx);
                EMIT(ctx, 
                    mov_immed_u16(tmp_cc, (FPSR_Z | FPSR_NAN) >> 16, 1),
                    tst_reg(fpsr, tmp_cc, LSL, 0)
                );
                success_condition = A64_CC_NE;
                break;
            case F_CC_OR:
                if (host_flags == FP_FLAGS)
                {
                    success_condition = A64_CC_VC;
                }
                else
                {
                    EMIT(ctx, tst_immed(fpsr, 1, 31 & (32 - FPSRB_NAN)));
                    success_condition = A64_CC_EQ;
                }
                break;
            case F_CC_UN:
                if (host_flags == FP_FLAGS)
                {
                    success_condition = A64_CC_VS;
                }
                else
                {
                    EMIT(ctx, tst_immed(fpsr, 1, 31 & (32 - FPSRB_NAN)));
                    success_condition = A64_CC_NE;
                }
                break;
            case F_CC_F:    // This is NOP - handled one "if" before
                success_condition = A64_CC_NV;
                break;
            case F_CC_T:    // Unconditional branch to target
                success_condition = A64_CC_AL;
                break;
        }
        RA_FreeARMRegister(ctx, tmp_cc);

        int8_t local_pc_off = 2;

        EMIT_GetOffsetPC(ctx, &local_pc_off);
        EMIT_ResetOffsetPC(ctx);

        //uint8_t reg = RA_AllocARMRegister(ctx);

        intptr_t branch_target = (intptr_t)(ctx->tc_M68kCodePtr);
        intptr_t branch_offset = 0;

        /* use 16-bit offset */
        if ((opcode & 0x0040) == 0x0000)
        {
            branch_offset = (int16_t)cache_read_16(ICACHE, (uintptr_t)ctx->tc_M68kCodePtr++);
        }
        /* use 32-bit offset */
        else
        {
            uint16_t lo16, hi16;
            hi16 = cache_read_16(ICACHE, (uintptr_t)ctx->tc_M68kCodePtr++);
            lo16 = cache_read_16(ICACHE, (uintptr_t)ctx->tc_M68kCodePtr++);
            branch_offset = lo16 | (hi16 << 16);
        }

        branch_offset += local_pc_off;

        int take_branch = 0;

#if EMU68_DEF_BRANCH_AUTO
        /* Branch backward with distance up to EMU68_DEF_BRANCH_AUTO_RANGE bytes considered as taken */
        if(branch_offset - local_pc_off < 0)
            take_branch = 1;
        else
            take_branch = 0;
#else
#if EMU68_DEF_BRANCH_TAKEN
        take_branch = 1;
#else
        take_branch = 0;
#endif
#endif

        if (take_branch)
        {
            success_condition ^= 1;
        }

        /* Prepare fake jump on condition, assume def branch is taken */
        uint32_t fixup_type = FIXUP_BCC;
        EMIT(ctx, b_cc(success_condition, 1));
        tmpptr = ctx->tc_CodePtr - 1;

        branch_target += branch_offset - local_pc_off;

        /* Insert the branch non-taken case here */
        if (!take_branch)
        {
            intptr_t local_pc_off_16 = local_pc_off - 2;

            /* Adjust PC accordingly */
            if ((opcode & 0x0040) == 0x0000)
            {
                local_pc_off_16 += 4;
            }
            /* use 32-bit offset */
            else
            {
                local_pc_off_16 += 6;
            }

            if (local_pc_off_16 > 0 && local_pc_off_16 < 255)
                EMIT(ctx, add_immed(REG_PC, REG_PC, local_pc_off_16));
            else if (local_pc_off_16 > -256 && local_pc_off_16 < 0)
                EMIT(ctx, sub_immed(REG_PC, REG_PC, -local_pc_off_16));
            else if (local_pc_off_16 != 0) {
                EMIT(ctx, movw_immed_u16(0, local_pc_off_16));
                if ((local_pc_off_16 >> 16) & 0xffff)
                    EMIT(ctx, movt_immed_u16(0, local_pc_off_16 >> 16));
                EMIT(ctx, add_reg(REG_PC, REG_PC, 0, LSL, 0));
            }
        }
        else
        {
            if (branch_offset > 0 && branch_offset < 4096)
                EMIT(ctx, add_immed(REG_PC, REG_PC, branch_offset));
            else if (branch_offset > -4096 && branch_offset < 0)
                EMIT(ctx, sub_immed(REG_PC, REG_PC, -branch_offset));
            else if (branch_offset != 0) {
                EMIT(ctx, movw_immed_u16(0, branch_offset));
                if ((branch_offset >> 16) & 0xffff)
                    EMIT(ctx, movt_immed_u16(0, (branch_offset >> 16) & 0xffff));
                EMIT(ctx, add_reg(REG_PC, REG_PC, 0, LSL, 0));
            }

            ctx->tc_M68kCodePtr = (uint16_t *)branch_target;
        }

        /* Now insert the branch taken case - this will be treated as exit code */
        uint32_t *exit_code_start = ctx->tc_CodePtr;

        /* Insert the first case here */
        if (take_branch)
        {
            intptr_t local_pc_off_16 = local_pc_off - 2;

            /* Adjust PC accordingly */
            if ((opcode & 0x0040) == 0x0000)
            {
                local_pc_off_16 += 4;
            }
            /* use 32-bit offset */
            else
            {
                local_pc_off_16 += 6;
            }

            if (local_pc_off_16 > 0 && local_pc_off_16 < 255)
                EMIT(ctx, add_immed(REG_PC, REG_PC, local_pc_off_16));
            else if (local_pc_off_16 > -256 && local_pc_off_16 < 0)
                EMIT(ctx, sub_immed(REG_PC, REG_PC, -local_pc_off_16));
            else if (local_pc_off_16 != 0)
            {
                EMIT(ctx, movw_immed_u16(0, local_pc_off_16));
                if ((local_pc_off_16 >> 16) & 0xffff)
                    EMIT(ctx, movt_immed_u16(0, local_pc_off_16 >> 16));
                EMIT(ctx, add_reg(REG_PC, REG_PC, 0, LSL, 0));
            }
        }
        else
        {
            if (branch_offset > 0 && branch_offset < 4096)
                EMIT(ctx, add_immed(REG_PC, REG_PC, branch_offset));
            else if (branch_offset > -4096 && branch_offset < 0)
                EMIT(ctx, sub_immed(REG_PC, REG_PC, -branch_offset));
            else if (branch_offset != 0)
            {
                EMIT(ctx, movw_immed_u16(0, branch_offset));
                if ((branch_offset >> 16) & 0xffff)
                    EMIT(ctx, movt_immed_u16(0, (branch_offset >> 16) & 0xffff));
                EMIT(ctx, add_reg(REG_PC, REG_PC, 0, LSL, 0));
            }
        }
        /* Insert local exit */
        EMIT_LocalExit(ctx, 1);
        uint32_t *exit_code_end = ctx->tc_CodePtr;

        /* Insert fixup location */
        EMIT(ctx, 
            exit_code_end - tmpptr,
            fixup_type,
            exit_code_end - exit_code_start,
            INSN_TO_LE(MARKER_EXIT_BLOCK)
        );
        
        #if 0

        uint8_t pc_yes = RA_AllocARMRegister(ctx);
        uint8_t pc_no = RA_AllocARMRegister(ctx);

        if (branch_offset > 0 && branch_offset < 4096)
            EMIT(ctx, add_immed(pc_yes, REG_PC, branch_offset));
        else if (branch_offset > -4096 && branch_offset < 0)
            EMIT(ctx, sub_immed(pc_yes, REG_PC, -branch_offset));
        else if (branch_offset != 0) {
            EMIT(ctx, movw_immed_u16(reg, branch_offset));
            if ((branch_offset >> 16) & 0xffff)
                EMIT(ctx, movt_immed_u16(reg, (branch_offset >> 16) & 0xffff));
            EMIT(ctx, add_reg(pc_yes, REG_PC, reg, LSL, 0));
        }
        else { EMIT(ctx, mov_reg(pc_yes, REG_PC)); }

        branch_target += branch_offset - local_pc_off;

        int16_t local_pc_off_16 = local_pc_off - 2;

        /* Adjust PC accordingly */
        if ((opcode & 0x0040) == 0x0000)
        {
            local_pc_off_16 += 4;
        }
        /* use 32-bit offset */
        else
        {
            local_pc_off_16 += 6;
        }

        if (local_pc_off_16 > 0 && local_pc_off_16 < 255)
            EMIT(ctx, add_immed(pc_no, REG_PC, local_pc_off_16));
        else if (local_pc_off_16 > -256 && local_pc_off_16 < 0)
            EMIT(ctx, sub_immed(pc_no, REG_PC, -local_pc_off_16));
        else if (local_pc_off_16 != 0) {
            EMIT(ctx, movw_immed_u16(reg, local_pc_off_16));
            if ((local_pc_off_16 >> 16) & 0xffff)
                EMIT(ctx, movt_immed_u16(reg, local_pc_off_16 >> 16));
            EMIT(ctx, add_reg(pc_no, REG_PC, reg, LSL, 0));
        }
        EMIT(ctx, csel(REG_PC, pc_yes, pc_no, success_condition));
        RA_FreeARMRegister(ctx, pc_yes);
        RA_FreeARMRegister(ctx, pc_no);
        tmpptr = ctx->tc_CodePtr;
#if EMU68_DEF_BRANCH_AUTO
        if(
            branch_target < (intptr_t)ctx->tc_M68kCodePtr /*&&
            ((intptr_t)ctx->tc_M68kCodePtr - branch_target) < EMU68_DEF_BRANCH_AUTO_RANGE  */
        )
            EMIT(ctx, b_cc(success_condition, 1));
        else
            EMIT(ctx, b_cc(success_condition^1, 1));
#else
#if EMU68_DEF_BRANCH_TAKEN
        EMIT(ctx, b_cc(success_condition, 1));
#else
        EMIT(ctx, b_cc(success_condition^1, 1));
#endif
#endif

#if EMU68_DEF_BRANCH_AUTO
        if(
            branch_target < (intptr_t)ctx->tc_M68kCodePtr /*&&
            ((intptr_t)ctx->tc_M68kCodePtr - branch_target) < EMU68_DEF_BRANCH_AUTO_RANGE*/
        )
            ctx->tc_M68kCodePtr = (uint16_t *)branch_target;
#else
#if EMU68_DEF_BRANCH_TAKEN
        cx->tc_M68kCodePtr = (uint16_t *)branch_target;
#endif
#endif
        RA_FreeARMRegister(ctx, reg);
        EMIT(ctx, 
            (uint32_t)(uintptr_t)tmpptr,
            1,
            branch_target,
            INSN_TO_LE(0xfffffffe)
        );
        #endif
    }
    /* FCMP */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x0038)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FCMP\n");
            shown = 1;
        }

        uint8_t fp_src = 0xff;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegister(ctx, fp_dst);

        EMIT(ctx, fcmpd(fp_dst, fp_src));

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);
            EMIT_GetFPUFlags(ctx, fpsr);
        }
    }
    /* FDIV */
    else if ((opcode & 0xffc0) == 0xf200 && ((opcode2 & 0xa07f) == 0x0020 || (opcode2 & 0xa07b) == 0x0060))
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FDIV\n");
            shown = 1;
        }
        uint8_t fp_src = 0xff;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegister(ctx, fp_dst);

        EMIT(ctx, fdivd(fp_dst, fp_dst, fp_src));

        RA_SetDirtyFPURegister(ctx, fp_dst);

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }
    }
    /* FSGLDIV */
    else if ((opcode & 0xffc0) == 0xf200 && ((opcode2 & 0xa07f) == 0x0024))
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FSGLDIV\n");
            shown = 1;
        }
        uint8_t fp_src = 0xff;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegister(ctx, fp_dst);

        EMIT(ctx, 
            fdivd(fp_dst, fp_dst, fp_src),
            fcvtsd(fp_dst, fp_dst),
            fcvtds(fp_dst, fp_dst)
        );

        RA_SetDirtyFPURegister(ctx, fp_dst);

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }
    }
    /* FSINCOS */
    else if ((opcode & 0xffc0) == 0xf200 && ((opcode2 & 0xa078) == 0x0030))
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FSINCOS\n");
            shown = 1;
        }
        uint8_t fp_src = 0;
        uint8_t fp_dst_sin = (opcode2 >> 7) & 7;
        uint8_t fp_dst_cos = opcode2 & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst_sin = RA_MapFPURegisterForWrite(ctx, fp_dst_sin);
        fp_dst_cos = RA_MapFPURegisterForWrite(ctx, fp_dst_cos);

        union {
            uint64_t u64;
            uint16_t u16[4];
        } u;

        u.u64 = (uintptr_t)sincos;

        if (fp_src != 0) {
            EMIT(ctx, fcpyd(0, fp_src));
        }

        EMIT_SaveRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        EMIT(ctx, 
            mov64_immed_u16(0, u.u16[3], 0),
            movk64_immed_u16(0, u.u16[2], 1),
            movk64_immed_u16(0, u.u16[1], 2),
            movk64_immed_u16(0, u.u16[0], 3),

            blr(0),

            fcpyd(fp_dst_cos, 1),
            fcpyd(fp_dst_sin, 0)
        );

        EMIT_RestoreRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst_sin));
            EMIT_GetFPUFlags(ctx, fpsr);
        }

        EMIT(ctx, INSN_TO_LE(0xfffffff0));
    }
    /* FINT */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x0001)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FINT\n");
            shown = 1;
        }
        uint8_t fp_src = 0xff;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        EMIT(ctx, frint64x(fp_dst, fp_src));

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }
    }
    /* FGETEXP */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x001e)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FGETEXP\n");
            shown = 1;
        }
        uint8_t fp_src = 0xff;
        uint8_t fp_dst = (opcode2 >> 7) & 7;
        uint8_t tmp = RA_AllocARMRegister(ctx);

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        EMIT(ctx, 
            mov_simd_to_reg(tmp, fp_src, TS_D, 0),
            ror64(tmp, tmp, 52),
            and_immed(tmp, tmp, 11, 0),
            sub_immed(tmp, tmp, 0x3ff),
            scvtf_32toD(fp_dst, tmp)
        );

        RA_FreeFPURegister(ctx, fp_src);
        RA_FreeARMRegister(ctx, tmp);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }
    }
    /* FGETMAN */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x001f)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FGETMAN\n");
            shown = 1;
        }
        uint8_t fp_src = 0xff;
        uint8_t fp_dst = (opcode2 >> 7) & 7;
        uint8_t tmp = RA_AllocARMRegister(ctx);

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        EMIT(ctx, 
            mov_simd_to_reg(tmp, fp_src, TS_D, 0),
            bic64_immed(tmp, tmp, 11, 12, 1),
            orr64_immed(tmp, tmp, 10, 12, 1),
            mov_reg_to_simd(fp_dst, TS_D, 0, tmp)
        );

        RA_FreeFPURegister(ctx, fp_src);
        RA_FreeARMRegister(ctx, tmp);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }
    }
    /* FINTRZ */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x0003)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FINTRZ\n");
            shown = 1;
        }
        uint8_t fp_src = 0xff;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        EMIT(ctx, frint64z(fp_dst, fp_src));

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }
    }
    /* FSCALE */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x0026)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FSCALE\n");
            shown = 1;
        }
        uint8_t int_src = 0xff;
        uint8_t fp_src = 0xff;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        switch ((opcode2 >> 10) & 7)
        {
            case 0:
                fp_src = RA_AllocFPURegister(ctx);
                EMIT_LoadFromEffectiveAddress(ctx, 4, &int_src, opcode & 0x3f, &ext_count, 0, NULL);
                break;
            case 4:
                fp_src = RA_AllocFPURegister(ctx);
                EMIT_LoadFromEffectiveAddress(ctx, 0x80 | 2, &int_src, opcode & 0x3f, &ext_count, 0, NULL);
                break;
            case 6:
                fp_src = RA_AllocFPURegister(ctx);
                EMIT_LoadFromEffectiveAddress(ctx, 0x80 | 1, &int_src, opcode & 0x3f, &ext_count, 0, NULL);
                break;
            default:
                int_src = RA_AllocARMRegister(ctx);
                FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
                EMIT(ctx, fcvtzs_Dto32(int_src, fp_src));
                break;
        }
      
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        EMIT(ctx, 
            add_immed(int_src, int_src, 0x3ff),
            lsl64(int_src, int_src, 52),
            bic64_immed(int_src, int_src, 1, 1, 1),
            mov_reg_to_simd(fp_src, TS_D, 0, int_src),
            fmuld(fp_dst, fp_dst, fp_src)
        );

        RA_FreeARMRegister(ctx, int_src);
        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }
    }
    /* FLOGN */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x0014)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FLOGN\n");
            shown = 1;
        }
        uint8_t fp_src = 0;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        union {
            uint64_t u64;
            uint16_t u16[4];
        } u;

        u.u64 = (uintptr_t)log;

        if (fp_src != 0) {
            EMIT(ctx, fcpyd(0, fp_src));
        }

        EMIT_SaveRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        EMIT(ctx, 
            mov64_immed_u16(0, u.u16[3], 0),
            movk64_immed_u16(0, u.u16[2], 1),
            movk64_immed_u16(0, u.u16[1], 2),
            movk64_immed_u16(0, u.u16[0], 3),

            blr(0),

            fcpyd(fp_dst, 0)
        );

        EMIT_RestoreRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }

        EMIT(ctx, INSN_TO_LE(0xfffffff0));
    }
    /* FREM */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x0025)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FREM\n");
            shown = 1;
        }

        uint8_t fp_src = 1;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        EMIT(ctx, fcpyd(0, fp_dst));

        union {
            uint64_t u64;
            uint16_t u16[4];
        } u;

        u.u64 = (uintptr_t)remquo;

        if (fp_src != 1) {
            EMIT(ctx, fcpyd(1, fp_src));
        }

        EMIT_SaveRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        EMIT(ctx, 
            mov64_immed_u16(0, u.u16[3], 0),
            movk64_immed_u16(0, u.u16[2], 1),
            movk64_immed_u16(0, u.u16[1], 2),
            movk64_immed_u16(0, u.u16[0], 3),

            blr(0),

            // Clear V0
            fmov_0(0),
            // The result of remquo is not in FPU regiser, but rather integer. Put it into destination now
            mov_reg_to_simd(fp_dst, TS_D, 0, 0),
            // Put quotient byte to the v0 first, before restoring register frame
            mov_reg_to_simd(0, TS_B, 2, 1)
        );

        EMIT_RestoreRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        uint8_t fpsr = RA_ModifyFPSR(ctx);
        EMIT(ctx, bic_immed(fpsr, fpsr, 8, 16));

        // Once frame is resotred, get quotient byte and put it into FPSR
        uint8_t tmp_quot = RA_AllocARMRegister(ctx);
        EMIT(ctx, 
            mov_simd_to_reg(tmp_quot, 0, TS_S, 0),
            orr_reg(fpsr, fpsr, tmp_quot, LSL, 0)
        );
        RA_FreeARMRegister(ctx, tmp_quot);

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }

        EMIT(ctx, INSN_TO_LE(0xfffffff0));
    }
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x0021)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FMOD\n");
            shown = 1;
        }

        uint8_t fp_src = 0xff;
        uint8_t fp_dst = (opcode2 >> 7) & 7;
        uint8_t tmp = RA_AllocARMRegister(ctx);

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        EMIT(ctx, 
            /* Compute FPn / Source */
            fdivd(0, fp_dst, fp_src),
            /* Round to zero the result -> N */
            frint64z(0, 0),
            /* And store for later */
            fcvtzs_Dto64(tmp, 0),
            /* Get Source * N */
            fmuld(1, 0, fp_src),
            /* Calculate reminder */
            fsubd(fp_dst, fp_dst, 1),
            /* Test sign of result */
            fcmpzd(0),
            bic_immed(1, 0, 25, 25),
            orr_immed(0, 0, 25, 25),
            csel(0, 1, 0, A64_CC_PL)
        );

        uint8_t fpsr = RA_ModifyFPSR(ctx);
        EMIT(ctx, bfi(fpsr, 0, 16, 8));

        RA_FreeFPURegister(ctx, fp_src);
        RA_FreeARMRegister(ctx, tmp);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }
    }
    /* FLOGNP1 */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x0006)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FLOGNP1\n");
            shown = 1;
        }
        uint8_t fp_src = 0;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        union {
            uint64_t u64;
            uint16_t u16[4];
        } u;

        u.u64 = (uintptr_t)log1p;

        if (fp_src != 0) {
            EMIT(ctx, fcpyd(0, fp_src));
        }

        EMIT_SaveRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        EMIT(ctx, 
            mov64_immed_u16(0, u.u16[3], 0),
            movk64_immed_u16(0, u.u16[2], 1),
            movk64_immed_u16(0, u.u16[1], 2),
            movk64_immed_u16(0, u.u16[0], 3),

            blr(0),

            fcpyd(fp_dst, 0)
        );

        EMIT_RestoreRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }

        EMIT(ctx, INSN_TO_LE(0xfffffff0));
    }
    /* FLOG10 */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x0015)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FLOG10\n");
            shown = 1;
        }
        uint8_t fp_src = 0;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        union {
            uint64_t u64;
            uint16_t u16[4];
        } u;

        u.u64 = (uintptr_t)log10;

        if (fp_src != 0) {
            EMIT(ctx, fcpyd(0, fp_src));
        }

        EMIT_SaveRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        EMIT(ctx, 
            mov64_immed_u16(0, u.u16[3], 0),
            movk64_immed_u16(0, u.u16[2], 1),
            movk64_immed_u16(0, u.u16[1], 2),
            movk64_immed_u16(0, u.u16[0], 3),

            blr(0),

            fcpyd(fp_dst, 0)
        );

        EMIT_RestoreRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }

        EMIT(ctx, INSN_TO_LE(0xfffffff0));
    }
    /* FLOG2 */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x0016)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FLOG2\n");
            shown = 1;
        }
        uint8_t fp_src = 0;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        union {
            uint64_t u64;
            uint16_t u16[4];
        } u;

        u.u64 = (uintptr_t)log2;

        if (fp_src != 0) {
            EMIT(ctx, fcpyd(0, fp_src));
        }

        EMIT_SaveRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        EMIT(ctx, 
            mov64_immed_u16(0, u.u16[3], 0),
            movk64_immed_u16(0, u.u16[2], 1),
            movk64_immed_u16(0, u.u16[1], 2),
            movk64_immed_u16(0, u.u16[0], 3),

            blr(0),

            fcpyd(fp_dst, 0)
        );

        EMIT_RestoreRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }

        EMIT(ctx, INSN_TO_LE(0xfffffff0));
    }
    /* FETOX */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x0010)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FETOX\n");
            shown = 1;
        }
        uint8_t fp_src = 0;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        union {
            uint64_t u64;
            uint16_t u16[4];
        } u;

        u.u64 = (uintptr_t)exp;

        if (fp_src != 0) {
            EMIT(ctx, fcpyd(0, fp_src));
        }

        EMIT_SaveRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        EMIT(ctx, 
            mov64_immed_u16(0, u.u16[3], 0),
            movk64_immed_u16(0, u.u16[2], 1),
            movk64_immed_u16(0, u.u16[1], 2),
            movk64_immed_u16(0, u.u16[0], 3),

            blr(0),

            fcpyd(fp_dst, 0)
        );

        EMIT_RestoreRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }

        EMIT(ctx, INSN_TO_LE(0xfffffff0));
    }
    /* FETOXM1 */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x0008)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FETOXM1\n");
            shown = 1;
        }
        uint8_t fp_src = 0;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        union {
            uint64_t u64;
            uint16_t u16[4];
        } u;

        u.u64 = (uintptr_t)expm1;

        if (fp_src != 0) {
            EMIT(ctx, fcpyd(0, fp_src));
        }

        EMIT_SaveRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        EMIT(ctx, 
            mov64_immed_u16(0, u.u16[3], 0),
            movk64_immed_u16(0, u.u16[2], 1),
            movk64_immed_u16(0, u.u16[1], 2),
            movk64_immed_u16(0, u.u16[0], 3),

            blr(0),

            fcpyd(fp_dst, 0)
        );

        EMIT_RestoreRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }

        EMIT(ctx, INSN_TO_LE(0xfffffff0));
    }
    /* FSINH */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x0002)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FSINH\n");
            shown = 1;
        }
        uint8_t fp_src = 0;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        union {
            uint64_t u64;
            uint16_t u16[4];
        } u;

        u.u64 = (uintptr_t)sinh;

        if (fp_src != 0) {
            EMIT(ctx, fcpyd(0, fp_src));
        }

        EMIT_SaveRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        EMIT(ctx, 
            mov64_immed_u16(0, u.u16[3], 0),
            movk64_immed_u16(0, u.u16[2], 1),
            movk64_immed_u16(0, u.u16[1], 2),
            movk64_immed_u16(0, u.u16[0], 3),

            blr(0),

            fcpyd(fp_dst, 0)
        );

        EMIT_RestoreRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }

        EMIT(ctx, INSN_TO_LE(0xfffffff0));
    }
    /* FCOSH */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x0019)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FCOSH\n");
            shown = 1;
        }
        uint8_t fp_src = 0;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        union {
            uint64_t u64;
            uint16_t u16[4];
        } u;

        u.u64 = (uintptr_t)cosh;

        if (fp_src != 0) {
            EMIT(ctx, fcpyd(0, fp_src));
        }

        EMIT_SaveRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        EMIT(ctx, 
            mov64_immed_u16(0, u.u16[3], 0),
            movk64_immed_u16(0, u.u16[2], 1),
            movk64_immed_u16(0, u.u16[1], 2),
            movk64_immed_u16(0, u.u16[0], 3),

            blr(0),

            fcpyd(fp_dst, 0)
        );

        EMIT_RestoreRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }

        EMIT(ctx, INSN_TO_LE(0xfffffff0));
    }
    /* FATAN */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x000a)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FATAN\n");
            shown = 1;
        }
        uint8_t fp_src = 0;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        union {
            uint64_t u64;
            uint16_t u16[4];
        } u;

        u.u64 = (uintptr_t)atan;

        if (fp_src != 0) {
            EMIT(ctx, fcpyd(0, fp_src));
        }

        EMIT_SaveRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        EMIT(ctx, 
            mov64_immed_u16(0, u.u16[3], 0),
            movk64_immed_u16(0, u.u16[2], 1),
            movk64_immed_u16(0, u.u16[1], 2),
            movk64_immed_u16(0, u.u16[0], 3),

            blr(0),

            fcpyd(fp_dst, 0)
        );

        EMIT_RestoreRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }

        EMIT(ctx, INSN_TO_LE(0xfffffff0));
    }
    /* FATANH */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x000d)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FATANH\n");
            shown = 1;
        }
        uint8_t fp_src = 0;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        union {
            uint64_t u64;
            uint16_t u16[4];
        } u;

        u.u64 = (uintptr_t)atanh;

        if (fp_src != 0) {
            EMIT(ctx, fcpyd(0, fp_src));
        }

        EMIT_SaveRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        EMIT(ctx, 
            mov64_immed_u16(0, u.u16[3], 0),
            movk64_immed_u16(0, u.u16[2], 1),
            movk64_immed_u16(0, u.u16[1], 2),
            movk64_immed_u16(0, u.u16[0], 3),

            blr(0),

            fcpyd(fp_dst, 0)
        );

        EMIT_RestoreRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }

        EMIT(ctx, INSN_TO_LE(0xfffffff0));
    }
    /* FACOS */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x001c)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FACOS\n");
            shown = 1;
        }
        uint8_t fp_src = 0;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        union {
            uint64_t u64;
            uint16_t u16[4];
        } u;

        u.u64 = (uintptr_t)acos;

        if (fp_src != 0) {
            EMIT(ctx, fcpyd(0, fp_src));
        }

        EMIT_SaveRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        EMIT(ctx, 
            mov64_immed_u16(0, u.u16[3], 0),
            movk64_immed_u16(0, u.u16[2], 1),
            movk64_immed_u16(0, u.u16[1], 2),
            movk64_immed_u16(0, u.u16[0], 3),

            blr(0),

            fcpyd(fp_dst, 0)
        );

        EMIT_RestoreRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }

        EMIT(ctx, INSN_TO_LE(0xfffffff0));
    }
    /* FASIN */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x000c)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FASIN\n");
            shown = 1;
        }
        uint8_t fp_src = 0;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        union {
            uint64_t u64;
            uint16_t u16[4];
        } u;

        u.u64 = (uintptr_t)asin;

        if (fp_src != 0) {
            EMIT(ctx, fcpyd(0, fp_src));
        }

        EMIT_SaveRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        EMIT(ctx, 
            mov64_immed_u16(0, u.u16[3], 0),
            movk64_immed_u16(0, u.u16[2], 1),
            movk64_immed_u16(0, u.u16[1], 2),
            movk64_immed_u16(0, u.u16[0], 3),

            blr(0),

            fcpyd(fp_dst, 0)
        );

        EMIT_RestoreRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }

        EMIT(ctx, INSN_TO_LE(0xfffffff0));
    }
    /* FTAN */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x000f)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FATAN\n");
            shown = 1;
        }
        uint8_t fp_src = 0;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        union {
            uint64_t u64;
            uint16_t u16[4];
        } u;

        u.u64 = (uintptr_t)tan;

        if (fp_src != 0) {
            EMIT(ctx, fcpyd(0, fp_src));
        }

        EMIT_SaveRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        EMIT(ctx, 
            mov64_immed_u16(0, u.u16[3], 0),
            movk64_immed_u16(0, u.u16[2], 1),
            movk64_immed_u16(0, u.u16[1], 2),
            movk64_immed_u16(0, u.u16[0], 3),

            blr(0),

            fcpyd(fp_dst, 0)
        );

        EMIT_RestoreRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }

        EMIT(ctx, INSN_TO_LE(0xfffffff0));
    }
    /* FTANH */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x0009)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FTANH\n");
            shown = 1;
        }
        uint8_t fp_src = 0;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        union {
            uint64_t u64;
            uint16_t u16[4];
        } u;

        u.u64 = (uintptr_t)tanh;

        if (fp_src != 0) {
            EMIT(ctx, fcpyd(0, fp_src));
        }

        EMIT_SaveRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        EMIT(ctx, 
            mov64_immed_u16(0, u.u16[3], 0),
            movk64_immed_u16(0, u.u16[2], 1),
            movk64_immed_u16(0, u.u16[1], 2),
            movk64_immed_u16(0, u.u16[0], 3),

            blr(0),

            fcpyd(fp_dst, 0)
        );

        EMIT_RestoreRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }

        EMIT(ctx, INSN_TO_LE(0xfffffff0));
    }
    /* FTENTOX */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x0012)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FTENTOX\n");
            shown = 1;
        }
        uint8_t fp_src = 0;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        union {
            uint64_t u64;
            uint16_t u16[4];
        } u;

        u.u64 = (uintptr_t)exp10;

        if (fp_src != 0) {
            EMIT(ctx, fcpyd(0, fp_src));
        }

        EMIT_SaveRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);
        
        EMIT(ctx, 
            mov64_immed_u16(0, u.u16[3], 0),
            movk64_immed_u16(0, u.u16[2], 1),
            movk64_immed_u16(0, u.u16[1], 2),
            movk64_immed_u16(0, u.u16[0], 3),

            blr(0),

            fcpyd(fp_dst, 0)
        );

        EMIT_RestoreRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }

        EMIT(ctx, INSN_TO_LE(0xfffffff0));
    }
    /* FTWOTOX */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x0011)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FTWOTOX\n");
            shown = 1;
        }
        uint8_t fp_src = 0;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        union {
            uint64_t u64;
            uint16_t u16[4];
        } u;

        u.u64 = (uintptr_t)exp2;

        if (fp_src != 0) {
            EMIT(ctx, fcpyd(0, fp_src));
        }

        EMIT_SaveRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        EMIT(ctx, 
            mov64_immed_u16(0, u.u16[3], 0),
            movk64_immed_u16(0, u.u16[2], 1),
            movk64_immed_u16(0, u.u16[1], 2),
            movk64_immed_u16(0, u.u16[0], 3),

            blr(0),

            fcpyd(fp_dst, 0)
        );

        EMIT_RestoreRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }

        EMIT(ctx, INSN_TO_LE(0xfffffff0));
    }
    /* FMOVE to REG */
    else if ((opcode & 0xffc0) == 0xf200 && ((opcode2 & 0xa07f) == 0x0000 || (opcode2 & 0xa07b) == 0x0040))
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FMOVE to REG\n");
            shown = 1;
        }
        uint8_t fp_src = 0xff;
        uint8_t fp_dst = (opcode2 >> 7) & 7;
        uint8_t precision = 0;

        if (opcode2 & 0x0040) {
            if (opcode2 & 0x0004)
                precision = 8;
            else
                precision = 4;
        }

        (void)precision;

        if ((opcode2 & 0x4000) == 0)
        {
            fp_src = RA_MapFPURegister(ctx, (opcode2 >> 10) & 7);
            fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);
            EMIT(ctx, fcpyd(fp_dst, fp_src));
        }
        else
        {
            fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);
            FPU_FetchData(ctx, &fp_dst, opcode, opcode2, &ext_count, 0);
        }

        if (precision == 4)
        {
            // FSMOVE (Needed by e.g. https://www.pouet.net/prod.php?which=74668)
            EMIT(ctx, 
                fcvtsd(fp_dst, fp_dst),
                fcvtds(fp_dst, fp_dst)
            );
        }

        RA_FreeFPURegister(ctx, fp_src);
        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }
    }
    /* FMOVE to MEM */
    else if ((opcode & 0xffc0) == 0xf200 && ((opcode2 & 0xe07f) == 0x6000 || (opcode2 & 0xfc00) == 0x6c00 || (opcode2 & 0xfc0f) == 0x7c00))
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FMOVE to MEM\n");
            shown = 1;
        }
        uint8_t fp_src = (opcode2 >> 7) & 7;
        fp_src = RA_MapFPURegister(ctx, fp_src);
        FPU_StoreData(ctx, fp_src, opcode, opcode2, &ext_count);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;
    }
    /* FMOVE from special */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xe3ff) == 0xa000)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FMOVE from SPECIAL\n");
            shown = 1;
        }
        uint8_t reg = 0xff;
        uint8_t dst = 0xff;

        // Handle move to Dn
        if ((opcode & 0x38) == 0)
        {
            uint8_t dst = RA_MapM68kRegisterForWrite(ctx, opcode & 7);

            switch (opcode2 & 0x1c00)
            {
                case 0x1000:    /* FPCR */
                    reg = RA_GetFPCR(ctx);
                    EMIT(ctx, mov_reg(dst, reg));
                    reg = 0xff;
                    break;
                case 0x0800:    /* FPSR */
                    reg = RA_GetFPSR(ctx);
                    EMIT(ctx, mov_reg(dst, reg));
                    reg = 0xff;
                    break;
            }
        }
        // Handle move from An
        else if ((opcode & 0x38) == 0x8)
        {
            uint8_t dst = RA_MapM68kRegisterForWrite(ctx, 8 + (opcode & 7));

            switch (opcode2 & 0x1c00)
            {
                case 0x0400:    /* FPIAR */
                    if (val_FPIAR != 0xffffffff) {
                        EMIT(ctx, 
                            mov_immed_u16(dst, val_FPIAR & 0xffff, 0),
                            movk_immed_u16(dst, val_FPIAR >> 16, 1)
                        );
                    }
                    else {
                        EMIT(ctx, mov_simd_to_reg(dst, 29, TS_S, 1));
                    }
                    break;
            }
        }
        // Handle all other cases
        else
        {
            int regnum = 0;
            int offset = 0;

            if ((opcode & 0x38) == 0x20 || (opcode & 0x38) == 0x18) {
                EMIT_LoadFromEffectiveAddress(ctx, 0, &dst, opcode & 0x3f, &ext_count, 0, NULL);
                RA_SetDirtyM68kRegister(ctx, 8 + (opcode & 7));
            }
            else
                EMIT_LoadFromEffectiveAddress(ctx, 0, &dst, opcode & 0x3f, &ext_count, 1, NULL);

            if (opcode2 & 0x0400) regnum++;
            if (opcode2 & 0x0800) regnum++;
            if (opcode2 & 0x1000) regnum++;

            // In predecrement mode reserve whole space first
            if ((opcode & 0x38) == 0x20)
            {
                EMIT(ctx, sub_immed(dst, dst, 4 * regnum));
            }

            if (opcode2 & 0x1000)
            {
                reg = RA_GetFPCR(ctx);
                
                EMIT(ctx, str_offset(dst, reg, offset));
                offset += 4;
            }

            if (opcode2 & 0x0800)
            {
                reg = RA_GetFPSR(ctx);
                EMIT(ctx, str_offset(dst, reg, offset));
                offset += 4;
            }

            if (opcode2 & 0x0400)
            {
                reg = RA_AllocARMRegister(ctx);
                if (val_FPIAR != 0xffffffff) {
                    EMIT(ctx, 
                        mov_immed_u16(reg, val_FPIAR & 0xffff, 0),
                        movk_immed_u16(reg, val_FPIAR >> 16, 1)
                    );
                }
                else {
                    EMIT(ctx, mov_simd_to_reg(reg, 29, TS_S, 1));
                }
                EMIT(ctx, str_offset(dst, reg, offset));
                RA_FreeARMRegister(ctx, reg);
                reg = 0xff;
            }

            // In postincrement mode adjust the value now
            if ((opcode & 0x38) == 0x18)
            {
                EMIT(ctx, add_immed(dst, dst, 4 * regnum));
            }

            RA_FreeARMRegister(ctx, dst);
        }

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;
    }
    /* FMOVE to special */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xe3ff) == 0x8000)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FMOVE to SPECIAL\n");
            shown = 1;
        }
        uint8_t src = 0xff;
        uint8_t tmp = 0xff;
        uint8_t reg = 0xff;

        // Handle move from Dn
        if ((opcode & 0x38) == 0)
        {
            EMIT_LoadFromEffectiveAddress(ctx, 4, &src, opcode & 0x3f, &ext_count, 1, NULL);
            switch (opcode2 & 0x1c00)
            {
                case 0x1000:    /* FPCR */
                    tmp = RA_AllocARMRegister(ctx);
                    reg = RA_ModifyFPCR(ctx);
                    EMIT(ctx, mov_reg(reg, src));
                    {
                        uint8_t round = RA_AllocARMRegister(ctx);

                        EMIT(ctx, 
                            get_fpcr(tmp),
                            ubfx(round, reg, 4, 2),
                            neg_reg(round, round, LSL, 0),
                            add_immed(round, round, 4),
                            bfi(tmp, round, 22, 2),
                            set_fpcr(tmp)
                        );

                        RA_FreeARMRegister(ctx, round);
                    }
                    break;
                case 0x0800:    /* FPSR */
                    reg = RA_ModifyFPSR(ctx);
                    EMIT(ctx, mov_reg(reg, src));
                    break;
            }
        }
        // Handle move from An
        else if ((opcode & 0x38) == 0x8)
        {
            EMIT_LoadFromEffectiveAddress(ctx, 4, &src, opcode & 0x3f, &ext_count, 1, NULL);
            switch (opcode2 & 0x1c00)
            {
                case 0x0400:    /* FPIAR */
                    val_FPIAR = 0xffffffff;
                    EMIT(ctx, mov_reg_to_simd(29, TS_S, 1, src));
                    break;
            }
        }
        // Handle all other cases
        else
        {
            tmp = RA_AllocARMRegister(ctx);
            int regnum = 0;
            int offset = 0;

            if ((opcode & 0x38) == 0x20 || (opcode & 0x38) == 0x18) {
                EMIT_LoadFromEffectiveAddress(ctx, 0, &src, opcode & 0x3f, &ext_count, 0, NULL);
                RA_SetDirtyM68kRegister(ctx, 8 + (opcode & 7));
            }
            else
                EMIT_LoadFromEffectiveAddress(ctx, 0, &src, opcode & 0x3f, &ext_count, 1, NULL);

            if (opcode2 & 0x0400) regnum++;
            if (opcode2 & 0x0800) regnum++;
            if (opcode2 & 0x1000) regnum++;

            /* For immediate mode advance the ext_count accordingly */
            if ((opcode & 0x3f) == 0x3c)
            {
                ext_count += 2*regnum;
            }

            // In predecrement mode reserve whole space first
            if ((opcode & 0x38) == 0x20)
            {
                EMIT(ctx, sub_immed(src, src, 4 * regnum));
            }

            if (opcode2 & 0x1000)
            {
                uint8_t round = RA_AllocARMRegister(ctx);
                reg = RA_ModifyFPCR(ctx);
                
                EMIT(ctx, 
                    ldr_offset(src, tmp, offset),
                    mov_reg(reg, tmp),

                    get_fpcr(tmp),
                    ubfx(round, reg, 4, 2),
                    neg_reg(round, round, LSL, 0),
                    add_immed(round, round, 4),
                    bfi(tmp, round, 22, 2),
                    set_fpcr(tmp)
                );

                RA_FreeARMRegister(ctx, round);

                offset += 4;
            }

            if (opcode2 & 0x0800)
            {
                reg = RA_ModifyFPSR(ctx);
                EMIT(ctx, 
                    ldr_offset(src, tmp, offset),
                    mov_reg(reg, tmp)
                );
                offset += 4;
            }

            if (opcode2 & 0x0400)
            {
                val_FPIAR = 0xffffffff;
                EMIT(ctx, 
                    ldr_offset(src, tmp, offset),
                    mov_reg_to_simd(29, TS_S, 1, tmp)
                );
            }

            // In postincrement mode adjust the value now
            if ((opcode & 0x38) == 0x18)
            {
                EMIT(ctx, add_immed(src, src, 4 * regnum));
            }
        }

        RA_FreeARMRegister(ctx, src);
        RA_FreeARMRegister(ctx, tmp);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;
    }
    /* FMOVEM */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xc700) == 0xc000)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FMOVEM\n");
            shown = 1;
        }
        char dir = (opcode2 >> 13) & 1;
        uint8_t base_reg = 0xff;

        if (dir) { /* FPn to memory */
            uint8_t mode = (opcode & 0x0038) >> 3;

            if (mode == 4 || mode == 3)
                EMIT_LoadFromEffectiveAddress(ctx, 0, &base_reg, opcode & 0x3f, &ext_count, 0, NULL);
            else
                EMIT_LoadFromEffectiveAddress(ctx, 0, &base_reg, opcode & 0x3f, &ext_count, 1, NULL);

            /* Pre index? Note - dynamic mode not supported yet! using double mode instead of extended! */
            if (mode == 4) {
                
                int size = 0;
                int cnt = 0;
                for (int i=0; i < 8; i++)
                    if ((opcode2 & (1 << i)))
                        size++;
                EMIT(ctx, sub_immed(base_reg, base_reg, 12*size));

                get_Save96(ctx);
                EMIT(ctx, str64_offset_preindex(31, 30, -16));

                for (int i=0; i < 8; i++) {
                    if ((opcode2 & (1 << i)) != 0) {
                        uint8_t fp_reg = RA_MapFPURegister(ctx, i);
                        //EMIT(ctx, sub_immed(base_reg, base_reg, 12);

                        EMIT(ctx, 
                            add_immed(1, base_reg, 12*cnt),
                            mov_simd_to_reg(0, fp_reg, TS_D, 0),
                            blr(reg_Save96)
                        );
                        //ptr = EMIT_Store96bitFP(ctx, fp_reg, base_reg, 12*cnt++);
                        //EMIT(ctx, fstd(fp_reg, base_reg, 12*cnt++);

                        cnt++;
                        RA_FreeFPURegister(ctx, fp_reg);
                    }
                }
                EMIT(ctx, ldr64_offset_postindex(31, 30, 16));
                RA_SetDirtyM68kRegister(ctx, 8 + (opcode & 7));
            } else if (mode == 3) {
                kprintf("[JIT] Unsupported FMOVEM operation (REG to MEM postindex)\n");
            } else {
                get_Save96(ctx);
                EMIT(ctx, str64_offset_preindex(31, 30, -16));

                int cnt = 0;
                for (int i=0; i < 8; i++) {
                    if ((opcode2 & (0x80 >> i)) != 0) {
                        uint8_t fp_reg = RA_MapFPURegister(ctx, i);

                        EMIT(ctx, 
                            add_immed(1, base_reg, 12*cnt),
                            mov_simd_to_reg(0, fp_reg, TS_D, 0),
                            blr(reg_Save96)
                        );

                        //ptr = EMIT_Store96bitFP(ctx, fp_reg, base_reg, 12*cnt);
                        //EMIT(ctx, fstd(fp_reg, base_reg, cnt*12);
                        cnt++;
                        RA_FreeFPURegister(ctx, fp_reg);
                    }
                }

                EMIT(ctx, ldr64_offset_postindex(31, 30, 16));
            }
        } else { /* memory to FPn */
            uint8_t mode = (opcode & 0x0038) >> 3;

            if (mode == 4 || mode == 3)
                EMIT_LoadFromEffectiveAddress(ctx, 0, &base_reg, opcode & 0x3f, &ext_count, 0, NULL);
            else
                EMIT_LoadFromEffectiveAddress(ctx, 0, &base_reg, opcode & 0x3f, &ext_count, 1, NULL);

            /* Post index? Note - dynamic mode not supported yet! using double mode instead of extended! */
            if (mode == 3) {
                get_Load96(ctx);
                EMIT(ctx, str64_offset_preindex(31, 30, -16));

                int cnt = 0;
                for (int i=0; i < 8; i++) {
                    if ((opcode2 & (0x80 >> i)) != 0) {
                        uint8_t fp_reg = RA_MapFPURegisterForWrite(ctx, i);

                        EMIT(ctx, 
                            add_immed(1, base_reg, 12*cnt),
                            blr(reg_Load96),
                            mov_reg_to_simd(fp_reg, TS_D, 0, 0)
                        );

                        //ptr = EMIT_Load96bitFP(ctx, fp_reg, base_reg, 12*cnt++);
                        //EMIT(ctx, fldd(fp_reg, base_reg, 12*cnt++);
                        //EMIT(ctx, add_immed(base_reg, base_reg, 12);
                        RA_FreeFPURegister(ctx, fp_reg);
                        cnt++;
                    }
                }

                EMIT(ctx, 
                    ldr64_offset_postindex(31, 30, 16),
                    add_immed(base_reg, base_reg, 12*cnt)
                );
                RA_SetDirtyM68kRegister(ctx, 8 + (opcode & 7));
            } else if (mode == 4) {
                kprintf("[JIT] Unsupported FMOVEM operation (REG to MEM preindex)\n");
            } else {
                get_Load96(ctx);
                EMIT(ctx, str64_offset_preindex(31, 30, -16));

                int cnt = 0;
                for (int i=0; i < 8; i++) {
                    if ((opcode2 & (0x80 >> i)) != 0) {
                        uint8_t fp_reg = RA_MapFPURegisterForWrite(ctx, i);

                        EMIT(ctx, 
                            add_immed(1, base_reg, 12*cnt),
                            blr(reg_Load96),
                            mov_reg_to_simd(fp_reg, TS_D, 0, 0)
                        );
                        //ptr = EMIT_Load96bitFP(ctx, fp_reg, base_reg, 12*cnt);
                        //EMIT(ctx, fldd(fp_reg, base_reg, cnt*12);
                        cnt++;
                        RA_FreeFPURegister(ctx, fp_reg);
                    }
                }

                EMIT(ctx, ldr64_offset_postindex(31, 30, 16));
            }
        }

        RA_FreeARMRegister(ctx, base_reg);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;
    }
    /* FMUL */
    else if ((opcode & 0xffc0) == 0xf200 && ((opcode2 & 0xa07f) == 0x0023 || (opcode2 & 0xa07b) == 0x0063))
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FMUL\n");
            shown = 1;
        }
        uint8_t fp_src = 0xff;
        uint8_t fp_dst = (opcode2 >> 7) & 7;
        uint8_t precision = 0;

        if (opcode2 & 0x0040) {
            if (opcode2 & 0x0004)
                precision = 8;
            else
                precision = 4;
        }

        (void)precision;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegister(ctx, fp_dst);

        EMIT(ctx, fmuld(fp_dst, fp_dst, fp_src));

        RA_SetDirtyFPURegister(ctx, fp_dst);

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }
    }
    /* FSGLMUL */
    else if ((opcode & 0xffc0) == 0xf200 && ((opcode2 & 0xa07f) == 0x0027))
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FSGLMUL\n");
            shown = 1;
        }
        uint8_t fp_src = 0xff;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegister(ctx, fp_dst);

        EMIT(ctx, 
            fmuld(fp_dst, fp_dst, fp_src),
            fcvtsd(fp_dst, fp_dst),
            fcvtds(fp_dst, fp_dst)
        );

        RA_SetDirtyFPURegister(ctx, fp_dst);

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }
    }
    /* FNEG */
    else if ((opcode & 0xffc0) == 0xf200 && ((opcode2 & 0xa07f) == 0x001a || (opcode2 & 0xa07b) == 0x005a))
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FNEG\n");
            shown = 1;
        }
        uint8_t fp_src = 0xff;
        uint8_t fp_dst = (opcode2 >> 7) & 7;
        uint8_t precision = 0;

        if (opcode2 & 0x0040) {
            if (opcode2 & 0x0004)
                precision = 8;
            else
                precision = 4;
        }

        (void)precision;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        EMIT(ctx, fnegd(fp_dst, fp_src));

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }
    }
    /* FTST */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x003a)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FTST\n");
            shown = 1;
        }
        uint8_t fp_src = 0xff;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);

        EMIT(ctx, fcmpzd(fp_src));

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);
            EMIT_GetFPUFlags(ctx, fpsr);
        }
    }
    /* FScc */
    else if ((opcode & 0xffc0) == 0xf240 && (opcode2 & 0xffc0) == 0)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FScc\n");
            shown = 1;
        }
        uint8_t fpsr = RA_GetFPSR(ctx);
        uint8_t predicate = opcode2 & 0x3f;
        uint8_t success_condition = 0;
        uint8_t tmp_cc = 0xff;

        /* Test predicate with masked signalling bit, operations are the same */
        switch (predicate & 0x0f)
        {
            case F_CC_EQ:
                EMIT(ctx, tst_immed(fpsr, 1, 31 & (32 - FPSRB_Z)));
                success_condition = A64_CC_NE;
                break;
            case F_CC_NE:
                EMIT(ctx, tst_immed(fpsr, 1, 31 & (32 - FPSRB_Z)));
                success_condition = A64_CC_EQ;
                break;
            case F_CC_OGT:
                tmp_cc = RA_AllocARMRegister(ctx);
                EMIT(ctx, 
                    mov_immed_u16(tmp_cc, (FPSR_Z | FPSR_N | FPSR_NAN) >> 16, 1),
                    tst_reg(fpsr, tmp_cc, LSL, 0)
                );
                success_condition = ARM_CC_EQ;
                break;
            case F_CC_ULE:
                tmp_cc = RA_AllocARMRegister(ctx);
                EMIT(ctx, 
                    mov_immed_u16(tmp_cc, (FPSR_Z | FPSR_N | FPSR_NAN) >> 16, 1),
                    tst_reg(fpsr, tmp_cc, LSL, 0)
                );
                success_condition = ARM_CC_NE;
                break;
            case F_CC_OGE: // Z == 1 || (N == 0 && NAN == 0)
                tmp_cc = RA_AllocARMRegister(ctx);
                EMIT(ctx, 
                    tst_immed(fpsr, 1, 31 & (32 - FPSRB_Z)),
                    b_cc(A64_CC_NE, 4),
                    orr_reg(tmp_cc, fpsr, fpsr, LSL, 3), // N | NAN -> N (== 0 only if N=0 && NAN=0)
                    eor_immed(tmp_cc, tmp_cc, 1, 31 & (32 - FPSRB_N)), // !N -> N
                    tst_immed(tmp_cc, 1, 31 & (32 - FPSRB_N))
                );
                success_condition = A64_CC_NE;
                break;
            case F_CC_ULT: // NAN == 1 || (N == 1 && Z == 0)
                tmp_cc = RA_AllocARMRegister(ctx);
                EMIT(ctx, 
                    tst_immed(fpsr, 1, 31 & (32 - FPSRB_NAN)),
                    b_cc(A64_CC_NE, 4),
                    eor_immed(tmp_cc, fpsr, 1, 31 & (32 - FPSRB_Z)), // Invert Z
                    and_reg(tmp_cc, fpsr, tmp_cc, LSL, 1), // !Z & N -> N
                    tst_immed(tmp_cc, 1, 31 & (32 - FPSRB_N))
                );
                success_condition = A64_CC_NE;
                break;
            case F_CC_OLT: // N == 1 && (NAN == 0 && Z == 0)
                tmp_cc = RA_AllocARMRegister(ctx);
                EMIT(ctx, 
                    bic_immed(tmp_cc, fpsr, 1, 31 & (32 - FPSRB_I)),
                    orr_reg(tmp_cc, tmp_cc, tmp_cc, LSL, 2), // NAN | Z -> Z
                    eor_immed(tmp_cc, tmp_cc, 1, 31 & (32 - FPSRB_N)), // Invert N
                    tst_immed(tmp_cc, 2, 31 & (32 - FPSRB_Z))  // Test N==0 && Z == 0
                );
                success_condition = A64_CC_EQ;
                break;
            case F_CC_UGE: // NAN == 1 || (Z == 1 || N == 0)
                tmp_cc = RA_AllocARMRegister(ctx);
                EMIT(ctx, 
                    eor_immed(tmp_cc, fpsr, 1, 31 & (32 - FPSRB_N)),
                    bic_immed(tmp_cc, tmp_cc, 1, 31 & (32 - FPSRB_I)),
                    tst_immed(tmp_cc, 4, 31 & (32 - FPSRB_NAN))
                );
                success_condition = A64_CC_NE;
                break;
            case F_CC_OLE: // Z == 1 || (N == 1 && NAN == 0)
                tmp_cc = RA_AllocARMRegister(ctx);
                EMIT(ctx, 
                    tst_immed(fpsr, 1, 31 & (32 - FPSRB_Z)),
                    b_cc(A64_CC_NE, 4),
                    eor_immed(tmp_cc, fpsr, 1, 31 & (32 - FPSRB_NAN)), // Invert NAN
                    and_reg(tmp_cc, tmp_cc, tmp_cc, LSL, 3),   // !NAN & N -> N
                    tst_immed(tmp_cc, 1, 31 & (32 - FPSRB_N))
                );
                success_condition = A64_CC_NE;
                break;
            case F_CC_UGT: // NAN == 1 || (N == 0 && Z == 0)
                tmp_cc = RA_AllocARMRegister(ctx);
                EMIT(ctx, 
                    tst_immed(fpsr, 1, 31 & (32 - FPSRB_NAN)),
                    b_cc(A64_CC_NE, 4),
                    orr_reg(tmp_cc, fpsr, fpsr, LSR, 1),
                    eor_immed(tmp_cc, tmp_cc, 1, 31 & (32 - FPSRB_Z)),
                    tst_immed(tmp_cc, 1, 31 & (32 - FPSRB_Z))
                );
                success_condition = A64_CC_NE;
                break;
            case F_CC_OGL:
                tmp_cc = RA_AllocARMRegister(ctx);
                EMIT(ctx, 
                    mov_immed_u16(tmp_cc, (FPSR_Z | FPSR_NAN) >> 16, 1),
                    tst_reg(fpsr, tmp_cc, LSL, 0)
                );
                success_condition = A64_CC_EQ;
                break;
            case F_CC_UEQ:
                tmp_cc = RA_AllocARMRegister(ctx);
                EMIT(ctx, 
                    mov_immed_u16(tmp_cc, (FPSR_Z | FPSR_NAN) >> 16, 1),
                    tst_reg(fpsr, tmp_cc, LSL, 0)
                );
                success_condition = A64_CC_NE;
                break;
            case F_CC_OR:
                EMIT(ctx, tst_immed(fpsr, 1, 31 & (32 - FPSRB_NAN)));
                success_condition = A64_CC_EQ;
                break;
            case F_CC_UN:
                EMIT(ctx, tst_immed(fpsr, 1, 31 & (32 - FPSRB_NAN)));
                success_condition = A64_CC_NE;
                break;
        }
        RA_FreeARMRegister(ctx, tmp_cc);

        if ((opcode & 0x38) == 0)
        {
            /* FScc Dx case */
            uint8_t dest = RA_MapM68kRegister(ctx, opcode & 7);
            RA_SetDirtyM68kRegister(ctx, opcode & 7);

            if ((predicate & 0x0f) == F_CC_F)
            {
                EMIT(ctx, bic_immed(dest, dest, 8, 0));
            }
            else if ((predicate & 0x0f) == F_CC_T)
            {
                EMIT(ctx, orr_immed(dest, dest, 8, 0));
            }
            else
            {
                uint8_t tmp = RA_AllocARMRegister(ctx);
                EMIT(ctx, 
                    csetm(tmp, success_condition),
                    bfi(dest, tmp, 0, 8)
                );
                RA_FreeARMRegister(ctx, tmp);
            }
        }
        else
        {
            /* Load effective address */
            uint8_t tmp = RA_AllocARMRegister(ctx);

            if ((predicate & 0x0f) == F_CC_F)
            {
                EMIT(ctx, mov_immed_u16(tmp, 0, 0));
            }
            else if ((predicate & 0x0f) == F_CC_T)
            {
                EMIT(ctx, movn_immed_u16(tmp, 0, 0));
            }
            else
            {
                EMIT(ctx, csetm(tmp, success_condition)); 
            }

            EMIT_StoreToEffectiveAddress(ctx, 1, &tmp, opcode & 0x3f, &ext_count, 0);
            RA_FreeARMRegister(ctx, tmp);
        }

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;
    }
    /* FSQRT */
    else if ((opcode & 0xffc0) == 0xf200 && ((opcode2 & 0xa07f) == 0x0004 || (opcode2 & 0xa07b) == 0x0041))
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FSQRT\n");
            shown = 1;
        }
        uint8_t fp_src = 0xff;
        uint8_t fp_dst = (opcode2 >> 7) & 7;
        uint8_t precision = 0;

        if (opcode2 & 0x0040) {
            if (opcode2 & 0x0004)
                precision = 8;
            else
                precision = 4;
        }

        (void)precision;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        EMIT(ctx, fsqrtd(fp_dst, fp_src));

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }
    }
    /* FSUB */
    else if ((opcode & 0xffc0) == 0xf200 && ((opcode2 & 0xa07f) == 0x0028 || (opcode2 & 0xa07b) == 0x0068))
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FSUB\n");
            shown = 1;
        }
        uint8_t fp_src = 0xff;
        uint8_t fp_dst = (opcode2 >> 7) & 7;
        uint8_t precision = 0;

        if (opcode2 & 0x0040) {
            if (opcode2 & 0x0004)
                precision = 8;
            else
                precision = 4;
        }

        (void)precision;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegister(ctx, fp_dst);

        EMIT(ctx, fsubd(fp_dst, fp_dst, fp_src));

        RA_SetDirtyFPURegister(ctx, fp_dst);

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }
    }
    /* FSIN */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x000e)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FSIN\n");
            shown = 1;
        }
        uint8_t fp_src = 0;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        union {
            uint64_t u64;
            uint16_t u16[4];
        } u;

        u.u64 = (uintptr_t)sin;

        if (fp_src != 0) {
            EMIT(ctx, fcpyd(0, fp_src));
        }

        EMIT_SaveRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        EMIT(ctx, 
            mov64_immed_u16(0, u.u16[3], 0),
            movk64_immed_u16(0, u.u16[2], 1),
            movk64_immed_u16(0, u.u16[1], 2),
            movk64_immed_u16(0, u.u16[0], 3),

            blr(0),

            fcpyd(fp_dst, 0)
        );

        EMIT_RestoreRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);
        
        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }

        EMIT(ctx, INSN_TO_LE(0xfffffff0));
    }
    /* FCOS */
    else if ((opcode & 0xffc0) == 0xf200 && (opcode2 & 0xa07f) == 0x001d)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FCOS\n");
            shown = 1;
        }
        uint8_t fp_src = 0;
        uint8_t fp_dst = (opcode2 >> 7) & 7;

        FPU_FetchData(ctx, &fp_src, opcode, opcode2, &ext_count, 0);
        fp_dst = RA_MapFPURegisterForWrite(ctx, fp_dst);

        union {
            uint64_t u64;
            uint16_t u16[4];
        } u;

        u.u64 = (uintptr_t)cos;

        if (fp_src != 0) {
            EMIT(ctx, fcpyd(0, fp_src));
        }

        EMIT_SaveRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        EMIT(ctx, 
            mov64_immed_u16(0, u.u16[3], 0),
            movk64_immed_u16(0, u.u16[2], 1),
            movk64_immed_u16(0, u.u16[1], 2),
            movk64_immed_u16(0, u.u16[0], 3),

            blr(0),

            fcpyd(fp_dst, 0)
        );

        EMIT_RestoreRegFrame(ctx, RA_GetTempAllocMask() | REG_PROTECT);

        RA_FreeFPURegister(ctx, fp_src);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;

        if (FPSR_Update_Needed(ctx->tc_M68kCodePtr, 0))
        {
            uint8_t fpsr = RA_ModifyFPSR(ctx);

            EMIT(ctx, fcmpzd(fp_dst));
            EMIT_GetFPUFlags(ctx, fpsr);
        }

        EMIT(ctx, INSN_TO_LE(0xfffffff0));
    }
    /* FRESTORE */
    else if ((opcode & ~0x3f) == 0xf340 && 
             (opcode & 0x30) != 0x00 && 
             (opcode & 0x38) != 0x20 &&
             (opcode & 0x3f) <= 0x3b)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FRESTORE\n");
            shown = 1;
        }
        uint8_t tmp = -1;
        ext_count = 0;
        uint32_t *tmp_ptr;
        uint8_t fpcr = RA_ModifyFPCR(ctx);
        uint8_t fpsr = RA_ModifyFPSR(ctx);

        EMIT_LoadFromEffectiveAddress(ctx, 4, &tmp, opcode & 0x3f, &ext_count, 0, NULL);

        // If Postincrement mode, eventually skip rest of the frame if IDLE was fetched
        if ((opcode & 0x38) == 0x18)
        {
            uint8_t An = RA_MapM68kRegister(ctx, 8 + (opcode & 7));
            uint8_t tmp2 = RA_AllocARMRegister(ctx);
            EMIT(ctx, 
                tst_immed(tmp, 8, 8),
                b_cc(A64_CC_EQ, 5),
                ubfx(tmp2, tmp, 16, 8),
                cmp_immed(tmp2, 0x18),
                b_cc(A64_CC_NE, 2),
                add_immed(An, An, 28 - 4)
            );
            RA_FreeARMRegister(ctx, tmp2);
        }

        // In case of NULL frame, reset FPU to vanilla state
        EMIT(ctx, tst_immed(tmp, 8, 8));
        tmp_ptr = ctx->tc_CodePtr++;

        uint8_t tmp_nan = RA_AllocARMRegister(ctx);
        EMIT(ctx, movn64_immed_u16(tmp_nan, 0x8000, 3));

        for (int fp = 8; fp < 16; fp++)
            EMIT(ctx, mov_reg_to_simd(fp, TS_D, 0, tmp_nan)); //fmov_0(8);

        RA_FreeARMRegister(ctx, tmp_nan);

        EMIT(ctx, 
            mov_immed_u16(fpcr, 0, 0),
            mov_immed_u16(fpsr, 0, 0),

            get_fpcr(tmp),
            bic_immed(tmp, tmp, 2, 32 - 22),
            set_fpcr(tmp),
            mov_reg_to_simd(29, TS_S, 1, 31)
        );

        *tmp_ptr = b_cc(A64_CC_NE, ctx->tc_CodePtr - tmp_ptr);

        RA_FreeARMRegister(ctx, tmp);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;
        EMIT_FlushPC(ctx);
    }
    /* FSAVE */
    else if ((opcode & ~0x3f) == 0xf300 && 
             (opcode & 0x30) != 0x00 && 
             (opcode & 0x38) != 0x18 &&
             (opcode & 0x3f) <= 0x39)
    {
        static int shown = 0;
        if (!shown) {
            kprintf("FSAVE\n");
            shown = 1;
        }
        uint8_t tmp = RA_AllocARMRegister(ctx);
        
        ext_count = 0;

        EMIT(ctx, mov_immed_u16(tmp, 0x4100, 1));
        EMIT_StoreToEffectiveAddress(ctx, 4, &tmp, opcode & 0x3f, &ext_count, 0);

        RA_FreeARMRegister(ctx, tmp);

        EMIT_AdvancePC(ctx, 2 * (ext_count + 1));
        ctx->tc_M68kCodePtr += ext_count;
    }
    else
    {
        EMIT_FlushPC(ctx);
        EMIT_InjectDebugString(ctx, "[JIT] opcode %04x:%04x at %08x not implemented\n", opcode, opcode2, ctx->tc_M68kCodePtr - 1);
        EMIT_Exception(ctx, VECTOR_LINE_F, 0);
        EMIT(ctx, INSN_TO_LE(0xffffffff));
    }

    return insn_consumed;
}

int DisableFPU = 0;

uint32_t EMIT_lineF(struct TranslatorContext *ctx)
{
    uint32_t insn_consumed = 1;
    uint16_t opcode = cache_read_16(ICACHE, (uintptr_t)&ctx->tc_M68kCodePtr[0]);
    uint16_t opcode2 = cache_read_16(ICACHE, (uintptr_t)&ctx->tc_M68kCodePtr[1]);

    /* Check destination coprocessor - if it is FPU go to separate function */
    if (DisableFPU == 0 && (opcode & 0x0e00) == 0x0200)
    {
        return EMIT_FPU(ctx);
    }
    /* PFLUSHA or PTEST - ignore */
    else if ((opcode & 0xffe0) == 0xf500 || (opcode & 0xffd8) == 0xf548)
    {
        EMIT(ctx, nop());
        ctx->tc_M68kCodePtr += 1;
        EMIT_AdvancePC(ctx, 2);
    }
    /* MOVE16 (Ax)+, (Ay)+ */
    else if ((opcode & 0xfff8) == 0xf620) // && (opcode2 & 0x8fff) == 0x8000) <- don't test! Real m68k ignores that bit!
    {
        uint8_t buf1 = RA_AllocARMRegister(ctx);
        uint8_t buf2 = RA_AllocARMRegister(ctx);
        uint8_t src = RA_MapM68kRegister(ctx, 8 + (opcode & 7));
        uint8_t dst = RA_MapM68kRegister(ctx, 8 + ((opcode2 >> 12) & 7));

        uint8_t aligned_src = RA_AllocARMRegister(ctx);
        uint8_t aligned_dst = RA_AllocARMRegister(ctx);

        EMIT(ctx, 
            bic_immed(aligned_src, src, 4, 0),
            bic_immed(aligned_dst, dst, 4, 0),
            ldp64(aligned_src, buf1, buf2, 0),
            add_immed(src, src, 16),
            stp64(aligned_dst, buf1, buf2, 0)
        );

        // Update dst only if it is not the same as src!
        if (dst != src) {
            EMIT(ctx, add_immed(dst, dst, 16));
        }

        RA_FreeARMRegister(ctx, aligned_src);
        RA_FreeARMRegister(ctx, aligned_dst);

        RA_SetDirtyM68kRegister(ctx, 8 + (opcode & 7));
        RA_SetDirtyM68kRegister(ctx, 8 + ((opcode2 >> 12) & 7));

        RA_FreeARMRegister(ctx, buf1);
        RA_FreeARMRegister(ctx, buf2);

        ctx->tc_M68kCodePtr += 2;
        insn_consumed = 1;
        EMIT_AdvancePC(ctx, 4);
    }
    /* MOVE16 other variations */
    else if ((opcode & 0xffe0) == 0xf600)
    {
        uint8_t aligned_reg = RA_AllocARMRegister(ctx);
        uint8_t aligned_mem = RA_AllocARMRegister(ctx);
        uint8_t buf1 = RA_AllocARMRegister(ctx);
        uint8_t buf2 = RA_AllocARMRegister(ctx);
        uint8_t reg = RA_MapM68kRegister(ctx, 8 + (opcode & 7));
        uint32_t mem = (cache_read_16(ICACHE, (uintptr_t)&ctx->tc_M68kCodePtr[1]) << 16) | cache_read_16(ICACHE, (uintptr_t)&ctx->tc_M68kCodePtr[2]);

        /* Align memory pointer */
        mem &= 0xfffffff0;
        EMIT(ctx, movw_immed_u16(aligned_mem, mem & 0xffff));
        if (mem & 0xffff0000)
            EMIT(ctx, movt_immed_u16(aligned_mem, mem >> 16));

        EMIT(ctx, bic_immed(aligned_reg, reg, 4, 0));

        if (opcode & 8) {
            EMIT(ctx, ldp64(aligned_mem, buf1, buf2, 0));
            EMIT(ctx, stp64(aligned_reg, buf1, buf2, 0));
        }
        else {
            EMIT(ctx, ldp64(aligned_reg, buf1, buf2, 0));
            EMIT(ctx, stp64(aligned_mem, buf1, buf2, 0));
        }

        if (!(opcode & 0x10))
        {
            EMIT(ctx, add_immed(reg, reg, 16));
            RA_SetDirtyM68kRegister(ctx, 8 + (opcode & 7));
        }

        RA_FreeARMRegister(ctx, aligned_reg);
        RA_FreeARMRegister(ctx, aligned_mem);
        RA_FreeARMRegister(ctx, buf1);
        RA_FreeARMRegister(ctx, buf2);

        ctx->tc_M68kCodePtr += 3;
        insn_consumed = 1;
        EMIT_AdvancePC(ctx, 6);
    }
    /* CINV */
    else if ((opcode & 0xff20) == 0xf400 && (opcode & 0x0018) != 0)
    {
        uint8_t tmp = 0xff;
        uint8_t tmp2 = 0xff;
        uint8_t tmp3 = 0xff;
        uint8_t tmp4 = 0xff;

        EMIT_FlushPC(ctx);

        /* Invalidating data cache? */
        if (opcode & 0x40) {
            /* Get the scope */
            switch (opcode & 0x18) {
                case 0x08:  /* Line */
                    tmp = RA_CopyFromM68kRegister(ctx, 8 + (opcode & 7));
                    tmp2 = RA_AllocARMRegister(ctx);
                    tmp3 = RA_AllocARMRegister(ctx);
                    EMIT(ctx, 
                        mov_immed_u8(tmp3, 4),
                        mrs(tmp2, 3, 3, 0, 0, 1), // Get CTR_EL0
                        ubfx(tmp2, tmp2, 16, 4),
                        lslv(tmp2, tmp3, tmp2),
                        sub_immed(tmp2, tmp2, 1),
                        dsb_sy(),
                        bic_reg(tmp, tmp, tmp2, LSL, 0),
                        dc_ivac(tmp),
                        dsb_sy()
                    );
                    RA_FreeARMRegister(ctx, tmp2);
                    RA_FreeARMRegister(ctx, tmp3);
                    RA_FreeARMRegister(ctx, tmp);
                    break;
                case 0x10:  /* Page */
                    tmp = RA_CopyFromM68kRegister(ctx, 8 + (opcode & 7));
                    tmp2 = RA_AllocARMRegister(ctx);
                    tmp3 = RA_AllocARMRegister(ctx);
                    tmp4 = RA_AllocARMRegister(ctx);
                    EMIT(ctx, 
                        mrs(tmp3, 3, 3, 0, 0, 1), // Get CTR_EL0
                        ubfx(tmp3, tmp3, 16, 4),
                        mov_immed_u16(tmp2, 1024, 0),
                        lsrv(tmp2, tmp2, tmp3),
                        bic_immed(tmp, tmp, 12, 0),
                        mov_immed_u8(tmp4, 4),
                        lslv(tmp4, tmp4, tmp3),
                        dc_ivac(tmp),
                        add_reg(tmp, tmp, tmp4, LSL, 0),
                        subs_immed(tmp2, tmp2, 1),
                        b_cc(A64_CC_NE, -3),
                        dsb_sy()
                    );
                    RA_FreeARMRegister(ctx, tmp3);
                    RA_FreeARMRegister(ctx, tmp4);
                    RA_FreeARMRegister(ctx, tmp);
                    RA_FreeARMRegister(ctx, tmp2);
                    break;
                case 0x18:  /* All */
                    {
                        union {
                            uint64_t u64;
                            uint16_t u16[4];
                        } u;

                        u.u64 = (uintptr_t)invalidate_entire_dcache;

                        EMIT(ctx, 
                            stp64_preindex(31, 0, 30, -16),
                            mov64_immed_u16(0, u.u16[3], 0),
                            movk64_immed_u16(0, u.u16[2], 1),
                            movk64_immed_u16(0, u.u16[1], 2),
                            movk64_immed_u16(0, u.u16[0], 3),
                            blr(0),
                            ldp64_postindex(31, 0, 30, 16)
                        );
                    }
                    break;
            }
        }
        /* Invalidating instruction cache? */
        if (opcode & 0x80) {
            int8_t off = 0;
            EMIT_GetOffsetPC(ctx, &off);

            union {
                uint64_t u64;
                uint16_t u16[4];
            } u;
            u.u64 = (uintptr_t)trampoline_icache_invalidate;

            EMIT(ctx, stp64_preindex(31, 0, 1, -176));
            for (int i=2; i < 20; i+=2)
                EMIT(ctx, stp64(31, i, i + 1, i * 8));
            EMIT(ctx, stp64(31, 29, 30, 160));
            if ((opcode & 0x18) == 0x08 || (opcode & 0x18) == 0x10)
            {
                uint8_t tmp = RA_MapM68kRegister(ctx, 8 + (opcode & 7));
                EMIT(ctx, mov_reg(0, tmp));
            }
            if (off >= 0)
                EMIT(ctx, add_immed(1, REG_PC, off));
            else
                EMIT(ctx, sub_immed(1, REG_PC, -off));

            EMIT(ctx, 
                mov64_immed_u16(3, u.u16[3], 0),
                movk64_immed_u16(3, u.u16[2], 1),
                movk64_immed_u16(3, u.u16[1], 2),
                movk64_immed_u16(3, u.u16[0], 3),
                adr(2, 4*2),
                br(3)
            );

            for (int i=2; i < 20; i+=2)
                EMIT(ctx, ldp64(31, i, i + 1, i * 8));
            EMIT(ctx, 
                ldp64(31, 29, 30, 160),
                ldp64_postindex(31, 0, 1, 176)
            );
        }

        ctx->tc_M68kCodePtr++;
        insn_consumed = 1;

        EMIT(ctx, add_immed(REG_PC, REG_PC, 2));

        /* Cache flushing is context synchronizing. Stop translating code here */
        EMIT(ctx, 
            INSN_TO_LE(0xffffffff),
            INSN_TO_LE(0xfffffff0)
        );
    }
    /* CPUSH */
    else if ((opcode & 0xff20) == 0xf420 && (opcode & 0x0018) != 0)
    {
        uint8_t tmp = 0xff;
        uint8_t tmp2 = 0xff;
        uint8_t tmp3 = 0xff;
        uint8_t tmp4 = 0xff;

        EMIT_FlushPC(ctx);

        /* Flush data cache? */
        if (opcode & 0x40) {
            /* Get the scope */
            switch (opcode & 0x18) {
                case 0x08:  /* Line */
                    tmp = RA_CopyFromM68kRegister(ctx, 8 + (opcode & 7));
                    tmp2 = RA_AllocARMRegister(ctx);
                    tmp3 = RA_AllocARMRegister(ctx);
                    EMIT(ctx, 
                        mov_immed_u8(tmp3, 4),
                        mrs(tmp2, 3, 3, 0, 0, 1), // Get CTR_EL0
                        ubfx(tmp2, tmp2, 16, 4),
                        lslv(tmp2, tmp3, tmp2),
                        sub_immed(tmp2, tmp2, 1),
                        dsb_sy(),
                        bic_reg(tmp, tmp, tmp2, LSL, 0),
                        dc_civac(tmp),
                        dsb_sy()
                    );
                    RA_FreeARMRegister(ctx, tmp2);
                    RA_FreeARMRegister(ctx, tmp3);
                    RA_FreeARMRegister(ctx, tmp);
                    break;
                case 0x10:  /* Page */
                    tmp = RA_CopyFromM68kRegister(ctx, 8 + (opcode & 7));
                    tmp2 = RA_AllocARMRegister(ctx);
                    tmp3 = RA_AllocARMRegister(ctx);
                    tmp4 = RA_AllocARMRegister(ctx);
                    EMIT(ctx, 
                        mrs(tmp3, 3, 3, 0, 0, 1), // Get CTR_EL0
                        ubfx(tmp3, tmp3, 16, 4),
                        mov_immed_u16(tmp2, 1024, 0),
                        lsrv(tmp2, tmp2, tmp3),
                        bic_immed(tmp, tmp, 12, 0),
                        mov_immed_u8(tmp4, 4),
                        lslv(tmp4, tmp4, tmp3),
                        dc_civac(tmp),
                        add_reg(tmp, tmp, tmp4, LSL, 0),
                        subs_immed(tmp2, tmp2, 1),
                        b_cc(A64_CC_NE, -3),
                        dsb_sy()
                    );
                    RA_FreeARMRegister(ctx, tmp3);
                    RA_FreeARMRegister(ctx, tmp4);
                    RA_FreeARMRegister(ctx, tmp);
                    RA_FreeARMRegister(ctx, tmp2);
                    break;
                case 0x18:  /* All */
                    {
                        union {
                            uint64_t u64;
                            uint16_t u16[4];
                        } u;

                        u.u64 = (uintptr_t)clear_entire_dcache;

                        EMIT(ctx, 
                            stp64_preindex(31, 0, 30, -16),
                            mov64_immed_u16(0, u.u16[3], 0),
                            movk64_immed_u16(0, u.u16[2], 1),
                            movk64_immed_u16(0, u.u16[1], 2),
                            movk64_immed_u16(0, u.u16[0], 3),
                            blr(0),
                            ldp64_postindex(31, 0, 30, 16)
                        );
                    }
                    break;
            }
        }
        /* Invalidating instruction cache? */
        if (opcode & 0x80) {
            int8_t off = 0;
            EMIT_GetOffsetPC(ctx, &off);

            union {
                uint64_t u64;
                uint16_t u16[4];
            } u;
            u.u64 = (uintptr_t)trampoline_icache_invalidate;

            EMIT(ctx, stp64_preindex(31, 0, 1, -176));
            for (int i=2; i < 20; i+=2)
                EMIT(ctx, stp64(31, i, i + 1, i * 8));
            EMIT(ctx, stp64(31, 29, 30, 160));
            if ((opcode & 0x18) == 0x08 || (opcode & 0x18) == 0x10)
            {
                uint8_t tmp = RA_MapM68kRegister(ctx, 8 + (opcode & 7));
                EMIT(ctx, mov_reg(0, tmp));
            }
            if (off >= 0)
                EMIT(ctx, add_immed(1, REG_PC, off));
            else
                EMIT(ctx, sub_immed(1, REG_PC, -off));

            EMIT(ctx, 
                mov64_immed_u16(3, u.u16[3], 0),
                movk64_immed_u16(3, u.u16[2], 1),
                movk64_immed_u16(3, u.u16[1], 2),
                movk64_immed_u16(3, u.u16[0], 3),
                adr(2, 4*2),
                br(3)
            );

            for (int i=2; i < 20; i+=2)
                EMIT(ctx, ldp64(31, i, i + 1, i * 8));
            
            EMIT(ctx, 
                ldp64(31, 29, 30, 160),
                ldp64_postindex(31, 0, 1, 176)
            );
        }

        ctx->tc_M68kCodePtr++;
        insn_consumed = 1;

        EMIT(ctx, add_immed(REG_PC, REG_PC, 2));

        /* Cache is context synchronizing. Break up here! */
        EMIT(ctx, 
            INSN_TO_LE(0xffffffff),
            INSN_TO_LE(0xfffffff0)
        );
    }
    else
    {
        EMIT_FlushPC(ctx);
        EMIT_InjectDebugString(ctx, "[JIT] opcode %04x at %08x not implemented\n", opcode, ctx->tc_M68kCodePtr - 1);
        EMIT(ctx, 
            svc(0x100),
            svc(0x101),
            svc(0x103),
            (uint32_t)(uintptr_t)(ctx->tc_M68kCodePtr - 8),
            48
        );
        EMIT_Exception(ctx, VECTOR_LINE_F, 0);
        EMIT(ctx, INSN_TO_LE(0xffffffff));
    }

    return insn_consumed;
}
