<module name="CLK1_FLAGMUX_CLK1MERGE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="L3_FLAGMUX_CLK1MERGE_STDHOSTHDR_COREREG" acronym="L3_FLAGMUX_CLK1MERGE_STDHOSTHDR_COREREG" offset="0x800400" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_COREREG_CORECODE" width="6" begin="21" end="16" resetval="0x37" description="The Core Code field is a constant reporting a vendor-specific core generator code. Type: Constant. Reset value: 0x37." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_COREREG_VENDORCODE" width="1" begin="0" end="0" resetval="1" description="The Vendor Code field is a constant reporting the core generator vendor code. Type: Constant. Reset value: 0x1." range="" rwaccess="R">
      <bitenum value="0" id="Third-party_vendor." token="STDHOSTHDR_COREREG_VENDORCODE_0_r" description="Third-party vendor."/>
      <bitenum value="1" id="" token="STDHOSTHDR_COREREG_VENDORCODE_1_r" description=""/>
    </bitfield>
  </register>
  <register id="L3_FLAGMUX_CLK1MERGE_STDHOSTHDR_VERSIONREG" acronym="L3_FLAGMUX_CLK1MERGE_STDHOSTHDR_VERSIONREG" offset="0x800404" width="32" description="">
    <bitfield id="STDHOSTHDR_VERSIONREG_REVISIONID" width="8" begin="31" end="24" resetval="0x00" description="The Revision Identifier field is a constant reporting the core generator revision number. Type: Constant. Reset value: 0x0." range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM" width="24" begin="23" end="0" resetval="0x000000" description="Reserved. Type: Reserved. Reset value: Reserved." range="" rwaccess="R"/>
  </register>
  <register id="L3_FLAGMUX_CLK1MERGE_MASK0" acronym="L3_FLAGMUX_CLK1MERGE_MASK0" offset="0x800408" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MASK0" width="2" begin="1" end="0" resetval="0x3" description="Mask flag inputs 0 Type: Control. Reset value: 0x3" range="" rwaccess="RW"/>
  </register>
  <register id="L3_FLAGMUX_CLK1MERGE_REGERR0" acronym="L3_FLAGMUX_CLK1MERGE_REGERR0" offset="0x80040C" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REGERR0" width="2" begin="1" end="0" resetval="0x0" description="Flag inputs 0 Type: Control. Reset value: X" range="" rwaccess="RW"/>
  </register>
  <register id="L3_FLAGMUX_CLK1MERGE_MASK1" acronym="L3_FLAGMUX_CLK1MERGE_MASK1" offset="0x800410" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MASK1" width="2" begin="1" end="0" resetval="0x3" description="Mask flag inputs 0 Type: Control. Reset value: 0x3" range="" rwaccess="RW"/>
  </register>
  <register id="L3_FLAGMUX_CLK1MERGE_REGERR1" acronym="L3_FLAGMUX_CLK1MERGE_REGERR1" offset="0x800414" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REGERR1" width="2" begin="1" end="0" resetval="0x0" description="Flag inputs 0 Type: Control. Reset value: X" range="" rwaccess="RW"/>
  </register>
</module>
