###############################################################
#  Generated by:      Cadence Innovus 21.15-s110_1
#  OS:                Linux x86_64(Host ID cinova05.lesc.ufc.br)
#  Generated on:      Thu May 29 10:11:51 2025
#  Design:            tbec_full
#  Command:           report_timing > ${BACKEND_DIR}/layout/deliverables/reports/report_timing.rpt
###############################################################
Path 1: MET (0.131 ns) Hold Check with Pin mem_data_reg[4][22]/CK->D
               View: analysis_normal_fast_min
              Group: clk
         Startpoint: (R) mem_data_reg[4][22]/CK
              Clock: (R) clk
           Endpoint: (F) mem_data_reg[4][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000        0.105
        Net Latency:+    0.000 (P)    0.000 (P)
            Arrival:=    0.000        0.105

               Hold:+   -0.000
        Uncertainty:+    0.044
      Required Time:=    0.044
       Launch Clock:=    0.105
          Data Path:+    0.069
              Slack:=    0.131

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_data_reg[4][22]/CK  -      CK     R     (arrival)     256  0.004       -    0.105  
  mem_data_reg[4][22]/Q   -      CK->Q  F     DFFHQX1         2  0.004   0.040    0.145  
  g10732__7098/Y          -      A1->Y  F     AO22X1          1  0.007   0.029    0.174  
  mem_data_reg[4][22]/D   -      D      F     DFFHQX1         1  0.006   0.000    0.174  
#--------------------------------------------------------------------------------------

