verilog work "div_clk.v"
verilog work "div_clk_testbench.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
