Created 2023-01-19 08:34:42.106543

----------------------------------------------
  RUN OPTIONS:
----------------------------------------------

  Transistor sizing: on
  Optimization type: global
  Number of top combos to re-ERF: 1
  Area optimization weight: 1
  Delay optimization weight: 1
  Maximum number of sizing iterations: 1


-------------------------------------------------
  ARCHITECTURE PARAMETERS:
-------------------------------------------------

  Number of BLEs per cluster (N): 10
  LUT size (K): 6
  Channel width (W): 320
  Wire segment length (L): 4
  Number of cluster inputs (I): 40
  Number of BLE outputs to general routing (Or): 2
  Number of BLE outputs to local routing (Ofb): 1
  Total number of cluster outputs (N*Or): 20
  Switch block flexibility (Fs): 3
  Cluster input flexibility (Fcin): 0.2
  Cluster output flexibility (Fcout): 0.025
  Local MUX population (Fclocal): 0.5
  LUT input for register selection MUX (Rsel): c
  LUT input(s) for register feedback MUX(es) (Rfb): c

-------------------------------------------------
  PROCESS TECHNOLOGY PARAMETERS:
-------------------------------------------------

  transistor_type = finfet
  switch_type = transmission_gate
  vdd = 0.9
  vsram = 1.1
  vsram_n = 0.0
  gate_length = 20
  min_tran_width = 47
  min_width_tran_area = 13277
  sram_cell_area = 4.0
  model_path = /autofs/fs1.ece/fs1.eecg.vaughn/morestep/COFFE/spice_models/ptm_20nm_finfet_hp.l
  model_library = 20NM_FINFET_HP
  metal = [(0.054825, 0.000175), (0.007862, 0.000215)]


|------------------------------------------------------------------------------|
|   FPGA Implementation Details                                                |
|------------------------------------------------------------------------------|

  SWITCH BLOCK DETAILS:
  Style: two-level MUX
  Required MUX size: 10:1
  Implemented MUX size: 12:1
  Level 1 size = 4
  Level 2 size = 3
  Number of unused inputs = 2
  Number of MUXes per tile: 160
  Number of SRAM cells per MUX: 7

  CONNECTION BLOCK DETAILS:
  Style: two-level MUX
  Required MUX size: 64:1
  Implemented MUX size: 64:1
  Level 1 size = 8
  Level 2 size = 8
  Number of unused inputs = 0
  Number of MUXes per tile: 40
  Number of SRAM cells per MUX: 16

  LOCAL MUX DETAILS:
  Style: two-level MUX
  Required MUX size: 25:1
  Implemented MUX size: 25:1
  Level 1 size = 5
  Level 2 size = 5
  Number of unused inputs = 0
  Number of MUXes per tile: 60
  Number of SRAM cells per MUX: 10

  LUT DETAILS:
  Style: Fully encoded MUX tree
  Size: 6-LUT
  Internal buffering: 2-stage buffer betweens levels 3 and 4
  Isolation inverters between SRAM and LUT inputs

  LUT INPUT DRIVER DETAILS:
  LUT input a type: default
  LUT input b type: default
  LUT input c type: reg_fb_rsel
  LUT input d type: default
  LUT input e type: default
  LUT input f type: default

  CLUSTER OUTPUT LOAD DETAILS:
  Total number of SB inputs connected to cluster output: 8
  Number of 'on' SB MUXes (assumed): 1
  Number of 'partial' SB MUXes: 1
  Number of 'off' SB MUXes: 6

  ROUTING WIRE LOAD DETAILS:
  Number of SB inputs connected to routing wire = 9
  Wire: SB (on = 1, partial = 1, off = 7)
  Number of CB inputs connected to routing wire = 16
  Wire: CB (on = 1, partial = 1, off = 14)
  Tile 1: SB (on = 1, partial = 1, off = 1); CB (on = 1, partial = 1, off = 2)
  Tile 2: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)
  Tile 3: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)
  Tile 4: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)

|------------------------------------------------------------------------------|


|--------------------------------------------------------------------------------------------------|
|    Area and Delay Report                                                                         |
|--------------------------------------------------------------------------------------------------|

  SUBCIRCUIT AREA, DELAY & POWER
  ------------------------------
  Subcircuit                    Area (um^2)  Delay (ps)   tfall (ps)   trise (ps)   Power at 250MHz (uW)  
  sb_mux                        1.037        121.0        120.8        121.0        42.910000000000004    
  sb_mux(with sram)             1.408        121.0        120.8        121.0        42.910000000000004    
  cb_mux                        2.488        64.02        63.32        64.02        13.7
  cb_mux(with sram)             3.338        64.02        63.32        64.02        13.7
  local_mux                     1.001        19.37        15.95        19.37        0.8817
  local_mux(with sram)          1.533        19.37        15.95        19.37        0.8817
  local_ble_output(with sram)   0.311        60.2         59.1         60.2         8.507
  general_ble_output(with sram) 0.224        17.92        16.85        17.92        5.253000000000001
  ff                            0.78         n/a          n/a          n/a          n/a
  lut (with sram)               11.972       71.78        70.94        71.78        n/a                   
  lut_a                         n/a          60.65        60.41        60.65        7.278                 
  lut_a_driver                  0.172        7.56         7.262        7.56         1.631                 
  lut_a_driver_not              0.222        14.03        13.03        14.03        1.69                  
  lut_b                         n/a          59.05        56.9         59.05        7.16                  
  lut_b_driver                  0.144        7.503        6.634        7.503        1.0970000000000002    
  lut_b_driver_not              0.214        12.17        12.13        12.17        1.2049999999999998    
  lut_c                         n/a          56.36        53.22        56.36        7.178                 
  lut_c_driver                  0.476        21.02        20.29        21.02        2.438                 
  lut_c_driver_not              0.183        26.4         26.04        26.4         0.9779                
  lut_d                         n/a          36.69        36.69        36.5         5.804                 
  lut_d_driver                  0.107        8.014        7.866        8.014        0.7673000000000001    
  lut_d_driver_not              0.118        15.78        14.89        15.78        0.9292                
  lut_e                         n/a          33.32        33.24        33.32        5.59                  
  lut_e_driver                  0.059        11.56        9.242        11.56        0.6708000000000001    
  lut_e_driver_not              0.126        14.05        12.46        14.05        0.8483                
  lut_f                         n/a          26.27        26.27        26.16        5.228                 
  lut_f_driver                  0.076        8.97         7.532        8.97         0.6229                
  lut_f_driver_not              0.126        14.14        12.74        14.14        0.8202                


  TILE AREA CONTRIBUTIONS
  -----------------------
  Block             Total Area (um^2)   Fraction of total tile area
  Tile              606.161             100%
  LUT               139.959             23.089%
  FF                7.803               1.287%
  BLE output        7.592               1.253%
  Local mux         91.954              15.17%
  Connection block  133.516             22.027%
  Switch block      225.337             37.174%

  VPR DELAYS
  ----------
  Path                                            Delay (ps)
  Tdel (routing switch)                           1.21e-10
  T_ipin_cblock (connection block mux)            6.402e-11
  CLB input -> BLE input (local CLB routing)      1.937e-11
  LUT output -> BLE input (local feedback)        6.02e-11
  LUT output -> CLB output (logic block output)   1.792e-11
  lut_a                                           7.468000000000001e-11
  lut_b                                           7.122e-11
  lut_c                                           8.276000000000001e-11
  lut_d                                           5.247e-11
  lut_e                                           4.737e-11
  lut_f                                           4.041e-11

  VPR AREAS
  ----------
  grid_logic_tile_area                            18626.82904813321
  ipin_mux_trans_size (connection block mux)      2.3659999999999997
  mux_trans_size (routing switch)                 2.3659999999999997
  buf_size (routing switch)                       38.27403447745682

  SUMMARY
  -------
  Tile Area                            606.16 um^2
  Representative Critical Path Delay   107.29 ps
  Cost (area^1 x delay^1)              0.06504

|--------------------------------------------------------------------------------------------------|

Number of HSPICE simulations performed: 41937
Total time elapsed: 4 hours 27 minutes 32 seconds


