

================================================================
== Vitis HLS Report for 'resize_1_9_2160_3840_2160_3840_1_9_s'
================================================================
* Date:           Sat Jun 18 18:21:42 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        resize
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.655 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |      174|  8369116|  1.740 us|  83.691 ms|  174|  8369116|       no|
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+-----------+-----+---------+---------+
        |                                                          |                                                |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
        |                         Instance                         |                     Module                     |   min   |   max   |    min   |    max    | min |   max   |   Type  |
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+-----------+-----+---------+---------+
        |grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_82  |resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s  |      173|  8369115|  1.730 us|  83.691 ms|  173|  8369115|       no|
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+-----------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       36|   14|    4789|   4313|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     86|    -|
|Register         |        -|    -|      69|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       36|   14|    4858|   4401|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       12|    6|       4|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+------------------------------------------------+---------+----+------+------+-----+
    |                         Instance                         |                     Module                     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------+------------------------------------------------+---------+----+------+------+-----+
    |grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_82  |resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s  |       36|  14|  4789|  4313|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+------+------+-----+
    |Total                                                     |                                                |       36|  14|  4789|  4313|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  14|          3|    1|          3|
    |ap_done               |   9|          2|    1|          2|
    |dst_mat_421_write     |   9|          2|    1|          2|
    |dst_mat_cols_c_blk_n  |   9|          2|    1|          2|
    |dst_mat_rows_c_blk_n  |   9|          2|    1|          2|
    |p_src_cols_blk_n      |   9|          2|    1|          2|
    |p_src_rows_blk_n      |   9|          2|    1|          2|
    |real_start            |   9|          2|    1|          2|
    |src_mat_420_read      |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  86|         19|    9|         19|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                              |   2|   0|    2|          0|
    |ap_done_reg                                                            |   1|   0|    1|          0|
    |grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_82_ap_start_reg  |   1|   0|    1|          0|
    |p_src_cols_read_reg_108                                                |  32|   0|   32|          0|
    |p_src_rows_read_reg_113                                                |  32|   0|   32|          0|
    |start_once_reg                                                         |   1|   0|    1|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  |  69|   0|   69|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  resize<1, 9, 2160, 3840, 2160, 3840, 1, 9>|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  resize<1, 9, 2160, 3840, 2160, 3840, 1, 9>|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  resize<1, 9, 2160, 3840, 2160, 3840, 1, 9>|  return value|
|start_full_n           |   in|    1|  ap_ctrl_hs|  resize<1, 9, 2160, 3840, 2160, 3840, 1, 9>|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  resize<1, 9, 2160, 3840, 2160, 3840, 1, 9>|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  resize<1, 9, 2160, 3840, 2160, 3840, 1, 9>|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  resize<1, 9, 2160, 3840, 2160, 3840, 1, 9>|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  resize<1, 9, 2160, 3840, 2160, 3840, 1, 9>|  return value|
|start_out              |  out|    1|  ap_ctrl_hs|  resize<1, 9, 2160, 3840, 2160, 3840, 1, 9>|  return value|
|start_write            |  out|    1|  ap_ctrl_hs|  resize<1, 9, 2160, 3840, 2160, 3840, 1, 9>|  return value|
|p_src_rows_dout        |   in|   32|     ap_fifo|                                  p_src_rows|       pointer|
|p_src_rows_empty_n     |   in|    1|     ap_fifo|                                  p_src_rows|       pointer|
|p_src_rows_read        |  out|    1|     ap_fifo|                                  p_src_rows|       pointer|
|p_src_cols_dout        |   in|   32|     ap_fifo|                                  p_src_cols|       pointer|
|p_src_cols_empty_n     |   in|    1|     ap_fifo|                                  p_src_cols|       pointer|
|p_src_cols_read        |  out|    1|     ap_fifo|                                  p_src_cols|       pointer|
|src_mat_420_dout       |   in|   24|     ap_fifo|                                 src_mat_420|       pointer|
|src_mat_420_empty_n    |   in|    1|     ap_fifo|                                 src_mat_420|       pointer|
|src_mat_420_read       |  out|    1|     ap_fifo|                                 src_mat_420|       pointer|
|p_read                 |   in|   32|     ap_none|                                      p_read|        scalar|
|p_read1                |   in|   32|     ap_none|                                     p_read1|        scalar|
|dst_mat_421_din        |  out|   24|     ap_fifo|                                 dst_mat_421|       pointer|
|dst_mat_421_full_n     |   in|    1|     ap_fifo|                                 dst_mat_421|       pointer|
|dst_mat_421_write      |  out|    1|     ap_fifo|                                 dst_mat_421|       pointer|
|dst_mat_rows_c_din     |  out|   32|     ap_fifo|                              dst_mat_rows_c|       pointer|
|dst_mat_rows_c_full_n  |   in|    1|     ap_fifo|                              dst_mat_rows_c|       pointer|
|dst_mat_rows_c_write   |  out|    1|     ap_fifo|                              dst_mat_rows_c|       pointer|
|dst_mat_cols_c_din     |  out|   32|     ap_fifo|                              dst_mat_cols_c|       pointer|
|dst_mat_cols_c_full_n  |   in|    1|     ap_fifo|                              dst_mat_cols_c|       pointer|
|dst_mat_cols_c_write   |  out|    1|     ap_fifo|                              dst_mat_cols_c|       pointer|
+-----------------------+-----+-----+------------+--------------------------------------------+--------------+

