
# NC-Sim Command File
# TOOL:	ncsim(64)	15.20-s030
#
#
# You can restore this configuration with:
#
#      irun -v200x -input periphs.tcl -delay_trigger -access +rwc -linedebug /package/asicfab/RAM/cypress_ram_sim/include/package_timing.vhd /package/asicfab/RAM/cypress_ram_sim/include/package_utility.vhd /package/asicfab/RAM/cypress_ram_sim/include/print_str.vhd /local/scratch/a/socet34/SoCET_Public/top_level/tb_top_level_bASIC.sv /package/asicfab/MITLL_90_Dec2019/MITLL90_STDLIB_8T/2019.12.20/MITLL90_STDLIB_8T.v /local/scratch/a/socet34/SoCET_Public/fixed_io/MITLL90_IOPads_5_1_1.v /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/packages/rv32i_types_pkg.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/packages/alu_types_pkg.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/packages/risc_mgmt/template_pkg.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/packages/risc_mgmt/crc32_pkg.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/packages/risc_mgmt/rv32m_pkg.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/packages/risc_mgmt/test_pkg.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/packages/machine_mode_types_1_11_pkg.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/packages/machine_mode_types_pkg.sv /local/scratch/a/socet34/SoCET_Public/top_level/src/top_level_bASIC.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/risc_mgmt/risc_mgmt_wrapper.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/risc_mgmt/tspp/tspp_risc_mgmt.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/risc_mgmt/extensions/template/template_decode.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/risc_mgmt/extensions/template/template_execute.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/risc_mgmt/extensions/template/template_memory.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/standard_core/alu.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/standard_core/branch_res.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/standard_core/control_unit.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/standard_core/dmem_extender.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/standard_core/endian_swapper.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/standard_core/jump_calc.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/standard_core/memory_controller.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/standard_core/RISCVBusiness.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/standard_core/rv32i_reg_file.sv /local/scratch/a/socet34/SoCET_Public/top_level/src/m0_core_wrapper.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/pipelines/pipeline_wrapper.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/pipelines/tspp/tspp_execute_stage.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/pipelines/tspp/tspp_fetch_stage.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/pipelines/tspp/tspp_hazard_unit.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/pipelines/tspp/tspp.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/sparce/sparce_wrapper.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/sparce/sparce_disabled/sparce_disabled.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/sparce/sparce_enabled/sparce_cfid.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/sparce/sparce_enabled/sparce_enabled.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/sparce/sparce_enabled/sparce_psru.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/sparce/sparce_enabled/sparce_sasa_table.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/sparce/sparce_enabled/sparce_sprf.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/sparce/sparce_enabled/sparce_svc.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/branch_predictors/branch_predictor_wrapper.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/branch_predictors/nottaken_predictor/nottaken_predictor.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/privs/priv_wrapper.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/privs/priv_1_11/priv_1_11_block.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/privs/priv_1_11/priv_1_11_control.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/privs/priv_1_11/priv_1_11_csr_rfile.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/privs/priv_1_11/priv_1_11_pipeline_control.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/caches/caches_wrapper.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/caches/pass_through/pass_through_cache.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/caches/separate_caches.sv /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/bus_bridges/ahb.sv /local/scratch/a/socet34/SoCET_Public/m0_debugger/src/uart.sv /local/scratch/a/socet34/SoCET_Public/m0_debugger/src/buffer.v /local/scratch/a/socet34/SoCET_Public/m0_debugger/src/debugger.sv /local/scratch/a/socet34/SoCET_Public/m0_debugger/src/rcu.v /local/scratch/a/socet34/SoCET_Public/m0_debugger/src/start_bit_det.v /local/scratch/a/socet34/SoCET_Public/m0_debugger/src/stop_bit_chk.v /local/scratch/a/socet34/SoCET_Public/m0_debugger/src/tcu.v /local/scratch/a/socet34/SoCET_Public/m0_debugger/src/timer.v /local/scratch/a/socet34/SoCET_Public/m0_debugger/src/transmit.v /local/scratch/a/socet34/SoCET_Public/m0_debugger/src/debugger_top.sv /local/scratch/a/socet34/SoCET_Public/m0_debugger/src/AHB_Lite_Mux.v /local/scratch/a/socet34/SoCET_Public/ahb/apb_bridge/src/APB_Bridge.sv /local/scratch/a/socet34/SoCET_Public/ahb/apb_bridge/src/APB_Decoder.sv /local/scratch/a/socet34/SoCET_Public/ahb/apb_bridge/src/ahb2apb.sv /local/scratch/a/socet34/SoCET_Public/apb/gpio/src/APB_SlaveInterface.sv /local/scratch/a/socet34/SoCET_Public/apb/gpio/src/edge_detector.sv /local/scratch/a/socet34/SoCET_Public/apb/gpio/src/Gpio.sv /local/scratch/a/socet34/SoCET_Public/sram_controller/src/sram_controller.sv /local/scratch/a/socet34/SoCET_Public/sram_controller/src/ahb_slave.sv /local/scratch/a/socet34/SoCET_Public/sram_controller/src/encoder.sv /local/scratch/a/socet34/SoCET_Public/sram_controller/src/decoder.sv /local/scratch/a/socet34/SoCET_Public/sram_controller/src/sram_ahb_slave.sv /local/scratch/a/socet34/SoCET_Public/sram_controller/src/SOC_RAM.sv /local/scratch/a/socet34/SoCET_Public/sram_controller/src/sram_ti_wrapper.sv /local/scratch/a/socet34/SoCET_Public/sram_controller/src/endian_swapper_ram.sv /local/scratch/a/socet34/SoCET_Public/sram_controller/src/Memory_RAO.sv /local/scratch/a/socet34/SoCET_Public/sram_controller/src/onchip_sram.sv /local/scratch/a/socet34/SoCET_Public/sram_controller/src/memory_blocks.sv /local/scratch/a/socet34/SoCET_Public/sram_controller/src/offchip_sram_controller.sv /local/scratch/a/socet34/SoCET_Public/sram_controller/src/offchip_sram_simulator.sv /local/scratch/a/socet34/SoCET_Public/sram_controller/src/SOC_ROM.sv /local/scratch/a/socet34/SoCET_Public/sram_controller/src/SOC_RAM_wrapper.sv /local/scratch/a/socet34/SoCET_Public/apb/polymorphic_crc/src/apb_slave.sv /local/scratch/a/socet34/SoCET_Public/apb/polymorphic_crc/src/control_register.sv /local/scratch/a/socet34/SoCET_Public/apb/polymorphic_crc/src/crc32.sv /local/scratch/a/socet34/SoCET_Public/apb/polymorphic_crc/src/dig_poly_NAND_NOR2x_1.sv /local/scratch/a/socet34/SoCET_Public/apb/polymorphic_crc/src/dig_poly_XOR_BUF2_x1.sv /local/scratch/a/socet34/SoCET_Public/apb/polymorphic_crc/src/POLI_top_level.sv /local/scratch/a/socet34/SoCET_Public/apb/polymorphic_crc/src/sim_NAND_NOR.sv /local/scratch/a/socet34/SoCET_Public/apb/polymorphic_crc/src/sim_wrapper_NAND_NOR.sv /local/scratch/a/socet34/SoCET_Public/apb/polymorphic_crc/src/sim_wrapper_XOR_BUF.sv /local/scratch/a/socet34/SoCET_Public/apb/polymorphic_crc/src/sim_XOR_BUF.sv /local/scratch/a/socet34/SoCET_Public/apb/pwm/source/APB_SlaveInterface_general.sv /local/scratch/a/socet34/SoCET_Public/apb/pwm/source/flex_counter.sv /local/scratch/a/socet34/SoCET_Public/apb/pwm/source/pwmchannel.sv /local/scratch/a/socet34/SoCET_Public/apb/pwm/source/pwm.sv /local/scratch/a/socet34/SoCET_Public/apb/timer/src/APB_SlaveInterface_timer.sv /local/scratch/a/socet34/SoCET_Public/apb/timer/src/clock_divider.sv /local/scratch/a/socet34/SoCET_Public/apb/timer/src/edge_detector_timer.sv /local/scratch/a/socet34/SoCET_Public/apb/timer/src/Timer.sv /package/asicfab/RAM/cypress_ram_sim/src/cy7c1049bn.vhd -incdir ./src -incdir ./include -incdir /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/include/ -incdir /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/packages/ -incdir /local/scratch/a/socet34/SoCET_Public/RISCVBusiness/source_code/packages/risc_mgmt/ -incdir /local/scratch/a/socet34/SoCET_Public/m0/include/ -incdir /local/scratch/a/socet34/SoCET_Public/m0_debugger/include/ -incdir /local/scratch/a/socet34/SoCET_Public/ahb/ahb_interconnect/include/ -incdir /local/scratch/a/socet34/SoCET_Public/ahb/apb_bridge/include/ -incdir /local/scratch/a/socet34/SoCET_Public/amba_common/include/ -incdir /local/scratch/a/socet34/SoCET_Public/apb/gpio/include/ -incdir /local/scratch/a/socet34/SoCET_Public/apb/i2c/include/ -incdir /local/scratch/a/socet34/SoCET_Public/sram_controller/include/ -incdir /local/scratch/a/socet34/SoCET_Public/apb/polymorphic_crc/inc/ -incdir /local/scratch/a/socet34/SoCET_Public/apb/timer/include/ -incdir /package/asicfab/RAM/cypress_ram_sim/include/ -input /home/asicfab/a/socet34/SoCET_Public/periphs.tcl
#

set tcl_prompt1 {puts -nonewline "ncsim> "}
set tcl_prompt2 {puts -nonewline "> "}
set vlog_format %h
set vhdl_format %v
set real_precision 6
set display_unit auto
set time_unit module
set heap_garbage_size -200
set heap_garbage_time 0
set assert_report_level note
set assert_stop_level error
set autoscope yes
set assert_1164_warnings yes
set pack_assert_off {}
set severity_pack_assert_off {note warning}
set assert_output_stop_level failed
set tcl_debug_level 0
set relax_path_name 1
set vhdl_vcdmap XX01ZX01X
set intovf_severity_level ERROR
set probe_screen_format 0
set rangecnst_severity_level ERROR
set textio_severity_level ERROR
set vital_timing_checks_on 1
set vlog_code_show_force 0
set assert_count_attempts 1
set tcl_all64 false
set tcl_runerror_exit false
set assert_report_incompletes 0
set show_force 1
set force_reset_by_reinvoke 0
set tcl_relaxed_literal 0
set probe_exclude_patterns {}
set probe_packed_limit 4k
set probe_unpacked_limit 16k
set assert_internal_msg no
set svseed 1
set assert_reporting_mode 0
alias . run
alias iprof profile
alias quit exit
database -open -shm -into waves.shm waves -default
probe -create -database waves tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.sparce_if.pipeline.if_ex_enable tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.sparce_if.pipeline.pc tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.sparce_if.pipeline.rd tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.sparce_if.pipeline.rdata tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.sparce_if.pipeline.sasa_addr tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.sparce_if.pipeline.sasa_data tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.sparce_if.pipeline.sasa_wen tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.sparce_if.pipeline.skipping tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.sparce_if.pipeline.sparce_target tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.sparce_if.pipeline.wb_data tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.sparce_if.pipeline.wb_en
probe -create -database waves tb_top_level_bASIC.rx_i tb_top_level_bASIC.tx_o
probe -create -database waves tb_top_level_bASIC.bASIC.gpioIf0.en_data tb_top_level_bASIC.bASIC.gpioIf0.r_data
probe -create -database waves tb_top_level_bASIC.offchip_sramif.sram.external_addr
probe -create -database waves tb_top_level_bASIC.bASIC.blkif.soc_memory.sram_active tb_top_level_bASIC.bASIC.blkif.soc_memory.rom_active tb_top_level_bASIC.bASIC.blkif.soc_memory.ram_active
probe -create -database waves tb_top_level_bASIC.bASIC.RAM.TOPRAM.RAM tb_top_level_bASIC.bASIC.RAM.TOPRAM.addr tb_top_level_bASIC.bASIC.RAM.TOPRAM.byte_en tb_top_level_bASIC.bASIC.RAM.TOPRAM.w_en tb_top_level_bASIC.bASIC.RAM.TOPRAM.r_data tb_top_level_bASIC.bASIC.RAM.TOPRAM.w_data
probe -create -database waves tb_top_level_bASIC.bASIC.m0wrap.debugger_top.debugger.state tb_top_level_bASIC.bASIC.m0wrap.debugger_top.debugger.alive_state tb_top_level_bASIC.bASIC.m0wrap.debugger_top.debugger.crc_reg tb_top_level_bASIC.bASIC.m0wrap.debugger_top.debugger.data_in tb_top_level_bASIC.bASIC.m0wrap.debugger_top.debugger.data_send
probe -create -database waves tb_top_level_bASIC.bASIC.gpioIf0.w_data tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.priv_wrapper_i.priv_block_i.prv_control_i.nRST tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.priv_wrapper_i.priv_block_i.prv_control_i.CLK tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.priv_wrapper_i.priv_block_i.prv_control_i.exception tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.priv_wrapper_i.priv_block_i.prv_control_i.ex_src tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.tspp_dcache_gen_bus_if.addr[1:0] tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.mc.current_state tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.mc.next_state tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.mc.rdata tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.mc.wdata tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.dcache_mc_if.generic_bus.addr tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.dcache_mc_if.generic_bus.busy tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.dcache_mc_if.generic_bus.byte_en tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.dcache_mc_if.generic_bus.rdata tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.dcache_mc_if.generic_bus.ren tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.dcache_mc_if.generic_bus.wdata tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.dcache_mc_if.generic_bus.wen tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.icache_mc_if.generic_bus.addr tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.icache_mc_if.generic_bus.busy tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.icache_mc_if.generic_bus.byte_en tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.icache_mc_if.generic_bus.rdata tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.icache_mc_if.generic_bus.ren tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.icache_mc_if.generic_bus.wdata tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.icache_mc_if.generic_bus.wen tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.pipeline_trans_if.cpu.addr tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.pipeline_trans_if.cpu.busy tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.pipeline_trans_if.cpu.byte_en tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.pipeline_trans_if.cpu.rdata tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.pipeline_trans_if.cpu.ren tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.pipeline_trans_if.cpu.wdata tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.pipeline_trans_if.cpu.wen tb_top_level_bASIC.bASIC.sram_controller.sram_ahb_slave.AHBS0.next tb_top_level_bASIC.bASIC.sram_controller.sram_ahb_slave.AHBS0.current tb_top_level_bASIC.bASIC.sramIf_ahbif.HADDR tb_top_level_bASIC.bASIC.sramIf_ahbif.HRDATA tb_top_level_bASIC.bASIC.sramIf_ahbif.HWDATA tb_top_level_bASIC.bASIC.sramIf_ahbif.HWRITE tb_top_level_bASIC.bASIC.sramIf_ahbif.HTRANS tb_top_level_bASIC.bASIC.sramIf_ahbif.HSIZE tb_top_level_bASIC.bASIC.sramIf_ahbif.HSEL tb_top_level_bASIC.bASIC.sramIf_ahbif.HRESP tb_top_level_bASIC.bASIC.sramIf_ahbif.HREADYOUT tb_top_level_bASIC.bASIC.sramIf_ahbif.HREADY tb_top_level_bASIC.bASIC.sram_controller.mcif.encoder.byte_en tb_top_level_bASIC.bASIC.sram_controller.mcif.encoder.sram_en tb_top_level_bASIC.bASIC.sram_controller.mcif.encoder.latched_flag tb_top_level_bASIC.bASIC.sram_controller.encoder.rData_in tb_top_level_bASIC.bASIC.sram_controller.mcif.encoder.ram_rData tb_top_level_bASIC.bASIC.sram_controller.mcif.encoder.rData tb_top_level_bASIC.bASIC.sram_controller.mcif.ahb_slave.HRDATA tb_top_level_bASIC.bASIC.sram_controller.mcif.ahb_slave.rData tb_top_level_bASIC.bASIC.sramIf.controller.addr tb_top_level_bASIC.bASIC.sramIf.controller.byte_en tb_top_level_bASIC.bASIC.sramIf.controller.ram_rData tb_top_level_bASIC.bASIC.sramIf.controller.ram_wData tb_top_level_bASIC.bASIC.sramIf.controller.sram_en tb_top_level_bASIC.bASIC.sramIf.controller.sram_wait tb_top_level_bASIC.bASIC.sramIf.controller.wen tb_top_level_bASIC.bASIC.blkif.sram.addr tb_top_level_bASIC.bASIC.blkif.sram.byte_en tb_top_level_bASIC.bASIC.blkif.sram.sram_active tb_top_level_bASIC.bASIC.blkif.sram.sram_rdata tb_top_level_bASIC.bASIC.blkif.sram.sram_wait tb_top_level_bASIC.bASIC.blkif.sram.wdata tb_top_level_bASIC.bASIC.blkif.sram.wen tb_top_level_bASIC.offchip_sramif.controller.external_rdata tb_top_level_bASIC.offchip_sramif.controller.external_wdata tb_top_level_bASIC.offchip_sramif.controller.nCE tb_top_level_bASIC.offchip_sramif.controller.nOE tb_top_level_bASIC.offchip_sramif.controller.nWE tb_top_level_bASIC.bASIC.offchip_sram.active
probe -create -database waves tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.fetch_stage_i.instr tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.fetch_stage_i.pc tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.execute_stage_i.cu_if.control_unit.instr tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.execute_stage_i.cu_if.control_unit.opcode tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.execute_stage_i.cu_if.control_unit.load_type tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.execute_stage_i.cu_if.control_unit.alu_op tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.execute_stage_i.cu_if.control_unit.jump tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.execute_stage_i.cu_if.control_unit.branch tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.execute_stage_i.cu_if.control_unit.branch_type tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.execute_stage_i.cu_if.control_unit.dren tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.execute_stage_i.cu_if.control_unit.dwen tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.execute_stage_i.rf.registers tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.hazard_if.mal_insn tb_top_level_bASIC.bASIC.m0wrap.RISCVBusiness.hazard_if.illegal_insn
probe -create -database waves tb_top_level_bASIC.cypress_srams.genblk1[0].cypress_ram0:A tb_top_level_bASIC.cypress_srams.genblk1[0].cypress_ram0:CE_b tb_top_level_bASIC.cypress_srams.genblk1[0].cypress_ram0:OE_b tb_top_level_bASIC.cypress_srams.genblk1[0].cypress_ram0:WE_b tb_top_level_bASIC.cypress_srams.genblk1[0].cypress_ram0:DQ tb_top_level_bASIC.cypress_srams.genblk1[1].cypress_ram0:DQ tb_top_level_bASIC.cypress_srams.genblk1[2].cypress_ram0:DQ tb_top_level_bASIC.cypress_srams.genblk1[3].cypress_ram0:DQ
probe -create -database waves tb_top_level_bASIC.cypress_srams.genblk1[1].cypress_ram0:WE_b tb_top_level_bASIC.cypress_srams.genblk1[2].cypress_ram0:WE_b tb_top_level_bASIC.cypress_srams.genblk1[3].cypress_ram0:WE_b
probe -create -database waves tb_top_level_bASIC.offchip_sramif.controller.external_bidir
probe -create -database waves tb_top_level_bASIC.bASIC.Pwm0.pwm_out tb_top_level_bASIC.bASIC.Pwm0.pwrite tb_top_level_bASIC.bASIC.Pwm0.ren tb_top_level_bASIC.bASIC.Pwm0.w_data
probe -create -database waves tb_top_level_bASIC.bASIC.Gpio0.wen tb_top_level_bASIC.bASIC.Gpio0.sync_out tb_top_level_bASIC.bASIC.Gpio0.sync_in tb_top_level_bASIC.bASIC.Gpio0.registers tb_top_level_bASIC.bASIC.Gpio0.read_r tb_top_level_bASIC.bASIC.Gpio0.pos_edge tb_top_level_bASIC.bASIC.Gpio0.neg_edge tb_top_level_bASIC.bASIC.Gpio0.gen_intr
probe -create -database waves tb_top_level_bASIC.bASIC.gpioIf0.gpio.en_data tb_top_level_bASIC.bASIC.gpioIf0.gpio.gpio_bidir tb_top_level_bASIC.bASIC.gpioIf0.gpio.interrupt tb_top_level_bASIC.bASIC.gpioIf0.gpio.r_data tb_top_level_bASIC.bASIC.gpioIf0.gpio.w_data
probe -create -database waves tb_top_level_bASIC.bASIC.Gpio0.edgd.neg_edge tb_top_level_bASIC.bASIC.Gpio0.edgd.pos_edge tb_top_level_bASIC.bASIC.Gpio0.edgd.signal_r tb_top_level_bASIC.bASIC.Gpio0.edgd.signal
probe -create -database waves tb_top_level_bASIC.bASIC.Pwm0.apbs.prdata_reg tb_top_level_bASIC.bASIC.Pwm0.clk tb_top_level_bASIC.bASIC.Pwm0.n_rst tb_top_level_bASIC.bASIC.Pwm0.paddr tb_top_level_bASIC.bASIC.Pwm0.penable tb_top_level_bASIC.bASIC.Pwm0.prdata tb_top_level_bASIC.bASIC.Pwm0.psel tb_top_level_bASIC.bASIC.Pwm0.pwdata tb_top_level_bASIC.bASIC.Pwm0.wen
probe -create -database waves tb_top_level_bASIC.bASIC.Gpio0.apbs.PADDR
probe -create -database waves tb_top_level_bASIC.bASIC.Gpio0.apbs.PWRITE tb_top_level_bASIC.bASIC.Gpio0.apbs.PENABLE tb_top_level_bASIC.bASIC.Gpio0.apbs.PRDATA tb_top_level_bASIC.bASIC.Gpio0.apbs.PWDATA
probe -create -database waves tb_top_level_bASIC.bASIC.Gpio0.apbs.PSEL
probe -create -database waves tb_top_level_bASIC.bASIC.Gpio0.apb_data tb_top_level_bASIC.bASIC.Gpio0.apb_read tb_top_level_bASIC.bASIC.Gpio0.clk tb_top_level_bASIC.bASIC.Gpio0.n_rst tb_top_level_bASIC.bASIC.gpio0apbIf.apb_s.PADDR tb_top_level_bASIC.bASIC.gpio0apbIf.apb_s.PENABLE tb_top_level_bASIC.bASIC.gpio0apbIf.apb_s.PRDATA tb_top_level_bASIC.bASIC.gpio0apbIf.apb_s.PSEL tb_top_level_bASIC.bASIC.gpio0apbIf.apb_s.PWDATA tb_top_level_bASIC.bASIC.gpio0apbIf.apb_s.PWRITE
probe -create -database waves tb_top_level_bASIC.bASIC.Pwm0.apbs.PADDR tb_top_level_bASIC.bASIC.Pwm0.apbs.PENABLE tb_top_level_bASIC.bASIC.Pwm0.apbs.PRDATA tb_top_level_bASIC.bASIC.Pwm0.apbs.PSEL tb_top_level_bASIC.bASIC.Pwm0.apbs.PWDATA tb_top_level_bASIC.bASIC.Pwm0.apbs.PWRITE tb_top_level_bASIC.bASIC.Pwm0.apbs.address_index tb_top_level_bASIC.bASIC.Pwm0.apbs.address_match tb_top_level_bASIC.bASIC.Pwm0.apbs.address_sel tb_top_level_bASIC.bASIC.Pwm0.apbs.clk tb_top_level_bASIC.bASIC.Pwm0.apbs.i tb_top_level_bASIC.bASIC.Pwm0.apbs.n_rst tb_top_level_bASIC.bASIC.Pwm0.apbs.nextstate tb_top_level_bASIC.bASIC.Pwm0.apbs.pslverr tb_top_level_bASIC.bASIC.Pwm0.apbs.pslverr_reg tb_top_level_bASIC.bASIC.Pwm0.apbs.r_enable tb_top_level_bASIC.bASIC.Pwm0.apbs.r_enable_reg tb_top_level_bASIC.bASIC.Pwm0.apbs.read_data tb_top_level_bASIC.bASIC.Pwm0.apbs.slave_reg tb_top_level_bASIC.bASIC.Pwm0.apbs.state tb_top_level_bASIC.bASIC.Pwm0.apbs.w_data tb_top_level_bASIC.bASIC.Pwm0.apbs.w_enable tb_top_level_bASIC.bASIC.Pwm0.apbs.w_enable_reg
probe -create -database waves tb_top_level_bASIC.bASIC.Poli0.crcif.crc_start tb_top_level_bASIC.bASIC.Poli0.crcif.crc_reset tb_top_level_bASIC.bASIC.Poli0.crcif.crc_orient tb_top_level_bASIC.bASIC.Poli0.crcif.crc_ready tb_top_level_bASIC.bASIC.Poli0.crcif.crc_data_in tb_top_level_bASIC.bASIC.Poli0.crcif.crc_data_out tb_top_level_bASIC.bASIC.Timer0.compare_output
probe -create -database waves tb_top_level_bASIC.bASIC.Timer0.IOS
probe -create -database waves tb_top_level_bASIC.bASIC.Timer0.TCF tb_top_level_bASIC.bASIC.Timer0.TCNT tb_top_level_bASIC.bASIC.Timer0.TSCR tb_top_level_bASIC.bASIC.Timer0.TOV tb_top_level_bASIC.bASIC.Timer0.TCR tb_top_level_bASIC.bASIC.Timer0.TIE tb_top_level_bASIC.bASIC.Timer0.TSCR2 tb_top_level_bASIC.bASIC.Timer0.FLG1 tb_top_level_bASIC.bASIC.Timer0.FLG2 tb_top_level_bASIC.bASIC.Timer0.TCN

simvision -input periphs.tcl.svcf
