// Seed: 2241198825
module module_0 (
    output wor   id_0,
    input  tri   id_1,
    input  wire  id_2,
    input  tri1  id_3,
    input  uwire id_4,
    input  tri0  id_5,
    input  wor   id_6,
    input  wor   id_7
);
  wire id_9;
  wire id_10, id_11;
endmodule
module module_1 (
    input  wand id_0,
    output wor  id_1
    , id_4,
    input  wire id_2
);
  parameter id_5 = 1 == 1;
  assign id_1 = id_5[1];
  assign id_4.id_4 = -1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0
  );
  assign modCall_1.id_7 = 0;
  logic id_6, id_7, id_8;
  logic id_9;
endmodule
