Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 23 20:23:50 2024
| Host         : DESKTOP-KITILU9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SCCPUSOC_Top_timing_summary_routed.rpt -rpx SCCPUSOC_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : SCCPUSOC_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1120 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_7SEG/cnt_reg[14]/Q (HIGH)

 There are 1120 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[25]/Q (HIGH)

 There are 1120 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3702 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.514        0.000                      0                   80        0.108        0.000                      0                   80       49.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.514        0.000                      0                   80        0.108        0.000                      0                   80       49.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.514ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 1.086ns (31.542%)  route 2.357ns (68.458%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 104.944 - 100.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.639     5.242    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y94         FDCE                                         r  U_7SEG/i_data_store_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  U_7SEG/i_data_store_reg[9]/Q
                         net (fo=1, routed)           1.311     7.008    U_7SEG/i_data_store[9]
    SLICE_X30Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.132 r  U_7SEG/o_seg_r[6]_i_12/O
                         net (fo=1, routed)           0.000     7.132    U_7SEG/o_seg_r[6]_i_12_n_0
    SLICE_X30Y97         MUXF7 (Prop_muxf7_I0_O)      0.209     7.341 r  U_7SEG/o_seg_r_reg[6]_i_5/O
                         net (fo=7, routed)           1.046     8.388    U_7SEG/sel0[1]
    SLICE_X28Y96         LUT4 (Prop_lut4_I2_O)        0.297     8.685 r  U_7SEG/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.685    U_7SEG/o_seg_r[1]_i_1_n_0
    SLICE_X28Y96         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.521   104.944    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y96         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X28Y96         FDPE (Setup_fdpe_C_D)        0.031   105.198    U_7SEG/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.198    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                 96.514    

Slack (MET) :             96.514ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.086ns (31.566%)  route 2.354ns (68.434%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 104.944 - 100.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.639     5.242    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y94         FDCE                                         r  U_7SEG/i_data_store_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  U_7SEG/i_data_store_reg[9]/Q
                         net (fo=1, routed)           1.311     7.008    U_7SEG/i_data_store[9]
    SLICE_X30Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.132 r  U_7SEG/o_seg_r[6]_i_12/O
                         net (fo=1, routed)           0.000     7.132    U_7SEG/o_seg_r[6]_i_12_n_0
    SLICE_X30Y97         MUXF7 (Prop_muxf7_I0_O)      0.209     7.341 r  U_7SEG/o_seg_r_reg[6]_i_5/O
                         net (fo=7, routed)           1.044     8.385    U_7SEG/sel0[1]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.297     8.682 r  U_7SEG/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.682    U_7SEG/o_seg_r[0]_i_1_n_0
    SLICE_X28Y96         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.521   104.944    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y96         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X28Y96         FDPE (Setup_fdpe_C_D)        0.029   105.196    U_7SEG/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.196    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                 96.514    

Slack (MET) :             96.530ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.114ns (32.094%)  route 2.357ns (67.906%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 104.944 - 100.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.639     5.242    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y94         FDCE                                         r  U_7SEG/i_data_store_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  U_7SEG/i_data_store_reg[9]/Q
                         net (fo=1, routed)           1.311     7.008    U_7SEG/i_data_store[9]
    SLICE_X30Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.132 r  U_7SEG/o_seg_r[6]_i_12/O
                         net (fo=1, routed)           0.000     7.132    U_7SEG/o_seg_r[6]_i_12_n_0
    SLICE_X30Y97         MUXF7 (Prop_muxf7_I0_O)      0.209     7.341 r  U_7SEG/o_seg_r_reg[6]_i_5/O
                         net (fo=7, routed)           1.046     8.388    U_7SEG/sel0[1]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.325     8.713 r  U_7SEG/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.713    U_7SEG/o_seg_r[3]_i_1_n_0
    SLICE_X28Y96         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.521   104.944    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y96         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X28Y96         FDPE (Setup_fdpe_C_D)        0.075   105.242    U_7SEG/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.242    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                 96.530    

Slack (MET) :             96.532ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 1.114ns (32.119%)  route 2.354ns (67.881%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 104.944 - 100.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.639     5.242    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y94         FDCE                                         r  U_7SEG/i_data_store_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  U_7SEG/i_data_store_reg[9]/Q
                         net (fo=1, routed)           1.311     7.008    U_7SEG/i_data_store[9]
    SLICE_X30Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.132 r  U_7SEG/o_seg_r[6]_i_12/O
                         net (fo=1, routed)           0.000     7.132    U_7SEG/o_seg_r[6]_i_12_n_0
    SLICE_X30Y97         MUXF7 (Prop_muxf7_I0_O)      0.209     7.341 r  U_7SEG/o_seg_r_reg[6]_i_5/O
                         net (fo=7, routed)           1.044     8.385    U_7SEG/sel0[1]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.325     8.710 r  U_7SEG/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.710    U_7SEG/o_seg_r[5]_i_1_n_0
    SLICE_X28Y96         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.521   104.944    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y96         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X28Y96         FDPE (Setup_fdpe_C_D)        0.075   105.242    U_7SEG/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.242    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                 96.532    

Slack (MET) :             96.559ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 1.096ns (32.270%)  route 2.300ns (67.730%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 104.944 - 100.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.640     5.243    U_7SEG/clk_IBUF_BUFG
    SLICE_X41Y98         FDCE                                         r  U_7SEG/i_data_store_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDCE (Prop_fdce_C_Q)         0.456     5.699 r  U_7SEG/i_data_store_reg[23]/Q
                         net (fo=1, routed)           1.116     6.815    U_7SEG/i_data_store[23]
    SLICE_X33Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.939 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.939    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X33Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     7.156 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.184     8.340    U_7SEG/sel0[3]
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.299     8.639 r  U_7SEG/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.639    U_7SEG/o_seg_r[2]_i_1_n_0
    SLICE_X28Y96         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.521   104.944    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y96         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X28Y96         FDPE (Setup_fdpe_C_D)        0.031   105.198    U_7SEG/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.198    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                 96.559    

Slack (MET) :             96.573ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 1.126ns (32.863%)  route 2.300ns (67.137%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 104.944 - 100.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.640     5.243    U_7SEG/clk_IBUF_BUFG
    SLICE_X41Y98         FDCE                                         r  U_7SEG/i_data_store_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDCE (Prop_fdce_C_Q)         0.456     5.699 r  U_7SEG/i_data_store_reg[23]/Q
                         net (fo=1, routed)           1.116     6.815    U_7SEG/i_data_store[23]
    SLICE_X33Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.939 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.939    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X33Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     7.156 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.184     8.340    U_7SEG/sel0[3]
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.329     8.669 r  U_7SEG/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.669    U_7SEG/o_seg_r[6]_i_1_n_0
    SLICE_X28Y96         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.521   104.944    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y96         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X28Y96         FDPE (Setup_fdpe_C_D)        0.075   105.242    U_7SEG/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.242    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                 96.573    

Slack (MET) :             96.941ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 1.086ns (36.003%)  route 1.930ns (63.997%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 104.944 - 100.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.639     5.242    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y94         FDCE                                         r  U_7SEG/i_data_store_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.456     5.698 f  U_7SEG/i_data_store_reg[9]/Q
                         net (fo=1, routed)           1.311     7.008    U_7SEG/i_data_store[9]
    SLICE_X30Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.132 f  U_7SEG/o_seg_r[6]_i_12/O
                         net (fo=1, routed)           0.000     7.132    U_7SEG/o_seg_r[6]_i_12_n_0
    SLICE_X30Y97         MUXF7 (Prop_muxf7_I0_O)      0.209     7.341 f  U_7SEG/o_seg_r_reg[6]_i_5/O
                         net (fo=7, routed)           0.620     7.961    U_7SEG/sel0[1]
    SLICE_X28Y96         LUT4 (Prop_lut4_I1_O)        0.297     8.258 r  U_7SEG/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.258    U_7SEG/o_seg_r[4]_i_1_n_0
    SLICE_X28Y96         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.521   104.944    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y96         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X28Y96         FDPE (Setup_fdpe_C_D)        0.032   105.199    U_7SEG/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.199    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                 96.941    

Slack (MET) :             97.028ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 1.148ns (40.081%)  route 1.716ns (59.919%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 104.943 - 100.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.625     5.227    U_Multi/CLK
    SLICE_X34Y101        FDCE                                         r  U_Multi/disp_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.518     5.745 r  U_Multi/disp_data_reg[28]/Q
                         net (fo=1, routed)           0.708     6.454    U_SCCPU/U_PC/disp_data_reg[31][27]
    SLICE_X34Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.578 r  U_SCCPU/U_PC/i_data_store[28]_i_8/O
                         net (fo=1, routed)           0.000     6.578    U_SCCPU/U_PC/i_data_store[28]_i_8_n_0
    SLICE_X34Y101        MUXF7 (Prop_muxf7_I0_O)      0.209     6.787 r  U_SCCPU/U_PC/i_data_store_reg[28]_i_3/O
                         net (fo=1, routed)           1.008     7.795    U_SCCPU/U_RF/PC_reg[28]
    SLICE_X32Y96         LUT6 (Prop_lut6_I5_O)        0.297     8.092 r  U_SCCPU/U_RF/i_data_store[28]_i_1/O
                         net (fo=1, routed)           0.000     8.092    U_7SEG/D[28]
    SLICE_X32Y96         FDCE                                         r  U_7SEG/i_data_store_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.520   104.943    U_7SEG/clk_IBUF_BUFG
    SLICE_X32Y96         FDCE                                         r  U_7SEG/i_data_store_reg[28]/C
                         clock pessimism              0.180   105.123    
                         clock uncertainty           -0.035   105.087    
    SLICE_X32Y96         FDCE (Setup_fdce_C_D)        0.032   105.119    U_7SEG/i_data_store_reg[28]
  -------------------------------------------------------------------
                         required time                        105.119    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                 97.028    

Slack (MET) :             97.190ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 1.091ns (39.269%)  route 1.687ns (60.731%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.640     5.243    U_Multi/CLK
    SLICE_X40Y98         FDPE                                         r  U_Multi/disp_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDPE (Prop_fdpe_C_Q)         0.456     5.699 r  U_Multi/disp_data_reg[18]/Q
                         net (fo=1, routed)           0.859     6.558    U_SCCPU/U_PC/disp_data_reg[31][17]
    SLICE_X40Y98         LUT6 (Prop_lut6_I5_O)        0.124     6.682 r  U_SCCPU/U_PC/i_data_store[18]_i_8/O
                         net (fo=1, routed)           0.000     6.682    U_SCCPU/U_PC/i_data_store[18]_i_8_n_0
    SLICE_X40Y98         MUXF7 (Prop_muxf7_I0_O)      0.212     6.894 r  U_SCCPU/U_PC/i_data_store_reg[18]_i_3/O
                         net (fo=1, routed)           0.828     7.722    U_SCCPU/U_RF/PC_reg[18]
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.299     8.021 r  U_SCCPU/U_RF/i_data_store[18]_i_1/O
                         net (fo=1, routed)           0.000     8.021    U_7SEG/D[18]
    SLICE_X40Y97         FDCE                                         r  U_7SEG/i_data_store_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.519   104.942    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y97         FDCE                                         r  U_7SEG/i_data_store_reg[18]/C
                         clock pessimism              0.276   105.218    
                         clock uncertainty           -0.035   105.182    
    SLICE_X40Y97         FDCE (Setup_fdce_C_D)        0.029   105.211    U_7SEG/i_data_store_reg[18]
  -------------------------------------------------------------------
                         required time                        105.211    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                 97.190    

Slack (MET) :             97.220ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 1.091ns (39.645%)  route 1.661ns (60.355%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 104.944 - 100.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.642     5.245    U_Multi/CLK
    SLICE_X33Y99         FDCE                                         r  U_Multi/disp_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  U_Multi/disp_data_reg[19]/Q
                         net (fo=1, routed)           0.858     6.559    U_SCCPU/U_PC/disp_data_reg[31][18]
    SLICE_X33Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.683 r  U_SCCPU/U_PC/i_data_store[19]_i_8/O
                         net (fo=1, routed)           0.000     6.683    U_SCCPU/U_PC/i_data_store[19]_i_8_n_0
    SLICE_X33Y99         MUXF7 (Prop_muxf7_I0_O)      0.212     6.895 r  U_SCCPU/U_PC/i_data_store_reg[19]_i_3/O
                         net (fo=1, routed)           0.803     7.698    U_SCCPU/U_RF/PC_reg[19]
    SLICE_X33Y97         LUT6 (Prop_lut6_I5_O)        0.299     7.997 r  U_SCCPU/U_RF/i_data_store[19]_i_1/O
                         net (fo=1, routed)           0.000     7.997    U_7SEG/D[19]
    SLICE_X33Y97         FDCE                                         r  U_7SEG/i_data_store_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.521   104.944    U_7SEG/clk_IBUF_BUFG
    SLICE_X33Y97         FDCE                                         r  U_7SEG/i_data_store_reg[19]/C
                         clock pessimism              0.276   105.220    
                         clock uncertainty           -0.035   105.184    
    SLICE_X33Y97         FDCE (Setup_fdce_C_D)        0.032   105.216    U_7SEG/i_data_store_reg[19]
  -------------------------------------------------------------------
                         required time                        105.216    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                 97.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.573     1.492    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y99         FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.755    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.915 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.969 r  U_7SEG/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.969    U_7SEG/cnt_reg[4]_i_1_n_7
    SLICE_X28Y100        FDCE                                         r  U_7SEG/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y100        FDCE                                         r  U_7SEG/cnt_reg[4]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.105     1.861    U_7SEG/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.573     1.492    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y99         FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.755    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.915 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.980 r  U_7SEG/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.980    U_7SEG/cnt_reg[4]_i_1_n_5
    SLICE_X28Y100        FDCE                                         r  U_7SEG/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y100        FDCE                                         r  U_7SEG/cnt_reg[6]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.105     1.861    U_7SEG/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.573     1.492    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y99         FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.755    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.915 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.005 r  U_7SEG/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.005    U_7SEG/cnt_reg[4]_i_1_n_6
    SLICE_X28Y100        FDCE                                         r  U_7SEG/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y100        FDCE                                         r  U_7SEG/cnt_reg[5]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.105     1.861    U_7SEG/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.573     1.492    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y99         FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.755    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.915 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.005 r  U_7SEG/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    U_7SEG/cnt_reg[4]_i_1_n_4
    SLICE_X28Y100        FDCE                                         r  U_7SEG/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y100        FDCE                                         r  U_7SEG/cnt_reg[7]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.105     1.861    U_7SEG/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.573     1.492    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y99         FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.755    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.915 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.954 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.954    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.008 r  U_7SEG/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.008    U_7SEG/cnt_reg[8]_i_1_n_7
    SLICE_X28Y101        FDCE                                         r  U_7SEG/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y101        FDCE                                         r  U_7SEG/cnt_reg[8]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y101        FDCE (Hold_fdce_C_D)         0.105     1.861    U_7SEG/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.573     1.492    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y99         FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.755    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.915 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.954 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.954    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.019 r  U_7SEG/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.019    U_7SEG/cnt_reg[8]_i_1_n_5
    SLICE_X28Y101        FDCE                                         r  U_7SEG/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y101        FDCE                                         r  U_7SEG/cnt_reg[10]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y101        FDCE (Hold_fdce_C_D)         0.105     1.861    U_7SEG/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.573     1.492    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y99         FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.755    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.915 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.954 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.954    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.044 r  U_7SEG/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.044    U_7SEG/cnt_reg[8]_i_1_n_4
    SLICE_X28Y101        FDCE                                         r  U_7SEG/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y101        FDCE                                         r  U_7SEG/cnt_reg[11]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y101        FDCE (Hold_fdce_C_D)         0.105     1.861    U_7SEG/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.573     1.492    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y99         FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.755    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.915 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.954 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.954    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.044 r  U_7SEG/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.044    U_7SEG/cnt_reg[8]_i_1_n_6
    SLICE_X28Y101        FDCE                                         r  U_7SEG/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y101        FDCE                                         r  U_7SEG/cnt_reg[9]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y101        FDCE (Hold_fdce_C_D)         0.105     1.861    U_7SEG/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (77.997%)  route 0.122ns (22.003%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.573     1.492    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y99         FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.755    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.915 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.954 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.954    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.993 r  U_7SEG/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.993    U_7SEG/cnt_reg[8]_i_1_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.047 r  U_7SEG/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.047    U_7SEG/cnt_reg[12]_i_1_n_7
    SLICE_X28Y102        FDCE                                         r  U_7SEG/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y102        FDCE                                         r  U_7SEG/cnt_reg[12]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y102        FDCE (Hold_fdce_C_D)         0.105     1.861    U_7SEG/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.444ns (78.424%)  route 0.122ns (21.576%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.573     1.492    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y99         FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.755    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.915 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.954 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.954    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.993 r  U_7SEG/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.993    U_7SEG/cnt_reg[8]_i_1_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.058 r  U_7SEG/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.058    U_7SEG/cnt_reg[12]_i_1_n_5
    SLICE_X28Y102        FDCE                                         r  U_7SEG/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y102        FDCE                                         r  U_7SEG/cnt_reg[14]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y102        FDCE (Hold_fdce_C_D)         0.105     1.861    U_7SEG/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y99    U_7SEG/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y101   U_7SEG/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y101   U_7SEG/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y102   U_7SEG/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y102   U_7SEG/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y102   U_7SEG/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y99    U_7SEG/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y99    U_7SEG/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y99    U_7SEG/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y99    U_7SEG/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y99    U_7SEG/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y99    U_7SEG/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y99    U_7SEG/cnt_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X33Y100   U_Multi/disp_data_reg[27]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X32Y101   U_Multi/disp_data_reg[30]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X32Y100   U_7SEG/i_data_store_reg[27]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X32Y100   U_7SEG/i_data_store_reg[29]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X32Y100   U_7SEG/i_data_store_reg[30]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y101   U_7SEG/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X32Y97    U_Multi/disp_data_reg[13]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X32Y99    U_Multi/disp_data_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y101   U_Multi/disp_data_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X33Y99    U_Multi/disp_data_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y94    U_7SEG/i_data_store_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X31Y97    U_7SEG/i_data_store_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X33Y97    U_7SEG/i_data_store_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X33Y97    U_7SEG/i_data_store_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y94    U_7SEG/i_data_store_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y101   U_Multi/disp_data_reg[21]/C



