# do leading_zeros_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# 
# vcom -93 -work work {/home/aluno/ELD_IFSC/Encontro16/leading_zeros.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:10 on Nov 07,2024
# vcom -reportprogress 300 -93 -work work /home/aluno/ELD_IFSC/Encontro16/leading_zeros.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity leading_zeros
# -- Compiling architecture ifsc_v1 of leading_zeros
# -- Compiling architecture ifsc_v2 of leading_zeros
# -- Loading entity leading_zeros
# -- Compiling configuration config
# -- Loading entity leading_zeros
# -- Loading architecture ifsc_v2 of leading_zeros
# End time: 16:42:10 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.leading_zeros(ifsc_v2)
# vsim work.leading_zeros(ifsc_v2) 
# Start time: 16:42:17 on Nov 07,2024
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020 Linux 6.1.0-23-amd64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.leading_zeros(ifsc_v2)
add wave -position end  sim:/leading_zeros/data
add wave -position end  sim:/leading_zeros/zeros
# Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: aluno  Hostname: sje-lin-sidi-918566  ProcessID: 17322
#           Attempting to use alternate WLF file "./wlftepUpws".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftepUpws
do tb
# Cannot open macro file: tb
do tb_contador.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:40 on Nov 07,2024
# vcom -reportprogress 300 -93 -work work /home/aluno/ELD_IFSC/Encontro16/leading_zeros.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity leading_zeros
# -- Compiling architecture ifsc_v1 of leading_zeros
# -- Compiling architecture ifsc_v2 of leading_zeros
# -- Loading entity leading_zeros
# -- Compiling configuration config
# -- Loading entity leading_zeros
# -- Loading architecture ifsc_v2 of leading_zeros
# End time: 16:42:40 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:40 on Nov 07,2024
# vcom -reportprogress 300 -93 -work work /home/aluno/ELD_IFSC/Encontro16/leading_zeros.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity leading_zeros
# -- Compiling architecture ifsc_v1 of leading_zeros
# -- Compiling architecture ifsc_v2 of leading_zeros
# -- Loading entity leading_zeros
# -- Compiling configuration config
# -- Loading entity leading_zeros
# -- Loading architecture ifsc_v2 of leading_zeros
# End time: 16:42:40 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:42:40 on Nov 07,2024, Elapsed time: 0:00:23
# Errors: 0, Warnings: 2
# vsim work.leading_zeros(ifsc_v1) 
# Start time: 16:42:40 on Nov 07,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.leading_zeros(ifsc_v1)
do tb_contador.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:44:09 on Nov 07,2024
# vcom -reportprogress 300 -93 -work work /home/aluno/ELD_IFSC/Encontro16/leading_zeros.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity leading_zeros
# -- Compiling architecture ifsc_v1 of leading_zeros
# -- Compiling architecture ifsc_v2 of leading_zeros
# -- Loading entity leading_zeros
# -- Compiling configuration config
# -- Loading entity leading_zeros
# -- Loading architecture ifsc_v2 of leading_zeros
# End time: 16:44:09 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:44:09 on Nov 07,2024
# vcom -reportprogress 300 -93 -work work /home/aluno/ELD_IFSC/Encontro16/leading_zeros.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity leading_zeros
# -- Compiling architecture ifsc_v1 of leading_zeros
# -- Compiling architecture ifsc_v2 of leading_zeros
# -- Loading entity leading_zeros
# -- Compiling configuration config
# -- Loading entity leading_zeros
# -- Loading architecture ifsc_v2 of leading_zeros
# End time: 16:44:09 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:44:09 on Nov 07,2024, Elapsed time: 0:01:29
# Errors: 0, Warnings: 0
# vsim work.leading_zeros(ifsc_v1) 
# Start time: 16:44:09 on Nov 07,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.leading_zeros(ifsc_v1)
do tb_contador.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:43 on Nov 07,2024
# vcom -reportprogress 300 -93 -work work /home/aluno/ELD_IFSC/Encontro16/leading_zeros.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity leading_zeros
# -- Compiling architecture ifsc_v1 of leading_zeros
# -- Compiling architecture ifsc_v2 of leading_zeros
# -- Loading entity leading_zeros
# -- Compiling configuration config
# -- Loading entity leading_zeros
# -- Loading architecture ifsc_v1 of leading_zeros
# End time: 17:19:43 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:43 on Nov 07,2024
# vcom -reportprogress 300 -93 -work work /home/aluno/ELD_IFSC/Encontro16/leading_zeros.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity leading_zeros
# -- Compiling architecture ifsc_v1 of leading_zeros
# -- Compiling architecture ifsc_v2 of leading_zeros
# -- Loading entity leading_zeros
# -- Compiling configuration config
# -- Loading entity leading_zeros
# -- Loading architecture ifsc_v1 of leading_zeros
# End time: 17:19:43 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:19:43 on Nov 07,2024, Elapsed time: 0:35:34
# Errors: 0, Warnings: 0
# vsim work.leading_zeros(ifsc_v2) 
# Start time: 17:19:43 on Nov 07,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.leading_zeros(ifsc_v2)
