m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/simulation/modelsim
valtera_merlin_master_translator
DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
!s110 1607717514
!i10b 1
!s100 fR3Ff6Pe4h_lQXBchi=m63
!s11b Dg1SIo80bB@j0V0VzS_@n1
ID8Cd:35i6^Won<bIJ]eEa1
VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1607549948
8C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/simulation/submodules/altera_merlin_master_translator.sv
FC:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/simulation/submodules/altera_merlin_master_translator.sv
!i122 5
L0 32 525
OV;L;2020.1;71
r1
!s85 0
31
!s108 1607717514.000000
!s107 C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/simulation/submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/simulation/submodules/altera_merlin_master_translator.sv|-work|master_0_master_translator|
!i113 1
o-sv -work master_0_master_translator
tCvgOpt 0
