{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606877537110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606877537125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 20:52:16 2020 " "Processing started: Tue Dec 01 20:52:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606877537125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877537125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitoCompleto -c CircuitoCompleto " "Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoCompleto -c CircuitoCompleto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877537125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606877538514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606877538514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ifons/documents/circuitoslógicos/proyectofinal/pruebas/pf/proyecto-final-circuitos/ir_counter/ir_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ifons/documents/circuitoslógicos/proyectofinal/pruebas/pf/proyecto-final-circuitos/ir_counter/ir_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR_Counter-behavior " "Found design unit 1: IR_Counter-behavior" {  } { { "../IR_Counter/IR_Counter.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/IR_Counter/IR_Counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560035 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR_Counter " "Found entity 1: IR_Counter" {  } { { "../IR_Counter/IR_Counter.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/IR_Counter/IR_Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ifons/documents/circuitoslógicos/proyectofinal/pruebas/pf/proyecto-final-circuitos/memorybank/memorybank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ifons/documents/circuitoslógicos/proyectofinal/pruebas/pf/proyecto-final-circuitos/memorybank/memorybank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryBank-behavior " "Found design unit 1: MemoryBank-behavior" {  } { { "../MemoryBank/MemoryBank.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/MemoryBank/MemoryBank.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560047 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryBank " "Found entity 1: MemoryBank" {  } { { "../MemoryBank/MemoryBank.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/MemoryBank/MemoryBank.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ifons/documents/circuitoslógicos/proyectofinal/pruebas/pf/proyecto-final-circuitos/datamemory/datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ifons/documents/circuitoslógicos/proyectofinal/pruebas/pf/proyecto-final-circuitos/datamemory/datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-behaivour " "Found design unit 1: DataMemory-behaivour" {  } { { "../DataMemory/DataMemory.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/DataMemory/DataMemory.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560057 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "../DataMemory/DataMemory.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/DataMemory/DataMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ifons/documents/circuitoslógicos/proyectofinal/pruebas/pf/proyecto-final-circuitos/instructionqueue/instructionqueue.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ifons/documents/circuitoslógicos/proyectofinal/pruebas/pf/proyecto-final-circuitos/instructionqueue/instructionqueue.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionQueue-behavior " "Found design unit 1: InstructionQueue-behavior" {  } { { "../InstructionQueue/InstructionQueue.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/InstructionQueue/InstructionQueue.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560066 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionQueue " "Found entity 1: InstructionQueue" {  } { { "../InstructionQueue/InstructionQueue.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/InstructionQueue/InstructionQueue.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ifons/documents/circuitoslógicos/proyectofinal/pruebas/pf/proyecto-final-circuitos/programcounter/programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ifons/documents/circuitoslógicos/proyectofinal/pruebas/pf/proyecto-final-circuitos/programcounter/programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-behaivour " "Found design unit 1: ProgramCounter-behaivour" {  } { { "../ProgramCounter/ProgramCounter.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/ProgramCounter/ProgramCounter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560078 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "../ProgramCounter/ProgramCounter.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/ProgramCounter/ProgramCounter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/practica4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/practica4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica4-bdf_type " "Found design unit 1: Practica4-bdf_type" {  } { { "Practica4/Practica4.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/Practica4.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560088 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica4 " "Found entity 1: Practica4" {  } { { "Practica4/Practica4.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/Practica4.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/practica2/mux4a1/mux4a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/practica2/mux4a1/mux4a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4a1-behavior " "Found design unit 1: mux4a1-behavior" {  } { { "Protoboard/Practica2/mux4a1/mux4a1.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/mux4a1/mux4a1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560108 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4a1 " "Found entity 1: mux4a1" {  } { { "Protoboard/Practica2/mux4a1/mux4a1.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/mux4a1/mux4a1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/practica2/div_freq/div_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/practica2/div_freq/div_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_freq-Behavioral " "Found design unit 1: div_freq-Behavioral" {  } { { "Protoboard/Practica2/div_freq/div_freq.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/div_freq/div_freq.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560116 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "Protoboard/Practica2/div_freq/div_freq.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/div_freq/div_freq.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/practica2/decobcda7/decobcda7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/practica2/decobcda7/decobcda7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoBCDa7-behavior " "Found design unit 1: decoBCDa7-behavior" {  } { { "Protoboard/Practica2/decoBCDa7/decoBCDa7.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/decoBCDa7/decoBCDa7.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560126 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoBCDa7 " "Found entity 1: decoBCDa7" {  } { { "Protoboard/Practica2/decoBCDa7/decoBCDa7.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/decoBCDa7/decoBCDa7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/practica2/deco2a4/deco2a4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/practica2/deco2a4/deco2a4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco2a4-behavior " "Found design unit 1: deco2a4-behavior" {  } { { "Protoboard/Practica2/deco2a4/deco2a4.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/deco2a4/deco2a4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560136 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco2a4 " "Found entity 1: deco2a4" {  } { { "Protoboard/Practica2/deco2a4/deco2a4.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/deco2a4/deco2a4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/practica2/cont2/cont2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/practica2/cont2/cont2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont2-Behavioral " "Found design unit 1: cont2-Behavioral" {  } { { "Protoboard/Practica2/cont2/cont2.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/cont2/cont2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560138 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont2 " "Found entity 1: cont2" {  } { { "Protoboard/Practica2/cont2/cont2.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/cont2/cont2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/practica2/practica2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/practica2/practica2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica2-bdf_type " "Found design unit 1: Practica2-bdf_type" {  } { { "Protoboard/Practica2/Practica2.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/Practica2.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560156 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica2 " "Found entity 1: Practica2" {  } { { "Protoboard/Practica2/Practica2.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/Practica2.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/inversor16todownto/inversor16todownto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/inversor16todownto/inversor16todownto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor16todownto-behavior " "Found design unit 1: inversor16todownto-behavior" {  } { { "Protoboard/inversor16todownto/inversor16todownto.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/inversor16todownto/inversor16todownto.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560168 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor16todownto " "Found entity 1: inversor16todownto" {  } { { "Protoboard/inversor16todownto/inversor16todownto.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/inversor16todownto/inversor16todownto.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/inversor4downtoto/inversor4downtoto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/inversor4downtoto/inversor4downtoto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor4downtoto-behavior " "Found design unit 1: inversor4downtoto-behavior" {  } { { "Protoboard/inversor4downtoto/inversor4downtoto.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/inversor4downtoto/inversor4downtoto.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560178 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor4downtoto " "Found entity 1: inversor4downtoto" {  } { { "Protoboard/inversor4downtoto/inversor4downtoto.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/inversor4downtoto/inversor4downtoto.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/binarioabcd/binarioabcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/binarioabcd/binarioabcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinarioaBCD-behavior " "Found design unit 1: BinarioaBCD-behavior" {  } { { "Protoboard/BinarioaBCD/BinarioaBCD.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/BinarioaBCD/BinarioaBCD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560189 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinarioaBCD " "Found entity 1: BinarioaBCD" {  } { { "Protoboard/BinarioaBCD/BinarioaBCD.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/BinarioaBCD/BinarioaBCD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/protoboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/protoboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Protoboard-bdf_type " "Found design unit 1: Protoboard-bdf_type" {  } { { "Protoboard/Protoboard.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Protoboard.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560199 ""} { "Info" "ISGN_ENTITY_NAME" "1 Protoboard " "Found entity 1: Protoboard" {  } { { "Protoboard/Protoboard.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Protoboard.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica5/practica5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica5/practica5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica5-behavior " "Found design unit 1: Practica5-behavior" {  } { { "Practica5/Practica5.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica5/Practica5.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560209 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica5 " "Found entity 1: Practica5" {  } { { "Practica5/Practica5.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica5/Practica5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/zerodetect/zerodetect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/zerodetect/zerodetect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZeroDetect-behavior " "Found design unit 1: ZeroDetect-behavior" {  } { { "Practica4/ZeroDetect/ZeroDetect.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/ZeroDetect/ZeroDetect.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560219 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZeroDetect " "Found entity 1: ZeroDetect" {  } { { "Practica4/ZeroDetect/ZeroDetect.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/ZeroDetect/ZeroDetect.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/shifter/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/shifter/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-behavior " "Found design unit 1: Shifter-behavior" {  } { { "Practica4/Shifter/Shifter.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/Shifter/Shifter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560229 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Practica4/Shifter/Shifter.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/Shifter/Shifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/sdivider/sdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/sdivider/sdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDivider-behavior " "Found design unit 1: SDivider-behavior" {  } { { "Practica4/SDivider/SDivider.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/SDivider/SDivider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560239 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDivider " "Found entity 1: SDivider" {  } { { "Practica4/SDivider/SDivider.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/SDivider/SDivider.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/mux2a1/mux2a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/mux2a1/mux2a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2a1-behavior " "Found design unit 1: mux2a1-behavior" {  } { { "Practica4/mux2a1/mux2a1.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/mux2a1/mux2a1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560249 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2a1 " "Found entity 1: mux2a1" {  } { { "Practica4/mux2a1/mux2a1.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/mux2a1/mux2a1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/firstbit/firstbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/firstbit/firstbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FirstBit-behavior " "Found design unit 1: FirstBit-behavior" {  } { { "Practica4/FirstBit/FirstBit.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/FirstBit/FirstBit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560259 ""} { "Info" "ISGN_ENTITY_NAME" "1 FirstBit " "Found entity 1: FirstBit" {  } { { "Practica4/FirstBit/FirstBit.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/FirstBit/FirstBit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/circuitologico/circuitologico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/circuitologico/circuitologico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoLogico-behavior " "Found design unit 1: CircuitoLogico-behavior" {  } { { "Practica4/CircuitoLogico/CircuitoLogico.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/CircuitoLogico/CircuitoLogico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560269 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoLogico " "Found entity 1: CircuitoLogico" {  } { { "Practica4/CircuitoLogico/CircuitoLogico.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/CircuitoLogico/CircuitoLogico.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/circuitoaritmetico/circuitoaritmetico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/circuitoaritmetico/circuitoaritmetico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoAritmetico-behavior " "Found design unit 1: CircuitoAritmetico-behavior" {  } { { "Practica4/CircuitoAritmetico/CircuitoAritmetico.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/CircuitoAritmetico/CircuitoAritmetico.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560290 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoAritmetico " "Found entity 1: CircuitoAritmetico" {  } { { "Practica4/CircuitoAritmetico/CircuitoAritmetico.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/CircuitoAritmetico/CircuitoAritmetico.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitocompleto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuitocompleto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CircuitoCompleto " "Found entity 1: CircuitoCompleto" {  } { { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/CircuitoCompleto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor16downtoto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inversor16downtoto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor16downtoto-behavior " "Found design unit 1: inversor16downtoto-behavior" {  } { { "inversor16downtoto.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/inversor16downtoto.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560308 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor16downtoto " "Found entity 1: inversor16downtoto" {  } { { "inversor16downtoto.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/inversor16downtoto.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constant_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constant_in-behavior " "Found design unit 1: constant_in-behavior" {  } { { "constant_in.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/constant_in.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560310 ""} { "Info" "ISGN_ENTITY_NAME" "1 constant_in " "Found entity 1: constant_in" {  } { { "constant_in.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/constant_in.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_in-behavior " "Found design unit 1: data_in-behavior" {  } { { "data_in.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/data_in.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560320 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_in " "Found entity 1: data_in" {  } { { "data_in.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/data_in.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file busdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busDivider-behavior " "Found design unit 1: busDivider-behavior" {  } { { "busDivider.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/busDivider.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560330 ""} { "Info" "ISGN_ENTITY_NAME" "1 busDivider " "Found entity 1: busDivider" {  } { { "busDivider.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/busDivider.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palabracontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file palabracontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PalabraControl-behavior " "Found design unit 1: PalabraControl-behavior" {  } { { "PalabraControl.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/PalabraControl.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560340 ""} { "Info" "ISGN_ENTITY_NAME" "1 PalabraControl " "Found entity 1: PalabraControl" {  } { { "PalabraControl.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/PalabraControl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606877560340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606877560340 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CircuitoCompleto " "Elaborating entity \"CircuitoCompleto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606877560659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Protoboard Protoboard:inst6 " "Elaborating entity \"Protoboard\" for hierarchy \"Protoboard:inst6\"" {  } { { "CircuitoCompleto.bdf" "inst6" { Schematic "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/CircuitoCompleto.bdf" { { 400 1200 1336 736 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606877560659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor16todownto Protoboard:inst6\|inversor16todownto:b2v_inst " "Elaborating entity \"inversor16todownto\" for hierarchy \"Protoboard:inst6\|inversor16todownto:b2v_inst\"" {  } { { "Protoboard/Protoboard.vhd" "b2v_inst" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Protoboard.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606877560679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinarioaBCD Protoboard:inst6\|BinarioaBCD:b2v_inst2 " "Elaborating entity \"BinarioaBCD\" for hierarchy \"Protoboard:inst6\|BinarioaBCD:b2v_inst2\"" {  } { { "Protoboard/Protoboard.vhd" "b2v_inst2" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Protoboard.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606877560694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor4downtoto Protoboard:inst6\|inversor4downtoto:b2v_inst3 " "Elaborating entity \"inversor4downtoto\" for hierarchy \"Protoboard:inst6\|inversor4downtoto:b2v_inst3\"" {  } { { "Protoboard/Protoboard.vhd" "b2v_inst3" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Protoboard.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606877560726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Practica2 Protoboard:inst6\|Practica2:b2v_inst7 " "Elaborating entity \"Practica2\" for hierarchy \"Protoboard:inst6\|Practica2:b2v_inst7\"" {  } { { "Protoboard/Protoboard.vhd" "b2v_inst7" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Protoboard.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606877560741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4a1 Protoboard:inst6\|Practica2:b2v_inst7\|mux4a1:b2v_inst " "Elaborating entity \"mux4a1\" for hierarchy \"Protoboard:inst6\|Practica2:b2v_inst7\|mux4a1:b2v_inst\"" {  } { { "Protoboard/Practica2/Practica2.vhd" "b2v_inst" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/Practica2.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606877560741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoBCDa7 Protoboard:inst6\|Practica2:b2v_inst7\|decoBCDa7:b2v_inst1 " "Elaborating entity \"decoBCDa7\" for hierarchy \"Protoboard:inst6\|Practica2:b2v_inst7\|decoBCDa7:b2v_inst1\"" {  } { { "Protoboard/Practica2/Practica2.vhd" "b2v_inst1" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/Practica2.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606877560779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont2 Protoboard:inst6\|Practica2:b2v_inst7\|cont2:b2v_inst2 " "Elaborating entity \"cont2\" for hierarchy \"Protoboard:inst6\|Practica2:b2v_inst7\|cont2:b2v_inst2\"" {  } { { "Protoboard/Practica2/Practica2.vhd" "b2v_inst2" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/Practica2.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606877560779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq Protoboard:inst6\|Practica2:b2v_inst7\|div_freq:b2v_inst3 " "Elaborating entity \"div_freq\" for hierarchy \"Protoboard:inst6\|Practica2:b2v_inst7\|div_freq:b2v_inst3\"" {  } { { "Protoboard/Practica2/Practica2.vhd" "b2v_inst3" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/Practica2.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606877560795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco2a4 Protoboard:inst6\|Practica2:b2v_inst7\|deco2a4:b2v_inst4 " "Elaborating entity \"deco2a4\" for hierarchy \"Protoboard:inst6\|Practica2:b2v_inst7\|deco2a4:b2v_inst4\"" {  } { { "Protoboard/Practica2/Practica2.vhd" "b2v_inst4" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/Practica2.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606877560826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busDivider busDivider:inst10 " "Elaborating entity \"busDivider\" for hierarchy \"busDivider:inst10\"" {  } { { "CircuitoCompleto.bdf" "inst10" { Schematic "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/CircuitoCompleto.bdf" { { 416 1000 1152 720 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606877560857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2a1 mux2a1:inst3 " "Elaborating entity \"mux2a1\" for hierarchy \"mux2a1:inst3\"" {  } { { "CircuitoCompleto.bdf" "inst3" { Schematic "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/CircuitoCompleto.bdf" { { 200 736 896 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606877560873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionQueue InstructionQueue:inst22 " "Elaborating entity \"InstructionQueue\" for hierarchy \"InstructionQueue:inst22\"" {  } { { "CircuitoCompleto.bdf" "inst22" { Schematic "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/CircuitoCompleto.bdf" { { -144 -664 -376 128 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606877560895 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ins InstructionQueue.vhd(104) " "VHDL Process Statement warning at InstructionQueue.vhd(104): signal \"ins\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../InstructionQueue/InstructionQueue.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/InstructionQueue/InstructionQueue.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606877561011 "|CircuitoCompleto|InstructionQueue:inst22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux InstructionQueue.vhd(106) " "VHDL Process Statement warning at InstructionQueue.vhd(106): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../InstructionQueue/InstructionQueue.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/InstructionQueue/InstructionQueue.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606877561011 "|CircuitoCompleto|InstructionQueue:inst22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux InstructionQueue.vhd(108) " "VHDL Process Statement warning at InstructionQueue.vhd(108): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../InstructionQueue/InstructionQueue.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/InstructionQueue/InstructionQueue.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606877561011 "|CircuitoCompleto|InstructionQueue:inst22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux InstructionQueue.vhd(109) " "VHDL Process Statement warning at InstructionQueue.vhd(109): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../InstructionQueue/InstructionQueue.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/InstructionQueue/InstructionQueue.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606877561011 "|CircuitoCompleto|InstructionQueue:inst22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux InstructionQueue.vhd(110) " "VHDL Process Statement warning at InstructionQueue.vhd(110): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../InstructionQueue/InstructionQueue.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/InstructionQueue/InstructionQueue.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606877561011 "|CircuitoCompleto|InstructionQueue:inst22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux InstructionQueue.vhd(111) " "VHDL Process Statement warning at InstructionQueue.vhd(111): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../InstructionQueue/InstructionQueue.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/InstructionQueue/InstructionQueue.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606877561011 "|CircuitoCompleto|InstructionQueue:inst22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux InstructionQueue.vhd(112) " "VHDL Process Statement warning at InstructionQueue.vhd(112): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../InstructionQueue/InstructionQueue.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/InstructionQueue/InstructionQueue.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606877561011 "|CircuitoCompleto|InstructionQueue:inst22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux InstructionQueue.vhd(113) " "VHDL Process Statement warning at InstructionQueue.vhd(113): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../InstructionQueue/InstructionQueue.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/InstructionQueue/InstructionQueue.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606877561011 "|CircuitoCompleto|InstructionQueue:inst22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux InstructionQueue.vhd(114) " "VHDL Process Statement warning at InstructionQueue.vhd(114): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../InstructionQueue/InstructionQueue.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/InstructionQueue/InstructionQueue.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606877561011 "|CircuitoCompleto|InstructionQueue:inst22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux InstructionQueue.vhd(115) " "VHDL Process Statement warning at InstructionQueue.vhd(115): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../InstructionQueue/InstructionQueue.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/InstructionQueue/InstructionQueue.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606877561011 "|CircuitoCompleto|InstructionQueue:inst22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux InstructionQueue.vhd(116) " "VHDL Process Statement warning at InstructionQueue.vhd(116): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../InstructionQueue/InstructionQueue.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/InstructionQueue/InstructionQueue.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606877561011 "|CircuitoCompleto|InstructionQueue:inst22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux InstructionQueue.vhd(117) " "VHDL Process Statement warning at InstructionQueue.vhd(117): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../InstructionQueue/InstructionQueue.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/InstructionQueue/InstructionQueue.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606877561011 "|CircuitoCompleto|InstructionQueue:inst22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux InstructionQueue.vhd(118) " "VHDL Process Statement warning at InstructionQueue.vhd(118): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../InstructionQueue/InstructionQueue.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/InstructionQueue/InstructionQueue.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606877561011 "|CircuitoCompleto|InstructionQueue:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:inst13 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:inst13\"" {  } { { "CircuitoCompleto.bdf" "inst13" { Schematic "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/CircuitoCompleto.bdf" { { 440 -624 -400 584 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606877561026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor16todownto inversor16todownto:inst7 " "Elaborating entity \"inversor16todownto\" for hierarchy \"inversor16todownto:inst7\"" {  } { { "CircuitoCompleto.bdf" "inst7" { Schematic "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/CircuitoCompleto.bdf" { { 240 -216 -24 320 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606877561042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Practica4 Practica4:inst2 " "Elaborating entity \"Practica4\" for hierarchy \"Practica4:inst2\"" {  } { { "CircuitoCompleto.bdf" "inst2" { Schematic "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/CircuitoCompleto.bdf" { { 168 992 1152 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606877561058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDivider Practica4:inst2\|SDivider:b2v_inst " "Elaborating entity \"SDivider\" for hierarchy \"Practica4:inst2\|SDivider:b2v_inst\"" {  } { { "Practica4/Practica4.vhd" "b2v_inst" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/Practica4.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606877561058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FirstBit Practica4:inst2\|FirstBit:b2v_inst1 " "Elaborating entity \"FirstBit\" for hierarchy \"Practica4:inst2\|FirstBit:b2v_inst1\"" {  } { { "Practica4/Practica4.vhd" "b2v_inst1" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/Practica4.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606877561080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircuitoAritmetico Practica4:inst2\|CircuitoAritmetico:b2v_inst2 " "Elaborating entity \"CircuitoAritmetico\" for hierarchy \"Practica4:inst2\|CircuitoAritmetico:b2v_inst2\"" {  } { { "Practica4/Practica4.vhd" "b2v_inst2" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/Practica4.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606877561095 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "COUT CircuitoAritmetico.vhd(15) " "VHDL Signal Declaration warning at CircuitoAritmetico.vhd(15): used implicit default value for signal \"COUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Practica4/CircuitoAritmetico/CircuitoAritmetico.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/CircuitoAritmetico/CircuitoAritmetico.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606877561111 "|CircuitoCompleto|Practica4:inst2|CircuitoAritmetico:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircuitoLogico Practica4:inst2\|CircuitoLogico:b2v_inst3 " "Elaborating entity \"CircuitoLogico\" for hierarchy \"Practica4:inst2\|CircuitoLogico:b2v_inst3\"" {  } { { "Practica4/Practica4.vhd" "b2v_inst3" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/Practica4.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606877561111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Practica4:inst2\|Shifter:b2v_inst6 " "Elaborating entity \"Shifter\" for hierarchy \"Practica4:inst2\|Shifter:b2v_inst6\"" {  } { { "Practica4/Practica4.vhd" "b2v_inst6" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/Practica4.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606877561142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroDetect Practica4:inst2\|ZeroDetect:b2v_inst8 " "Elaborating entity \"ZeroDetect\" for hierarchy \"Practica4:inst2\|ZeroDetect:b2v_inst8\"" {  } { { "Practica4/Practica4.vhd" "b2v_inst8" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/Practica4.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1