<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v</a>
defines: 
time_elapsed: 0.019s
ram usage: 10036 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v</a>
module uut_arrays01 (
	clock,
	we,
	addr,
	wr_data,
	rd_data
);
	input clock;
	input we;
	input [3:0] addr;
	input [3:0] wr_data;
	output [3:0] rd_data;
	reg [3:0] memory [15:0];
	always @(posedge clock) begin
		if (we)
			memory[addr] &lt;= wr_data;
		rd_data &lt;= memory[addr];
	end
endmodule

</pre>
</body>