{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738853280691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738853280691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 06 09:48:00 2025 " "Processing started: Thu Feb 06 09:48:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738853280691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1738853280691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mini_SRC_CPU -c Mini_SRC_CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mini_SRC_CPU -c Mini_SRC_CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1738853280691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1738853281268 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1738853281268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_tb_erik.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_tb_erik.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_tb_erik " "Found entity 1: bus_tb_erik" {  } { { "bus_tb_erik.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738853288690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738853288690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/register_64.v 1 1 " "Found 1 design units, including 1 entities, in source file registers/register_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_64 " "Found entity 1: register_64" {  } { { "Registers/register_64.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738853288692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738853288692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/register_32.v 1 1 " "Found 1 design units, including 1 entities, in source file registers/register_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_32 " "Found entity 1: register_32" {  } { { "Registers/register_32.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738853288695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738853288695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file registers/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "Registers/register_file.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_file.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738853288697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738853288697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738853288700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738853288700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_erik.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_erik.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus_erik.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_erik.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738853288702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738853288702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file registers/mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdr " "Found entity 1: mdr" {  } { { "Registers/mdr.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/mdr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738853288705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738853288705 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusIn_IR datapath.v(55) " "Verilog HDL Implicit Net warning at datapath.v(55): created implicit net for \"BusIn_IR\"" {  } { { "datapath.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738853288705 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusIn_zhigh datapath.v(59) " "Verilog HDL Implicit Net warning at datapath.v(59): created implicit net for \"BusIn_zhigh\"" {  } { { "datapath.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738853288705 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bus_tb_erik " "Elaborating entity \"bus_tb_erik\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1738853288733 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clock bus_tb_erik.v(27) " "Verilog HDL warning at bus_tb_erik.v(27): assignments to clock create a combinational loop" {  } { { "bus_tb_erik.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v" 27 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1738853288734 "|bus_tb_erik"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DUT " "Elaborating entity \"datapath\" for hierarchy \"datapath:DUT\"" {  } { { "bus_tb_erik.v" "DUT" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738853288739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:DUT\|register_file:GP_reg " "Elaborating entity \"register_file\" for hierarchy \"datapath:DUT\|register_file:GP_reg\"" {  } { { "datapath.v" "GP_reg" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738853288759 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_file.v(16) " "Verilog HDL Always Construct warning at register_file.v(16): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Registers/register_file.v" "" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_file.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1738853288762 "|datapath|register_file:GP_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32 datapath:DUT\|register_32:IR " "Elaborating entity \"register_32\" for hierarchy \"datapath:DUT\|register_32:IR\"" {  } { { "datapath.v" "IR" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738853288763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_64 datapath:DUT\|register_64:Z " "Elaborating entity \"register_64\" for hierarchy \"datapath:DUT\|register_64:Z\"" {  } { { "datapath.v" "Z" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738853288765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdr datapath:DUT\|mdr:MDR " "Elaborating entity \"mdr\" for hierarchy \"datapath:DUT\|mdr:MDR\"" {  } { { "datapath.v" "MDR" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738853288767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus datapath:DUT\|bus:bus " "Elaborating entity \"bus\" for hierarchy \"datapath:DUT\|bus:bus\"" {  } { { "datapath.v" "bus" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738853288786 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock " "Net \"clock\" is missing source, defaulting to GND" {  } { { "bus_tb_erik.v" "clock" { Text "D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1738853288845 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1738853288845 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1738853288887 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738853288912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 06 09:48:08 2025 " "Processing ended: Thu Feb 06 09:48:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738853288912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738853288912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738853288912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1738853288912 ""}
