
AVRASM ver. 2.1.30  D:\desktop\uni\micro\hw6\m1\Debug\List\m1.asm Sat Jan 25 13:19:24 2020

D:\desktop\uni\micro\hw6\m1\Debug\List\m1.asm(1088): warning: Register r4 already defined by the .DEF directive
D:\desktop\uni\micro\hw6\m1\Debug\List\m1.asm(1089): warning: Register r5 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega32
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 512 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x085F
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _a=R4
                 	.DEF _a_msb=R5
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0038 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0088 	JMP  _ana_comp_isr
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G100:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G100:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000033 0000      	.DB  0x0,0x0
                 
                 
                 __GLOBAL_INI_TBL:
000034 0002      	.DW  0x02
000035 0004      	.DW  0x04
000036 0066      	.DW  __REG_VARS*2
                 
                 _0xFFFFFFFF:
000037 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000038 94f8      	CLI
000039 27ee      	CLR  R30
00003a bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00003b e0f1      	LDI  R31,1
00003c bffb      	OUT  GICR,R31
00003d bfeb      	OUT  GICR,R30
00003e bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00003f e08d      	LDI  R24,(14-2)+1
000040 e0a2      	LDI  R26,2
000041 27bb      	CLR  R27
                 __CLEAR_REG:
000042 93ed      	ST   X+,R30
000043 958a      	DEC  R24
000044 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000045 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000046 e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000047 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000048 93ed      	ST   X+,R30
000049 9701      	SBIW R24,1
00004a f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00004b e6e8      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00004c e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00004d 9185      	LPM  R24,Z+
00004e 9195      	LPM  R25,Z+
00004f 9700      	SBIW R24,0
000050 f061      	BREQ __GLOBAL_INI_END
000051 91a5      	LPM  R26,Z+
000052 91b5      	LPM  R27,Z+
000053 9005      	LPM  R0,Z+
000054 9015      	LPM  R1,Z+
000055 01bf      	MOVW R22,R30
000056 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000057 9005      	LPM  R0,Z+
000058 920d      	ST   X+,R0
000059 9701      	SBIW R24,1
00005a f7e1      	BRNE __GLOBAL_INI_LOOP
00005b 01fb      	MOVW R30,R22
00005c cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00005d e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00005e bfed      	OUT  SPL,R30
00005f e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000060 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000061 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000062 e0d2      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000063 940c 00b8 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 1/24/2020
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega32
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*******************************************************/
                 ;
                 ;#include <mega32.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;int a =0;
                 ;// Analog Comparator interrupt service routine
                 ;
                 ;
                 ;// Voltage Reference: AREF pin
                 ;#define ADC_VREF_TYPE ((0<<REFS1) | (0<<REFS0) | (0<<ADLAR))
                 ;#define DATA_REGISTER_EMPTY (1 << UDRE)
                 ;
                 ;// Read the AD conversion result
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 002A {
                 
                 	.CSEG
                 _read_adc:
                 ; .FSTART _read_adc
                 ; 0000 002B ADMUX=adc_input | ADC_VREF_TYPE;
000065 93aa      	ST   -Y,R26
                 ;	adc_input -> Y+0
000066 81e8      	LD   R30,Y
000067 b9e7      	OUT  0x7,R30
                 ; 0000 002C // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 002D delay_us(10);
                +
000068 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
000069 958a     +DEC R24
00006a f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
                 ; 0000 002E // Start the AD conversion
                 ; 0000 002F ADCSRA|=(1<<ADSC);
00006b 9a36      	SBI  0x6,6
                 ; 0000 0030 // Wait for the AD conversion to complete
                 ; 0000 0031 while ((ADCSRA & (1<<ADIF))==0);
                 _0x3:
00006c 9b34      	SBIS 0x6,4
00006d cffe      	RJMP _0x3
                 ; 0000 0032 ADCSRA|=(1<<ADIF);
00006e 9a34      	SBI  0x6,4
                 ; 0000 0033 return ADCW;
00006f b1e4      	IN   R30,0x4
000070 b1f5      	IN   R31,0x4+1
000071 c005      	RJMP _0x2060001
                 ; 0000 0034 }
                 ; .FEND
                 ;
                 ;
                 ;void put_char(char c)
                 ; 0000 0038 {
                 _put_char:
                 ; .FSTART _put_char
                 ; 0000 0039 	while ((UCSRA & DATA_REGISTER_EMPTY) == 0)
000072 93aa      	ST   -Y,R26
                 ;	c -> Y+0
                 _0x6:
000073 9b5d      	SBIS 0xB,5
                 ; 0000 003A 		;
000074 cffe      	RJMP _0x6
                 ; 0000 003B 	UDR = c;
000075 81e8      	LD   R30,Y
000076 b9ec      	OUT  0xC,R30
                 ; 0000 003C }
                 _0x2060001:
000077 9621      	ADIW R28,1
000078 9508      	RET
                 ; .FEND
                 ;
                 ;void transmitter(int i)
                 ; 0000 003F {
                 _transmitter:
                 ; .FSTART _transmitter
                 ; 0000 0040 	if (i == 1)
000079 93ba      	ST   -Y,R27
00007a 93aa      	ST   -Y,R26
                 ;	i -> Y+0
00007b 81a8      	LD   R26,Y
00007c 81b9      	LDD  R27,Y+1
00007d 9711      	SBIW R26,1
00007e f411      	BRNE _0x9
                 ; 0000 0041 		UCSRB |= 0x08;
00007f 9a53      	SBI  0xA,3
                 ; 0000 0042 	else if (i == 0)
000080 c005      	RJMP _0xA
                 _0x9:
000081 81e8      	LD   R30,Y
000082 81f9      	LDD  R31,Y+1
000083 9730      	SBIW R30,0
000084 f409      	BRNE _0xB
                 ; 0000 0043 		UCSRB &= 0xF7;
000085 9853      	CBI  0xA,3
                 ; 0000 0044 }
                 _0xB:
                 _0xA:
000086 9622      	ADIW R28,2
000087 9508      	RET
                 ; .FEND
                 ;
                 ;
                 ;
                 ;interrupt [ANA_COMP] void ana_comp_isr(void)
                 ; 0000 0049 {
                 _ana_comp_isr:
                 ; .FSTART _ana_comp_isr
000088 920a      	ST   -Y,R0
000089 921a      	ST   -Y,R1
00008a 92fa      	ST   -Y,R15
00008b 936a      	ST   -Y,R22
00008c 937a      	ST   -Y,R23
00008d 938a      	ST   -Y,R24
00008e 939a      	ST   -Y,R25
00008f 93aa      	ST   -Y,R26
000090 93ba      	ST   -Y,R27
000091 93ea      	ST   -Y,R30
000092 93fa      	ST   -Y,R31
000093 b7ef      	IN   R30,SREG
000094 93ea      	ST   -Y,R30
                 ; 0000 004A // Place your code here
                 ; 0000 004B     transmitter(1);
000095 e0a1      	LDI  R26,LOW(1)
000096 e0b0      	LDI  R27,0
000097 dfe1      	RCALL _transmitter
                 ; 0000 004C     put_char(read_adc(0)/2.052);
000098 e0a0      	LDI  R26,LOW(0)
000099 dfcb      	RCALL _read_adc
00009a 2766      	CLR  R22
00009b 2777      	CLR  R23
00009c 940e 0157 	CALL __CDF1
00009e 01df      	MOVW R26,R30
00009f 01cb      	MOVW R24,R22
                +
0000a0 efe8     +LDI R30 , LOW ( 0x400353F8 )
0000a1 e5f3     +LDI R31 , HIGH ( 0x400353F8 )
0000a2 e063     +LDI R22 , BYTE3 ( 0x400353F8 )
0000a3 e470     +LDI R23 , BYTE4 ( 0x400353F8 )
                 	__GETD1N 0x400353F8
0000a4 940e 0185 	CALL __DIVF21
0000a6 940e 011e 	CALL __CFD1U
0000a8 2fae      	MOV  R26,R30
0000a9 dfc8      	RCALL _put_char
                 ; 0000 004D 
                 ; 0000 004E }
0000aa 91e9      	LD   R30,Y+
0000ab bfef      	OUT  SREG,R30
0000ac 91f9      	LD   R31,Y+
0000ad 91e9      	LD   R30,Y+
0000ae 91b9      	LD   R27,Y+
0000af 91a9      	LD   R26,Y+
0000b0 9199      	LD   R25,Y+
0000b1 9189      	LD   R24,Y+
0000b2 9179      	LD   R23,Y+
0000b3 9169      	LD   R22,Y+
0000b4 90f9      	LD   R15,Y+
0000b5 9019      	LD   R1,Y+
0000b6 9009      	LD   R0,Y+
0000b7 9518      	RETI
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 0051 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0052 // Declare your local variables here
                 ; 0000 0053 
                 ; 0000 0054 // Input/Output Ports initialization
                 ; 0000 0055 // Port A initialization
                 ; 0000 0056 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0057 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
0000b8 e0e0      	LDI  R30,LOW(0)
0000b9 bbea      	OUT  0x1A,R30
                 ; 0000 0058 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0059 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000ba bbeb      	OUT  0x1B,R30
                 ; 0000 005A 
                 ; 0000 005B // Port B initialization
                 ; 0000 005C // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 005D DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
0000bb bbe7      	OUT  0x17,R30
                 ; 0000 005E // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 005F PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000bc bbe8      	OUT  0x18,R30
                 ; 0000 0060 
                 ; 0000 0061 // Port C initialization
                 ; 0000 0062 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0063 DDRC=(1<<DDC7) | (1<<DDC6) | (1<<DDC5) | (1<<DDC4) | (1<<DDC3) | (1<<DDC2) | (1<<DDC1) | (1<<DDC0);
0000bd efef      	LDI  R30,LOW(255)
0000be bbe4      	OUT  0x14,R30
                 ; 0000 0064 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0065 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000bf e0e0      	LDI  R30,LOW(0)
0000c0 bbe5      	OUT  0x15,R30
                 ; 0000 0066 
                 ; 0000 0067 // Port D initialization
                 ; 0000 0068 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0069 DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
0000c1 bbe1      	OUT  0x11,R30
                 ; 0000 006A // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 006B PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000c2 bbe2      	OUT  0x12,R30
                 ; 0000 006C 
                 ; 0000 006D // Timer/Counter 0 initialization
                 ; 0000 006E // Clock source: System Clock
                 ; 0000 006F // Clock value: Timer 0 Stopped
                 ; 0000 0070 // Mode: Normal top=0xFF
                 ; 0000 0071 // OC0 output: Disconnected
                 ; 0000 0072 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0000c3 bfe3      	OUT  0x33,R30
                 ; 0000 0073 TCNT0=0x00;
0000c4 bfe2      	OUT  0x32,R30
                 ; 0000 0074 OCR0=0x00;
0000c5 bfec      	OUT  0x3C,R30
                 ; 0000 0075 
                 ; 0000 0076 // Timer/Counter 1 initialization
                 ; 0000 0077 // Clock source: System Clock
                 ; 0000 0078 // Clock value: Timer1 Stopped
                 ; 0000 0079 // Mode: Normal top=0xFFFF
                 ; 0000 007A // OC1A output: Disconnected
                 ; 0000 007B // OC1B output: Disconnected
                 ; 0000 007C // Noise Canceler: Off
                 ; 0000 007D // Input Capture on Falling Edge
                 ; 0000 007E // Timer1 Overflow Interrupt: Off
                 ; 0000 007F // Input Capture Interrupt: Off
                 ; 0000 0080 // Compare A Match Interrupt: Off
                 ; 0000 0081 // Compare B Match Interrupt: Off
                 ; 0000 0082 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
0000c6 bdef      	OUT  0x2F,R30
                 ; 0000 0083 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0000c7 bdee      	OUT  0x2E,R30
                 ; 0000 0084 TCNT1H=0x00;
0000c8 bded      	OUT  0x2D,R30
                 ; 0000 0085 TCNT1L=0x00;
0000c9 bdec      	OUT  0x2C,R30
                 ; 0000 0086 ICR1H=0x00;
0000ca bde7      	OUT  0x27,R30
                 ; 0000 0087 ICR1L=0x00;
0000cb bde6      	OUT  0x26,R30
                 ; 0000 0088 OCR1AH=0x00;
0000cc bdeb      	OUT  0x2B,R30
                 ; 0000 0089 OCR1AL=0x00;
0000cd bdea      	OUT  0x2A,R30
                 ; 0000 008A OCR1BH=0x00;
0000ce bde9      	OUT  0x29,R30
                 ; 0000 008B OCR1BL=0x00;
0000cf bde8      	OUT  0x28,R30
                 ; 0000 008C 
                 ; 0000 008D // Timer/Counter 2 initialization
                 ; 0000 008E // Clock source: System Clock
                 ; 0000 008F // Clock value: Timer2 Stopped
                 ; 0000 0090 // Mode: Normal top=0xFF
                 ; 0000 0091 // OC2 output: Disconnected
                 ; 0000 0092 ASSR=0<<AS2;
0000d0 bde2      	OUT  0x22,R30
                 ; 0000 0093 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0000d1 bde5      	OUT  0x25,R30
                 ; 0000 0094 TCNT2=0x00;
0000d2 bde4      	OUT  0x24,R30
                 ; 0000 0095 OCR2=0x00;
0000d3 bde3      	OUT  0x23,R30
                 ; 0000 0096 
                 ; 0000 0097 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 0098 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
0000d4 bfe9      	OUT  0x39,R30
                 ; 0000 0099 
                 ; 0000 009A // External Interrupt(s) initialization
                 ; 0000 009B // INT0: Off
                 ; 0000 009C // INT1: Off
                 ; 0000 009D // INT2: Off
                 ; 0000 009E MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0000d5 bfe5      	OUT  0x35,R30
                 ; 0000 009F MCUCSR=(0<<ISC2);
0000d6 bfe4      	OUT  0x34,R30
                 ; 0000 00A0 
                 ; 0000 00A1 // USART initialization
                 ; 0000 00A2 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 00A3 // USART Receiver: On
                 ; 0000 00A4 // USART Transmitter: Off
                 ; 0000 00A5 // USART Mode: Asynchronous
                 ; 0000 00A6 // USART Baud Rate: 9600
                 ; 0000 00A7 UCSRA=(0<<RXC) | (0<<TXC) | (0<<UDRE) | (0<<FE) | (0<<DOR) | (0<<UPE) | (0<<U2X) | (0<<MPCM);
0000d7 b9eb      	OUT  0xB,R30
                 ; 0000 00A8 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
0000d8 e1e0      	LDI  R30,LOW(16)
0000d9 b9ea      	OUT  0xA,R30
                 ; 0000 00A9 UCSRC=(1<<URSEL) | (0<<UMSEL) | (0<<UPM1) | (0<<UPM0) | (0<<USBS) | (1<<UCSZ1) | (1<<UCSZ0) | (0<<UCPOL);
0000da e8e6      	LDI  R30,LOW(134)
0000db bde0      	OUT  0x20,R30
                 ; 0000 00AA UBRRH=0x00;
0000dc e0e0      	LDI  R30,LOW(0)
0000dd bde0      	OUT  0x20,R30
                 ; 0000 00AB UBRRL=0x33;
0000de e3e3      	LDI  R30,LOW(51)
0000df b9e9      	OUT  0x9,R30
                 ; 0000 00AC 
                 ; 0000 00AD // Analog Comparator initialization
                 ; 0000 00AE // Analog Comparator: On
                 ; 0000 00AF // The Analog Comparator's positive input is
                 ; 0000 00B0 // connected to the AIN0 pin
                 ; 0000 00B1 // The Analog Comparator's negative input is
                 ; 0000 00B2 // connected to the AIN1 pin
                 ; 0000 00B3 // Interrupt on Output Toggle
                 ; 0000 00B4 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 00B5 ACSR=(0<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (1<<ACIE) | (0<<ACIC) | (1<<ACIS1) | (1<<ACIS0);
0000e0 e0eb      	LDI  R30,LOW(11)
0000e1 b9e8      	OUT  0x8,R30
                 ; 0000 00B6 
                 ; 0000 00B7 // ADC initialization
                 ; 0000 00B8 // ADC Clock frequency: 1000.000 kHz
                 ; 0000 00B9 // ADC Voltage Reference: AREF pin
                 ; 0000 00BA // ADC Auto Trigger Source: ADC Stopped
                 ; 0000 00BB ADMUX=ADC_VREF_TYPE;
0000e2 e0e0      	LDI  R30,LOW(0)
0000e3 b9e7      	OUT  0x7,R30
                 ; 0000 00BC ADCSRA=(1<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
0000e4 e8e3      	LDI  R30,LOW(131)
0000e5 b9e6      	OUT  0x6,R30
                 ; 0000 00BD SFIOR=(0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);
0000e6 e0e0      	LDI  R30,LOW(0)
0000e7 bfe0      	OUT  0x30,R30
                 ; 0000 00BE 
                 ; 0000 00BF // SPI initialization
                 ; 0000 00C0 // SPI disabled
                 ; 0000 00C1 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000e8 b9ed      	OUT  0xD,R30
                 ; 0000 00C2 
                 ; 0000 00C3 // TWI initialization
                 ; 0000 00C4 // TWI disabled
                 ; 0000 00C5 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000e9 bfe6      	OUT  0x36,R30
                 ; 0000 00C6 
                 ; 0000 00C7 // Global enable interrupts
                 ; 0000 00C8 #asm("sei")
0000ea 9478      	sei
                 ; 0000 00C9 
                 ; 0000 00CA 
                 ; 0000 00CB while (1)
                 _0xC:
                 ; 0000 00CC       {
                 ; 0000 00CD       // Place your code here
                 ; 0000 00CE         delay_us(100);
                +
0000eb ec88     +LDI R24 , LOW ( 200 )
0000ec e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
0000ed 9701     +SBIW R24 , 1
0000ee f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
                 ; 0000 00CF       }
0000ef cffb      	RJMP _0xC
                 ; 0000 00D0 }
                 _0xF:
0000f0 cfff      	RJMP _0xF
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 __ROUND_REPACK:
0000f1 2355      	TST  R21
0000f2 f442      	BRPL __REPACK
0000f3 3850      	CPI  R21,0x80
0000f4 f411      	BRNE __ROUND_REPACK0
0000f5 ffe0      	SBRS R30,0
0000f6 c004      	RJMP __REPACK
                 __ROUND_REPACK0:
0000f7 9631      	ADIW R30,1
0000f8 1f69      	ADC  R22,R25
0000f9 1f79      	ADC  R23,R25
0000fa f06b      	BRVS __REPACK1
                 
                 __REPACK:
0000fb e850      	LDI  R21,0x80
0000fc 2757      	EOR  R21,R23
0000fd f411      	BRNE __REPACK0
0000fe 935f      	PUSH R21
0000ff c073      	RJMP __ZERORES
                 __REPACK0:
000100 3f5f      	CPI  R21,0xFF
000101 f031      	BREQ __REPACK1
000102 0f66      	LSL  R22
000103 0c00      	LSL  R0
000104 9557      	ROR  R21
000105 9567      	ROR  R22
000106 2f75      	MOV  R23,R21
000107 9508      	RET
                 __REPACK1:
000108 935f      	PUSH R21
000109 2000      	TST  R0
00010a f00a      	BRMI __REPACK2
00010b c073      	RJMP __MAXRES
                 __REPACK2:
00010c c06c      	RJMP __MINRES
                 
                 __UNPACK:
00010d e850      	LDI  R21,0x80
00010e 2e19      	MOV  R1,R25
00010f 2215      	AND  R1,R21
000110 0f88      	LSL  R24
000111 1f99      	ROL  R25
000112 2795      	EOR  R25,R21
000113 0f55      	LSL  R21
000114 9587      	ROR  R24
                 
                 __UNPACK1:
000115 e850      	LDI  R21,0x80
000116 2e07      	MOV  R0,R23
000117 2205      	AND  R0,R21
000118 0f66      	LSL  R22
000119 1f77      	ROL  R23
00011a 2775      	EOR  R23,R21
00011b 0f55      	LSL  R21
00011c 9567      	ROR  R22
00011d 9508      	RET
                 
                 __CFD1U:
00011e 9468      	SET
00011f c001      	RJMP __CFD1U0
                 __CFD1:
000120 94e8      	CLT
                 __CFD1U0:
000121 935f      	PUSH R21
000122 dff2      	RCALL __UNPACK1
000123 3870      	CPI  R23,0x80
000124 f018      	BRLO __CFD10
000125 3f7f      	CPI  R23,0xFF
000126 f408      	BRCC __CFD10
000127 c04b      	RJMP __ZERORES
                 __CFD10:
000128 e156      	LDI  R21,22
000129 1b57      	SUB  R21,R23
00012a f4aa      	BRPL __CFD11
00012b 9551      	NEG  R21
00012c 3058      	CPI  R21,8
00012d f40e      	BRTC __CFD19
00012e 3059      	CPI  R21,9
                 __CFD19:
00012f f030      	BRLO __CFD17
000130 efef      	SER  R30
000131 efff      	SER  R31
000132 ef6f      	SER  R22
000133 e77f      	LDI  R23,0x7F
000134 f977      	BLD  R23,7
000135 c01a      	RJMP __CFD15
                 __CFD17:
000136 2777      	CLR  R23
000137 2355      	TST  R21
000138 f0b9      	BREQ __CFD15
                 __CFD18:
000139 0fee      	LSL  R30
00013a 1fff      	ROL  R31
00013b 1f66      	ROL  R22
00013c 1f77      	ROL  R23
00013d 955a      	DEC  R21
00013e f7d1      	BRNE __CFD18
00013f c010      	RJMP __CFD15
                 __CFD11:
000140 2777      	CLR  R23
                 __CFD12:
000141 3058      	CPI  R21,8
000142 f028      	BRLO __CFD13
000143 2fef      	MOV  R30,R31
000144 2ff6      	MOV  R31,R22
000145 2f67      	MOV  R22,R23
000146 5058      	SUBI R21,8
000147 cff9      	RJMP __CFD12
                 __CFD13:
000148 2355      	TST  R21
000149 f031      	BREQ __CFD15
                 __CFD14:
00014a 9576      	LSR  R23
00014b 9567      	ROR  R22
00014c 95f7      	ROR  R31
00014d 95e7      	ROR  R30
00014e 955a      	DEC  R21
00014f f7d1      	BRNE __CFD14
                 __CFD15:
000150 2000      	TST  R0
000151 f40a      	BRPL __CFD16
000152 d077      	RCALL __ANEGD1
                 __CFD16:
000153 915f      	POP  R21
000154 9508      	RET
                 
                 __CDF1U:
000155 9468      	SET
000156 c001      	RJMP __CDF1U0
                 __CDF1:
000157 94e8      	CLT
                 __CDF1U0:
000158 9730      	SBIW R30,0
000159 4060      	SBCI R22,0
00015a 4070      	SBCI R23,0
00015b f0b1      	BREQ __CDF10
00015c 2400      	CLR  R0
00015d f026      	BRTS __CDF11
00015e 2377      	TST  R23
00015f f412      	BRPL __CDF11
000160 9400      	COM  R0
000161 d068      	RCALL __ANEGD1
                 __CDF11:
000162 2e17      	MOV  R1,R23
000163 e17e      	LDI  R23,30
000164 2011      	TST  R1
                 __CDF12:
000165 f032      	BRMI __CDF13
000166 957a      	DEC  R23
000167 0fee      	LSL  R30
000168 1fff      	ROL  R31
000169 1f66      	ROL  R22
00016a 1c11      	ROL  R1
00016b cff9      	RJMP __CDF12
                 __CDF13:
00016c 2fef      	MOV  R30,R31
00016d 2ff6      	MOV  R31,R22
00016e 2d61      	MOV  R22,R1
00016f 935f      	PUSH R21
000170 df8a      	RCALL __REPACK
000171 915f      	POP  R21
                 __CDF10:
000172 9508      	RET
                 
                 __ZERORES:
000173 27ee      	CLR  R30
000174 27ff      	CLR  R31
000175 2766      	CLR  R22
000176 2777      	CLR  R23
000177 915f      	POP  R21
000178 9508      	RET
                 
                 __MINRES:
000179 efef      	SER  R30
00017a efff      	SER  R31
00017b e76f      	LDI  R22,0x7F
00017c ef7f      	SER  R23
00017d 915f      	POP  R21
00017e 9508      	RET
                 
                 __MAXRES:
00017f efef      	SER  R30
000180 efff      	SER  R31
000181 e76f      	LDI  R22,0x7F
000182 e77f      	LDI  R23,0x7F
000183 915f      	POP  R21
000184 9508      	RET
                 
                 __DIVF21:
000185 935f      	PUSH R21
000186 df86      	RCALL __UNPACK
000187 3870      	CPI  R23,0x80
000188 f421      	BRNE __DIVF210
000189 2011      	TST  R1
                 __DIVF211:
00018a f40a      	BRPL __DIVF219
00018b cfed      	RJMP __MINRES
                 __DIVF219:
00018c cff2      	RJMP __MAXRES
                 __DIVF210:
00018d 3890      	CPI  R25,0x80
00018e f409      	BRNE __DIVF218
                 __DIVF217:
00018f cfe3      	RJMP __ZERORES
                 __DIVF218:
000190 2401      	EOR  R0,R1
000191 9408      	SEC
000192 0b97      	SBC  R25,R23
000193 f41b      	BRVC __DIVF216
000194 f3d4      	BRLT __DIVF217
000195 2000      	TST  R0
000196 cff3      	RJMP __DIVF211
                 __DIVF216:
000197 2f79      	MOV  R23,R25
000198 931f      	PUSH R17
000199 932f      	PUSH R18
00019a 933f      	PUSH R19
00019b 934f      	PUSH R20
00019c 2411      	CLR  R1
00019d 2711      	CLR  R17
00019e 2722      	CLR  R18
00019f 2733      	CLR  R19
0001a0 2744      	CLR  R20
0001a1 2755      	CLR  R21
0001a2 e290      	LDI  R25,32
                 __DIVF212:
0001a3 17ae      	CP   R26,R30
0001a4 07bf      	CPC  R27,R31
0001a5 0786      	CPC  R24,R22
0001a6 0741      	CPC  R20,R17
0001a7 f030      	BRLO __DIVF213
0001a8 1bae      	SUB  R26,R30
0001a9 0bbf      	SBC  R27,R31
0001aa 0b86      	SBC  R24,R22
0001ab 0b41      	SBC  R20,R17
0001ac 9408      	SEC
0001ad c001      	RJMP __DIVF214
                 __DIVF213:
0001ae 9488      	CLC
                 __DIVF214:
0001af 1f55      	ROL  R21
0001b0 1f22      	ROL  R18
0001b1 1f33      	ROL  R19
0001b2 1c11      	ROL  R1
0001b3 1faa      	ROL  R26
0001b4 1fbb      	ROL  R27
0001b5 1f88      	ROL  R24
0001b6 1f44      	ROL  R20
0001b7 959a      	DEC  R25
0001b8 f751      	BRNE __DIVF212
0001b9 01f9      	MOVW R30,R18
0001ba 2d61      	MOV  R22,R1
0001bb 914f      	POP  R20
0001bc 913f      	POP  R19
0001bd 912f      	POP  R18
0001be 911f      	POP  R17
0001bf 2366      	TST  R22
0001c0 f032      	BRMI __DIVF215
0001c1 0f55      	LSL  R21
0001c2 1fee      	ROL  R30
0001c3 1fff      	ROL  R31
0001c4 1f66      	ROL  R22
0001c5 957a      	DEC  R23
0001c6 f243      	BRVS __DIVF217
                 __DIVF215:
0001c7 df29      	RCALL __ROUND_REPACK
0001c8 915f      	POP  R21
0001c9 9508      	RET
                 
                 __ANEGD1:
0001ca 95f0      	COM  R31
0001cb 9560      	COM  R22
0001cc 9570      	COM  R23
0001cd 95e1      	NEG  R30
0001ce 4fff      	SBCI R31,-1
0001cf 4f6f      	SBCI R22,-1
0001d0 4f7f      	SBCI R23,-1
0001d1 9508      	RET
                 
                 __CWD1:
0001d2 2f6f      	MOV  R22,R31
0001d3 0f66      	ADD  R22,R22
0001d4 0b66      	SBC  R22,R22
0001d5 2f76      	MOV  R23,R22
0001d6 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32 register use summary:
r0 :  15 r1 :  14 r2 :   0 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   2 
r16:   0 r17:   5 r18:   5 r19:   4 r20:   6 r21:  40 r22:  37 r23:  35 
r24:  19 r25:  15 r26:  17 r27:  10 r28:   3 r29:   1 r30:  97 r31:  25 
x  :   3 y  :  34 z  :   7 
Registers used: 21 out of 35 (60.0%)

ATmega32 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   2 add   :   1 
adiw  :   3 and   :   2 andi  :   0 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :   5 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   4 
brlt  :   1 brmi  :   3 brne  :  14 brpl  :   5 brsh  :   0 brtc  :   1 
brts  :   1 brvc  :   1 brvs  :   2 bset  :   0 bst   :   0 call  :   3 
cbi   :   1 cbr   :   0 clc   :   1 clh   :   0 cli   :   1 cln   :   0 
clr   :  17 cls   :   0 clt   :   2 clv   :   0 clz   :   0 com   :   4 
cp    :   1 cpc   :   3 cpi   :   9 cpse  :   0 dec   :   7 des   :   0 
eor   :   4 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   3 inc   :   0 jmp   :  22 ld    :  16 ldd   :   2 ldi   :  43 
lds   :   0 lpm   :   7 lsl   :   9 lsr   :   1 mov   :  15 movw  :   6 
mul   :   0 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   0 
ori   :   0 out   :  48 pop   :  10 push  :   9 rcall :   9 ret   :  12 
reti  :   1 rjmp  :  23 rol   :  19 ror   :   7 sbc   :   5 sbci  :   5 
sbi   :   3 sbic  :   0 sbis  :   2 sbiw  :   7 sbr   :   0 sbrc  :   0 
sbrs  :   1 sec   :   2 seh   :   0 sei   :   1 sen   :   0 ser   :   8 
ses   :   0 set   :   2 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  19 std   :   0 sts   :   0 sub   :   2 subi  :   1 swap  :   0 
tst   :  10 wdr   :   0 
Instructions used: 62 out of 116 (53.4%)

ATmega32 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0003ae    914     28    942   32768   2.9%
[.dseg] 0x000060 0x000260      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 2 warnings
