{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622726240642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622726240673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 03 16:17:20 2021 " "Processing started: Thu Jun 03 16:17:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622726240673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622726240673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JohnsonCounter -c JohnsonCounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off JohnsonCounter -c JohnsonCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622726240673 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622726241236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622726241236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_sr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file _sr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 _SR " "Found entity 1: _SR" {  } { { "_SR.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/ShiftRegister/_SR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622726249351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622726249351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_pk_nand.bdf 1 1 " "Found 1 design units, including 1 entities, in source file _pk_nand.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 _PK_NAND " "Found entity 1: _PK_NAND" {  } { { "_PK_NAND.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/ShiftRegister/_PK_NAND.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622726249351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622726249351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_johnsoncounterjkff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file _johnsoncounterjkff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 _JohnsonCounterJKFF " "Found entity 1: _JohnsonCounterJKFF" {  } { { "_JohnsonCounterJKFF.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/ShiftRegister/_JohnsonCounterJKFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622726249367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622726249367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_johnsoncounterdff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file _johnsoncounterdff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 _JohnsonCounterDFF " "Found entity 1: _JohnsonCounterDFF" {  } { { "_JohnsonCounterDFF.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/ShiftRegister/_JohnsonCounterDFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622726249367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622726249367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/ShiftRegister/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622726249382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622726249382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johnsoncounterdff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file johnsoncounterdff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 JohnsonCounterDFF " "Found entity 1: JohnsonCounterDFF" {  } { { "JohnsonCounterDFF.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/ShiftRegister/JohnsonCounterDFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622726249398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622726249398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johnsoncounterjkff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file johnsoncounterjkff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 JohnsonCounterJKFF " "Found entity 1: JohnsonCounterJKFF" {  } { { "JohnsonCounterJKFF.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/ShiftRegister/JohnsonCounterJKFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622726249413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622726249413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pk_nand.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pk_nand.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PK_NAND " "Found entity 1: PK_NAND" {  } { { "PK_NAND.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/ShiftRegister/PK_NAND.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622726249413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622726249413 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "_JohnsonCounterDFF " "Elaborating entity \"_JohnsonCounterDFF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622726249663 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533tm8.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533tm8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533TM8 " "Found entity 1: KP1533TM8" {  } { { "kp1533tm8.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533tm8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622726249710 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622726249710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533TM8 KP1533TM8:DD3 " "Elaborating entity \"KP1533TM8\" for hierarchy \"KP1533TM8:DD3\"" {  } { { "_JohnsonCounterDFF.bdf" "DD3" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/ShiftRegister/_JohnsonCounterDFF.bdf" { { 360 1752 1944 632 "DD3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622726249710 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533lp16.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533lp16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533LP16 " "Found entity 1: KP1533LP16" {  } { { "kp1533lp16.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533lp16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622726249757 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622726249757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533LP16 KP1533LP16:DD13 " "Elaborating entity \"KP1533LP16\" for hierarchy \"KP1533LP16:DD13\"" {  } { { "_JohnsonCounterDFF.bdf" "DD13" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/ShiftRegister/_JohnsonCounterDFF.bdf" { { 1056 256 416 1336 "DD13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622726249757 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la24.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la24.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533LA24 " "Found entity 1: KP1533LA24" {  } { { "kp1533la24.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la24.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622726249788 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622726249788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533LA24 KP1533LA24:DD6 " "Elaborating entity \"KP1533LA24\" for hierarchy \"KP1533LA24:DD6\"" {  } { { "_JohnsonCounterDFF.bdf" "DD6" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/ShiftRegister/_JohnsonCounterDFF.bdf" { { 320 1480 1640 624 "DD6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622726249788 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la3.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533LA3 " "Found entity 1: KP1533LA3" {  } { { "kp1533la3.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622726249804 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622726249804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533LA3 KP1533LA3:DD9 " "Elaborating entity \"KP1533LA3\" for hierarchy \"KP1533LA3:DD9\"" {  } { { "_JohnsonCounterDFF.bdf" "DD9" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/ShiftRegister/_JohnsonCounterDFF.bdf" { { 232 1232 1360 512 "DD9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622726249804 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la21.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la21.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533LA21 " "Found entity 1: KP1533LA21" {  } { { "kp1533la21.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la21.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622726249835 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622726249835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533LA21 KP1533LA21:DD4 " "Elaborating entity \"KP1533LA21\" for hierarchy \"KP1533LA21:DD4\"" {  } { { "_JohnsonCounterDFF.bdf" "DD4" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/ShiftRegister/_JohnsonCounterDFF.bdf" { { 632 1496 1624 912 "DD4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622726249835 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la4.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533LA4 " "Found entity 1: KP1533LA4" {  } { { "kp1533la4.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622726249866 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622726249866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533LA4 KP1533LA4:DD7 " "Elaborating entity \"KP1533LA4\" for hierarchy \"KP1533LA4:DD7\"" {  } { { "_JohnsonCounterDFF.bdf" "DD7" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/ShiftRegister/_JohnsonCounterDFF.bdf" { { 616 1240 1352 912 "DD7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622726249866 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622726250681 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622726251337 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622726251337 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622726251509 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622726251509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622726251509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622726251509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622726251525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 03 16:17:31 2021 " "Processing ended: Thu Jun 03 16:17:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622726251525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622726251525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622726251525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622726251525 ""}
