// Seed: 3018063369
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2
);
  always @(posedge id_1 or posedge 1) begin
    #1 id_2 = id_0;
  end
  type_9(
      id_0, id_0, 1
  );
  logic id_3;
  logic id_4;
  logic id_5;
  type_13 id_6 (.id_0(1));
endmodule
