Release 14.7 par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

<<<<<<< HEAD
PIERRES::  Thu Jul 12 05:04:53 2018
=======
LAPTOP-O6VFEAQH::  Wed Jul 11 17:49:26 2018
>>>>>>> 75e2274b1eff6982f846f7a3d6e9fb40607fbf1b

par -w -intstyle ise -ol high -t 1 phases_map.ncd phases.ncd phases.pcf 


Constraints file: phases.pcf.
Loading device for application Rf_Device from file '3s50a.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "phases" is an NCD, version 3.2, device xc3s50a, package tq144, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.42 2013-10-13".


Design Summary Report:

 Number of External IOBs                          18 out of 108    16%

   Number of External Input IOBs                  7

      Number of External Input IBUFs              7
        Number of LOCed External Input IBUFs      7 out of 7     100%


   Number of External Output IOBs                11

      Number of External Output IOBs             11
        Number of LOCed External Output IOBs     11 out of 11    100%


   Number of External Bidir IOBs                  0


   Number of BUFGMUXs                        1 out of 24      4%
<<<<<<< HEAD
   Number of Slices                        107 out of 704    15%
=======
   Number of Slices                        276 out of 704    39%
>>>>>>> 75e2274b1eff6982f846f7a3d6e9fb40607fbf1b
      Number of SLICEMs                      0 out of 352     0%



Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 secs 
Finished initial Timing Analysis.  REAL time: 1 secs 

WARNING:Par:288 - The signal button4_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal button5_IBUF has no load.  PAR will not attempt to route this signal.

Starting Placer
Total REAL time at the beginning of Placer: 1 secs 
Total CPU  time at the beginning of Placer: 1 secs 

Phase 1.1  Initial Placement Analysis
<<<<<<< HEAD
Phase 1.1  Initial Placement Analysis (Checksum:575e6e4e) REAL time: 3 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:575e6e4e) REAL time: 3 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:575e6e4e) REAL time: 3 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:5a49b11d) REAL time: 5 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:5a49b11d) REAL time: 5 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:5a49b11d) REAL time: 5 secs 

Phase 7.8  Global Placement
.............................
.....
............................
.....
...............................
Phase 7.8  Global Placement (Checksum:75f52fd1) REAL time: 6 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:75f52fd1) REAL time: 6 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:75a3b584) REAL time: 6 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:75a3b584) REAL time: 6 secs 
=======
Phase 1.1  Initial Placement Analysis (Checksum:cd3afb03) REAL time: 1 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:cd3afb03) REAL time: 1 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:cd3afb03) REAL time: 1 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:d3847737) REAL time: 2 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:d3847737) REAL time: 2 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:d3847737) REAL time: 2 secs 

Phase 7.8  Global Placement
............................................................................
..........
.........
Phase 7.8  Global Placement (Checksum:c7438d56) REAL time: 2 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:c7438d56) REAL time: 2 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:b783950f) REAL time: 3 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:b783950f) REAL time: 3 secs 
>>>>>>> 75e2274b1eff6982f846f7a3d6e9fb40607fbf1b

Total REAL time to Placer completion: 3 secs 
Total CPU  time to Placer completion: 3 secs 
Writing design to file phases.ncd



Starting Router


<<<<<<< HEAD
Phase  1  : 668 unrouted;      REAL time: 7 secs 

Phase  2  : 619 unrouted;      REAL time: 7 secs 

Phase  3  : 89 unrouted;      REAL time: 8 secs 

Phase  4  : 89 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 8 secs 
=======
Phase  1  : 2022 unrouted;      REAL time: 3 secs 

Phase  2  : 1962 unrouted;      REAL time: 3 secs 

Phase  3  : 508 unrouted;      REAL time: 4 secs 

Phase  4  : 508 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 secs 
>>>>>>> 75e2274b1eff6982f846f7a3d6e9fb40607fbf1b

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 secs 

Updating file: phases.ncd with current fully routed design.

<<<<<<< HEAD
Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 8 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 8 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 8 secs 
WARNING:Route:455 - CLK Net:refresh_clk may have excessive skew because 
      1 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 8 secs 
Total CPU time to Router completion: 8 secs 
=======
Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 secs 

Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 4 secs 
>>>>>>> 75e2274b1eff6982f846f7a3d6e9fb40607fbf1b

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
<<<<<<< HEAD
|           clk_BUFGP | BUFGMUX_X2Y10| No   |   48 |  0.074     |  0.539      |
+---------------------+--------------+------+------+------------+-------------+
|         refresh_clk |         Local|      |    2 |  0.000     |  1.424      |
=======
|           clk_BUFGP | BUFGMUX_X2Y10| No   |   45 |  0.070     |  0.533      |
>>>>>>> 75e2274b1eff6982f846f7a3d6e9fb40607fbf1b
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
<<<<<<< HEAD
  NET "clk_BUFGP/IBUFG" PERIOD = 8.33333333 | SETUP       |     0.491ns|     7.842ns|       0|           0
   ns HIGH 50%                              | HOLD        |     1.262ns|            |       0|           0
=======
  NET "clk_BUFGP/IBUFG" PERIOD = 500 ns HIG | SETUP       |   477.333ns|    22.667ns|       0|           0
  H 50%                                     | HOLD        |     1.310ns|            |       0|           0
>>>>>>> 75e2274b1eff6982f846f7a3d6e9fb40607fbf1b
----------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 5 secs 
Total CPU time to PAR completion: 5 secs 

Peak Memory Usage:  303 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 0

Writing design to file phases.ncd



PAR done!
