// Seed: 4010940041
module module_0;
  wire id_1;
  ;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    output supply0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri id_6
);
  assign id_3 = id_5;
  module_0 modCall_1 ();
  assign id_0 = 1 * id_4;
endmodule
module module_2 #(
    parameter id_6 = 32'd95,
    parameter id_7 = 32'd39,
    parameter id_8 = 32'd49
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    _id_8,
    id_9
);
  output wire id_9;
  module_0 modCall_1 ();
  output wire _id_8;
  inout wire _id_7;
  input wire _id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  output supply1 id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = id_7;
  assign id_3 = 1'b0;
  logic [-1 : id_8] id_10 = 1 + 1;
  assign id_4[id_7 : {
        -1, id_6
      }] = id_10#(
          .id_7(-1),
          .id_4(1)
      ) * -1 - id_2;
endmodule
