library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity DivisorClock is
    Port ( clk     : in  STD_LOGIC;  -- Clock de entrada (50 MHz)
           clk_out : out STD_LOGIC); -- Clock reduzido para 1 Hz
end DivisorClock;

architecture Behavioral of DivisorClock is
    signal contador: INTEGER := 0;
    constant MAX_COUNT: INTEGER := 50000000; -- Para 50 MHz -> 1 Hz
begin
    process(clk)
    begin
        if rising_edge(clk) then
            if contador = MAX_COUNT-1 then
                contador <= 0;
                clk_out <= NOT clk_out; -- Gera um pulso a cada 1s
            else
                contador <= contador + 1;
            end if;
        end if;
    end process;
end Behavioral;
