<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>Q:\picorv32_soc\TangNano-9K-example\picotiny\project\impl\gwsynthesis\picotiny.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>Q:\picorv32_soc\TangNano-9K-example\picotiny\project\picotiny.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>Q:\picorv32_soc\TangNano-9K-example\picotiny\project\picotiny.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Mar 02 01:23:18 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8986</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4470</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_osc</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.936</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.682</td>
<td>25.200
<td>0.000</td>
<td>19.841</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td>36.460(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_osc!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_osc</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_osc</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>12.255</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>27.027</td>
</tr>
<tr>
<td>2</td>
<td>12.773</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/cpuregs_3291_REDUCAREG_G_s/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>26.509</td>
</tr>
<tr>
<td>3</td>
<td>12.829</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
<td>u_hdmi/svo_tmds_2/cnt_5_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>26.453</td>
</tr>
<tr>
<td>4</td>
<td>12.838</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/reg_op1_4_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>26.444</td>
</tr>
<tr>
<td>5</td>
<td>12.882</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/cpuregs_3325_REDUCAREG_G_s/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>26.401</td>
</tr>
<tr>
<td>6</td>
<td>13.539</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>25.744</td>
</tr>
<tr>
<td>7</td>
<td>13.608</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
<td>u_hdmi/svo_tmds_2/cnt_6_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>25.674</td>
</tr>
<tr>
<td>8</td>
<td>13.627</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/reg_op1_29_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>25.655</td>
</tr>
<tr>
<td>9</td>
<td>13.725</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/reg_op1_30_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>25.558</td>
</tr>
<tr>
<td>10</td>
<td>14.136</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/reg_op1_26_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>25.147</td>
</tr>
<tr>
<td>11</td>
<td>14.229</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/mem_wordsize_1_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>25.054</td>
</tr>
<tr>
<td>12</td>
<td>14.264</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/reg_op1_28_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>25.019</td>
</tr>
<tr>
<td>13</td>
<td>14.282</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/reg_op1_15_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>25.001</td>
</tr>
<tr>
<td>14</td>
<td>14.312</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/reg_op1_16_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.971</td>
</tr>
<tr>
<td>15</td>
<td>14.313</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/reg_op1_31_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.969</td>
</tr>
<tr>
<td>16</td>
<td>14.446</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/reg_op1_25_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.837</td>
</tr>
<tr>
<td>17</td>
<td>14.518</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/reg_op1_5_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.764</td>
</tr>
<tr>
<td>18</td>
<td>14.518</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/reg_op1_6_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.764</td>
</tr>
<tr>
<td>19</td>
<td>14.530</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/reg_op1_20_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.752</td>
</tr>
<tr>
<td>20</td>
<td>14.537</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/reg_op1_27_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.745</td>
</tr>
<tr>
<td>21</td>
<td>14.586</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0/Q</td>
<td>u_hdmi/svo_tmds_1/cnt_6_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.696</td>
</tr>
<tr>
<td>22</td>
<td>14.622</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/reg_op1_9_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.661</td>
</tr>
<tr>
<td>23</td>
<td>14.639</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/reg_op1_0_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.643</td>
</tr>
<tr>
<td>24</td>
<td>14.694</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/reg_op1_17_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.589</td>
</tr>
<tr>
<td>25</td>
<td>14.711</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/reg_op1_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.572</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.318</td>
<td>u_hdmi/svo_term/mem_portA_wen_s0/Q</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/WREA</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.550</td>
<td>u_hdmi/svo_tmds_1/q_out_9_s0/Q</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s8/DI[1]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>3</td>
<td>0.550</td>
<td>u_hdmi/svo_tmds_1/q_out_7_s0/Q</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s6/DI[3]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>4</td>
<td>0.550</td>
<td>u_hdmi/svo_tmds_1/q_out_6_s0/Q</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s6/DI[2]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>5</td>
<td>0.550</td>
<td>u_hdmi/svo_tmds_1/q_out_4_s0/Q</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s6/DI[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>6</td>
<td>0.562</td>
<td>u_hdmi/svo_term/oresetn_s0/Q</td>
<td>u_hdmi/svo_term/p1_ypos_1_s0/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.577</td>
</tr>
<tr>
<td>7</td>
<td>0.583</td>
<td>u_hdmi/svo_tmds_1/q_out_5_s0/Q</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s6/DI[1]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>8</td>
<td>0.589</td>
<td>u_hdmi/svo_enc/ctrl_fifo_rdaddr_1_s0/Q</td>
<td>u_hdmi/svo_enc/out_fifo_out_fifo_0_6_s/WAD[1]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.604</td>
</tr>
<tr>
<td>9</td>
<td>0.590</td>
<td>u_hdmi/svo_enc/ctrl_fifo_rdaddr_0_s2/Q</td>
<td>u_hdmi/svo_enc/out_fifo_out_fifo_0_5_s/WAD[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.605</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>u_hdmi/svo_enc/vcursor_7_s1/Q</td>
<td>u_hdmi/svo_enc/vcursor_7_s1/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>u_hdmi/svo_enc/hcursor_3_s0/Q</td>
<td>u_hdmi/svo_enc/hcursor_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>u_hdmi/svo_enc/hcursor_13_s0/Q</td>
<td>u_hdmi/svo_enc/hcursor_13_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0/Q</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>u_hdmi/svo_term/p1_ypos_10_s0/Q</td>
<td>u_hdmi/svo_term/p1_ypos_10_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>u_hdmi/svo_term/p1_xpos_12_s0/Q</td>
<td>u_hdmi/svo_term/p1_xpos_12_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>u_hdmi/svo_tcard/hcursor_13_s0/Q</td>
<td>u_hdmi/svo_tcard/hcursor_13_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>u_hdmi/svo_tcard/b_3_s0/Q</td>
<td>u_hdmi/svo_tcard/b_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>u_hdmi/svo_tcard/rng_23_s0/Q</td>
<td>u_hdmi/svo_tcard/rng_23_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>u_hdmi/svo_tcard/rng_27_s0/Q</td>
<td>u_hdmi/svo_tcard/rng_27_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>u_hdmi/svo_tcard/rng_28_s0/Q</td>
<td>u_hdmi/svo_tcard/rng_28_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>u_hdmi/svo_tcard/x_8_s0/Q</td>
<td>u_hdmi/svo_tcard/x_8_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>u_PicoMem_UART/u_simpleuart/recv_state_1_s2/Q</td>
<td>u_PicoMem_UART/u_simpleuart/recv_state_1_s2/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>u_PicoMem_UART/u_simpleuart/send_bitcnt_3_s1/Q</td>
<td>u_PicoMem_UART/u_simpleuart/send_bitcnt_3_s1/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_2_s1/Q</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_2_s1/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>u_hdmi/svo_enc/wait_for_fifos_1_s1/Q</td>
<td>u_hdmi/svo_enc/wait_for_fifos_1_s1/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.037</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.116</td>
<td>6.047</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.037</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.116</td>
<td>6.047</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.037</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.116</td>
<td>6.047</td>
</tr>
<tr>
<td>4</td>
<td>2.925</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.110</td>
<td>6.047</td>
</tr>
<tr>
<td>5</td>
<td>2.925</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.110</td>
<td>6.047</td>
</tr>
<tr>
<td>6</td>
<td>2.925</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.110</td>
<td>6.047</td>
</tr>
<tr>
<td>7</td>
<td>33.591</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>6.047</td>
</tr>
<tr>
<td>8</td>
<td>33.591</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>6.047</td>
</tr>
<tr>
<td>9</td>
<td>33.591</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>6.047</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.576</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.138</td>
<td>3.759</td>
</tr>
<tr>
<td>2</td>
<td>2.576</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.138</td>
<td>3.759</td>
</tr>
<tr>
<td>3</td>
<td>2.576</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.138</td>
<td>3.759</td>
</tr>
<tr>
<td>4</td>
<td>3.744</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.759</td>
</tr>
<tr>
<td>5</td>
<td>3.744</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.759</td>
</tr>
<tr>
<td>6</td>
<td>3.744</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.759</td>
</tr>
<tr>
<td>7</td>
<td>6.538</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>-1.144</td>
<td>3.759</td>
</tr>
<tr>
<td>8</td>
<td>6.538</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>-1.144</td>
<td>3.759</td>
</tr>
<tr>
<td>9</td>
<td>6.538</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>-1.144</td>
<td>3.759</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/mem_rdata_q_29_s0</td>
</tr>
<tr>
<td>4</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/mem_rdata_q_21_s0</td>
</tr>
<tr>
<td>5</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/mem_rdata_q_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/decoded_imm_j_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/alu_out_q_27_s0</td>
</tr>
<tr>
<td>9</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/reg_op1_4_s0</td>
</tr>
<tr>
<td>10</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_hdmi/svo_tcard/hcursor_5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R6C33[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
</tr>
<tr>
<td>2.499</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[3][B]</td>
<td>u_hdmi/svo_tmds_2/n407_s4/I2</td>
</tr>
<tr>
<td>3.598</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n407_s4/F</td>
</tr>
<tr>
<td>3.637</td>
<td>0.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[3][A]</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I1</td>
</tr>
<tr>
<td>4.669</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C40[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>4.680</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[2][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s4/I3</td>
</tr>
<tr>
<td>5.502</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s4/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[3][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s2/I2</td>
</tr>
<tr>
<td>7.035</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C41[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s2/F</td>
</tr>
<tr>
<td>8.378</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>u_hdmi/svo_tmds_2/n405_s3/I1</td>
</tr>
<tr>
<td>9.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n405_s3/F</td>
</tr>
<tr>
<td>10.296</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[2][B]</td>
<td>u_hdmi/svo_tmds_2/n146_s14/I3</td>
</tr>
<tr>
<td>11.357</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C42[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s14/F</td>
</tr>
<tr>
<td>11.784</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>u_hdmi/svo_tmds_2/n146_s10/I3</td>
</tr>
<tr>
<td>12.816</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C42[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>13.962</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>u_hdmi/svo_tmds_2/n147_s18/I0</td>
</tr>
<tr>
<td>14.994</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C43[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n147_s18/F</td>
</tr>
<tr>
<td>16.300</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C44[0][A]</td>
<td>u_hdmi/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>16.850</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n223_s/COUT</td>
</tr>
<tr>
<td>16.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C44[0][B]</td>
<td>u_hdmi/svo_tmds_2/n289_s/CIN</td>
</tr>
<tr>
<td>16.907</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n289_s/COUT</td>
</tr>
<tr>
<td>16.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C44[1][A]</td>
<td>u_hdmi/svo_tmds_2/n288_s/CIN</td>
</tr>
<tr>
<td>17.470</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n288_s/SUM</td>
</tr>
<tr>
<td>18.291</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C44[1][A]</td>
<td>u_hdmi/svo_tmds_2/n288_s0/I0</td>
</tr>
<tr>
<td>19.249</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n288_s0/COUT</td>
</tr>
<tr>
<td>19.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C44[1][B]</td>
<td>u_hdmi/svo_tmds_2/n287_s0/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n287_s0/SUM</td>
</tr>
<tr>
<td>21.437</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[3][A]</td>
<td>u_hdmi/svo_tmds_2/n379_s5/I3</td>
</tr>
<tr>
<td>22.469</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n379_s5/F</td>
</tr>
<tr>
<td>23.283</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C43[3][A]</td>
<td>u_hdmi/svo_tmds_2/n379_s4/I1</td>
</tr>
<tr>
<td>24.344</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C43[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n379_s4/F</td>
</tr>
<tr>
<td>24.764</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td>u_hdmi/svo_tmds_2/n377_s3/I2</td>
</tr>
<tr>
<td>25.863</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n377_s3/F</td>
</tr>
<tr>
<td>25.869</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C44[0][B]</td>
<td>u_hdmi/svo_tmds_2/n377_s1/I0</td>
</tr>
<tr>
<td>26.495</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n377_s1/F</td>
</tr>
<tr>
<td>26.500</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td>u_hdmi/svo_tmds_2/n377_s0/I0</td>
</tr>
<tr>
<td>27.599</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n377_s0/F</td>
</tr>
<tr>
<td>27.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C44[2][B]</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.817, 58.522%; route: 10.752, 39.782%; tC2Q: 0.458, 1.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/cpuregs_3291_REDUCAREG_G_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>7.372</td>
<td>6.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>8.330</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>8.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>8.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>8.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>8.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>8.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>8.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>8.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>8.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>8.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>8.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>8.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>8.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>8.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>8.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>8.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>9.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>9.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>9.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>9.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>9.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>9.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>9.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>9.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>9.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>9.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>9.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>9.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>9.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>9.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C5[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>11.019</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C7[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>13.509</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_picorv32/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>14.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.088</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[3][B]</td>
<td>u_picorv32/n3420_s1/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C7[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>20.385</td>
<td>1.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][B]</td>
<td>u_picorv32/decoded_imm_j_c_19_s1/I3</td>
</tr>
<tr>
<td>21.417</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C23[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/decoded_imm_j_c_19_s1/F</td>
</tr>
<tr>
<td>23.201</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>u_picorv32/cpuregs_n5094_DOAL_G_0_s8/I3</td>
</tr>
<tr>
<td>24.233</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5094_DOAL_G_0_s8/F</td>
</tr>
<tr>
<td>24.570</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>u_picorv32/cpuregs_n5094_DOAL_G_0_s6/I3</td>
</tr>
<tr>
<td>25.631</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5094_DOAL_G_0_s6/F</td>
</tr>
<tr>
<td>26.050</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>u_picorv32/cpuregs_n5094_DOAL_G_0_s5/I1</td>
</tr>
<tr>
<td>27.082</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5094_DOAL_G_0_s5/F</td>
</tr>
<tr>
<td>27.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td style=" font-weight:bold;">u_picorv32/cpuregs_3291_REDUCAREG_G_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>u_picorv32/cpuregs_3291_REDUCAREG_G_s/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>u_picorv32/cpuregs_3291_REDUCAREG_G_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.539, 32.211%; route: 17.512, 66.060%; tC2Q: 0.458, 1.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R6C33[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
</tr>
<tr>
<td>2.499</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[3][B]</td>
<td>u_hdmi/svo_tmds_2/n407_s4/I2</td>
</tr>
<tr>
<td>3.598</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n407_s4/F</td>
</tr>
<tr>
<td>3.637</td>
<td>0.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[3][A]</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I1</td>
</tr>
<tr>
<td>4.669</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C40[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>4.680</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[2][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s4/I3</td>
</tr>
<tr>
<td>5.502</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s4/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[3][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s2/I2</td>
</tr>
<tr>
<td>7.035</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C41[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s2/F</td>
</tr>
<tr>
<td>8.378</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>u_hdmi/svo_tmds_2/n405_s3/I1</td>
</tr>
<tr>
<td>9.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n405_s3/F</td>
</tr>
<tr>
<td>10.296</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[2][B]</td>
<td>u_hdmi/svo_tmds_2/n146_s14/I3</td>
</tr>
<tr>
<td>11.357</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C42[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s14/F</td>
</tr>
<tr>
<td>11.784</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>u_hdmi/svo_tmds_2/n146_s10/I3</td>
</tr>
<tr>
<td>12.816</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C42[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>13.962</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>u_hdmi/svo_tmds_2/n147_s18/I0</td>
</tr>
<tr>
<td>14.994</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C43[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n147_s18/F</td>
</tr>
<tr>
<td>16.300</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C44[0][A]</td>
<td>u_hdmi/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>16.850</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n223_s/COUT</td>
</tr>
<tr>
<td>16.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C44[0][B]</td>
<td>u_hdmi/svo_tmds_2/n289_s/CIN</td>
</tr>
<tr>
<td>16.907</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n289_s/COUT</td>
</tr>
<tr>
<td>16.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C44[1][A]</td>
<td>u_hdmi/svo_tmds_2/n288_s/CIN</td>
</tr>
<tr>
<td>17.470</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n288_s/SUM</td>
</tr>
<tr>
<td>18.291</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C44[1][A]</td>
<td>u_hdmi/svo_tmds_2/n288_s0/I0</td>
</tr>
<tr>
<td>19.249</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n288_s0/COUT</td>
</tr>
<tr>
<td>19.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C44[1][B]</td>
<td>u_hdmi/svo_tmds_2/n287_s0/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n287_s0/SUM</td>
</tr>
<tr>
<td>21.437</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[3][A]</td>
<td>u_hdmi/svo_tmds_2/n379_s5/I3</td>
</tr>
<tr>
<td>22.469</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n379_s5/F</td>
</tr>
<tr>
<td>23.283</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C43[3][A]</td>
<td>u_hdmi/svo_tmds_2/n379_s4/I1</td>
</tr>
<tr>
<td>24.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C43[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n379_s4/F</td>
</tr>
<tr>
<td>25.362</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[3][B]</td>
<td>u_hdmi/svo_tmds_2/n379_s1/I2</td>
</tr>
<tr>
<td>25.988</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n379_s1/F</td>
</tr>
<tr>
<td>25.993</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>u_hdmi/svo_tmds_2/n379_s0/I0</td>
</tr>
<tr>
<td>27.025</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n379_s0/F</td>
</tr>
<tr>
<td>27.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>u_hdmi/svo_tmds_2/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>u_hdmi/svo_tmds_2/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.689, 55.529%; route: 11.306, 42.739%; tC2Q: 0.458, 1.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>7.372</td>
<td>6.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>8.330</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>8.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>8.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>8.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>8.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>8.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>8.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>8.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>8.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>8.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>8.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>8.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>8.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>8.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>8.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>8.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>9.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>9.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>9.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>9.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>9.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>9.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>9.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>9.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>9.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>9.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>9.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>9.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>9.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>9.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C5[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>11.019</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C7[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>13.509</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_picorv32/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>14.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.088</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[3][B]</td>
<td>u_picorv32/n3420_s1/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C7[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>20.018</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>u_picorv32/n7637_s3/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7637_s3/F</td>
</tr>
<tr>
<td>23.112</td>
<td>2.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][A]</td>
<td>u_picorv32/n6999_s16/I2</td>
</tr>
<tr>
<td>24.211</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6999_s16/F</td>
</tr>
<tr>
<td>25.984</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>u_picorv32/n6999_s12/I3</td>
</tr>
<tr>
<td>27.016</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6999_s12/F</td>
</tr>
<tr>
<td>27.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>u_picorv32/reg_op1_4_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>u_picorv32/reg_op1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.139, 26.997%; route: 18.847, 71.270%; tC2Q: 0.458, 1.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/cpuregs_3325_REDUCAREG_G_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>7.372</td>
<td>6.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>8.330</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>8.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>8.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>8.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>8.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>8.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>8.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>8.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>8.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>8.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>8.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>8.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>8.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>8.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>8.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>8.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>9.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>9.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>9.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>9.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>9.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>9.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>9.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>9.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>9.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>9.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>9.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>9.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>9.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>9.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C5[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>11.019</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C7[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>13.509</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_picorv32/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>14.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.088</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[3][B]</td>
<td>u_picorv32/n3420_s1/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C7[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>21.347</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_picorv32/decoded_imm_j_c_1_s1/I3</td>
</tr>
<tr>
<td>21.973</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/decoded_imm_j_c_1_s1/F</td>
</tr>
<tr>
<td>23.289</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>u_picorv32/cpuregs_n5159_DOAL_G_0_s8/I1</td>
</tr>
<tr>
<td>24.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5159_DOAL_G_0_s8/F</td>
</tr>
<tr>
<td>24.394</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>u_picorv32/cpuregs_n5159_DOAL_G_0_s6/I3</td>
</tr>
<tr>
<td>25.455</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5159_DOAL_G_0_s6/F</td>
</tr>
<tr>
<td>25.874</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>u_picorv32/cpuregs_n5159_DOAL_G_0_s5/I1</td>
</tr>
<tr>
<td>26.973</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5159_DOAL_G_0_s5/F</td>
</tr>
<tr>
<td>26.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/cpuregs_3325_REDUCAREG_G_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>u_picorv32/cpuregs_3325_REDUCAREG_G_s/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>u_picorv32/cpuregs_3325_REDUCAREG_G_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.267, 31.314%; route: 17.675, 66.950%; tC2Q: 0.458, 1.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R6C33[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
</tr>
<tr>
<td>2.499</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[3][B]</td>
<td>u_hdmi/svo_tmds_2/n407_s4/I2</td>
</tr>
<tr>
<td>3.598</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n407_s4/F</td>
</tr>
<tr>
<td>3.637</td>
<td>0.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[3][A]</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I1</td>
</tr>
<tr>
<td>4.669</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C40[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>4.680</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[2][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s4/I3</td>
</tr>
<tr>
<td>5.502</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s4/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[3][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s2/I2</td>
</tr>
<tr>
<td>7.035</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C41[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s2/F</td>
</tr>
<tr>
<td>8.378</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>u_hdmi/svo_tmds_2/n405_s3/I1</td>
</tr>
<tr>
<td>9.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n405_s3/F</td>
</tr>
<tr>
<td>10.296</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[2][B]</td>
<td>u_hdmi/svo_tmds_2/n146_s14/I3</td>
</tr>
<tr>
<td>11.357</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C42[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s14/F</td>
</tr>
<tr>
<td>11.784</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>u_hdmi/svo_tmds_2/n146_s10/I3</td>
</tr>
<tr>
<td>12.816</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C42[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>13.962</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>u_hdmi/svo_tmds_2/n147_s18/I0</td>
</tr>
<tr>
<td>14.994</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C43[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n147_s18/F</td>
</tr>
<tr>
<td>16.300</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C44[0][A]</td>
<td>u_hdmi/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>16.850</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n223_s/COUT</td>
</tr>
<tr>
<td>16.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C44[0][B]</td>
<td>u_hdmi/svo_tmds_2/n289_s/CIN</td>
</tr>
<tr>
<td>16.907</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n289_s/COUT</td>
</tr>
<tr>
<td>16.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C44[1][A]</td>
<td>u_hdmi/svo_tmds_2/n288_s/CIN</td>
</tr>
<tr>
<td>17.470</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n288_s/SUM</td>
</tr>
<tr>
<td>18.291</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C44[1][A]</td>
<td>u_hdmi/svo_tmds_2/n288_s0/I0</td>
</tr>
<tr>
<td>19.249</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n288_s0/COUT</td>
</tr>
<tr>
<td>19.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C44[1][B]</td>
<td>u_hdmi/svo_tmds_2/n287_s0/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n287_s0/SUM</td>
</tr>
<tr>
<td>21.437</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[3][A]</td>
<td>u_hdmi/svo_tmds_2/n379_s5/I3</td>
</tr>
<tr>
<td>22.469</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n379_s5/F</td>
</tr>
<tr>
<td>23.273</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C43[3][B]</td>
<td>u_hdmi/svo_tmds_2/n380_s3/I1</td>
</tr>
<tr>
<td>23.899</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n380_s3/F</td>
</tr>
<tr>
<td>24.389</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[3][A]</td>
<td>u_hdmi/svo_tmds_2/n380_s1/I0</td>
</tr>
<tr>
<td>25.488</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n380_s1/F</td>
</tr>
<tr>
<td>25.494</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][B]</td>
<td>u_hdmi/svo_tmds_2/n380_s0/I0</td>
</tr>
<tr>
<td>26.316</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n380_s0/F</td>
</tr>
<tr>
<td>26.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][B]</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C43[0][B]</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.479, 56.243%; route: 10.807, 41.977%; tC2Q: 0.458, 1.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R6C33[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
</tr>
<tr>
<td>2.499</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[3][B]</td>
<td>u_hdmi/svo_tmds_2/n407_s4/I2</td>
</tr>
<tr>
<td>3.598</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n407_s4/F</td>
</tr>
<tr>
<td>3.637</td>
<td>0.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[3][A]</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I1</td>
</tr>
<tr>
<td>4.669</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C40[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>4.680</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[2][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s4/I3</td>
</tr>
<tr>
<td>5.502</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s4/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[3][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s2/I2</td>
</tr>
<tr>
<td>7.035</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C41[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s2/F</td>
</tr>
<tr>
<td>8.378</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>u_hdmi/svo_tmds_2/n405_s3/I1</td>
</tr>
<tr>
<td>9.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n405_s3/F</td>
</tr>
<tr>
<td>10.296</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[2][B]</td>
<td>u_hdmi/svo_tmds_2/n146_s14/I3</td>
</tr>
<tr>
<td>11.357</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C42[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s14/F</td>
</tr>
<tr>
<td>11.784</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>u_hdmi/svo_tmds_2/n146_s10/I3</td>
</tr>
<tr>
<td>12.816</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C42[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>13.962</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>u_hdmi/svo_tmds_2/n147_s18/I0</td>
</tr>
<tr>
<td>14.994</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C43[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n147_s18/F</td>
</tr>
<tr>
<td>16.300</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C44[0][A]</td>
<td>u_hdmi/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>16.850</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n223_s/COUT</td>
</tr>
<tr>
<td>16.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C44[0][B]</td>
<td>u_hdmi/svo_tmds_2/n289_s/CIN</td>
</tr>
<tr>
<td>16.907</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n289_s/COUT</td>
</tr>
<tr>
<td>16.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C44[1][A]</td>
<td>u_hdmi/svo_tmds_2/n288_s/CIN</td>
</tr>
<tr>
<td>17.470</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n288_s/SUM</td>
</tr>
<tr>
<td>18.291</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C44[1][A]</td>
<td>u_hdmi/svo_tmds_2/n288_s0/I0</td>
</tr>
<tr>
<td>19.249</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n288_s0/COUT</td>
</tr>
<tr>
<td>19.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C44[1][B]</td>
<td>u_hdmi/svo_tmds_2/n287_s0/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n287_s0/SUM</td>
</tr>
<tr>
<td>21.437</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[3][A]</td>
<td>u_hdmi/svo_tmds_2/n379_s5/I3</td>
</tr>
<tr>
<td>22.469</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n379_s5/F</td>
</tr>
<tr>
<td>23.283</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C43[2][A]</td>
<td>u_hdmi/svo_tmds_2/n378_s5/I2</td>
</tr>
<tr>
<td>24.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C43[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n378_s5/F</td>
</tr>
<tr>
<td>24.387</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C43[2][B]</td>
<td>u_hdmi/svo_tmds_2/n378_s1/I1</td>
</tr>
<tr>
<td>25.209</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C43[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n378_s1/F</td>
</tr>
<tr>
<td>25.215</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C43[0][A]</td>
<td>u_hdmi/svo_tmds_2/n378_s0/I0</td>
</tr>
<tr>
<td>26.247</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C43[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n378_s0/F</td>
</tr>
<tr>
<td>26.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C43[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[0][A]</td>
<td>u_hdmi/svo_tmds_2/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C43[0][A]</td>
<td>u_hdmi/svo_tmds_2/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.885, 57.976%; route: 10.331, 40.239%; tC2Q: 0.458, 1.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>7.372</td>
<td>6.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>8.330</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>8.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>8.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>8.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>8.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>8.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>8.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>8.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>8.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>8.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>8.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>8.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>8.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>8.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>8.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>8.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>9.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>9.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>9.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>9.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>9.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>9.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>9.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>9.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>9.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>9.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>9.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>9.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>9.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>9.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C5[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>11.019</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C7[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>13.509</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_picorv32/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>14.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.088</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[3][B]</td>
<td>u_picorv32/n3420_s1/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C7[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>20.018</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>u_picorv32/n7635_s3/I0</td>
</tr>
<tr>
<td>20.840</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n7635_s3/F</td>
</tr>
<tr>
<td>23.648</td>
<td>2.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[3][B]</td>
<td>u_picorv32/n6949_s15/I2</td>
</tr>
<tr>
<td>24.709</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C21[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6949_s15/F</td>
</tr>
<tr>
<td>25.128</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][A]</td>
<td>u_picorv32/n6949_s12/I2</td>
</tr>
<tr>
<td>26.227</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C22[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6949_s12/F</td>
</tr>
<tr>
<td>26.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C22[1][A]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][A]</td>
<td>u_picorv32/reg_op1_29_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C22[1][A]</td>
<td>u_picorv32/reg_op1_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.364, 28.704%; route: 17.833, 69.510%; tC2Q: 0.458, 1.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>7.372</td>
<td>6.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>8.330</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>8.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>8.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>8.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>8.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>8.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>8.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>8.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>8.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>8.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>8.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>8.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>8.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>8.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>8.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>8.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>9.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>9.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>9.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>9.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>9.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>9.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>9.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>9.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>9.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>9.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>9.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>9.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>9.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>9.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C5[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>11.019</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C7[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>13.509</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_picorv32/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>14.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.088</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[3][B]</td>
<td>u_picorv32/n3420_s1/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C7[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>20.018</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>u_picorv32/n7635_s3/I0</td>
</tr>
<tr>
<td>20.840</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n7635_s3/F</td>
</tr>
<tr>
<td>23.471</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[3][A]</td>
<td>u_picorv32/n6947_s13/I2</td>
</tr>
<tr>
<td>24.293</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C19[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6947_s13/F</td>
</tr>
<tr>
<td>25.098</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>u_picorv32/n6947_s12/I0</td>
</tr>
<tr>
<td>26.130</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6947_s12/F</td>
</tr>
<tr>
<td>26.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>u_picorv32/reg_op1_30_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>u_picorv32/reg_op1_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.058, 27.616%; route: 18.041, 70.591%; tC2Q: 0.458, 1.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>7.372</td>
<td>6.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>8.330</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>8.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>8.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>8.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>8.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>8.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>8.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>8.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>8.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>8.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>8.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>8.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>8.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>8.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>8.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>8.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>9.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>9.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>9.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>9.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>9.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>9.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>9.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>9.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>9.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>9.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>9.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>9.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>9.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>9.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C5[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>11.019</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C7[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>13.509</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_picorv32/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>14.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.088</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[3][B]</td>
<td>u_picorv32/n3420_s1/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C7[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>20.018</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>u_picorv32/n7635_s3/I0</td>
</tr>
<tr>
<td>20.840</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n7635_s3/F</td>
</tr>
<tr>
<td>23.466</td>
<td>2.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td>u_picorv32/n6955_s15/I2</td>
</tr>
<tr>
<td>24.268</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6955_s15/F</td>
</tr>
<tr>
<td>24.687</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[0][A]</td>
<td>u_picorv32/n6955_s12/I2</td>
</tr>
<tr>
<td>25.719</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C23[0][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6955_s12/F</td>
</tr>
<tr>
<td>25.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[0][A]</td>
<td>u_picorv32/reg_op1_26_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C23[0][A]</td>
<td>u_picorv32/reg_op1_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.038, 27.988%; route: 17.650, 70.189%; tC2Q: 0.458, 1.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/mem_wordsize_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>7.372</td>
<td>6.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>8.330</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>8.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>8.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>8.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>8.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>8.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>8.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>8.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>8.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>8.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>8.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>8.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>8.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>8.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>8.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>8.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>9.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>9.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>9.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>9.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>9.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>9.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>9.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>9.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>9.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>9.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>9.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>9.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>9.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>9.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C5[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>11.019</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C7[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>13.509</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_picorv32/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>14.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.088</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[3][B]</td>
<td>u_picorv32/n3420_s1/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C7[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>20.018</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>u_picorv32/n7637_s3/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7637_s3/F</td>
</tr>
<tr>
<td>22.797</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td>u_picorv32/n6745_s11/I3</td>
</tr>
<tr>
<td>23.619</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6745_s11/F</td>
</tr>
<tr>
<td>24.594</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_picorv32/n6745_s10/I1</td>
</tr>
<tr>
<td>25.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6745_s10/F</td>
</tr>
<tr>
<td>25.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_wordsize_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_picorv32/mem_wordsize_1_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_picorv32/mem_wordsize_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.862, 27.389%; route: 17.734, 70.782%; tC2Q: 0.458, 1.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>7.372</td>
<td>6.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>8.330</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>8.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>8.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>8.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>8.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>8.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>8.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>8.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>8.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>8.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>8.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>8.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>8.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>8.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>8.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>8.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>9.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>9.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>9.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>9.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>9.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>9.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>9.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>9.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>9.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>9.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>9.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>9.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>9.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>9.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C5[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>11.019</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C7[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>13.509</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_picorv32/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>14.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.088</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[3][B]</td>
<td>u_picorv32/n3420_s1/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C7[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>20.018</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>u_picorv32/n7637_s3/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7637_s3/F</td>
</tr>
<tr>
<td>23.454</td>
<td>2.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C21[0][B]</td>
<td>u_picorv32/n6951_s14/I2</td>
</tr>
<tr>
<td>24.486</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C21[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6951_s14/F</td>
</tr>
<tr>
<td>24.492</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>u_picorv32/n6951_s12/I1</td>
</tr>
<tr>
<td>25.591</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6951_s12/F</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>u_picorv32/reg_op1_28_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>u_picorv32/reg_op1_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.139, 28.534%; route: 17.422, 69.634%; tC2Q: 0.458, 1.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>7.372</td>
<td>6.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>8.330</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>8.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>8.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>8.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>8.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>8.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>8.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>8.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>8.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>8.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>8.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>8.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>8.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>8.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>8.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>8.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>9.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>9.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>9.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>9.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>9.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>9.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>9.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>9.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>9.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>9.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>9.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>9.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>9.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>9.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C5[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>11.019</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C7[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>13.509</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_picorv32/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>14.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.088</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[3][B]</td>
<td>u_picorv32/n3420_s1/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C7[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>20.018</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>u_picorv32/n7637_s3/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7637_s3/F</td>
</tr>
<tr>
<td>23.271</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>u_picorv32/n6977_s16/I2</td>
</tr>
<tr>
<td>24.332</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6977_s16/F</td>
</tr>
<tr>
<td>24.751</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>u_picorv32/n6977_s12/I3</td>
</tr>
<tr>
<td>25.573</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6977_s12/F</td>
</tr>
<tr>
<td>25.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>u_picorv32/reg_op1_15_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>u_picorv32/reg_op1_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.891, 27.563%; route: 17.651, 70.604%; tC2Q: 0.458, 1.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>7.372</td>
<td>6.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>8.330</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>8.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>8.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>8.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>8.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>8.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>8.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>8.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>8.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>8.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>8.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>8.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>8.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>8.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>8.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>8.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>9.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>9.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>9.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>9.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>9.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>9.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>9.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>9.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>9.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>9.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>9.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>9.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>9.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>9.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C5[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>11.019</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C7[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>13.509</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_picorv32/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>14.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.088</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[3][B]</td>
<td>u_picorv32/n3420_s1/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C7[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>20.018</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>u_picorv32/n7637_s3/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7637_s3/F</td>
</tr>
<tr>
<td>22.321</td>
<td>1.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td>u_picorv32/n6975_s16/I2</td>
</tr>
<tr>
<td>22.947</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6975_s16/F</td>
</tr>
<tr>
<td>24.721</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>u_picorv32/n6975_s12/I3</td>
</tr>
<tr>
<td>25.543</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6975_s12/F</td>
</tr>
<tr>
<td>25.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>u_picorv32/reg_op1_16_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>u_picorv32/reg_op1_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.456, 25.854%; route: 18.056, 72.310%; tC2Q: 0.458, 1.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>7.372</td>
<td>6.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>8.330</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>8.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>8.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>8.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>8.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>8.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>8.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>8.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>8.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>8.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>8.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>8.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>8.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>8.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>8.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>8.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>9.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>9.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>9.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>9.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>9.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>9.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>9.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>9.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>9.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>9.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>9.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>9.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>9.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>9.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C5[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>11.019</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C7[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>13.509</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_picorv32/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>14.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.088</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[3][B]</td>
<td>u_picorv32/n3420_s1/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C7[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>20.018</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>u_picorv32/n7635_s3/I0</td>
</tr>
<tr>
<td>20.840</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n7635_s3/F</td>
</tr>
<tr>
<td>23.472</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][B]</td>
<td>u_picorv32/n6945_s13/I2</td>
</tr>
<tr>
<td>24.504</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6945_s13/F</td>
</tr>
<tr>
<td>24.509</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>u_picorv32/n6945_s12/I0</td>
</tr>
<tr>
<td>25.541</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6945_s12/F</td>
</tr>
<tr>
<td>25.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>u_picorv32/reg_op1_31_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>u_picorv32/reg_op1_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.268, 29.108%; route: 17.243, 69.057%; tC2Q: 0.458, 1.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>7.372</td>
<td>6.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>8.330</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>8.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>8.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>8.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>8.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>8.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>8.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>8.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>8.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>8.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>8.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>8.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>8.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>8.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>8.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>8.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>9.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>9.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>9.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>9.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>9.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>9.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>9.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>9.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>9.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>9.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>9.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>9.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>9.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>9.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C5[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>11.019</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C7[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>13.509</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_picorv32/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>14.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.088</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[3][B]</td>
<td>u_picorv32/n3420_s1/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C7[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>20.018</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>u_picorv32/n7637_s3/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7637_s3/F</td>
</tr>
<tr>
<td>23.272</td>
<td>2.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[1][B]</td>
<td>u_picorv32/n6957_s16/I2</td>
</tr>
<tr>
<td>24.304</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C23[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6957_s16/F</td>
</tr>
<tr>
<td>24.310</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[1][A]</td>
<td>u_picorv32/n6957_s12/I3</td>
</tr>
<tr>
<td>25.409</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C23[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6957_s12/F</td>
</tr>
<tr>
<td>25.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[1][A]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[1][A]</td>
<td>u_picorv32/reg_op1_25_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C23[1][A]</td>
<td>u_picorv32/reg_op1_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.139, 28.744%; route: 17.240, 69.411%; tC2Q: 0.458, 1.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>7.372</td>
<td>6.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>8.330</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>8.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>8.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>8.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>8.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>8.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>8.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>8.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>8.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>8.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>8.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>8.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>8.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>8.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>8.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>8.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>9.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>9.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>9.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>9.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>9.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>9.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>9.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>9.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>9.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>9.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>9.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>9.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>9.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>9.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C5[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>11.019</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C7[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>13.509</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_picorv32/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>14.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.088</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[3][B]</td>
<td>u_picorv32/n3420_s1/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C7[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>20.018</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>u_picorv32/n7637_s3/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7637_s3/F</td>
</tr>
<tr>
<td>23.133</td>
<td>2.488</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][B]</td>
<td>u_picorv32/n6997_s16/I2</td>
</tr>
<tr>
<td>24.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6997_s16/F</td>
</tr>
<tr>
<td>24.237</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>u_picorv32/n6997_s12/I3</td>
</tr>
<tr>
<td>25.336</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6997_s12/F</td>
</tr>
<tr>
<td>25.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>u_picorv32/reg_op1_5_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>u_picorv32/reg_op1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.206, 29.098%; route: 17.100, 69.051%; tC2Q: 0.458, 1.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>7.372</td>
<td>6.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>8.330</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>8.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>8.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>8.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>8.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>8.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>8.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>8.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>8.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>8.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>8.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>8.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>8.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>8.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>8.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>8.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>9.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>9.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>9.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>9.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>9.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>9.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>9.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>9.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>9.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>9.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>9.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>9.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>9.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>9.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C5[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>11.019</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C7[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>13.509</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_picorv32/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>14.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.088</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[3][B]</td>
<td>u_picorv32/n3420_s1/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C7[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>20.018</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>u_picorv32/n7637_s3/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7637_s3/F</td>
</tr>
<tr>
<td>23.133</td>
<td>2.488</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>u_picorv32/n6995_s16/I2</td>
</tr>
<tr>
<td>24.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6995_s16/F</td>
</tr>
<tr>
<td>24.237</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>u_picorv32/n6995_s12/I3</td>
</tr>
<tr>
<td>25.336</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6995_s12/F</td>
</tr>
<tr>
<td>25.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>u_picorv32/reg_op1_6_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>u_picorv32/reg_op1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.206, 29.098%; route: 17.100, 69.051%; tC2Q: 0.458, 1.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.530</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>7.372</td>
<td>6.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>8.330</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>8.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>8.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>8.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>8.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>8.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>8.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>8.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>8.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>8.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>8.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>8.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>8.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>8.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>8.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>8.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>9.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>9.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>9.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>9.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>9.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>9.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>9.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>9.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>9.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>9.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>9.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>9.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>9.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>9.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C5[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>11.019</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C7[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>13.509</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_picorv32/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>14.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.088</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[3][B]</td>
<td>u_picorv32/n3420_s1/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C7[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>20.018</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>u_picorv32/n7635_s3/I0</td>
</tr>
<tr>
<td>20.840</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n7635_s3/F</td>
</tr>
<tr>
<td>22.373</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>u_picorv32/n6967_s15/I2</td>
</tr>
<tr>
<td>23.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6967_s15/F</td>
</tr>
<tr>
<td>24.292</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>u_picorv32/n6967_s12/I2</td>
</tr>
<tr>
<td>25.324</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6967_s12/F</td>
</tr>
<tr>
<td>25.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>u_picorv32/reg_op1_20_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>u_picorv32/reg_op1_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.335, 29.634%; route: 16.959, 68.515%; tC2Q: 0.458, 1.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>7.372</td>
<td>6.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>8.330</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>8.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>8.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>8.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>8.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>8.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>8.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>8.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>8.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>8.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>8.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>8.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>8.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>8.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>8.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>8.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>9.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>9.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>9.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>9.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>9.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>9.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>9.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>9.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>9.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>9.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>9.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>9.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>9.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>9.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C5[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>11.019</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C7[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>13.509</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_picorv32/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>14.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.088</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[3][B]</td>
<td>u_picorv32/n3420_s1/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C7[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>20.018</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>u_picorv32/n7637_s3/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7637_s3/F</td>
</tr>
<tr>
<td>23.458</td>
<td>2.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[2][A]</td>
<td>u_picorv32/n6953_s16/I2</td>
</tr>
<tr>
<td>24.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C23[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6953_s16/F</td>
</tr>
<tr>
<td>24.496</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[0][B]</td>
<td>u_picorv32/n6953_s12/I3</td>
</tr>
<tr>
<td>25.318</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C23[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6953_s12/F</td>
</tr>
<tr>
<td>25.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[0][B]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[0][B]</td>
<td>u_picorv32/reg_op1_27_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C23[0][B]</td>
<td>u_picorv32/reg_op1_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.862, 27.730%; route: 17.425, 70.418%; tC2Q: 0.458, 1.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R6C35[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_10_s0/Q</td>
</tr>
<tr>
<td>3.319</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[3][B]</td>
<td>u_hdmi/svo_tmds_1/n408_s2/I1</td>
</tr>
<tr>
<td>4.418</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C40[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>4.440</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[3][A]</td>
<td>u_hdmi/svo_tmds_1/n406_s4/I0</td>
</tr>
<tr>
<td>5.472</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C40[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n406_s4/F</td>
</tr>
<tr>
<td>5.973</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[3][A]</td>
<td>u_hdmi/svo_tmds_1/n88_s7/I3</td>
</tr>
<tr>
<td>6.598</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C40[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s7/F</td>
</tr>
<tr>
<td>7.018</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[3][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s1/I3</td>
</tr>
<tr>
<td>7.840</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C40[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s1/F</td>
</tr>
<tr>
<td>7.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>u_hdmi/svo_tmds_1/n88_s0/I1</td>
</tr>
<tr>
<td>8.878</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>9.715</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[2][B]</td>
<td>u_hdmi/svo_tmds_1/n175_s19/I2</td>
</tr>
<tr>
<td>10.537</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n175_s19/F</td>
</tr>
<tr>
<td>12.001</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td>u_hdmi/svo_tmds_1/n175_s16/I1</td>
</tr>
<tr>
<td>12.627</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n175_s16/F</td>
</tr>
<tr>
<td>13.787</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[3][A]</td>
<td>u_hdmi/svo_tmds_1/n147_s18/I2</td>
</tr>
<tr>
<td>14.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n147_s18/F</td>
</tr>
<tr>
<td>15.650</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C45[0][A]</td>
<td>u_hdmi/svo_tmds_1/n245_s/I1</td>
</tr>
<tr>
<td>16.200</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n245_s/COUT</td>
</tr>
<tr>
<td>16.200</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C45[0][B]</td>
<td>u_hdmi/svo_tmds_1/n326_s/CIN</td>
</tr>
<tr>
<td>16.257</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n326_s/COUT</td>
</tr>
<tr>
<td>16.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C45[1][A]</td>
<td>u_hdmi/svo_tmds_1/n325_s/CIN</td>
</tr>
<tr>
<td>16.820</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n325_s/SUM</td>
</tr>
<tr>
<td>17.641</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C45[1][A]</td>
<td>u_hdmi/svo_tmds_1/n325_s0/I0</td>
</tr>
<tr>
<td>18.599</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n325_s0/COUT</td>
</tr>
<tr>
<td>18.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C45[1][B]</td>
<td>u_hdmi/svo_tmds_1/n324_s0/CIN</td>
</tr>
<tr>
<td>19.162</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n324_s0/SUM</td>
</tr>
<tr>
<td>19.509</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[3][B]</td>
<td>u_hdmi/svo_tmds_1/n377_s5/I0</td>
</tr>
<tr>
<td>20.331</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C45[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n377_s5/F</td>
</tr>
<tr>
<td>21.476</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C46[1][B]</td>
<td>u_hdmi/svo_tmds_1/n378_s3/I2</td>
</tr>
<tr>
<td>22.575</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C46[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n378_s3/F</td>
</tr>
<tr>
<td>23.065</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][B]</td>
<td>u_hdmi/svo_tmds_1/n378_s1/I0</td>
</tr>
<tr>
<td>24.164</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n378_s1/F</td>
</tr>
<tr>
<td>24.170</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>u_hdmi/svo_tmds_1/n378_s0/I0</td>
</tr>
<tr>
<td>25.269</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n378_s0/F</td>
</tr>
<tr>
<td>25.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>u_hdmi/svo_tmds_1/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>u_hdmi/svo_tmds_1/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.900, 56.283%; route: 10.338, 41.861%; tC2Q: 0.458, 1.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>7.372</td>
<td>6.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>8.330</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>8.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>8.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>8.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>8.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>8.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>8.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>8.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>8.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>8.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>8.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>8.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>8.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>8.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>8.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>8.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>9.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>9.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>9.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>9.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>9.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>9.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>9.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>9.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>9.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>9.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>9.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>9.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>9.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>9.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C5[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>11.019</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C7[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>13.509</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_picorv32/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>14.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.088</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[3][B]</td>
<td>u_picorv32/n3420_s1/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C7[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>20.018</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>u_picorv32/n7635_s3/I0</td>
</tr>
<tr>
<td>20.840</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n7635_s3/F</td>
</tr>
<tr>
<td>23.163</td>
<td>2.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>u_picorv32/n6989_s15/I2</td>
</tr>
<tr>
<td>24.195</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6989_s15/F</td>
</tr>
<tr>
<td>24.201</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>u_picorv32/n6989_s12/I2</td>
</tr>
<tr>
<td>25.233</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6989_s12/F</td>
</tr>
<tr>
<td>25.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>u_picorv32/reg_op1_9_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>u_picorv32/reg_op1_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.268, 29.472%; route: 16.934, 68.669%; tC2Q: 0.458, 1.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>7.372</td>
<td>6.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>8.330</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>8.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>8.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>8.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>8.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>8.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>8.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>8.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>8.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>8.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>8.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>8.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>8.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>8.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>8.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>8.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>9.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>9.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>9.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>9.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>9.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>9.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>9.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>9.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>9.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>9.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>9.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>9.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>9.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>9.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C5[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>11.019</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C7[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>13.509</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_picorv32/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>14.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.088</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[3][B]</td>
<td>u_picorv32/n3420_s1/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C7[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>20.018</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>u_picorv32/n7635_s3/I0</td>
</tr>
<tr>
<td>20.840</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n7635_s3/F</td>
</tr>
<tr>
<td>23.172</td>
<td>2.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>u_picorv32/n7007_s13/I2</td>
</tr>
<tr>
<td>23.974</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n7007_s13/F</td>
</tr>
<tr>
<td>24.393</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>u_picorv32/n7007_s12/I0</td>
</tr>
<tr>
<td>25.215</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7007_s12/F</td>
</tr>
<tr>
<td>25.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>u_picorv32/reg_op1_0_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>u_picorv32/reg_op1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.828, 27.707%; route: 17.357, 70.433%; tC2Q: 0.458, 1.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>7.372</td>
<td>6.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>8.330</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>8.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>8.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>8.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>8.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>8.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>8.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>8.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>8.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>8.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>8.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>8.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>8.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>8.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>8.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>8.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>9.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>9.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>9.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>9.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>9.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>9.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>9.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>9.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>9.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>9.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>9.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>9.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>9.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>9.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C5[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>11.019</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C7[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>13.509</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_picorv32/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>14.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.088</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[3][B]</td>
<td>u_picorv32/n3420_s1/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C7[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>20.018</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>u_picorv32/n7635_s3/I0</td>
</tr>
<tr>
<td>20.840</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n7635_s3/F</td>
</tr>
<tr>
<td>23.025</td>
<td>2.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[2][B]</td>
<td>u_picorv32/n6973_s15/I2</td>
</tr>
<tr>
<td>24.124</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C15[2][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6973_s15/F</td>
</tr>
<tr>
<td>24.129</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td>u_picorv32/n6973_s12/I2</td>
</tr>
<tr>
<td>25.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6973_s12/F</td>
</tr>
<tr>
<td>25.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td>u_picorv32/reg_op1_17_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C15[0][A]</td>
<td>u_picorv32/reg_op1_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.335, 29.830%; route: 16.796, 68.306%; tC2Q: 0.458, 1.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>7.372</td>
<td>6.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>8.330</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>8.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>8.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>8.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>8.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>8.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>8.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>8.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>8.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>8.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>8.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>8.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>8.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C3[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>8.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>8.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>8.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>9.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>9.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>9.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>9.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>9.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>9.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>9.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>9.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>9.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>9.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>9.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>9.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>9.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>9.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C5[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>11.019</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C7[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>13.509</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_picorv32/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>14.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.088</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[3][B]</td>
<td>u_picorv32/n3420_s1/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C7[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s1/F</td>
</tr>
<tr>
<td>20.018</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>u_picorv32/n7637_s3/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7637_s3/F</td>
</tr>
<tr>
<td>23.284</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>u_picorv32/n7001_s16/I2</td>
</tr>
<tr>
<td>24.106</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7001_s16/F</td>
</tr>
<tr>
<td>24.112</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>u_picorv32/n7001_s12/I3</td>
</tr>
<tr>
<td>25.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n7001_s12/F</td>
</tr>
<tr>
<td>25.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>u_picorv32/reg_op1_3_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>u_picorv32/reg_op1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.862, 27.927%; route: 17.251, 70.208%; tC2Q: 0.458, 1.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/mem_portA_wen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td>u_hdmi/svo_term/mem_portA_wen_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_portA_wen_s0/Q</td>
</tr>
<tr>
<td>0.846</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_mem_0_0_s/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tmds_1/q_out_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[2][B]</td>
<td>u_hdmi/svo_tmds_1/q_out_9_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C41[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/q_out_9_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/dout_buf2_0_s8/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s8/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C41</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tmds_1/q_out_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>u_hdmi/svo_tmds_1/q_out_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/q_out_7_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/dout_buf2_0_s6/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s6/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C40</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tmds_1/q_out_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][B]</td>
<td>u_hdmi/svo_tmds_1/q_out_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C41[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/q_out_6_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/dout_buf2_0_s6/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s6/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C40</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tmds_1/q_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>u_hdmi/svo_tmds_1/q_out_4_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/q_out_4_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/dout_buf2_0_s6/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s6/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C40</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/oresetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p1_ypos_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>u_hdmi/svo_term/oresetn_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R21C37[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/oresetn_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_ypos_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>u_hdmi/svo_term/p1_ypos_1_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>u_hdmi/svo_term/p1_ypos_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 42.242%; tC2Q: 0.333, 57.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tmds_1/q_out_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td>u_hdmi/svo_tmds_1/q_out_5_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/q_out_5_s0/Q</td>
</tr>
<tr>
<td>1.111</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/dout_buf2_0_s6/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s6/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C40</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/ctrl_fifo_rdaddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_enc/out_fifo_out_fifo_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[2][B]</td>
<td>u_hdmi/svo_enc/ctrl_fifo_rdaddr_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R5C38[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/ctrl_fifo_rdaddr_1_s0/Q</td>
</tr>
<tr>
<td>1.118</td>
<td>0.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_fifo_out_fifo_0_6_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37</td>
<td>u_hdmi/svo_enc/out_fifo_out_fifo_0_6_s/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C37</td>
<td>u_hdmi/svo_enc/out_fifo_out_fifo_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 44.855%; tC2Q: 0.333, 55.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/ctrl_fifo_rdaddr_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_enc/out_fifo_out_fifo_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][B]</td>
<td>u_hdmi/svo_enc/ctrl_fifo_rdaddr_0_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R4C36[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/ctrl_fifo_rdaddr_0_s2/Q</td>
</tr>
<tr>
<td>1.118</td>
<td>0.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_fifo_out_fifo_0_5_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36</td>
<td>u_hdmi/svo_enc/out_fifo_out_fifo_0_5_s/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C36</td>
<td>u_hdmi/svo_enc/out_fifo_out_fifo_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 44.907%; tC2Q: 0.333, 55.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/vcursor_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_enc/vcursor_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>u_hdmi/svo_enc/vcursor_7_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/vcursor_7_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>u_hdmi/svo_enc/n86_s5/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_enc/n86_s5/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/vcursor_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>u_hdmi/svo_enc/vcursor_7_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>u_hdmi/svo_enc/vcursor_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/hcursor_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_enc/hcursor_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>u_hdmi/svo_enc/hcursor_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C38[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/hcursor_3_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>u_hdmi/svo_enc/n119_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_enc/n119_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/hcursor_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>u_hdmi/svo_enc/hcursor_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>u_hdmi/svo_enc/hcursor_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/hcursor_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_enc/hcursor_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>u_hdmi/svo_enc/hcursor_13_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/hcursor_13_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>u_hdmi/svo_enc/n109_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_enc/n109_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/hcursor_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>u_hdmi/svo_enc/hcursor_13_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>u_hdmi/svo_enc/hcursor_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][A]</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p2_last_req_remline_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][A]</td>
<td>u_hdmi/svo_term/n984_s0/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C32[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n984_s0/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p2_last_req_remline_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][A]</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C32[1][A]</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p1_ypos_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p1_ypos_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>u_hdmi/svo_term/p1_ypos_10_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C37[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_ypos_10_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>u_hdmi/svo_term/n784_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n784_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_ypos_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>u_hdmi/svo_term/p1_ypos_10_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>u_hdmi/svo_term/p1_ypos_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p1_xpos_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p1_xpos_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_12_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C36[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_xpos_12_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>u_hdmi/svo_term/n811_s4/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n811_s4/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_xpos_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_12_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tcard/hcursor_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tcard/hcursor_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>u_hdmi/svo_tcard/hcursor_13_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/hcursor_13_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>u_hdmi/svo_tcard/n1693_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tcard/n1693_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/hcursor_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>u_hdmi/svo_tcard/hcursor_13_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>u_hdmi/svo_tcard/hcursor_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tcard/b_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tcard/b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>u_hdmi/svo_tcard/b_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/b_3_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>u_hdmi/svo_tcard/n1393_s2/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tcard/n1393_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/b_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>u_hdmi/svo_tcard/b_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>u_hdmi/svo_tcard/b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tcard/rng_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tcard/rng_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_hdmi/svo_tcard/rng_23_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/rng_23_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_hdmi/svo_tcard/n1121_s2/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tcard/n1121_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/rng_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_hdmi/svo_tcard/rng_23_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_hdmi/svo_tcard/rng_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tcard/rng_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tcard/rng_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>u_hdmi/svo_tcard/rng_27_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/rng_27_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>u_hdmi/svo_tcard/n1125_s0/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tcard/n1125_s0/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/rng_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>u_hdmi/svo_tcard/rng_27_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>u_hdmi/svo_tcard/rng_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tcard/rng_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tcard/rng_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>u_hdmi/svo_tcard/rng_28_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/rng_28_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>u_hdmi/svo_tcard/n1126_s0/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tcard/n1126_s0/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/rng_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>u_hdmi/svo_tcard/rng_28_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>u_hdmi/svo_tcard/rng_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tcard/x_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tcard/x_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>u_hdmi/svo_tcard/x_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C29[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/x_8_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>u_hdmi/svo_tcard/n1678_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tcard/n1678_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/x_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>u_hdmi/svo_tcard/x_8_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>u_hdmi/svo_tcard/x_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_PicoMem_UART/u_simpleuart/recv_state_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_PicoMem_UART/u_simpleuart/recv_state_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>u_PicoMem_UART/u_simpleuart/recv_state_1_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">u_PicoMem_UART/u_simpleuart/recv_state_1_s2/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>u_PicoMem_UART/u_simpleuart/n320_s13/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_UART/u_simpleuart/n320_s13/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">u_PicoMem_UART/u_simpleuart/recv_state_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>u_PicoMem_UART/u_simpleuart/recv_state_1_s2/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>u_PicoMem_UART/u_simpleuart/recv_state_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_PicoMem_UART/u_simpleuart/send_bitcnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_PicoMem_UART/u_simpleuart/send_bitcnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>u_PicoMem_UART/u_simpleuart/send_bitcnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C17[0][A]</td>
<td style=" font-weight:bold;">u_PicoMem_UART/u_simpleuart/send_bitcnt_3_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>u_PicoMem_UART/u_simpleuart/n565_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_UART/u_simpleuart/n565_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td style=" font-weight:bold;">u_PicoMem_UART/u_simpleuart/send_bitcnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>u_PicoMem_UART/u_simpleuart/send_bitcnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>u_PicoMem_UART/u_simpleuart/send_bitcnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C5[1][A]</td>
<td style=" font-weight:bold;">u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_2_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n566_s24/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C5[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n566_s24/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C5[1][A]</td>
<td style=" font-weight:bold;">u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C5[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/pudly_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/wait_for_fifos_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_enc/wait_for_fifos_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[1][A]</td>
<td>u_hdmi/svo_enc/wait_for_fifos_1_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C35[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/wait_for_fifos_1_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[1][A]</td>
<td>u_hdmi/svo_enc/n408_s6/I1</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C35[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_enc/n408_s6/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/wait_for_fifos_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[1][A]</td>
<td>u_hdmi/svo_enc/wait_for_fifos_1_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C35[1][A]</td>
<td>u_hdmi/svo_enc/wait_for_fifos_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.339</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.161</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R9C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>6.619</td>
<td>3.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.657</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>5.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td>5.582</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.594%; route: 4.766, 78.826%; tC2Q: 0.458, 7.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.339</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.161</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R9C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>6.619</td>
<td>3.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.657</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>5.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td>5.582</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.594%; route: 4.766, 78.826%; tC2Q: 0.458, 7.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.339</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.161</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R9C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>6.619</td>
<td>3.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.657</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>5.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td>5.582</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.594%; route: 4.766, 78.826%; tC2Q: 0.458, 7.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.339</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.161</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R9C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>6.619</td>
<td>3.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.618</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>9.588</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td>9.543</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.594%; route: 4.766, 78.826%; tC2Q: 0.458, 7.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.339</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.161</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R9C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>6.619</td>
<td>3.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.618</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>9.588</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td>9.543</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.594%; route: 4.766, 78.826%; tC2Q: 0.458, 7.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.339</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.161</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R9C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>6.619</td>
<td>3.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.618</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>9.588</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td>9.543</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.594%; route: 4.766, 78.826%; tC2Q: 0.458, 7.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.339</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.161</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R9C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>6.619</td>
<td>3.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.594%; route: 4.766, 78.826%; tC2Q: 0.458, 7.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.339</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.161</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R9C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>6.619</td>
<td>3.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.594%; route: 4.766, 78.826%; tC2Q: 0.458, 7.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.339</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.161</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R9C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>6.619</td>
<td>3.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.594%; route: 4.766, 78.826%; tC2Q: 0.458, 7.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.697</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.689</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.245</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R9C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>4.272</td>
<td>2.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.652</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>1.682</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td>1.697</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.138</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 14.791%; route: 2.870, 76.341%; tC2Q: 0.333, 8.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.697</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.689</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.245</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R9C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>4.272</td>
<td>2.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.652</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>1.682</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td>1.697</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.138</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 14.791%; route: 2.870, 76.341%; tC2Q: 0.333, 8.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.697</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.689</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.245</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R9C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>4.272</td>
<td>2.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.652</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>1.682</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td>1.697</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.138</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 14.791%; route: 2.870, 76.341%; tC2Q: 0.333, 8.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.689</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.245</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R9C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>4.272</td>
<td>2.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 14.791%; route: 2.870, 76.341%; tC2Q: 0.333, 8.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.689</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.245</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R9C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>4.272</td>
<td>2.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 14.791%; route: 2.870, 76.341%; tC2Q: 0.333, 8.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.689</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.245</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R9C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>4.272</td>
<td>2.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 14.791%; route: 2.870, 76.341%; tC2Q: 0.333, 8.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.266</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.689</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.245</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R9C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>4.272</td>
<td>2.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-2.401</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.311</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>-2.281</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td>-2.266</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.144</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 14.791%; route: 2.870, 76.341%; tC2Q: 0.333, 8.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.266</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.689</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.245</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R9C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>4.272</td>
<td>2.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-2.401</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.311</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>-2.281</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td>-2.266</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.144</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 14.791%; route: 2.870, 76.341%; tC2Q: 0.333, 8.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.266</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1906</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C36[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.689</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.245</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R9C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>4.272</td>
<td>2.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-2.401</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.311</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>-2.281</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td>-2.266</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.144</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 14.791%; route: 2.870, 76.341%; tC2Q: 0.333, 8.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/mem_rdata_q_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/mem_rdata_q_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/mem_rdata_q_29_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/mem_rdata_q_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/mem_rdata_q_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/mem_rdata_q_21_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/mem_rdata_q_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/mem_rdata_q_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/mem_rdata_q_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/decoded_imm_j_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/decoded_imm_j_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/decoded_imm_j_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/alu_out_q_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/alu_out_q_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/alu_out_q_27_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/reg_op1_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/reg_op1_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/reg_op1_4_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi/svo_tcard/hcursor_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi/svo_tcard/hcursor_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi/svo_tcard/hcursor_5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1906</td>
<td>clk_p</td>
<td>-1.037</td>
<td>0.659</td>
</tr>
<tr>
<td>458</td>
<td>n6_7</td>
<td>33.445</td>
<td>3.739</td>
</tr>
<tr>
<td>113</td>
<td>n142_5</td>
<td>-1.037</td>
<td>3.468</td>
</tr>
<tr>
<td>103</td>
<td>uart_addr[2]</td>
<td>15.128</td>
<td>4.575</td>
</tr>
<tr>
<td>97</td>
<td>pixel_fifo_rdaddr[2]</td>
<td>27.352</td>
<td>3.465</td>
</tr>
<tr>
<td>97</td>
<td>p4_y[1]</td>
<td>23.239</td>
<td>3.461</td>
</tr>
<tr>
<td>92</td>
<td>latched_branch</td>
<td>19.917</td>
<td>5.579</td>
</tr>
<tr>
<td>88</td>
<td>cpu_state.cpu_state_fetch</td>
<td>27.823</td>
<td>4.579</td>
</tr>
<tr>
<td>87</td>
<td>cpu_state.cpu_state_ld_rs1</td>
<td>28.152</td>
<td>4.431</td>
</tr>
<tr>
<td>87</td>
<td>p4_y[0]</td>
<td>22.418</td>
<td>3.306</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C13</td>
<td>93.06%</td>
</tr>
<tr>
<td>R22C19</td>
<td>90.28%</td>
</tr>
<tr>
<td>R15C10</td>
<td>90.28%</td>
</tr>
<tr>
<td>R22C20</td>
<td>88.89%</td>
</tr>
<tr>
<td>R2C16</td>
<td>88.89%</td>
</tr>
<tr>
<td>R4C14</td>
<td>88.89%</td>
</tr>
<tr>
<td>R22C18</td>
<td>87.50%</td>
</tr>
<tr>
<td>R9C12</td>
<td>87.50%</td>
</tr>
<tr>
<td>R15C11</td>
<td>86.11%</td>
</tr>
<tr>
<td>R13C11</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_osc -period 37.037 -waveform {0 18.518} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
