{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590238782273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590238782273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 23 14:59:41 2020 " "Processing started: Sat May 23 14:59:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590238782273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238782273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Next186_SoC -c Next186_SoC " "Command: quartus_sta Next186_SoC -c Next186_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238782273 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1590238782463 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238782979 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238783026 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238783026 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_6qf1 " "Entity dcfifo_6qf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590238783775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590238783775 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1590238783775 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_emf1 " "Entity dcfifo_emf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590238783775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590238783775 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1590238783775 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ote1 " "Entity dcfifo_ote1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_vu8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_vu8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590238783775 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590238783775 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1590238783775 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238783775 ""}
{ "Info" "ISTA_SDC_FOUND" "Next186_SoC.sdc " "Reading SDC File: 'Next186_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238783807 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Next186_SoC.sdc 9 CLOCK_50 port " "Ignored filter at Next186_SoC.sdc(9): CLOCK_50 could not be matched with a port" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238783807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Next186_SoC.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at Next186_SoC.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK_50\] " "create_clock -period 20 \[get_ports CLOCK_50\]" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1590238783807 ""}  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238783807 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -multiply_by 37 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -multiply_by 37 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1590238783807 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 74 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 74 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1590238783807 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 74 -phase 210.00 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 74 -phase 210.00 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1590238783807 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 205 -multiply_by 111 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 205 -multiply_by 111 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1590238783807 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1590238783807 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1590238783807 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238783807 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238783807 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Next186_SoC.sdc 109 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] clock " "Ignored filter at Next186_SoC.sdc(109): sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] could not be matched with a clock" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238783807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Next186_SoC.sdc 109 Argument <to> is an empty collection " "Ignored set_false_path at Next186_SoC.sdc(109): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from  \[get_clocks \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  -to  \[get_clocks \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] " "set_false_path  -from  \[get_clocks \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  -to  \[get_clocks \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1590238783807 ""}  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238783807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Next186_SoC.sdc 113 Argument <from> is an empty collection " "Ignored set_false_path at Next186_SoC.sdc(113): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from  \[get_clocks \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -to \[get_clocks \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]   " "set_false_path  -from  \[get_clocks \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -to \[get_clocks \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  " {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1590238783807 ""}  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238783807 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Next186_SoC.sdc 117 CLOCK_50 clock " "Ignored filter at Next186_SoC.sdc(117): CLOCK_50 could not be matched with a clock" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238783807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Next186_SoC.sdc 117 Argument <from> is an empty collection " "Ignored set_false_path at Next186_SoC.sdc(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{CLOCK_50\}\] -to \[get_clocks \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] " "set_false_path -from \[get_clocks \{CLOCK_50\}\] -to \[get_clocks \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1590238783807 ""}  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238783807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Next186_SoC.sdc 117 Argument <to> is an empty collection " "Ignored set_false_path at Next186_SoC.sdc(117): Argument <to> is an empty collection" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238783807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Next186_SoC.sdc 118 Argument <from> is an empty collection " "Ignored set_false_path at Next186_SoC.sdc(118): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -to \[get_clocks \{CLOCK_50\}\] " "set_false_path -from \[get_clocks \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -to \[get_clocks \{CLOCK_50\}\]" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1590238783807 ""}  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238783807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Next186_SoC.sdc 118 Argument <to> is an empty collection " "Ignored set_false_path at Next186_SoC.sdc(118): Argument <to> is an empty collection" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238783807 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238783822 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_27 CLOCK_27 " "create_clock -period 1.000 -name CLOCK_27 CLOCK_27" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1590238783822 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_SCK SPI_SCK " "create_clock -period 1.000 -name SPI_SCK SPI_SCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1590238783822 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238783822 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238783994 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590238783994 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590238783994 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590238783994 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590238783994 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590238783994 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590238783994 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238783994 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1590238783994 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1590238784025 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1590238785590 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238785590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -36.227 " "Worst-case setup slack is -36.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.227          -91261.703 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -36.227          -91261.703 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.328            -619.524 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -20.328            -619.524 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.475           -2006.224 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -12.475           -2006.224 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.660           -3974.136 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -11.660           -3974.136 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.362            -374.066 SPI_SCK  " "   -5.362            -374.066 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.112            -386.272 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -5.112            -386.272 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238785590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.201 " "Worst-case hold slack is -0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.201              -3.160 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.201              -3.160 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.431               0.000 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.446               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.454               0.000 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.454               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 SPI_SCK  " "    0.485               0.000 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238785684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.670 " "Worst-case recovery slack is -5.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.670             -33.785 SPI_SCK  " "   -5.670             -33.785 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238785700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.226 " "Worst-case removal slack is 4.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.226               0.000 SPI_SCK  " "    4.226               0.000 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238785700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.999 " "Worst-case minimum pulse width slack is -3.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.999           -1128.857 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.999           -1128.857 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901           -7547.281 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.901           -7547.281 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -380.013 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.901            -380.013 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -196.185 SPI_SCK  " "   -3.201            -196.185 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.120           -1430.586 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.120           -1430.586 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 CLOCK_27  " "   -3.000              -3.000 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.355             -89.754 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -2.355             -89.754 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.285              -4.792 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -2.285              -4.792 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238785715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238785715 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238786168 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 82 synchronizer chains. " "Report Metastability: Found 82 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590238786293 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238786293 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1590238786308 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238786355 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238787902 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238788592 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590238788592 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590238788592 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590238788592 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590238788592 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590238788592 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590238788592 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238788592 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1590238788783 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238788783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -34.263 " "Worst-case setup slack is -34.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -34.263          -85986.743 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -34.263          -85986.743 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.816            -569.370 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -18.816            -569.370 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.316           -1882.329 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -11.316           -1882.329 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.894           -3682.369 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.894           -3682.369 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.978            -344.733 SPI_SCK  " "   -4.978            -344.733 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.700            -354.779 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -4.700            -354.779 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238788799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.263 " "Worst-case hold slack is 0.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.263               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.380               0.000 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.398               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.402               0.000 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.402               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 SPI_SCK  " "    0.430               0.000 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238788862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.619 " "Worst-case recovery slack is -5.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.619             -33.514 SPI_SCK  " "   -5.619             -33.514 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238788878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.865 " "Worst-case removal slack is 3.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.865               0.000 SPI_SCK  " "    3.865               0.000 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238788893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.999 " "Worst-case minimum pulse width slack is -3.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.999           -1126.476 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.999           -1126.476 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901           -7585.074 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.901           -7585.074 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -379.835 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.901            -379.835 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -196.185 SPI_SCK  " "   -3.201            -196.185 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.120           -1430.586 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.120           -1430.586 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 CLOCK_27  " "   -3.000              -3.000 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.355             -89.754 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -2.355             -89.754 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.285              -4.776 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -2.285              -4.776 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238788909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238788909 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238789378 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 82 synchronizer chains. " "Report Metastability: Found 82 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590238789503 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238789503 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1590238789518 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238789878 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590238789878 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590238789878 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590238789878 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590238789878 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590238789878 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590238789878 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238789878 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1590238789940 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238789940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.534 " "Worst-case setup slack is -15.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238789956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238789956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.534          -38807.961 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -15.534          -38807.961 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238789956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.595            -241.527 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -8.595            -241.527 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238789956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.100            -941.047 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -8.100            -941.047 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238789956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.228           -1197.181 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.228           -1197.181 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238789956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.151            -104.004 SPI_SCK  " "   -2.151            -104.004 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238789956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.087             -70.246 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -1.087             -70.246 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238789956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238789956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.154 " "Worst-case hold slack is 0.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238790024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238790024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.154               0.000 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238790024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.160               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238790024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.171               0.000 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238790024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.185               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238790024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.187               0.000 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238790024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 SPI_SCK  " "    0.199               0.000 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238790024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238790024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.303 " "Worst-case recovery slack is -2.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238790040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238790040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.303             -13.698 SPI_SCK  " "   -2.303             -13.698 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238790040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238790040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.175 " "Worst-case removal slack is 1.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238790056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238790056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.175               0.000 SPI_SCK  " "    1.175               0.000 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238790056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238790056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238790071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238790071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -179.997 SPI_SCK  " "   -3.000            -179.997 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238790071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.840 CLOCK_27  " "   -3.000              -3.840 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238790071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.798            -855.167 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.798            -855.167 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238790071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.798              -3.806 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.798              -3.806 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238790071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.700           -5682.561 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.700           -5682.561 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238790071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.700            -242.114 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.700            -242.114 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238790071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.919            -871.212 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.919            -871.212 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238790071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.154             -20.328 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -0.154             -20.328 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590238790071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238790071 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238790606 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 82 synchronizer chains. " "Report Metastability: Found 82 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590238790715 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238790715 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238791152 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238791152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 37 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4990 " "Peak virtual memory: 4990 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590238791387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 23 14:59:51 2020 " "Processing ended: Sat May 23 14:59:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590238791387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590238791387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590238791387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590238791387 ""}
