
### Hello, I'm Saksham Rawat :)

I'm an Electrical Engineering undergrad with a strong interest in digital design, control systems, and hardware-level development. I enjoy building projects in Verilog and exploring how things work at the circuit and system level.

Currently, Iâ€™m working on developing a RISC-V processor from scratch and diving deeper into FPGA design.

When I'm not working (or procrasstinating) youâ€™ll probably find me scrolling reddit, watching wwe or listening to music.

I believe in learning by doing â€” and this profile is where I share that journey.


ğŸ“ Final-year Electrical Engineering student  
ğŸ’» Learning Verilog 
---
ğŸ› ï¸ **Tech Stack**  
- Languages: `C` `Python` `Verilog`

- Tools: `Vivado` `Xilinx ISE` `LTspice` `Ngspice` `Xschem`
  
- Platforms: `GitHub`, `HDL Bits`, `Linux`

---

### ğŸŒ Connect with me

<a href="mailto:sakshamrawatb26@gmail.com"><img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white"/></a>


[![HDLBits Profile](https://img.shields.io/badge/HDLBits-View%20My%20Work-blue?style=for-the-badge)](https://hdlbits.01xz.net/wiki/Special:VlgStats/Me)

