0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.sim/sim_1/behav/xsim/glbl.v,1624411573,verilog,,,,glbl,,,,,,,,
C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/ip/prgROM/sim/prgROM.v,1624411636,verilog,,C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v,,prgROM,,,../../../../RISCV.srcs/sources_1/new,,,,,
C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v,1624417427,verilog,,C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/ID.v,C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/opType.vh,EX,,,../../../../RISCV.srcs/sources_1/new,,,,,
C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/ID.v,1624414292,verilog,,C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/IF.v,C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/RegisterFiles.v;C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/InstructionFormat.vh;C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/opType.vh,ID,,,../../../../RISCV.srcs/sources_1/new,,,,,
C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/IF.v,1624414844,verilog,,C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/MEM.v,,IF,,,../../../../RISCV.srcs/sources_1/new,,,,,
C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/InstructionFormat.vh,1624411573,verilog,,,,,,,,,,,,
C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/MEM.v,1624412189,verilog,,C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/RAM.v,,MEM,,,../../../../RISCV.srcs/sources_1/new,,,,,
C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/RAM.v,1624413117,verilog,,C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/RegisterFiles.v,,RAM,,,../../../../RISCV.srcs/sources_1/new,,,,,
C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/RegisterFiles.v,1624411573,verilog,,C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/WB.v,,RegisterFiles,,,../../../../RISCV.srcs/sources_1/new,,,,,
C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/TOP.v,1624414847,verilog,,,,TOP,,,../../../../RISCV.srcs/sources_1/new,,,,,
C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/WB.v,1624411573,verilog,,C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/TOP.v,C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/opType.vh,WB,,,../../../../RISCV.srcs/sources_1/new,,,,,
C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/opType.vh,1624411573,verilog,,,,,,,,,,,,
